Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 14:29:56 2025
| Host         : Brodrics_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   39          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: bdb/div1/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: disp/U1/clkd_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.842        0.000                      0                  255        0.140        0.000                      0                  255        3.750        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.842        0.000                      0                  255        0.140        0.000                      0                  255        3.750        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.975ns (41.217%)  route 4.243ns (58.783%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.663    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.961 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.550    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.882 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.435    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.961 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.961    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.295 r  multiply/sum_total0__62_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.295    multiply/sum_total0__62_carry__2_n_6
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[14]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.062    15.137    multiply/sum_total_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.880ns (40.433%)  route 4.243ns (59.567%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.663    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.961 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.550    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.882 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.435    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.961 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.961    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.200 r  multiply/sum_total0__62_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.200    multiply/sum_total0__62_carry__2_n_5
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[15]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.062    15.137    multiply/sum_total_reg[15]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 2.864ns (40.299%)  route 4.243ns (59.701%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.663    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.961 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.550    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.882 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.435    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.961 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.961    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.184 r  multiply/sum_total0__62_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.184    multiply/sum_total0__62_carry__2_n_7
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[13]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.062    15.137    multiply/sum_total_reg[13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.730ns (39.152%)  route 4.243ns (60.848%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.663    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.961 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.550    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.882 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.435    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.050 r  multiply/sum_total0__62_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.050    multiply/sum_total0__62_carry__1_n_4
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[12]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[12]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.671ns (38.633%)  route 4.243ns (61.367%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.663    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.961 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.550    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.882 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.435    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    11.991 r  multiply/sum_total0__62_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.991    multiply/sum_total0__62_carry__1_n_5
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[11]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[11]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.718ns (39.770%)  route 4.116ns (60.230%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.915 r  multiply/sum_total0__31_carry__0/O[0]
                         net (fo=3, routed)           0.582     9.497    IM/sum_total0__62_carry__1_i_8_0[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.294     9.791 r  IM/sum_total0__62_carry__0_i_9/O
                         net (fo=3, routed)           0.583    10.374    IM/sum_total0__62_carry__0_i_9_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.706 r  IM/sum_total0__62_carry__0_i_1/O
                         net (fo=1, routed)           0.487    11.193    multiply/sum_total_reg[8]_0[3]
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.578 r  multiply/sum_total0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.578    multiply/sum_total0__62_carry__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.912 r  multiply/sum_total0__62_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.912    multiply/sum_total0__62_carry__1_n_6
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[10]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 IM/data_out_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.607ns (38.775%)  route 4.116ns (61.225%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    IM/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  IM/data_out_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  IM/data_out_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.665     6.260    IM/data_out_tristate_oe_reg_n_0_[13]
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  IM/mem_reg_0_15_13_13_i_1/O
                         net (fo=17, routed)          1.467     7.851    IM/Ibus_data[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  IM/sum_total0__31_carry_i_1/O
                         net (fo=1, routed)           0.333     8.308    multiply/sum_total0__62_carry_i_10[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  multiply/sum_total0__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.693    multiply/sum_total0__31_carry_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.915 r  multiply/sum_total0__31_carry__0/O[0]
                         net (fo=3, routed)           0.582     9.497    IM/sum_total0__62_carry__1_i_8_0[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.294     9.791 r  IM/sum_total0__62_carry__0_i_9/O
                         net (fo=3, routed)           0.583    10.374    IM/sum_total0__62_carry__0_i_9_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.706 r  IM/sum_total0__62_carry__0_i_1/O
                         net (fo=1, routed)           0.487    11.193    multiply/sum_total_reg[8]_0[3]
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.578 r  multiply/sum_total0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.578    multiply/sum_total0__62_carry__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.801 r  multiply/sum_total0__62_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.801    multiply/sum_total0__62_carry__1_n_7
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[9]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 2.648ns (40.765%)  route 3.848ns (59.235%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          0.890     7.783    IM/Ibus_data[0]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.907 r  IM/sum_total0__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.907    multiply/S[1]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.487 r  multiply/sum_total0__31_carry/O[2]
                         net (fo=4, routed)           0.804     9.291    multiply/O[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.330     9.621 r  multiply/sum_total0__62_carry__0_i_20/O
                         net (fo=2, routed)           0.981    10.602    IM/sum_total_reg[8]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.934 r  IM/sum_total0__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.934    multiply/sum_total_reg[8]_1[1]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.574 r  multiply/sum_total0__62_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.574    multiply/sum_total0__62_carry__0_n_4
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[8]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[8]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 2.588ns (40.212%)  route 3.848ns (59.788%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          0.890     7.783    IM/Ibus_data[0]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.907 r  IM/sum_total0__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.907    multiply/S[1]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.487 r  multiply/sum_total0__31_carry/O[2]
                         net (fo=4, routed)           0.804     9.291    multiply/O[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.330     9.621 r  multiply/sum_total0__62_carry__0_i_20/O
                         net (fo=2, routed)           0.981    10.602    IM/sum_total_reg[8]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.934 r  IM/sum_total0__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.934    multiply/sum_total_reg[8]_1[1]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.514 r  multiply/sum_total0__62_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.514    multiply/sum_total0__62_carry__0_n_5
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[7]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply/sum_total_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.235ns (36.743%)  route 3.848ns (63.257%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          0.890     7.783    IM/Ibus_data[0]
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.124     7.907 r  IM/sum_total0__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.907    multiply/S[1]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.487 r  multiply/sum_total0__31_carry/O[2]
                         net (fo=4, routed)           0.804     9.291    multiply/O[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.330     9.621 r  multiply/sum_total0__62_carry__0_i_20/O
                         net (fo=2, routed)           0.981    10.602    IM/sum_total_reg[8]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.934 r  IM/sum_total0__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.934    multiply/sum_total_reg[8]_1[1]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.161 r  multiply/sum_total0__62_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.161    multiply/sum_total0__62_carry__0_n_6
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.062    15.136    multiply/sum_total_reg[6]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOcont/disp_ID_ODb_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    IOcont/clk_IBUF_BUFG
    SLICE_X7Y42          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=1, routed)           0.087     1.703    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=19, routed)          0.000     1.748    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.990    IOcont/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.120     1.608    IOcont/disp_ID_ODb_reg_C
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_13_13/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.877%)  route 0.293ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.293     1.896    IM/mem_reg_0_15_13_13/A3
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.714    IM/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_14_14/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.877%)  route 0.293ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.293     1.896    IM/mem_reg_0_15_14_14/A3
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_14_14/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.714    IM/mem_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_15_15/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.877%)  route 0.293ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.293     1.896    IM/mem_reg_0_15_15_15/A3
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_15_15/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.714    IM/mem_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.877%)  route 0.293ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.293     1.896    IM/mem_reg_0_15_1_1/A3
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_1_1/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.714    IM/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 addrcont/dec/step_tm2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/dec/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  addrcont/dec/step_tm2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/dec/step_tm2_reg/Q
                         net (fo=4, routed)           0.137     1.740    addrcont/dec/step_tm2
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  addrcont/dec/addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.785    addrcont/dec_n_0
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.573    addrcont/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.101     1.688    addrcont/dec/Q[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.098     1.786 r  addrcont/dec/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    addrcont/dec_n_1
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.560    addrcont/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addrcont/addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.103     1.690    addrcont/dec/Q[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.098     1.788 r  addrcont/dec/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    addrcont/dec_n_2
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120     1.559    addrcont/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 IM/data_out_tristate_oe_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.462%)  route 0.148ns (41.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.585     1.468    IM/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  IM/data_out_tristate_oe_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  IM/data_out_tristate_oe_reg[10]/Q
                         net (fo=1, routed)           0.082     1.714    IM/data_out_tristate_oe_reg_n_0_[10]
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  IM/mem_reg_0_15_10_10_i_1/O
                         net (fo=22, routed)          0.066     1.826    IM/mem_reg_0_15_10_10/D
    SLICE_X6Y30          RAMS32                                       r  IM/mem_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.854     1.981    IM/mem_reg_0_15_10_10/WCLK
    SLICE_X6Y30          RAMS32                                       r  IM/mem_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.588    IM/mem_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.505%)  route 0.411ns (71.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.411     2.014    IM/mem_reg_0_15_2_2/A2
    SLICE_X6Y27          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.851     1.978    IM/mem_reg_0_15_2_2/WCLK
    SLICE_X6Y27          RAMS32                                       r  IM/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.754    IM/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y30    IM/data_out_reg/i_/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    IM/data_out_tristate_oe_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    IM/data_out_tristate_oe_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    IM/data_out_tristate_oe_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    IM/data_out_tristate_oe_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   IM/data_out_tristate_oe_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   IM/data_out_tristate_oe_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   IM/data_out_tristate_oe_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   IM/data_out_tristate_oe_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y29   IM/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y29   IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y29   IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y29   IM/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.747ns  (logic 5.220ns (29.415%)  route 12.526ns (70.585%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          3.018     6.783    IM/data_out_reg/i__0
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.907 r  IM/mem_reg_0_15_5_5_i_1/O
                         net (fo=19, routed)          1.412     8.319    disp/R2/Ibus_data[5]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  disp/R2/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.112    disp/R2/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.236 r  disp/R2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.277    10.513    disp/R2/sel0[1]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.146    10.659 r  disp/R2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349    14.007    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    17.747 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.747    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.660ns  (logic 4.970ns (28.141%)  route 12.690ns (71.859%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          3.018     6.783    IM/data_out_reg/i__0
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.907 r  IM/mem_reg_0_15_5_5_i_1/O
                         net (fo=19, routed)          1.412     8.319    disp/R2/Ibus_data[5]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  disp/R2/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.112    disp/R2/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.236 r  disp/R2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.277    10.513    disp/R2/sel0[1]
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.637 r  disp/R2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.513    14.149    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.660 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.660    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.641ns  (logic 5.199ns (29.473%)  route 12.442ns (70.527%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.039     5.804    IM/data_out_reg/i__0
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124     5.928 r  IM/mem_reg_0_15_10_10_i_1/O
                         net (fo=22, routed)          1.792     7.720    disp/R2/Ibus_data[10]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.844 r  disp/R2/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     8.656    disp/R2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.124     8.780 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.497    10.277    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.153    10.430 r  disp/R2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.500    13.930    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    17.641 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.641    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.408ns  (logic 4.988ns (28.654%)  route 12.420ns (71.346%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          3.018     6.783    IM/data_out_reg/i__0
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.907 r  IM/mem_reg_0_15_5_5_i_1/O
                         net (fo=19, routed)          1.412     8.319    disp/R2/Ibus_data[5]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  disp/R2/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.112    disp/R2/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.236 r  disp/R2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.269    10.505    disp/R2/sel0[1]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.629 r  disp/R2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    13.879    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.408 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.408    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.362ns  (logic 5.247ns (30.218%)  route 12.116ns (69.782%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          3.018     6.783    IM/data_out_reg/i__0
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.907 r  IM/mem_reg_0_15_5_5_i_1/O
                         net (fo=19, routed)          1.412     8.319    disp/R2/Ibus_data[5]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  disp/R2/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.112    disp/R2/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.236 r  disp/R2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.269    10.505    disp/R2/sel0[1]
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.657 r  disp/R2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.946    13.603    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    17.362 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.362    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.320ns  (logic 4.979ns (28.747%)  route 12.341ns (71.253%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.039     5.804    IM/data_out_reg/i__0
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124     5.928 r  IM/mem_reg_0_15_10_10_i_1/O
                         net (fo=22, routed)          1.792     7.720    disp/R2/Ibus_data[10]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.844 r  disp/R2/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     8.656    disp/R2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.124     8.780 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.497    10.277    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.401 r  disp/R2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.399    13.800    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.320 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.320    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.317ns  (logic 4.990ns (28.819%)  route 12.326ns (71.181%))
  Logic Levels:           9  (FDRE=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          3.018     6.783    IM/data_out_reg/i__0
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.907 r  IM/mem_reg_0_15_5_5_i_1/O
                         net (fo=19, routed)          1.412     8.319    disp/R2/Ibus_data[5]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  disp/R2/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.112    disp/R2/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.236 r  disp/R2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.140    10.376    disp/R2/sel0[1]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  disp/R2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.285    13.785    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.317 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.317    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.158ns  (logic 4.835ns (34.152%)  route 9.323ns (65.848%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          1.948     5.713    bdb/r_btn/led_OBUF[11]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.150     5.863 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          4.572    10.436    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.722    14.158 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.158    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.076ns  (logic 4.594ns (32.640%)  route 9.482ns (67.360%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          1.948     5.713    bdb/r_btn/led_OBUF[11]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.124     5.837 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          4.731    10.569    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.076 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.076    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.303ns  (logic 4.612ns (37.489%)  route 7.691ns (62.511%))
  Logic Levels:           6  (FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          1.498     5.264    bdb/l_btn/btn_shift_reg[2]_0
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     5.388 r  bdb/l_btn/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.390     8.778    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.303 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.303    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[9]/C
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/d_btn/btn_shift_reg[9]/Q
                         net (fo=2, routed)           0.085     0.213    bdb/d_btn/btn_shift_reg_n_0_[9]
    SLICE_X11Y25         FDRE                                         r  bdb/d_btn/btn_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[9]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/l_btn/btn_shift_reg[9]/Q
                         net (fo=2, routed)           0.085     0.213    bdb/l_btn/btn_shift_reg_n_0_[9]
    SLICE_X7Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[2]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/u_btn/btn_shift[2]
    SLICE_X9Y27          FDRE                                         r  bdb/u_btn/btn_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[4]/C
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/d_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    bdb/d_btn/btn_shift_reg_n_0_[4]
    SLICE_X9Y25          FDRE                                         r  bdb/d_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/d_btn/btn_shift_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[10]/C
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/d_btn/btn_shift_reg[10]/Q
                         net (fo=2, routed)           0.115     0.256    bdb/d_btn/btn_shift_reg_n_0_[10]
    SLICE_X11Y25         FDRE                                         r  bdb/d_btn/btn_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[10]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[10]/Q
                         net (fo=2, routed)           0.115     0.256    bdb/l_btn/btn_shift_reg_n_0_[10]
    SLICE_X7Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[11]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    bdb/l_btn/btn_shift_reg_n_0_[11]
    SLICE_X4Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[7]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/l_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/l_btn/btn_shift_reg_n_0_[7]
    SLICE_X7Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[6]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.134     0.262    bdb/u_btn/btn_shift[6]
    SLICE_X9Y27          FDRE                                         r  bdb/u_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.129ns  (logic 4.754ns (36.214%)  route 8.374ns (63.786%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          0.774     6.370    IM/data_out_reg/i__n_0
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.494 r  IM/mem_reg_0_15_10_10_i_1/O
                         net (fo=22, routed)          1.792     8.286    disp/R2/Ibus_data[10]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     8.410 r  disp/R2/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.221    disp/R2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.124     9.345 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.497    10.843    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.153    10.996 r  disp/R2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.500    14.496    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    18.207 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.207    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 4.534ns (35.400%)  route 8.274ns (64.600%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          0.774     6.370    IM/data_out_reg/i__n_0
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.494 r  IM/mem_reg_0_15_10_10_i_1/O
                         net (fo=22, routed)          1.792     8.286    disp/R2/Ibus_data[10]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     8.410 r  disp/R2/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.221    disp/R2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.124     9.345 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.497    10.843    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.967 r  disp/R2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.399    14.366    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.886 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.886    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.710ns  (logic 4.779ns (37.600%)  route 7.931ns (62.400%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 f  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 f  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          1.681     8.574    disp/R2/Ibus_data[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.124     8.698 f  disp/R2/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.412     9.110    disp/R2/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.234 f  disp/R2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.316    10.551    disp/R2/sel0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.150    10.701 r  disp/R2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349    14.050    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    17.789 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.789    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.620ns  (logic 4.525ns (35.853%)  route 8.095ns (64.147%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          1.681     8.574    disp/R2/Ibus_data[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.124     8.698 r  disp/R2/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.412     9.110    disp/R2/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  disp/R2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.316    10.551    disp/R2/sel0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.675 r  disp/R2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.513    14.188    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.698 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.698    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.366ns  (logic 4.543ns (36.739%)  route 7.823ns (63.261%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          1.681     8.574    disp/R2/Ibus_data[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.124     8.698 r  disp/R2/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.412     9.110    disp/R2/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  disp/R2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.306    10.541    disp/R2/sel0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.665 r  disp/R2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    13.915    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.444 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.444    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_reg/i_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.320ns  (logic 4.802ns (38.973%)  route 7.519ns (61.027%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    IM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  IM/data_out_reg/i_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  IM/data_out_reg/i_/Q
                         net (fo=16, routed)          1.173     6.769    IM/data_out_reg/i__n_0
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.893 r  IM/mem_reg_0_15_0_0_i_1/O
                         net (fo=14, routed)          1.681     8.574    disp/R2/Ibus_data[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.124     8.698 r  disp/R2/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.412     9.110    disp/R2/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  disp/R2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.306    10.541    disp/R2/sel0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.152    10.693 r  disp/R2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.946    13.639    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    17.399 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.399    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.168ns  (logic 4.545ns (37.357%)  route 7.622ns (62.643%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.634     5.155    IOcont/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=1, routed)           0.521     6.194    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.318 f  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=19, routed)          1.544     7.862    disp/R2/seg_OBUF[6]_inst_i_3_0[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     7.986 r  disp/R2/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.812     8.798    disp/R2/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.124     8.922 r  disp/R2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.460    10.382    disp/R2/sel0[3]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.124    10.506 r  disp/R2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.285    13.792    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.323 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.323    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 4.163ns (44.048%)  route 5.288ns (55.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.634     5.155    IOcont/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=1, routed)           0.521     6.194    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.318 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=19, routed)          4.767    11.086    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.607 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.607    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 4.154ns (55.793%)  route 3.291ns (44.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.552     5.073    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.478     5.551 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          3.291     8.843    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.676    12.518 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.518    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.967ns  (logic 4.048ns (58.101%)  route 2.919ns (41.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.552     5.073    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          2.919     8.510    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.040 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.040    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.374ns (63.749%)  route 0.781ns (36.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.781     2.385    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.595 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.595    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.366ns (61.618%)  route 0.851ns (38.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.851     2.454    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.656 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.656    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.395ns (58.855%)  route 0.975ns (41.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.975     2.578    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.809 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.809    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.407ns (55.409%)  route 1.132ns (44.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.132     2.719    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.259     3.978 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.978    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.408ns (41.670%)  route 1.971ns (58.330%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    IOcont/clk_IBUF_BUFG
    SLICE_X7Y42          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=1, routed)           0.087     1.703    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=19, routed)          1.884     3.633    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.855 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.855    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.512ns  (logic 1.576ns (44.888%)  route 1.935ns (55.112%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    IM/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  IM/data_out_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  IM/data_out_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.094     1.724    IM/data_out_tristate_oe_reg_n_0_[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.769 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          0.276     2.045    disp/R2/Ibus_data[2]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  disp/R2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.052     2.142    disp/R2/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.368     2.555    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.045     2.600 r  disp/R2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.145     3.745    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.978 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.978    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.521ns  (logic 1.655ns (47.010%)  route 1.866ns (52.990%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    IM/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  IM/data_out_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  IM/data_out_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.094     1.724    IM/data_out_tristate_oe_reg_n_0_[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.769 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          0.276     2.045    disp/R2/Ibus_data[2]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  disp/R2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.052     2.142    disp/R2/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.455     2.642    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I1_O)        0.047     2.689 r  disp/R2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.989     3.678    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.988 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.988    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.588ns  (logic 1.574ns (43.868%)  route 2.014ns (56.132%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    IM/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  IM/data_out_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  IM/data_out_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.094     1.724    IM/data_out_tristate_oe_reg_n_0_[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.769 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          0.276     2.045    disp/R2/Ibus_data[2]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  disp/R2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.052     2.142    disp/R2/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.455     2.642    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.045     2.687 r  disp/R2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.137     3.824    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.054 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.054    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OM/data_out_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.565ns (42.855%)  route 2.087ns (57.145%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.582     1.465    OM/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  OM/data_out_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  OM/data_out_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.052     1.681    OM/data_out_tristate_oe_reg_n_0_[4]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.045     1.726 r  OM/mem_reg_0_15_4_4_i_1__0/O
                         net (fo=2, routed)           0.270     1.996    disp/R2/I3[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  disp/R2/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.052     2.093    disp/R2/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.045     2.138 r  disp/R2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.512     2.651    disp/R2/sel0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.045     2.696 r  disp/R2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.200     3.896    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.117 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.117    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IM/data_out_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.711ns  (logic 1.556ns (41.920%)  route 2.156ns (58.080%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    IM/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  IM/data_out_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  IM/data_out_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.094     1.724    IM/data_out_tristate_oe_reg_n_0_[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.769 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          0.276     2.045    disp/R2/Ibus_data[2]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  disp/R2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.052     2.142    disp/R2/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  disp/R2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.475     2.662    disp/R2/sel0[2]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.045     2.707 r  disp/R2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.259     3.966    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     5.177 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.177    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.251ns  (logic 3.249ns (26.521%)  route 9.002ns (73.479%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.983 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.619    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.917 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.506    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.838 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.391    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.917 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.917    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.251 r  multiply/sum_total0__62_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.251    multiply/sum_total0__62_carry__2_n_6
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509     4.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[14]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.156ns  (logic 3.154ns (25.946%)  route 9.002ns (74.054%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.983 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.619    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.917 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.506    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.838 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.391    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.917 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.917    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.156 r  multiply/sum_total0__62_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.156    multiply/sum_total0__62_carry__2_n_5
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509     4.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[15]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.140ns  (logic 3.138ns (25.849%)  route 9.002ns (74.151%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.983 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.619    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.917 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.506    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.838 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.391    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.917 r  multiply/sum_total0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.917    multiply/sum_total0__62_carry__1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.140 r  multiply/sum_total0__62_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.140    multiply/sum_total0__62_carry__2_n_7
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509     4.850    multiply/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  multiply/sum_total_reg[13]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.006ns  (logic 3.004ns (25.021%)  route 9.002ns (74.979%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.983 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.619    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.917 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.506    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.838 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.391    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.006 r  multiply/sum_total0__62_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.006    multiply/sum_total0__62_carry__1_n_4
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[12]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.947ns  (logic 2.945ns (24.651%)  route 9.002ns (75.349%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.983 r  multiply/sum_total0__31_carry__0/O[1]
                         net (fo=3, routed)           0.636     9.619    IM/sum_total0__62_carry__1_i_8_0[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.298     9.917 r  IM/sum_total0__62_carry__0_i_16/O
                         net (fo=2, routed)           0.589    10.506    IM/sum_total0__62_carry__0_i_16_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.838 r  IM/sum_total0__62_carry__1_i_4/O
                         net (fo=2, routed)           0.553    11.391    multiply/sum_total_reg[12]_0[0]
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    11.947 r  multiply/sum_total0__62_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.947    multiply/sum_total0__62_carry__1_n_5
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[11]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.802ns  (logic 2.927ns (24.800%)  route 8.875ns (75.200%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.806 r  multiply/sum_total0__31_carry__0/O[0]
                         net (fo=3, routed)           0.582     9.388    IM/sum_total0__62_carry__1_i_8_0[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.294     9.682 r  IM/sum_total0__62_carry__0_i_9/O
                         net (fo=3, routed)           0.583    10.264    IM/sum_total0__62_carry__0_i_9_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  IM/sum_total0__62_carry__0_i_1/O
                         net (fo=1, routed)           0.487    11.083    multiply/sum_total_reg[8]_0[3]
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.468 r  multiply/sum_total0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.468    multiply/sum_total0__62_carry__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.802 r  multiply/sum_total0__62_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.802    multiply/sum_total0__62_carry__1_n_6
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[10]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.691ns  (logic 2.816ns (24.086%)  route 8.875ns (75.914%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.806 r  multiply/sum_total0__31_carry__0/O[0]
                         net (fo=3, routed)           0.582     9.388    IM/sum_total0__62_carry__1_i_8_0[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.294     9.682 r  IM/sum_total0__62_carry__0_i_9/O
                         net (fo=3, routed)           0.583    10.264    IM/sum_total0__62_carry__0_i_9_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  IM/sum_total0__62_carry__0_i_1/O
                         net (fo=1, routed)           0.487    11.083    multiply/sum_total_reg[8]_0[3]
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.468 r  multiply/sum_total0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.468    multiply/sum_total0__62_carry__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.691 r  multiply/sum_total0__62_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.691    multiply/sum_total0__62_carry__1_n_7
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  multiply/sum_total_reg[9]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.309ns  (logic 2.456ns (21.717%)  route 8.853ns (78.283%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          2.719     6.485    IM/data_out_reg/i__0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.609 r  IM/mem_reg_0_15_2_2_i_1/O
                         net (fo=24, routed)          1.045     7.654    IM/Ibus_data[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  IM/sum_total0__31_carry__0_i_4/O
                         net (fo=2, routed)           0.657     8.435    IM/data_out_tristate_oe_reg[5]_0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  IM/sum_total0__31_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.559    multiply/sum_total0__62_carry__1_i_4_0[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.806 r  multiply/sum_total0__31_carry__0/O[0]
                         net (fo=3, routed)           0.582     9.388    IM/sum_total0__62_carry__1_i_8_0[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.294     9.682 r  IM/sum_total0__62_carry__0_i_9/O
                         net (fo=3, routed)           1.047    10.729    IM/sum_total0__62_carry__0_i_9_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    11.061 r  IM/sum_total0__62_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.061    multiply/sum_total_reg[8]_1[3]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.309 r  multiply/sum_total0__62_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.309    multiply/sum_total0__62_carry__0_n_4
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[8]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 3.033ns (27.928%)  route 7.827ns (72.072%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          1.928     5.693    IM/data_out_reg/i__0
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124     5.817 r  IM/mem_reg_0_15_12_12_i_1/O
                         net (fo=20, routed)          1.312     7.129    IM/Ibus_data[12]
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.253 r  IM/sum_total0__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.253    multiply/S[1]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.833 r  multiply/sum_total0__31_carry/O[2]
                         net (fo=4, routed)           0.804     8.637    multiply/O[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.330     8.967 r  multiply/sum_total0__62_carry__0_i_20/O
                         net (fo=2, routed)           0.981     9.948    IM/sum_total_reg[8]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.280 r  IM/sum_total0__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.280    multiply/sum_total_reg[8]_1[1]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.860 r  multiply/sum_total0__62_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.860    multiply/sum_total0__62_carry__0_n_5
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[7]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            multiply/sum_total_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.507ns  (logic 2.680ns (25.506%)  route 7.827ns (74.494%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.637     1.056    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.296     1.352 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.017    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     2.141 f  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3/O
                         net (fo=1, routed)           1.500     3.641    bdb/l_btn/led_OBUF_BUFG[11]_inst_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  bdb/l_btn/led_OBUF_BUFG[11]_inst_i_1/O
                         net (fo=21, routed)          1.928     5.693    IM/data_out_reg/i__0
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124     5.817 r  IM/mem_reg_0_15_12_12_i_1/O
                         net (fo=20, routed)          1.312     7.129    IM/Ibus_data[12]
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.253 r  IM/sum_total0__31_carry_i_6/O
                         net (fo=1, routed)           0.000     7.253    multiply/S[1]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.833 r  multiply/sum_total0__31_carry/O[2]
                         net (fo=4, routed)           0.804     8.637    multiply/O[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.330     8.967 r  multiply/sum_total0__62_carry__0_i_20/O
                         net (fo=2, routed)           0.981     9.948    IM/sum_total_reg[8]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.280 r  IM/sum_total0__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.280    multiply/sum_total_reg[8]_1[1]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.507 r  multiply/sum_total0__62_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.507    multiply/sum_total0__62_carry__0_n_6
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    multiply/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  multiply/sum_total_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/inc/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.561%)  route 0.323ns (63.439%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[2]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[2]/Q
                         net (fo=2, routed)           0.199     0.340    bdb/u_btn/btn_shift[2]
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  bdb/u_btn/step_tm1_i_1/O
                         net (fo=2, routed)           0.124     0.509    addrcont/inc/up
    SLICE_X8Y28          FDRE                                         r  addrcont/inc/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    addrcont/inc/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  addrcont/inc/step_tm1_reg/C

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/dec/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.548%)  route 0.347ns (58.452%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[3]/C
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/d_btn/btn_shift_reg[3]/Q
                         net (fo=2, routed)           0.109     0.257    bdb/d_btn/btn_shift_reg_n_0_[3]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.099     0.356 r  bdb/d_btn/step_tm1_i_1__0/O
                         net (fo=2, routed)           0.239     0.594    addrcont/dec/down
    SLICE_X8Y28          FDRE                                         r  addrcont/dec/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    addrcont/dec/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  addrcont/dec/step_tm1_reg/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.223ns (34.728%)  route 0.419ns (65.272%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=1, routed)           0.419     0.597    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045     0.642 r  IOcont/led_OBUF[15]_inst_i_1/O
                         net (fo=19, routed)          0.000     0.642    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.990    IOcont/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.204%)  route 0.444ns (65.796%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.222     0.521    addrcont/inc/led_OBUF[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.110     0.675    addrcont/inc_n_0
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[0]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.204%)  route 0.444ns (65.796%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.222     0.521    addrcont/inc/led_OBUF[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.110     0.675    addrcont/inc_n_0
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[1]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.204%)  route 0.444ns (65.796%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.222     0.521    addrcont/inc/led_OBUF[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.110     0.675    addrcont/inc_n_0
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[2]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.231ns (34.204%)  route 0.444ns (65.796%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.222     0.521    addrcont/inc/led_OBUF[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  addrcont/inc/addr[3]_i_2/O
                         net (fo=4, routed)           0.110     0.675    addrcont/inc_n_0
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    addrcont/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  addrcont/addr_reg[3]/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IM/mem_reg_0_15_13_13/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.231ns (32.010%)  route 0.491ns (67.990%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 f  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.234     0.533    bdb/r_btn/led_OBUF[1]
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.578 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          0.144     0.722    IM/mem_reg_0_15_13_13/WE
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IM/mem_reg_0_15_14_14/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.231ns (32.010%)  route 0.491ns (67.990%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 f  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.234     0.533    bdb/r_btn/led_OBUF[1]
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.578 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          0.144     0.722    IM/mem_reg_0_15_14_14/WE
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_14_14/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/CLK

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IM/mem_reg_0_15_15_15/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.231ns (32.010%)  route 0.491ns (67.990%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[0]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bdb/r_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    bdb/r_btn/btn_shift_reg_n_0_[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.299 f  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=24, routed)          0.234     0.533    bdb/r_btn/led_OBUF[1]
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.578 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          0.144     0.722    IM/mem_reg_0_15_15_15/WE
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    IM/mem_reg_0_15_15_15/WCLK
    SLICE_X10Y29         RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/CLK





