// qsys_top_altera_mm_interconnect_1920_2l6arti.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 22.4 94

`timescale 1 ps / 1 ps
module qsys_top_altera_mm_interconnect_1920_2l6arti (
		input  wire [3:0]   agilex_hps_h2f_axi_master_awid,                                             //                                            agilex_hps_h2f_axi_master.awid
		input  wire [31:0]  agilex_hps_h2f_axi_master_awaddr,                                           //                                                                     .awaddr
		input  wire [7:0]   agilex_hps_h2f_axi_master_awlen,                                            //                                                                     .awlen
		input  wire [2:0]   agilex_hps_h2f_axi_master_awsize,                                           //                                                                     .awsize
		input  wire [1:0]   agilex_hps_h2f_axi_master_awburst,                                          //                                                                     .awburst
		input  wire [0:0]   agilex_hps_h2f_axi_master_awlock,                                           //                                                                     .awlock
		input  wire [3:0]   agilex_hps_h2f_axi_master_awcache,                                          //                                                                     .awcache
		input  wire [2:0]   agilex_hps_h2f_axi_master_awprot,                                           //                                                                     .awprot
		input  wire         agilex_hps_h2f_axi_master_awvalid,                                          //                                                                     .awvalid
		output wire         agilex_hps_h2f_axi_master_awready,                                          //                                                                     .awready
		input  wire [127:0] agilex_hps_h2f_axi_master_wdata,                                            //                                                                     .wdata
		input  wire [15:0]  agilex_hps_h2f_axi_master_wstrb,                                            //                                                                     .wstrb
		input  wire         agilex_hps_h2f_axi_master_wlast,                                            //                                                                     .wlast
		input  wire         agilex_hps_h2f_axi_master_wvalid,                                           //                                                                     .wvalid
		output wire         agilex_hps_h2f_axi_master_wready,                                           //                                                                     .wready
		output wire [3:0]   agilex_hps_h2f_axi_master_bid,                                              //                                                                     .bid
		output wire [1:0]   agilex_hps_h2f_axi_master_bresp,                                            //                                                                     .bresp
		output wire         agilex_hps_h2f_axi_master_bvalid,                                           //                                                                     .bvalid
		input  wire         agilex_hps_h2f_axi_master_bready,                                           //                                                                     .bready
		input  wire [3:0]   agilex_hps_h2f_axi_master_arid,                                             //                                                                     .arid
		input  wire [31:0]  agilex_hps_h2f_axi_master_araddr,                                           //                                                                     .araddr
		input  wire [7:0]   agilex_hps_h2f_axi_master_arlen,                                            //                                                                     .arlen
		input  wire [2:0]   agilex_hps_h2f_axi_master_arsize,                                           //                                                                     .arsize
		input  wire [1:0]   agilex_hps_h2f_axi_master_arburst,                                          //                                                                     .arburst
		input  wire [0:0]   agilex_hps_h2f_axi_master_arlock,                                           //                                                                     .arlock
		input  wire [3:0]   agilex_hps_h2f_axi_master_arcache,                                          //                                                                     .arcache
		input  wire [2:0]   agilex_hps_h2f_axi_master_arprot,                                           //                                                                     .arprot
		input  wire         agilex_hps_h2f_axi_master_arvalid,                                          //                                                                     .arvalid
		output wire         agilex_hps_h2f_axi_master_arready,                                          //                                                                     .arready
		output wire [3:0]   agilex_hps_h2f_axi_master_rid,                                              //                                                                     .rid
		output wire [127:0] agilex_hps_h2f_axi_master_rdata,                                            //                                                                     .rdata
		output wire [1:0]   agilex_hps_h2f_axi_master_rresp,                                            //                                                                     .rresp
		output wire         agilex_hps_h2f_axi_master_rlast,                                            //                                                                     .rlast
		output wire         agilex_hps_h2f_axi_master_rvalid,                                           //                                                                     .rvalid
		input  wire         agilex_hps_h2f_axi_master_rready,                                           //                                                                     .rready
		output wire [2:0]   ram_controller_1_csr_address,                                               //                                                 ram_controller_1_csr.address
		output wire         ram_controller_1_csr_write,                                                 //                                                                     .write
		output wire         ram_controller_1_csr_read,                                                  //                                                                     .read
		input  wire [31:0]  ram_controller_1_csr_readdata,                                              //                                                                     .readdata
		output wire [31:0]  ram_controller_1_csr_writedata,                                             //                                                                     .writedata
		output wire [3:0]   ram_controller_1_csr_byteenable,                                            //                                                                     .byteenable
		input  wire         ram_controller_1_csr_waitrequest,                                           //                                                                     .waitrequest
		output wire [2:0]   prbs_generator_1_csr_address,                                               //                                                 prbs_generator_1_csr.address
		output wire         prbs_generator_1_csr_write,                                                 //                                                                     .write
		output wire         prbs_generator_1_csr_read,                                                  //                                                                     .read
		input  wire [31:0]  prbs_generator_1_csr_readdata,                                              //                                                                     .readdata
		output wire [31:0]  prbs_generator_1_csr_writedata,                                             //                                                                     .writedata
		output wire [3:0]   prbs_generator_1_csr_byteenable,                                            //                                                                     .byteenable
		output wire [1:0]   pio_0_s1_address,                                                           //                                                             pio_0_s1.address
		output wire         pio_0_s1_write,                                                             //                                                                     .write
		input  wire [31:0]  pio_0_s1_readdata,                                                          //                                                                     .readdata
		output wire [31:0]  pio_0_s1_writedata,                                                         //                                                                     .writedata
		output wire         pio_0_s1_chipselect,                                                        //                                                                     .chipselect
		output wire [9:0]   onchip_memory2_0_s1_address,                                                //                                                  onchip_memory2_0_s1.address
		output wire         onchip_memory2_0_s1_write,                                                  //                                                                     .write
		input  wire [31:0]  onchip_memory2_0_s1_readdata,                                               //                                                                     .readdata
		output wire [31:0]  onchip_memory2_0_s1_writedata,                                              //                                                                     .writedata
		output wire [3:0]   onchip_memory2_0_s1_byteenable,                                             //                                                                     .byteenable
		output wire         onchip_memory2_0_s1_chipselect,                                             //                                                                     .chipselect
		output wire         onchip_memory2_0_s1_clken,                                                  //                                                                     .clken
		output wire [11:0]  axil_interconnect_0_altera_axi4lite_slave_awaddr,                           //                            axil_interconnect_0_altera_axi4lite_slave.awaddr
		output wire [2:0]   axil_interconnect_0_altera_axi4lite_slave_awprot,                           //                                                                     .awprot
		output wire         axil_interconnect_0_altera_axi4lite_slave_awvalid,                          //                                                                     .awvalid
		input  wire         axil_interconnect_0_altera_axi4lite_slave_awready,                          //                                                                     .awready
		output wire [31:0]  axil_interconnect_0_altera_axi4lite_slave_wdata,                            //                                                                     .wdata
		output wire [3:0]   axil_interconnect_0_altera_axi4lite_slave_wstrb,                            //                                                                     .wstrb
		output wire         axil_interconnect_0_altera_axi4lite_slave_wvalid,                           //                                                                     .wvalid
		input  wire         axil_interconnect_0_altera_axi4lite_slave_wready,                           //                                                                     .wready
		input  wire [1:0]   axil_interconnect_0_altera_axi4lite_slave_bresp,                            //                                                                     .bresp
		input  wire         axil_interconnect_0_altera_axi4lite_slave_bvalid,                           //                                                                     .bvalid
		output wire         axil_interconnect_0_altera_axi4lite_slave_bready,                           //                                                                     .bready
		output wire [11:0]  axil_interconnect_0_altera_axi4lite_slave_araddr,                           //                                                                     .araddr
		output wire [2:0]   axil_interconnect_0_altera_axi4lite_slave_arprot,                           //                                                                     .arprot
		output wire         axil_interconnect_0_altera_axi4lite_slave_arvalid,                          //                                                                     .arvalid
		input  wire         axil_interconnect_0_altera_axi4lite_slave_arready,                          //                                                                     .arready
		input  wire [31:0]  axil_interconnect_0_altera_axi4lite_slave_rdata,                            //                                                                     .rdata
		input  wire [1:0]   axil_interconnect_0_altera_axi4lite_slave_rresp,                            //                                                                     .rresp
		input  wire         axil_interconnect_0_altera_axi4lite_slave_rvalid,                           //                                                                     .rvalid
		output wire         axil_interconnect_0_altera_axi4lite_slave_rready,                           //                                                                     .rready
		input  wire         agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset,                       //                       agilex_hps_h2f_axi_reset_reset_bridge_in_reset.reset
		input  wire         agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset, // agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset.reset
		input  wire         clk_100_out_clk_clk                                                         //                                                      clk_100_out_clk.clk
	);

	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_ruser;                                    // agilex_hps_h2f_axi_master_agent:ruser -> agilex_hps_h2f_axi_master_translator:m0_ruser
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_wuser;                                    // agilex_hps_h2f_axi_master_translator:m0_wuser -> agilex_hps_h2f_axi_master_agent:wuser
	wire    [1:0] agilex_hps_h2f_axi_master_translator_m0_awburst;                                  // agilex_hps_h2f_axi_master_translator:m0_awburst -> agilex_hps_h2f_axi_master_agent:awburst
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_arregion;                                 // agilex_hps_h2f_axi_master_translator:m0_arregion -> agilex_hps_h2f_axi_master_agent:arregion
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_awuser;                                   // agilex_hps_h2f_axi_master_translator:m0_awuser -> agilex_hps_h2f_axi_master_agent:awuser
	wire    [7:0] agilex_hps_h2f_axi_master_translator_m0_arlen;                                    // agilex_hps_h2f_axi_master_translator:m0_arlen -> agilex_hps_h2f_axi_master_agent:arlen
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_arqos;                                    // agilex_hps_h2f_axi_master_translator:m0_arqos -> agilex_hps_h2f_axi_master_agent:arqos
	wire   [15:0] agilex_hps_h2f_axi_master_translator_m0_wstrb;                                    // agilex_hps_h2f_axi_master_translator:m0_wstrb -> agilex_hps_h2f_axi_master_agent:wstrb
	wire          agilex_hps_h2f_axi_master_translator_m0_wready;                                   // agilex_hps_h2f_axi_master_agent:wready -> agilex_hps_h2f_axi_master_translator:m0_wready
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_rid;                                      // agilex_hps_h2f_axi_master_agent:rid -> agilex_hps_h2f_axi_master_translator:m0_rid
	wire          agilex_hps_h2f_axi_master_translator_m0_rready;                                   // agilex_hps_h2f_axi_master_translator:m0_rready -> agilex_hps_h2f_axi_master_agent:rready
	wire    [7:0] agilex_hps_h2f_axi_master_translator_m0_awlen;                                    // agilex_hps_h2f_axi_master_translator:m0_awlen -> agilex_hps_h2f_axi_master_agent:awlen
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_awqos;                                    // agilex_hps_h2f_axi_master_translator:m0_awqos -> agilex_hps_h2f_axi_master_agent:awqos
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_arcache;                                  // agilex_hps_h2f_axi_master_translator:m0_arcache -> agilex_hps_h2f_axi_master_agent:arcache
	wire          agilex_hps_h2f_axi_master_translator_m0_wvalid;                                   // agilex_hps_h2f_axi_master_translator:m0_wvalid -> agilex_hps_h2f_axi_master_agent:wvalid
	wire   [31:0] agilex_hps_h2f_axi_master_translator_m0_araddr;                                   // agilex_hps_h2f_axi_master_translator:m0_araddr -> agilex_hps_h2f_axi_master_agent:araddr
	wire    [2:0] agilex_hps_h2f_axi_master_translator_m0_arprot;                                   // agilex_hps_h2f_axi_master_translator:m0_arprot -> agilex_hps_h2f_axi_master_agent:arprot
	wire    [2:0] agilex_hps_h2f_axi_master_translator_m0_awprot;                                   // agilex_hps_h2f_axi_master_translator:m0_awprot -> agilex_hps_h2f_axi_master_agent:awprot
	wire  [127:0] agilex_hps_h2f_axi_master_translator_m0_wdata;                                    // agilex_hps_h2f_axi_master_translator:m0_wdata -> agilex_hps_h2f_axi_master_agent:wdata
	wire          agilex_hps_h2f_axi_master_translator_m0_arvalid;                                  // agilex_hps_h2f_axi_master_translator:m0_arvalid -> agilex_hps_h2f_axi_master_agent:arvalid
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_awcache;                                  // agilex_hps_h2f_axi_master_translator:m0_awcache -> agilex_hps_h2f_axi_master_agent:awcache
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_arid;                                     // agilex_hps_h2f_axi_master_translator:m0_arid -> agilex_hps_h2f_axi_master_agent:arid
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_arlock;                                   // agilex_hps_h2f_axi_master_translator:m0_arlock -> agilex_hps_h2f_axi_master_agent:arlock
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_awlock;                                   // agilex_hps_h2f_axi_master_translator:m0_awlock -> agilex_hps_h2f_axi_master_agent:awlock
	wire   [31:0] agilex_hps_h2f_axi_master_translator_m0_awaddr;                                   // agilex_hps_h2f_axi_master_translator:m0_awaddr -> agilex_hps_h2f_axi_master_agent:awaddr
	wire    [1:0] agilex_hps_h2f_axi_master_translator_m0_bresp;                                    // agilex_hps_h2f_axi_master_agent:bresp -> agilex_hps_h2f_axi_master_translator:m0_bresp
	wire          agilex_hps_h2f_axi_master_translator_m0_arready;                                  // agilex_hps_h2f_axi_master_agent:arready -> agilex_hps_h2f_axi_master_translator:m0_arready
	wire  [127:0] agilex_hps_h2f_axi_master_translator_m0_rdata;                                    // agilex_hps_h2f_axi_master_agent:rdata -> agilex_hps_h2f_axi_master_translator:m0_rdata
	wire          agilex_hps_h2f_axi_master_translator_m0_awready;                                  // agilex_hps_h2f_axi_master_agent:awready -> agilex_hps_h2f_axi_master_translator:m0_awready
	wire    [1:0] agilex_hps_h2f_axi_master_translator_m0_arburst;                                  // agilex_hps_h2f_axi_master_translator:m0_arburst -> agilex_hps_h2f_axi_master_agent:arburst
	wire    [2:0] agilex_hps_h2f_axi_master_translator_m0_arsize;                                   // agilex_hps_h2f_axi_master_translator:m0_arsize -> agilex_hps_h2f_axi_master_agent:arsize
	wire          agilex_hps_h2f_axi_master_translator_m0_bready;                                   // agilex_hps_h2f_axi_master_translator:m0_bready -> agilex_hps_h2f_axi_master_agent:bready
	wire          agilex_hps_h2f_axi_master_translator_m0_rlast;                                    // agilex_hps_h2f_axi_master_agent:rlast -> agilex_hps_h2f_axi_master_translator:m0_rlast
	wire          agilex_hps_h2f_axi_master_translator_m0_wlast;                                    // agilex_hps_h2f_axi_master_translator:m0_wlast -> agilex_hps_h2f_axi_master_agent:wlast
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_awregion;                                 // agilex_hps_h2f_axi_master_translator:m0_awregion -> agilex_hps_h2f_axi_master_agent:awregion
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_buser;                                    // agilex_hps_h2f_axi_master_agent:buser -> agilex_hps_h2f_axi_master_translator:m0_buser
	wire    [1:0] agilex_hps_h2f_axi_master_translator_m0_rresp;                                    // agilex_hps_h2f_axi_master_agent:rresp -> agilex_hps_h2f_axi_master_translator:m0_rresp
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_awid;                                     // agilex_hps_h2f_axi_master_translator:m0_awid -> agilex_hps_h2f_axi_master_agent:awid
	wire    [3:0] agilex_hps_h2f_axi_master_translator_m0_bid;                                      // agilex_hps_h2f_axi_master_agent:bid -> agilex_hps_h2f_axi_master_translator:m0_bid
	wire          agilex_hps_h2f_axi_master_translator_m0_bvalid;                                   // agilex_hps_h2f_axi_master_agent:bvalid -> agilex_hps_h2f_axi_master_translator:m0_bvalid
	wire    [2:0] agilex_hps_h2f_axi_master_translator_m0_awsize;                                   // agilex_hps_h2f_axi_master_translator:m0_awsize -> agilex_hps_h2f_axi_master_agent:awsize
	wire          agilex_hps_h2f_axi_master_translator_m0_awvalid;                                  // agilex_hps_h2f_axi_master_translator:m0_awvalid -> agilex_hps_h2f_axi_master_agent:awvalid
	wire    [0:0] agilex_hps_h2f_axi_master_translator_m0_aruser;                                   // agilex_hps_h2f_axi_master_translator:m0_aruser -> agilex_hps_h2f_axi_master_agent:aruser
	wire          agilex_hps_h2f_axi_master_translator_m0_rvalid;                                   // agilex_hps_h2f_axi_master_agent:rvalid -> agilex_hps_h2f_axi_master_translator:m0_rvalid
	wire   [31:0] ram_controller_1_csr_agent_m0_readdata;                                           // ram_controller_1_csr_translator:uav_readdata -> ram_controller_1_csr_agent:m0_readdata
	wire          ram_controller_1_csr_agent_m0_waitrequest;                                        // ram_controller_1_csr_translator:uav_waitrequest -> ram_controller_1_csr_agent:m0_waitrequest
	wire          ram_controller_1_csr_agent_m0_debugaccess;                                        // ram_controller_1_csr_agent:m0_debugaccess -> ram_controller_1_csr_translator:uav_debugaccess
	wire   [31:0] ram_controller_1_csr_agent_m0_address;                                            // ram_controller_1_csr_agent:m0_address -> ram_controller_1_csr_translator:uav_address
	wire    [3:0] ram_controller_1_csr_agent_m0_byteenable;                                         // ram_controller_1_csr_agent:m0_byteenable -> ram_controller_1_csr_translator:uav_byteenable
	wire          ram_controller_1_csr_agent_m0_read;                                               // ram_controller_1_csr_agent:m0_read -> ram_controller_1_csr_translator:uav_read
	wire          ram_controller_1_csr_agent_m0_readdatavalid;                                      // ram_controller_1_csr_translator:uav_readdatavalid -> ram_controller_1_csr_agent:m0_readdatavalid
	wire          ram_controller_1_csr_agent_m0_lock;                                               // ram_controller_1_csr_agent:m0_lock -> ram_controller_1_csr_translator:uav_lock
	wire   [31:0] ram_controller_1_csr_agent_m0_writedata;                                          // ram_controller_1_csr_agent:m0_writedata -> ram_controller_1_csr_translator:uav_writedata
	wire          ram_controller_1_csr_agent_m0_write;                                              // ram_controller_1_csr_agent:m0_write -> ram_controller_1_csr_translator:uav_write
	wire    [2:0] ram_controller_1_csr_agent_m0_burstcount;                                         // ram_controller_1_csr_agent:m0_burstcount -> ram_controller_1_csr_translator:uav_burstcount
	wire          ram_controller_1_csr_agent_rf_source_valid;                                       // ram_controller_1_csr_agent:rf_source_valid -> ram_controller_1_csr_agent_rsp_fifo:in_valid
	wire  [139:0] ram_controller_1_csr_agent_rf_source_data;                                        // ram_controller_1_csr_agent:rf_source_data -> ram_controller_1_csr_agent_rsp_fifo:in_data
	wire          ram_controller_1_csr_agent_rf_source_ready;                                       // ram_controller_1_csr_agent_rsp_fifo:in_ready -> ram_controller_1_csr_agent:rf_source_ready
	wire          ram_controller_1_csr_agent_rf_source_startofpacket;                               // ram_controller_1_csr_agent:rf_source_startofpacket -> ram_controller_1_csr_agent_rsp_fifo:in_startofpacket
	wire          ram_controller_1_csr_agent_rf_source_endofpacket;                                 // ram_controller_1_csr_agent:rf_source_endofpacket -> ram_controller_1_csr_agent_rsp_fifo:in_endofpacket
	wire          ram_controller_1_csr_agent_rsp_fifo_out_valid;                                    // ram_controller_1_csr_agent_rsp_fifo:out_valid -> ram_controller_1_csr_agent:rf_sink_valid
	wire  [139:0] ram_controller_1_csr_agent_rsp_fifo_out_data;                                     // ram_controller_1_csr_agent_rsp_fifo:out_data -> ram_controller_1_csr_agent:rf_sink_data
	wire          ram_controller_1_csr_agent_rsp_fifo_out_ready;                                    // ram_controller_1_csr_agent:rf_sink_ready -> ram_controller_1_csr_agent_rsp_fifo:out_ready
	wire          ram_controller_1_csr_agent_rsp_fifo_out_startofpacket;                            // ram_controller_1_csr_agent_rsp_fifo:out_startofpacket -> ram_controller_1_csr_agent:rf_sink_startofpacket
	wire          ram_controller_1_csr_agent_rsp_fifo_out_endofpacket;                              // ram_controller_1_csr_agent_rsp_fifo:out_endofpacket -> ram_controller_1_csr_agent:rf_sink_endofpacket
	wire          ram_controller_1_csr_agent_rdata_fifo_src_valid;                                  // ram_controller_1_csr_agent:rdata_fifo_src_valid -> ram_controller_1_csr_agent_rdata_fifo:in_valid
	wire   [33:0] ram_controller_1_csr_agent_rdata_fifo_src_data;                                   // ram_controller_1_csr_agent:rdata_fifo_src_data -> ram_controller_1_csr_agent_rdata_fifo:in_data
	wire          ram_controller_1_csr_agent_rdata_fifo_src_ready;                                  // ram_controller_1_csr_agent_rdata_fifo:in_ready -> ram_controller_1_csr_agent:rdata_fifo_src_ready
	wire          ram_controller_1_csr_agent_rdata_fifo_out_valid;                                  // ram_controller_1_csr_agent_rdata_fifo:out_valid -> ram_controller_1_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] ram_controller_1_csr_agent_rdata_fifo_out_data;                                   // ram_controller_1_csr_agent_rdata_fifo:out_data -> ram_controller_1_csr_agent:rdata_fifo_sink_data
	wire          ram_controller_1_csr_agent_rdata_fifo_out_ready;                                  // ram_controller_1_csr_agent:rdata_fifo_sink_ready -> ram_controller_1_csr_agent_rdata_fifo:out_ready
	wire   [31:0] prbs_generator_1_csr_agent_m0_readdata;                                           // prbs_generator_1_csr_translator:uav_readdata -> prbs_generator_1_csr_agent:m0_readdata
	wire          prbs_generator_1_csr_agent_m0_waitrequest;                                        // prbs_generator_1_csr_translator:uav_waitrequest -> prbs_generator_1_csr_agent:m0_waitrequest
	wire          prbs_generator_1_csr_agent_m0_debugaccess;                                        // prbs_generator_1_csr_agent:m0_debugaccess -> prbs_generator_1_csr_translator:uav_debugaccess
	wire   [31:0] prbs_generator_1_csr_agent_m0_address;                                            // prbs_generator_1_csr_agent:m0_address -> prbs_generator_1_csr_translator:uav_address
	wire    [3:0] prbs_generator_1_csr_agent_m0_byteenable;                                         // prbs_generator_1_csr_agent:m0_byteenable -> prbs_generator_1_csr_translator:uav_byteenable
	wire          prbs_generator_1_csr_agent_m0_read;                                               // prbs_generator_1_csr_agent:m0_read -> prbs_generator_1_csr_translator:uav_read
	wire          prbs_generator_1_csr_agent_m0_readdatavalid;                                      // prbs_generator_1_csr_translator:uav_readdatavalid -> prbs_generator_1_csr_agent:m0_readdatavalid
	wire          prbs_generator_1_csr_agent_m0_lock;                                               // prbs_generator_1_csr_agent:m0_lock -> prbs_generator_1_csr_translator:uav_lock
	wire   [31:0] prbs_generator_1_csr_agent_m0_writedata;                                          // prbs_generator_1_csr_agent:m0_writedata -> prbs_generator_1_csr_translator:uav_writedata
	wire          prbs_generator_1_csr_agent_m0_write;                                              // prbs_generator_1_csr_agent:m0_write -> prbs_generator_1_csr_translator:uav_write
	wire    [2:0] prbs_generator_1_csr_agent_m0_burstcount;                                         // prbs_generator_1_csr_agent:m0_burstcount -> prbs_generator_1_csr_translator:uav_burstcount
	wire          prbs_generator_1_csr_agent_rf_source_valid;                                       // prbs_generator_1_csr_agent:rf_source_valid -> prbs_generator_1_csr_agent_rsp_fifo:in_valid
	wire  [139:0] prbs_generator_1_csr_agent_rf_source_data;                                        // prbs_generator_1_csr_agent:rf_source_data -> prbs_generator_1_csr_agent_rsp_fifo:in_data
	wire          prbs_generator_1_csr_agent_rf_source_ready;                                       // prbs_generator_1_csr_agent_rsp_fifo:in_ready -> prbs_generator_1_csr_agent:rf_source_ready
	wire          prbs_generator_1_csr_agent_rf_source_startofpacket;                               // prbs_generator_1_csr_agent:rf_source_startofpacket -> prbs_generator_1_csr_agent_rsp_fifo:in_startofpacket
	wire          prbs_generator_1_csr_agent_rf_source_endofpacket;                                 // prbs_generator_1_csr_agent:rf_source_endofpacket -> prbs_generator_1_csr_agent_rsp_fifo:in_endofpacket
	wire          prbs_generator_1_csr_agent_rsp_fifo_out_valid;                                    // prbs_generator_1_csr_agent_rsp_fifo:out_valid -> prbs_generator_1_csr_agent:rf_sink_valid
	wire  [139:0] prbs_generator_1_csr_agent_rsp_fifo_out_data;                                     // prbs_generator_1_csr_agent_rsp_fifo:out_data -> prbs_generator_1_csr_agent:rf_sink_data
	wire          prbs_generator_1_csr_agent_rsp_fifo_out_ready;                                    // prbs_generator_1_csr_agent:rf_sink_ready -> prbs_generator_1_csr_agent_rsp_fifo:out_ready
	wire          prbs_generator_1_csr_agent_rsp_fifo_out_startofpacket;                            // prbs_generator_1_csr_agent_rsp_fifo:out_startofpacket -> prbs_generator_1_csr_agent:rf_sink_startofpacket
	wire          prbs_generator_1_csr_agent_rsp_fifo_out_endofpacket;                              // prbs_generator_1_csr_agent_rsp_fifo:out_endofpacket -> prbs_generator_1_csr_agent:rf_sink_endofpacket
	wire          prbs_generator_1_csr_agent_rdata_fifo_src_valid;                                  // prbs_generator_1_csr_agent:rdata_fifo_src_valid -> prbs_generator_1_csr_agent_rdata_fifo:in_valid
	wire   [33:0] prbs_generator_1_csr_agent_rdata_fifo_src_data;                                   // prbs_generator_1_csr_agent:rdata_fifo_src_data -> prbs_generator_1_csr_agent_rdata_fifo:in_data
	wire          prbs_generator_1_csr_agent_rdata_fifo_src_ready;                                  // prbs_generator_1_csr_agent_rdata_fifo:in_ready -> prbs_generator_1_csr_agent:rdata_fifo_src_ready
	wire          prbs_generator_1_csr_agent_rdata_fifo_out_valid;                                  // prbs_generator_1_csr_agent_rdata_fifo:out_valid -> prbs_generator_1_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] prbs_generator_1_csr_agent_rdata_fifo_out_data;                                   // prbs_generator_1_csr_agent_rdata_fifo:out_data -> prbs_generator_1_csr_agent:rdata_fifo_sink_data
	wire          prbs_generator_1_csr_agent_rdata_fifo_out_ready;                                  // prbs_generator_1_csr_agent:rdata_fifo_sink_ready -> prbs_generator_1_csr_agent_rdata_fifo:out_ready
	wire   [31:0] pio_0_s1_agent_m0_readdata;                                                       // pio_0_s1_translator:uav_readdata -> pio_0_s1_agent:m0_readdata
	wire          pio_0_s1_agent_m0_waitrequest;                                                    // pio_0_s1_translator:uav_waitrequest -> pio_0_s1_agent:m0_waitrequest
	wire          pio_0_s1_agent_m0_debugaccess;                                                    // pio_0_s1_agent:m0_debugaccess -> pio_0_s1_translator:uav_debugaccess
	wire   [31:0] pio_0_s1_agent_m0_address;                                                        // pio_0_s1_agent:m0_address -> pio_0_s1_translator:uav_address
	wire    [3:0] pio_0_s1_agent_m0_byteenable;                                                     // pio_0_s1_agent:m0_byteenable -> pio_0_s1_translator:uav_byteenable
	wire          pio_0_s1_agent_m0_read;                                                           // pio_0_s1_agent:m0_read -> pio_0_s1_translator:uav_read
	wire          pio_0_s1_agent_m0_readdatavalid;                                                  // pio_0_s1_translator:uav_readdatavalid -> pio_0_s1_agent:m0_readdatavalid
	wire          pio_0_s1_agent_m0_lock;                                                           // pio_0_s1_agent:m0_lock -> pio_0_s1_translator:uav_lock
	wire   [31:0] pio_0_s1_agent_m0_writedata;                                                      // pio_0_s1_agent:m0_writedata -> pio_0_s1_translator:uav_writedata
	wire          pio_0_s1_agent_m0_write;                                                          // pio_0_s1_agent:m0_write -> pio_0_s1_translator:uav_write
	wire    [2:0] pio_0_s1_agent_m0_burstcount;                                                     // pio_0_s1_agent:m0_burstcount -> pio_0_s1_translator:uav_burstcount
	wire          pio_0_s1_agent_rf_source_valid;                                                   // pio_0_s1_agent:rf_source_valid -> pio_0_s1_agent_rsp_fifo:in_valid
	wire  [139:0] pio_0_s1_agent_rf_source_data;                                                    // pio_0_s1_agent:rf_source_data -> pio_0_s1_agent_rsp_fifo:in_data
	wire          pio_0_s1_agent_rf_source_ready;                                                   // pio_0_s1_agent_rsp_fifo:in_ready -> pio_0_s1_agent:rf_source_ready
	wire          pio_0_s1_agent_rf_source_startofpacket;                                           // pio_0_s1_agent:rf_source_startofpacket -> pio_0_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_0_s1_agent_rf_source_endofpacket;                                             // pio_0_s1_agent:rf_source_endofpacket -> pio_0_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_valid;                                                // pio_0_s1_agent_rsp_fifo:out_valid -> pio_0_s1_agent:rf_sink_valid
	wire  [139:0] pio_0_s1_agent_rsp_fifo_out_data;                                                 // pio_0_s1_agent_rsp_fifo:out_data -> pio_0_s1_agent:rf_sink_data
	wire          pio_0_s1_agent_rsp_fifo_out_ready;                                                // pio_0_s1_agent:rf_sink_ready -> pio_0_s1_agent_rsp_fifo:out_ready
	wire          pio_0_s1_agent_rsp_fifo_out_startofpacket;                                        // pio_0_s1_agent_rsp_fifo:out_startofpacket -> pio_0_s1_agent:rf_sink_startofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_endofpacket;                                          // pio_0_s1_agent_rsp_fifo:out_endofpacket -> pio_0_s1_agent:rf_sink_endofpacket
	wire          pio_0_s1_agent_rdata_fifo_src_valid;                                              // pio_0_s1_agent:rdata_fifo_src_valid -> pio_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] pio_0_s1_agent_rdata_fifo_src_data;                                               // pio_0_s1_agent:rdata_fifo_src_data -> pio_0_s1_agent_rdata_fifo:in_data
	wire          pio_0_s1_agent_rdata_fifo_src_ready;                                              // pio_0_s1_agent_rdata_fifo:in_ready -> pio_0_s1_agent:rdata_fifo_src_ready
	wire          pio_0_s1_agent_rdata_fifo_out_valid;                                              // pio_0_s1_agent_rdata_fifo:out_valid -> pio_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] pio_0_s1_agent_rdata_fifo_out_data;                                               // pio_0_s1_agent_rdata_fifo:out_data -> pio_0_s1_agent:rdata_fifo_sink_data
	wire          pio_0_s1_agent_rdata_fifo_out_ready;                                              // pio_0_s1_agent:rdata_fifo_sink_ready -> pio_0_s1_agent_rdata_fifo:out_ready
	wire   [31:0] onchip_memory2_0_s1_agent_m0_readdata;                                            // onchip_memory2_0_s1_translator:uav_readdata -> onchip_memory2_0_s1_agent:m0_readdata
	wire          onchip_memory2_0_s1_agent_m0_waitrequest;                                         // onchip_memory2_0_s1_translator:uav_waitrequest -> onchip_memory2_0_s1_agent:m0_waitrequest
	wire          onchip_memory2_0_s1_agent_m0_debugaccess;                                         // onchip_memory2_0_s1_agent:m0_debugaccess -> onchip_memory2_0_s1_translator:uav_debugaccess
	wire   [31:0] onchip_memory2_0_s1_agent_m0_address;                                             // onchip_memory2_0_s1_agent:m0_address -> onchip_memory2_0_s1_translator:uav_address
	wire    [3:0] onchip_memory2_0_s1_agent_m0_byteenable;                                          // onchip_memory2_0_s1_agent:m0_byteenable -> onchip_memory2_0_s1_translator:uav_byteenable
	wire          onchip_memory2_0_s1_agent_m0_read;                                                // onchip_memory2_0_s1_agent:m0_read -> onchip_memory2_0_s1_translator:uav_read
	wire          onchip_memory2_0_s1_agent_m0_readdatavalid;                                       // onchip_memory2_0_s1_translator:uav_readdatavalid -> onchip_memory2_0_s1_agent:m0_readdatavalid
	wire          onchip_memory2_0_s1_agent_m0_lock;                                                // onchip_memory2_0_s1_agent:m0_lock -> onchip_memory2_0_s1_translator:uav_lock
	wire   [31:0] onchip_memory2_0_s1_agent_m0_writedata;                                           // onchip_memory2_0_s1_agent:m0_writedata -> onchip_memory2_0_s1_translator:uav_writedata
	wire          onchip_memory2_0_s1_agent_m0_write;                                               // onchip_memory2_0_s1_agent:m0_write -> onchip_memory2_0_s1_translator:uav_write
	wire    [2:0] onchip_memory2_0_s1_agent_m0_burstcount;                                          // onchip_memory2_0_s1_agent:m0_burstcount -> onchip_memory2_0_s1_translator:uav_burstcount
	wire          onchip_memory2_0_s1_agent_rf_source_valid;                                        // onchip_memory2_0_s1_agent:rf_source_valid -> onchip_memory2_0_s1_agent_rsp_fifo:in_valid
	wire  [139:0] onchip_memory2_0_s1_agent_rf_source_data;                                         // onchip_memory2_0_s1_agent:rf_source_data -> onchip_memory2_0_s1_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rf_source_ready;                                        // onchip_memory2_0_s1_agent_rsp_fifo:in_ready -> onchip_memory2_0_s1_agent:rf_source_ready
	wire          onchip_memory2_0_s1_agent_rf_source_startofpacket;                                // onchip_memory2_0_s1_agent:rf_source_startofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rf_source_endofpacket;                                  // onchip_memory2_0_s1_agent:rf_source_endofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_valid;                                     // onchip_memory2_0_s1_agent_rsp_fifo:out_valid -> onchip_memory2_0_s1_agent:rf_sink_valid
	wire  [139:0] onchip_memory2_0_s1_agent_rsp_fifo_out_data;                                      // onchip_memory2_0_s1_agent_rsp_fifo:out_data -> onchip_memory2_0_s1_agent:rf_sink_data
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_ready;                                     // onchip_memory2_0_s1_agent:rf_sink_ready -> onchip_memory2_0_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket;                             // onchip_memory2_0_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s1_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket;                               // onchip_memory2_0_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s1_agent:rf_sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_valid;                                   // onchip_memory2_0_s1_agent:rdata_fifo_src_valid -> onchip_memory2_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] onchip_memory2_0_s1_agent_rdata_fifo_src_data;                                    // onchip_memory2_0_s1_agent:rdata_fifo_src_data -> onchip_memory2_0_s1_agent_rdata_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_ready;                                   // onchip_memory2_0_s1_agent_rdata_fifo:in_ready -> onchip_memory2_0_s1_agent:rdata_fifo_src_ready
	wire          onchip_memory2_0_s1_agent_rdata_fifo_out_valid;                                   // onchip_memory2_0_s1_agent_rdata_fifo:out_valid -> onchip_memory2_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] onchip_memory2_0_s1_agent_rdata_fifo_out_data;                                    // onchip_memory2_0_s1_agent_rdata_fifo:out_data -> onchip_memory2_0_s1_agent:rdata_fifo_sink_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_out_ready;                                   // onchip_memory2_0_s1_agent:rdata_fifo_sink_ready -> onchip_memory2_0_s1_agent_rdata_fifo:out_ready
	wire          agilex_hps_h2f_axi_master_agent_write_cp_valid;                                   // agilex_hps_h2f_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [246:0] agilex_hps_h2f_axi_master_agent_write_cp_data;                                    // agilex_hps_h2f_axi_master_agent:write_cp_data -> router:sink_data
	wire          agilex_hps_h2f_axi_master_agent_write_cp_ready;                                   // router:sink_ready -> agilex_hps_h2f_axi_master_agent:write_cp_ready
	wire          agilex_hps_h2f_axi_master_agent_write_cp_startofpacket;                           // agilex_hps_h2f_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          agilex_hps_h2f_axi_master_agent_write_cp_endofpacket;                             // agilex_hps_h2f_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          agilex_hps_h2f_axi_master_agent_read_cp_valid;                                    // agilex_hps_h2f_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [246:0] agilex_hps_h2f_axi_master_agent_read_cp_data;                                     // agilex_hps_h2f_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          agilex_hps_h2f_axi_master_agent_read_cp_ready;                                    // router_001:sink_ready -> agilex_hps_h2f_axi_master_agent:read_cp_ready
	wire          agilex_hps_h2f_axi_master_agent_read_cp_startofpacket;                            // agilex_hps_h2f_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          agilex_hps_h2f_axi_master_agent_read_cp_endofpacket;                              // agilex_hps_h2f_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_valid;                   // axil_interconnect_0_altera_axi4lite_slave_agent:write_rp_valid -> router_002:sink_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_data;                    // axil_interconnect_0_altera_axi4lite_slave_agent:write_rp_data -> router_002:sink_data
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_ready;                   // router_002:sink_ready -> axil_interconnect_0_altera_axi4lite_slave_agent:write_rp_ready
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_startofpacket;           // axil_interconnect_0_altera_axi4lite_slave_agent:write_rp_startofpacket -> router_002:sink_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_endofpacket;             // axil_interconnect_0_altera_axi4lite_slave_agent:write_rp_endofpacket -> router_002:sink_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_valid;                    // axil_interconnect_0_altera_axi4lite_slave_agent:read_rp_valid -> router_003:sink_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_data;                     // axil_interconnect_0_altera_axi4lite_slave_agent:read_rp_data -> router_003:sink_data
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_ready;                    // router_003:sink_ready -> axil_interconnect_0_altera_axi4lite_slave_agent:read_rp_ready
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_startofpacket;            // axil_interconnect_0_altera_axi4lite_slave_agent:read_rp_startofpacket -> router_003:sink_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_endofpacket;              // axil_interconnect_0_altera_axi4lite_slave_agent:read_rp_endofpacket -> router_003:sink_endofpacket
	wire          ram_controller_1_csr_agent_rp_valid;                                              // ram_controller_1_csr_agent:rp_valid -> router_004:sink_valid
	wire  [138:0] ram_controller_1_csr_agent_rp_data;                                               // ram_controller_1_csr_agent:rp_data -> router_004:sink_data
	wire          ram_controller_1_csr_agent_rp_ready;                                              // router_004:sink_ready -> ram_controller_1_csr_agent:rp_ready
	wire          ram_controller_1_csr_agent_rp_startofpacket;                                      // ram_controller_1_csr_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          ram_controller_1_csr_agent_rp_endofpacket;                                        // ram_controller_1_csr_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          prbs_generator_1_csr_agent_rp_valid;                                              // prbs_generator_1_csr_agent:rp_valid -> router_005:sink_valid
	wire  [138:0] prbs_generator_1_csr_agent_rp_data;                                               // prbs_generator_1_csr_agent:rp_data -> router_005:sink_data
	wire          prbs_generator_1_csr_agent_rp_ready;                                              // router_005:sink_ready -> prbs_generator_1_csr_agent:rp_ready
	wire          prbs_generator_1_csr_agent_rp_startofpacket;                                      // prbs_generator_1_csr_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          prbs_generator_1_csr_agent_rp_endofpacket;                                        // prbs_generator_1_csr_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          pio_0_s1_agent_rp_valid;                                                          // pio_0_s1_agent:rp_valid -> router_006:sink_valid
	wire  [138:0] pio_0_s1_agent_rp_data;                                                           // pio_0_s1_agent:rp_data -> router_006:sink_data
	wire          pio_0_s1_agent_rp_ready;                                                          // router_006:sink_ready -> pio_0_s1_agent:rp_ready
	wire          pio_0_s1_agent_rp_startofpacket;                                                  // pio_0_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          pio_0_s1_agent_rp_endofpacket;                                                    // pio_0_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rp_valid;                                               // onchip_memory2_0_s1_agent:rp_valid -> router_007:sink_valid
	wire  [138:0] onchip_memory2_0_s1_agent_rp_data;                                                // onchip_memory2_0_s1_agent:rp_data -> router_007:sink_data
	wire          onchip_memory2_0_s1_agent_rp_ready;                                               // router_007:sink_ready -> onchip_memory2_0_s1_agent:rp_ready
	wire          onchip_memory2_0_s1_agent_rp_startofpacket;                                       // onchip_memory2_0_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rp_endofpacket;                                         // onchip_memory2_0_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_src_valid;                                                                 // router:src_valid -> agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_valid
	wire  [246:0] router_src_data;                                                                  // router:src_data -> agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                                 // agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [5:0] router_src_channel;                                                               // router:src_channel -> agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                         // router:src_startofpacket -> agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                           // router:src_endofpacket -> agilex_hps_h2f_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [246:0] agilex_hps_h2f_axi_master_wr_limiter_cmd_src_data;                                // agilex_hps_h2f_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          agilex_hps_h2f_axi_master_wr_limiter_cmd_src_ready;                               // cmd_demux:sink_ready -> agilex_hps_h2f_axi_master_wr_limiter:cmd_src_ready
	wire    [5:0] agilex_hps_h2f_axi_master_wr_limiter_cmd_src_channel;                             // agilex_hps_h2f_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          agilex_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket;                       // agilex_hps_h2f_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          agilex_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket;                         // agilex_hps_h2f_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                // rsp_mux:src_valid -> agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_valid
	wire  [246:0] rsp_mux_src_data;                                                                 // rsp_mux:src_data -> agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                // agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [5:0] rsp_mux_src_channel;                                                              // rsp_mux:src_channel -> agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                        // rsp_mux:src_startofpacket -> agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                          // rsp_mux:src_endofpacket -> agilex_hps_h2f_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          agilex_hps_h2f_axi_master_wr_limiter_rsp_src_valid;                               // agilex_hps_h2f_axi_master_wr_limiter:rsp_src_valid -> agilex_hps_h2f_axi_master_agent:write_rp_valid
	wire  [246:0] agilex_hps_h2f_axi_master_wr_limiter_rsp_src_data;                                // agilex_hps_h2f_axi_master_wr_limiter:rsp_src_data -> agilex_hps_h2f_axi_master_agent:write_rp_data
	wire          agilex_hps_h2f_axi_master_wr_limiter_rsp_src_ready;                               // agilex_hps_h2f_axi_master_agent:write_rp_ready -> agilex_hps_h2f_axi_master_wr_limiter:rsp_src_ready
	wire    [5:0] agilex_hps_h2f_axi_master_wr_limiter_rsp_src_channel;                             // agilex_hps_h2f_axi_master_wr_limiter:rsp_src_channel -> agilex_hps_h2f_axi_master_agent:write_rp_channel
	wire          agilex_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket;                       // agilex_hps_h2f_axi_master_wr_limiter:rsp_src_startofpacket -> agilex_hps_h2f_axi_master_agent:write_rp_startofpacket
	wire          agilex_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket;                         // agilex_hps_h2f_axi_master_wr_limiter:rsp_src_endofpacket -> agilex_hps_h2f_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                                             // router_001:src_valid -> agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_valid
	wire  [246:0] router_001_src_data;                                                              // router_001:src_data -> agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                             // agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [5:0] router_001_src_channel;                                                           // router_001:src_channel -> agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                     // router_001:src_startofpacket -> agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                       // router_001:src_endofpacket -> agilex_hps_h2f_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [246:0] agilex_hps_h2f_axi_master_rd_limiter_cmd_src_data;                                // agilex_hps_h2f_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          agilex_hps_h2f_axi_master_rd_limiter_cmd_src_ready;                               // cmd_demux_001:sink_ready -> agilex_hps_h2f_axi_master_rd_limiter:cmd_src_ready
	wire    [5:0] agilex_hps_h2f_axi_master_rd_limiter_cmd_src_channel;                             // agilex_hps_h2f_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          agilex_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket;                       // agilex_hps_h2f_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          agilex_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket;                         // agilex_hps_h2f_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                            // rsp_mux_001:src_valid -> agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_valid
	wire  [246:0] rsp_mux_001_src_data;                                                             // rsp_mux_001:src_data -> agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                            // agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [5:0] rsp_mux_001_src_channel;                                                          // rsp_mux_001:src_channel -> agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                    // rsp_mux_001:src_startofpacket -> agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                      // rsp_mux_001:src_endofpacket -> agilex_hps_h2f_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          agilex_hps_h2f_axi_master_rd_limiter_rsp_src_valid;                               // agilex_hps_h2f_axi_master_rd_limiter:rsp_src_valid -> agilex_hps_h2f_axi_master_agent:read_rp_valid
	wire  [246:0] agilex_hps_h2f_axi_master_rd_limiter_rsp_src_data;                                // agilex_hps_h2f_axi_master_rd_limiter:rsp_src_data -> agilex_hps_h2f_axi_master_agent:read_rp_data
	wire          agilex_hps_h2f_axi_master_rd_limiter_rsp_src_ready;                               // agilex_hps_h2f_axi_master_agent:read_rp_ready -> agilex_hps_h2f_axi_master_rd_limiter:rsp_src_ready
	wire    [5:0] agilex_hps_h2f_axi_master_rd_limiter_rsp_src_channel;                             // agilex_hps_h2f_axi_master_rd_limiter:rsp_src_channel -> agilex_hps_h2f_axi_master_agent:read_rp_channel
	wire          agilex_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket;                       // agilex_hps_h2f_axi_master_rd_limiter:rsp_src_startofpacket -> agilex_hps_h2f_axi_master_agent:read_rp_startofpacket
	wire          agilex_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket;                         // agilex_hps_h2f_axi_master_rd_limiter:rsp_src_endofpacket -> agilex_hps_h2f_axi_master_agent:read_rp_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_valid;         // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_valid -> axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_data;          // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_data -> axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_data
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_ready;         // axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_ready -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_channel;       // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_channel -> axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:source0_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_agent:write_cp_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_valid;         // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_valid -> axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_data;          // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_data -> axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_data
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_ready;         // axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_ready -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_channel;       // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_channel -> axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:source0_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_agent:read_cp_endofpacket
	wire          ram_controller_1_csr_burst_adapter_source0_valid;                                 // ram_controller_1_csr_burst_adapter:source0_valid -> ram_controller_1_csr_agent:cp_valid
	wire  [138:0] ram_controller_1_csr_burst_adapter_source0_data;                                  // ram_controller_1_csr_burst_adapter:source0_data -> ram_controller_1_csr_agent:cp_data
	wire          ram_controller_1_csr_burst_adapter_source0_ready;                                 // ram_controller_1_csr_agent:cp_ready -> ram_controller_1_csr_burst_adapter:source0_ready
	wire    [5:0] ram_controller_1_csr_burst_adapter_source0_channel;                               // ram_controller_1_csr_burst_adapter:source0_channel -> ram_controller_1_csr_agent:cp_channel
	wire          ram_controller_1_csr_burst_adapter_source0_startofpacket;                         // ram_controller_1_csr_burst_adapter:source0_startofpacket -> ram_controller_1_csr_agent:cp_startofpacket
	wire          ram_controller_1_csr_burst_adapter_source0_endofpacket;                           // ram_controller_1_csr_burst_adapter:source0_endofpacket -> ram_controller_1_csr_agent:cp_endofpacket
	wire          prbs_generator_1_csr_burst_adapter_source0_valid;                                 // prbs_generator_1_csr_burst_adapter:source0_valid -> prbs_generator_1_csr_agent:cp_valid
	wire  [138:0] prbs_generator_1_csr_burst_adapter_source0_data;                                  // prbs_generator_1_csr_burst_adapter:source0_data -> prbs_generator_1_csr_agent:cp_data
	wire          prbs_generator_1_csr_burst_adapter_source0_ready;                                 // prbs_generator_1_csr_agent:cp_ready -> prbs_generator_1_csr_burst_adapter:source0_ready
	wire    [5:0] prbs_generator_1_csr_burst_adapter_source0_channel;                               // prbs_generator_1_csr_burst_adapter:source0_channel -> prbs_generator_1_csr_agent:cp_channel
	wire          prbs_generator_1_csr_burst_adapter_source0_startofpacket;                         // prbs_generator_1_csr_burst_adapter:source0_startofpacket -> prbs_generator_1_csr_agent:cp_startofpacket
	wire          prbs_generator_1_csr_burst_adapter_source0_endofpacket;                           // prbs_generator_1_csr_burst_adapter:source0_endofpacket -> prbs_generator_1_csr_agent:cp_endofpacket
	wire          pio_0_s1_burst_adapter_source0_valid;                                             // pio_0_s1_burst_adapter:source0_valid -> pio_0_s1_agent:cp_valid
	wire  [138:0] pio_0_s1_burst_adapter_source0_data;                                              // pio_0_s1_burst_adapter:source0_data -> pio_0_s1_agent:cp_data
	wire          pio_0_s1_burst_adapter_source0_ready;                                             // pio_0_s1_agent:cp_ready -> pio_0_s1_burst_adapter:source0_ready
	wire    [5:0] pio_0_s1_burst_adapter_source0_channel;                                           // pio_0_s1_burst_adapter:source0_channel -> pio_0_s1_agent:cp_channel
	wire          pio_0_s1_burst_adapter_source0_startofpacket;                                     // pio_0_s1_burst_adapter:source0_startofpacket -> pio_0_s1_agent:cp_startofpacket
	wire          pio_0_s1_burst_adapter_source0_endofpacket;                                       // pio_0_s1_burst_adapter:source0_endofpacket -> pio_0_s1_agent:cp_endofpacket
	wire          onchip_memory2_0_s1_burst_adapter_source0_valid;                                  // onchip_memory2_0_s1_burst_adapter:source0_valid -> onchip_memory2_0_s1_agent:cp_valid
	wire  [138:0] onchip_memory2_0_s1_burst_adapter_source0_data;                                   // onchip_memory2_0_s1_burst_adapter:source0_data -> onchip_memory2_0_s1_agent:cp_data
	wire          onchip_memory2_0_s1_burst_adapter_source0_ready;                                  // onchip_memory2_0_s1_agent:cp_ready -> onchip_memory2_0_s1_burst_adapter:source0_ready
	wire    [5:0] onchip_memory2_0_s1_burst_adapter_source0_channel;                                // onchip_memory2_0_s1_burst_adapter:source0_channel -> onchip_memory2_0_s1_agent:cp_channel
	wire          onchip_memory2_0_s1_burst_adapter_source0_startofpacket;                          // onchip_memory2_0_s1_burst_adapter:source0_startofpacket -> onchip_memory2_0_s1_agent:cp_startofpacket
	wire          onchip_memory2_0_s1_burst_adapter_source0_endofpacket;                            // onchip_memory2_0_s1_burst_adapter:source0_endofpacket -> onchip_memory2_0_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                             // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [246:0] cmd_demux_src0_data;                                                              // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                             // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [5:0] cmd_demux_src0_channel;                                                           // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                     // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                       // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                             // cmd_demux:src1_valid -> cmd_mux_002:sink0_valid
	wire  [246:0] cmd_demux_src1_data;                                                              // cmd_demux:src1_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src1_ready;                                                             // cmd_mux_002:sink0_ready -> cmd_demux:src1_ready
	wire    [5:0] cmd_demux_src1_channel;                                                           // cmd_demux:src1_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                     // cmd_demux:src1_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                       // cmd_demux:src1_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                             // cmd_demux:src2_valid -> cmd_mux_003:sink0_valid
	wire  [246:0] cmd_demux_src2_data;                                                              // cmd_demux:src2_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src2_ready;                                                             // cmd_mux_003:sink0_ready -> cmd_demux:src2_ready
	wire    [5:0] cmd_demux_src2_channel;                                                           // cmd_demux:src2_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                     // cmd_demux:src2_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                       // cmd_demux:src2_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                             // cmd_demux:src3_valid -> cmd_mux_004:sink0_valid
	wire  [246:0] cmd_demux_src3_data;                                                              // cmd_demux:src3_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src3_ready;                                                             // cmd_mux_004:sink0_ready -> cmd_demux:src3_ready
	wire    [5:0] cmd_demux_src3_channel;                                                           // cmd_demux:src3_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                     // cmd_demux:src3_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                       // cmd_demux:src3_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                             // cmd_demux:src4_valid -> cmd_mux_005:sink0_valid
	wire  [246:0] cmd_demux_src4_data;                                                              // cmd_demux:src4_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src4_ready;                                                             // cmd_mux_005:sink0_ready -> cmd_demux:src4_ready
	wire    [5:0] cmd_demux_src4_channel;                                                           // cmd_demux:src4_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                                     // cmd_demux:src4_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                       // cmd_demux:src4_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                         // cmd_demux_001:src0_valid -> cmd_mux_001:sink0_valid
	wire  [246:0] cmd_demux_001_src0_data;                                                          // cmd_demux_001:src0_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_001_src0_ready;                                                         // cmd_mux_001:sink0_ready -> cmd_demux_001:src0_ready
	wire    [5:0] cmd_demux_001_src0_channel;                                                       // cmd_demux_001:src0_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_001_src0_startofpacket;                                                 // cmd_demux_001:src0_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                   // cmd_demux_001:src0_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src1_valid;                                                         // cmd_demux_001:src1_valid -> cmd_mux_002:sink1_valid
	wire  [246:0] cmd_demux_001_src1_data;                                                          // cmd_demux_001:src1_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src1_ready;                                                         // cmd_mux_002:sink1_ready -> cmd_demux_001:src1_ready
	wire    [5:0] cmd_demux_001_src1_channel;                                                       // cmd_demux_001:src1_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                                 // cmd_demux_001:src1_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                   // cmd_demux_001:src1_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                         // cmd_demux_001:src2_valid -> cmd_mux_003:sink1_valid
	wire  [246:0] cmd_demux_001_src2_data;                                                          // cmd_demux_001:src2_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src2_ready;                                                         // cmd_mux_003:sink1_ready -> cmd_demux_001:src2_ready
	wire    [5:0] cmd_demux_001_src2_channel;                                                       // cmd_demux_001:src2_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                                 // cmd_demux_001:src2_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                   // cmd_demux_001:src2_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                                         // cmd_demux_001:src3_valid -> cmd_mux_004:sink1_valid
	wire  [246:0] cmd_demux_001_src3_data;                                                          // cmd_demux_001:src3_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src3_ready;                                                         // cmd_mux_004:sink1_ready -> cmd_demux_001:src3_ready
	wire    [5:0] cmd_demux_001_src3_channel;                                                       // cmd_demux_001:src3_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                                                 // cmd_demux_001:src3_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                   // cmd_demux_001:src3_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_001_src4_valid;                                                         // cmd_demux_001:src4_valid -> cmd_mux_005:sink1_valid
	wire  [246:0] cmd_demux_001_src4_data;                                                          // cmd_demux_001:src4_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_001_src4_ready;                                                         // cmd_mux_005:sink1_ready -> cmd_demux_001:src4_ready
	wire    [5:0] cmd_demux_001_src4_channel;                                                       // cmd_demux_001:src4_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_001_src4_startofpacket;                                                 // cmd_demux_001:src4_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                   // cmd_demux_001:src4_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                             // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [246:0] rsp_demux_src0_data;                                                              // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                             // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [5:0] rsp_demux_src0_channel;                                                           // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                     // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                       // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                         // rsp_demux_001:src0_valid -> rsp_mux_001:sink0_valid
	wire  [246:0] rsp_demux_001_src0_data;                                                          // rsp_demux_001:src0_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_001_src0_ready;                                                         // rsp_mux_001:sink0_ready -> rsp_demux_001:src0_ready
	wire    [5:0] rsp_demux_001_src0_channel;                                                       // rsp_demux_001:src0_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_001_src0_startofpacket;                                                 // rsp_demux_001:src0_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                   // rsp_demux_001:src0_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                                         // rsp_demux_002:src0_valid -> rsp_mux:sink1_valid
	wire  [246:0] rsp_demux_002_src0_data;                                                          // rsp_demux_002:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_002_src0_ready;                                                         // rsp_mux:sink1_ready -> rsp_demux_002:src0_ready
	wire    [5:0] rsp_demux_002_src0_channel;                                                       // rsp_demux_002:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_002_src0_startofpacket;                                                 // rsp_demux_002:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                   // rsp_demux_002:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src1_valid;                                                         // rsp_demux_002:src1_valid -> rsp_mux_001:sink1_valid
	wire  [246:0] rsp_demux_002_src1_data;                                                          // rsp_demux_002:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_002_src1_ready;                                                         // rsp_mux_001:sink1_ready -> rsp_demux_002:src1_ready
	wire    [5:0] rsp_demux_002_src1_channel;                                                       // rsp_demux_002:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_002_src1_startofpacket;                                                 // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                   // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_003_src0_valid;                                                         // rsp_demux_003:src0_valid -> rsp_mux:sink2_valid
	wire  [246:0] rsp_demux_003_src0_data;                                                          // rsp_demux_003:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_003_src0_ready;                                                         // rsp_mux:sink2_ready -> rsp_demux_003:src0_ready
	wire    [5:0] rsp_demux_003_src0_channel;                                                       // rsp_demux_003:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_003_src0_startofpacket;                                                 // rsp_demux_003:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                   // rsp_demux_003:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src1_valid;                                                         // rsp_demux_003:src1_valid -> rsp_mux_001:sink2_valid
	wire  [246:0] rsp_demux_003_src1_data;                                                          // rsp_demux_003:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_003_src1_ready;                                                         // rsp_mux_001:sink2_ready -> rsp_demux_003:src1_ready
	wire    [5:0] rsp_demux_003_src1_channel;                                                       // rsp_demux_003:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_003_src1_startofpacket;                                                 // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                   // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_004_src0_valid;                                                         // rsp_demux_004:src0_valid -> rsp_mux:sink3_valid
	wire  [246:0] rsp_demux_004_src0_data;                                                          // rsp_demux_004:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_004_src0_ready;                                                         // rsp_mux:sink3_ready -> rsp_demux_004:src0_ready
	wire    [5:0] rsp_demux_004_src0_channel;                                                       // rsp_demux_004:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_004_src0_startofpacket;                                                 // rsp_demux_004:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                   // rsp_demux_004:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src1_valid;                                                         // rsp_demux_004:src1_valid -> rsp_mux_001:sink3_valid
	wire  [246:0] rsp_demux_004_src1_data;                                                          // rsp_demux_004:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_004_src1_ready;                                                         // rsp_mux_001:sink3_ready -> rsp_demux_004:src1_ready
	wire    [5:0] rsp_demux_004_src1_channel;                                                       // rsp_demux_004:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_004_src1_startofpacket;                                                 // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                                   // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_005_src0_valid;                                                         // rsp_demux_005:src0_valid -> rsp_mux:sink4_valid
	wire  [246:0] rsp_demux_005_src0_data;                                                          // rsp_demux_005:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_005_src0_ready;                                                         // rsp_mux:sink4_ready -> rsp_demux_005:src0_ready
	wire    [5:0] rsp_demux_005_src0_channel;                                                       // rsp_demux_005:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_005_src0_startofpacket;                                                 // rsp_demux_005:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                   // rsp_demux_005:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_005_src1_valid;                                                         // rsp_demux_005:src1_valid -> rsp_mux_001:sink4_valid
	wire  [246:0] rsp_demux_005_src1_data;                                                          // rsp_demux_005:src1_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_005_src1_ready;                                                         // rsp_mux_001:sink4_ready -> rsp_demux_005:src1_ready
	wire    [5:0] rsp_demux_005_src1_channel;                                                       // rsp_demux_005:src1_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_005_src1_startofpacket;                                                 // rsp_demux_005:src1_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                                   // rsp_demux_005:src1_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          router_002_src_valid;                                                             // router_002:src_valid -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_valid
	wire  [138:0] router_002_src_data;                                                              // router_002:src_data -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                                             // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [5:0] router_002_src_channel;                                                           // router_002:src_channel -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                                     // router_002:src_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                                       // router_002:src_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:in_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_valid;         // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [246:0] axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_data;          // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_ready;         // rsp_demux:sink_ready -> axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_channel;       // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_003_src_valid;                                                             // router_003:src_valid -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_valid
	wire  [138:0] router_003_src_data;                                                              // router_003:src_data -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_data
	wire          router_003_src_ready;                                                             // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_ready -> router_003:src_ready
	wire    [5:0] router_003_src_channel;                                                           // router_003:src_channel -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_channel
	wire          router_003_src_startofpacket;                                                     // router_003:src_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_startofpacket
	wire          router_003_src_endofpacket;                                                       // router_003:src_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:in_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_valid;         // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [246:0] axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_data;          // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_ready;         // rsp_demux_001:sink_ready -> axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_channel;       // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_004_src_valid;                                                             // router_004:src_valid -> ram_controller_1_csr_rsp_width_adapter:in_valid
	wire  [138:0] router_004_src_data;                                                              // router_004:src_data -> ram_controller_1_csr_rsp_width_adapter:in_data
	wire          router_004_src_ready;                                                             // ram_controller_1_csr_rsp_width_adapter:in_ready -> router_004:src_ready
	wire    [5:0] router_004_src_channel;                                                           // router_004:src_channel -> ram_controller_1_csr_rsp_width_adapter:in_channel
	wire          router_004_src_startofpacket;                                                     // router_004:src_startofpacket -> ram_controller_1_csr_rsp_width_adapter:in_startofpacket
	wire          router_004_src_endofpacket;                                                       // router_004:src_endofpacket -> ram_controller_1_csr_rsp_width_adapter:in_endofpacket
	wire          ram_controller_1_csr_rsp_width_adapter_src_valid;                                 // ram_controller_1_csr_rsp_width_adapter:out_valid -> rsp_demux_002:sink_valid
	wire  [246:0] ram_controller_1_csr_rsp_width_adapter_src_data;                                  // ram_controller_1_csr_rsp_width_adapter:out_data -> rsp_demux_002:sink_data
	wire          ram_controller_1_csr_rsp_width_adapter_src_ready;                                 // rsp_demux_002:sink_ready -> ram_controller_1_csr_rsp_width_adapter:out_ready
	wire    [5:0] ram_controller_1_csr_rsp_width_adapter_src_channel;                               // ram_controller_1_csr_rsp_width_adapter:out_channel -> rsp_demux_002:sink_channel
	wire          ram_controller_1_csr_rsp_width_adapter_src_startofpacket;                         // ram_controller_1_csr_rsp_width_adapter:out_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          ram_controller_1_csr_rsp_width_adapter_src_endofpacket;                           // ram_controller_1_csr_rsp_width_adapter:out_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_005_src_valid;                                                             // router_005:src_valid -> prbs_generator_1_csr_rsp_width_adapter:in_valid
	wire  [138:0] router_005_src_data;                                                              // router_005:src_data -> prbs_generator_1_csr_rsp_width_adapter:in_data
	wire          router_005_src_ready;                                                             // prbs_generator_1_csr_rsp_width_adapter:in_ready -> router_005:src_ready
	wire    [5:0] router_005_src_channel;                                                           // router_005:src_channel -> prbs_generator_1_csr_rsp_width_adapter:in_channel
	wire          router_005_src_startofpacket;                                                     // router_005:src_startofpacket -> prbs_generator_1_csr_rsp_width_adapter:in_startofpacket
	wire          router_005_src_endofpacket;                                                       // router_005:src_endofpacket -> prbs_generator_1_csr_rsp_width_adapter:in_endofpacket
	wire          prbs_generator_1_csr_rsp_width_adapter_src_valid;                                 // prbs_generator_1_csr_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire  [246:0] prbs_generator_1_csr_rsp_width_adapter_src_data;                                  // prbs_generator_1_csr_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          prbs_generator_1_csr_rsp_width_adapter_src_ready;                                 // rsp_demux_003:sink_ready -> prbs_generator_1_csr_rsp_width_adapter:out_ready
	wire    [5:0] prbs_generator_1_csr_rsp_width_adapter_src_channel;                               // prbs_generator_1_csr_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          prbs_generator_1_csr_rsp_width_adapter_src_startofpacket;                         // prbs_generator_1_csr_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          prbs_generator_1_csr_rsp_width_adapter_src_endofpacket;                           // prbs_generator_1_csr_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_006_src_valid;                                                             // router_006:src_valid -> pio_0_s1_rsp_width_adapter:in_valid
	wire  [138:0] router_006_src_data;                                                              // router_006:src_data -> pio_0_s1_rsp_width_adapter:in_data
	wire          router_006_src_ready;                                                             // pio_0_s1_rsp_width_adapter:in_ready -> router_006:src_ready
	wire    [5:0] router_006_src_channel;                                                           // router_006:src_channel -> pio_0_s1_rsp_width_adapter:in_channel
	wire          router_006_src_startofpacket;                                                     // router_006:src_startofpacket -> pio_0_s1_rsp_width_adapter:in_startofpacket
	wire          router_006_src_endofpacket;                                                       // router_006:src_endofpacket -> pio_0_s1_rsp_width_adapter:in_endofpacket
	wire          pio_0_s1_rsp_width_adapter_src_valid;                                             // pio_0_s1_rsp_width_adapter:out_valid -> rsp_demux_004:sink_valid
	wire  [246:0] pio_0_s1_rsp_width_adapter_src_data;                                              // pio_0_s1_rsp_width_adapter:out_data -> rsp_demux_004:sink_data
	wire          pio_0_s1_rsp_width_adapter_src_ready;                                             // rsp_demux_004:sink_ready -> pio_0_s1_rsp_width_adapter:out_ready
	wire    [5:0] pio_0_s1_rsp_width_adapter_src_channel;                                           // pio_0_s1_rsp_width_adapter:out_channel -> rsp_demux_004:sink_channel
	wire          pio_0_s1_rsp_width_adapter_src_startofpacket;                                     // pio_0_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          pio_0_s1_rsp_width_adapter_src_endofpacket;                                       // pio_0_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          router_007_src_valid;                                                             // router_007:src_valid -> onchip_memory2_0_s1_rsp_width_adapter:in_valid
	wire  [138:0] router_007_src_data;                                                              // router_007:src_data -> onchip_memory2_0_s1_rsp_width_adapter:in_data
	wire          router_007_src_ready;                                                             // onchip_memory2_0_s1_rsp_width_adapter:in_ready -> router_007:src_ready
	wire    [5:0] router_007_src_channel;                                                           // router_007:src_channel -> onchip_memory2_0_s1_rsp_width_adapter:in_channel
	wire          router_007_src_startofpacket;                                                     // router_007:src_startofpacket -> onchip_memory2_0_s1_rsp_width_adapter:in_startofpacket
	wire          router_007_src_endofpacket;                                                       // router_007:src_endofpacket -> onchip_memory2_0_s1_rsp_width_adapter:in_endofpacket
	wire          onchip_memory2_0_s1_rsp_width_adapter_src_valid;                                  // onchip_memory2_0_s1_rsp_width_adapter:out_valid -> rsp_demux_005:sink_valid
	wire  [246:0] onchip_memory2_0_s1_rsp_width_adapter_src_data;                                   // onchip_memory2_0_s1_rsp_width_adapter:out_data -> rsp_demux_005:sink_data
	wire          onchip_memory2_0_s1_rsp_width_adapter_src_ready;                                  // rsp_demux_005:sink_ready -> onchip_memory2_0_s1_rsp_width_adapter:out_ready
	wire    [5:0] onchip_memory2_0_s1_rsp_width_adapter_src_channel;                                // onchip_memory2_0_s1_rsp_width_adapter:out_channel -> rsp_demux_005:sink_channel
	wire          onchip_memory2_0_s1_rsp_width_adapter_src_startofpacket;                          // onchip_memory2_0_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          onchip_memory2_0_s1_rsp_width_adapter_src_endofpacket;                            // onchip_memory2_0_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          cmd_mux_src_valid;                                                                // cmd_mux:src_valid -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_src_data;                                                                 // cmd_mux:src_data -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                                // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [5:0] cmd_mux_src_channel;                                                              // cmd_mux:src_channel -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                        // cmd_mux:src_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                          // cmd_mux:src_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:in_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_valid;         // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_valid -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_data;          // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_data -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_data
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_ready;         // axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_ready -> axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_channel;       // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_channel -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter:out_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter:sink0_endofpacket
	wire          cmd_mux_001_src_valid;                                                            // cmd_mux_001:src_valid -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_001_src_data;                                                             // cmd_mux_001:src_data -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                                            // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire    [5:0] cmd_mux_001_src_channel;                                                          // cmd_mux_001:src_channel -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                                    // cmd_mux_001:src_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                      // cmd_mux_001:src_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:in_endofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_valid;         // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_valid -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_valid
	wire  [138:0] axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_data;          // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_data -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_data
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_ready;         // axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_ready -> axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_ready
	wire    [5:0] axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_channel;       // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_channel -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_channel
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_startofpacket; // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_startofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_startofpacket
	wire          axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_endofpacket;   // axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter:out_endofpacket -> axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter:sink0_endofpacket
	wire          cmd_mux_002_src_valid;                                                            // cmd_mux_002:src_valid -> ram_controller_1_csr_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_002_src_data;                                                             // cmd_mux_002:src_data -> ram_controller_1_csr_cmd_width_adapter:in_data
	wire          cmd_mux_002_src_ready;                                                            // ram_controller_1_csr_cmd_width_adapter:in_ready -> cmd_mux_002:src_ready
	wire    [5:0] cmd_mux_002_src_channel;                                                          // cmd_mux_002:src_channel -> ram_controller_1_csr_cmd_width_adapter:in_channel
	wire          cmd_mux_002_src_startofpacket;                                                    // cmd_mux_002:src_startofpacket -> ram_controller_1_csr_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                      // cmd_mux_002:src_endofpacket -> ram_controller_1_csr_cmd_width_adapter:in_endofpacket
	wire          ram_controller_1_csr_cmd_width_adapter_src_valid;                                 // ram_controller_1_csr_cmd_width_adapter:out_valid -> ram_controller_1_csr_burst_adapter:sink0_valid
	wire  [138:0] ram_controller_1_csr_cmd_width_adapter_src_data;                                  // ram_controller_1_csr_cmd_width_adapter:out_data -> ram_controller_1_csr_burst_adapter:sink0_data
	wire          ram_controller_1_csr_cmd_width_adapter_src_ready;                                 // ram_controller_1_csr_burst_adapter:sink0_ready -> ram_controller_1_csr_cmd_width_adapter:out_ready
	wire    [5:0] ram_controller_1_csr_cmd_width_adapter_src_channel;                               // ram_controller_1_csr_cmd_width_adapter:out_channel -> ram_controller_1_csr_burst_adapter:sink0_channel
	wire          ram_controller_1_csr_cmd_width_adapter_src_startofpacket;                         // ram_controller_1_csr_cmd_width_adapter:out_startofpacket -> ram_controller_1_csr_burst_adapter:sink0_startofpacket
	wire          ram_controller_1_csr_cmd_width_adapter_src_endofpacket;                           // ram_controller_1_csr_cmd_width_adapter:out_endofpacket -> ram_controller_1_csr_burst_adapter:sink0_endofpacket
	wire          cmd_mux_003_src_valid;                                                            // cmd_mux_003:src_valid -> prbs_generator_1_csr_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_003_src_data;                                                             // cmd_mux_003:src_data -> prbs_generator_1_csr_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                                            // prbs_generator_1_csr_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire    [5:0] cmd_mux_003_src_channel;                                                          // cmd_mux_003:src_channel -> prbs_generator_1_csr_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                                    // cmd_mux_003:src_startofpacket -> prbs_generator_1_csr_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                      // cmd_mux_003:src_endofpacket -> prbs_generator_1_csr_cmd_width_adapter:in_endofpacket
	wire          prbs_generator_1_csr_cmd_width_adapter_src_valid;                                 // prbs_generator_1_csr_cmd_width_adapter:out_valid -> prbs_generator_1_csr_burst_adapter:sink0_valid
	wire  [138:0] prbs_generator_1_csr_cmd_width_adapter_src_data;                                  // prbs_generator_1_csr_cmd_width_adapter:out_data -> prbs_generator_1_csr_burst_adapter:sink0_data
	wire          prbs_generator_1_csr_cmd_width_adapter_src_ready;                                 // prbs_generator_1_csr_burst_adapter:sink0_ready -> prbs_generator_1_csr_cmd_width_adapter:out_ready
	wire    [5:0] prbs_generator_1_csr_cmd_width_adapter_src_channel;                               // prbs_generator_1_csr_cmd_width_adapter:out_channel -> prbs_generator_1_csr_burst_adapter:sink0_channel
	wire          prbs_generator_1_csr_cmd_width_adapter_src_startofpacket;                         // prbs_generator_1_csr_cmd_width_adapter:out_startofpacket -> prbs_generator_1_csr_burst_adapter:sink0_startofpacket
	wire          prbs_generator_1_csr_cmd_width_adapter_src_endofpacket;                           // prbs_generator_1_csr_cmd_width_adapter:out_endofpacket -> prbs_generator_1_csr_burst_adapter:sink0_endofpacket
	wire          cmd_mux_004_src_valid;                                                            // cmd_mux_004:src_valid -> pio_0_s1_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_004_src_data;                                                             // cmd_mux_004:src_data -> pio_0_s1_cmd_width_adapter:in_data
	wire          cmd_mux_004_src_ready;                                                            // pio_0_s1_cmd_width_adapter:in_ready -> cmd_mux_004:src_ready
	wire    [5:0] cmd_mux_004_src_channel;                                                          // cmd_mux_004:src_channel -> pio_0_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_004_src_startofpacket;                                                    // cmd_mux_004:src_startofpacket -> pio_0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                      // cmd_mux_004:src_endofpacket -> pio_0_s1_cmd_width_adapter:in_endofpacket
	wire          pio_0_s1_cmd_width_adapter_src_valid;                                             // pio_0_s1_cmd_width_adapter:out_valid -> pio_0_s1_burst_adapter:sink0_valid
	wire  [138:0] pio_0_s1_cmd_width_adapter_src_data;                                              // pio_0_s1_cmd_width_adapter:out_data -> pio_0_s1_burst_adapter:sink0_data
	wire          pio_0_s1_cmd_width_adapter_src_ready;                                             // pio_0_s1_burst_adapter:sink0_ready -> pio_0_s1_cmd_width_adapter:out_ready
	wire    [5:0] pio_0_s1_cmd_width_adapter_src_channel;                                           // pio_0_s1_cmd_width_adapter:out_channel -> pio_0_s1_burst_adapter:sink0_channel
	wire          pio_0_s1_cmd_width_adapter_src_startofpacket;                                     // pio_0_s1_cmd_width_adapter:out_startofpacket -> pio_0_s1_burst_adapter:sink0_startofpacket
	wire          pio_0_s1_cmd_width_adapter_src_endofpacket;                                       // pio_0_s1_cmd_width_adapter:out_endofpacket -> pio_0_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_005_src_valid;                                                            // cmd_mux_005:src_valid -> onchip_memory2_0_s1_cmd_width_adapter:in_valid
	wire  [246:0] cmd_mux_005_src_data;                                                             // cmd_mux_005:src_data -> onchip_memory2_0_s1_cmd_width_adapter:in_data
	wire          cmd_mux_005_src_ready;                                                            // onchip_memory2_0_s1_cmd_width_adapter:in_ready -> cmd_mux_005:src_ready
	wire    [5:0] cmd_mux_005_src_channel;                                                          // cmd_mux_005:src_channel -> onchip_memory2_0_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_005_src_startofpacket;                                                    // cmd_mux_005:src_startofpacket -> onchip_memory2_0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                      // cmd_mux_005:src_endofpacket -> onchip_memory2_0_s1_cmd_width_adapter:in_endofpacket
	wire          onchip_memory2_0_s1_cmd_width_adapter_src_valid;                                  // onchip_memory2_0_s1_cmd_width_adapter:out_valid -> onchip_memory2_0_s1_burst_adapter:sink0_valid
	wire  [138:0] onchip_memory2_0_s1_cmd_width_adapter_src_data;                                   // onchip_memory2_0_s1_cmd_width_adapter:out_data -> onchip_memory2_0_s1_burst_adapter:sink0_data
	wire          onchip_memory2_0_s1_cmd_width_adapter_src_ready;                                  // onchip_memory2_0_s1_burst_adapter:sink0_ready -> onchip_memory2_0_s1_cmd_width_adapter:out_ready
	wire    [5:0] onchip_memory2_0_s1_cmd_width_adapter_src_channel;                                // onchip_memory2_0_s1_cmd_width_adapter:out_channel -> onchip_memory2_0_s1_burst_adapter:sink0_channel
	wire          onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket;                          // onchip_memory2_0_s1_cmd_width_adapter:out_startofpacket -> onchip_memory2_0_s1_burst_adapter:sink0_startofpacket
	wire          onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket;                            // onchip_memory2_0_s1_cmd_width_adapter:out_endofpacket -> onchip_memory2_0_s1_burst_adapter:sink0_endofpacket
	wire    [5:0] agilex_hps_h2f_axi_master_wr_limiter_cmd_valid_data;                              // agilex_hps_h2f_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [5:0] agilex_hps_h2f_axi_master_rd_limiter_cmd_valid_data;                              // agilex_hps_h2f_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid

	qsys_top_altera_merlin_axi_translator_1921_uetfduq #(
		.USE_S0_AWID                       (1),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (1),
		.USE_S0_AWLEN                      (1),
		.USE_S0_AWSIZE                     (1),
		.USE_S0_AWBURST                    (1),
		.USE_S0_AWLOCK                     (1),
		.USE_M0_AWLOCK                     (1),
		.USE_S0_AWCACHE                    (1),
		.USE_M0_AWCACHE                    (1),
		.USE_M0_AWPROT                     (1),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (1),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (1),
		.USE_S0_BID                        (1),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (1),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (1),
		.USE_S0_ARLEN                      (1),
		.USE_S0_ARSIZE                     (1),
		.USE_S0_ARBURST                    (1),
		.USE_S0_ARLOCK                     (1),
		.USE_M0_ARLOCK                     (1),
		.USE_M0_ARCACHE                    (1),
		.USE_M0_ARQOS                      (1),
		.USE_M0_ARPROT                     (1),
		.USE_S0_ARCACHE                    (1),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (1),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (1),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (128),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (32),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (32),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (1),
		.USE_M0_ARUSER                     (1),
		.USE_M0_WUSER                      (1),
		.USE_M0_RUSER                      (1),
		.USE_M0_BUSER                      (1),
		.M0_AXI_VERSION                    ("AXI4"),
		.M0_BURST_LENGTH_WIDTH             (8),
		.S0_BURST_LENGTH_WIDTH             (8),
		.M0_LOCK_WIDTH                     (1),
		.S0_LOCK_WIDTH                     (1),
		.S0_AXI_VERSION                    ("AXI4"),
		.ACE_LITE_SUPPORT                  (0)
	) agilex_hps_h2f_axi_master_translator (
		.aclk        (clk_100_out_clk_clk),                                                         //   input,    width = 1,       clk.clk
		.aresetn     (~agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset_n
		.m0_awid     (agilex_hps_h2f_axi_master_translator_m0_awid),                                //  output,    width = 4,        m0.awid
		.m0_awaddr   (agilex_hps_h2f_axi_master_translator_m0_awaddr),                              //  output,   width = 32,          .awaddr
		.m0_awlen    (agilex_hps_h2f_axi_master_translator_m0_awlen),                               //  output,    width = 8,          .awlen
		.m0_awsize   (agilex_hps_h2f_axi_master_translator_m0_awsize),                              //  output,    width = 3,          .awsize
		.m0_awburst  (agilex_hps_h2f_axi_master_translator_m0_awburst),                             //  output,    width = 2,          .awburst
		.m0_awlock   (agilex_hps_h2f_axi_master_translator_m0_awlock),                              //  output,    width = 1,          .awlock
		.m0_awcache  (agilex_hps_h2f_axi_master_translator_m0_awcache),                             //  output,    width = 4,          .awcache
		.m0_awprot   (agilex_hps_h2f_axi_master_translator_m0_awprot),                              //  output,    width = 3,          .awprot
		.m0_awuser   (agilex_hps_h2f_axi_master_translator_m0_awuser),                              //  output,    width = 1,          .awuser
		.m0_awqos    (agilex_hps_h2f_axi_master_translator_m0_awqos),                               //  output,    width = 4,          .awqos
		.m0_awregion (agilex_hps_h2f_axi_master_translator_m0_awregion),                            //  output,    width = 4,          .awregion
		.m0_awvalid  (agilex_hps_h2f_axi_master_translator_m0_awvalid),                             //  output,    width = 1,          .awvalid
		.m0_awready  (agilex_hps_h2f_axi_master_translator_m0_awready),                             //   input,    width = 1,          .awready
		.m0_wdata    (agilex_hps_h2f_axi_master_translator_m0_wdata),                               //  output,  width = 128,          .wdata
		.m0_wstrb    (agilex_hps_h2f_axi_master_translator_m0_wstrb),                               //  output,   width = 16,          .wstrb
		.m0_wlast    (agilex_hps_h2f_axi_master_translator_m0_wlast),                               //  output,    width = 1,          .wlast
		.m0_wvalid   (agilex_hps_h2f_axi_master_translator_m0_wvalid),                              //  output,    width = 1,          .wvalid
		.m0_wuser    (agilex_hps_h2f_axi_master_translator_m0_wuser),                               //  output,    width = 1,          .wuser
		.m0_wready   (agilex_hps_h2f_axi_master_translator_m0_wready),                              //   input,    width = 1,          .wready
		.m0_bid      (agilex_hps_h2f_axi_master_translator_m0_bid),                                 //   input,    width = 4,          .bid
		.m0_bresp    (agilex_hps_h2f_axi_master_translator_m0_bresp),                               //   input,    width = 2,          .bresp
		.m0_buser    (agilex_hps_h2f_axi_master_translator_m0_buser),                               //   input,    width = 1,          .buser
		.m0_bvalid   (agilex_hps_h2f_axi_master_translator_m0_bvalid),                              //   input,    width = 1,          .bvalid
		.m0_bready   (agilex_hps_h2f_axi_master_translator_m0_bready),                              //  output,    width = 1,          .bready
		.m0_arid     (agilex_hps_h2f_axi_master_translator_m0_arid),                                //  output,    width = 4,          .arid
		.m0_araddr   (agilex_hps_h2f_axi_master_translator_m0_araddr),                              //  output,   width = 32,          .araddr
		.m0_arlen    (agilex_hps_h2f_axi_master_translator_m0_arlen),                               //  output,    width = 8,          .arlen
		.m0_arsize   (agilex_hps_h2f_axi_master_translator_m0_arsize),                              //  output,    width = 3,          .arsize
		.m0_arburst  (agilex_hps_h2f_axi_master_translator_m0_arburst),                             //  output,    width = 2,          .arburst
		.m0_arlock   (agilex_hps_h2f_axi_master_translator_m0_arlock),                              //  output,    width = 1,          .arlock
		.m0_arcache  (agilex_hps_h2f_axi_master_translator_m0_arcache),                             //  output,    width = 4,          .arcache
		.m0_arprot   (agilex_hps_h2f_axi_master_translator_m0_arprot),                              //  output,    width = 3,          .arprot
		.m0_aruser   (agilex_hps_h2f_axi_master_translator_m0_aruser),                              //  output,    width = 1,          .aruser
		.m0_arqos    (agilex_hps_h2f_axi_master_translator_m0_arqos),                               //  output,    width = 4,          .arqos
		.m0_arregion (agilex_hps_h2f_axi_master_translator_m0_arregion),                            //  output,    width = 4,          .arregion
		.m0_arvalid  (agilex_hps_h2f_axi_master_translator_m0_arvalid),                             //  output,    width = 1,          .arvalid
		.m0_arready  (agilex_hps_h2f_axi_master_translator_m0_arready),                             //   input,    width = 1,          .arready
		.m0_rid      (agilex_hps_h2f_axi_master_translator_m0_rid),                                 //   input,    width = 4,          .rid
		.m0_rdata    (agilex_hps_h2f_axi_master_translator_m0_rdata),                               //   input,  width = 128,          .rdata
		.m0_rresp    (agilex_hps_h2f_axi_master_translator_m0_rresp),                               //   input,    width = 2,          .rresp
		.m0_rlast    (agilex_hps_h2f_axi_master_translator_m0_rlast),                               //   input,    width = 1,          .rlast
		.m0_rvalid   (agilex_hps_h2f_axi_master_translator_m0_rvalid),                              //   input,    width = 1,          .rvalid
		.m0_rready   (agilex_hps_h2f_axi_master_translator_m0_rready),                              //  output,    width = 1,          .rready
		.m0_ruser    (agilex_hps_h2f_axi_master_translator_m0_ruser),                               //   input,    width = 1,          .ruser
		.s0_awid     (agilex_hps_h2f_axi_master_awid),                                              //   input,    width = 4,        s0.awid
		.s0_awaddr   (agilex_hps_h2f_axi_master_awaddr),                                            //   input,   width = 32,          .awaddr
		.s0_awlen    (agilex_hps_h2f_axi_master_awlen),                                             //   input,    width = 8,          .awlen
		.s0_awsize   (agilex_hps_h2f_axi_master_awsize),                                            //   input,    width = 3,          .awsize
		.s0_awburst  (agilex_hps_h2f_axi_master_awburst),                                           //   input,    width = 2,          .awburst
		.s0_awlock   (agilex_hps_h2f_axi_master_awlock),                                            //   input,    width = 1,          .awlock
		.s0_awcache  (agilex_hps_h2f_axi_master_awcache),                                           //   input,    width = 4,          .awcache
		.s0_awprot   (agilex_hps_h2f_axi_master_awprot),                                            //   input,    width = 3,          .awprot
		.s0_awvalid  (agilex_hps_h2f_axi_master_awvalid),                                           //   input,    width = 1,          .awvalid
		.s0_awready  (agilex_hps_h2f_axi_master_awready),                                           //  output,    width = 1,          .awready
		.s0_wdata    (agilex_hps_h2f_axi_master_wdata),                                             //   input,  width = 128,          .wdata
		.s0_wstrb    (agilex_hps_h2f_axi_master_wstrb),                                             //   input,   width = 16,          .wstrb
		.s0_wlast    (agilex_hps_h2f_axi_master_wlast),                                             //   input,    width = 1,          .wlast
		.s0_wvalid   (agilex_hps_h2f_axi_master_wvalid),                                            //   input,    width = 1,          .wvalid
		.s0_wready   (agilex_hps_h2f_axi_master_wready),                                            //  output,    width = 1,          .wready
		.s0_bid      (agilex_hps_h2f_axi_master_bid),                                               //  output,    width = 4,          .bid
		.s0_bresp    (agilex_hps_h2f_axi_master_bresp),                                             //  output,    width = 2,          .bresp
		.s0_bvalid   (agilex_hps_h2f_axi_master_bvalid),                                            //  output,    width = 1,          .bvalid
		.s0_bready   (agilex_hps_h2f_axi_master_bready),                                            //   input,    width = 1,          .bready
		.s0_arid     (agilex_hps_h2f_axi_master_arid),                                              //   input,    width = 4,          .arid
		.s0_araddr   (agilex_hps_h2f_axi_master_araddr),                                            //   input,   width = 32,          .araddr
		.s0_arlen    (agilex_hps_h2f_axi_master_arlen),                                             //   input,    width = 8,          .arlen
		.s0_arsize   (agilex_hps_h2f_axi_master_arsize),                                            //   input,    width = 3,          .arsize
		.s0_arburst  (agilex_hps_h2f_axi_master_arburst),                                           //   input,    width = 2,          .arburst
		.s0_arlock   (agilex_hps_h2f_axi_master_arlock),                                            //   input,    width = 1,          .arlock
		.s0_arcache  (agilex_hps_h2f_axi_master_arcache),                                           //   input,    width = 4,          .arcache
		.s0_arprot   (agilex_hps_h2f_axi_master_arprot),                                            //   input,    width = 3,          .arprot
		.s0_arvalid  (agilex_hps_h2f_axi_master_arvalid),                                           //   input,    width = 1,          .arvalid
		.s0_arready  (agilex_hps_h2f_axi_master_arready),                                           //  output,    width = 1,          .arready
		.s0_rid      (agilex_hps_h2f_axi_master_rid),                                               //  output,    width = 4,          .rid
		.s0_rdata    (agilex_hps_h2f_axi_master_rdata),                                             //  output,  width = 128,          .rdata
		.s0_rresp    (agilex_hps_h2f_axi_master_rresp),                                             //  output,    width = 2,          .rresp
		.s0_rlast    (agilex_hps_h2f_axi_master_rlast),                                             //  output,    width = 1,          .rlast
		.s0_rvalid   (agilex_hps_h2f_axi_master_rvalid),                                            //  output,    width = 1,          .rvalid
		.s0_rready   (agilex_hps_h2f_axi_master_rready),                                            //   input,    width = 1,          .rready
		.s0_awuser   (1'b0),                                                                        // (terminated),                         
		.s0_awqos    (4'b0000),                                                                     // (terminated),                         
		.s0_awregion (4'b0000),                                                                     // (terminated),                         
		.s0_wuser    (1'b0),                                                                        // (terminated),                         
		.s0_buser    (),                                                                            // (terminated),                         
		.s0_aruser   (1'b0),                                                                        // (terminated),                         
		.s0_arqos    (4'b0000),                                                                     // (terminated),                         
		.s0_arregion (4'b0000),                                                                     // (terminated),                         
		.s0_ruser    (),                                                                            // (terminated),                         
		.s0_wid      (4'b0000),                                                                     // (terminated),                         
		.s0_ardomain (2'b00),                                                                       // (terminated),                         
		.s0_arsnoop  (4'b0000),                                                                     // (terminated),                         
		.s0_arbar    (2'b00),                                                                       // (terminated),                         
		.s0_awdomain (2'b00),                                                                       // (terminated),                         
		.s0_awsnoop  (3'b000),                                                                      // (terminated),                         
		.s0_awbar    (2'b00),                                                                       // (terminated),                         
		.s0_awunique (1'b0),                                                                        // (terminated),                         
		.m0_wid      (),                                                                            // (terminated),                         
		.m0_ardomain (),                                                                            // (terminated),                         
		.m0_arsnoop  (),                                                                            // (terminated),                         
		.m0_arbar    (),                                                                            // (terminated),                         
		.m0_awdomain (),                                                                            // (terminated),                         
		.m0_awsnoop  (),                                                                            // (terminated),                         
		.m0_awbar    (),                                                                            // (terminated),                         
		.m0_awunique ()                                                                             // (terminated),                         
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ram_controller_1_csr_translator (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,   width = 1,                      clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (ram_controller_1_csr_agent_m0_address),                                      //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (ram_controller_1_csr_agent_m0_burstcount),                                   //   input,   width = 3,                         .burstcount
		.uav_read               (ram_controller_1_csr_agent_m0_read),                                         //   input,   width = 1,                         .read
		.uav_write              (ram_controller_1_csr_agent_m0_write),                                        //   input,   width = 1,                         .write
		.uav_waitrequest        (ram_controller_1_csr_agent_m0_waitrequest),                                  //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ram_controller_1_csr_agent_m0_readdatavalid),                                //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ram_controller_1_csr_agent_m0_byteenable),                                   //   input,   width = 4,                         .byteenable
		.uav_readdata           (ram_controller_1_csr_agent_m0_readdata),                                     //  output,  width = 32,                         .readdata
		.uav_writedata          (ram_controller_1_csr_agent_m0_writedata),                                    //   input,  width = 32,                         .writedata
		.uav_lock               (ram_controller_1_csr_agent_m0_lock),                                         //   input,   width = 1,                         .lock
		.uav_debugaccess        (ram_controller_1_csr_agent_m0_debugaccess),                                  //   input,   width = 1,                         .debugaccess
		.av_address             (ram_controller_1_csr_address),                                               //  output,   width = 3,      avalon_anti_slave_0.address
		.av_write               (ram_controller_1_csr_write),                                                 //  output,   width = 1,                         .write
		.av_read                (ram_controller_1_csr_read),                                                  //  output,   width = 1,                         .read
		.av_readdata            (ram_controller_1_csr_readdata),                                              //   input,  width = 32,                         .readdata
		.av_writedata           (ram_controller_1_csr_writedata),                                             //  output,  width = 32,                         .writedata
		.av_byteenable          (ram_controller_1_csr_byteenable),                                            //  output,   width = 4,                         .byteenable
		.av_waitrequest         (ram_controller_1_csr_waitrequest),                                           //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                           // (terminated),                                       
		.av_beginbursttransfer  (),                                                                           // (terminated),                                       
		.av_burstcount          (),                                                                           // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                       // (terminated),                                       
		.av_writebyteenable     (),                                                                           // (terminated),                                       
		.av_lock                (),                                                                           // (terminated),                                       
		.av_chipselect          (),                                                                           // (terminated),                                       
		.av_clken               (),                                                                           // (terminated),                                       
		.uav_clken              (1'b0),                                                                       // (terminated),                                       
		.av_debugaccess         (),                                                                           // (terminated),                                       
		.av_outputenable        (),                                                                           // (terminated),                                       
		.uav_response           (),                                                                           // (terminated),                                       
		.av_response            (2'b00),                                                                      // (terminated),                                       
		.uav_writeresponsevalid (),                                                                           // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                        // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) prbs_generator_1_csr_translator (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,   width = 1,                      clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (prbs_generator_1_csr_agent_m0_address),                                      //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (prbs_generator_1_csr_agent_m0_burstcount),                                   //   input,   width = 3,                         .burstcount
		.uav_read               (prbs_generator_1_csr_agent_m0_read),                                         //   input,   width = 1,                         .read
		.uav_write              (prbs_generator_1_csr_agent_m0_write),                                        //   input,   width = 1,                         .write
		.uav_waitrequest        (prbs_generator_1_csr_agent_m0_waitrequest),                                  //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (prbs_generator_1_csr_agent_m0_readdatavalid),                                //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (prbs_generator_1_csr_agent_m0_byteenable),                                   //   input,   width = 4,                         .byteenable
		.uav_readdata           (prbs_generator_1_csr_agent_m0_readdata),                                     //  output,  width = 32,                         .readdata
		.uav_writedata          (prbs_generator_1_csr_agent_m0_writedata),                                    //   input,  width = 32,                         .writedata
		.uav_lock               (prbs_generator_1_csr_agent_m0_lock),                                         //   input,   width = 1,                         .lock
		.uav_debugaccess        (prbs_generator_1_csr_agent_m0_debugaccess),                                  //   input,   width = 1,                         .debugaccess
		.av_address             (prbs_generator_1_csr_address),                                               //  output,   width = 3,      avalon_anti_slave_0.address
		.av_write               (prbs_generator_1_csr_write),                                                 //  output,   width = 1,                         .write
		.av_read                (prbs_generator_1_csr_read),                                                  //  output,   width = 1,                         .read
		.av_readdata            (prbs_generator_1_csr_readdata),                                              //   input,  width = 32,                         .readdata
		.av_writedata           (prbs_generator_1_csr_writedata),                                             //  output,  width = 32,                         .writedata
		.av_byteenable          (prbs_generator_1_csr_byteenable),                                            //  output,   width = 4,                         .byteenable
		.av_begintransfer       (),                                                                           // (terminated),                                       
		.av_beginbursttransfer  (),                                                                           // (terminated),                                       
		.av_burstcount          (),                                                                           // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                       // (terminated),                                       
		.av_waitrequest         (1'b0),                                                                       // (terminated),                                       
		.av_writebyteenable     (),                                                                           // (terminated),                                       
		.av_lock                (),                                                                           // (terminated),                                       
		.av_chipselect          (),                                                                           // (terminated),                                       
		.av_clken               (),                                                                           // (terminated),                                       
		.uav_clken              (1'b0),                                                                       // (terminated),                                       
		.av_debugaccess         (),                                                                           // (terminated),                                       
		.av_outputenable        (),                                                                           // (terminated),                                       
		.uav_response           (),                                                                           // (terminated),                                       
		.av_response            (2'b00),                                                                      // (terminated),                                       
		.uav_writeresponsevalid (),                                                                           // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                        // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) pio_0_s1_translator (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,   width = 1,                      clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (pio_0_s1_agent_m0_address),                                                  //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (pio_0_s1_agent_m0_burstcount),                                               //   input,   width = 3,                         .burstcount
		.uav_read               (pio_0_s1_agent_m0_read),                                                     //   input,   width = 1,                         .read
		.uav_write              (pio_0_s1_agent_m0_write),                                                    //   input,   width = 1,                         .write
		.uav_waitrequest        (pio_0_s1_agent_m0_waitrequest),                                              //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (pio_0_s1_agent_m0_readdatavalid),                                            //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (pio_0_s1_agent_m0_byteenable),                                               //   input,   width = 4,                         .byteenable
		.uav_readdata           (pio_0_s1_agent_m0_readdata),                                                 //  output,  width = 32,                         .readdata
		.uav_writedata          (pio_0_s1_agent_m0_writedata),                                                //   input,  width = 32,                         .writedata
		.uav_lock               (pio_0_s1_agent_m0_lock),                                                     //   input,   width = 1,                         .lock
		.uav_debugaccess        (pio_0_s1_agent_m0_debugaccess),                                              //   input,   width = 1,                         .debugaccess
		.av_address             (pio_0_s1_address),                                                           //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (pio_0_s1_write),                                                             //  output,   width = 1,                         .write
		.av_readdata            (pio_0_s1_readdata),                                                          //   input,  width = 32,                         .readdata
		.av_writedata           (pio_0_s1_writedata),                                                         //  output,  width = 32,                         .writedata
		.av_chipselect          (pio_0_s1_chipselect),                                                        //  output,   width = 1,                         .chipselect
		.av_read                (),                                                                           // (terminated),                                       
		.av_begintransfer       (),                                                                           // (terminated),                                       
		.av_beginbursttransfer  (),                                                                           // (terminated),                                       
		.av_burstcount          (),                                                                           // (terminated),                                       
		.av_byteenable          (),                                                                           // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                       // (terminated),                                       
		.av_waitrequest         (1'b0),                                                                       // (terminated),                                       
		.av_writebyteenable     (),                                                                           // (terminated),                                       
		.av_lock                (),                                                                           // (terminated),                                       
		.av_clken               (),                                                                           // (terminated),                                       
		.uav_clken              (1'b0),                                                                       // (terminated),                                       
		.av_debugaccess         (),                                                                           // (terminated),                                       
		.av_outputenable        (),                                                                           // (terminated),                                       
		.uav_response           (),                                                                           // (terminated),                                       
		.av_response            (2'b00),                                                                      // (terminated),                                       
		.uav_writeresponsevalid (),                                                                           // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                        // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) onchip_memory2_0_s1_translator (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,   width = 1,                      clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (onchip_memory2_0_s1_agent_m0_address),                                       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s1_agent_m0_burstcount),                                    //   input,   width = 3,                         .burstcount
		.uav_read               (onchip_memory2_0_s1_agent_m0_read),                                          //   input,   width = 1,                         .read
		.uav_write              (onchip_memory2_0_s1_agent_m0_write),                                         //   input,   width = 1,                         .write
		.uav_waitrequest        (onchip_memory2_0_s1_agent_m0_waitrequest),                                   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s1_agent_m0_readdatavalid),                                 //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s1_agent_m0_byteenable),                                    //   input,   width = 4,                         .byteenable
		.uav_readdata           (onchip_memory2_0_s1_agent_m0_readdata),                                      //  output,  width = 32,                         .readdata
		.uav_writedata          (onchip_memory2_0_s1_agent_m0_writedata),                                     //   input,  width = 32,                         .writedata
		.uav_lock               (onchip_memory2_0_s1_agent_m0_lock),                                          //   input,   width = 1,                         .lock
		.uav_debugaccess        (onchip_memory2_0_s1_agent_m0_debugaccess),                                   //   input,   width = 1,                         .debugaccess
		.av_address             (onchip_memory2_0_s1_address),                                                //  output,  width = 10,      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s1_write),                                                  //  output,   width = 1,                         .write
		.av_readdata            (onchip_memory2_0_s1_readdata),                                               //   input,  width = 32,                         .readdata
		.av_writedata           (onchip_memory2_0_s1_writedata),                                              //  output,  width = 32,                         .writedata
		.av_byteenable          (onchip_memory2_0_s1_byteenable),                                             //  output,   width = 4,                         .byteenable
		.av_chipselect          (onchip_memory2_0_s1_chipselect),                                             //  output,   width = 1,                         .chipselect
		.av_clken               (onchip_memory2_0_s1_clken),                                                  //  output,   width = 1,                         .clken
		.av_read                (),                                                                           // (terminated),                                       
		.av_begintransfer       (),                                                                           // (terminated),                                       
		.av_beginbursttransfer  (),                                                                           // (terminated),                                       
		.av_burstcount          (),                                                                           // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                       // (terminated),                                       
		.av_waitrequest         (1'b0),                                                                       // (terminated),                                       
		.av_writebyteenable     (),                                                                           // (terminated),                                       
		.av_lock                (),                                                                           // (terminated),                                       
		.uav_clken              (1'b0),                                                                       // (terminated),                                       
		.av_debugaccess         (),                                                                           // (terminated),                                       
		.av_outputenable        (),                                                                           // (terminated),                                       
		.uav_response           (),                                                                           // (terminated),                                       
		.av_response            (2'b00),                                                                      // (terminated),                                       
		.uav_writeresponsevalid (),                                                                           // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                        // (terminated),                                       
	);

	qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi #(
		.ID_WIDTH                  (4),
		.ADDR_WIDTH                (32),
		.RDATA_WIDTH               (128),
		.WDATA_WIDTH               (128),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (8),
		.AXI_LOCK_WIDTH            (1),
		.AXI_VERSION               ("AXI4"),
		.ACE_LITE_SUPPORT          (0),
		.WRITE_ISSUING_CAPABILITY  (16),
		.READ_ISSUING_CAPABILITY   (16),
		.PKT_BEGIN_BURST           (211),
		.PKT_CACHE_H               (232),
		.PKT_CACHE_L               (229),
		.PKT_ADDR_SIDEBAND_H       (209),
		.PKT_ADDR_SIDEBAND_L       (209),
		.PKT_PROTECTION_H          (228),
		.PKT_PROTECTION_L          (226),
		.PKT_BURST_SIZE_H          (206),
		.PKT_BURST_SIZE_L          (204),
		.PKT_BURST_TYPE_H          (208),
		.PKT_BURST_TYPE_L          (207),
		.PKT_RESPONSE_STATUS_L     (233),
		.PKT_RESPONSE_STATUS_H     (234),
		.PKT_BURSTWRAP_H           (203),
		.PKT_BURSTWRAP_L           (195),
		.PKT_BYTE_CNT_H            (194),
		.PKT_BYTE_CNT_L            (182),
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_EXCLUSIVE       (181),
		.PKT_TRANS_LOCK            (180),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (218),
		.PKT_SRC_ID_L              (216),
		.PKT_DEST_ID_H             (221),
		.PKT_DEST_ID_L             (219),
		.PKT_THREAD_ID_H           (225),
		.PKT_THREAD_ID_L           (222),
		.PKT_QOS_L                 (212),
		.PKT_QOS_H                 (215),
		.PKT_ORI_BURST_SIZE_L      (235),
		.PKT_ORI_BURST_SIZE_H      (237),
		.PKT_DATA_SIDEBAND_H       (210),
		.PKT_DATA_SIDEBAND_L       (210),
		.PKT_DOMAIN_H              (245),
		.PKT_DOMAIN_L              (244),
		.PKT_SNOOP_H               (243),
		.PKT_SNOOP_L               (240),
		.PKT_BARRIER_H             (239),
		.PKT_BARRIER_L             (238),
		.PKT_WUNIQUE               (246),
		.ST_DATA_W                 (247),
		.ST_CHANNEL_W              (6),
		.ID                        (0),
		.SYNC_RESET                (1)
	) agilex_hps_h2f_axi_master_agent (
		.aclk                   (clk_100_out_clk_clk),                                                         //   input,    width = 1,              clk.clk
		.aresetn                (~agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (agilex_hps_h2f_axi_master_agent_write_cp_valid),                              //  output,    width = 1,         write_cp.valid
		.write_cp_data          (agilex_hps_h2f_axi_master_agent_write_cp_data),                               //  output,  width = 247,                 .data
		.write_cp_startofpacket (agilex_hps_h2f_axi_master_agent_write_cp_startofpacket),                      //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (agilex_hps_h2f_axi_master_agent_write_cp_endofpacket),                        //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (agilex_hps_h2f_axi_master_agent_write_cp_ready),                              //   input,    width = 1,                 .ready
		.write_rp_valid         (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                          //   input,    width = 1,         write_rp.valid
		.write_rp_data          (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_data),                           //   input,  width = 247,                 .data
		.write_rp_channel       (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                        //   input,    width = 6,                 .channel
		.write_rp_startofpacket (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),                  //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),                    //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                          //  output,    width = 1,                 .ready
		.read_cp_valid          (agilex_hps_h2f_axi_master_agent_read_cp_valid),                               //  output,    width = 1,          read_cp.valid
		.read_cp_data           (agilex_hps_h2f_axi_master_agent_read_cp_data),                                //  output,  width = 247,                 .data
		.read_cp_startofpacket  (agilex_hps_h2f_axi_master_agent_read_cp_startofpacket),                       //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (agilex_hps_h2f_axi_master_agent_read_cp_endofpacket),                         //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (agilex_hps_h2f_axi_master_agent_read_cp_ready),                               //   input,    width = 1,                 .ready
		.read_rp_valid          (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                          //   input,    width = 1,          read_rp.valid
		.read_rp_data           (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_data),                           //   input,  width = 247,                 .data
		.read_rp_channel        (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                        //   input,    width = 6,                 .channel
		.read_rp_startofpacket  (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),                  //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),                    //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                          //  output,    width = 1,                 .ready
		.awid                   (agilex_hps_h2f_axi_master_translator_m0_awid),                                //   input,    width = 4, altera_axi_slave.awid
		.awaddr                 (agilex_hps_h2f_axi_master_translator_m0_awaddr),                              //   input,   width = 32,                 .awaddr
		.awlen                  (agilex_hps_h2f_axi_master_translator_m0_awlen),                               //   input,    width = 8,                 .awlen
		.awsize                 (agilex_hps_h2f_axi_master_translator_m0_awsize),                              //   input,    width = 3,                 .awsize
		.awburst                (agilex_hps_h2f_axi_master_translator_m0_awburst),                             //   input,    width = 2,                 .awburst
		.awlock                 (agilex_hps_h2f_axi_master_translator_m0_awlock),                              //   input,    width = 1,                 .awlock
		.awcache                (agilex_hps_h2f_axi_master_translator_m0_awcache),                             //   input,    width = 4,                 .awcache
		.awprot                 (agilex_hps_h2f_axi_master_translator_m0_awprot),                              //   input,    width = 3,                 .awprot
		.awuser                 (agilex_hps_h2f_axi_master_translator_m0_awuser),                              //   input,    width = 1,                 .awuser
		.awqos                  (agilex_hps_h2f_axi_master_translator_m0_awqos),                               //   input,    width = 4,                 .awqos
		.awregion               (agilex_hps_h2f_axi_master_translator_m0_awregion),                            //   input,    width = 4,                 .awregion
		.awvalid                (agilex_hps_h2f_axi_master_translator_m0_awvalid),                             //   input,    width = 1,                 .awvalid
		.awready                (agilex_hps_h2f_axi_master_translator_m0_awready),                             //  output,    width = 1,                 .awready
		.wdata                  (agilex_hps_h2f_axi_master_translator_m0_wdata),                               //   input,  width = 128,                 .wdata
		.wstrb                  (agilex_hps_h2f_axi_master_translator_m0_wstrb),                               //   input,   width = 16,                 .wstrb
		.wlast                  (agilex_hps_h2f_axi_master_translator_m0_wlast),                               //   input,    width = 1,                 .wlast
		.wvalid                 (agilex_hps_h2f_axi_master_translator_m0_wvalid),                              //   input,    width = 1,                 .wvalid
		.wuser                  (agilex_hps_h2f_axi_master_translator_m0_wuser),                               //   input,    width = 1,                 .wuser
		.wready                 (agilex_hps_h2f_axi_master_translator_m0_wready),                              //  output,    width = 1,                 .wready
		.bid                    (agilex_hps_h2f_axi_master_translator_m0_bid),                                 //  output,    width = 4,                 .bid
		.bresp                  (agilex_hps_h2f_axi_master_translator_m0_bresp),                               //  output,    width = 2,                 .bresp
		.buser                  (agilex_hps_h2f_axi_master_translator_m0_buser),                               //  output,    width = 1,                 .buser
		.bvalid                 (agilex_hps_h2f_axi_master_translator_m0_bvalid),                              //  output,    width = 1,                 .bvalid
		.bready                 (agilex_hps_h2f_axi_master_translator_m0_bready),                              //   input,    width = 1,                 .bready
		.arid                   (agilex_hps_h2f_axi_master_translator_m0_arid),                                //   input,    width = 4,                 .arid
		.araddr                 (agilex_hps_h2f_axi_master_translator_m0_araddr),                              //   input,   width = 32,                 .araddr
		.arlen                  (agilex_hps_h2f_axi_master_translator_m0_arlen),                               //   input,    width = 8,                 .arlen
		.arsize                 (agilex_hps_h2f_axi_master_translator_m0_arsize),                              //   input,    width = 3,                 .arsize
		.arburst                (agilex_hps_h2f_axi_master_translator_m0_arburst),                             //   input,    width = 2,                 .arburst
		.arlock                 (agilex_hps_h2f_axi_master_translator_m0_arlock),                              //   input,    width = 1,                 .arlock
		.arcache                (agilex_hps_h2f_axi_master_translator_m0_arcache),                             //   input,    width = 4,                 .arcache
		.arprot                 (agilex_hps_h2f_axi_master_translator_m0_arprot),                              //   input,    width = 3,                 .arprot
		.aruser                 (agilex_hps_h2f_axi_master_translator_m0_aruser),                              //   input,    width = 1,                 .aruser
		.arqos                  (agilex_hps_h2f_axi_master_translator_m0_arqos),                               //   input,    width = 4,                 .arqos
		.arregion               (agilex_hps_h2f_axi_master_translator_m0_arregion),                            //   input,    width = 4,                 .arregion
		.arvalid                (agilex_hps_h2f_axi_master_translator_m0_arvalid),                             //   input,    width = 1,                 .arvalid
		.arready                (agilex_hps_h2f_axi_master_translator_m0_arready),                             //  output,    width = 1,                 .arready
		.rid                    (agilex_hps_h2f_axi_master_translator_m0_rid),                                 //  output,    width = 4,                 .rid
		.rdata                  (agilex_hps_h2f_axi_master_translator_m0_rdata),                               //  output,  width = 128,                 .rdata
		.rresp                  (agilex_hps_h2f_axi_master_translator_m0_rresp),                               //  output,    width = 2,                 .rresp
		.rlast                  (agilex_hps_h2f_axi_master_translator_m0_rlast),                               //  output,    width = 1,                 .rlast
		.rvalid                 (agilex_hps_h2f_axi_master_translator_m0_rvalid),                              //  output,    width = 1,                 .rvalid
		.rready                 (agilex_hps_h2f_axi_master_translator_m0_rready),                              //   input,    width = 1,                 .rready
		.ruser                  (agilex_hps_h2f_axi_master_translator_m0_ruser),                               //  output,    width = 1,                 .ruser
		.wid                    (4'b0000),                                                                     // (terminated),                                
		.arsnoop                (4'b0000),                                                                     // (terminated),                                
		.ardomain               (2'b00),                                                                       // (terminated),                                
		.arbar                  (2'b00),                                                                       // (terminated),                                
		.awsnoop                (3'b000),                                                                      // (terminated),                                
		.awdomain               (2'b00),                                                                       // (terminated),                                
		.awbar                  (2'b00),                                                                       // (terminated),                                
		.awunique               (1'b0)                                                                         // (terminated),                                
	);

	qsys_top_altera_merlin_axi_slave_ni_1941_f6jm3na #(
		.PKT_QOS_H                   (107),
		.PKT_QOS_L                   (104),
		.PKT_THREAD_ID_H             (117),
		.PKT_THREAD_ID_L             (114),
		.PKT_RESPONSE_STATUS_H       (126),
		.PKT_RESPONSE_STATUS_L       (125),
		.PKT_BEGIN_BURST             (103),
		.PKT_CACHE_H                 (124),
		.PKT_CACHE_L                 (121),
		.PKT_DATA_SIDEBAND_H         (102),
		.PKT_DATA_SIDEBAND_L         (102),
		.PKT_ADDR_SIDEBAND_H         (101),
		.PKT_ADDR_SIDEBAND_L         (101),
		.PKT_BURST_TYPE_H            (100),
		.PKT_BURST_TYPE_L            (99),
		.PKT_PROTECTION_H            (120),
		.PKT_PROTECTION_L            (118),
		.PKT_BURST_SIZE_H            (98),
		.PKT_BURST_SIZE_L            (96),
		.PKT_BURSTWRAP_H             (95),
		.PKT_BURSTWRAP_L             (87),
		.PKT_BYTE_CNT_H              (86),
		.PKT_BYTE_CNT_L              (74),
		.PKT_ADDR_H                  (67),
		.PKT_ADDR_L                  (36),
		.PKT_TRANS_EXCLUSIVE         (73),
		.PKT_TRANS_LOCK              (72),
		.PKT_TRANS_COMPRESSED_READ   (68),
		.PKT_TRANS_POSTED            (69),
		.PKT_TRANS_WRITE             (70),
		.PKT_TRANS_READ              (71),
		.PKT_DATA_H                  (31),
		.PKT_DATA_L                  (0),
		.PKT_BYTEEN_H                (35),
		.PKT_BYTEEN_L                (32),
		.PKT_SRC_ID_H                (110),
		.PKT_SRC_ID_L                (108),
		.PKT_DEST_ID_H               (113),
		.PKT_DEST_ID_L               (111),
		.PKT_ORI_BURST_SIZE_L        (127),
		.PKT_ORI_BURST_SIZE_H        (129),
		.PKT_DOMAIN_L                (136),
		.PKT_DOMAIN_H                (137),
		.PKT_SNOOP_L                 (132),
		.PKT_SNOOP_H                 (135),
		.PKT_BARRIER_L               (130),
		.PKT_BARRIER_H               (131),
		.PKT_WUNIQUE                 (138),
		.ADDR_USER_WIDTH             (1),
		.DATA_USER_WIDTH             (1),
		.ST_DATA_W                   (139),
		.ADDR_WIDTH                  (12),
		.RDATA_WIDTH                 (32),
		.WDATA_WIDTH                 (32),
		.ST_CHANNEL_W                (6),
		.AXI_SLAVE_ID_W              (1),
		.ACE_LITE_SUPPORT            (0),
		.PASS_ID_TO_SLAVE            (0),
		.AXI_VERSION                 ("AXI4Lite"),
		.WRITE_ACCEPTANCE_CAPABILITY (1),
		.READ_ACCEPTANCE_CAPABILITY  (1),
		.SYNC_RESET                  (1),
		.USE_MEMORY_BLOCKS           (0)
	) axil_interconnect_0_altera_axi4lite_slave_agent (
		.aclk                   (clk_100_out_clk_clk),                                                              //   input,    width = 1,        clock_sink.clk
		.aresetn                (~agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),      //   input,    width = 1,        reset_sink.reset_n
		.read_cp_valid          (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_valid),         //   input,    width = 1,           read_cp.valid
		.read_cp_ready          (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_ready),         //  output,    width = 1,                  .ready
		.read_cp_data           (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_data),          //   input,  width = 139,                  .data
		.read_cp_channel        (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_channel),       //   input,    width = 6,                  .channel
		.read_cp_startofpacket  (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_startofpacket), //   input,    width = 1,                  .startofpacket
		.read_cp_endofpacket    (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_endofpacket),   //   input,    width = 1,                  .endofpacket
		.write_cp_ready         (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_ready),         //  output,    width = 1,          write_cp.ready
		.write_cp_valid         (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_valid),         //   input,    width = 1,                  .valid
		.write_cp_data          (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_data),          //   input,  width = 139,                  .data
		.write_cp_channel       (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_channel),       //   input,    width = 6,                  .channel
		.write_cp_startofpacket (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_startofpacket), //   input,    width = 1,                  .startofpacket
		.write_cp_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_endofpacket),   //   input,    width = 1,                  .endofpacket
		.read_rp_ready          (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_ready),                    //   input,    width = 1,           read_rp.ready
		.read_rp_valid          (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_valid),                    //  output,    width = 1,                  .valid
		.read_rp_data           (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_data),                     //  output,  width = 139,                  .data
		.read_rp_startofpacket  (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_startofpacket),            //  output,    width = 1,                  .startofpacket
		.read_rp_endofpacket    (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_endofpacket),              //  output,    width = 1,                  .endofpacket
		.write_rp_ready         (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_ready),                   //   input,    width = 1,          write_rp.ready
		.write_rp_valid         (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_valid),                   //  output,    width = 1,                  .valid
		.write_rp_data          (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_data),                    //  output,  width = 139,                  .data
		.write_rp_startofpacket (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_startofpacket),           //  output,    width = 1,                  .startofpacket
		.write_rp_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_endofpacket),             //  output,    width = 1,                  .endofpacket
		.awaddr                 (axil_interconnect_0_altera_axi4lite_slave_awaddr),                                 //  output,   width = 12, altera_axi_master.awaddr
		.awprot                 (axil_interconnect_0_altera_axi4lite_slave_awprot),                                 //  output,    width = 3,                  .awprot
		.awvalid                (axil_interconnect_0_altera_axi4lite_slave_awvalid),                                //  output,    width = 1,                  .awvalid
		.awready                (axil_interconnect_0_altera_axi4lite_slave_awready),                                //   input,    width = 1,                  .awready
		.wdata                  (axil_interconnect_0_altera_axi4lite_slave_wdata),                                  //  output,   width = 32,                  .wdata
		.wstrb                  (axil_interconnect_0_altera_axi4lite_slave_wstrb),                                  //  output,    width = 4,                  .wstrb
		.wvalid                 (axil_interconnect_0_altera_axi4lite_slave_wvalid),                                 //  output,    width = 1,                  .wvalid
		.wready                 (axil_interconnect_0_altera_axi4lite_slave_wready),                                 //   input,    width = 1,                  .wready
		.bresp                  (axil_interconnect_0_altera_axi4lite_slave_bresp),                                  //   input,    width = 2,                  .bresp
		.bvalid                 (axil_interconnect_0_altera_axi4lite_slave_bvalid),                                 //   input,    width = 1,                  .bvalid
		.bready                 (axil_interconnect_0_altera_axi4lite_slave_bready),                                 //  output,    width = 1,                  .bready
		.araddr                 (axil_interconnect_0_altera_axi4lite_slave_araddr),                                 //  output,   width = 12,                  .araddr
		.arprot                 (axil_interconnect_0_altera_axi4lite_slave_arprot),                                 //  output,    width = 3,                  .arprot
		.arvalid                (axil_interconnect_0_altera_axi4lite_slave_arvalid),                                //  output,    width = 1,                  .arvalid
		.arready                (axil_interconnect_0_altera_axi4lite_slave_arready),                                //   input,    width = 1,                  .arready
		.rdata                  (axil_interconnect_0_altera_axi4lite_slave_rdata),                                  //   input,   width = 32,                  .rdata
		.rresp                  (axil_interconnect_0_altera_axi4lite_slave_rresp),                                  //   input,    width = 2,                  .rresp
		.rvalid                 (axil_interconnect_0_altera_axi4lite_slave_rvalid),                                 //   input,    width = 1,                  .rvalid
		.rready                 (axil_interconnect_0_altera_axi4lite_slave_rready),                                 //  output,    width = 1,                  .rready
		.bid                    (1'b0),                                                                             // (terminated),                                 
		.buser                  (1'b0),                                                                             // (terminated),                                 
		.rid                    (1'b0),                                                                             // (terminated),                                 
		.ruser                  (1'b0),                                                                             // (terminated),                                 
		.rlast                  (1'b0),                                                                             // (terminated),                                 
		.arid                   (),                                                                                 // (terminated),                                 
		.arlen                  (),                                                                                 // (terminated),                                 
		.arsize                 (),                                                                                 // (terminated),                                 
		.arburst                (),                                                                                 // (terminated),                                 
		.arlock                 (),                                                                                 // (terminated),                                 
		.arcache                (),                                                                                 // (terminated),                                 
		.aruser                 (),                                                                                 // (terminated),                                 
		.wid                    (),                                                                                 // (terminated),                                 
		.wuser                  (),                                                                                 // (terminated),                                 
		.wlast                  (),                                                                                 // (terminated),                                 
		.awid                   (),                                                                                 // (terminated),                                 
		.awlen                  (),                                                                                 // (terminated),                                 
		.awsize                 (),                                                                                 // (terminated),                                 
		.awburst                (),                                                                                 // (terminated),                                 
		.awlock                 (),                                                                                 // (terminated),                                 
		.awcache                (),                                                                                 // (terminated),                                 
		.awuser                 (),                                                                                 // (terminated),                                 
		.awqos                  (),                                                                                 // (terminated),                                 
		.awregion               (),                                                                                 // (terminated),                                 
		.arqos                  (),                                                                                 // (terminated),                                 
		.arregion               (),                                                                                 // (terminated),                                 
		.arsnoop                (),                                                                                 // (terminated),                                 
		.ardomain               (),                                                                                 // (terminated),                                 
		.arbar                  (),                                                                                 // (terminated),                                 
		.awsnoop                (),                                                                                 // (terminated),                                 
		.awdomain               (),                                                                                 // (terminated),                                 
		.awbar                  (),                                                                                 // (terminated),                                 
		.awunique               ()                                                                                  // (terminated),                                 
	);

	qsys_top_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (103),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (110),
		.PKT_SRC_ID_L              (108),
		.PKT_DEST_ID_H             (113),
		.PKT_DEST_ID_L             (111),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (139),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) ram_controller_1_csr_agent (
		.clk                     (clk_100_out_clk_clk),                                                        //   input,    width = 1,             clk.clk
		.reset                   (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (ram_controller_1_csr_agent_m0_address),                                      //  output,   width = 32,              m0.address
		.m0_burstcount           (ram_controller_1_csr_agent_m0_burstcount),                                   //  output,    width = 3,                .burstcount
		.m0_byteenable           (ram_controller_1_csr_agent_m0_byteenable),                                   //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ram_controller_1_csr_agent_m0_debugaccess),                                  //  output,    width = 1,                .debugaccess
		.m0_lock                 (ram_controller_1_csr_agent_m0_lock),                                         //  output,    width = 1,                .lock
		.m0_readdata             (ram_controller_1_csr_agent_m0_readdata),                                     //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ram_controller_1_csr_agent_m0_readdatavalid),                                //   input,    width = 1,                .readdatavalid
		.m0_read                 (ram_controller_1_csr_agent_m0_read),                                         //  output,    width = 1,                .read
		.m0_waitrequest          (ram_controller_1_csr_agent_m0_waitrequest),                                  //   input,    width = 1,                .waitrequest
		.m0_writedata            (ram_controller_1_csr_agent_m0_writedata),                                    //  output,   width = 32,                .writedata
		.m0_write                (ram_controller_1_csr_agent_m0_write),                                        //  output,    width = 1,                .write
		.rp_endofpacket          (ram_controller_1_csr_agent_rp_endofpacket),                                  //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ram_controller_1_csr_agent_rp_ready),                                        //   input,    width = 1,                .ready
		.rp_valid                (ram_controller_1_csr_agent_rp_valid),                                        //  output,    width = 1,                .valid
		.rp_data                 (ram_controller_1_csr_agent_rp_data),                                         //  output,  width = 139,                .data
		.rp_startofpacket        (ram_controller_1_csr_agent_rp_startofpacket),                                //  output,    width = 1,                .startofpacket
		.cp_ready                (ram_controller_1_csr_burst_adapter_source0_ready),                           //  output,    width = 1,              cp.ready
		.cp_valid                (ram_controller_1_csr_burst_adapter_source0_valid),                           //   input,    width = 1,                .valid
		.cp_data                 (ram_controller_1_csr_burst_adapter_source0_data),                            //   input,  width = 139,                .data
		.cp_startofpacket        (ram_controller_1_csr_burst_adapter_source0_startofpacket),                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (ram_controller_1_csr_burst_adapter_source0_endofpacket),                     //   input,    width = 1,                .endofpacket
		.cp_channel              (ram_controller_1_csr_burst_adapter_source0_channel),                         //   input,    width = 6,                .channel
		.rf_sink_ready           (ram_controller_1_csr_agent_rsp_fifo_out_ready),                              //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ram_controller_1_csr_agent_rsp_fifo_out_valid),                              //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ram_controller_1_csr_agent_rsp_fifo_out_startofpacket),                      //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ram_controller_1_csr_agent_rsp_fifo_out_endofpacket),                        //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ram_controller_1_csr_agent_rsp_fifo_out_data),                               //   input,  width = 140,                .data
		.rf_source_ready         (ram_controller_1_csr_agent_rf_source_ready),                                 //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ram_controller_1_csr_agent_rf_source_valid),                                 //  output,    width = 1,                .valid
		.rf_source_startofpacket (ram_controller_1_csr_agent_rf_source_startofpacket),                         //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ram_controller_1_csr_agent_rf_source_endofpacket),                           //  output,    width = 1,                .endofpacket
		.rf_source_data          (ram_controller_1_csr_agent_rf_source_data),                                  //  output,  width = 140,                .data
		.rdata_fifo_sink_ready   (ram_controller_1_csr_agent_rdata_fifo_out_ready),                            //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ram_controller_1_csr_agent_rdata_fifo_out_valid),                            //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ram_controller_1_csr_agent_rdata_fifo_out_data),                             //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ram_controller_1_csr_agent_rdata_fifo_src_ready),                            //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ram_controller_1_csr_agent_rdata_fifo_src_valid),                            //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ram_controller_1_csr_agent_rdata_fifo_src_data),                             //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                      // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                       // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                        // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (140),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) ram_controller_1_csr_agent_rsp_fifo (
		.clk               (clk_100_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.in_data           (ram_controller_1_csr_agent_rf_source_data),             //   input,  width = 140,        in.data
		.in_valid          (ram_controller_1_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (ram_controller_1_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (ram_controller_1_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ram_controller_1_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (ram_controller_1_csr_agent_rsp_fifo_out_data),          //  output,  width = 140,       out.data
		.out_valid         (ram_controller_1_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (ram_controller_1_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (ram_controller_1_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ram_controller_1_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) ram_controller_1_csr_agent_rdata_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,   width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (ram_controller_1_csr_agent_rdata_fifo_src_data),       //   input,  width = 34,        in.data
		.in_valid          (ram_controller_1_csr_agent_rdata_fifo_src_valid),      //   input,   width = 1,          .valid
		.in_ready          (ram_controller_1_csr_agent_rdata_fifo_src_ready),      //  output,   width = 1,          .ready
		.out_data          (ram_controller_1_csr_agent_rdata_fifo_out_data),       //  output,  width = 34,       out.data
		.out_valid         (ram_controller_1_csr_agent_rdata_fifo_out_valid),      //  output,   width = 1,          .valid
		.out_ready         (ram_controller_1_csr_agent_rdata_fifo_out_ready),      //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                // (terminated),                        
		.csr_read          (1'b0),                                                 // (terminated),                        
		.csr_write         (1'b0),                                                 // (terminated),                        
		.csr_readdata      (),                                                     // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                        
		.almost_full_data  (),                                                     // (terminated),                        
		.almost_empty_data (),                                                     // (terminated),                        
		.in_startofpacket  (1'b0),                                                 // (terminated),                        
		.in_endofpacket    (1'b0),                                                 // (terminated),                        
		.out_startofpacket (),                                                     // (terminated),                        
		.out_endofpacket   (),                                                     // (terminated),                        
		.in_empty          (1'b0),                                                 // (terminated),                        
		.out_empty         (),                                                     // (terminated),                        
		.in_error          (1'b0),                                                 // (terminated),                        
		.out_error         (),                                                     // (terminated),                        
		.in_channel        (1'b0),                                                 // (terminated),                        
		.out_channel       ()                                                      // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (103),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (110),
		.PKT_SRC_ID_L              (108),
		.PKT_DEST_ID_H             (113),
		.PKT_DEST_ID_L             (111),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (139),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) prbs_generator_1_csr_agent (
		.clk                     (clk_100_out_clk_clk),                                                        //   input,    width = 1,             clk.clk
		.reset                   (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (prbs_generator_1_csr_agent_m0_address),                                      //  output,   width = 32,              m0.address
		.m0_burstcount           (prbs_generator_1_csr_agent_m0_burstcount),                                   //  output,    width = 3,                .burstcount
		.m0_byteenable           (prbs_generator_1_csr_agent_m0_byteenable),                                   //  output,    width = 4,                .byteenable
		.m0_debugaccess          (prbs_generator_1_csr_agent_m0_debugaccess),                                  //  output,    width = 1,                .debugaccess
		.m0_lock                 (prbs_generator_1_csr_agent_m0_lock),                                         //  output,    width = 1,                .lock
		.m0_readdata             (prbs_generator_1_csr_agent_m0_readdata),                                     //   input,   width = 32,                .readdata
		.m0_readdatavalid        (prbs_generator_1_csr_agent_m0_readdatavalid),                                //   input,    width = 1,                .readdatavalid
		.m0_read                 (prbs_generator_1_csr_agent_m0_read),                                         //  output,    width = 1,                .read
		.m0_waitrequest          (prbs_generator_1_csr_agent_m0_waitrequest),                                  //   input,    width = 1,                .waitrequest
		.m0_writedata            (prbs_generator_1_csr_agent_m0_writedata),                                    //  output,   width = 32,                .writedata
		.m0_write                (prbs_generator_1_csr_agent_m0_write),                                        //  output,    width = 1,                .write
		.rp_endofpacket          (prbs_generator_1_csr_agent_rp_endofpacket),                                  //  output,    width = 1,              rp.endofpacket
		.rp_ready                (prbs_generator_1_csr_agent_rp_ready),                                        //   input,    width = 1,                .ready
		.rp_valid                (prbs_generator_1_csr_agent_rp_valid),                                        //  output,    width = 1,                .valid
		.rp_data                 (prbs_generator_1_csr_agent_rp_data),                                         //  output,  width = 139,                .data
		.rp_startofpacket        (prbs_generator_1_csr_agent_rp_startofpacket),                                //  output,    width = 1,                .startofpacket
		.cp_ready                (prbs_generator_1_csr_burst_adapter_source0_ready),                           //  output,    width = 1,              cp.ready
		.cp_valid                (prbs_generator_1_csr_burst_adapter_source0_valid),                           //   input,    width = 1,                .valid
		.cp_data                 (prbs_generator_1_csr_burst_adapter_source0_data),                            //   input,  width = 139,                .data
		.cp_startofpacket        (prbs_generator_1_csr_burst_adapter_source0_startofpacket),                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (prbs_generator_1_csr_burst_adapter_source0_endofpacket),                     //   input,    width = 1,                .endofpacket
		.cp_channel              (prbs_generator_1_csr_burst_adapter_source0_channel),                         //   input,    width = 6,                .channel
		.rf_sink_ready           (prbs_generator_1_csr_agent_rsp_fifo_out_ready),                              //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (prbs_generator_1_csr_agent_rsp_fifo_out_valid),                              //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (prbs_generator_1_csr_agent_rsp_fifo_out_startofpacket),                      //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (prbs_generator_1_csr_agent_rsp_fifo_out_endofpacket),                        //   input,    width = 1,                .endofpacket
		.rf_sink_data            (prbs_generator_1_csr_agent_rsp_fifo_out_data),                               //   input,  width = 140,                .data
		.rf_source_ready         (prbs_generator_1_csr_agent_rf_source_ready),                                 //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (prbs_generator_1_csr_agent_rf_source_valid),                                 //  output,    width = 1,                .valid
		.rf_source_startofpacket (prbs_generator_1_csr_agent_rf_source_startofpacket),                         //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (prbs_generator_1_csr_agent_rf_source_endofpacket),                           //  output,    width = 1,                .endofpacket
		.rf_source_data          (prbs_generator_1_csr_agent_rf_source_data),                                  //  output,  width = 140,                .data
		.rdata_fifo_sink_ready   (prbs_generator_1_csr_agent_rdata_fifo_out_ready),                            //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (prbs_generator_1_csr_agent_rdata_fifo_out_valid),                            //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (prbs_generator_1_csr_agent_rdata_fifo_out_data),                             //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (prbs_generator_1_csr_agent_rdata_fifo_src_ready),                            //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (prbs_generator_1_csr_agent_rdata_fifo_src_valid),                            //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (prbs_generator_1_csr_agent_rdata_fifo_src_data),                             //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                      // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                       // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                        // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (140),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) prbs_generator_1_csr_agent_rsp_fifo (
		.clk               (clk_100_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.in_data           (prbs_generator_1_csr_agent_rf_source_data),             //   input,  width = 140,        in.data
		.in_valid          (prbs_generator_1_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (prbs_generator_1_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (prbs_generator_1_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (prbs_generator_1_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (prbs_generator_1_csr_agent_rsp_fifo_out_data),          //  output,  width = 140,       out.data
		.out_valid         (prbs_generator_1_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (prbs_generator_1_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (prbs_generator_1_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (prbs_generator_1_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) prbs_generator_1_csr_agent_rdata_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,   width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (prbs_generator_1_csr_agent_rdata_fifo_src_data),       //   input,  width = 34,        in.data
		.in_valid          (prbs_generator_1_csr_agent_rdata_fifo_src_valid),      //   input,   width = 1,          .valid
		.in_ready          (prbs_generator_1_csr_agent_rdata_fifo_src_ready),      //  output,   width = 1,          .ready
		.out_data          (prbs_generator_1_csr_agent_rdata_fifo_out_data),       //  output,  width = 34,       out.data
		.out_valid         (prbs_generator_1_csr_agent_rdata_fifo_out_valid),      //  output,   width = 1,          .valid
		.out_ready         (prbs_generator_1_csr_agent_rdata_fifo_out_ready),      //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                // (terminated),                        
		.csr_read          (1'b0),                                                 // (terminated),                        
		.csr_write         (1'b0),                                                 // (terminated),                        
		.csr_readdata      (),                                                     // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                        
		.almost_full_data  (),                                                     // (terminated),                        
		.almost_empty_data (),                                                     // (terminated),                        
		.in_startofpacket  (1'b0),                                                 // (terminated),                        
		.in_endofpacket    (1'b0),                                                 // (terminated),                        
		.out_startofpacket (),                                                     // (terminated),                        
		.out_endofpacket   (),                                                     // (terminated),                        
		.in_empty          (1'b0),                                                 // (terminated),                        
		.out_empty         (),                                                     // (terminated),                        
		.in_error          (1'b0),                                                 // (terminated),                        
		.out_error         (),                                                     // (terminated),                        
		.in_channel        (1'b0),                                                 // (terminated),                        
		.out_channel       ()                                                      // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (103),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (110),
		.PKT_SRC_ID_L              (108),
		.PKT_DEST_ID_H             (113),
		.PKT_DEST_ID_L             (111),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (139),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) pio_0_s1_agent (
		.clk                     (clk_100_out_clk_clk),                                                        //   input,    width = 1,             clk.clk
		.reset                   (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (pio_0_s1_agent_m0_address),                                                  //  output,   width = 32,              m0.address
		.m0_burstcount           (pio_0_s1_agent_m0_burstcount),                                               //  output,    width = 3,                .burstcount
		.m0_byteenable           (pio_0_s1_agent_m0_byteenable),                                               //  output,    width = 4,                .byteenable
		.m0_debugaccess          (pio_0_s1_agent_m0_debugaccess),                                              //  output,    width = 1,                .debugaccess
		.m0_lock                 (pio_0_s1_agent_m0_lock),                                                     //  output,    width = 1,                .lock
		.m0_readdata             (pio_0_s1_agent_m0_readdata),                                                 //   input,   width = 32,                .readdata
		.m0_readdatavalid        (pio_0_s1_agent_m0_readdatavalid),                                            //   input,    width = 1,                .readdatavalid
		.m0_read                 (pio_0_s1_agent_m0_read),                                                     //  output,    width = 1,                .read
		.m0_waitrequest          (pio_0_s1_agent_m0_waitrequest),                                              //   input,    width = 1,                .waitrequest
		.m0_writedata            (pio_0_s1_agent_m0_writedata),                                                //  output,   width = 32,                .writedata
		.m0_write                (pio_0_s1_agent_m0_write),                                                    //  output,    width = 1,                .write
		.rp_endofpacket          (pio_0_s1_agent_rp_endofpacket),                                              //  output,    width = 1,              rp.endofpacket
		.rp_ready                (pio_0_s1_agent_rp_ready),                                                    //   input,    width = 1,                .ready
		.rp_valid                (pio_0_s1_agent_rp_valid),                                                    //  output,    width = 1,                .valid
		.rp_data                 (pio_0_s1_agent_rp_data),                                                     //  output,  width = 139,                .data
		.rp_startofpacket        (pio_0_s1_agent_rp_startofpacket),                                            //  output,    width = 1,                .startofpacket
		.cp_ready                (pio_0_s1_burst_adapter_source0_ready),                                       //  output,    width = 1,              cp.ready
		.cp_valid                (pio_0_s1_burst_adapter_source0_valid),                                       //   input,    width = 1,                .valid
		.cp_data                 (pio_0_s1_burst_adapter_source0_data),                                        //   input,  width = 139,                .data
		.cp_startofpacket        (pio_0_s1_burst_adapter_source0_startofpacket),                               //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (pio_0_s1_burst_adapter_source0_endofpacket),                                 //   input,    width = 1,                .endofpacket
		.cp_channel              (pio_0_s1_burst_adapter_source0_channel),                                     //   input,    width = 6,                .channel
		.rf_sink_ready           (pio_0_s1_agent_rsp_fifo_out_ready),                                          //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (pio_0_s1_agent_rsp_fifo_out_valid),                                          //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (pio_0_s1_agent_rsp_fifo_out_startofpacket),                                  //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (pio_0_s1_agent_rsp_fifo_out_endofpacket),                                    //   input,    width = 1,                .endofpacket
		.rf_sink_data            (pio_0_s1_agent_rsp_fifo_out_data),                                           //   input,  width = 140,                .data
		.rf_source_ready         (pio_0_s1_agent_rf_source_ready),                                             //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (pio_0_s1_agent_rf_source_valid),                                             //  output,    width = 1,                .valid
		.rf_source_startofpacket (pio_0_s1_agent_rf_source_startofpacket),                                     //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (pio_0_s1_agent_rf_source_endofpacket),                                       //  output,    width = 1,                .endofpacket
		.rf_source_data          (pio_0_s1_agent_rf_source_data),                                              //  output,  width = 140,                .data
		.rdata_fifo_sink_ready   (pio_0_s1_agent_rdata_fifo_out_ready),                                        //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_0_s1_agent_rdata_fifo_out_valid),                                        //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (pio_0_s1_agent_rdata_fifo_out_data),                                         //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (pio_0_s1_agent_rdata_fifo_src_ready),                                        //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_0_s1_agent_rdata_fifo_src_valid),                                        //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (pio_0_s1_agent_rdata_fifo_src_data),                                         //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                      // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                       // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                        // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (140),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) pio_0_s1_agent_rsp_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (pio_0_s1_agent_rf_source_data),                        //   input,  width = 140,        in.data
		.in_valid          (pio_0_s1_agent_rf_source_valid),                       //   input,    width = 1,          .valid
		.in_ready          (pio_0_s1_agent_rf_source_ready),                       //  output,    width = 1,          .ready
		.in_startofpacket  (pio_0_s1_agent_rf_source_startofpacket),               //   input,    width = 1,          .startofpacket
		.in_endofpacket    (pio_0_s1_agent_rf_source_endofpacket),                 //   input,    width = 1,          .endofpacket
		.out_data          (pio_0_s1_agent_rsp_fifo_out_data),                     //  output,  width = 140,       out.data
		.out_valid         (pio_0_s1_agent_rsp_fifo_out_valid),                    //  output,    width = 1,          .valid
		.out_ready         (pio_0_s1_agent_rsp_fifo_out_ready),                    //   input,    width = 1,          .ready
		.out_startofpacket (pio_0_s1_agent_rsp_fifo_out_startofpacket),            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (pio_0_s1_agent_rsp_fifo_out_endofpacket),              //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) pio_0_s1_agent_rdata_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,   width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (pio_0_s1_agent_rdata_fifo_src_data),                   //   input,  width = 34,        in.data
		.in_valid          (pio_0_s1_agent_rdata_fifo_src_valid),                  //   input,   width = 1,          .valid
		.in_ready          (pio_0_s1_agent_rdata_fifo_src_ready),                  //  output,   width = 1,          .ready
		.out_data          (pio_0_s1_agent_rdata_fifo_out_data),                   //  output,  width = 34,       out.data
		.out_valid         (pio_0_s1_agent_rdata_fifo_out_valid),                  //  output,   width = 1,          .valid
		.out_ready         (pio_0_s1_agent_rdata_fifo_out_ready),                  //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                // (terminated),                        
		.csr_read          (1'b0),                                                 // (terminated),                        
		.csr_write         (1'b0),                                                 // (terminated),                        
		.csr_readdata      (),                                                     // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                        
		.almost_full_data  (),                                                     // (terminated),                        
		.almost_empty_data (),                                                     // (terminated),                        
		.in_startofpacket  (1'b0),                                                 // (terminated),                        
		.in_endofpacket    (1'b0),                                                 // (terminated),                        
		.out_startofpacket (),                                                     // (terminated),                        
		.out_endofpacket   (),                                                     // (terminated),                        
		.in_empty          (1'b0),                                                 // (terminated),                        
		.out_empty         (),                                                     // (terminated),                        
		.in_error          (1'b0),                                                 // (terminated),                        
		.out_error         (),                                                     // (terminated),                        
		.in_channel        (1'b0),                                                 // (terminated),                        
		.out_channel       ()                                                      // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (103),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (110),
		.PKT_SRC_ID_L              (108),
		.PKT_DEST_ID_H             (113),
		.PKT_DEST_ID_L             (111),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (139),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) onchip_memory2_0_s1_agent (
		.clk                     (clk_100_out_clk_clk),                                                        //   input,    width = 1,             clk.clk
		.reset                   (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (onchip_memory2_0_s1_agent_m0_address),                                       //  output,   width = 32,              m0.address
		.m0_burstcount           (onchip_memory2_0_s1_agent_m0_burstcount),                                    //  output,    width = 3,                .burstcount
		.m0_byteenable           (onchip_memory2_0_s1_agent_m0_byteenable),                                    //  output,    width = 4,                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s1_agent_m0_debugaccess),                                   //  output,    width = 1,                .debugaccess
		.m0_lock                 (onchip_memory2_0_s1_agent_m0_lock),                                          //  output,    width = 1,                .lock
		.m0_readdata             (onchip_memory2_0_s1_agent_m0_readdata),                                      //   input,   width = 32,                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s1_agent_m0_readdatavalid),                                 //   input,    width = 1,                .readdatavalid
		.m0_read                 (onchip_memory2_0_s1_agent_m0_read),                                          //  output,    width = 1,                .read
		.m0_waitrequest          (onchip_memory2_0_s1_agent_m0_waitrequest),                                   //   input,    width = 1,                .waitrequest
		.m0_writedata            (onchip_memory2_0_s1_agent_m0_writedata),                                     //  output,   width = 32,                .writedata
		.m0_write                (onchip_memory2_0_s1_agent_m0_write),                                         //  output,    width = 1,                .write
		.rp_endofpacket          (onchip_memory2_0_s1_agent_rp_endofpacket),                                   //  output,    width = 1,              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s1_agent_rp_ready),                                         //   input,    width = 1,                .ready
		.rp_valid                (onchip_memory2_0_s1_agent_rp_valid),                                         //  output,    width = 1,                .valid
		.rp_data                 (onchip_memory2_0_s1_agent_rp_data),                                          //  output,  width = 139,                .data
		.rp_startofpacket        (onchip_memory2_0_s1_agent_rp_startofpacket),                                 //  output,    width = 1,                .startofpacket
		.cp_ready                (onchip_memory2_0_s1_burst_adapter_source0_ready),                            //  output,    width = 1,              cp.ready
		.cp_valid                (onchip_memory2_0_s1_burst_adapter_source0_valid),                            //   input,    width = 1,                .valid
		.cp_data                 (onchip_memory2_0_s1_burst_adapter_source0_data),                             //   input,  width = 139,                .data
		.cp_startofpacket        (onchip_memory2_0_s1_burst_adapter_source0_startofpacket),                    //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (onchip_memory2_0_s1_burst_adapter_source0_endofpacket),                      //   input,    width = 1,                .endofpacket
		.cp_channel              (onchip_memory2_0_s1_burst_adapter_source0_channel),                          //   input,    width = 6,                .channel
		.rf_sink_ready           (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),                               //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),                               //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket),                       //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),                         //   input,    width = 1,                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s1_agent_rsp_fifo_out_data),                                //   input,  width = 140,                .data
		.rf_source_ready         (onchip_memory2_0_s1_agent_rf_source_ready),                                  //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s1_agent_rf_source_valid),                                  //  output,    width = 1,                .valid
		.rf_source_startofpacket (onchip_memory2_0_s1_agent_rf_source_startofpacket),                          //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s1_agent_rf_source_endofpacket),                            //  output,    width = 1,                .endofpacket
		.rf_source_data          (onchip_memory2_0_s1_agent_rf_source_data),                                   //  output,  width = 140,                .data
		.rdata_fifo_sink_ready   (onchip_memory2_0_s1_agent_rdata_fifo_out_ready),                             //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (onchip_memory2_0_s1_agent_rdata_fifo_out_valid),                             //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (onchip_memory2_0_s1_agent_rdata_fifo_out_data),                              //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),                             //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),                             //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s1_agent_rdata_fifo_src_data),                              //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                      // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                       // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                        // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (140),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) onchip_memory2_0_s1_agent_rsp_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rf_source_data),             //   input,  width = 140,        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //  output,  width = 140,       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) onchip_memory2_0_s1_agent_rdata_fifo (
		.clk               (clk_100_out_clk_clk),                                  //   input,   width = 1,       clk.clk
		.reset             (agilex_hps_h2f_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rdata_fifo_src_data),        //   input,  width = 34,        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),       //   input,   width = 1,          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),       //  output,   width = 1,          .ready
		.out_data          (onchip_memory2_0_s1_agent_rdata_fifo_out_data),        //  output,  width = 34,       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rdata_fifo_out_valid),       //  output,   width = 1,          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rdata_fifo_out_ready),       //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                // (terminated),                        
		.csr_read          (1'b0),                                                 // (terminated),                        
		.csr_write         (1'b0),                                                 // (terminated),                        
		.csr_readdata      (),                                                     // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                        
		.almost_full_data  (),                                                     // (terminated),                        
		.almost_empty_data (),                                                     // (terminated),                        
		.in_startofpacket  (1'b0),                                                 // (terminated),                        
		.in_endofpacket    (1'b0),                                                 // (terminated),                        
		.out_startofpacket (),                                                     // (terminated),                        
		.out_endofpacket   (),                                                     // (terminated),                        
		.in_empty          (1'b0),                                                 // (terminated),                        
		.out_empty         (),                                                     // (terminated),                        
		.in_error          (1'b0),                                                 // (terminated),                        
		.out_error         (),                                                     // (terminated),                        
		.in_channel        (1'b0),                                                 // (terminated),                        
		.out_channel       ()                                                      // (terminated),                        
	);

	qsys_top_altera_merlin_router_1921_o6efcza router (
		.sink_ready         (agilex_hps_h2f_axi_master_agent_write_cp_ready),                             //  output,    width = 1,      sink.ready
		.sink_valid         (agilex_hps_h2f_axi_master_agent_write_cp_valid),                             //   input,    width = 1,          .valid
		.sink_data          (agilex_hps_h2f_axi_master_agent_write_cp_data),                              //   input,  width = 247,          .data
		.sink_startofpacket (agilex_hps_h2f_axi_master_agent_write_cp_startofpacket),                     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agilex_hps_h2f_axi_master_agent_write_cp_endofpacket),                       //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                           //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                           //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                            //  output,  width = 247,          .data
		.src_channel        (router_src_channel),                                                         //  output,    width = 6,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                      //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_3eglhaq router_001 (
		.sink_ready         (agilex_hps_h2f_axi_master_agent_read_cp_ready),                              //  output,    width = 1,      sink.ready
		.sink_valid         (agilex_hps_h2f_axi_master_agent_read_cp_valid),                              //   input,    width = 1,          .valid
		.sink_data          (agilex_hps_h2f_axi_master_agent_read_cp_data),                               //   input,  width = 247,          .data
		.sink_startofpacket (agilex_hps_h2f_axi_master_agent_read_cp_startofpacket),                      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agilex_hps_h2f_axi_master_agent_read_cp_endofpacket),                        //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                        //  output,  width = 247,          .data
		.src_channel        (router_001_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_sg3ytni router_002 (
		.sink_ready         (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_ready),             //  output,    width = 1,      sink.ready
		.sink_valid         (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_valid),             //   input,    width = 1,          .valid
		.sink_data          (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_data),              //   input,  width = 139,          .data
		.sink_startofpacket (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_startofpacket),     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_agent_write_rp_endofpacket),       //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_002_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_zijof4y router_003 (
		.sink_ready         (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_ready),              //  output,    width = 1,      sink.ready
		.sink_valid         (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_valid),              //   input,    width = 1,          .valid
		.sink_data          (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_data),               //   input,  width = 139,          .data
		.sink_startofpacket (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_startofpacket),      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_agent_read_rp_endofpacket),        //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_003_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_2pjyica router_004 (
		.sink_ready         (ram_controller_1_csr_agent_rp_ready),                                        //  output,    width = 1,      sink.ready
		.sink_valid         (ram_controller_1_csr_agent_rp_valid),                                        //   input,    width = 1,          .valid
		.sink_data          (ram_controller_1_csr_agent_rp_data),                                         //   input,  width = 139,          .data
		.sink_startofpacket (ram_controller_1_csr_agent_rp_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ram_controller_1_csr_agent_rp_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_004_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_2pjyica router_005 (
		.sink_ready         (prbs_generator_1_csr_agent_rp_ready),                                        //  output,    width = 1,      sink.ready
		.sink_valid         (prbs_generator_1_csr_agent_rp_valid),                                        //   input,    width = 1,          .valid
		.sink_data          (prbs_generator_1_csr_agent_rp_data),                                         //   input,  width = 139,          .data
		.sink_startofpacket (prbs_generator_1_csr_agent_rp_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (prbs_generator_1_csr_agent_rp_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_005_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_2pjyica router_006 (
		.sink_ready         (pio_0_s1_agent_rp_ready),                                                    //  output,    width = 1,      sink.ready
		.sink_valid         (pio_0_s1_agent_rp_valid),                                                    //   input,    width = 1,          .valid
		.sink_data          (pio_0_s1_agent_rp_data),                                                     //   input,  width = 139,          .data
		.sink_startofpacket (pio_0_s1_agent_rp_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (pio_0_s1_agent_rp_endofpacket),                                              //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_006_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_2pjyica router_007 (
		.sink_ready         (onchip_memory2_0_s1_agent_rp_ready),                                         //  output,    width = 1,      sink.ready
		.sink_valid         (onchip_memory2_0_s1_agent_rp_valid),                                         //   input,    width = 1,          .valid
		.sink_data          (onchip_memory2_0_s1_agent_rp_data),                                          //   input,  width = 139,          .data
		.sink_startofpacket (onchip_memory2_0_s1_agent_rp_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s1_agent_rp_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_007_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_007_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_007_src_data),                                                        //  output,  width = 139,          .data
		.src_channel        (router_007_src_channel),                                                     //  output,    width = 6,          .channel
		.src_startofpacket  (router_007_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_traffic_limiter_191_6blplji #(
		.SYNC_RESET                (1),
		.PKT_DEST_ID_H             (221),
		.PKT_DEST_ID_L             (219),
		.PKT_SRC_ID_H              (218),
		.PKT_SRC_ID_L              (216),
		.PKT_BYTE_CNT_H            (194),
		.PKT_BYTE_CNT_L            (182),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (247),
		.ST_CHANNEL_W              (6),
		.VALID_WIDTH               (6),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) agilex_hps_h2f_axi_master_wr_limiter (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                           //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                           //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                            //   input,  width = 247,          .data
		.cmd_sink_channel       (router_src_channel),                                                         //   input,    width = 6,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                   //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                     //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_data),                          //  output,  width = 247,          .data
		.cmd_src_channel        (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                       //  output,    width = 6,          .channel
		.cmd_src_startofpacket  (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                          //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                          //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                        //   input,    width = 6,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                           //   input,  width = 247,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                  //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                    //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_ready),                         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_valid),                         //  output,    width = 1,          .valid
		.rsp_src_data           (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_data),                          //  output,  width = 247,          .data
		.rsp_src_channel        (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_channel),                       //  output,    width = 6,          .channel
		.rsp_src_startofpacket  (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (agilex_hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (agilex_hps_h2f_axi_master_wr_limiter_cmd_valid_data)                         //  output,    width = 6, cmd_valid.data
	);

	qsys_top_altera_merlin_traffic_limiter_191_6blplji #(
		.SYNC_RESET                (1),
		.PKT_DEST_ID_H             (221),
		.PKT_DEST_ID_L             (219),
		.PKT_SRC_ID_H              (218),
		.PKT_SRC_ID_L              (216),
		.PKT_BYTE_CNT_H            (194),
		.PKT_BYTE_CNT_L            (182),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (247),
		.ST_CHANNEL_W              (6),
		.VALID_WIDTH               (6),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) agilex_hps_h2f_axi_master_rd_limiter (
		.clk                    (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                  (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                                       //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                                       //   input,    width = 1,          .valid
		.cmd_sink_data          (router_001_src_data),                                                        //   input,  width = 247,          .data
		.cmd_sink_channel       (router_001_src_channel),                                                     //   input,    width = 6,          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_data),                          //  output,  width = 247,          .data
		.cmd_src_channel        (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                       //  output,    width = 6,          .channel
		.cmd_src_startofpacket  (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                                      //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                                      //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                                    //   input,    width = 6,          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                                       //   input,  width = 247,          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_ready),                         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_valid),                         //  output,    width = 1,          .valid
		.rsp_src_data           (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_data),                          //  output,  width = 247,          .data
		.rsp_src_channel        (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_channel),                       //  output,    width = 6,          .channel
		.rsp_src_startofpacket  (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (agilex_hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (agilex_hps_h2f_axi_master_rd_limiter_cmd_valid_data)                         //  output,    width = 6, cmd_valid.data
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                              //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_valid),         //   input,    width = 1,     sink0.valid
		.sink0_data            (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_data),          //   input,  width = 139,          .data
		.sink0_channel         (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_channel),       //   input,    width = 6,          .channel
		.sink0_startofpacket   (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink0_ready           (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_ready),         //  output,    width = 1,          .ready
		.source0_valid         (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_data),          //  output,  width = 139,          .data
		.source0_channel       (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_channel),       //  output,    width = 6,          .channel
		.source0_startofpacket (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (axil_interconnect_0_altera_axi4lite_slave_wr_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                              //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_valid),         //   input,    width = 1,     sink0.valid
		.sink0_data            (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_data),          //   input,  width = 139,          .data
		.sink0_channel         (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_channel),       //   input,    width = 6,          .channel
		.sink0_startofpacket   (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink0_ready           (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_ready),         //  output,    width = 1,          .ready
		.source0_valid         (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_data),          //  output,  width = 139,          .data
		.source0_channel       (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_channel),       //  output,    width = 6,          .channel
		.source0_startofpacket (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (axil_interconnect_0_altera_axi4lite_slave_rd_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) ram_controller_1_csr_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                        //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (ram_controller_1_csr_cmd_width_adapter_src_valid),                           //   input,    width = 1,     sink0.valid
		.sink0_data            (ram_controller_1_csr_cmd_width_adapter_src_data),                            //   input,  width = 139,          .data
		.sink0_channel         (ram_controller_1_csr_cmd_width_adapter_src_channel),                         //   input,    width = 6,          .channel
		.sink0_startofpacket   (ram_controller_1_csr_cmd_width_adapter_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (ram_controller_1_csr_cmd_width_adapter_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink0_ready           (ram_controller_1_csr_cmd_width_adapter_src_ready),                           //  output,    width = 1,          .ready
		.source0_valid         (ram_controller_1_csr_burst_adapter_source0_valid),                           //  output,    width = 1,   source0.valid
		.source0_data          (ram_controller_1_csr_burst_adapter_source0_data),                            //  output,  width = 139,          .data
		.source0_channel       (ram_controller_1_csr_burst_adapter_source0_channel),                         //  output,    width = 6,          .channel
		.source0_startofpacket (ram_controller_1_csr_burst_adapter_source0_startofpacket),                   //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (ram_controller_1_csr_burst_adapter_source0_endofpacket),                     //  output,    width = 1,          .endofpacket
		.source0_ready         (ram_controller_1_csr_burst_adapter_source0_ready)                            //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) prbs_generator_1_csr_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                        //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (prbs_generator_1_csr_cmd_width_adapter_src_valid),                           //   input,    width = 1,     sink0.valid
		.sink0_data            (prbs_generator_1_csr_cmd_width_adapter_src_data),                            //   input,  width = 139,          .data
		.sink0_channel         (prbs_generator_1_csr_cmd_width_adapter_src_channel),                         //   input,    width = 6,          .channel
		.sink0_startofpacket   (prbs_generator_1_csr_cmd_width_adapter_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (prbs_generator_1_csr_cmd_width_adapter_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink0_ready           (prbs_generator_1_csr_cmd_width_adapter_src_ready),                           //  output,    width = 1,          .ready
		.source0_valid         (prbs_generator_1_csr_burst_adapter_source0_valid),                           //  output,    width = 1,   source0.valid
		.source0_data          (prbs_generator_1_csr_burst_adapter_source0_data),                            //  output,  width = 139,          .data
		.source0_channel       (prbs_generator_1_csr_burst_adapter_source0_channel),                         //  output,    width = 6,          .channel
		.source0_startofpacket (prbs_generator_1_csr_burst_adapter_source0_startofpacket),                   //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (prbs_generator_1_csr_burst_adapter_source0_endofpacket),                     //  output,    width = 1,          .endofpacket
		.source0_ready         (prbs_generator_1_csr_burst_adapter_source0_ready)                            //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) pio_0_s1_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                        //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (pio_0_s1_cmd_width_adapter_src_valid),                                       //   input,    width = 1,     sink0.valid
		.sink0_data            (pio_0_s1_cmd_width_adapter_src_data),                                        //   input,  width = 139,          .data
		.sink0_channel         (pio_0_s1_cmd_width_adapter_src_channel),                                     //   input,    width = 6,          .channel
		.sink0_startofpacket   (pio_0_s1_cmd_width_adapter_src_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (pio_0_s1_cmd_width_adapter_src_endofpacket),                                 //   input,    width = 1,          .endofpacket
		.sink0_ready           (pio_0_s1_cmd_width_adapter_src_ready),                                       //  output,    width = 1,          .ready
		.source0_valid         (pio_0_s1_burst_adapter_source0_valid),                                       //  output,    width = 1,   source0.valid
		.source0_data          (pio_0_s1_burst_adapter_source0_data),                                        //  output,  width = 139,          .data
		.source0_channel       (pio_0_s1_burst_adapter_source0_channel),                                     //  output,    width = 6,          .channel
		.source0_startofpacket (pio_0_s1_burst_adapter_source0_startofpacket),                               //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (pio_0_s1_burst_adapter_source0_endofpacket),                                 //  output,    width = 1,          .endofpacket
		.source0_ready         (pio_0_s1_burst_adapter_source0_ready)                                        //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1923_spgyf7i #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (103),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (98),
		.PKT_BURST_SIZE_L          (96),
		.PKT_BURST_TYPE_H          (100),
		.PKT_BURST_TYPE_L          (99),
		.PKT_BURSTWRAP_H           (95),
		.PKT_BURSTWRAP_L           (87),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (139),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (95),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) onchip_memory2_0_s1_burst_adapter (
		.clk                   (clk_100_out_clk_clk),                                                        //   input,    width = 1,       cr0.clk
		.reset                 (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (onchip_memory2_0_s1_cmd_width_adapter_src_valid),                            //   input,    width = 1,     sink0.valid
		.sink0_data            (onchip_memory2_0_s1_cmd_width_adapter_src_data),                             //   input,  width = 139,          .data
		.sink0_channel         (onchip_memory2_0_s1_cmd_width_adapter_src_channel),                          //   input,    width = 6,          .channel
		.sink0_startofpacket   (onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink0_ready           (onchip_memory2_0_s1_cmd_width_adapter_src_ready),                            //  output,    width = 1,          .ready
		.source0_valid         (onchip_memory2_0_s1_burst_adapter_source0_valid),                            //  output,    width = 1,   source0.valid
		.source0_data          (onchip_memory2_0_s1_burst_adapter_source0_data),                             //  output,  width = 139,          .data
		.source0_channel       (onchip_memory2_0_s1_burst_adapter_source0_channel),                          //  output,    width = 6,          .channel
		.source0_startofpacket (onchip_memory2_0_s1_burst_adapter_source0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (onchip_memory2_0_s1_burst_adapter_source0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.source0_ready         (onchip_memory2_0_s1_burst_adapter_source0_ready)                             //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_demultiplexer_1921_nlb26bq cmd_demux (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,        clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_ready),                         //  output,    width = 1,       sink.ready
		.sink_channel       (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_channel),                       //   input,    width = 6,           .channel
		.sink_data          (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_data),                          //   input,  width = 247,           .data
		.sink_startofpacket (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),                 //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (agilex_hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),                   //   input,    width = 1,           .endofpacket
		.sink_valid         (agilex_hps_h2f_axi_master_wr_limiter_cmd_valid_data),                        //   input,    width = 6, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                       //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                       //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                                        //  output,  width = 247,           .data
		.src0_channel       (cmd_demux_src0_channel),                                                     //  output,    width = 6,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                               //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                                 //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                       //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                       //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                                        //  output,  width = 247,           .data
		.src1_channel       (cmd_demux_src1_channel),                                                     //  output,    width = 6,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                               //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                                 //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                                       //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                                       //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                                        //  output,  width = 247,           .data
		.src2_channel       (cmd_demux_src2_channel),                                                     //  output,    width = 6,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                               //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                                                 //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                                       //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                                       //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_src3_data),                                                        //  output,  width = 247,           .data
		.src3_channel       (cmd_demux_src3_channel),                                                     //  output,    width = 6,           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                                               //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                                                 //  output,    width = 1,           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                                       //   input,    width = 1,       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                                       //  output,    width = 1,           .valid
		.src4_data          (cmd_demux_src4_data),                                                        //  output,  width = 247,           .data
		.src4_channel       (cmd_demux_src4_channel),                                                     //  output,    width = 6,           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                                               //  output,    width = 1,           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket)                                                  //  output,    width = 1,           .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_nlb26bq cmd_demux_001 (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,        clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_ready),                         //  output,    width = 1,       sink.ready
		.sink_channel       (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_channel),                       //   input,    width = 6,           .channel
		.sink_data          (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_data),                          //   input,  width = 247,           .data
		.sink_startofpacket (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),                 //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (agilex_hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),                   //   input,    width = 1,           .endofpacket
		.sink_valid         (agilex_hps_h2f_axi_master_rd_limiter_cmd_valid_data),                        //   input,    width = 6, sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                                   //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                                   //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_001_src0_data),                                                    //  output,  width = 247,           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                                 //  output,    width = 6,           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                           //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                             //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                                   //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                                   //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_001_src1_data),                                                    //  output,  width = 247,           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                                 //  output,    width = 6,           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                           //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                             //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                                                   //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                                                   //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_001_src2_data),                                                    //  output,  width = 247,           .data
		.src2_channel       (cmd_demux_001_src2_channel),                                                 //  output,    width = 6,           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                           //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                                             //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                                                   //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                                                   //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_001_src3_data),                                                    //  output,  width = 247,           .data
		.src3_channel       (cmd_demux_001_src3_channel),                                                 //  output,    width = 6,           .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                                           //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                                             //  output,    width = 1,           .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                                                   //   input,    width = 1,       src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                                                   //  output,    width = 1,           .valid
		.src4_data          (cmd_demux_001_src4_data),                                                    //  output,  width = 247,           .data
		.src4_channel       (cmd_demux_001_src4_channel),                                                 //  output,    width = 6,           .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),                                           //  output,    width = 1,           .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket)                                              //  output,    width = 1,           .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_q4hdxmy cmd_mux (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                          //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                                          //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                                           //  output,  width = 247,          .data
		.src_channel         (cmd_mux_src_channel),                                                        //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src0_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                                                  //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_q4hdxmy cmd_mux_001 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (cmd_mux_001_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_001_src0_ready),                                                   //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_001_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_001_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_001_src0_data),                                                    //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_001_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src0_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_7ojc5va cmd_mux_002 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (cmd_mux_002_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src1_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (cmd_demux_001_src1_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_7ojc5va cmd_mux_003 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (cmd_mux_003_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src2_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (cmd_demux_001_src2_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_7ojc5va cmd_mux_004 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (cmd_mux_004_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (cmd_mux_004_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src3_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (cmd_demux_001_src3_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_7ojc5va cmd_mux_005 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (cmd_mux_005_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (cmd_mux_005_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src4_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (cmd_demux_src4_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src4_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src4_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src4_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (cmd_demux_001_src4_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (cmd_demux_001_src4_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_bu7coli rsp_demux (
		.clk                (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.sink_ready         (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_channel),       //   input,    width = 6,          .channel
		.sink_data          (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_data),          //   input,  width = 247,          .data
		.sink_startofpacket (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                             //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                             //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                              //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_src0_channel),                                                           //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                                     //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                                        //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_bu7coli rsp_demux_001 (
		.clk                (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.sink_ready         (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_channel),       //   input,    width = 6,          .channel
		.sink_data          (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_data),          //   input,  width = 247,          .data
		.sink_startofpacket (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                                         //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                                         //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                          //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                                       //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                                 //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                                                    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_t5qcupy rsp_demux_002 (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (ram_controller_1_csr_rsp_width_adapter_src_ready),                           //  output,    width = 1,      sink.ready
		.sink_channel       (ram_controller_1_csr_rsp_width_adapter_src_channel),                         //   input,    width = 6,          .channel
		.sink_data          (ram_controller_1_csr_rsp_width_adapter_src_data),                            //   input,  width = 247,          .data
		.sink_startofpacket (ram_controller_1_csr_rsp_width_adapter_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ram_controller_1_csr_rsp_width_adapter_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink_valid         (ram_controller_1_csr_rsp_width_adapter_src_valid),                           //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                                   //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                                   //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                                    //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                                 //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                                             //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                                                   //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                                                   //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_002_src1_data),                                                    //  output,  width = 247,          .data
		.src1_channel       (rsp_demux_002_src1_channel),                                                 //  output,    width = 6,          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                                              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_t5qcupy rsp_demux_003 (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (prbs_generator_1_csr_rsp_width_adapter_src_ready),                           //  output,    width = 1,      sink.ready
		.sink_channel       (prbs_generator_1_csr_rsp_width_adapter_src_channel),                         //   input,    width = 6,          .channel
		.sink_data          (prbs_generator_1_csr_rsp_width_adapter_src_data),                            //   input,  width = 247,          .data
		.sink_startofpacket (prbs_generator_1_csr_rsp_width_adapter_src_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (prbs_generator_1_csr_rsp_width_adapter_src_endofpacket),                     //   input,    width = 1,          .endofpacket
		.sink_valid         (prbs_generator_1_csr_rsp_width_adapter_src_valid),                           //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                                   //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                                   //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                                                    //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                                 //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                                             //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                                                   //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                                                   //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                                                    //  output,  width = 247,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                                                 //  output,    width = 6,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                                              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_t5qcupy rsp_demux_004 (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (pio_0_s1_rsp_width_adapter_src_ready),                                       //  output,    width = 1,      sink.ready
		.sink_channel       (pio_0_s1_rsp_width_adapter_src_channel),                                     //   input,    width = 6,          .channel
		.sink_data          (pio_0_s1_rsp_width_adapter_src_data),                                        //   input,  width = 247,          .data
		.sink_startofpacket (pio_0_s1_rsp_width_adapter_src_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (pio_0_s1_rsp_width_adapter_src_endofpacket),                                 //   input,    width = 1,          .endofpacket
		.sink_valid         (pio_0_s1_rsp_width_adapter_src_valid),                                       //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                                                   //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                                                   //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_004_src0_data),                                                    //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_004_src0_channel),                                                 //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),                                             //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                                                   //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                                                   //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_004_src1_data),                                                    //  output,  width = 247,          .data
		.src1_channel       (rsp_demux_004_src1_channel),                                                 //  output,    width = 6,          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)                                              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_t5qcupy rsp_demux_005 (
		.clk                (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset              (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (onchip_memory2_0_s1_rsp_width_adapter_src_ready),                            //  output,    width = 1,      sink.ready
		.sink_channel       (onchip_memory2_0_s1_rsp_width_adapter_src_channel),                          //   input,    width = 6,          .channel
		.sink_data          (onchip_memory2_0_s1_rsp_width_adapter_src_data),                             //   input,  width = 247,          .data
		.sink_startofpacket (onchip_memory2_0_s1_rsp_width_adapter_src_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s1_rsp_width_adapter_src_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink_valid         (onchip_memory2_0_s1_rsp_width_adapter_src_valid),                            //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                                                   //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                                                   //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_005_src0_data),                                                    //  output,  width = 247,          .data
		.src0_channel       (rsp_demux_005_src0_channel),                                                 //  output,    width = 6,          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                                             //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                                                   //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                                                   //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_005_src1_data),                                                    //  output,  width = 247,          .data
		.src1_channel       (rsp_demux_005_src1_channel),                                                 //  output,    width = 6,          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                                              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_k2fj3na rsp_mux (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                          //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                          //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                           //  output,  width = 247,          .data
		.src_channel         (rsp_mux_src_channel),                                                        //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                    //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                     //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_src0_data),                                                        //   input,  width = 247,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src0_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (rsp_demux_002_src0_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (rsp_demux_002_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src0_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_003_src0_ready),                                                   //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_003_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_003_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink2_data          (rsp_demux_003_src0_data),                                                    //   input,  width = 247,          .data
		.sink2_startofpacket (rsp_demux_003_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_003_src0_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_004_src0_ready),                                                   //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_004_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_004_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink3_data          (rsp_demux_004_src0_data),                                                    //   input,  width = 247,          .data
		.sink3_startofpacket (rsp_demux_004_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_004_src0_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink4_ready         (rsp_demux_005_src0_ready),                                                   //  output,    width = 1,     sink4.ready
		.sink4_valid         (rsp_demux_005_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink4_channel       (rsp_demux_005_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink4_data          (rsp_demux_005_src0_data),                                                    //   input,  width = 247,          .data
		.sink4_startofpacket (rsp_demux_005_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (rsp_demux_005_src0_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1921_k2fj3na rsp_mux_001 (
		.clk                 (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset               (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                                       //  output,  width = 247,          .data
		.src_channel         (rsp_mux_001_src_channel),                                                    //  output,    width = 6,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src0_ready),                                                   //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src0_valid),                                                   //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src0_channel),                                                 //   input,    width = 6,          .channel
		.sink0_data          (rsp_demux_001_src0_data),                                                    //   input,  width = 247,          .data
		.sink0_startofpacket (rsp_demux_001_src0_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src0_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src1_ready),                                                   //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src1_valid),                                                   //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src1_channel),                                                 //   input,    width = 6,          .channel
		.sink1_data          (rsp_demux_002_src1_data),                                                    //   input,  width = 247,          .data
		.sink1_startofpacket (rsp_demux_002_src1_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src1_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_003_src1_ready),                                                   //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_003_src1_valid),                                                   //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_003_src1_channel),                                                 //   input,    width = 6,          .channel
		.sink2_data          (rsp_demux_003_src1_data),                                                    //   input,  width = 247,          .data
		.sink2_startofpacket (rsp_demux_003_src1_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_003_src1_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_004_src1_ready),                                                   //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_004_src1_valid),                                                   //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_004_src1_channel),                                                 //   input,    width = 6,          .channel
		.sink3_data          (rsp_demux_004_src1_data),                                                    //   input,  width = 247,          .data
		.sink3_startofpacket (rsp_demux_004_src1_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_004_src1_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.sink4_ready         (rsp_demux_005_src1_ready),                                                   //  output,    width = 1,     sink4.ready
		.sink4_valid         (rsp_demux_005_src1_valid),                                                   //   input,    width = 1,          .valid
		.sink4_channel       (rsp_demux_005_src1_channel),                                                 //   input,    width = 6,          .channel
		.sink4_data          (rsp_demux_005_src1_data),                                                    //   input,  width = 247,          .data
		.sink4_startofpacket (rsp_demux_005_src1_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (rsp_demux_005_src1_endofpacket)                                              //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_valid             (router_002_src_valid),                                                             //   input,    width = 1,      sink.valid
		.in_channel           (router_002_src_channel),                                                           //   input,    width = 6,          .channel
		.in_startofpacket     (router_002_src_startofpacket),                                                     //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                                                       //   input,    width = 1,          .endofpacket
		.in_ready             (router_002_src_ready),                                                             //  output,    width = 1,          .ready
		.in_data              (router_002_src_data),                                                              //   input,  width = 139,          .data
		.out_endofpacket      (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_data),          //  output,  width = 247,          .data
		.out_channel          (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (axil_interconnect_0_altera_axi4lite_slave_wr_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_valid             (router_003_src_valid),                                                             //   input,    width = 1,      sink.valid
		.in_channel           (router_003_src_channel),                                                           //   input,    width = 6,          .channel
		.in_startofpacket     (router_003_src_startofpacket),                                                     //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                                                       //   input,    width = 1,          .endofpacket
		.in_ready             (router_003_src_ready),                                                             //  output,    width = 1,          .ready
		.in_data              (router_003_src_data),                                                              //   input,  width = 139,          .data
		.out_endofpacket      (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_data),          //  output,  width = 247,          .data
		.out_channel          (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (axil_interconnect_0_altera_axi4lite_slave_rd_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) ram_controller_1_csr_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_004_src_valid),                                                       //   input,    width = 1,      sink.valid
		.in_channel           (router_004_src_channel),                                                     //   input,    width = 6,          .channel
		.in_startofpacket     (router_004_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_004_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.in_ready             (router_004_src_ready),                                                       //  output,    width = 1,          .ready
		.in_data              (router_004_src_data),                                                        //   input,  width = 139,          .data
		.out_endofpacket      (ram_controller_1_csr_rsp_width_adapter_src_endofpacket),                     //  output,    width = 1,       src.endofpacket
		.out_data             (ram_controller_1_csr_rsp_width_adapter_src_data),                            //  output,  width = 247,          .data
		.out_channel          (ram_controller_1_csr_rsp_width_adapter_src_channel),                         //  output,    width = 6,          .channel
		.out_valid            (ram_controller_1_csr_rsp_width_adapter_src_valid),                           //  output,    width = 1,          .valid
		.out_ready            (ram_controller_1_csr_rsp_width_adapter_src_ready),                           //   input,    width = 1,          .ready
		.out_startofpacket    (ram_controller_1_csr_rsp_width_adapter_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) prbs_generator_1_csr_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_005_src_valid),                                                       //   input,    width = 1,      sink.valid
		.in_channel           (router_005_src_channel),                                                     //   input,    width = 6,          .channel
		.in_startofpacket     (router_005_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_005_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.in_ready             (router_005_src_ready),                                                       //  output,    width = 1,          .ready
		.in_data              (router_005_src_data),                                                        //   input,  width = 139,          .data
		.out_endofpacket      (prbs_generator_1_csr_rsp_width_adapter_src_endofpacket),                     //  output,    width = 1,       src.endofpacket
		.out_data             (prbs_generator_1_csr_rsp_width_adapter_src_data),                            //  output,  width = 247,          .data
		.out_channel          (prbs_generator_1_csr_rsp_width_adapter_src_channel),                         //  output,    width = 6,          .channel
		.out_valid            (prbs_generator_1_csr_rsp_width_adapter_src_valid),                           //  output,    width = 1,          .valid
		.out_ready            (prbs_generator_1_csr_rsp_width_adapter_src_ready),                           //   input,    width = 1,          .ready
		.out_startofpacket    (prbs_generator_1_csr_rsp_width_adapter_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) pio_0_s1_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_006_src_valid),                                                       //   input,    width = 1,      sink.valid
		.in_channel           (router_006_src_channel),                                                     //   input,    width = 6,          .channel
		.in_startofpacket     (router_006_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_006_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.in_ready             (router_006_src_ready),                                                       //  output,    width = 1,          .ready
		.in_data              (router_006_src_data),                                                        //   input,  width = 139,          .data
		.out_endofpacket      (pio_0_s1_rsp_width_adapter_src_endofpacket),                                 //  output,    width = 1,       src.endofpacket
		.out_data             (pio_0_s1_rsp_width_adapter_src_data),                                        //  output,  width = 247,          .data
		.out_channel          (pio_0_s1_rsp_width_adapter_src_channel),                                     //  output,    width = 6,          .channel
		.out_valid            (pio_0_s1_rsp_width_adapter_src_valid),                                       //  output,    width = 1,          .valid
		.out_ready            (pio_0_s1_rsp_width_adapter_src_ready),                                       //   input,    width = 1,          .ready
		.out_startofpacket    (pio_0_s1_rsp_width_adapter_src_startofpacket),                               //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_7pcedoy #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (95),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (98),
		.IN_PKT_BURST_SIZE_L           (96),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (100),
		.IN_PKT_BURST_TYPE_L           (99),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (139),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (206),
		.OUT_PKT_BURST_SIZE_L          (204),
		.OUT_PKT_RESPONSE_STATUS_H     (234),
		.OUT_PKT_RESPONSE_STATUS_L     (233),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (208),
		.OUT_PKT_BURST_TYPE_L          (207),
		.OUT_PKT_ORI_BURST_SIZE_L      (235),
		.OUT_PKT_ORI_BURST_SIZE_H      (237),
		.OUT_ST_DATA_W                 (247),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) onchip_memory2_0_s1_rsp_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_007_src_valid),                                                       //   input,    width = 1,      sink.valid
		.in_channel           (router_007_src_channel),                                                     //   input,    width = 6,          .channel
		.in_startofpacket     (router_007_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_007_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.in_ready             (router_007_src_ready),                                                       //  output,    width = 1,          .ready
		.in_data              (router_007_src_data),                                                        //   input,  width = 139,          .data
		.out_endofpacket      (onchip_memory2_0_s1_rsp_width_adapter_src_endofpacket),                      //  output,    width = 1,       src.endofpacket
		.out_data             (onchip_memory2_0_s1_rsp_width_adapter_src_data),                             //  output,  width = 247,          .data
		.out_channel          (onchip_memory2_0_s1_rsp_width_adapter_src_channel),                          //  output,    width = 6,          .channel
		.out_valid            (onchip_memory2_0_s1_rsp_width_adapter_src_valid),                            //  output,    width = 1,          .valid
		.out_ready            (onchip_memory2_0_s1_rsp_width_adapter_src_ready),                            //   input,    width = 1,          .ready
		.out_startofpacket    (onchip_memory2_0_s1_rsp_width_adapter_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                                                //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_src_channel),                                                              //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                                          //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                                                //  output,    width = 1,          .ready
		.in_data              (cmd_mux_src_data),                                                                 //   input,  width = 247,          .data
		.out_endofpacket      (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_data),          //  output,  width = 139,          .data
		.out_channel          (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (axil_interconnect_0_altera_axi4lite_slave_wr_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                                                            //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                                                          //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                                                            //  output,    width = 1,          .ready
		.in_data              (cmd_mux_001_src_data),                                                             //   input,  width = 247,          .data
		.out_endofpacket      (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_data),          //  output,  width = 139,          .data
		.out_channel          (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_channel),       //  output,    width = 6,          .channel
		.out_valid            (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (axil_interconnect_0_altera_axi4lite_slave_rd_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) ram_controller_1_csr_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_002_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_002_src_channel),                                                    //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_002_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_002_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_002_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (cmd_mux_002_src_data),                                                       //   input,  width = 247,          .data
		.out_endofpacket      (ram_controller_1_csr_cmd_width_adapter_src_endofpacket),                     //  output,    width = 1,       src.endofpacket
		.out_data             (ram_controller_1_csr_cmd_width_adapter_src_data),                            //  output,  width = 139,          .data
		.out_channel          (ram_controller_1_csr_cmd_width_adapter_src_channel),                         //  output,    width = 6,          .channel
		.out_valid            (ram_controller_1_csr_cmd_width_adapter_src_valid),                           //  output,    width = 1,          .valid
		.out_ready            (ram_controller_1_csr_cmd_width_adapter_src_ready),                           //   input,    width = 1,          .ready
		.out_startofpacket    (ram_controller_1_csr_cmd_width_adapter_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) prbs_generator_1_csr_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                                                    //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (cmd_mux_003_src_data),                                                       //   input,  width = 247,          .data
		.out_endofpacket      (prbs_generator_1_csr_cmd_width_adapter_src_endofpacket),                     //  output,    width = 1,       src.endofpacket
		.out_data             (prbs_generator_1_csr_cmd_width_adapter_src_data),                            //  output,  width = 139,          .data
		.out_channel          (prbs_generator_1_csr_cmd_width_adapter_src_channel),                         //  output,    width = 6,          .channel
		.out_valid            (prbs_generator_1_csr_cmd_width_adapter_src_valid),                           //  output,    width = 1,          .valid
		.out_ready            (prbs_generator_1_csr_cmd_width_adapter_src_ready),                           //   input,    width = 1,          .ready
		.out_startofpacket    (prbs_generator_1_csr_cmd_width_adapter_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) pio_0_s1_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_004_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_004_src_channel),                                                    //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_004_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_004_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_004_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (cmd_mux_004_src_data),                                                       //   input,  width = 247,          .data
		.out_endofpacket      (pio_0_s1_cmd_width_adapter_src_endofpacket),                                 //  output,    width = 1,       src.endofpacket
		.out_data             (pio_0_s1_cmd_width_adapter_src_data),                                        //  output,  width = 139,          .data
		.out_channel          (pio_0_s1_cmd_width_adapter_src_channel),                                     //  output,    width = 6,          .channel
		.out_valid            (pio_0_s1_cmd_width_adapter_src_valid),                                       //  output,    width = 1,          .valid
		.out_ready            (pio_0_s1_cmd_width_adapter_src_ready),                                       //   input,    width = 1,          .ready
		.out_startofpacket    (pio_0_s1_cmd_width_adapter_src_startofpacket),                               //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1920_4w4l4ra #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (203),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (206),
		.IN_PKT_BURST_SIZE_L           (204),
		.IN_PKT_RESPONSE_STATUS_H      (234),
		.IN_PKT_RESPONSE_STATUS_L      (233),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (208),
		.IN_PKT_BURST_TYPE_L           (207),
		.IN_PKT_ORI_BURST_SIZE_L       (235),
		.IN_PKT_ORI_BURST_SIZE_H       (237),
		.IN_ST_DATA_W                  (247),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (98),
		.OUT_PKT_BURST_SIZE_L          (96),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (100),
		.OUT_PKT_BURST_TYPE_L          (99),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (139),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.SYNC_RESET                    (1)
	) onchip_memory2_0_s1_cmd_width_adapter (
		.clk                  (clk_100_out_clk_clk),                                                        //   input,    width = 1,       clk.clk
		.reset                (agilex_hps_h2f_axi_master_translator_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_005_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_005_src_channel),                                                    //   input,    width = 6,          .channel
		.in_startofpacket     (cmd_mux_005_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_005_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_005_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (cmd_mux_005_src_data),                                                       //   input,  width = 247,          .data
		.out_endofpacket      (onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket),                      //  output,    width = 1,       src.endofpacket
		.out_data             (onchip_memory2_0_s1_cmd_width_adapter_src_data),                             //  output,  width = 139,          .data
		.out_channel          (onchip_memory2_0_s1_cmd_width_adapter_src_channel),                          //  output,    width = 6,          .channel
		.out_valid            (onchip_memory2_0_s1_cmd_width_adapter_src_valid),                            //  output,    width = 1,          .valid
		.out_ready            (onchip_memory2_0_s1_cmd_width_adapter_src_ready),                            //   input,    width = 1,          .ready
		.out_startofpacket    (onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                      // (terminated),                         
	);

endmodule
