// Seed: 821898064
module module_0 (
    output wor  id_0,
    output tri0 id_1
);
  tri1 id_3;
  reg id_4 = 1, id_5;
  task id_6;
    reg id_7 = id_3.id_6 - 1;
    disable id_8;
  endtask
  wire id_9;
  wire id_10;
  tri1 id_11 = 1;
  always @(posedge 1) id_5 <= id_7;
  wire id_12, id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2
    , id_6,
    output tri1 id_3,
    output uwire id_4
);
  tri id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.type_0 = 0;
  assign id_4 = id_1;
endmodule
