Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:11:44 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                9.013
Frequency (MHz):            110.951
Required Period (ns):       8.333
Required Frequency (MHz):   120.005
External Setup (ns):        N/A
Max Clock-To-Out (ns):      13.422

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.IR_out_0[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  Delay (ns):              8.698
  Slack (ns):             -0.680
  Arrival (ns):           13.201
  Required (ns):          12.521
  Setup (ns):              0.298
  Minimum Period (ns):     9.013

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.mul_div_done:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  Delay (ns):              8.595
  Slack (ns):             -0.620
  Arrival (ns):           13.141
  Required (ns):          12.521
  Setup (ns):              0.298
  Minimum Period (ns):     8.953

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_75:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  Delay (ns):              8.482
  Slack (ns):             -0.489
  Arrival (ns):           13.010
  Required (ns):          12.521
  Setup (ns):              0.298
  Minimum Period (ns):     8.822

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  Delay (ns):              8.476
  Slack (ns):             -0.470
  Arrival (ns):           12.991
  Required (ns):          12.521
  Setup (ns):              0.298
  Minimum Period (ns):     8.803

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.reg_ctl_AUIPC:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  Delay (ns):              8.461
  Slack (ns):             -0.457
  Arrival (ns):           12.978
  Required (ns):          12.521
  Setup (ns):              0.298
  Minimum Period (ns):     8.790


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.IR_out_0[2]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
  data required time                                 12.521
  data arrival time                          -       13.201
  slack                                              -0.680
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.579                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.372          cell: ADLIB:RGB
  3.951                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29:YR (r)
               +     0.552          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29_rgbr_net_1
  4.503                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.IR_out_0[2]:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.630                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.IR_out_0[2]:Q (f)
               +     1.292          net: Rattlesnake_0/exe_width_load_store[1]
  5.922                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_a2_10_0[0]:A (f)
               +     0.173          cell: ADLIB:CFG2
  6.095                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_a2_10_0[0]:Y (r)
               +     0.886          net: Rattlesnake_0/data_out_0_iv_0_a2_10_0[0]
  6.981                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_a2_10_0_RNIEE551[0]:C (r)
               +     0.088          cell: ADLIB:CFG4
  7.069                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_a2_10_0_RNIEE551[0]:Y (r)
               +     1.619          net: Rattlesnake_0/N_1628
  8.688                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_6[18]:C (r)
               +     0.237          cell: ADLIB:CFG4
  8.925                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_6[18]:Y (r)
               +     1.083          net: Rattlesnake_0/data_out_0_iv_0_6[18]
  10.008                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_8[18]:B (r)
               +     0.186          cell: ADLIB:CFG3
  10.194                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.data_out_0_iv_0_8[18]:Y (r)
               +     0.107          net: Rattlesnake_0/data_out_0_iv_0_8[18]
  10.301                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.ctl_reg_data_to_write_53:A (r)
               +     0.088          cell: ADLIB:CFG3
  10.389                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.ctl_reg_data_to_write_53:Y (r)
               +     0.765          net: Rattlesnake_0/ctl_reg_data_to_write_53_Z
  11.154                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.ctl_reg_data_to_write[18]:B (r)
               +     0.088          cell: ADLIB:CFG4
  11.242                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.ctl_reg_data_to_write[18]:Y (r)
               +     0.108          net: Rattlesnake_0/data_access_reg_data_to_write[18]
  11.350                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data[18]:A (r)
               +     0.088          cell: ADLIB:CFG2
  11.438                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data[18]:Y (r)
               +     1.763          net: Rattlesnake_0/reg_file_write_data[18]
  13.201                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D (r)
                                    
  13.201                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.899                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  12.271                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YL (r)
               +     0.548          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbl_net_1
  12.819                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  12.521                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[18]:D
                                    
  12.521                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              8.886
  Arrival (ns):           13.422
  Clock to Out (ns):      13.422

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.897
  Arrival (ns):           12.433
  Clock to Out (ns):      12.433

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              4.816
  Arrival (ns):            9.372
  Clock to Out (ns):       9.372


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       13.422
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.566                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  3.938                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.598          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  4.536                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.638                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     3.936          net: LED_RED_c
  8.574                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.168          cell: ADLIB:CFG1
  8.742                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.097          net: LED_GREEN_c
  9.839                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  10.227                       LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  10.594                       LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  13.422                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  13.422                       LED_GREEN (f)
                                    
  13.422                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_125:ALn
  Delay (ns):              5.083
  Slack (ns):              2.837
  Arrival (ns):            9.591
  Required (ns):          12.428
  Recovery (ns):           0.415
  Minimum Period (ns):     5.496
  Skew (ns):              -0.002

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_127:ALn
  Delay (ns):              5.083
  Slack (ns):              2.837
  Arrival (ns):            9.591
  Required (ns):          12.428
  Recovery (ns):           0.415
  Minimum Period (ns):     5.496
  Skew (ns):              -0.002

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_127:ALn
  Delay (ns):              5.083
  Slack (ns):              2.837
  Arrival (ns):            9.591
  Required (ns):          12.428
  Recovery (ns):           0.415
  Minimum Period (ns):     5.496
  Skew (ns):              -0.002

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_128[4]:ALn
  Delay (ns):              5.083
  Slack (ns):              2.837
  Arrival (ns):            9.591
  Required (ns):          12.428
  Recovery (ns):           0.415
  Minimum Period (ns):     5.496
  Skew (ns):              -0.002

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[31]:ALn
  Delay (ns):              5.083
  Slack (ns):              2.837
  Arrival (ns):            9.591
  Required (ns):          12.428
  Recovery (ns):           0.415
  Minimum Period (ns):     5.496
  Skew (ns):              -0.002


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_125:ALn
  data required time                                 12.428
  data arrival time                          -        9.591
  slack                                               2.837
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.566                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  3.938                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.570          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  4.508                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.635                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.727          net: Rattlesnake_0/cpu_reset
  5.362                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  5.479                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     2.231          net: Rattlesnake_0/N_6035
  7.710                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  8.150                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.439          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  8.589                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB21:An (f)
               +     0.372          cell: ADLIB:RGB
  8.961                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB21:YR (r)
               +     0.630          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB21_rgbr_net_1
  9.591                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_125:ALn (r)
                                    
  9.591                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.899                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  12.271                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.572          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  12.843                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_125:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  12.428                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_125:ALn
                                    
  12.428                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

