{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 17:03:06 2018 " "Info: Processing started: Tue Dec 18 17:03:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 8 4 " "Info: Found 8 design units, including 4 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Structure " "Info: Found design unit 1: part4-Structure" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-Structure " "Info: Found design unit 2: fulladder-Structure" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bcd_decimal-Structure " "Info: Found design unit 3: bcd_decimal-Structure" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 116 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bcd7seg-Structure " "Info: Found design unit 4: bcd7seg-Structure" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 144 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Info: Found entity 2: fulladder" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bcd_decimal " "Info: Found entity 3: bcd_decimal" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd7seg " "Info: Found entity 4: bcd7seg" {  } { { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 138 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:bit0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"fulladder:bit0\"" {  } { { "part4.vhd" "bit0" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:H_6 " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:H_6\"" {  } { { "part4.vhd" "H_6" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decimal bcd_decimal:BCD_S " "Info: Elaborating entity \"bcd_decimal\" for hierarchy \"bcd_decimal:BCD_S\"" {  } { { "part4.vhd" "BCD_S" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 17:03:07 2018 " "Info: Processing ended: Tue Dec 18 17:03:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
