Classic Timing Analyzer report for Report1
Sun Apr 05 16:12:47 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.295 ns   ; Cin  ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 15.295 ns       ; Cin  ; Cout ;
; N/A   ; None              ; 15.281 ns       ; Cin  ; S[3] ;
; N/A   ; None              ; 14.417 ns       ; Cin  ; S[2] ;
; N/A   ; None              ; 13.751 ns       ; B[0] ; Cout ;
; N/A   ; None              ; 13.737 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 13.479 ns       ; B[1] ; Cout ;
; N/A   ; None              ; 13.465 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 13.433 ns       ; A[0] ; Cout ;
; N/A   ; None              ; 13.419 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 13.267 ns       ; Cin  ; S[1] ;
; N/A   ; None              ; 13.207 ns       ; A[1] ; Cout ;
; N/A   ; None              ; 13.193 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 12.873 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 12.601 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 12.555 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 12.519 ns       ; B[3] ; Cout ;
; N/A   ; None              ; 12.504 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 12.400 ns       ; Cin  ; S[0] ;
; N/A   ; None              ; 12.329 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 12.233 ns       ; A[2] ; Cout ;
; N/A   ; None              ; 12.219 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 11.723 ns       ; B[0] ; S[1] ;
; N/A   ; None              ; 11.686 ns       ; B[2] ; Cout ;
; N/A   ; None              ; 11.672 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 11.448 ns       ; B[1] ; S[1] ;
; N/A   ; None              ; 11.405 ns       ; A[0] ; S[1] ;
; N/A   ; None              ; 11.357 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 11.178 ns       ; A[1] ; S[1] ;
; N/A   ; None              ; 11.129 ns       ; A[3] ; Cout ;
; N/A   ; None              ; 11.114 ns       ; A[3] ; S[3] ;
; N/A   ; None              ; 10.853 ns       ; B[0] ; S[0] ;
; N/A   ; None              ; 10.807 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 10.533 ns       ; A[0] ; S[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Apr 05 16:12:45 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 15.295 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_218; Fanout = 2; PIN Node = 'Cin'
    Info: 2: + IC(7.458 ns) + CELL(0.114 ns) = 9.047 ns; Loc. = LC_X5_Y1_N6; Fanout = 2; COMB Node = 'inst4~78'
    Info: 3: + IC(0.430 ns) + CELL(0.114 ns) = 9.591 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; COMB Node = 'inst9~142'
    Info: 4: + IC(0.414 ns) + CELL(0.442 ns) = 10.447 ns; Loc. = LC_X5_Y1_N5; Fanout = 2; COMB Node = 'inst14~196'
    Info: 5: + IC(0.413 ns) + CELL(0.442 ns) = 11.302 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; COMB Node = 'inst19~76'
    Info: 6: + IC(1.885 ns) + CELL(2.108 ns) = 15.295 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 4.695 ns ( 30.70 % )
    Info: Total interconnect delay = 10.600 ns ( 69.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 126 megabytes
    Info: Processing ended: Sun Apr 05 16:12:47 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


