// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher(
  input         clock,
  input         reset,
  input         in_0_valid,
  input         in_0_bits_valid,
  input         in_0_bits_skip,
  input         in_0_bits_isRVC,
  input         in_0_bits_rfwen,
  input         in_0_bits_fpwen,
  input         in_0_bits_vecwen,
  input         in_0_bits_v0wen,
  input  [8:0]  in_0_bits_wpdest,
  input  [7:0]  in_0_bits_wdest,
  input  [8:0]  in_0_bits_otherwpdest_0,
  input  [8:0]  in_0_bits_otherwpdest_1,
  input  [8:0]  in_0_bits_otherwpdest_2,
  input  [8:0]  in_0_bits_otherwpdest_3,
  input  [8:0]  in_0_bits_otherwpdest_4,
  input  [8:0]  in_0_bits_otherwpdest_5,
  input  [8:0]  in_0_bits_otherwpdest_6,
  input  [8:0]  in_0_bits_otherwpdest_7,
  input  [8:0]  in_0_bits_otherwpdest_8,
  input  [8:0]  in_0_bits_otherwpdest_9,
  input  [8:0]  in_0_bits_otherwpdest_10,
  input  [8:0]  in_0_bits_otherwpdest_11,
  input  [8:0]  in_0_bits_otherwpdest_12,
  input  [8:0]  in_0_bits_otherwpdest_13,
  input  [8:0]  in_0_bits_otherwpdest_14,
  input  [8:0]  in_0_bits_otherwpdest_15,
  input  [63:0] in_0_bits_pc,
  input  [31:0] in_0_bits_instr,
  input  [9:0]  in_0_bits_robIdx,
  input  [6:0]  in_0_bits_lqIdx,
  input  [6:0]  in_0_bits_sqIdx,
  input         in_0_bits_isLoad,
  input         in_0_bits_isStore,
  input  [7:0]  in_0_bits_nFused,
  input  [7:0]  in_0_bits_special,
  input  [7:0]  in_0_bits_coreid,
  input  [7:0]  in_0_bits_index,
  input         in_1_valid,
  input         in_1_bits_valid,
  input         in_1_bits_skip,
  input         in_1_bits_isRVC,
  input         in_1_bits_rfwen,
  input         in_1_bits_fpwen,
  input         in_1_bits_vecwen,
  input         in_1_bits_v0wen,
  input  [8:0]  in_1_bits_wpdest,
  input  [7:0]  in_1_bits_wdest,
  input  [8:0]  in_1_bits_otherwpdest_0,
  input  [8:0]  in_1_bits_otherwpdest_1,
  input  [8:0]  in_1_bits_otherwpdest_2,
  input  [8:0]  in_1_bits_otherwpdest_3,
  input  [8:0]  in_1_bits_otherwpdest_4,
  input  [8:0]  in_1_bits_otherwpdest_5,
  input  [8:0]  in_1_bits_otherwpdest_6,
  input  [8:0]  in_1_bits_otherwpdest_7,
  input  [8:0]  in_1_bits_otherwpdest_8,
  input  [8:0]  in_1_bits_otherwpdest_9,
  input  [8:0]  in_1_bits_otherwpdest_10,
  input  [8:0]  in_1_bits_otherwpdest_11,
  input  [8:0]  in_1_bits_otherwpdest_12,
  input  [8:0]  in_1_bits_otherwpdest_13,
  input  [8:0]  in_1_bits_otherwpdest_14,
  input  [8:0]  in_1_bits_otherwpdest_15,
  input  [63:0] in_1_bits_pc,
  input  [31:0] in_1_bits_instr,
  input  [9:0]  in_1_bits_robIdx,
  input  [6:0]  in_1_bits_lqIdx,
  input  [6:0]  in_1_bits_sqIdx,
  input         in_1_bits_isLoad,
  input         in_1_bits_isStore,
  input  [7:0]  in_1_bits_nFused,
  input  [7:0]  in_1_bits_special,
  input  [7:0]  in_1_bits_coreid,
  input  [7:0]  in_1_bits_index,
  input         in_2_valid,
  input         in_2_bits_valid,
  input         in_2_bits_skip,
  input         in_2_bits_isRVC,
  input         in_2_bits_rfwen,
  input         in_2_bits_fpwen,
  input         in_2_bits_vecwen,
  input         in_2_bits_v0wen,
  input  [8:0]  in_2_bits_wpdest,
  input  [7:0]  in_2_bits_wdest,
  input  [8:0]  in_2_bits_otherwpdest_0,
  input  [8:0]  in_2_bits_otherwpdest_1,
  input  [8:0]  in_2_bits_otherwpdest_2,
  input  [8:0]  in_2_bits_otherwpdest_3,
  input  [8:0]  in_2_bits_otherwpdest_4,
  input  [8:0]  in_2_bits_otherwpdest_5,
  input  [8:0]  in_2_bits_otherwpdest_6,
  input  [8:0]  in_2_bits_otherwpdest_7,
  input  [8:0]  in_2_bits_otherwpdest_8,
  input  [8:0]  in_2_bits_otherwpdest_9,
  input  [8:0]  in_2_bits_otherwpdest_10,
  input  [8:0]  in_2_bits_otherwpdest_11,
  input  [8:0]  in_2_bits_otherwpdest_12,
  input  [8:0]  in_2_bits_otherwpdest_13,
  input  [8:0]  in_2_bits_otherwpdest_14,
  input  [8:0]  in_2_bits_otherwpdest_15,
  input  [63:0] in_2_bits_pc,
  input  [31:0] in_2_bits_instr,
  input  [9:0]  in_2_bits_robIdx,
  input  [6:0]  in_2_bits_lqIdx,
  input  [6:0]  in_2_bits_sqIdx,
  input         in_2_bits_isLoad,
  input         in_2_bits_isStore,
  input  [7:0]  in_2_bits_nFused,
  input  [7:0]  in_2_bits_special,
  input  [7:0]  in_2_bits_coreid,
  input  [7:0]  in_2_bits_index,
  input         in_3_valid,
  input         in_3_bits_valid,
  input         in_3_bits_skip,
  input         in_3_bits_isRVC,
  input         in_3_bits_rfwen,
  input         in_3_bits_fpwen,
  input         in_3_bits_vecwen,
  input         in_3_bits_v0wen,
  input  [8:0]  in_3_bits_wpdest,
  input  [7:0]  in_3_bits_wdest,
  input  [8:0]  in_3_bits_otherwpdest_0,
  input  [8:0]  in_3_bits_otherwpdest_1,
  input  [8:0]  in_3_bits_otherwpdest_2,
  input  [8:0]  in_3_bits_otherwpdest_3,
  input  [8:0]  in_3_bits_otherwpdest_4,
  input  [8:0]  in_3_bits_otherwpdest_5,
  input  [8:0]  in_3_bits_otherwpdest_6,
  input  [8:0]  in_3_bits_otherwpdest_7,
  input  [8:0]  in_3_bits_otherwpdest_8,
  input  [8:0]  in_3_bits_otherwpdest_9,
  input  [8:0]  in_3_bits_otherwpdest_10,
  input  [8:0]  in_3_bits_otherwpdest_11,
  input  [8:0]  in_3_bits_otherwpdest_12,
  input  [8:0]  in_3_bits_otherwpdest_13,
  input  [8:0]  in_3_bits_otherwpdest_14,
  input  [8:0]  in_3_bits_otherwpdest_15,
  input  [63:0] in_3_bits_pc,
  input  [31:0] in_3_bits_instr,
  input  [9:0]  in_3_bits_robIdx,
  input  [6:0]  in_3_bits_lqIdx,
  input  [6:0]  in_3_bits_sqIdx,
  input         in_3_bits_isLoad,
  input         in_3_bits_isStore,
  input  [7:0]  in_3_bits_nFused,
  input  [7:0]  in_3_bits_special,
  input  [7:0]  in_3_bits_coreid,
  input  [7:0]  in_3_bits_index,
  input         in_4_valid,
  input         in_4_bits_valid,
  input         in_4_bits_skip,
  input         in_4_bits_isRVC,
  input         in_4_bits_rfwen,
  input         in_4_bits_fpwen,
  input         in_4_bits_vecwen,
  input         in_4_bits_v0wen,
  input  [8:0]  in_4_bits_wpdest,
  input  [7:0]  in_4_bits_wdest,
  input  [8:0]  in_4_bits_otherwpdest_0,
  input  [8:0]  in_4_bits_otherwpdest_1,
  input  [8:0]  in_4_bits_otherwpdest_2,
  input  [8:0]  in_4_bits_otherwpdest_3,
  input  [8:0]  in_4_bits_otherwpdest_4,
  input  [8:0]  in_4_bits_otherwpdest_5,
  input  [8:0]  in_4_bits_otherwpdest_6,
  input  [8:0]  in_4_bits_otherwpdest_7,
  input  [8:0]  in_4_bits_otherwpdest_8,
  input  [8:0]  in_4_bits_otherwpdest_9,
  input  [8:0]  in_4_bits_otherwpdest_10,
  input  [8:0]  in_4_bits_otherwpdest_11,
  input  [8:0]  in_4_bits_otherwpdest_12,
  input  [8:0]  in_4_bits_otherwpdest_13,
  input  [8:0]  in_4_bits_otherwpdest_14,
  input  [8:0]  in_4_bits_otherwpdest_15,
  input  [63:0] in_4_bits_pc,
  input  [31:0] in_4_bits_instr,
  input  [9:0]  in_4_bits_robIdx,
  input  [6:0]  in_4_bits_lqIdx,
  input  [6:0]  in_4_bits_sqIdx,
  input         in_4_bits_isLoad,
  input         in_4_bits_isStore,
  input  [7:0]  in_4_bits_nFused,
  input  [7:0]  in_4_bits_special,
  input  [7:0]  in_4_bits_coreid,
  input  [7:0]  in_4_bits_index,
  input         in_5_valid,
  input         in_5_bits_valid,
  input         in_5_bits_skip,
  input         in_5_bits_isRVC,
  input         in_5_bits_rfwen,
  input         in_5_bits_fpwen,
  input         in_5_bits_vecwen,
  input         in_5_bits_v0wen,
  input  [8:0]  in_5_bits_wpdest,
  input  [7:0]  in_5_bits_wdest,
  input  [8:0]  in_5_bits_otherwpdest_0,
  input  [8:0]  in_5_bits_otherwpdest_1,
  input  [8:0]  in_5_bits_otherwpdest_2,
  input  [8:0]  in_5_bits_otherwpdest_3,
  input  [8:0]  in_5_bits_otherwpdest_4,
  input  [8:0]  in_5_bits_otherwpdest_5,
  input  [8:0]  in_5_bits_otherwpdest_6,
  input  [8:0]  in_5_bits_otherwpdest_7,
  input  [8:0]  in_5_bits_otherwpdest_8,
  input  [8:0]  in_5_bits_otherwpdest_9,
  input  [8:0]  in_5_bits_otherwpdest_10,
  input  [8:0]  in_5_bits_otherwpdest_11,
  input  [8:0]  in_5_bits_otherwpdest_12,
  input  [8:0]  in_5_bits_otherwpdest_13,
  input  [8:0]  in_5_bits_otherwpdest_14,
  input  [8:0]  in_5_bits_otherwpdest_15,
  input  [63:0] in_5_bits_pc,
  input  [31:0] in_5_bits_instr,
  input  [9:0]  in_5_bits_robIdx,
  input  [6:0]  in_5_bits_lqIdx,
  input  [6:0]  in_5_bits_sqIdx,
  input         in_5_bits_isLoad,
  input         in_5_bits_isStore,
  input  [7:0]  in_5_bits_nFused,
  input  [7:0]  in_5_bits_special,
  input  [7:0]  in_5_bits_coreid,
  input  [7:0]  in_5_bits_index,
  input         in_6_valid,
  input         in_6_bits_valid,
  input         in_6_bits_skip,
  input         in_6_bits_isRVC,
  input         in_6_bits_rfwen,
  input         in_6_bits_fpwen,
  input         in_6_bits_vecwen,
  input         in_6_bits_v0wen,
  input  [8:0]  in_6_bits_wpdest,
  input  [7:0]  in_6_bits_wdest,
  input  [8:0]  in_6_bits_otherwpdest_0,
  input  [8:0]  in_6_bits_otherwpdest_1,
  input  [8:0]  in_6_bits_otherwpdest_2,
  input  [8:0]  in_6_bits_otherwpdest_3,
  input  [8:0]  in_6_bits_otherwpdest_4,
  input  [8:0]  in_6_bits_otherwpdest_5,
  input  [8:0]  in_6_bits_otherwpdest_6,
  input  [8:0]  in_6_bits_otherwpdest_7,
  input  [8:0]  in_6_bits_otherwpdest_8,
  input  [8:0]  in_6_bits_otherwpdest_9,
  input  [8:0]  in_6_bits_otherwpdest_10,
  input  [8:0]  in_6_bits_otherwpdest_11,
  input  [8:0]  in_6_bits_otherwpdest_12,
  input  [8:0]  in_6_bits_otherwpdest_13,
  input  [8:0]  in_6_bits_otherwpdest_14,
  input  [8:0]  in_6_bits_otherwpdest_15,
  input  [63:0] in_6_bits_pc,
  input  [31:0] in_6_bits_instr,
  input  [9:0]  in_6_bits_robIdx,
  input  [6:0]  in_6_bits_lqIdx,
  input  [6:0]  in_6_bits_sqIdx,
  input         in_6_bits_isLoad,
  input         in_6_bits_isStore,
  input  [7:0]  in_6_bits_nFused,
  input  [7:0]  in_6_bits_special,
  input  [7:0]  in_6_bits_coreid,
  input  [7:0]  in_6_bits_index,
  input         in_7_valid,
  input         in_7_bits_valid,
  input         in_7_bits_skip,
  input         in_7_bits_isRVC,
  input         in_7_bits_rfwen,
  input         in_7_bits_fpwen,
  input         in_7_bits_vecwen,
  input         in_7_bits_v0wen,
  input  [8:0]  in_7_bits_wpdest,
  input  [7:0]  in_7_bits_wdest,
  input  [8:0]  in_7_bits_otherwpdest_0,
  input  [8:0]  in_7_bits_otherwpdest_1,
  input  [8:0]  in_7_bits_otherwpdest_2,
  input  [8:0]  in_7_bits_otherwpdest_3,
  input  [8:0]  in_7_bits_otherwpdest_4,
  input  [8:0]  in_7_bits_otherwpdest_5,
  input  [8:0]  in_7_bits_otherwpdest_6,
  input  [8:0]  in_7_bits_otherwpdest_7,
  input  [8:0]  in_7_bits_otherwpdest_8,
  input  [8:0]  in_7_bits_otherwpdest_9,
  input  [8:0]  in_7_bits_otherwpdest_10,
  input  [8:0]  in_7_bits_otherwpdest_11,
  input  [8:0]  in_7_bits_otherwpdest_12,
  input  [8:0]  in_7_bits_otherwpdest_13,
  input  [8:0]  in_7_bits_otherwpdest_14,
  input  [8:0]  in_7_bits_otherwpdest_15,
  input  [63:0] in_7_bits_pc,
  input  [31:0] in_7_bits_instr,
  input  [9:0]  in_7_bits_robIdx,
  input  [6:0]  in_7_bits_lqIdx,
  input  [6:0]  in_7_bits_sqIdx,
  input         in_7_bits_isLoad,
  input         in_7_bits_isStore,
  input  [7:0]  in_7_bits_nFused,
  input  [7:0]  in_7_bits_special,
  input  [7:0]  in_7_bits_coreid,
  input  [7:0]  in_7_bits_index,
  output        want_tick,
  input         should_tick,
  output        out_0_valid,
  output        out_0_bits_skip,
  output        out_0_bits_isRVC,
  output        out_0_bits_rfwen,
  output        out_0_bits_fpwen,
  output        out_0_bits_vecwen,
  output        out_0_bits_v0wen,
  output [8:0]  out_0_bits_wpdest,
  output [7:0]  out_0_bits_wdest,
  output [8:0]  out_0_bits_otherwpdest_0,
  output [8:0]  out_0_bits_otherwpdest_1,
  output [8:0]  out_0_bits_otherwpdest_2,
  output [8:0]  out_0_bits_otherwpdest_3,
  output [8:0]  out_0_bits_otherwpdest_4,
  output [8:0]  out_0_bits_otherwpdest_5,
  output [8:0]  out_0_bits_otherwpdest_6,
  output [8:0]  out_0_bits_otherwpdest_7,
  output [8:0]  out_0_bits_otherwpdest_8,
  output [8:0]  out_0_bits_otherwpdest_9,
  output [8:0]  out_0_bits_otherwpdest_10,
  output [8:0]  out_0_bits_otherwpdest_11,
  output [8:0]  out_0_bits_otherwpdest_12,
  output [8:0]  out_0_bits_otherwpdest_13,
  output [8:0]  out_0_bits_otherwpdest_14,
  output [8:0]  out_0_bits_otherwpdest_15,
  output [63:0] out_0_bits_pc,
  output [31:0] out_0_bits_instr,
  output [9:0]  out_0_bits_robIdx,
  output [6:0]  out_0_bits_lqIdx,
  output [6:0]  out_0_bits_sqIdx,
  output        out_0_bits_isLoad,
  output        out_0_bits_isStore,
  output [7:0]  out_0_bits_nFused,
  output [7:0]  out_0_bits_special,
  output [7:0]  out_0_bits_coreid,
  output [7:0]  out_0_bits_index,
  output        out_1_valid,
  output        out_1_bits_skip,
  output        out_1_bits_isRVC,
  output        out_1_bits_rfwen,
  output        out_1_bits_fpwen,
  output        out_1_bits_vecwen,
  output        out_1_bits_v0wen,
  output [8:0]  out_1_bits_wpdest,
  output [7:0]  out_1_bits_wdest,
  output [8:0]  out_1_bits_otherwpdest_0,
  output [8:0]  out_1_bits_otherwpdest_1,
  output [8:0]  out_1_bits_otherwpdest_2,
  output [8:0]  out_1_bits_otherwpdest_3,
  output [8:0]  out_1_bits_otherwpdest_4,
  output [8:0]  out_1_bits_otherwpdest_5,
  output [8:0]  out_1_bits_otherwpdest_6,
  output [8:0]  out_1_bits_otherwpdest_7,
  output [8:0]  out_1_bits_otherwpdest_8,
  output [8:0]  out_1_bits_otherwpdest_9,
  output [8:0]  out_1_bits_otherwpdest_10,
  output [8:0]  out_1_bits_otherwpdest_11,
  output [8:0]  out_1_bits_otherwpdest_12,
  output [8:0]  out_1_bits_otherwpdest_13,
  output [8:0]  out_1_bits_otherwpdest_14,
  output [8:0]  out_1_bits_otherwpdest_15,
  output [63:0] out_1_bits_pc,
  output [31:0] out_1_bits_instr,
  output [9:0]  out_1_bits_robIdx,
  output [6:0]  out_1_bits_lqIdx,
  output [6:0]  out_1_bits_sqIdx,
  output        out_1_bits_isLoad,
  output        out_1_bits_isStore,
  output [7:0]  out_1_bits_nFused,
  output [7:0]  out_1_bits_special,
  output [7:0]  out_1_bits_coreid,
  output [7:0]  out_1_bits_index,
  output        out_2_valid,
  output        out_2_bits_skip,
  output        out_2_bits_isRVC,
  output        out_2_bits_rfwen,
  output        out_2_bits_fpwen,
  output        out_2_bits_vecwen,
  output        out_2_bits_v0wen,
  output [8:0]  out_2_bits_wpdest,
  output [7:0]  out_2_bits_wdest,
  output [8:0]  out_2_bits_otherwpdest_0,
  output [8:0]  out_2_bits_otherwpdest_1,
  output [8:0]  out_2_bits_otherwpdest_2,
  output [8:0]  out_2_bits_otherwpdest_3,
  output [8:0]  out_2_bits_otherwpdest_4,
  output [8:0]  out_2_bits_otherwpdest_5,
  output [8:0]  out_2_bits_otherwpdest_6,
  output [8:0]  out_2_bits_otherwpdest_7,
  output [8:0]  out_2_bits_otherwpdest_8,
  output [8:0]  out_2_bits_otherwpdest_9,
  output [8:0]  out_2_bits_otherwpdest_10,
  output [8:0]  out_2_bits_otherwpdest_11,
  output [8:0]  out_2_bits_otherwpdest_12,
  output [8:0]  out_2_bits_otherwpdest_13,
  output [8:0]  out_2_bits_otherwpdest_14,
  output [8:0]  out_2_bits_otherwpdest_15,
  output [63:0] out_2_bits_pc,
  output [31:0] out_2_bits_instr,
  output [9:0]  out_2_bits_robIdx,
  output [6:0]  out_2_bits_lqIdx,
  output [6:0]  out_2_bits_sqIdx,
  output        out_2_bits_isLoad,
  output        out_2_bits_isStore,
  output [7:0]  out_2_bits_nFused,
  output [7:0]  out_2_bits_special,
  output [7:0]  out_2_bits_coreid,
  output [7:0]  out_2_bits_index,
  output        out_3_valid,
  output        out_3_bits_skip,
  output        out_3_bits_isRVC,
  output        out_3_bits_rfwen,
  output        out_3_bits_fpwen,
  output        out_3_bits_vecwen,
  output        out_3_bits_v0wen,
  output [8:0]  out_3_bits_wpdest,
  output [7:0]  out_3_bits_wdest,
  output [8:0]  out_3_bits_otherwpdest_0,
  output [8:0]  out_3_bits_otherwpdest_1,
  output [8:0]  out_3_bits_otherwpdest_2,
  output [8:0]  out_3_bits_otherwpdest_3,
  output [8:0]  out_3_bits_otherwpdest_4,
  output [8:0]  out_3_bits_otherwpdest_5,
  output [8:0]  out_3_bits_otherwpdest_6,
  output [8:0]  out_3_bits_otherwpdest_7,
  output [8:0]  out_3_bits_otherwpdest_8,
  output [8:0]  out_3_bits_otherwpdest_9,
  output [8:0]  out_3_bits_otherwpdest_10,
  output [8:0]  out_3_bits_otherwpdest_11,
  output [8:0]  out_3_bits_otherwpdest_12,
  output [8:0]  out_3_bits_otherwpdest_13,
  output [8:0]  out_3_bits_otherwpdest_14,
  output [8:0]  out_3_bits_otherwpdest_15,
  output [63:0] out_3_bits_pc,
  output [31:0] out_3_bits_instr,
  output [9:0]  out_3_bits_robIdx,
  output [6:0]  out_3_bits_lqIdx,
  output [6:0]  out_3_bits_sqIdx,
  output        out_3_bits_isLoad,
  output        out_3_bits_isStore,
  output [7:0]  out_3_bits_nFused,
  output [7:0]  out_3_bits_special,
  output [7:0]  out_3_bits_coreid,
  output [7:0]  out_3_bits_index,
  output        out_4_valid,
  output        out_4_bits_skip,
  output        out_4_bits_isRVC,
  output        out_4_bits_rfwen,
  output        out_4_bits_fpwen,
  output        out_4_bits_vecwen,
  output        out_4_bits_v0wen,
  output [8:0]  out_4_bits_wpdest,
  output [7:0]  out_4_bits_wdest,
  output [8:0]  out_4_bits_otherwpdest_0,
  output [8:0]  out_4_bits_otherwpdest_1,
  output [8:0]  out_4_bits_otherwpdest_2,
  output [8:0]  out_4_bits_otherwpdest_3,
  output [8:0]  out_4_bits_otherwpdest_4,
  output [8:0]  out_4_bits_otherwpdest_5,
  output [8:0]  out_4_bits_otherwpdest_6,
  output [8:0]  out_4_bits_otherwpdest_7,
  output [8:0]  out_4_bits_otherwpdest_8,
  output [8:0]  out_4_bits_otherwpdest_9,
  output [8:0]  out_4_bits_otherwpdest_10,
  output [8:0]  out_4_bits_otherwpdest_11,
  output [8:0]  out_4_bits_otherwpdest_12,
  output [8:0]  out_4_bits_otherwpdest_13,
  output [8:0]  out_4_bits_otherwpdest_14,
  output [8:0]  out_4_bits_otherwpdest_15,
  output [63:0] out_4_bits_pc,
  output [31:0] out_4_bits_instr,
  output [9:0]  out_4_bits_robIdx,
  output [6:0]  out_4_bits_lqIdx,
  output [6:0]  out_4_bits_sqIdx,
  output        out_4_bits_isLoad,
  output        out_4_bits_isStore,
  output [7:0]  out_4_bits_nFused,
  output [7:0]  out_4_bits_special,
  output [7:0]  out_4_bits_coreid,
  output [7:0]  out_4_bits_index,
  output        out_5_valid,
  output        out_5_bits_skip,
  output        out_5_bits_isRVC,
  output        out_5_bits_rfwen,
  output        out_5_bits_fpwen,
  output        out_5_bits_vecwen,
  output        out_5_bits_v0wen,
  output [8:0]  out_5_bits_wpdest,
  output [7:0]  out_5_bits_wdest,
  output [8:0]  out_5_bits_otherwpdest_0,
  output [8:0]  out_5_bits_otherwpdest_1,
  output [8:0]  out_5_bits_otherwpdest_2,
  output [8:0]  out_5_bits_otherwpdest_3,
  output [8:0]  out_5_bits_otherwpdest_4,
  output [8:0]  out_5_bits_otherwpdest_5,
  output [8:0]  out_5_bits_otherwpdest_6,
  output [8:0]  out_5_bits_otherwpdest_7,
  output [8:0]  out_5_bits_otherwpdest_8,
  output [8:0]  out_5_bits_otherwpdest_9,
  output [8:0]  out_5_bits_otherwpdest_10,
  output [8:0]  out_5_bits_otherwpdest_11,
  output [8:0]  out_5_bits_otherwpdest_12,
  output [8:0]  out_5_bits_otherwpdest_13,
  output [8:0]  out_5_bits_otherwpdest_14,
  output [8:0]  out_5_bits_otherwpdest_15,
  output [63:0] out_5_bits_pc,
  output [31:0] out_5_bits_instr,
  output [9:0]  out_5_bits_robIdx,
  output [6:0]  out_5_bits_lqIdx,
  output [6:0]  out_5_bits_sqIdx,
  output        out_5_bits_isLoad,
  output        out_5_bits_isStore,
  output [7:0]  out_5_bits_nFused,
  output [7:0]  out_5_bits_special,
  output [7:0]  out_5_bits_coreid,
  output [7:0]  out_5_bits_index,
  output        out_6_valid,
  output        out_6_bits_skip,
  output        out_6_bits_isRVC,
  output        out_6_bits_rfwen,
  output        out_6_bits_fpwen,
  output        out_6_bits_vecwen,
  output        out_6_bits_v0wen,
  output [8:0]  out_6_bits_wpdest,
  output [7:0]  out_6_bits_wdest,
  output [8:0]  out_6_bits_otherwpdest_0,
  output [8:0]  out_6_bits_otherwpdest_1,
  output [8:0]  out_6_bits_otherwpdest_2,
  output [8:0]  out_6_bits_otherwpdest_3,
  output [8:0]  out_6_bits_otherwpdest_4,
  output [8:0]  out_6_bits_otherwpdest_5,
  output [8:0]  out_6_bits_otherwpdest_6,
  output [8:0]  out_6_bits_otherwpdest_7,
  output [8:0]  out_6_bits_otherwpdest_8,
  output [8:0]  out_6_bits_otherwpdest_9,
  output [8:0]  out_6_bits_otherwpdest_10,
  output [8:0]  out_6_bits_otherwpdest_11,
  output [8:0]  out_6_bits_otherwpdest_12,
  output [8:0]  out_6_bits_otherwpdest_13,
  output [8:0]  out_6_bits_otherwpdest_14,
  output [8:0]  out_6_bits_otherwpdest_15,
  output [63:0] out_6_bits_pc,
  output [31:0] out_6_bits_instr,
  output [9:0]  out_6_bits_robIdx,
  output [6:0]  out_6_bits_lqIdx,
  output [6:0]  out_6_bits_sqIdx,
  output        out_6_bits_isLoad,
  output        out_6_bits_isStore,
  output [7:0]  out_6_bits_nFused,
  output [7:0]  out_6_bits_special,
  output [7:0]  out_6_bits_coreid,
  output [7:0]  out_6_bits_index,
  output        out_7_valid,
  output        out_7_bits_skip,
  output        out_7_bits_isRVC,
  output        out_7_bits_rfwen,
  output        out_7_bits_fpwen,
  output        out_7_bits_vecwen,
  output        out_7_bits_v0wen,
  output [8:0]  out_7_bits_wpdest,
  output [7:0]  out_7_bits_wdest,
  output [8:0]  out_7_bits_otherwpdest_0,
  output [8:0]  out_7_bits_otherwpdest_1,
  output [8:0]  out_7_bits_otherwpdest_2,
  output [8:0]  out_7_bits_otherwpdest_3,
  output [8:0]  out_7_bits_otherwpdest_4,
  output [8:0]  out_7_bits_otherwpdest_5,
  output [8:0]  out_7_bits_otherwpdest_6,
  output [8:0]  out_7_bits_otherwpdest_7,
  output [8:0]  out_7_bits_otherwpdest_8,
  output [8:0]  out_7_bits_otherwpdest_9,
  output [8:0]  out_7_bits_otherwpdest_10,
  output [8:0]  out_7_bits_otherwpdest_11,
  output [8:0]  out_7_bits_otherwpdest_12,
  output [8:0]  out_7_bits_otherwpdest_13,
  output [8:0]  out_7_bits_otherwpdest_14,
  output [8:0]  out_7_bits_otherwpdest_15,
  output [63:0] out_7_bits_pc,
  output [31:0] out_7_bits_instr,
  output [9:0]  out_7_bits_robIdx,
  output [6:0]  out_7_bits_lqIdx,
  output [6:0]  out_7_bits_sqIdx,
  output        out_7_bits_isLoad,
  output        out_7_bits_isStore,
  output [7:0]  out_7_bits_nFused,
  output [7:0]  out_7_bits_special,
  output [7:0]  out_7_bits_coreid,
  output [7:0]  out_7_bits_index
);

  reg         state_0_valid;
  reg         state_0_bits_valid;
  reg         state_0_bits_skip;
  reg         state_0_bits_isRVC;
  reg         state_0_bits_rfwen;
  reg         state_0_bits_fpwen;
  reg         state_0_bits_vecwen;
  reg         state_0_bits_v0wen;
  reg  [8:0]  state_0_bits_wpdest;
  reg  [7:0]  state_0_bits_wdest;
  reg  [8:0]  state_0_bits_otherwpdest_0;
  reg  [8:0]  state_0_bits_otherwpdest_1;
  reg  [8:0]  state_0_bits_otherwpdest_2;
  reg  [8:0]  state_0_bits_otherwpdest_3;
  reg  [8:0]  state_0_bits_otherwpdest_4;
  reg  [8:0]  state_0_bits_otherwpdest_5;
  reg  [8:0]  state_0_bits_otherwpdest_6;
  reg  [8:0]  state_0_bits_otherwpdest_7;
  reg  [8:0]  state_0_bits_otherwpdest_8;
  reg  [8:0]  state_0_bits_otherwpdest_9;
  reg  [8:0]  state_0_bits_otherwpdest_10;
  reg  [8:0]  state_0_bits_otherwpdest_11;
  reg  [8:0]  state_0_bits_otherwpdest_12;
  reg  [8:0]  state_0_bits_otherwpdest_13;
  reg  [8:0]  state_0_bits_otherwpdest_14;
  reg  [8:0]  state_0_bits_otherwpdest_15;
  reg  [63:0] state_0_bits_pc;
  reg  [31:0] state_0_bits_instr;
  reg  [9:0]  state_0_bits_robIdx;
  reg  [6:0]  state_0_bits_lqIdx;
  reg  [6:0]  state_0_bits_sqIdx;
  reg         state_0_bits_isLoad;
  reg         state_0_bits_isStore;
  reg  [7:0]  state_0_bits_nFused;
  reg  [7:0]  state_0_bits_special;
  reg  [7:0]  state_0_bits_coreid;
  reg  [7:0]  state_0_bits_index;
  reg         state_1_valid;
  reg         state_1_bits_valid;
  reg         state_1_bits_skip;
  reg         state_1_bits_isRVC;
  reg         state_1_bits_rfwen;
  reg         state_1_bits_fpwen;
  reg         state_1_bits_vecwen;
  reg         state_1_bits_v0wen;
  reg  [8:0]  state_1_bits_wpdest;
  reg  [7:0]  state_1_bits_wdest;
  reg  [8:0]  state_1_bits_otherwpdest_0;
  reg  [8:0]  state_1_bits_otherwpdest_1;
  reg  [8:0]  state_1_bits_otherwpdest_2;
  reg  [8:0]  state_1_bits_otherwpdest_3;
  reg  [8:0]  state_1_bits_otherwpdest_4;
  reg  [8:0]  state_1_bits_otherwpdest_5;
  reg  [8:0]  state_1_bits_otherwpdest_6;
  reg  [8:0]  state_1_bits_otherwpdest_7;
  reg  [8:0]  state_1_bits_otherwpdest_8;
  reg  [8:0]  state_1_bits_otherwpdest_9;
  reg  [8:0]  state_1_bits_otherwpdest_10;
  reg  [8:0]  state_1_bits_otherwpdest_11;
  reg  [8:0]  state_1_bits_otherwpdest_12;
  reg  [8:0]  state_1_bits_otherwpdest_13;
  reg  [8:0]  state_1_bits_otherwpdest_14;
  reg  [8:0]  state_1_bits_otherwpdest_15;
  reg  [63:0] state_1_bits_pc;
  reg  [31:0] state_1_bits_instr;
  reg  [9:0]  state_1_bits_robIdx;
  reg  [6:0]  state_1_bits_lqIdx;
  reg  [6:0]  state_1_bits_sqIdx;
  reg         state_1_bits_isLoad;
  reg         state_1_bits_isStore;
  reg  [7:0]  state_1_bits_nFused;
  reg  [7:0]  state_1_bits_special;
  reg  [7:0]  state_1_bits_coreid;
  reg  [7:0]  state_1_bits_index;
  reg         state_2_valid;
  reg         state_2_bits_valid;
  reg         state_2_bits_skip;
  reg         state_2_bits_isRVC;
  reg         state_2_bits_rfwen;
  reg         state_2_bits_fpwen;
  reg         state_2_bits_vecwen;
  reg         state_2_bits_v0wen;
  reg  [8:0]  state_2_bits_wpdest;
  reg  [7:0]  state_2_bits_wdest;
  reg  [8:0]  state_2_bits_otherwpdest_0;
  reg  [8:0]  state_2_bits_otherwpdest_1;
  reg  [8:0]  state_2_bits_otherwpdest_2;
  reg  [8:0]  state_2_bits_otherwpdest_3;
  reg  [8:0]  state_2_bits_otherwpdest_4;
  reg  [8:0]  state_2_bits_otherwpdest_5;
  reg  [8:0]  state_2_bits_otherwpdest_6;
  reg  [8:0]  state_2_bits_otherwpdest_7;
  reg  [8:0]  state_2_bits_otherwpdest_8;
  reg  [8:0]  state_2_bits_otherwpdest_9;
  reg  [8:0]  state_2_bits_otherwpdest_10;
  reg  [8:0]  state_2_bits_otherwpdest_11;
  reg  [8:0]  state_2_bits_otherwpdest_12;
  reg  [8:0]  state_2_bits_otherwpdest_13;
  reg  [8:0]  state_2_bits_otherwpdest_14;
  reg  [8:0]  state_2_bits_otherwpdest_15;
  reg  [63:0] state_2_bits_pc;
  reg  [31:0] state_2_bits_instr;
  reg  [9:0]  state_2_bits_robIdx;
  reg  [6:0]  state_2_bits_lqIdx;
  reg  [6:0]  state_2_bits_sqIdx;
  reg         state_2_bits_isLoad;
  reg         state_2_bits_isStore;
  reg  [7:0]  state_2_bits_nFused;
  reg  [7:0]  state_2_bits_special;
  reg  [7:0]  state_2_bits_coreid;
  reg  [7:0]  state_2_bits_index;
  reg         state_3_valid;
  reg         state_3_bits_valid;
  reg         state_3_bits_skip;
  reg         state_3_bits_isRVC;
  reg         state_3_bits_rfwen;
  reg         state_3_bits_fpwen;
  reg         state_3_bits_vecwen;
  reg         state_3_bits_v0wen;
  reg  [8:0]  state_3_bits_wpdest;
  reg  [7:0]  state_3_bits_wdest;
  reg  [8:0]  state_3_bits_otherwpdest_0;
  reg  [8:0]  state_3_bits_otherwpdest_1;
  reg  [8:0]  state_3_bits_otherwpdest_2;
  reg  [8:0]  state_3_bits_otherwpdest_3;
  reg  [8:0]  state_3_bits_otherwpdest_4;
  reg  [8:0]  state_3_bits_otherwpdest_5;
  reg  [8:0]  state_3_bits_otherwpdest_6;
  reg  [8:0]  state_3_bits_otherwpdest_7;
  reg  [8:0]  state_3_bits_otherwpdest_8;
  reg  [8:0]  state_3_bits_otherwpdest_9;
  reg  [8:0]  state_3_bits_otherwpdest_10;
  reg  [8:0]  state_3_bits_otherwpdest_11;
  reg  [8:0]  state_3_bits_otherwpdest_12;
  reg  [8:0]  state_3_bits_otherwpdest_13;
  reg  [8:0]  state_3_bits_otherwpdest_14;
  reg  [8:0]  state_3_bits_otherwpdest_15;
  reg  [63:0] state_3_bits_pc;
  reg  [31:0] state_3_bits_instr;
  reg  [9:0]  state_3_bits_robIdx;
  reg  [6:0]  state_3_bits_lqIdx;
  reg  [6:0]  state_3_bits_sqIdx;
  reg         state_3_bits_isLoad;
  reg         state_3_bits_isStore;
  reg  [7:0]  state_3_bits_nFused;
  reg  [7:0]  state_3_bits_special;
  reg  [7:0]  state_3_bits_coreid;
  reg  [7:0]  state_3_bits_index;
  reg         state_4_valid;
  reg         state_4_bits_valid;
  reg         state_4_bits_skip;
  reg         state_4_bits_isRVC;
  reg         state_4_bits_rfwen;
  reg         state_4_bits_fpwen;
  reg         state_4_bits_vecwen;
  reg         state_4_bits_v0wen;
  reg  [8:0]  state_4_bits_wpdest;
  reg  [7:0]  state_4_bits_wdest;
  reg  [8:0]  state_4_bits_otherwpdest_0;
  reg  [8:0]  state_4_bits_otherwpdest_1;
  reg  [8:0]  state_4_bits_otherwpdest_2;
  reg  [8:0]  state_4_bits_otherwpdest_3;
  reg  [8:0]  state_4_bits_otherwpdest_4;
  reg  [8:0]  state_4_bits_otherwpdest_5;
  reg  [8:0]  state_4_bits_otherwpdest_6;
  reg  [8:0]  state_4_bits_otherwpdest_7;
  reg  [8:0]  state_4_bits_otherwpdest_8;
  reg  [8:0]  state_4_bits_otherwpdest_9;
  reg  [8:0]  state_4_bits_otherwpdest_10;
  reg  [8:0]  state_4_bits_otherwpdest_11;
  reg  [8:0]  state_4_bits_otherwpdest_12;
  reg  [8:0]  state_4_bits_otherwpdest_13;
  reg  [8:0]  state_4_bits_otherwpdest_14;
  reg  [8:0]  state_4_bits_otherwpdest_15;
  reg  [63:0] state_4_bits_pc;
  reg  [31:0] state_4_bits_instr;
  reg  [9:0]  state_4_bits_robIdx;
  reg  [6:0]  state_4_bits_lqIdx;
  reg  [6:0]  state_4_bits_sqIdx;
  reg         state_4_bits_isLoad;
  reg         state_4_bits_isStore;
  reg  [7:0]  state_4_bits_nFused;
  reg  [7:0]  state_4_bits_special;
  reg  [7:0]  state_4_bits_coreid;
  reg  [7:0]  state_4_bits_index;
  reg         state_5_valid;
  reg         state_5_bits_valid;
  reg         state_5_bits_skip;
  reg         state_5_bits_isRVC;
  reg         state_5_bits_rfwen;
  reg         state_5_bits_fpwen;
  reg         state_5_bits_vecwen;
  reg         state_5_bits_v0wen;
  reg  [8:0]  state_5_bits_wpdest;
  reg  [7:0]  state_5_bits_wdest;
  reg  [8:0]  state_5_bits_otherwpdest_0;
  reg  [8:0]  state_5_bits_otherwpdest_1;
  reg  [8:0]  state_5_bits_otherwpdest_2;
  reg  [8:0]  state_5_bits_otherwpdest_3;
  reg  [8:0]  state_5_bits_otherwpdest_4;
  reg  [8:0]  state_5_bits_otherwpdest_5;
  reg  [8:0]  state_5_bits_otherwpdest_6;
  reg  [8:0]  state_5_bits_otherwpdest_7;
  reg  [8:0]  state_5_bits_otherwpdest_8;
  reg  [8:0]  state_5_bits_otherwpdest_9;
  reg  [8:0]  state_5_bits_otherwpdest_10;
  reg  [8:0]  state_5_bits_otherwpdest_11;
  reg  [8:0]  state_5_bits_otherwpdest_12;
  reg  [8:0]  state_5_bits_otherwpdest_13;
  reg  [8:0]  state_5_bits_otherwpdest_14;
  reg  [8:0]  state_5_bits_otherwpdest_15;
  reg  [63:0] state_5_bits_pc;
  reg  [31:0] state_5_bits_instr;
  reg  [9:0]  state_5_bits_robIdx;
  reg  [6:0]  state_5_bits_lqIdx;
  reg  [6:0]  state_5_bits_sqIdx;
  reg         state_5_bits_isLoad;
  reg         state_5_bits_isStore;
  reg  [7:0]  state_5_bits_nFused;
  reg  [7:0]  state_5_bits_special;
  reg  [7:0]  state_5_bits_coreid;
  reg  [7:0]  state_5_bits_index;
  reg         state_6_valid;
  reg         state_6_bits_valid;
  reg         state_6_bits_skip;
  reg         state_6_bits_isRVC;
  reg         state_6_bits_rfwen;
  reg         state_6_bits_fpwen;
  reg         state_6_bits_vecwen;
  reg         state_6_bits_v0wen;
  reg  [8:0]  state_6_bits_wpdest;
  reg  [7:0]  state_6_bits_wdest;
  reg  [8:0]  state_6_bits_otherwpdest_0;
  reg  [8:0]  state_6_bits_otherwpdest_1;
  reg  [8:0]  state_6_bits_otherwpdest_2;
  reg  [8:0]  state_6_bits_otherwpdest_3;
  reg  [8:0]  state_6_bits_otherwpdest_4;
  reg  [8:0]  state_6_bits_otherwpdest_5;
  reg  [8:0]  state_6_bits_otherwpdest_6;
  reg  [8:0]  state_6_bits_otherwpdest_7;
  reg  [8:0]  state_6_bits_otherwpdest_8;
  reg  [8:0]  state_6_bits_otherwpdest_9;
  reg  [8:0]  state_6_bits_otherwpdest_10;
  reg  [8:0]  state_6_bits_otherwpdest_11;
  reg  [8:0]  state_6_bits_otherwpdest_12;
  reg  [8:0]  state_6_bits_otherwpdest_13;
  reg  [8:0]  state_6_bits_otherwpdest_14;
  reg  [8:0]  state_6_bits_otherwpdest_15;
  reg  [63:0] state_6_bits_pc;
  reg  [31:0] state_6_bits_instr;
  reg  [9:0]  state_6_bits_robIdx;
  reg  [6:0]  state_6_bits_lqIdx;
  reg  [6:0]  state_6_bits_sqIdx;
  reg         state_6_bits_isLoad;
  reg         state_6_bits_isStore;
  reg  [7:0]  state_6_bits_nFused;
  reg  [7:0]  state_6_bits_special;
  reg  [7:0]  state_6_bits_coreid;
  reg  [7:0]  state_6_bits_index;
  reg         state_7_valid;
  reg         state_7_bits_valid;
  reg         state_7_bits_skip;
  reg         state_7_bits_isRVC;
  reg         state_7_bits_rfwen;
  reg         state_7_bits_fpwen;
  reg         state_7_bits_vecwen;
  reg         state_7_bits_v0wen;
  reg  [8:0]  state_7_bits_wpdest;
  reg  [7:0]  state_7_bits_wdest;
  reg  [8:0]  state_7_bits_otherwpdest_0;
  reg  [8:0]  state_7_bits_otherwpdest_1;
  reg  [8:0]  state_7_bits_otherwpdest_2;
  reg  [8:0]  state_7_bits_otherwpdest_3;
  reg  [8:0]  state_7_bits_otherwpdest_4;
  reg  [8:0]  state_7_bits_otherwpdest_5;
  reg  [8:0]  state_7_bits_otherwpdest_6;
  reg  [8:0]  state_7_bits_otherwpdest_7;
  reg  [8:0]  state_7_bits_otherwpdest_8;
  reg  [8:0]  state_7_bits_otherwpdest_9;
  reg  [8:0]  state_7_bits_otherwpdest_10;
  reg  [8:0]  state_7_bits_otherwpdest_11;
  reg  [8:0]  state_7_bits_otherwpdest_12;
  reg  [8:0]  state_7_bits_otherwpdest_13;
  reg  [8:0]  state_7_bits_otherwpdest_14;
  reg  [8:0]  state_7_bits_otherwpdest_15;
  reg  [63:0] state_7_bits_pc;
  reg  [31:0] state_7_bits_instr;
  reg  [9:0]  state_7_bits_robIdx;
  reg  [6:0]  state_7_bits_lqIdx;
  reg  [6:0]  state_7_bits_sqIdx;
  reg         state_7_bits_isLoad;
  reg         state_7_bits_isStore;
  reg  [7:0]  state_7_bits_nFused;
  reg  [7:0]  state_7_bits_special;
  reg  [7:0]  state_7_bits_coreid;
  reg  [7:0]  state_7_bits_index;
  reg         tick_first_commit_isInitialEvent;
  wire        tick_first_commit =
    tick_first_commit_isInitialEvent
    & (|{state_7_bits_coreid == 8'h0 & state_7_valid,
         state_6_bits_coreid == 8'h0 & state_6_valid,
         state_5_bits_coreid == 8'h0 & state_5_valid,
         state_4_bits_coreid == 8'h0 & state_4_valid,
         state_3_bits_coreid == 8'h0 & state_3_valid,
         state_2_bits_coreid == 8'h0 & state_2_valid,
         state_1_bits_coreid == 8'h0 & state_1_valid,
         state_0_bits_coreid == 8'h0 & state_0_valid});
  wire [8:0]  _state_0_gen_squashed_nFused_T =
    9'({1'h0, in_0_bits_nFused} + {1'h0, state_0_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_1 =
    9'(_state_0_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_1_gen_squashed_nFused_T =
    9'({1'h0, in_1_bits_nFused} + {1'h0, state_1_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_3 =
    9'(_state_1_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_2_gen_squashed_nFused_T =
    9'({1'h0, in_2_bits_nFused} + {1'h0, state_2_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_5 =
    9'(_state_2_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_3_gen_squashed_nFused_T =
    9'({1'h0, in_3_bits_nFused} + {1'h0, state_3_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_7 =
    9'(_state_3_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_4_gen_squashed_nFused_T =
    9'({1'h0, in_4_bits_nFused} + {1'h0, state_4_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_9 =
    9'(_state_4_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_5_gen_squashed_nFused_T =
    9'({1'h0, in_5_bits_nFused} + {1'h0, state_5_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_11 =
    9'(_state_5_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_6_gen_squashed_nFused_T =
    9'({1'h0, in_6_bits_nFused} + {1'h0, state_6_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_13 =
    9'(_state_6_gen_squashed_nFused_T + 9'h1);
  wire [8:0]  _state_7_gen_squashed_nFused_T =
    9'({1'h0, in_7_bits_nFused} + {1'h0, state_7_bits_nFused});
  wire [8:0]  _supportsSquashVec_nextNFused_T_15 =
    9'(_state_7_gen_squashed_nFused_T + 9'h1);
  wire        _GEN = should_tick | in_0_bits_valid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_valid <= 1'h0;
      state_0_bits_skip <= 1'h0;
      state_0_bits_isRVC <= 1'h0;
      state_0_bits_rfwen <= 1'h0;
      state_0_bits_fpwen <= 1'h0;
      state_0_bits_vecwen <= 1'h0;
      state_0_bits_v0wen <= 1'h0;
      state_0_bits_wpdest <= 9'h0;
      state_0_bits_wdest <= 8'h0;
      state_0_bits_otherwpdest_0 <= 9'h0;
      state_0_bits_otherwpdest_1 <= 9'h0;
      state_0_bits_otherwpdest_2 <= 9'h0;
      state_0_bits_otherwpdest_3 <= 9'h0;
      state_0_bits_otherwpdest_4 <= 9'h0;
      state_0_bits_otherwpdest_5 <= 9'h0;
      state_0_bits_otherwpdest_6 <= 9'h0;
      state_0_bits_otherwpdest_7 <= 9'h0;
      state_0_bits_otherwpdest_8 <= 9'h0;
      state_0_bits_otherwpdest_9 <= 9'h0;
      state_0_bits_otherwpdest_10 <= 9'h0;
      state_0_bits_otherwpdest_11 <= 9'h0;
      state_0_bits_otherwpdest_12 <= 9'h0;
      state_0_bits_otherwpdest_13 <= 9'h0;
      state_0_bits_otherwpdest_14 <= 9'h0;
      state_0_bits_otherwpdest_15 <= 9'h0;
      state_0_bits_pc <= 64'h0;
      state_0_bits_instr <= 32'h0;
      state_0_bits_robIdx <= 10'h0;
      state_0_bits_lqIdx <= 7'h0;
      state_0_bits_sqIdx <= 7'h0;
      state_0_bits_isLoad <= 1'h0;
      state_0_bits_isStore <= 1'h0;
      state_0_bits_nFused <= 8'h0;
      state_0_bits_special <= 8'h0;
      state_0_bits_coreid <= 8'h0;
      state_0_bits_index <= 8'h0;
      state_1_valid <= 1'h0;
      state_1_bits_valid <= 1'h0;
      state_1_bits_skip <= 1'h0;
      state_1_bits_isRVC <= 1'h0;
      state_1_bits_rfwen <= 1'h0;
      state_1_bits_fpwen <= 1'h0;
      state_1_bits_vecwen <= 1'h0;
      state_1_bits_v0wen <= 1'h0;
      state_1_bits_wpdest <= 9'h0;
      state_1_bits_wdest <= 8'h0;
      state_1_bits_otherwpdest_0 <= 9'h0;
      state_1_bits_otherwpdest_1 <= 9'h0;
      state_1_bits_otherwpdest_2 <= 9'h0;
      state_1_bits_otherwpdest_3 <= 9'h0;
      state_1_bits_otherwpdest_4 <= 9'h0;
      state_1_bits_otherwpdest_5 <= 9'h0;
      state_1_bits_otherwpdest_6 <= 9'h0;
      state_1_bits_otherwpdest_7 <= 9'h0;
      state_1_bits_otherwpdest_8 <= 9'h0;
      state_1_bits_otherwpdest_9 <= 9'h0;
      state_1_bits_otherwpdest_10 <= 9'h0;
      state_1_bits_otherwpdest_11 <= 9'h0;
      state_1_bits_otherwpdest_12 <= 9'h0;
      state_1_bits_otherwpdest_13 <= 9'h0;
      state_1_bits_otherwpdest_14 <= 9'h0;
      state_1_bits_otherwpdest_15 <= 9'h0;
      state_1_bits_pc <= 64'h0;
      state_1_bits_instr <= 32'h0;
      state_1_bits_robIdx <= 10'h0;
      state_1_bits_lqIdx <= 7'h0;
      state_1_bits_sqIdx <= 7'h0;
      state_1_bits_isLoad <= 1'h0;
      state_1_bits_isStore <= 1'h0;
      state_1_bits_nFused <= 8'h0;
      state_1_bits_special <= 8'h0;
      state_1_bits_coreid <= 8'h0;
      state_1_bits_index <= 8'h0;
      state_2_valid <= 1'h0;
      state_2_bits_valid <= 1'h0;
      state_2_bits_skip <= 1'h0;
      state_2_bits_isRVC <= 1'h0;
      state_2_bits_rfwen <= 1'h0;
      state_2_bits_fpwen <= 1'h0;
      state_2_bits_vecwen <= 1'h0;
      state_2_bits_v0wen <= 1'h0;
      state_2_bits_wpdest <= 9'h0;
      state_2_bits_wdest <= 8'h0;
      state_2_bits_otherwpdest_0 <= 9'h0;
      state_2_bits_otherwpdest_1 <= 9'h0;
      state_2_bits_otherwpdest_2 <= 9'h0;
      state_2_bits_otherwpdest_3 <= 9'h0;
      state_2_bits_otherwpdest_4 <= 9'h0;
      state_2_bits_otherwpdest_5 <= 9'h0;
      state_2_bits_otherwpdest_6 <= 9'h0;
      state_2_bits_otherwpdest_7 <= 9'h0;
      state_2_bits_otherwpdest_8 <= 9'h0;
      state_2_bits_otherwpdest_9 <= 9'h0;
      state_2_bits_otherwpdest_10 <= 9'h0;
      state_2_bits_otherwpdest_11 <= 9'h0;
      state_2_bits_otherwpdest_12 <= 9'h0;
      state_2_bits_otherwpdest_13 <= 9'h0;
      state_2_bits_otherwpdest_14 <= 9'h0;
      state_2_bits_otherwpdest_15 <= 9'h0;
      state_2_bits_pc <= 64'h0;
      state_2_bits_instr <= 32'h0;
      state_2_bits_robIdx <= 10'h0;
      state_2_bits_lqIdx <= 7'h0;
      state_2_bits_sqIdx <= 7'h0;
      state_2_bits_isLoad <= 1'h0;
      state_2_bits_isStore <= 1'h0;
      state_2_bits_nFused <= 8'h0;
      state_2_bits_special <= 8'h0;
      state_2_bits_coreid <= 8'h0;
      state_2_bits_index <= 8'h0;
      state_3_valid <= 1'h0;
      state_3_bits_valid <= 1'h0;
      state_3_bits_skip <= 1'h0;
      state_3_bits_isRVC <= 1'h0;
      state_3_bits_rfwen <= 1'h0;
      state_3_bits_fpwen <= 1'h0;
      state_3_bits_vecwen <= 1'h0;
      state_3_bits_v0wen <= 1'h0;
      state_3_bits_wpdest <= 9'h0;
      state_3_bits_wdest <= 8'h0;
      state_3_bits_otherwpdest_0 <= 9'h0;
      state_3_bits_otherwpdest_1 <= 9'h0;
      state_3_bits_otherwpdest_2 <= 9'h0;
      state_3_bits_otherwpdest_3 <= 9'h0;
      state_3_bits_otherwpdest_4 <= 9'h0;
      state_3_bits_otherwpdest_5 <= 9'h0;
      state_3_bits_otherwpdest_6 <= 9'h0;
      state_3_bits_otherwpdest_7 <= 9'h0;
      state_3_bits_otherwpdest_8 <= 9'h0;
      state_3_bits_otherwpdest_9 <= 9'h0;
      state_3_bits_otherwpdest_10 <= 9'h0;
      state_3_bits_otherwpdest_11 <= 9'h0;
      state_3_bits_otherwpdest_12 <= 9'h0;
      state_3_bits_otherwpdest_13 <= 9'h0;
      state_3_bits_otherwpdest_14 <= 9'h0;
      state_3_bits_otherwpdest_15 <= 9'h0;
      state_3_bits_pc <= 64'h0;
      state_3_bits_instr <= 32'h0;
      state_3_bits_robIdx <= 10'h0;
      state_3_bits_lqIdx <= 7'h0;
      state_3_bits_sqIdx <= 7'h0;
      state_3_bits_isLoad <= 1'h0;
      state_3_bits_isStore <= 1'h0;
      state_3_bits_nFused <= 8'h0;
      state_3_bits_special <= 8'h0;
      state_3_bits_coreid <= 8'h0;
      state_3_bits_index <= 8'h0;
      state_4_valid <= 1'h0;
      state_4_bits_valid <= 1'h0;
      state_4_bits_skip <= 1'h0;
      state_4_bits_isRVC <= 1'h0;
      state_4_bits_rfwen <= 1'h0;
      state_4_bits_fpwen <= 1'h0;
      state_4_bits_vecwen <= 1'h0;
      state_4_bits_v0wen <= 1'h0;
      state_4_bits_wpdest <= 9'h0;
      state_4_bits_wdest <= 8'h0;
      state_4_bits_otherwpdest_0 <= 9'h0;
      state_4_bits_otherwpdest_1 <= 9'h0;
      state_4_bits_otherwpdest_2 <= 9'h0;
      state_4_bits_otherwpdest_3 <= 9'h0;
      state_4_bits_otherwpdest_4 <= 9'h0;
      state_4_bits_otherwpdest_5 <= 9'h0;
      state_4_bits_otherwpdest_6 <= 9'h0;
      state_4_bits_otherwpdest_7 <= 9'h0;
      state_4_bits_otherwpdest_8 <= 9'h0;
      state_4_bits_otherwpdest_9 <= 9'h0;
      state_4_bits_otherwpdest_10 <= 9'h0;
      state_4_bits_otherwpdest_11 <= 9'h0;
      state_4_bits_otherwpdest_12 <= 9'h0;
      state_4_bits_otherwpdest_13 <= 9'h0;
      state_4_bits_otherwpdest_14 <= 9'h0;
      state_4_bits_otherwpdest_15 <= 9'h0;
      state_4_bits_pc <= 64'h0;
      state_4_bits_instr <= 32'h0;
      state_4_bits_robIdx <= 10'h0;
      state_4_bits_lqIdx <= 7'h0;
      state_4_bits_sqIdx <= 7'h0;
      state_4_bits_isLoad <= 1'h0;
      state_4_bits_isStore <= 1'h0;
      state_4_bits_nFused <= 8'h0;
      state_4_bits_special <= 8'h0;
      state_4_bits_coreid <= 8'h0;
      state_4_bits_index <= 8'h0;
      state_5_valid <= 1'h0;
      state_5_bits_valid <= 1'h0;
      state_5_bits_skip <= 1'h0;
      state_5_bits_isRVC <= 1'h0;
      state_5_bits_rfwen <= 1'h0;
      state_5_bits_fpwen <= 1'h0;
      state_5_bits_vecwen <= 1'h0;
      state_5_bits_v0wen <= 1'h0;
      state_5_bits_wpdest <= 9'h0;
      state_5_bits_wdest <= 8'h0;
      state_5_bits_otherwpdest_0 <= 9'h0;
      state_5_bits_otherwpdest_1 <= 9'h0;
      state_5_bits_otherwpdest_2 <= 9'h0;
      state_5_bits_otherwpdest_3 <= 9'h0;
      state_5_bits_otherwpdest_4 <= 9'h0;
      state_5_bits_otherwpdest_5 <= 9'h0;
      state_5_bits_otherwpdest_6 <= 9'h0;
      state_5_bits_otherwpdest_7 <= 9'h0;
      state_5_bits_otherwpdest_8 <= 9'h0;
      state_5_bits_otherwpdest_9 <= 9'h0;
      state_5_bits_otherwpdest_10 <= 9'h0;
      state_5_bits_otherwpdest_11 <= 9'h0;
      state_5_bits_otherwpdest_12 <= 9'h0;
      state_5_bits_otherwpdest_13 <= 9'h0;
      state_5_bits_otherwpdest_14 <= 9'h0;
      state_5_bits_otherwpdest_15 <= 9'h0;
      state_5_bits_pc <= 64'h0;
      state_5_bits_instr <= 32'h0;
      state_5_bits_robIdx <= 10'h0;
      state_5_bits_lqIdx <= 7'h0;
      state_5_bits_sqIdx <= 7'h0;
      state_5_bits_isLoad <= 1'h0;
      state_5_bits_isStore <= 1'h0;
      state_5_bits_nFused <= 8'h0;
      state_5_bits_special <= 8'h0;
      state_5_bits_coreid <= 8'h0;
      state_5_bits_index <= 8'h0;
      state_6_valid <= 1'h0;
      state_6_bits_valid <= 1'h0;
      state_6_bits_skip <= 1'h0;
      state_6_bits_isRVC <= 1'h0;
      state_6_bits_rfwen <= 1'h0;
      state_6_bits_fpwen <= 1'h0;
      state_6_bits_vecwen <= 1'h0;
      state_6_bits_v0wen <= 1'h0;
      state_6_bits_wpdest <= 9'h0;
      state_6_bits_wdest <= 8'h0;
      state_6_bits_otherwpdest_0 <= 9'h0;
      state_6_bits_otherwpdest_1 <= 9'h0;
      state_6_bits_otherwpdest_2 <= 9'h0;
      state_6_bits_otherwpdest_3 <= 9'h0;
      state_6_bits_otherwpdest_4 <= 9'h0;
      state_6_bits_otherwpdest_5 <= 9'h0;
      state_6_bits_otherwpdest_6 <= 9'h0;
      state_6_bits_otherwpdest_7 <= 9'h0;
      state_6_bits_otherwpdest_8 <= 9'h0;
      state_6_bits_otherwpdest_9 <= 9'h0;
      state_6_bits_otherwpdest_10 <= 9'h0;
      state_6_bits_otherwpdest_11 <= 9'h0;
      state_6_bits_otherwpdest_12 <= 9'h0;
      state_6_bits_otherwpdest_13 <= 9'h0;
      state_6_bits_otherwpdest_14 <= 9'h0;
      state_6_bits_otherwpdest_15 <= 9'h0;
      state_6_bits_pc <= 64'h0;
      state_6_bits_instr <= 32'h0;
      state_6_bits_robIdx <= 10'h0;
      state_6_bits_lqIdx <= 7'h0;
      state_6_bits_sqIdx <= 7'h0;
      state_6_bits_isLoad <= 1'h0;
      state_6_bits_isStore <= 1'h0;
      state_6_bits_nFused <= 8'h0;
      state_6_bits_special <= 8'h0;
      state_6_bits_coreid <= 8'h0;
      state_6_bits_index <= 8'h0;
      state_7_valid <= 1'h0;
      state_7_bits_valid <= 1'h0;
      state_7_bits_skip <= 1'h0;
      state_7_bits_isRVC <= 1'h0;
      state_7_bits_rfwen <= 1'h0;
      state_7_bits_fpwen <= 1'h0;
      state_7_bits_vecwen <= 1'h0;
      state_7_bits_v0wen <= 1'h0;
      state_7_bits_wpdest <= 9'h0;
      state_7_bits_wdest <= 8'h0;
      state_7_bits_otherwpdest_0 <= 9'h0;
      state_7_bits_otherwpdest_1 <= 9'h0;
      state_7_bits_otherwpdest_2 <= 9'h0;
      state_7_bits_otherwpdest_3 <= 9'h0;
      state_7_bits_otherwpdest_4 <= 9'h0;
      state_7_bits_otherwpdest_5 <= 9'h0;
      state_7_bits_otherwpdest_6 <= 9'h0;
      state_7_bits_otherwpdest_7 <= 9'h0;
      state_7_bits_otherwpdest_8 <= 9'h0;
      state_7_bits_otherwpdest_9 <= 9'h0;
      state_7_bits_otherwpdest_10 <= 9'h0;
      state_7_bits_otherwpdest_11 <= 9'h0;
      state_7_bits_otherwpdest_12 <= 9'h0;
      state_7_bits_otherwpdest_13 <= 9'h0;
      state_7_bits_otherwpdest_14 <= 9'h0;
      state_7_bits_otherwpdest_15 <= 9'h0;
      state_7_bits_pc <= 64'h0;
      state_7_bits_instr <= 32'h0;
      state_7_bits_robIdx <= 10'h0;
      state_7_bits_lqIdx <= 7'h0;
      state_7_bits_sqIdx <= 7'h0;
      state_7_bits_isLoad <= 1'h0;
      state_7_bits_isStore <= 1'h0;
      state_7_bits_nFused <= 8'h0;
      state_7_bits_special <= 8'h0;
      state_7_bits_coreid <= 8'h0;
      state_7_bits_index <= 8'h0;
      tick_first_commit_isInitialEvent <= 1'h1;
    end
    else begin
      state_0_valid <= should_tick ? in_0_valid : in_0_bits_valid | state_0_bits_valid;
      state_0_bits_valid <= ~should_tick & state_0_bits_valid | in_0_bits_valid;
      if (_GEN) begin
        state_0_bits_skip <= in_0_bits_skip;
        state_0_bits_isRVC <= in_0_bits_isRVC;
        state_0_bits_rfwen <= in_0_bits_rfwen;
        state_0_bits_fpwen <= in_0_bits_fpwen;
        state_0_bits_vecwen <= in_0_bits_vecwen;
        state_0_bits_v0wen <= in_0_bits_v0wen;
        state_0_bits_wpdest <= in_0_bits_wpdest;
        state_0_bits_wdest <= in_0_bits_wdest;
        state_0_bits_otherwpdest_0 <= in_0_bits_otherwpdest_0;
        state_0_bits_otherwpdest_1 <= in_0_bits_otherwpdest_1;
        state_0_bits_otherwpdest_2 <= in_0_bits_otherwpdest_2;
        state_0_bits_otherwpdest_3 <= in_0_bits_otherwpdest_3;
        state_0_bits_otherwpdest_4 <= in_0_bits_otherwpdest_4;
        state_0_bits_otherwpdest_5 <= in_0_bits_otherwpdest_5;
        state_0_bits_otherwpdest_6 <= in_0_bits_otherwpdest_6;
        state_0_bits_otherwpdest_7 <= in_0_bits_otherwpdest_7;
        state_0_bits_otherwpdest_8 <= in_0_bits_otherwpdest_8;
        state_0_bits_otherwpdest_9 <= in_0_bits_otherwpdest_9;
        state_0_bits_otherwpdest_10 <= in_0_bits_otherwpdest_10;
        state_0_bits_otherwpdest_11 <= in_0_bits_otherwpdest_11;
        state_0_bits_otherwpdest_12 <= in_0_bits_otherwpdest_12;
        state_0_bits_otherwpdest_13 <= in_0_bits_otherwpdest_13;
        state_0_bits_otherwpdest_14 <= in_0_bits_otherwpdest_14;
        state_0_bits_otherwpdest_15 <= in_0_bits_otherwpdest_15;
        state_0_bits_pc <= in_0_bits_pc;
        state_0_bits_instr <= in_0_bits_instr;
        state_0_bits_robIdx <= in_0_bits_robIdx;
        state_0_bits_lqIdx <= in_0_bits_lqIdx;
        state_0_bits_sqIdx <= in_0_bits_sqIdx;
        state_0_bits_isLoad <= in_0_bits_isLoad;
        state_0_bits_isStore <= in_0_bits_isStore;
      end
      if (should_tick) begin
        state_0_bits_nFused <= in_0_bits_nFused;
        state_1_bits_nFused <= in_1_bits_nFused;
        state_2_bits_nFused <= in_2_bits_nFused;
        state_3_bits_nFused <= in_3_bits_nFused;
        state_4_bits_nFused <= in_4_bits_nFused;
        state_5_bits_nFused <= in_5_bits_nFused;
        state_6_bits_nFused <= in_6_bits_nFused;
        state_7_bits_nFused <= in_7_bits_nFused;
      end
      else begin
        if (in_0_bits_valid & state_0_bits_valid)
          state_0_bits_nFused <= 8'(_state_0_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_0_bits_valid)
          state_0_bits_nFused <= in_0_bits_nFused;
        if (in_1_bits_valid & state_1_bits_valid)
          state_1_bits_nFused <= 8'(_state_1_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_1_bits_valid)
          state_1_bits_nFused <= in_1_bits_nFused;
        if (in_2_bits_valid & state_2_bits_valid)
          state_2_bits_nFused <= 8'(_state_2_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_2_bits_valid)
          state_2_bits_nFused <= in_2_bits_nFused;
        if (in_3_bits_valid & state_3_bits_valid)
          state_3_bits_nFused <= 8'(_state_3_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_3_bits_valid)
          state_3_bits_nFused <= in_3_bits_nFused;
        if (in_4_bits_valid & state_4_bits_valid)
          state_4_bits_nFused <= 8'(_state_4_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_4_bits_valid)
          state_4_bits_nFused <= in_4_bits_nFused;
        if (in_5_bits_valid & state_5_bits_valid)
          state_5_bits_nFused <= 8'(_state_5_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_5_bits_valid)
          state_5_bits_nFused <= in_5_bits_nFused;
        if (in_6_bits_valid & state_6_bits_valid)
          state_6_bits_nFused <= 8'(_state_6_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_6_bits_valid)
          state_6_bits_nFused <= in_6_bits_nFused;
        if (in_7_bits_valid & state_7_bits_valid)
          state_7_bits_nFused <= 8'(_state_7_gen_squashed_nFused_T[7:0] + 8'h1);
        else if (in_7_bits_valid)
          state_7_bits_nFused <= in_7_bits_nFused;
      end
      if (_GEN) begin
        state_0_bits_special <= in_0_bits_special;
        state_0_bits_coreid <= in_0_bits_coreid;
        state_0_bits_index <= in_0_bits_index;
      end
      state_1_valid <= should_tick ? in_1_valid : in_1_bits_valid | state_1_bits_valid;
      state_1_bits_valid <= ~should_tick & state_1_bits_valid | in_1_bits_valid;
      if (should_tick | in_1_bits_valid) begin
        state_1_bits_skip <= in_1_bits_skip;
        state_1_bits_isRVC <= in_1_bits_isRVC;
        state_1_bits_rfwen <= in_1_bits_rfwen;
        state_1_bits_fpwen <= in_1_bits_fpwen;
        state_1_bits_vecwen <= in_1_bits_vecwen;
        state_1_bits_v0wen <= in_1_bits_v0wen;
        state_1_bits_wpdest <= in_1_bits_wpdest;
        state_1_bits_wdest <= in_1_bits_wdest;
        state_1_bits_otherwpdest_0 <= in_1_bits_otherwpdest_0;
        state_1_bits_otherwpdest_1 <= in_1_bits_otherwpdest_1;
        state_1_bits_otherwpdest_2 <= in_1_bits_otherwpdest_2;
        state_1_bits_otherwpdest_3 <= in_1_bits_otherwpdest_3;
        state_1_bits_otherwpdest_4 <= in_1_bits_otherwpdest_4;
        state_1_bits_otherwpdest_5 <= in_1_bits_otherwpdest_5;
        state_1_bits_otherwpdest_6 <= in_1_bits_otherwpdest_6;
        state_1_bits_otherwpdest_7 <= in_1_bits_otherwpdest_7;
        state_1_bits_otherwpdest_8 <= in_1_bits_otherwpdest_8;
        state_1_bits_otherwpdest_9 <= in_1_bits_otherwpdest_9;
        state_1_bits_otherwpdest_10 <= in_1_bits_otherwpdest_10;
        state_1_bits_otherwpdest_11 <= in_1_bits_otherwpdest_11;
        state_1_bits_otherwpdest_12 <= in_1_bits_otherwpdest_12;
        state_1_bits_otherwpdest_13 <= in_1_bits_otherwpdest_13;
        state_1_bits_otherwpdest_14 <= in_1_bits_otherwpdest_14;
        state_1_bits_otherwpdest_15 <= in_1_bits_otherwpdest_15;
        state_1_bits_pc <= in_1_bits_pc;
        state_1_bits_instr <= in_1_bits_instr;
        state_1_bits_robIdx <= in_1_bits_robIdx;
        state_1_bits_lqIdx <= in_1_bits_lqIdx;
        state_1_bits_sqIdx <= in_1_bits_sqIdx;
        state_1_bits_isLoad <= in_1_bits_isLoad;
        state_1_bits_isStore <= in_1_bits_isStore;
        state_1_bits_special <= in_1_bits_special;
        state_1_bits_coreid <= in_1_bits_coreid;
        state_1_bits_index <= in_1_bits_index;
      end
      state_2_valid <= should_tick ? in_2_valid : in_2_bits_valid | state_2_bits_valid;
      state_2_bits_valid <= ~should_tick & state_2_bits_valid | in_2_bits_valid;
      if (should_tick | in_2_bits_valid) begin
        state_2_bits_skip <= in_2_bits_skip;
        state_2_bits_isRVC <= in_2_bits_isRVC;
        state_2_bits_rfwen <= in_2_bits_rfwen;
        state_2_bits_fpwen <= in_2_bits_fpwen;
        state_2_bits_vecwen <= in_2_bits_vecwen;
        state_2_bits_v0wen <= in_2_bits_v0wen;
        state_2_bits_wpdest <= in_2_bits_wpdest;
        state_2_bits_wdest <= in_2_bits_wdest;
        state_2_bits_otherwpdest_0 <= in_2_bits_otherwpdest_0;
        state_2_bits_otherwpdest_1 <= in_2_bits_otherwpdest_1;
        state_2_bits_otherwpdest_2 <= in_2_bits_otherwpdest_2;
        state_2_bits_otherwpdest_3 <= in_2_bits_otherwpdest_3;
        state_2_bits_otherwpdest_4 <= in_2_bits_otherwpdest_4;
        state_2_bits_otherwpdest_5 <= in_2_bits_otherwpdest_5;
        state_2_bits_otherwpdest_6 <= in_2_bits_otherwpdest_6;
        state_2_bits_otherwpdest_7 <= in_2_bits_otherwpdest_7;
        state_2_bits_otherwpdest_8 <= in_2_bits_otherwpdest_8;
        state_2_bits_otherwpdest_9 <= in_2_bits_otherwpdest_9;
        state_2_bits_otherwpdest_10 <= in_2_bits_otherwpdest_10;
        state_2_bits_otherwpdest_11 <= in_2_bits_otherwpdest_11;
        state_2_bits_otherwpdest_12 <= in_2_bits_otherwpdest_12;
        state_2_bits_otherwpdest_13 <= in_2_bits_otherwpdest_13;
        state_2_bits_otherwpdest_14 <= in_2_bits_otherwpdest_14;
        state_2_bits_otherwpdest_15 <= in_2_bits_otherwpdest_15;
        state_2_bits_pc <= in_2_bits_pc;
        state_2_bits_instr <= in_2_bits_instr;
        state_2_bits_robIdx <= in_2_bits_robIdx;
        state_2_bits_lqIdx <= in_2_bits_lqIdx;
        state_2_bits_sqIdx <= in_2_bits_sqIdx;
        state_2_bits_isLoad <= in_2_bits_isLoad;
        state_2_bits_isStore <= in_2_bits_isStore;
        state_2_bits_special <= in_2_bits_special;
        state_2_bits_coreid <= in_2_bits_coreid;
        state_2_bits_index <= in_2_bits_index;
      end
      state_3_valid <= should_tick ? in_3_valid : in_3_bits_valid | state_3_bits_valid;
      state_3_bits_valid <= ~should_tick & state_3_bits_valid | in_3_bits_valid;
      if (should_tick | in_3_bits_valid) begin
        state_3_bits_skip <= in_3_bits_skip;
        state_3_bits_isRVC <= in_3_bits_isRVC;
        state_3_bits_rfwen <= in_3_bits_rfwen;
        state_3_bits_fpwen <= in_3_bits_fpwen;
        state_3_bits_vecwen <= in_3_bits_vecwen;
        state_3_bits_v0wen <= in_3_bits_v0wen;
        state_3_bits_wpdest <= in_3_bits_wpdest;
        state_3_bits_wdest <= in_3_bits_wdest;
        state_3_bits_otherwpdest_0 <= in_3_bits_otherwpdest_0;
        state_3_bits_otherwpdest_1 <= in_3_bits_otherwpdest_1;
        state_3_bits_otherwpdest_2 <= in_3_bits_otherwpdest_2;
        state_3_bits_otherwpdest_3 <= in_3_bits_otherwpdest_3;
        state_3_bits_otherwpdest_4 <= in_3_bits_otherwpdest_4;
        state_3_bits_otherwpdest_5 <= in_3_bits_otherwpdest_5;
        state_3_bits_otherwpdest_6 <= in_3_bits_otherwpdest_6;
        state_3_bits_otherwpdest_7 <= in_3_bits_otherwpdest_7;
        state_3_bits_otherwpdest_8 <= in_3_bits_otherwpdest_8;
        state_3_bits_otherwpdest_9 <= in_3_bits_otherwpdest_9;
        state_3_bits_otherwpdest_10 <= in_3_bits_otherwpdest_10;
        state_3_bits_otherwpdest_11 <= in_3_bits_otherwpdest_11;
        state_3_bits_otherwpdest_12 <= in_3_bits_otherwpdest_12;
        state_3_bits_otherwpdest_13 <= in_3_bits_otherwpdest_13;
        state_3_bits_otherwpdest_14 <= in_3_bits_otherwpdest_14;
        state_3_bits_otherwpdest_15 <= in_3_bits_otherwpdest_15;
        state_3_bits_pc <= in_3_bits_pc;
        state_3_bits_instr <= in_3_bits_instr;
        state_3_bits_robIdx <= in_3_bits_robIdx;
        state_3_bits_lqIdx <= in_3_bits_lqIdx;
        state_3_bits_sqIdx <= in_3_bits_sqIdx;
        state_3_bits_isLoad <= in_3_bits_isLoad;
        state_3_bits_isStore <= in_3_bits_isStore;
        state_3_bits_special <= in_3_bits_special;
        state_3_bits_coreid <= in_3_bits_coreid;
        state_3_bits_index <= in_3_bits_index;
      end
      state_4_valid <= should_tick ? in_4_valid : in_4_bits_valid | state_4_bits_valid;
      state_4_bits_valid <= ~should_tick & state_4_bits_valid | in_4_bits_valid;
      if (should_tick | in_4_bits_valid) begin
        state_4_bits_skip <= in_4_bits_skip;
        state_4_bits_isRVC <= in_4_bits_isRVC;
        state_4_bits_rfwen <= in_4_bits_rfwen;
        state_4_bits_fpwen <= in_4_bits_fpwen;
        state_4_bits_vecwen <= in_4_bits_vecwen;
        state_4_bits_v0wen <= in_4_bits_v0wen;
        state_4_bits_wpdest <= in_4_bits_wpdest;
        state_4_bits_wdest <= in_4_bits_wdest;
        state_4_bits_otherwpdest_0 <= in_4_bits_otherwpdest_0;
        state_4_bits_otherwpdest_1 <= in_4_bits_otherwpdest_1;
        state_4_bits_otherwpdest_2 <= in_4_bits_otherwpdest_2;
        state_4_bits_otherwpdest_3 <= in_4_bits_otherwpdest_3;
        state_4_bits_otherwpdest_4 <= in_4_bits_otherwpdest_4;
        state_4_bits_otherwpdest_5 <= in_4_bits_otherwpdest_5;
        state_4_bits_otherwpdest_6 <= in_4_bits_otherwpdest_6;
        state_4_bits_otherwpdest_7 <= in_4_bits_otherwpdest_7;
        state_4_bits_otherwpdest_8 <= in_4_bits_otherwpdest_8;
        state_4_bits_otherwpdest_9 <= in_4_bits_otherwpdest_9;
        state_4_bits_otherwpdest_10 <= in_4_bits_otherwpdest_10;
        state_4_bits_otherwpdest_11 <= in_4_bits_otherwpdest_11;
        state_4_bits_otherwpdest_12 <= in_4_bits_otherwpdest_12;
        state_4_bits_otherwpdest_13 <= in_4_bits_otherwpdest_13;
        state_4_bits_otherwpdest_14 <= in_4_bits_otherwpdest_14;
        state_4_bits_otherwpdest_15 <= in_4_bits_otherwpdest_15;
        state_4_bits_pc <= in_4_bits_pc;
        state_4_bits_instr <= in_4_bits_instr;
        state_4_bits_robIdx <= in_4_bits_robIdx;
        state_4_bits_lqIdx <= in_4_bits_lqIdx;
        state_4_bits_sqIdx <= in_4_bits_sqIdx;
        state_4_bits_isLoad <= in_4_bits_isLoad;
        state_4_bits_isStore <= in_4_bits_isStore;
        state_4_bits_special <= in_4_bits_special;
        state_4_bits_coreid <= in_4_bits_coreid;
        state_4_bits_index <= in_4_bits_index;
      end
      state_5_valid <= should_tick ? in_5_valid : in_5_bits_valid | state_5_bits_valid;
      state_5_bits_valid <= ~should_tick & state_5_bits_valid | in_5_bits_valid;
      if (should_tick | in_5_bits_valid) begin
        state_5_bits_skip <= in_5_bits_skip;
        state_5_bits_isRVC <= in_5_bits_isRVC;
        state_5_bits_rfwen <= in_5_bits_rfwen;
        state_5_bits_fpwen <= in_5_bits_fpwen;
        state_5_bits_vecwen <= in_5_bits_vecwen;
        state_5_bits_v0wen <= in_5_bits_v0wen;
        state_5_bits_wpdest <= in_5_bits_wpdest;
        state_5_bits_wdest <= in_5_bits_wdest;
        state_5_bits_otherwpdest_0 <= in_5_bits_otherwpdest_0;
        state_5_bits_otherwpdest_1 <= in_5_bits_otherwpdest_1;
        state_5_bits_otherwpdest_2 <= in_5_bits_otherwpdest_2;
        state_5_bits_otherwpdest_3 <= in_5_bits_otherwpdest_3;
        state_5_bits_otherwpdest_4 <= in_5_bits_otherwpdest_4;
        state_5_bits_otherwpdest_5 <= in_5_bits_otherwpdest_5;
        state_5_bits_otherwpdest_6 <= in_5_bits_otherwpdest_6;
        state_5_bits_otherwpdest_7 <= in_5_bits_otherwpdest_7;
        state_5_bits_otherwpdest_8 <= in_5_bits_otherwpdest_8;
        state_5_bits_otherwpdest_9 <= in_5_bits_otherwpdest_9;
        state_5_bits_otherwpdest_10 <= in_5_bits_otherwpdest_10;
        state_5_bits_otherwpdest_11 <= in_5_bits_otherwpdest_11;
        state_5_bits_otherwpdest_12 <= in_5_bits_otherwpdest_12;
        state_5_bits_otherwpdest_13 <= in_5_bits_otherwpdest_13;
        state_5_bits_otherwpdest_14 <= in_5_bits_otherwpdest_14;
        state_5_bits_otherwpdest_15 <= in_5_bits_otherwpdest_15;
        state_5_bits_pc <= in_5_bits_pc;
        state_5_bits_instr <= in_5_bits_instr;
        state_5_bits_robIdx <= in_5_bits_robIdx;
        state_5_bits_lqIdx <= in_5_bits_lqIdx;
        state_5_bits_sqIdx <= in_5_bits_sqIdx;
        state_5_bits_isLoad <= in_5_bits_isLoad;
        state_5_bits_isStore <= in_5_bits_isStore;
        state_5_bits_special <= in_5_bits_special;
        state_5_bits_coreid <= in_5_bits_coreid;
        state_5_bits_index <= in_5_bits_index;
      end
      state_6_valid <= should_tick ? in_6_valid : in_6_bits_valid | state_6_bits_valid;
      state_6_bits_valid <= ~should_tick & state_6_bits_valid | in_6_bits_valid;
      if (should_tick | in_6_bits_valid) begin
        state_6_bits_skip <= in_6_bits_skip;
        state_6_bits_isRVC <= in_6_bits_isRVC;
        state_6_bits_rfwen <= in_6_bits_rfwen;
        state_6_bits_fpwen <= in_6_bits_fpwen;
        state_6_bits_vecwen <= in_6_bits_vecwen;
        state_6_bits_v0wen <= in_6_bits_v0wen;
        state_6_bits_wpdest <= in_6_bits_wpdest;
        state_6_bits_wdest <= in_6_bits_wdest;
        state_6_bits_otherwpdest_0 <= in_6_bits_otherwpdest_0;
        state_6_bits_otherwpdest_1 <= in_6_bits_otherwpdest_1;
        state_6_bits_otherwpdest_2 <= in_6_bits_otherwpdest_2;
        state_6_bits_otherwpdest_3 <= in_6_bits_otherwpdest_3;
        state_6_bits_otherwpdest_4 <= in_6_bits_otherwpdest_4;
        state_6_bits_otherwpdest_5 <= in_6_bits_otherwpdest_5;
        state_6_bits_otherwpdest_6 <= in_6_bits_otherwpdest_6;
        state_6_bits_otherwpdest_7 <= in_6_bits_otherwpdest_7;
        state_6_bits_otherwpdest_8 <= in_6_bits_otherwpdest_8;
        state_6_bits_otherwpdest_9 <= in_6_bits_otherwpdest_9;
        state_6_bits_otherwpdest_10 <= in_6_bits_otherwpdest_10;
        state_6_bits_otherwpdest_11 <= in_6_bits_otherwpdest_11;
        state_6_bits_otherwpdest_12 <= in_6_bits_otherwpdest_12;
        state_6_bits_otherwpdest_13 <= in_6_bits_otherwpdest_13;
        state_6_bits_otherwpdest_14 <= in_6_bits_otherwpdest_14;
        state_6_bits_otherwpdest_15 <= in_6_bits_otherwpdest_15;
        state_6_bits_pc <= in_6_bits_pc;
        state_6_bits_instr <= in_6_bits_instr;
        state_6_bits_robIdx <= in_6_bits_robIdx;
        state_6_bits_lqIdx <= in_6_bits_lqIdx;
        state_6_bits_sqIdx <= in_6_bits_sqIdx;
        state_6_bits_isLoad <= in_6_bits_isLoad;
        state_6_bits_isStore <= in_6_bits_isStore;
        state_6_bits_special <= in_6_bits_special;
        state_6_bits_coreid <= in_6_bits_coreid;
        state_6_bits_index <= in_6_bits_index;
      end
      state_7_valid <= should_tick ? in_7_valid : in_7_bits_valid | state_7_bits_valid;
      state_7_bits_valid <= ~should_tick & state_7_bits_valid | in_7_bits_valid;
      if (should_tick | in_7_bits_valid) begin
        state_7_bits_skip <= in_7_bits_skip;
        state_7_bits_isRVC <= in_7_bits_isRVC;
        state_7_bits_rfwen <= in_7_bits_rfwen;
        state_7_bits_fpwen <= in_7_bits_fpwen;
        state_7_bits_vecwen <= in_7_bits_vecwen;
        state_7_bits_v0wen <= in_7_bits_v0wen;
        state_7_bits_wpdest <= in_7_bits_wpdest;
        state_7_bits_wdest <= in_7_bits_wdest;
        state_7_bits_otherwpdest_0 <= in_7_bits_otherwpdest_0;
        state_7_bits_otherwpdest_1 <= in_7_bits_otherwpdest_1;
        state_7_bits_otherwpdest_2 <= in_7_bits_otherwpdest_2;
        state_7_bits_otherwpdest_3 <= in_7_bits_otherwpdest_3;
        state_7_bits_otherwpdest_4 <= in_7_bits_otherwpdest_4;
        state_7_bits_otherwpdest_5 <= in_7_bits_otherwpdest_5;
        state_7_bits_otherwpdest_6 <= in_7_bits_otherwpdest_6;
        state_7_bits_otherwpdest_7 <= in_7_bits_otherwpdest_7;
        state_7_bits_otherwpdest_8 <= in_7_bits_otherwpdest_8;
        state_7_bits_otherwpdest_9 <= in_7_bits_otherwpdest_9;
        state_7_bits_otherwpdest_10 <= in_7_bits_otherwpdest_10;
        state_7_bits_otherwpdest_11 <= in_7_bits_otherwpdest_11;
        state_7_bits_otherwpdest_12 <= in_7_bits_otherwpdest_12;
        state_7_bits_otherwpdest_13 <= in_7_bits_otherwpdest_13;
        state_7_bits_otherwpdest_14 <= in_7_bits_otherwpdest_14;
        state_7_bits_otherwpdest_15 <= in_7_bits_otherwpdest_15;
        state_7_bits_pc <= in_7_bits_pc;
        state_7_bits_instr <= in_7_bits_instr;
        state_7_bits_robIdx <= in_7_bits_robIdx;
        state_7_bits_lqIdx <= in_7_bits_lqIdx;
        state_7_bits_sqIdx <= in_7_bits_sqIdx;
        state_7_bits_isLoad <= in_7_bits_isLoad;
        state_7_bits_isStore <= in_7_bits_isStore;
        state_7_bits_special <= in_7_bits_special;
        state_7_bits_coreid <= in_7_bits_coreid;
        state_7_bits_index <= in_7_bits_index;
      end
      tick_first_commit_isInitialEvent <=
        ~tick_first_commit & tick_first_commit_isInitialEvent;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:80];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h51; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state_0_valid = _RANDOM[7'h0][0];
        state_0_bits_valid = _RANDOM[7'h0][1];
        state_0_bits_skip = _RANDOM[7'h0][2];
        state_0_bits_isRVC = _RANDOM[7'h0][3];
        state_0_bits_rfwen = _RANDOM[7'h0][4];
        state_0_bits_fpwen = _RANDOM[7'h0][5];
        state_0_bits_vecwen = _RANDOM[7'h0][6];
        state_0_bits_v0wen = _RANDOM[7'h0][7];
        state_0_bits_wpdest = _RANDOM[7'h0][16:8];
        state_0_bits_wdest = _RANDOM[7'h0][24:17];
        state_0_bits_otherwpdest_0 = {_RANDOM[7'h0][31:25], _RANDOM[7'h1][1:0]};
        state_0_bits_otherwpdest_1 = _RANDOM[7'h1][10:2];
        state_0_bits_otherwpdest_2 = _RANDOM[7'h1][19:11];
        state_0_bits_otherwpdest_3 = _RANDOM[7'h1][28:20];
        state_0_bits_otherwpdest_4 = {_RANDOM[7'h1][31:29], _RANDOM[7'h2][5:0]};
        state_0_bits_otherwpdest_5 = _RANDOM[7'h2][14:6];
        state_0_bits_otherwpdest_6 = _RANDOM[7'h2][23:15];
        state_0_bits_otherwpdest_7 = {_RANDOM[7'h2][31:24], _RANDOM[7'h3][0]};
        state_0_bits_otherwpdest_8 = _RANDOM[7'h3][9:1];
        state_0_bits_otherwpdest_9 = _RANDOM[7'h3][18:10];
        state_0_bits_otherwpdest_10 = _RANDOM[7'h3][27:19];
        state_0_bits_otherwpdest_11 = {_RANDOM[7'h3][31:28], _RANDOM[7'h4][4:0]};
        state_0_bits_otherwpdest_12 = _RANDOM[7'h4][13:5];
        state_0_bits_otherwpdest_13 = _RANDOM[7'h4][22:14];
        state_0_bits_otherwpdest_14 = _RANDOM[7'h4][31:23];
        state_0_bits_otherwpdest_15 = _RANDOM[7'h5][8:0];
        state_0_bits_pc = {_RANDOM[7'h5][31:9], _RANDOM[7'h6], _RANDOM[7'h7][8:0]};
        state_0_bits_instr = {_RANDOM[7'h7][31:9], _RANDOM[7'h8][8:0]};
        state_0_bits_robIdx = _RANDOM[7'h8][18:9];
        state_0_bits_lqIdx = _RANDOM[7'h8][25:19];
        state_0_bits_sqIdx = {_RANDOM[7'h8][31:26], _RANDOM[7'h9][0]};
        state_0_bits_isLoad = _RANDOM[7'h9][1];
        state_0_bits_isStore = _RANDOM[7'h9][2];
        state_0_bits_nFused = _RANDOM[7'h9][10:3];
        state_0_bits_special = _RANDOM[7'h9][18:11];
        state_0_bits_coreid = _RANDOM[7'h9][26:19];
        state_0_bits_index = {_RANDOM[7'h9][31:27], _RANDOM[7'hA][2:0]};
        state_1_valid = _RANDOM[7'hA][3];
        state_1_bits_valid = _RANDOM[7'hA][4];
        state_1_bits_skip = _RANDOM[7'hA][5];
        state_1_bits_isRVC = _RANDOM[7'hA][6];
        state_1_bits_rfwen = _RANDOM[7'hA][7];
        state_1_bits_fpwen = _RANDOM[7'hA][8];
        state_1_bits_vecwen = _RANDOM[7'hA][9];
        state_1_bits_v0wen = _RANDOM[7'hA][10];
        state_1_bits_wpdest = _RANDOM[7'hA][19:11];
        state_1_bits_wdest = _RANDOM[7'hA][27:20];
        state_1_bits_otherwpdest_0 = {_RANDOM[7'hA][31:28], _RANDOM[7'hB][4:0]};
        state_1_bits_otherwpdest_1 = _RANDOM[7'hB][13:5];
        state_1_bits_otherwpdest_2 = _RANDOM[7'hB][22:14];
        state_1_bits_otherwpdest_3 = _RANDOM[7'hB][31:23];
        state_1_bits_otherwpdest_4 = _RANDOM[7'hC][8:0];
        state_1_bits_otherwpdest_5 = _RANDOM[7'hC][17:9];
        state_1_bits_otherwpdest_6 = _RANDOM[7'hC][26:18];
        state_1_bits_otherwpdest_7 = {_RANDOM[7'hC][31:27], _RANDOM[7'hD][3:0]};
        state_1_bits_otherwpdest_8 = _RANDOM[7'hD][12:4];
        state_1_bits_otherwpdest_9 = _RANDOM[7'hD][21:13];
        state_1_bits_otherwpdest_10 = _RANDOM[7'hD][30:22];
        state_1_bits_otherwpdest_11 = {_RANDOM[7'hD][31], _RANDOM[7'hE][7:0]};
        state_1_bits_otherwpdest_12 = _RANDOM[7'hE][16:8];
        state_1_bits_otherwpdest_13 = _RANDOM[7'hE][25:17];
        state_1_bits_otherwpdest_14 = {_RANDOM[7'hE][31:26], _RANDOM[7'hF][2:0]};
        state_1_bits_otherwpdest_15 = _RANDOM[7'hF][11:3];
        state_1_bits_pc = {_RANDOM[7'hF][31:12], _RANDOM[7'h10], _RANDOM[7'h11][11:0]};
        state_1_bits_instr = {_RANDOM[7'h11][31:12], _RANDOM[7'h12][11:0]};
        state_1_bits_robIdx = _RANDOM[7'h12][21:12];
        state_1_bits_lqIdx = _RANDOM[7'h12][28:22];
        state_1_bits_sqIdx = {_RANDOM[7'h12][31:29], _RANDOM[7'h13][3:0]};
        state_1_bits_isLoad = _RANDOM[7'h13][4];
        state_1_bits_isStore = _RANDOM[7'h13][5];
        state_1_bits_nFused = _RANDOM[7'h13][13:6];
        state_1_bits_special = _RANDOM[7'h13][21:14];
        state_1_bits_coreid = _RANDOM[7'h13][29:22];
        state_1_bits_index = {_RANDOM[7'h13][31:30], _RANDOM[7'h14][5:0]};
        state_2_valid = _RANDOM[7'h14][6];
        state_2_bits_valid = _RANDOM[7'h14][7];
        state_2_bits_skip = _RANDOM[7'h14][8];
        state_2_bits_isRVC = _RANDOM[7'h14][9];
        state_2_bits_rfwen = _RANDOM[7'h14][10];
        state_2_bits_fpwen = _RANDOM[7'h14][11];
        state_2_bits_vecwen = _RANDOM[7'h14][12];
        state_2_bits_v0wen = _RANDOM[7'h14][13];
        state_2_bits_wpdest = _RANDOM[7'h14][22:14];
        state_2_bits_wdest = _RANDOM[7'h14][30:23];
        state_2_bits_otherwpdest_0 = {_RANDOM[7'h14][31], _RANDOM[7'h15][7:0]};
        state_2_bits_otherwpdest_1 = _RANDOM[7'h15][16:8];
        state_2_bits_otherwpdest_2 = _RANDOM[7'h15][25:17];
        state_2_bits_otherwpdest_3 = {_RANDOM[7'h15][31:26], _RANDOM[7'h16][2:0]};
        state_2_bits_otherwpdest_4 = _RANDOM[7'h16][11:3];
        state_2_bits_otherwpdest_5 = _RANDOM[7'h16][20:12];
        state_2_bits_otherwpdest_6 = _RANDOM[7'h16][29:21];
        state_2_bits_otherwpdest_7 = {_RANDOM[7'h16][31:30], _RANDOM[7'h17][6:0]};
        state_2_bits_otherwpdest_8 = _RANDOM[7'h17][15:7];
        state_2_bits_otherwpdest_9 = _RANDOM[7'h17][24:16];
        state_2_bits_otherwpdest_10 = {_RANDOM[7'h17][31:25], _RANDOM[7'h18][1:0]};
        state_2_bits_otherwpdest_11 = _RANDOM[7'h18][10:2];
        state_2_bits_otherwpdest_12 = _RANDOM[7'h18][19:11];
        state_2_bits_otherwpdest_13 = _RANDOM[7'h18][28:20];
        state_2_bits_otherwpdest_14 = {_RANDOM[7'h18][31:29], _RANDOM[7'h19][5:0]};
        state_2_bits_otherwpdest_15 = _RANDOM[7'h19][14:6];
        state_2_bits_pc = {_RANDOM[7'h19][31:15], _RANDOM[7'h1A], _RANDOM[7'h1B][14:0]};
        state_2_bits_instr = {_RANDOM[7'h1B][31:15], _RANDOM[7'h1C][14:0]};
        state_2_bits_robIdx = _RANDOM[7'h1C][24:15];
        state_2_bits_lqIdx = _RANDOM[7'h1C][31:25];
        state_2_bits_sqIdx = _RANDOM[7'h1D][6:0];
        state_2_bits_isLoad = _RANDOM[7'h1D][7];
        state_2_bits_isStore = _RANDOM[7'h1D][8];
        state_2_bits_nFused = _RANDOM[7'h1D][16:9];
        state_2_bits_special = _RANDOM[7'h1D][24:17];
        state_2_bits_coreid = {_RANDOM[7'h1D][31:25], _RANDOM[7'h1E][0]};
        state_2_bits_index = _RANDOM[7'h1E][8:1];
        state_3_valid = _RANDOM[7'h1E][9];
        state_3_bits_valid = _RANDOM[7'h1E][10];
        state_3_bits_skip = _RANDOM[7'h1E][11];
        state_3_bits_isRVC = _RANDOM[7'h1E][12];
        state_3_bits_rfwen = _RANDOM[7'h1E][13];
        state_3_bits_fpwen = _RANDOM[7'h1E][14];
        state_3_bits_vecwen = _RANDOM[7'h1E][15];
        state_3_bits_v0wen = _RANDOM[7'h1E][16];
        state_3_bits_wpdest = _RANDOM[7'h1E][25:17];
        state_3_bits_wdest = {_RANDOM[7'h1E][31:26], _RANDOM[7'h1F][1:0]};
        state_3_bits_otherwpdest_0 = _RANDOM[7'h1F][10:2];
        state_3_bits_otherwpdest_1 = _RANDOM[7'h1F][19:11];
        state_3_bits_otherwpdest_2 = _RANDOM[7'h1F][28:20];
        state_3_bits_otherwpdest_3 = {_RANDOM[7'h1F][31:29], _RANDOM[7'h20][5:0]};
        state_3_bits_otherwpdest_4 = _RANDOM[7'h20][14:6];
        state_3_bits_otherwpdest_5 = _RANDOM[7'h20][23:15];
        state_3_bits_otherwpdest_6 = {_RANDOM[7'h20][31:24], _RANDOM[7'h21][0]};
        state_3_bits_otherwpdest_7 = _RANDOM[7'h21][9:1];
        state_3_bits_otherwpdest_8 = _RANDOM[7'h21][18:10];
        state_3_bits_otherwpdest_9 = _RANDOM[7'h21][27:19];
        state_3_bits_otherwpdest_10 = {_RANDOM[7'h21][31:28], _RANDOM[7'h22][4:0]};
        state_3_bits_otherwpdest_11 = _RANDOM[7'h22][13:5];
        state_3_bits_otherwpdest_12 = _RANDOM[7'h22][22:14];
        state_3_bits_otherwpdest_13 = _RANDOM[7'h22][31:23];
        state_3_bits_otherwpdest_14 = _RANDOM[7'h23][8:0];
        state_3_bits_otherwpdest_15 = _RANDOM[7'h23][17:9];
        state_3_bits_pc = {_RANDOM[7'h23][31:18], _RANDOM[7'h24], _RANDOM[7'h25][17:0]};
        state_3_bits_instr = {_RANDOM[7'h25][31:18], _RANDOM[7'h26][17:0]};
        state_3_bits_robIdx = _RANDOM[7'h26][27:18];
        state_3_bits_lqIdx = {_RANDOM[7'h26][31:28], _RANDOM[7'h27][2:0]};
        state_3_bits_sqIdx = _RANDOM[7'h27][9:3];
        state_3_bits_isLoad = _RANDOM[7'h27][10];
        state_3_bits_isStore = _RANDOM[7'h27][11];
        state_3_bits_nFused = _RANDOM[7'h27][19:12];
        state_3_bits_special = _RANDOM[7'h27][27:20];
        state_3_bits_coreid = {_RANDOM[7'h27][31:28], _RANDOM[7'h28][3:0]};
        state_3_bits_index = _RANDOM[7'h28][11:4];
        state_4_valid = _RANDOM[7'h28][12];
        state_4_bits_valid = _RANDOM[7'h28][13];
        state_4_bits_skip = _RANDOM[7'h28][14];
        state_4_bits_isRVC = _RANDOM[7'h28][15];
        state_4_bits_rfwen = _RANDOM[7'h28][16];
        state_4_bits_fpwen = _RANDOM[7'h28][17];
        state_4_bits_vecwen = _RANDOM[7'h28][18];
        state_4_bits_v0wen = _RANDOM[7'h28][19];
        state_4_bits_wpdest = _RANDOM[7'h28][28:20];
        state_4_bits_wdest = {_RANDOM[7'h28][31:29], _RANDOM[7'h29][4:0]};
        state_4_bits_otherwpdest_0 = _RANDOM[7'h29][13:5];
        state_4_bits_otherwpdest_1 = _RANDOM[7'h29][22:14];
        state_4_bits_otherwpdest_2 = _RANDOM[7'h29][31:23];
        state_4_bits_otherwpdest_3 = _RANDOM[7'h2A][8:0];
        state_4_bits_otherwpdest_4 = _RANDOM[7'h2A][17:9];
        state_4_bits_otherwpdest_5 = _RANDOM[7'h2A][26:18];
        state_4_bits_otherwpdest_6 = {_RANDOM[7'h2A][31:27], _RANDOM[7'h2B][3:0]};
        state_4_bits_otherwpdest_7 = _RANDOM[7'h2B][12:4];
        state_4_bits_otherwpdest_8 = _RANDOM[7'h2B][21:13];
        state_4_bits_otherwpdest_9 = _RANDOM[7'h2B][30:22];
        state_4_bits_otherwpdest_10 = {_RANDOM[7'h2B][31], _RANDOM[7'h2C][7:0]};
        state_4_bits_otherwpdest_11 = _RANDOM[7'h2C][16:8];
        state_4_bits_otherwpdest_12 = _RANDOM[7'h2C][25:17];
        state_4_bits_otherwpdest_13 = {_RANDOM[7'h2C][31:26], _RANDOM[7'h2D][2:0]};
        state_4_bits_otherwpdest_14 = _RANDOM[7'h2D][11:3];
        state_4_bits_otherwpdest_15 = _RANDOM[7'h2D][20:12];
        state_4_bits_pc = {_RANDOM[7'h2D][31:21], _RANDOM[7'h2E], _RANDOM[7'h2F][20:0]};
        state_4_bits_instr = {_RANDOM[7'h2F][31:21], _RANDOM[7'h30][20:0]};
        state_4_bits_robIdx = _RANDOM[7'h30][30:21];
        state_4_bits_lqIdx = {_RANDOM[7'h30][31], _RANDOM[7'h31][5:0]};
        state_4_bits_sqIdx = _RANDOM[7'h31][12:6];
        state_4_bits_isLoad = _RANDOM[7'h31][13];
        state_4_bits_isStore = _RANDOM[7'h31][14];
        state_4_bits_nFused = _RANDOM[7'h31][22:15];
        state_4_bits_special = _RANDOM[7'h31][30:23];
        state_4_bits_coreid = {_RANDOM[7'h31][31], _RANDOM[7'h32][6:0]};
        state_4_bits_index = _RANDOM[7'h32][14:7];
        state_5_valid = _RANDOM[7'h32][15];
        state_5_bits_valid = _RANDOM[7'h32][16];
        state_5_bits_skip = _RANDOM[7'h32][17];
        state_5_bits_isRVC = _RANDOM[7'h32][18];
        state_5_bits_rfwen = _RANDOM[7'h32][19];
        state_5_bits_fpwen = _RANDOM[7'h32][20];
        state_5_bits_vecwen = _RANDOM[7'h32][21];
        state_5_bits_v0wen = _RANDOM[7'h32][22];
        state_5_bits_wpdest = _RANDOM[7'h32][31:23];
        state_5_bits_wdest = _RANDOM[7'h33][7:0];
        state_5_bits_otherwpdest_0 = _RANDOM[7'h33][16:8];
        state_5_bits_otherwpdest_1 = _RANDOM[7'h33][25:17];
        state_5_bits_otherwpdest_2 = {_RANDOM[7'h33][31:26], _RANDOM[7'h34][2:0]};
        state_5_bits_otherwpdest_3 = _RANDOM[7'h34][11:3];
        state_5_bits_otherwpdest_4 = _RANDOM[7'h34][20:12];
        state_5_bits_otherwpdest_5 = _RANDOM[7'h34][29:21];
        state_5_bits_otherwpdest_6 = {_RANDOM[7'h34][31:30], _RANDOM[7'h35][6:0]};
        state_5_bits_otherwpdest_7 = _RANDOM[7'h35][15:7];
        state_5_bits_otherwpdest_8 = _RANDOM[7'h35][24:16];
        state_5_bits_otherwpdest_9 = {_RANDOM[7'h35][31:25], _RANDOM[7'h36][1:0]};
        state_5_bits_otherwpdest_10 = _RANDOM[7'h36][10:2];
        state_5_bits_otherwpdest_11 = _RANDOM[7'h36][19:11];
        state_5_bits_otherwpdest_12 = _RANDOM[7'h36][28:20];
        state_5_bits_otherwpdest_13 = {_RANDOM[7'h36][31:29], _RANDOM[7'h37][5:0]};
        state_5_bits_otherwpdest_14 = _RANDOM[7'h37][14:6];
        state_5_bits_otherwpdest_15 = _RANDOM[7'h37][23:15];
        state_5_bits_pc = {_RANDOM[7'h37][31:24], _RANDOM[7'h38], _RANDOM[7'h39][23:0]};
        state_5_bits_instr = {_RANDOM[7'h39][31:24], _RANDOM[7'h3A][23:0]};
        state_5_bits_robIdx = {_RANDOM[7'h3A][31:24], _RANDOM[7'h3B][1:0]};
        state_5_bits_lqIdx = _RANDOM[7'h3B][8:2];
        state_5_bits_sqIdx = _RANDOM[7'h3B][15:9];
        state_5_bits_isLoad = _RANDOM[7'h3B][16];
        state_5_bits_isStore = _RANDOM[7'h3B][17];
        state_5_bits_nFused = _RANDOM[7'h3B][25:18];
        state_5_bits_special = {_RANDOM[7'h3B][31:26], _RANDOM[7'h3C][1:0]};
        state_5_bits_coreid = _RANDOM[7'h3C][9:2];
        state_5_bits_index = _RANDOM[7'h3C][17:10];
        state_6_valid = _RANDOM[7'h3C][18];
        state_6_bits_valid = _RANDOM[7'h3C][19];
        state_6_bits_skip = _RANDOM[7'h3C][20];
        state_6_bits_isRVC = _RANDOM[7'h3C][21];
        state_6_bits_rfwen = _RANDOM[7'h3C][22];
        state_6_bits_fpwen = _RANDOM[7'h3C][23];
        state_6_bits_vecwen = _RANDOM[7'h3C][24];
        state_6_bits_v0wen = _RANDOM[7'h3C][25];
        state_6_bits_wpdest = {_RANDOM[7'h3C][31:26], _RANDOM[7'h3D][2:0]};
        state_6_bits_wdest = _RANDOM[7'h3D][10:3];
        state_6_bits_otherwpdest_0 = _RANDOM[7'h3D][19:11];
        state_6_bits_otherwpdest_1 = _RANDOM[7'h3D][28:20];
        state_6_bits_otherwpdest_2 = {_RANDOM[7'h3D][31:29], _RANDOM[7'h3E][5:0]};
        state_6_bits_otherwpdest_3 = _RANDOM[7'h3E][14:6];
        state_6_bits_otherwpdest_4 = _RANDOM[7'h3E][23:15];
        state_6_bits_otherwpdest_5 = {_RANDOM[7'h3E][31:24], _RANDOM[7'h3F][0]};
        state_6_bits_otherwpdest_6 = _RANDOM[7'h3F][9:1];
        state_6_bits_otherwpdest_7 = _RANDOM[7'h3F][18:10];
        state_6_bits_otherwpdest_8 = _RANDOM[7'h3F][27:19];
        state_6_bits_otherwpdest_9 = {_RANDOM[7'h3F][31:28], _RANDOM[7'h40][4:0]};
        state_6_bits_otherwpdest_10 = _RANDOM[7'h40][13:5];
        state_6_bits_otherwpdest_11 = _RANDOM[7'h40][22:14];
        state_6_bits_otherwpdest_12 = _RANDOM[7'h40][31:23];
        state_6_bits_otherwpdest_13 = _RANDOM[7'h41][8:0];
        state_6_bits_otherwpdest_14 = _RANDOM[7'h41][17:9];
        state_6_bits_otherwpdest_15 = _RANDOM[7'h41][26:18];
        state_6_bits_pc = {_RANDOM[7'h41][31:27], _RANDOM[7'h42], _RANDOM[7'h43][26:0]};
        state_6_bits_instr = {_RANDOM[7'h43][31:27], _RANDOM[7'h44][26:0]};
        state_6_bits_robIdx = {_RANDOM[7'h44][31:27], _RANDOM[7'h45][4:0]};
        state_6_bits_lqIdx = _RANDOM[7'h45][11:5];
        state_6_bits_sqIdx = _RANDOM[7'h45][18:12];
        state_6_bits_isLoad = _RANDOM[7'h45][19];
        state_6_bits_isStore = _RANDOM[7'h45][20];
        state_6_bits_nFused = _RANDOM[7'h45][28:21];
        state_6_bits_special = {_RANDOM[7'h45][31:29], _RANDOM[7'h46][4:0]};
        state_6_bits_coreid = _RANDOM[7'h46][12:5];
        state_6_bits_index = _RANDOM[7'h46][20:13];
        state_7_valid = _RANDOM[7'h46][21];
        state_7_bits_valid = _RANDOM[7'h46][22];
        state_7_bits_skip = _RANDOM[7'h46][23];
        state_7_bits_isRVC = _RANDOM[7'h46][24];
        state_7_bits_rfwen = _RANDOM[7'h46][25];
        state_7_bits_fpwen = _RANDOM[7'h46][26];
        state_7_bits_vecwen = _RANDOM[7'h46][27];
        state_7_bits_v0wen = _RANDOM[7'h46][28];
        state_7_bits_wpdest = {_RANDOM[7'h46][31:29], _RANDOM[7'h47][5:0]};
        state_7_bits_wdest = _RANDOM[7'h47][13:6];
        state_7_bits_otherwpdest_0 = _RANDOM[7'h47][22:14];
        state_7_bits_otherwpdest_1 = _RANDOM[7'h47][31:23];
        state_7_bits_otherwpdest_2 = _RANDOM[7'h48][8:0];
        state_7_bits_otherwpdest_3 = _RANDOM[7'h48][17:9];
        state_7_bits_otherwpdest_4 = _RANDOM[7'h48][26:18];
        state_7_bits_otherwpdest_5 = {_RANDOM[7'h48][31:27], _RANDOM[7'h49][3:0]};
        state_7_bits_otherwpdest_6 = _RANDOM[7'h49][12:4];
        state_7_bits_otherwpdest_7 = _RANDOM[7'h49][21:13];
        state_7_bits_otherwpdest_8 = _RANDOM[7'h49][30:22];
        state_7_bits_otherwpdest_9 = {_RANDOM[7'h49][31], _RANDOM[7'h4A][7:0]};
        state_7_bits_otherwpdest_10 = _RANDOM[7'h4A][16:8];
        state_7_bits_otherwpdest_11 = _RANDOM[7'h4A][25:17];
        state_7_bits_otherwpdest_12 = {_RANDOM[7'h4A][31:26], _RANDOM[7'h4B][2:0]};
        state_7_bits_otherwpdest_13 = _RANDOM[7'h4B][11:3];
        state_7_bits_otherwpdest_14 = _RANDOM[7'h4B][20:12];
        state_7_bits_otherwpdest_15 = _RANDOM[7'h4B][29:21];
        state_7_bits_pc = {_RANDOM[7'h4B][31:30], _RANDOM[7'h4C], _RANDOM[7'h4D][29:0]};
        state_7_bits_instr = {_RANDOM[7'h4D][31:30], _RANDOM[7'h4E][29:0]};
        state_7_bits_robIdx = {_RANDOM[7'h4E][31:30], _RANDOM[7'h4F][7:0]};
        state_7_bits_lqIdx = _RANDOM[7'h4F][14:8];
        state_7_bits_sqIdx = _RANDOM[7'h4F][21:15];
        state_7_bits_isLoad = _RANDOM[7'h4F][22];
        state_7_bits_isStore = _RANDOM[7'h4F][23];
        state_7_bits_nFused = _RANDOM[7'h4F][31:24];
        state_7_bits_special = _RANDOM[7'h50][7:0];
        state_7_bits_coreid = _RANDOM[7'h50][15:8];
        state_7_bits_index = _RANDOM[7'h50][23:16];
        tick_first_commit_isInitialEvent = _RANDOM[7'h50][24];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign want_tick =
    {~in_7_bits_valid | ~in_7_bits_skip
       & (~state_7_bits_valid | ~(_supportsSquashVec_nextNFused_T_15[8]))
       & in_7_bits_special == 8'h0,
     ~in_6_bits_valid | ~in_6_bits_skip
       & (~state_6_bits_valid | ~(_supportsSquashVec_nextNFused_T_13[8]))
       & in_6_bits_special == 8'h0,
     ~in_5_bits_valid | ~in_5_bits_skip
       & (~state_5_bits_valid | ~(_supportsSquashVec_nextNFused_T_11[8]))
       & in_5_bits_special == 8'h0,
     ~in_4_bits_valid | ~in_4_bits_skip
       & (~state_4_bits_valid | ~(_supportsSquashVec_nextNFused_T_9[8]))
       & in_4_bits_special == 8'h0,
     ~in_3_bits_valid | ~in_3_bits_skip
       & (~state_3_bits_valid | ~(_supportsSquashVec_nextNFused_T_7[8]))
       & in_3_bits_special == 8'h0,
     ~in_2_bits_valid | ~in_2_bits_skip
       & (~state_2_bits_valid | ~(_supportsSquashVec_nextNFused_T_5[8]))
       & in_2_bits_special == 8'h0,
     ~in_1_bits_valid | ~in_1_bits_skip
       & (~state_1_bits_valid | ~(_supportsSquashVec_nextNFused_T_3[8]))
       & in_1_bits_special == 8'h0,
     ~in_0_bits_valid | ~in_0_bits_skip
       & (~state_0_bits_valid | ~(_supportsSquashVec_nextNFused_T_1[8]))
       & in_0_bits_special == 8'h0} != 8'hFF
    | {~state_7_bits_valid | ~state_7_bits_skip & state_7_bits_special == 8'h0,
       ~state_6_bits_valid | ~state_6_bits_skip & state_6_bits_special == 8'h0,
       ~state_5_bits_valid | ~state_5_bits_skip & state_5_bits_special == 8'h0,
       ~state_4_bits_valid | ~state_4_bits_skip & state_4_bits_special == 8'h0,
       ~state_3_bits_valid | ~state_3_bits_skip & state_3_bits_special == 8'h0,
       ~state_2_bits_valid | ~state_2_bits_skip & state_2_bits_special == 8'h0,
       ~state_1_bits_valid | ~state_1_bits_skip & state_1_bits_special == 8'h0,
       ~state_0_bits_valid | ~state_0_bits_skip & state_0_bits_special == 8'h0} != 8'hFF
    | tick_first_commit;
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_skip = should_tick & state_0_bits_skip;
  assign out_0_bits_isRVC = should_tick & state_0_bits_isRVC;
  assign out_0_bits_rfwen = should_tick & state_0_bits_rfwen;
  assign out_0_bits_fpwen = should_tick & state_0_bits_fpwen;
  assign out_0_bits_vecwen = should_tick & state_0_bits_vecwen;
  assign out_0_bits_v0wen = should_tick & state_0_bits_v0wen;
  assign out_0_bits_wpdest = should_tick ? state_0_bits_wpdest : 9'h0;
  assign out_0_bits_wdest = should_tick ? state_0_bits_wdest : 8'h0;
  assign out_0_bits_otherwpdest_0 = should_tick ? state_0_bits_otherwpdest_0 : 9'h0;
  assign out_0_bits_otherwpdest_1 = should_tick ? state_0_bits_otherwpdest_1 : 9'h0;
  assign out_0_bits_otherwpdest_2 = should_tick ? state_0_bits_otherwpdest_2 : 9'h0;
  assign out_0_bits_otherwpdest_3 = should_tick ? state_0_bits_otherwpdest_3 : 9'h0;
  assign out_0_bits_otherwpdest_4 = should_tick ? state_0_bits_otherwpdest_4 : 9'h0;
  assign out_0_bits_otherwpdest_5 = should_tick ? state_0_bits_otherwpdest_5 : 9'h0;
  assign out_0_bits_otherwpdest_6 = should_tick ? state_0_bits_otherwpdest_6 : 9'h0;
  assign out_0_bits_otherwpdest_7 = should_tick ? state_0_bits_otherwpdest_7 : 9'h0;
  assign out_0_bits_otherwpdest_8 = should_tick ? state_0_bits_otherwpdest_8 : 9'h0;
  assign out_0_bits_otherwpdest_9 = should_tick ? state_0_bits_otherwpdest_9 : 9'h0;
  assign out_0_bits_otherwpdest_10 = should_tick ? state_0_bits_otherwpdest_10 : 9'h0;
  assign out_0_bits_otherwpdest_11 = should_tick ? state_0_bits_otherwpdest_11 : 9'h0;
  assign out_0_bits_otherwpdest_12 = should_tick ? state_0_bits_otherwpdest_12 : 9'h0;
  assign out_0_bits_otherwpdest_13 = should_tick ? state_0_bits_otherwpdest_13 : 9'h0;
  assign out_0_bits_otherwpdest_14 = should_tick ? state_0_bits_otherwpdest_14 : 9'h0;
  assign out_0_bits_otherwpdest_15 = should_tick ? state_0_bits_otherwpdest_15 : 9'h0;
  assign out_0_bits_pc = should_tick ? state_0_bits_pc : 64'h0;
  assign out_0_bits_instr = should_tick ? state_0_bits_instr : 32'h0;
  assign out_0_bits_robIdx = should_tick ? state_0_bits_robIdx : 10'h0;
  assign out_0_bits_lqIdx = should_tick ? state_0_bits_lqIdx : 7'h0;
  assign out_0_bits_sqIdx = should_tick ? state_0_bits_sqIdx : 7'h0;
  assign out_0_bits_isLoad = should_tick & state_0_bits_isLoad;
  assign out_0_bits_isStore = should_tick & state_0_bits_isStore;
  assign out_0_bits_nFused = should_tick ? state_0_bits_nFused : 8'h0;
  assign out_0_bits_special = should_tick ? state_0_bits_special : 8'h0;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
  assign out_0_bits_index = should_tick ? state_0_bits_index : 8'h0;
  assign out_1_valid = should_tick & state_1_valid;
  assign out_1_bits_skip = should_tick & state_1_bits_skip;
  assign out_1_bits_isRVC = should_tick & state_1_bits_isRVC;
  assign out_1_bits_rfwen = should_tick & state_1_bits_rfwen;
  assign out_1_bits_fpwen = should_tick & state_1_bits_fpwen;
  assign out_1_bits_vecwen = should_tick & state_1_bits_vecwen;
  assign out_1_bits_v0wen = should_tick & state_1_bits_v0wen;
  assign out_1_bits_wpdest = should_tick ? state_1_bits_wpdest : 9'h0;
  assign out_1_bits_wdest = should_tick ? state_1_bits_wdest : 8'h0;
  assign out_1_bits_otherwpdest_0 = should_tick ? state_1_bits_otherwpdest_0 : 9'h0;
  assign out_1_bits_otherwpdest_1 = should_tick ? state_1_bits_otherwpdest_1 : 9'h0;
  assign out_1_bits_otherwpdest_2 = should_tick ? state_1_bits_otherwpdest_2 : 9'h0;
  assign out_1_bits_otherwpdest_3 = should_tick ? state_1_bits_otherwpdest_3 : 9'h0;
  assign out_1_bits_otherwpdest_4 = should_tick ? state_1_bits_otherwpdest_4 : 9'h0;
  assign out_1_bits_otherwpdest_5 = should_tick ? state_1_bits_otherwpdest_5 : 9'h0;
  assign out_1_bits_otherwpdest_6 = should_tick ? state_1_bits_otherwpdest_6 : 9'h0;
  assign out_1_bits_otherwpdest_7 = should_tick ? state_1_bits_otherwpdest_7 : 9'h0;
  assign out_1_bits_otherwpdest_8 = should_tick ? state_1_bits_otherwpdest_8 : 9'h0;
  assign out_1_bits_otherwpdest_9 = should_tick ? state_1_bits_otherwpdest_9 : 9'h0;
  assign out_1_bits_otherwpdest_10 = should_tick ? state_1_bits_otherwpdest_10 : 9'h0;
  assign out_1_bits_otherwpdest_11 = should_tick ? state_1_bits_otherwpdest_11 : 9'h0;
  assign out_1_bits_otherwpdest_12 = should_tick ? state_1_bits_otherwpdest_12 : 9'h0;
  assign out_1_bits_otherwpdest_13 = should_tick ? state_1_bits_otherwpdest_13 : 9'h0;
  assign out_1_bits_otherwpdest_14 = should_tick ? state_1_bits_otherwpdest_14 : 9'h0;
  assign out_1_bits_otherwpdest_15 = should_tick ? state_1_bits_otherwpdest_15 : 9'h0;
  assign out_1_bits_pc = should_tick ? state_1_bits_pc : 64'h0;
  assign out_1_bits_instr = should_tick ? state_1_bits_instr : 32'h0;
  assign out_1_bits_robIdx = should_tick ? state_1_bits_robIdx : 10'h0;
  assign out_1_bits_lqIdx = should_tick ? state_1_bits_lqIdx : 7'h0;
  assign out_1_bits_sqIdx = should_tick ? state_1_bits_sqIdx : 7'h0;
  assign out_1_bits_isLoad = should_tick & state_1_bits_isLoad;
  assign out_1_bits_isStore = should_tick & state_1_bits_isStore;
  assign out_1_bits_nFused = should_tick ? state_1_bits_nFused : 8'h0;
  assign out_1_bits_special = should_tick ? state_1_bits_special : 8'h0;
  assign out_1_bits_coreid = should_tick ? state_1_bits_coreid : 8'h0;
  assign out_1_bits_index = should_tick ? state_1_bits_index : 8'h0;
  assign out_2_valid = should_tick & state_2_valid;
  assign out_2_bits_skip = should_tick & state_2_bits_skip;
  assign out_2_bits_isRVC = should_tick & state_2_bits_isRVC;
  assign out_2_bits_rfwen = should_tick & state_2_bits_rfwen;
  assign out_2_bits_fpwen = should_tick & state_2_bits_fpwen;
  assign out_2_bits_vecwen = should_tick & state_2_bits_vecwen;
  assign out_2_bits_v0wen = should_tick & state_2_bits_v0wen;
  assign out_2_bits_wpdest = should_tick ? state_2_bits_wpdest : 9'h0;
  assign out_2_bits_wdest = should_tick ? state_2_bits_wdest : 8'h0;
  assign out_2_bits_otherwpdest_0 = should_tick ? state_2_bits_otherwpdest_0 : 9'h0;
  assign out_2_bits_otherwpdest_1 = should_tick ? state_2_bits_otherwpdest_1 : 9'h0;
  assign out_2_bits_otherwpdest_2 = should_tick ? state_2_bits_otherwpdest_2 : 9'h0;
  assign out_2_bits_otherwpdest_3 = should_tick ? state_2_bits_otherwpdest_3 : 9'h0;
  assign out_2_bits_otherwpdest_4 = should_tick ? state_2_bits_otherwpdest_4 : 9'h0;
  assign out_2_bits_otherwpdest_5 = should_tick ? state_2_bits_otherwpdest_5 : 9'h0;
  assign out_2_bits_otherwpdest_6 = should_tick ? state_2_bits_otherwpdest_6 : 9'h0;
  assign out_2_bits_otherwpdest_7 = should_tick ? state_2_bits_otherwpdest_7 : 9'h0;
  assign out_2_bits_otherwpdest_8 = should_tick ? state_2_bits_otherwpdest_8 : 9'h0;
  assign out_2_bits_otherwpdest_9 = should_tick ? state_2_bits_otherwpdest_9 : 9'h0;
  assign out_2_bits_otherwpdest_10 = should_tick ? state_2_bits_otherwpdest_10 : 9'h0;
  assign out_2_bits_otherwpdest_11 = should_tick ? state_2_bits_otherwpdest_11 : 9'h0;
  assign out_2_bits_otherwpdest_12 = should_tick ? state_2_bits_otherwpdest_12 : 9'h0;
  assign out_2_bits_otherwpdest_13 = should_tick ? state_2_bits_otherwpdest_13 : 9'h0;
  assign out_2_bits_otherwpdest_14 = should_tick ? state_2_bits_otherwpdest_14 : 9'h0;
  assign out_2_bits_otherwpdest_15 = should_tick ? state_2_bits_otherwpdest_15 : 9'h0;
  assign out_2_bits_pc = should_tick ? state_2_bits_pc : 64'h0;
  assign out_2_bits_instr = should_tick ? state_2_bits_instr : 32'h0;
  assign out_2_bits_robIdx = should_tick ? state_2_bits_robIdx : 10'h0;
  assign out_2_bits_lqIdx = should_tick ? state_2_bits_lqIdx : 7'h0;
  assign out_2_bits_sqIdx = should_tick ? state_2_bits_sqIdx : 7'h0;
  assign out_2_bits_isLoad = should_tick & state_2_bits_isLoad;
  assign out_2_bits_isStore = should_tick & state_2_bits_isStore;
  assign out_2_bits_nFused = should_tick ? state_2_bits_nFused : 8'h0;
  assign out_2_bits_special = should_tick ? state_2_bits_special : 8'h0;
  assign out_2_bits_coreid = should_tick ? state_2_bits_coreid : 8'h0;
  assign out_2_bits_index = should_tick ? state_2_bits_index : 8'h0;
  assign out_3_valid = should_tick & state_3_valid;
  assign out_3_bits_skip = should_tick & state_3_bits_skip;
  assign out_3_bits_isRVC = should_tick & state_3_bits_isRVC;
  assign out_3_bits_rfwen = should_tick & state_3_bits_rfwen;
  assign out_3_bits_fpwen = should_tick & state_3_bits_fpwen;
  assign out_3_bits_vecwen = should_tick & state_3_bits_vecwen;
  assign out_3_bits_v0wen = should_tick & state_3_bits_v0wen;
  assign out_3_bits_wpdest = should_tick ? state_3_bits_wpdest : 9'h0;
  assign out_3_bits_wdest = should_tick ? state_3_bits_wdest : 8'h0;
  assign out_3_bits_otherwpdest_0 = should_tick ? state_3_bits_otherwpdest_0 : 9'h0;
  assign out_3_bits_otherwpdest_1 = should_tick ? state_3_bits_otherwpdest_1 : 9'h0;
  assign out_3_bits_otherwpdest_2 = should_tick ? state_3_bits_otherwpdest_2 : 9'h0;
  assign out_3_bits_otherwpdest_3 = should_tick ? state_3_bits_otherwpdest_3 : 9'h0;
  assign out_3_bits_otherwpdest_4 = should_tick ? state_3_bits_otherwpdest_4 : 9'h0;
  assign out_3_bits_otherwpdest_5 = should_tick ? state_3_bits_otherwpdest_5 : 9'h0;
  assign out_3_bits_otherwpdest_6 = should_tick ? state_3_bits_otherwpdest_6 : 9'h0;
  assign out_3_bits_otherwpdest_7 = should_tick ? state_3_bits_otherwpdest_7 : 9'h0;
  assign out_3_bits_otherwpdest_8 = should_tick ? state_3_bits_otherwpdest_8 : 9'h0;
  assign out_3_bits_otherwpdest_9 = should_tick ? state_3_bits_otherwpdest_9 : 9'h0;
  assign out_3_bits_otherwpdest_10 = should_tick ? state_3_bits_otherwpdest_10 : 9'h0;
  assign out_3_bits_otherwpdest_11 = should_tick ? state_3_bits_otherwpdest_11 : 9'h0;
  assign out_3_bits_otherwpdest_12 = should_tick ? state_3_bits_otherwpdest_12 : 9'h0;
  assign out_3_bits_otherwpdest_13 = should_tick ? state_3_bits_otherwpdest_13 : 9'h0;
  assign out_3_bits_otherwpdest_14 = should_tick ? state_3_bits_otherwpdest_14 : 9'h0;
  assign out_3_bits_otherwpdest_15 = should_tick ? state_3_bits_otherwpdest_15 : 9'h0;
  assign out_3_bits_pc = should_tick ? state_3_bits_pc : 64'h0;
  assign out_3_bits_instr = should_tick ? state_3_bits_instr : 32'h0;
  assign out_3_bits_robIdx = should_tick ? state_3_bits_robIdx : 10'h0;
  assign out_3_bits_lqIdx = should_tick ? state_3_bits_lqIdx : 7'h0;
  assign out_3_bits_sqIdx = should_tick ? state_3_bits_sqIdx : 7'h0;
  assign out_3_bits_isLoad = should_tick & state_3_bits_isLoad;
  assign out_3_bits_isStore = should_tick & state_3_bits_isStore;
  assign out_3_bits_nFused = should_tick ? state_3_bits_nFused : 8'h0;
  assign out_3_bits_special = should_tick ? state_3_bits_special : 8'h0;
  assign out_3_bits_coreid = should_tick ? state_3_bits_coreid : 8'h0;
  assign out_3_bits_index = should_tick ? state_3_bits_index : 8'h0;
  assign out_4_valid = should_tick & state_4_valid;
  assign out_4_bits_skip = should_tick & state_4_bits_skip;
  assign out_4_bits_isRVC = should_tick & state_4_bits_isRVC;
  assign out_4_bits_rfwen = should_tick & state_4_bits_rfwen;
  assign out_4_bits_fpwen = should_tick & state_4_bits_fpwen;
  assign out_4_bits_vecwen = should_tick & state_4_bits_vecwen;
  assign out_4_bits_v0wen = should_tick & state_4_bits_v0wen;
  assign out_4_bits_wpdest = should_tick ? state_4_bits_wpdest : 9'h0;
  assign out_4_bits_wdest = should_tick ? state_4_bits_wdest : 8'h0;
  assign out_4_bits_otherwpdest_0 = should_tick ? state_4_bits_otherwpdest_0 : 9'h0;
  assign out_4_bits_otherwpdest_1 = should_tick ? state_4_bits_otherwpdest_1 : 9'h0;
  assign out_4_bits_otherwpdest_2 = should_tick ? state_4_bits_otherwpdest_2 : 9'h0;
  assign out_4_bits_otherwpdest_3 = should_tick ? state_4_bits_otherwpdest_3 : 9'h0;
  assign out_4_bits_otherwpdest_4 = should_tick ? state_4_bits_otherwpdest_4 : 9'h0;
  assign out_4_bits_otherwpdest_5 = should_tick ? state_4_bits_otherwpdest_5 : 9'h0;
  assign out_4_bits_otherwpdest_6 = should_tick ? state_4_bits_otherwpdest_6 : 9'h0;
  assign out_4_bits_otherwpdest_7 = should_tick ? state_4_bits_otherwpdest_7 : 9'h0;
  assign out_4_bits_otherwpdest_8 = should_tick ? state_4_bits_otherwpdest_8 : 9'h0;
  assign out_4_bits_otherwpdest_9 = should_tick ? state_4_bits_otherwpdest_9 : 9'h0;
  assign out_4_bits_otherwpdest_10 = should_tick ? state_4_bits_otherwpdest_10 : 9'h0;
  assign out_4_bits_otherwpdest_11 = should_tick ? state_4_bits_otherwpdest_11 : 9'h0;
  assign out_4_bits_otherwpdest_12 = should_tick ? state_4_bits_otherwpdest_12 : 9'h0;
  assign out_4_bits_otherwpdest_13 = should_tick ? state_4_bits_otherwpdest_13 : 9'h0;
  assign out_4_bits_otherwpdest_14 = should_tick ? state_4_bits_otherwpdest_14 : 9'h0;
  assign out_4_bits_otherwpdest_15 = should_tick ? state_4_bits_otherwpdest_15 : 9'h0;
  assign out_4_bits_pc = should_tick ? state_4_bits_pc : 64'h0;
  assign out_4_bits_instr = should_tick ? state_4_bits_instr : 32'h0;
  assign out_4_bits_robIdx = should_tick ? state_4_bits_robIdx : 10'h0;
  assign out_4_bits_lqIdx = should_tick ? state_4_bits_lqIdx : 7'h0;
  assign out_4_bits_sqIdx = should_tick ? state_4_bits_sqIdx : 7'h0;
  assign out_4_bits_isLoad = should_tick & state_4_bits_isLoad;
  assign out_4_bits_isStore = should_tick & state_4_bits_isStore;
  assign out_4_bits_nFused = should_tick ? state_4_bits_nFused : 8'h0;
  assign out_4_bits_special = should_tick ? state_4_bits_special : 8'h0;
  assign out_4_bits_coreid = should_tick ? state_4_bits_coreid : 8'h0;
  assign out_4_bits_index = should_tick ? state_4_bits_index : 8'h0;
  assign out_5_valid = should_tick & state_5_valid;
  assign out_5_bits_skip = should_tick & state_5_bits_skip;
  assign out_5_bits_isRVC = should_tick & state_5_bits_isRVC;
  assign out_5_bits_rfwen = should_tick & state_5_bits_rfwen;
  assign out_5_bits_fpwen = should_tick & state_5_bits_fpwen;
  assign out_5_bits_vecwen = should_tick & state_5_bits_vecwen;
  assign out_5_bits_v0wen = should_tick & state_5_bits_v0wen;
  assign out_5_bits_wpdest = should_tick ? state_5_bits_wpdest : 9'h0;
  assign out_5_bits_wdest = should_tick ? state_5_bits_wdest : 8'h0;
  assign out_5_bits_otherwpdest_0 = should_tick ? state_5_bits_otherwpdest_0 : 9'h0;
  assign out_5_bits_otherwpdest_1 = should_tick ? state_5_bits_otherwpdest_1 : 9'h0;
  assign out_5_bits_otherwpdest_2 = should_tick ? state_5_bits_otherwpdest_2 : 9'h0;
  assign out_5_bits_otherwpdest_3 = should_tick ? state_5_bits_otherwpdest_3 : 9'h0;
  assign out_5_bits_otherwpdest_4 = should_tick ? state_5_bits_otherwpdest_4 : 9'h0;
  assign out_5_bits_otherwpdest_5 = should_tick ? state_5_bits_otherwpdest_5 : 9'h0;
  assign out_5_bits_otherwpdest_6 = should_tick ? state_5_bits_otherwpdest_6 : 9'h0;
  assign out_5_bits_otherwpdest_7 = should_tick ? state_5_bits_otherwpdest_7 : 9'h0;
  assign out_5_bits_otherwpdest_8 = should_tick ? state_5_bits_otherwpdest_8 : 9'h0;
  assign out_5_bits_otherwpdest_9 = should_tick ? state_5_bits_otherwpdest_9 : 9'h0;
  assign out_5_bits_otherwpdest_10 = should_tick ? state_5_bits_otherwpdest_10 : 9'h0;
  assign out_5_bits_otherwpdest_11 = should_tick ? state_5_bits_otherwpdest_11 : 9'h0;
  assign out_5_bits_otherwpdest_12 = should_tick ? state_5_bits_otherwpdest_12 : 9'h0;
  assign out_5_bits_otherwpdest_13 = should_tick ? state_5_bits_otherwpdest_13 : 9'h0;
  assign out_5_bits_otherwpdest_14 = should_tick ? state_5_bits_otherwpdest_14 : 9'h0;
  assign out_5_bits_otherwpdest_15 = should_tick ? state_5_bits_otherwpdest_15 : 9'h0;
  assign out_5_bits_pc = should_tick ? state_5_bits_pc : 64'h0;
  assign out_5_bits_instr = should_tick ? state_5_bits_instr : 32'h0;
  assign out_5_bits_robIdx = should_tick ? state_5_bits_robIdx : 10'h0;
  assign out_5_bits_lqIdx = should_tick ? state_5_bits_lqIdx : 7'h0;
  assign out_5_bits_sqIdx = should_tick ? state_5_bits_sqIdx : 7'h0;
  assign out_5_bits_isLoad = should_tick & state_5_bits_isLoad;
  assign out_5_bits_isStore = should_tick & state_5_bits_isStore;
  assign out_5_bits_nFused = should_tick ? state_5_bits_nFused : 8'h0;
  assign out_5_bits_special = should_tick ? state_5_bits_special : 8'h0;
  assign out_5_bits_coreid = should_tick ? state_5_bits_coreid : 8'h0;
  assign out_5_bits_index = should_tick ? state_5_bits_index : 8'h0;
  assign out_6_valid = should_tick & state_6_valid;
  assign out_6_bits_skip = should_tick & state_6_bits_skip;
  assign out_6_bits_isRVC = should_tick & state_6_bits_isRVC;
  assign out_6_bits_rfwen = should_tick & state_6_bits_rfwen;
  assign out_6_bits_fpwen = should_tick & state_6_bits_fpwen;
  assign out_6_bits_vecwen = should_tick & state_6_bits_vecwen;
  assign out_6_bits_v0wen = should_tick & state_6_bits_v0wen;
  assign out_6_bits_wpdest = should_tick ? state_6_bits_wpdest : 9'h0;
  assign out_6_bits_wdest = should_tick ? state_6_bits_wdest : 8'h0;
  assign out_6_bits_otherwpdest_0 = should_tick ? state_6_bits_otherwpdest_0 : 9'h0;
  assign out_6_bits_otherwpdest_1 = should_tick ? state_6_bits_otherwpdest_1 : 9'h0;
  assign out_6_bits_otherwpdest_2 = should_tick ? state_6_bits_otherwpdest_2 : 9'h0;
  assign out_6_bits_otherwpdest_3 = should_tick ? state_6_bits_otherwpdest_3 : 9'h0;
  assign out_6_bits_otherwpdest_4 = should_tick ? state_6_bits_otherwpdest_4 : 9'h0;
  assign out_6_bits_otherwpdest_5 = should_tick ? state_6_bits_otherwpdest_5 : 9'h0;
  assign out_6_bits_otherwpdest_6 = should_tick ? state_6_bits_otherwpdest_6 : 9'h0;
  assign out_6_bits_otherwpdest_7 = should_tick ? state_6_bits_otherwpdest_7 : 9'h0;
  assign out_6_bits_otherwpdest_8 = should_tick ? state_6_bits_otherwpdest_8 : 9'h0;
  assign out_6_bits_otherwpdest_9 = should_tick ? state_6_bits_otherwpdest_9 : 9'h0;
  assign out_6_bits_otherwpdest_10 = should_tick ? state_6_bits_otherwpdest_10 : 9'h0;
  assign out_6_bits_otherwpdest_11 = should_tick ? state_6_bits_otherwpdest_11 : 9'h0;
  assign out_6_bits_otherwpdest_12 = should_tick ? state_6_bits_otherwpdest_12 : 9'h0;
  assign out_6_bits_otherwpdest_13 = should_tick ? state_6_bits_otherwpdest_13 : 9'h0;
  assign out_6_bits_otherwpdest_14 = should_tick ? state_6_bits_otherwpdest_14 : 9'h0;
  assign out_6_bits_otherwpdest_15 = should_tick ? state_6_bits_otherwpdest_15 : 9'h0;
  assign out_6_bits_pc = should_tick ? state_6_bits_pc : 64'h0;
  assign out_6_bits_instr = should_tick ? state_6_bits_instr : 32'h0;
  assign out_6_bits_robIdx = should_tick ? state_6_bits_robIdx : 10'h0;
  assign out_6_bits_lqIdx = should_tick ? state_6_bits_lqIdx : 7'h0;
  assign out_6_bits_sqIdx = should_tick ? state_6_bits_sqIdx : 7'h0;
  assign out_6_bits_isLoad = should_tick & state_6_bits_isLoad;
  assign out_6_bits_isStore = should_tick & state_6_bits_isStore;
  assign out_6_bits_nFused = should_tick ? state_6_bits_nFused : 8'h0;
  assign out_6_bits_special = should_tick ? state_6_bits_special : 8'h0;
  assign out_6_bits_coreid = should_tick ? state_6_bits_coreid : 8'h0;
  assign out_6_bits_index = should_tick ? state_6_bits_index : 8'h0;
  assign out_7_valid = should_tick & state_7_valid;
  assign out_7_bits_skip = should_tick & state_7_bits_skip;
  assign out_7_bits_isRVC = should_tick & state_7_bits_isRVC;
  assign out_7_bits_rfwen = should_tick & state_7_bits_rfwen;
  assign out_7_bits_fpwen = should_tick & state_7_bits_fpwen;
  assign out_7_bits_vecwen = should_tick & state_7_bits_vecwen;
  assign out_7_bits_v0wen = should_tick & state_7_bits_v0wen;
  assign out_7_bits_wpdest = should_tick ? state_7_bits_wpdest : 9'h0;
  assign out_7_bits_wdest = should_tick ? state_7_bits_wdest : 8'h0;
  assign out_7_bits_otherwpdest_0 = should_tick ? state_7_bits_otherwpdest_0 : 9'h0;
  assign out_7_bits_otherwpdest_1 = should_tick ? state_7_bits_otherwpdest_1 : 9'h0;
  assign out_7_bits_otherwpdest_2 = should_tick ? state_7_bits_otherwpdest_2 : 9'h0;
  assign out_7_bits_otherwpdest_3 = should_tick ? state_7_bits_otherwpdest_3 : 9'h0;
  assign out_7_bits_otherwpdest_4 = should_tick ? state_7_bits_otherwpdest_4 : 9'h0;
  assign out_7_bits_otherwpdest_5 = should_tick ? state_7_bits_otherwpdest_5 : 9'h0;
  assign out_7_bits_otherwpdest_6 = should_tick ? state_7_bits_otherwpdest_6 : 9'h0;
  assign out_7_bits_otherwpdest_7 = should_tick ? state_7_bits_otherwpdest_7 : 9'h0;
  assign out_7_bits_otherwpdest_8 = should_tick ? state_7_bits_otherwpdest_8 : 9'h0;
  assign out_7_bits_otherwpdest_9 = should_tick ? state_7_bits_otherwpdest_9 : 9'h0;
  assign out_7_bits_otherwpdest_10 = should_tick ? state_7_bits_otherwpdest_10 : 9'h0;
  assign out_7_bits_otherwpdest_11 = should_tick ? state_7_bits_otherwpdest_11 : 9'h0;
  assign out_7_bits_otherwpdest_12 = should_tick ? state_7_bits_otherwpdest_12 : 9'h0;
  assign out_7_bits_otherwpdest_13 = should_tick ? state_7_bits_otherwpdest_13 : 9'h0;
  assign out_7_bits_otherwpdest_14 = should_tick ? state_7_bits_otherwpdest_14 : 9'h0;
  assign out_7_bits_otherwpdest_15 = should_tick ? state_7_bits_otherwpdest_15 : 9'h0;
  assign out_7_bits_pc = should_tick ? state_7_bits_pc : 64'h0;
  assign out_7_bits_instr = should_tick ? state_7_bits_instr : 32'h0;
  assign out_7_bits_robIdx = should_tick ? state_7_bits_robIdx : 10'h0;
  assign out_7_bits_lqIdx = should_tick ? state_7_bits_lqIdx : 7'h0;
  assign out_7_bits_sqIdx = should_tick ? state_7_bits_sqIdx : 7'h0;
  assign out_7_bits_isLoad = should_tick & state_7_bits_isLoad;
  assign out_7_bits_isStore = should_tick & state_7_bits_isStore;
  assign out_7_bits_nFused = should_tick ? state_7_bits_nFused : 8'h0;
  assign out_7_bits_special = should_tick ? state_7_bits_special : 8'h0;
  assign out_7_bits_coreid = should_tick ? state_7_bits_coreid : 8'h0;
  assign out_7_bits_index = should_tick ? state_7_bits_index : 8'h0;
endmodule

