{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715307240034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715307240043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 07:43:59 2024 " "Processing started: Fri May 10 07:43:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715307240043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307240043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307240043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715307240295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715307240295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_tb-tb_arch " "Found design unit 1: RISC_tb-tb_arch" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_tb " "Found entity 1: RISC_tb" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_Pipeline-behave " "Found design unit 1: RISC_Pipeline-behave" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_Pipeline " "Found entity 1: RISC_Pipeline" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-inside " "Found design unit 1: ALU2-inside" {  } { { "ALU2.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU2.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-structure " "Found design unit 1: instruction_memory-structure" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ifidreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFIDReg-behave " "Found design unit 1: IFIDReg-behave" {  } { { "IFIDReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IFIDReg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFIDReg " "Found entity 1: IFIDReg" {  } { { "IFIDReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IFIDReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behave " "Found design unit 1: Decoder-behave" {  } { { "Decoder.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Decoder.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idorreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file idorreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDORReg-behave " "Found design unit 1: IDORReg-behave" {  } { { "IDORReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IDORReg.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDORReg " "Found entity 1: IDORReg" {  } { { "IDORReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IDORReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-extender " "Found design unit 1: SE6-extender" {  } { { "SE6.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE6.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE6.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-extender " "Found design unit 1: SE9-extender" {  } { { "SE9.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE9.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE9.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-inside " "Found design unit 1: Register_File-inside" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orexreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file orexreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OREXReg-behave " "Found design unit 1: OREXReg-behave" {  } { { "OREXReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/OREXReg.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 OREXReg " "Found entity 1: OREXReg" {  } { { "OREXReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/OREXReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-mux2to1 " "Found design unit 1: mux_2_1-mux2to1" {  } { { "mux_2_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFTER-BHV_SHIFTER " "Found design unit 1: SHIFTER-BHV_SHIFTER" {  } { { "SHIFTER.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SHIFTER.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SHIFTER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-mux4to1 " "Found design unit 1: mux_4_1-mux4to1" {  } { { "mux_4_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-inside " "Found design unit 1: ALU3-inside" {  } { { "ALU3.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU3.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU3.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmmreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exmmreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMMReg-behave " "Found design unit 1: EXMMReg-behave" {  } { { "EXMMReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/EXMMReg.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMMReg " "Found entity 1: EXMMReg" {  } { { "EXMMReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/EXMMReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structure " "Found design unit 1: data_memory-structure" {  } { { "data_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/data_memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/data_memory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmwbreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mmwbreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMWBReg-behave " "Found design unit 1: MMWBReg-behave" {  } { { "MMWBReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/MMWBReg.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMWBReg " "Found entity 1: MMWBReg" {  } { { "MMWBReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/MMWBReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1_3bit-mux4to1 " "Found design unit 1: mux_4_1_3bit-mux4to1" {  } { { "mux_4_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1_3bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_3bit " "Found entity 1: mux_4_1_3bit" {  } { { "mux_4_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1_3bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiple_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiple_Reg-behave " "Found design unit 1: Multiple_Reg-behave" {  } { { "Multiple_Reg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Multiple_Reg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiple_Reg " "Found entity 1: Multiple_Reg" {  } { { "Multiple_Reg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Multiple_Reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_3bit-mux2to1 " "Found design unit 1: mux_2_1_3bit-mux2to1" {  } { { "mux_2_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1_3bit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_3bit " "Found entity 1: mux_2_1_3bit" {  } { { "mux_2_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1_3bit.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-forward " "Found design unit 1: ForwardingUnit-forward" {  } { { "ForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ForwardingUnit.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ForwardingUnit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715307248988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307248988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_Pipeline " "Elaborating entity \"RISC_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715307249019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCout5 RISC_Pipeline.vhdl(405) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(405): object \"PCout5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_Add_M5 RISC_Pipeline.vhdl(445) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(445): object \"Reg_Add_M5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bit_Reg_Add5 RISC_Pipeline.vhdl(447) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(447): object \"Bit_Reg_Add5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C5 RISC_Pipeline.vhdl(469) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(469): object \"C5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z5 RISC_Pipeline.vhdl(469) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(469): object \"Z5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Iout5 RISC_Pipeline.vhdl(486) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(486): object \"Iout5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hold_or_fwd_D1 RISC_Pipeline.vhdl(487) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(487): object \"hold_or_fwd_D1\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hold_or_fwd_D2 RISC_Pipeline.vhdl(487) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(487): object \"hold_or_fwd_D2\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMM6_16bit_5 RISC_Pipeline.vhdl(488) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(488): object \"IMM6_16bit_5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aRA5 RISC_Pipeline.vhdl(491) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(491): object \"aRA5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aRB5 RISC_Pipeline.vhdl(492) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(492): object \"aRB5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aRC5 RISC_Pipeline.vhdl(493) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(493): object \"aRC5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "RISC_Pipeline.vhdl" "IM" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr instruction_memory.vhdl(35) " "VHDL Process Statement warning at instruction_memory.vhdl(35): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] instruction_memory.vhdl(35) " "Inferred latch for \"addr\[0\]\" at instruction_memory.vhdl(35)" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] instruction_memory.vhdl(35) " "Inferred latch for \"addr\[1\]\" at instruction_memory.vhdl(35)" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] instruction_memory.vhdl(35) " "Inferred latch for \"addr\[2\]\" at instruction_memory.vhdl(35)" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] instruction_memory.vhdl(35) " "Inferred latch for \"addr\[3\]\" at instruction_memory.vhdl(35)" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] instruction_memory.vhdl(35) " "Inferred latch for \"addr\[4\]\" at instruction_memory.vhdl(35)" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249024 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:ALU2_inst " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:ALU2_inst\"" {  } { { "RISC_Pipeline.vhdl" "ALU2_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:pc_in_mux " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:pc_in_mux\"" {  } { { "RISC_Pipeline.vhdl" "pc_in_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDReg IFIDReg:IFID " "Elaborating entity \"IFIDReg\" for hierarchy \"IFIDReg:IFID\"" {  } { { "RISC_Pipeline.vhdl" "IFID" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder1\"" {  } { { "RISC_Pipeline.vhdl" "Decoder1" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 SE6:SE6_inst " "Elaborating entity \"SE6\" for hierarchy \"SE6:SE6_inst\"" {  } { { "RISC_Pipeline.vhdl" "SE6_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 SE9:SE9_inst " "Elaborating entity \"SE9\" for hierarchy \"SE9:SE9_inst\"" {  } { { "RISC_Pipeline.vhdl" "SE9_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDORReg IDORReg:IDOR " "Elaborating entity \"IDORReg\" for hierarchy \"IDORReg:IDOR\"" {  } { { "RISC_Pipeline.vhdl" "IDOR" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:R_file " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:R_file\"" {  } { { "RISC_Pipeline.vhdl" "R_file" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 Register_File.vhdl(80) " "VHDL Process Statement warning at Register_File.vhdl(80): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 Register_File.vhdl(80) " "VHDL Process Statement warning at Register_File.vhdl(80): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] Register_File.vhdl(80) " "Inferred latch for \"D2\[0\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] Register_File.vhdl(80) " "Inferred latch for \"D2\[1\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] Register_File.vhdl(80) " "Inferred latch for \"D2\[2\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] Register_File.vhdl(80) " "Inferred latch for \"D2\[3\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] Register_File.vhdl(80) " "Inferred latch for \"D2\[4\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] Register_File.vhdl(80) " "Inferred latch for \"D2\[5\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] Register_File.vhdl(80) " "Inferred latch for \"D2\[6\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] Register_File.vhdl(80) " "Inferred latch for \"D2\[7\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] Register_File.vhdl(80) " "Inferred latch for \"D2\[8\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] Register_File.vhdl(80) " "Inferred latch for \"D2\[9\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] Register_File.vhdl(80) " "Inferred latch for \"D2\[10\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] Register_File.vhdl(80) " "Inferred latch for \"D2\[11\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] Register_File.vhdl(80) " "Inferred latch for \"D2\[12\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] Register_File.vhdl(80) " "Inferred latch for \"D2\[13\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] Register_File.vhdl(80) " "Inferred latch for \"D2\[14\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] Register_File.vhdl(80) " "Inferred latch for \"D2\[15\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] Register_File.vhdl(80) " "Inferred latch for \"D1\[0\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] Register_File.vhdl(80) " "Inferred latch for \"D1\[1\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] Register_File.vhdl(80) " "Inferred latch for \"D1\[2\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] Register_File.vhdl(80) " "Inferred latch for \"D1\[3\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] Register_File.vhdl(80) " "Inferred latch for \"D1\[4\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] Register_File.vhdl(80) " "Inferred latch for \"D1\[5\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] Register_File.vhdl(80) " "Inferred latch for \"D1\[6\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] Register_File.vhdl(80) " "Inferred latch for \"D1\[7\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] Register_File.vhdl(80) " "Inferred latch for \"D1\[8\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] Register_File.vhdl(80) " "Inferred latch for \"D1\[9\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] Register_File.vhdl(80) " "Inferred latch for \"D1\[10\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] Register_File.vhdl(80) " "Inferred latch for \"D1\[11\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] Register_File.vhdl(80) " "Inferred latch for \"D1\[12\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] Register_File.vhdl(80) " "Inferred latch for \"D1\[13\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] Register_File.vhdl(80) " "Inferred latch for \"D1\[14\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] Register_File.vhdl(80) " "Inferred latch for \"D1\[15\]\" at Register_File.vhdl(80)" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 "|RISC_Pipeline|Register_File:R_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1_3bit mux_4_1_3bit:RF_Addressin_mux " "Elaborating entity \"mux_4_1_3bit\" for hierarchy \"mux_4_1_3bit:RF_Addressin_mux\"" {  } { { "RISC_Pipeline.vhdl" "RF_Addressin_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:RF_D1_fwd_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:RF_D1_fwd_unit\"" {  } { { "RISC_Pipeline.vhdl" "RF_D1_fwd_unit" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_3bit mux_2_1_3bit:RF_A2_mux " "Elaborating entity \"mux_2_1_3bit\" for hierarchy \"mux_2_1_3bit:RF_A2_mux\"" {  } { { "RISC_Pipeline.vhdl" "RF_A2_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiple_Reg Multiple_Reg:Multiple_Counter " "Elaborating entity \"Multiple_Reg\" for hierarchy \"Multiple_Reg:Multiple_Counter\"" {  } { { "RISC_Pipeline.vhdl" "Multiple_Counter" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OREXReg OREXReg:OREX " "Elaborating entity \"OREXReg\" for hierarchy \"OREXReg:OREX\"" {  } { { "RISC_Pipeline.vhdl" "OREX" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:Multiple_ALU " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:Multiple_ALU\"" {  } { { "RISC_Pipeline.vhdl" "Multiple_ALU" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:muxaluC " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:muxaluC\"" {  } { { "RISC_Pipeline.vhdl" "muxaluC" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER SHIFTER:Shifter_inst " "Elaborating entity \"SHIFTER\" for hierarchy \"SHIFTER:Shifter_inst\"" {  } { { "RISC_Pipeline.vhdl" "Shifter_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Main_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:Main_ALU\"" {  } { { "RISC_Pipeline.vhdl" "Main_ALU" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C ALU.vhdl(58) " "VHDL Process Statement warning at ALU.vhdl(58): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "less ALU.vhdl(58) " "VHDL Process Statement warning at ALU.vhdl(58): inferring latch(es) for signal or variable \"less\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "equal ALU.vhdl(58) " "VHDL Process Statement warning at ALU.vhdl(58): inferring latch(es) for signal or variable \"equal\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhdl(58) " "VHDL Process Statement warning at ALU.vhdl(58): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhdl(58) " "VHDL Process Statement warning at ALU.vhdl(58): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhdl(58) " "Inferred latch for \"zero\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhdl(58) " "Inferred latch for \"carry\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal ALU.vhdl(58) " "Inferred latch for \"equal\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less ALU.vhdl(58) " "Inferred latch for \"less\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[0\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[1\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[2\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[3\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[4\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[5\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[6\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[7\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[8\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[9\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[10\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[11\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[12\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[13\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[14\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] ALU.vhdl(58) " "Inferred latch for \"ALU_C\[15\]\" at ALU.vhdl(58)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249051 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMMReg EXMMReg:EXMM " "Elaborating entity \"EXMMReg\" for hierarchy \"EXMMReg:EXMM\"" {  } { { "RISC_Pipeline.vhdl" "EXMM" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:Dmemory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:Dmemory\"" {  } { { "RISC_Pipeline.vhdl" "Dmemory" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMWBReg MMWBReg:MMWB " "Elaborating entity \"MMWBReg\" for hierarchy \"MMWBReg:MMWB\"" {  } { { "RISC_Pipeline.vhdl" "MMWB" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715307249570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715307249570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715307249601 "|RISC_Pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715307249601 "|RISC_Pipeline|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715307249601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715307249601 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715307249601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715307249601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715307249618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 07:44:09 2024 " "Processing ended: Fri May 10 07:44:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715307249618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715307249618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715307249618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715307249618 ""}
