{
	"author": [
		"Avaneendra Gupta",
		"John P. Hayes"
	],
	"booktitle": "Proceedings of the 34th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/GuptaH97",
	"doi": "10.1145/266021.266198",
	"ee": "http://doi.acm.org/10.1145/266021.266198",
	"pages": "452-455",
	"publisher": "ACM Press",
	"stemmed": [
		"clip",
		"an",
		"optim",
		"layout",
		"generat",
		"for",
		"two",
		"dimension",
		"cmos",
		"cell"
	],
	"tag": [
		"2d",
		"generative",
		"layout",
		"named",
		"optimisation"
	],
	"title": "CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1997
}