#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 15 16:03:09 2017
# Process ID: 10788
# Current directory: /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1000.867 ; gain = 0.000 ; free physical = 8330 ; free virtual = 28317
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper_board.xdc]
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.863 ; gain = 478.449 ; free physical = 7739 ; free virtual = 27727
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/.Xil/Vivado-10788-ispc2016/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.863 ; gain = 0.000 ; free physical = 7739 ; free virtual = 27727
Restored from archive | CPU: 0.000000 secs | Memory: 0.011894 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.863 ; gain = 0.000 ; free physical = 7739 ; free virtual = 27727
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.863 ; gain = 714.000 ; free physical = 7739 ; free virtual = 27726
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1773.875 ; gain = 59.008 ; free physical = 7713 ; free virtual = 27700

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1805.465 ; gain = 0.000 ; free physical = 7618 ; free virtual = 27647
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c09622f8

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1805.465 ; gain = 31.590 ; free physical = 7618 ; free virtual = 27647
Implement Debug Cores | Checksum: 1c5a10623
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ec6d1163

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1814.465 ; gain = 40.590 ; free physical = 7616 ; free virtual = 27645

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 3 Constant propagation | Checksum: 1383b3c58

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1814.465 ; gain = 40.590 ; free physical = 7616 ; free virtual = 27645

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 143 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 4 Sweep | Checksum: 160677662

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1814.465 ; gain = 40.590 ; free physical = 7616 ; free virtual = 27645

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 160677662

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1814.465 ; gain = 40.590 ; free physical = 7616 ; free virtual = 27645

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.465 ; gain = 0.000 ; free physical = 7616 ; free virtual = 27645
Ending Logic Optimization Task | Checksum: 160677662

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1814.465 ; gain = 40.590 ; free physical = 7616 ; free virtual = 27645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 160677662

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7523 ; free virtual = 27556
Ending Power Optimization Task | Checksum: 160677662

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1991.672 ; gain = 177.207 ; free physical = 7522 ; free virtual = 27557
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 1991.672 ; gain = 276.805 ; free physical = 7522 ; free virtual = 27557
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7521 ; free virtual = 27557
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7510 ; free virtual = 27548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7510 ; free virtual = 27548

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106b1bd70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7507 ; free virtual = 27548

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1bf0dcc93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7503 ; free virtual = 27548

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bf0dcc93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7503 ; free virtual = 27548
Phase 1 Placer Initialization | Checksum: 1bf0dcc93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7502 ; free virtual = 27547

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2ca1c9995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7498 ; free virtual = 27544

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ca1c9995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7498 ; free virtual = 27544

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d1ffc028

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7497 ; free virtual = 27544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28a48a323

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7497 ; free virtual = 27544

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28a48a323

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7497 ; free virtual = 27544

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 28d90e9bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7497 ; free virtual = 27544

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 133551ea5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20d3715e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20d3715e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
Phase 3 Detail Placement | Checksum: 20d3715e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.319. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f092052b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
Phase 4.1 Post Commit Optimization | Checksum: 1f092052b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f092052b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f092052b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 201237038

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201237038

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
Ending Placer Task | Checksum: 18ac06e51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7496 ; free virtual = 27544
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7491 ; free virtual = 27544
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7492 ; free virtual = 27541
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7491 ; free virtual = 27541
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7491 ; free virtual = 27541
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e07bf128 ConstDB: 0 ShapeSum: aa447d29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6c9340c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7462 ; free virtual = 27514

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6c9340c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7461 ; free virtual = 27514

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6c9340c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7459 ; free virtual = 27512

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6c9340c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7459 ; free virtual = 27512
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a431f3a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.310  | TNS=0.000  | WHS=-0.206 | THS=-74.619|

Phase 2 Router Initialization | Checksum: 1a8d58630

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 173a161a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 20ab1daee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1034a1a40

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 162c57bbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12934862e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1a5df2421

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1588a2556

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
Phase 4 Rip-up And Reroute | Checksum: 1588a2556

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1588a2556

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1588a2556

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
Phase 5 Delay and Skew Optimization | Checksum: 1588a2556

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a14a2357

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.197  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 226e984ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507
Phase 6 Post Hold Fix | Checksum: 226e984ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.524356 %
  Global Horizontal Routing Utilization  = 0.686101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 177b3059f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7453 ; free virtual = 27507

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 177b3059f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7451 ; free virtual = 27505

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e13661db

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7451 ; free virtual = 27505

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.197  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e13661db

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7451 ; free virtual = 27505
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7451 ; free virtual = 27505

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7451 ; free virtual = 27505
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1991.672 ; gain = 0.000 ; free physical = 7446 ; free virtual = 27505
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tansei/Desktop/hardware_kadai/verilog/uart_loopback_kit/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 16:06:08 2017...
