cscope 15 $HOME/tenere/efi/Tuareg_sw               0002448293
	@/home/oli/tenere/efi/Tuareg_sw/Tuareg.c

1 
	~"decod”_hw.h
"

2 
	~"decod”_logic.h
"

3 
	~"ign™iÚ_logic.h
"

4 
	~"ign™iÚ_hw.h
"

5 
	~"scheduËr.h
"

6 
	~"u¬t.h
"

7 
	~"cÚv”siÚ.h
"

8 
	~"low¥“d_tim”s.h
"

9 
	~"TuÃrStudio.h
"

10 
	~"cÚfig.h
"

11 
	~"bË.h
"

12 
	~"“´om.h
"

13 
	~"£nsÜs.h
"

14 
	~"fu–_hw.h
"

15 
	~"fu–_logic.h
"

17 
	~"dash_hw.h
"

18 
	~"dash_logic.h
"

20 
	~"debug.h
"

21 
	~"Tu¬eg.h
"

26 
	$Tu¬eg_¡İ_’gše
()

28 
	`£t_fu–pump
(
OFF
);

29 
	`£t_šjeùÜ_ch1
(
OFF
);

30 
	`£t_šjeùÜ_ch2
(
OFF
);

31 
	`£t_ign™iÚ_ch1
(
OFF
);

32 
	`£t_ign™iÚ_ch2
(
OFF
);

33 
	}
}

39 
	$Tu¬eg_check_h—Éh
()

47 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/Tuareg.h

1 #iâdeà
SPEED_H_INCLUDED


2 
	#SPEED_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"ign™iÚ_logic.h
"

6 
	~"£nsÜs.h
"

10 
	#CRASH_SENSOR_ENGAGE_LEVEL
 1

	)

13 
	#RUN_SENSOR_ENGAGE_LEVEL
 0

	)

23 
	~"¬dušo_ty³s.h
"

25 
	#CRANK_ANGLE_MAX
 720

	)

26 
	#CRANK_ANGLE_MAX_IGN
 360

	)

27 
	#CRANK_ANGLE_MAX_INJ
 360

28 

	)

35 
	#MAX_RPM
 9000

	)

47 
	#’gšeSquœtsP”Cyşe
 2

49 

	)

58 
	#LOAD_SOURCE_MAP
 0

	)

59 
	#LOAD_SOURCE_TPS
 1

	)

62 
	#BIT_ENGINE_RUN
 0

63 
	#BIT_ENGINE_CRANK
 1

64 
	#BIT_ENGINE_ASE
 2

65 
	#BIT_ENGINE_WARMUP
 3

66 
	#BIT_ENGINE_ACC
 4

67 
	#BIT_ENGINE_DCC
 5

68 
	#BIT_ENGINE_MAPACC
 6

69 
	#BIT_ENGINE_MAPDCC
 7

70 

	)

72 
	#BIT_SQUIRT_INJ1
 0

73 
	#BIT_SQUIRT_INJ2
 1

74 
	#BIT_SQUIRT_INJ3
 2

75 
	#BIT_SQUIRT_INJ4
 3

76 
	#BIT_SQUIRT_DFCO
 4

77 
	#BIT_SQUIRT_BOOSTCUT
 5

78 
	#BIT_SQUIRT_TOOTHLOG1READY
 6

79 
	#BIT_SQUIRT_TOOTHLOG2READY
 7

80 

	)

82 
	#BIT_SPARK_HLAUNCH
 0

83 
	#BIT_SPARK_SLAUNCH
 1

84 
	#BIT_SPARK_HRDLIM
 2

85 
	#BIT_SPARK_SFTLIM
 3

86 
	#BIT_SPARK_BOOSTCUT
 4

87 
	#BIT_SPARK_ERROR
 5

88 
	#BIT_SPARK_IDLE
 6

89 
	#BIT_SPARK_SYNC
 7

90 

	)

91 
	#BIT_SPARK2_FLATSH
 0

92 
	#BIT_SPARK2_FLATSS
 1

93 
	#BIT_SPARK2_UNUSED3
 2

	)

94 
	#BIT_SPARK2_UNUSED4
 3

	)

95 
	#BIT_SPARK2_UNUSED5
 4

	)

96 
	#BIT_SPARK2_UNUSED6
 5

	)

97 
	#BIT_SPARK2_UNUSED7
 6

	)

98 
	#BIT_SPARK2_UNUSED8
 7

	)

106 
	mTMODE_HWINIT
,

107 
	mTMODE_CONFIGLOAD
,

108 
	mTMODE_MODULEINIT
,

114 
	mTMODE_DIAG
,

117 
	mTMODE_HALT
,

120 
	mTMODE_RUNNING
,

123 
	mTMODE_STB
,

125 } 
	ttu¬eg_runmode_t
;

131 
	mTERROR_CONFIG
 =0x01

133 } 
	ttu¬eg_”rÜ_t
;

144 
	s_Tu¬eg_t
 {

149 vŞ©
decod”_logic_t
 * 
	mdecod”
;

150 vŞ©
£nsÜ_š‹rçû_t
 * 
	m£nsÜ_š‹rçû
;

151 vŞ©
ign™iÚ_timšg_t
 
	mign™iÚ_timšg
;

154 
tu¬eg_runmode_t
 
	mRunmode
;

155 
tu¬eg_”rÜ_t
 
	mE¼Üs
;

158 
U8
 
	mrun_sw™ch_couÁ”
;

159 
U8
 
	müash_sw™ch_couÁ”
;

165 
U16
 
	mRPM
;

177 
VS16
 
	m½mDOT
;

178 
U8
 
	mVE
;

189 
U8
 
	mdw–lCÜ»ùiÚ
;

190 
U8
 
	mb©‹ry10
;

191 
S8
 
	madvªû
;

192 
U8
 
	mcÜ»ùiÚs
;

193 
U8
 
	mTAEamouÁ
;

194 
U8
 
	megoCÜ»ùiÚ
;

195 
U8
 
	mwueCÜ»ùiÚ
;

196 
U8
 
	mb©CÜ»ùiÚ
;

197 
U8
 
	mŸtCÜ»ùiÚ
;

198 
U8
 
	mÏunchCÜ»ùiÚ
;

199 
U8
 
	mæexCÜ»ùiÚ
;

200 
U8
 
	mæexIgnCÜ»ùiÚ
;

201 
U8
 
	maäT¬g‘
;

202 
U8
 
	midËDuty
;

203 
¬dboŞ
 
	mçnOn
;

204 
VU8
 
	m‘hªŞPù
;

205 
U32
 
	mTAEEndTime
;

206 
VU8
 
	msquœt
;

207 
VU8
 
	m¥¬k
;

208 
VU8
 
	m¥¬k2
;

209 
U8
 
	m’gše
;

210 
U16
 
	mPW1
;

211 
U16
 
	mPW2
;

212 
U16
 
	mPW3
;

213 
U16
 
	mPW4
;

214 
VU8
 
	mrunSecs
;

215 
VU8
 
	m£ş
;

216 
VU16
 
	mloİsP”SecÚd
;

217 
¬dboŞ
 
	mÏunchšgSoá
;

218 
¬dboŞ
 
	mÏunchšgH¬d
;

219 
U16
 
	mä“RAM
;

220 
U16
 
	mşutchEngagedRPM
;

221 
¬dboŞ
 
	mæ©ShiášgH¬d
;

222 
VU16
 
	m¡¬tRevŞutiÚs
;

223 
U16
 
	mboo¡T¬g‘
;

224 
U8
 
	m‹¡Ouuts
;

225 
¬dboŞ
 
	m‹¡Aùive
;

234 } 
	tTu¬eg_t
;

240 vŞ©
Tu¬eg_t
 
Tu¬eg
;

242 
Tu¬eg_¡İ_’gše
();

	@/home/oli/tenere/efi/Tuareg_sw/TunerStudio.c

7 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"uts.h
"

10 
	~"bË.h
"

12 
	~"u¬t.h
"

13 
	~"cÚv”siÚ.h
"

14 
	~"TuÃrStudio.h
"

16 
	~"cÚfig_·ges.h
"

17 
	~"cÚfig.h
"

18 
	~"Tu¬eg.h
"

19 
	~"“´om.h
"

20 
	~"“´om_Ïyout.h
"

21 
	~"£nsÜs.h
"

22 
	~"debug.h
"

26 vŞ©
tuÃrs_şi_t
 
	gTS_şi
;

33 
	$ts_communiÿtiÚ
()

35 
VU32
 
d©a_1
, 
d©a_2
, 
d©a_3
, 
d©a_4
;

42 if(
TS_şi
.
commªd_du¿tiÚ
 == 0)

44 
TS_şi
.
cmdP’dšg
= 0;

47 ifĞ!
TS_şi
.
cmdP’dšg
 )

49 
TS_şi
.
cu¼’tCommªd
ğ
	`UART_g‘RX
();

50 
TS_şi
.
commªd_du¿tiÚ
ğ
COMMAND_DURATION
;

54 
TS_şi
.
cu¼’tCommªd
)

62 
	`ts_£ndV®ues
(0, 
SENDVALUE_FAKE_PACKETSIZE
);

71 if(
TS_şi
.
buº_³rmissiÚ
 == 0)

73 
	`UART_S’d
(
DEBUG_PORT
, "\r\n*** config write„ejected ***\r\n");

77 
	`wr™e_CÚfigD©a
();

89 
	`UART_Tx
(
TS_PORT
, '1');

98 
TS_şi
.
cmdP’dšg
 = 
TRUE
;

100 if(
	`UART_avaabË
() >= 2)

106 
d©a_1
ğ
	`UART_g‘RX
();

107 
d©a_2
ğ
	`UART_g‘RX
();

110 
	`ts_debug_ã©u»s
Ğ
	`wÜd
(
d©a_1
, 
d©a_2
) );

112 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

121 
	`UART_S’d
(
TS_PORT
, "001");

130 
TS_şi
.
cmdP’dšg
ğ
TRUE
;

132 if(
	`UART_avaabË
() >= 4)

135 
d©a_1
ğ
	`UART_g‘RX
();

136 
d©a_2
ğ
	`UART_g‘RX
();

137 
d©a_3
ğ
	`UART_g‘RX
();

138 
d©a_4
ğ
	`UART_g‘RX
();

141 if((
d©a_1
 =ğ'm'è&& (
d©a_2
 =ğ'o'è&& (
d©a_3
 =ğ'd'è&& (
d©a_4
 == '#'))

143 
TS_şi
.
mod_³rmissiÚ
 =1;

144 
	`UART_S’d
(
DEBUG_PORT
, "\r\n *** unlocked config modification ***");

146 if((
d©a_1
 =ğ'b'è&& (
d©a_2
 =ğ'r'è&& (
d©a_3
 =ğ'n'è&& (
d©a_4
 == '!'))

148 
TS_şi
.
buº_³rmissiÚ
 =1;

149 
	`UART_S’d
(
DEBUG_PORT
, "\r\n *** unlocked config burn ***");

153 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

163 
	`ts_dŸgPage
();

171 
	`UART_S’d
(
TS_PORT
, "\r\n");

181 
TS_şi
.
cmdP’dšg
ğ
TRUE
;

183 ifĞ
	`UART_avaabË
() )

185 
d©a_1
ğ
	`UART_g‘RX
();

190 ifĞ
d©a_1
 >= 0x30 )

192 
d©a_1
 -= 0x30;

195 if((
d©a_1
 > 0) && (data_1 < 13))

197 
TS_şi
.
cu¼’tPage_Nr
ğ
d©a_1
;

200 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

210 
	`UART_S’d
(
TS_PORT
, "speeduino 201708");

218 
	`UART_S’d
(
TS_PORT
, "Speeduino 2017.08");

221 
Tu¬eg
.
£ş
 = 0;

229 
	`ts_£ndPage
();

238 
TS_şi
.
cmdP’dšg
 = 
TRUE
;

240 if(
TS_şi
.
cu¼’tPage_Nr
 =ğ
CALIBPAGE_NR
)

249 if(
	`UART_avaabË
() >= 3)

254 
d©a_1
ğ
	`UART_g‘RX
();

261 
d©a_2
ğ
	`UART_g‘RX
();

262 
d©a_3
ğ
	`UART_g‘RX
();

265 
	`ts_»¶aûCÚfig
(
d©a_1
, 
	`wÜd
(
d©a_2
, 
d©a_3
));

267 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

270 ifĞ(
TS_şi
.
cu¼’tPage_Nr
 =ğ
VEMAPPAGE_NR
è|| (TS_şi.cu¼’tPage_N¸=ğ
IGNMAPPAGE_NR
è|| (TS_şi.cu¼’tPage_N¸=ğ
AFRMAPPAGE_NR
) )

276 if(
	`UART_avaabË
() >= 3)

282 
d©a_1
ğ
	`UART_g‘RX
();

283 
d©a_2
ğ
	`UART_g‘RX
();

288 
d©a_3
ğ
	`UART_g‘RX
();

291 
	`ts_»¶aûCÚfig
(
	`wÜd
(
d©a_2
, 
d©a_1
), 
d©a_3
);

293 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

298 if(
	`UART_avaabË
() >= 2)

303 
d©a_1
ğ
	`UART_g‘RX
();

308 
d©a_2
ğ
	`UART_g‘RX
();

311 
	`ts_»¶aûCÚfig
(
d©a_1
, 
d©a_2
);

313 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

324 
TS_şi
.
cmdP’dšg
 = 
TRUE
;

327 ià(
	`UART_avaabË
() >= 6)

334 
d©a_1
ğ
	`UART_g‘RX
();

340 
d©a_2
ğ
	`UART_g‘RX
();

343 if(
d©a_2
 == 0x30)

354 
d©a_1
ğ
	`UART_g‘RX
();

355 
d©a_2
ğ
	`UART_g‘RX
();

361 
d©a_3
ğ
	`UART_g‘RX
();

362 
d©a_4
ğ
	`UART_g‘RX
();

365 
	`ts_£ndV®ues
(
	`wÜd
(
d©a_2
, 
d©a_1
), wÜd(
d©a_4
, 
d©a_3
));

368 
TS_şi
.
cmdP’dšg
 = 
FALSE
;

374 
	`UART_Tx
(
TS_PORT
, '\n');

375 
	`UART_S’d
(
TS_PORT
, "===Command Help===\n\r");

376 
	`UART_S’d
(
TS_PORT
, "All commands‡re single character‡nd‡re concatenated withheir…arameters \n\r");

377 
	`UART_S’d
(
TS_PORT
, "without spaces. Some…arameters‡re binary‡nd cannot beƒnteredhroughhis \n\r");

378 
	`UART_S’d
(
TS_PORT
, "prompt by conventional means. \n\r");

379 
	`UART_S’d
(
TS_PORT
, "Syntax: <command>+<parameter1>+<parameter2>+<parameterN>\n\r");

380 
	`UART_S’d
(
TS_PORT
, "===List of Commands===\n\r");

381 
	`UART_S’d
(
TS_PORT
, "A - Displays 31 bytes of Tuareg values in binary (live data)\n\r");

382 
	`UART_S’d
(
TS_PORT
, "B - Burn current map‡nd configPage valuesoƒeprom\n\r");

383 
	`UART_S’d
(
TS_PORT
, "C - Test COM…ort. Used by Tunerstudioo see whether‡n ECU is on‡ given serial \n\r");

384 
	`UART_S’d
(
TS_PORT
, "…ort. Returns‡ binary‚umber.\n\r");

385 
	`UART_S’d
(
TS_PORT
, "L - Displays map…age (akaable) or configPage values. Use Po change…age (not \n\r");

386 
	`UART_S’d
(
TS_PORT
, "ƒvery…age is‡ map)\n\r");

387 
	`UART_S’d
(
TS_PORT
, "J - get…ermissions <mod#> or <brn!> \n\r");

388 
	`UART_S’d
(
TS_PORT
, "N - Print‚ew†ine.\n\r");

389 
	`UART_S’d
(
TS_PORT
, "P - Set current…age. Syntax: P+<pageNumber>\n\r");

390 
	`UART_S’d
(
TS_PORT
, "R - Same‡s A command\n\r");

391 
	`UART_S’d
(
TS_PORT
, "S - Display signature‚umber\n\r");

392 
	`UART_S’d
(
TS_PORT
, "Q - Same‡s S command\n\r");

393 
	`UART_S’d
(
TS_PORT
, "V - Display map or configPage values in binary\n\r");

394 
	`UART_S’d
(
TS_PORT
, "W - Set one byte in map or configPage. Expects binary…arameters. \n\r");

395 
	`UART_S’d
(
TS_PORT
, " Syntax: W+<offset>+<new byte>\n\r");

396 
	`UART_S’d
(
TS_PORT
, "? - Displayshis help…age\n\r");

403 
	}
}

414 
	$ts_£ndV®ues
(
U32
 
off£t
, U32 
Ëngth
)

416 
U8
 
fuÎStus
[
SENDVALUE_BUFFERSIZE
];

417 
U32
 
i
;

419 if(
TS_şi
.
A_cmd_»que¡s
 == 0)

421 
Tu¬eg
.
£ş
 = 0;

424 
TS_şi
.
A_cmd_»que¡s
++;

426 
fuÎStus
[0] = 
Tu¬eg
.
£ş
;

427 
fuÎStus
[1] = 
Tu¬eg
.
squœt
;

428 
fuÎStus
[2] = 
Tu¬eg
.
’gše
;

429 
fuÎStus
[3] = (
U8
)(
Tu¬eg
.
ign™iÚ_timšg
.
dw–l_advªû_deg
 - Tu¬eg.ign™iÚ_timšg.
ign™iÚ_advªû_deg
);

430 
fuÎStus
[4] = 
	`lowBy‹
(
Tu¬eg
.
£nsÜ_š‹rçû
->
MAP
 / 10);

431 
fuÎStus
[5] = 
	`highBy‹
(
Tu¬eg
.
£nsÜ_š‹rçû
->
MAP
 / 10);

432 
fuÎStus
[6] = (
U8
)(
Tu¬eg
.
£nsÜ_š‹rçû
->
IAT
 + 
IAT_OFFSET
);

433 
fuÎStus
[7] = (
U8
)(
Tu¬eg
.
£nsÜ_š‹rçû
->
CLT
 + 
CLT_OFFSET
);

434 
fuÎStus
[8] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
VBAT
;

435 
fuÎStus
[9] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
VBAT
;

436 
fuÎStus
[10] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
O2
;

437 
fuÎStus
[11] = 
Tu¬eg
.
egoCÜ»ùiÚ
;

438 
fuÎStus
[12] = 
Tu¬eg
.
ŸtCÜ»ùiÚ
;

439 
fuÎStus
[13] = 
Tu¬eg
.
wueCÜ»ùiÚ
;

440 
fuÎStus
[14] = 
	`lowBy‹
(
Tu¬eg
.
decod”
->
’gše_½m
);

441 
fuÎStus
[15] = 
	`highBy‹
(
Tu¬eg
.
decod”
->
’gše_½m
);

442 
fuÎStus
[16] = 
Tu¬eg
.
TAEamouÁ
;

443 
fuÎStus
[17] = 
Tu¬eg
.
cÜ»ùiÚs
;

444 
fuÎStus
[18] = 
Tu¬eg
.
VE
;

445 
fuÎStus
[19] = 
Tu¬eg
.
aäT¬g‘
;

446 
fuÎStus
[20] = (
U8
)(
Tu¬eg
.
PW1
 / 100);

447 
fuÎStus
[21] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
ddt_TPS
;

448 
fuÎStus
[22] = (
U8
è
Tu¬eg
.
ign™iÚ_timšg
.
ign™iÚ_advªû_deg
;

449 
fuÎStus
[23] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
TPS
;

452 
fuÎStus
[24] = 
	`lowBy‹
(
Tu¬eg
.
loİsP”SecÚd
);

453 
fuÎStus
[25] = 
	`highBy‹
(
Tu¬eg
.
loİsP”SecÚd
);

457 
fuÎStus
[26] = 0x42;

458 
fuÎStus
[27] = 0x42;

460 
fuÎStus
[28] = 0x42;

461 
fuÎStus
[29] = 0x42;

462 
fuÎStus
[30] = 
Tu¬eg
.
¥¬k
;

465 
fuÎStus
[31] = 
	`lowBy‹
(
Tu¬eg
.
½mDOT
);

466 
fuÎStus
[32] = 
	`highBy‹
(
Tu¬eg
.
½mDOT
);

468 if(
Ëngth
 > 31)

470 
fuÎStus
[33] = 0x42;

471 
fuÎStus
[34] = 0x42;

472 
fuÎStus
[35] = 0x42;

473 
fuÎStus
[36] = 0x42;

475 
fuÎStus
[37] = 0x42;

476 
fuÎStus
[38] = 0x42;

478 
fuÎStus
[39] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
O2
;

479 
fuÎStus
[40] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
BARO
;

488 
fuÎStus
[41] = (
U8
è
Tu¬eg
.
£nsÜ_š‹rçû
->
TPS
;

496 if(
Ëngth
 > 
SENDVALUE_FAKE_PACKETSIZE
)

498 
Ëngth
ğ
SENDVALUE_FAKE_PACKETSIZE
;

501 if((
off£t
 + 
Ëngth
è> 
SENDVALUE_FAKE_PACKETSIZE
)

503 
off£t
ğ
SENDVALUE_FAKE_PACKETSIZE
 - 
Ëngth
;

517 
i
=0; i < 
Ëngth
; i++)

519 ifĞ(
i
 + 
off£t
) < 41)

522 
	`UART_Tx
(
TS_PORT
, 
fuÎStus
[
i
 + 
off£t
]);

524 ifĞ(
i
 + 
off£t
) < 74)

527 
	`UART_Tx
(
TS_PORT
, 0);

529 ifĞ(
i
 + 
off£t
) == 74 )

532 
	`UART_Tx
(
TS_PORT
, 
fuÎStus
[41]);

535 
	}
}

547 
	$ts_debug_ã©u»s
(
U32
 
F—tu»ID
)

549 
U8
 
u8_d©a
 =0;

550 
U32
 
d©a_1
 =0;

551 
U32
 
d©a_2
 =0;

553 
F—tu»ID
)

561 
	`UART_S’d
(
DEBUG_PORT
, "EEprom data:\r\n");

563 
d©a_1
=0; d©a_1 < 
EEPROM_STORAGE_END
; data_1++)

565 
d©a_2
ğ
	`“´om_»ad_by‹
(
d©a_1
, &
u8_d©a
);

567 if(
d©a_2
 != 0)

570 
	`UART_S’d
(
DEBUG_PORT
, "ERROR!");

574 
	`UART_Tx
(
DEBUG_PORT
, 
u8_d©a
);

577 
	`UART_S’d
(
DEBUG_PORT
, "Transmission complete.\r\n");

584 
	`´št_£nsÜ_d©a
();

591 
	}
}

602 
	$ts_£ndPage
()

604 vŞ©* 
²t_cÚfigPage
 =
NULL
;

605 
U32
 
cÚfigPage_size
 =0;

606 vŞ©
bË3D
 * 
cu¼’tTabË
 =
NULL
;

607 
U8
 
»¥Ú£
[
MAP_PAGE_SIZE
];

608 
U32
 
i
, 
l
;

611 
TS_şi
.
cu¼’tPage_Nr
)

614 
VEMAPPAGE_NR
:

615 
cu¼’tTabË
 = &
fu–TabË
;

618 
VESETPAGE_NR
:

619 
²t_cÚfigPage
ğ&
cÚfigPage1
;

620 
cÚfigPage_size
ğ
VESETPAGE_SIZE
;

623 
IGNMAPPAGE_NR
:

624 
cu¼’tTabË
 = &
ign™iÚTabË
;

627 
IGNSETPAGE_NR
:

628 
²t_cÚfigPage
 = &
cÚfigPage2
;

629 
cÚfigPage_size
ğ
IGNSETPAGE_SIZE
;

632 
AFRMAPPAGE_NR
:

633 
cu¼’tTabË
 = &
aäTabË
;

636 
AFRSETPAGE_NR
:

637 
²t_cÚfigPage
 = &
cÚfigPage3
;

638 
cÚfigPage_size
ğ
AFRSETPAGE_SIZE
;

641 
IACPAGE_NR
:

642 
²t_cÚfigPage
 = &
cÚfigPage4
;

643 
cÚfigPage_size
ğ
IACPAGE_SIZE
;

647 
BOOSTVVCPAGE_NR
:

655 
i
 = 0; i < 64; i++è{ 
»¥Ú£
[i] = 
boo¡TabË
.
axisZ
[(i / 8)][i % 8]; }

656 
i
 = 64; i < 72; i++è{ 
»¥Ú£
[i] = (
U8
è(
boo¡TabË
.
axisX
[(˜- 64)] / 
TABLE_RPM_MULTIPLIER
); }

657 
i
 = 72; i < 80; i++è{ 
»¥Ú£
[i] = (
U8
è(
boo¡TabË
.
axisY
[7 - (i - 72)]); }

660 
i
 = 0; i < 64; i++è{ 
»¥Ú£
[˜+ 80] = 
vvtTabË
.
axisZ
[(i / 8)][i % 8]; }

661 
i
 = 64; i < 72; i++è{ 
»¥Ú£
[˜+ 80] = (
U8
è(
vvtTabË
.
axisX
[(˜- 64)] / 
TABLE_RPM_MULTIPLIER
); }

662 
i
 = 72; i < 80; i++è{ 
»¥Ú£
[˜+ 80] = (
U8
è(
vvtTabË
.
axisY
[7 - (i - 72)]); }

665 
i
 = 0; i < 
BOOSTVVCPAGE_SIZE
; i++)

667 
	`UART_Tx
(
TS_PORT
, 
»¥Ú£
[
i
]);

675 
SEQFUELPAGE_NR
:

683 
i
ğ0; i < 36; i++è{ 
»¥Ú£
[i] = 
Œim1TabË
.
axisZ
[(i / 6)][i % 6]; }

684 
i
 = 36; i < 42; i++è{ 
»¥Ú£
[i] = (
U8
è(
Œim1TabË
.
axisX
[(˜- 36)] / 
TABLE_RPM_MULTIPLIER
); }

685 
i
 = 42; i < 48; i++è{ 
»¥Ú£
[i] = (
U8
è(
Œim1TabË
.
axisY
[5 - (˜- 42)] / 
TABLE_LOAD_MULTIPLIER
); }

688 
i
 = 0; i < 36; i++è{ 
»¥Ú£
[˜+ 48] = 
Œim2TabË
.
axisZ
[i / 6][i % 6]; }

689 
i
 = 36; i < 42; i++è{ 
»¥Ú£
[˜+ 48] = (
U8
è(
Œim2TabË
.
axisX
[(˜- 36)] / 
TABLE_RPM_MULTIPLIER
); }

690 
i
 = 42; i < 48; i++è{ 
»¥Ú£
[˜+ 48] = (
U8
è(
Œim2TabË
.
axisY
[5 - (˜- 42)] / 
TABLE_LOAD_MULTIPLIER
); }

693 
i
 = 0; i < 36; i++è{ 
»¥Ú£
[˜+ 96] = 
Œim3TabË
.
axisZ
[(i / 6)][i % 6]; }

694 
i
 = 36; i < 42; i++è{ 
»¥Ú£
[˜+ 96] = (
U8
è(
Œim3TabË
.
axisX
[(˜- 36)] / 
TABLE_RPM_MULTIPLIER
); }

695 
i
 = 42; i < 48; i++è{ 
»¥Ú£
[˜+ 96] = (
U8
è(
Œim3TabË
.
axisY
[5 - (˜- 42)] / 
TABLE_LOAD_MULTIPLIER
); }

698 
i
 = 0; i < 36; i++è{ 
»¥Ú£
[˜+ 144] = 
Œim4TabË
.
axisZ
[(i / 6)][i % 6]; }

699 
i
 = 36; i < 42; i++è{ 
»¥Ú£
[˜+ 144] = (
U8
è(
Œim4TabË
.
axisX
[(˜- 36)] / 
TABLE_RPM_MULTIPLIER
); }

700 
i
 = 42; i < 48; i++è{ 
»¥Ú£
[˜+ 144] = (
U8
è(
Œim4TabË
.
axisY
[5 - (˜- 42)] / 
TABLE_LOAD_MULTIPLIER
); }

704 
i
 = 0; i < 
SEQFUELPAGE_SIZE
; i++)

706 
	`UART_Tx
(
TS_PORT
, 
»¥Ú£
[
i
]);

714 
CANBUSPAGE_NR
:

715 
²t_cÚfigPage
 = &
cÚfigPage10
;

716 
cÚfigPage_size
ğ
CANBUSPAGE_SIZE
;

719 
WARMUPPAGE_NR
:

720 
²t_cÚfigPage
 = &
cÚfigPage11
;

721 
cÚfigPage_size
ğ
WARMUPPAGE_SIZE
;

725 
	`UART_S’d
(
TS_PORT
, "\n Page has‚ot been implemented yet. Changeo‡nother…age.");

730 
²t_cÚfigPage
ğ&
cÚfigPage1
;

731 
cÚfigPage_size
= 0;

736 iàĞ(
TS_şi
.
cu¼’tPage_Nr
 =ğ
VEMAPPAGE_NR
è|| (TS_şi.cu¼’tPage_N¸=ğ
IGNMAPPAGE_NR
è|| (TS_şi.cu¼’tPage_N¸=ğ
AFRMAPPAGE_NR
) )

743 
l
= 0;† < 256;†++)

748 
»¥Ú£
[
l
]ğ
cu¼’tTabË
->
axisZ
[È/ 
TABLE_3D_ARRAYSIZE
][l % TABLE_3D_ARRAYSIZE];

751 
l
= 256;† < 272;†++)

754 
»¥Ú£
[
l
]ğ(
U8
è(
cu¼’tTabË
->
axisX
[Ö - 256)] / 
TABLE_RPM_MULTIPLIER
);

757 
l
= 272;† < 288;†++)

760 
»¥Ú£
[
l
]ğ(
U8
è(
cu¼’tTabË
->
axisY
[15 - (È- 272)] / 
TABLE_LOAD_MULTIPLIER
);

766 
l
ğ0;† < 
MAP_PAGE_SIZE
;†++)

768 
	`UART_Tx
(
TS_PORT
, 
»¥Ú£
[
l
]);

777 
l
ğ0;† < 
cÚfigPage_size
;†++)

783 
	`UART_Tx
(
TS_PORT
, *((
U8
 *)
²t_cÚfigPage
 + 
l
) );

787 
	}
}

795 
	$ts_dŸgPage
()

797 vŞ©
bË3D
 * 
cu¼’tTabË
;

798 
U32
 
£ndCom¶‘e
 = 
FALSE
;

799 
U32
 
x
, 
i
;

800 
U32
 
v®ue
;

801 
VU8
 * 
cu¼’tV¬
;

804 
TS_şi
.
cu¼’tPage_Nr
)

806 
VEMAPPAGE_NR
:

807 
cu¼’tTabË
 = &
fu–TabË
;

808 
	`UART_S’d
(
TS_PORT
, "\r \n Volumetric Efficiency Map \r \n");

811 
VESETPAGE_NR
:

816 
	`UART_S’d
(
TS_PORT
, "\r \n Page 1 Config \r \n");

818 
	`UART_Pršt_S
(
TS_PORT
, 
cÚfigPage1
.
æexBoo¡Low
, 
TYPE_S8
, 
NO_PAD
);

819 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexBoo¡High
, 
TYPE_U8
, 
NO_PAD
);

820 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
a£Pù
, 
TYPE_U8
, 
NO_PAD
);

821 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
a£CouÁ
, 
TYPE_U8
, 
NO_PAD
);

823 
	`UART_S’d
(
TS_PORT
, "\r\n");

825 
i
= 0; i < 10; i++)

827 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
wueV®ues
[
i
], 
TYPE_U8
, 
NO_PAD
);

830 
	`UART_S’d
(
TS_PORT
, "\r\n");

832 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
üªkšgPù
, 
TYPE_U8
, 
NO_PAD
);

833 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
pšM­pšg
, 
TYPE_U8
, 
NO_PAD
);

834 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
choPš
, 
TYPE_U8
, 
NO_PAD
);

835 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
tdePù
, 
TYPE_U8
, 
NO_PAD
);

836 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
eCŞdA
, 
TYPE_U8
, 
NO_PAD
);

837 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
sTh»sh
, 
TYPE_U8
, 
NO_PAD
);

838 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
eTime
, 
TYPE_U8
, 
NO_PAD
);

839 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
di¥ÏyTy³
, 
TYPE_U8
, 
NO_PAD
);

840 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
di¥Ïy3
, 
TYPE_U8
, 
NO_PAD
);

841 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
di¥ÏyB1
, 
TYPE_U8
, 
NO_PAD
);

843 
	`UART_S’d
(
TS_PORT
, "\r\n");

845 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
»qFu–
, 
TYPE_U8
, 
NO_PAD
);

846 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
divid”
, 
TYPE_U8
, 
NO_PAD
);

847 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šjTimšg
, 
TYPE_U8
, 
NO_PAD
);

848 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šjO³n
, 
TYPE_U8
, 
NO_PAD
);

849 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šj1Ang
, 
TYPE_U16
, 
NO_PAD
);

850 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šj2Ang
, 
TYPE_U16
, 
NO_PAD
);

851 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šj3Ang
, 
TYPE_U16
, 
NO_PAD
);

852 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
šj4Ang
, 
TYPE_U16
, 
NO_PAD
);

854 
	`UART_S’d
(
TS_PORT
, "\r\n");

856 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
m­Sam¶e
, 
TYPE_U8
, 
NO_PAD
);

857 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
ştTy³1
, 
TYPE_U8
, 
NO_PAD
);

858 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
’gšeTy³
, 
TYPE_U8
, 
NO_PAD
);

859 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
´imePul£
, 
TYPE_U8
, 
NO_PAD
);

860 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
dutyLim
, 
TYPE_U8
, 
NO_PAD
);

861 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexF»qLow
, 
TYPE_U8
, 
NO_PAD
);

862 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexF»qHigh
, 
TYPE_U8
, 
NO_PAD
);

863 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
boo¡MaxDuty
, 
TYPE_U8
, 
NO_PAD
);

864 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
sMš
, 
TYPE_U8
, 
NO_PAD
);

865 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
sMax
, 
TYPE_U8
, 
NO_PAD
);

867 
	`UART_S’d
(
TS_PORT
, "\r\n");

869 
	`UART_Pršt_S
(
TS_PORT
, 
cÚfigPage1
.
m­Mš
, 
TYPE_S8
, 
NO_PAD
);

870 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
m­Max
, 
TYPE_U16
, 
NO_PAD
);

871 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
åPrime
, 
TYPE_U8
, 
NO_PAD
);

872 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
¡oich
, 
TYPE_U8
, 
NO_PAD
);

873 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
oddfœe2
, 
TYPE_U16
, 
NO_PAD
);

874 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
oddfœe3
, 
TYPE_U16
, 
NO_PAD
);

875 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
oddfœe4
, 
TYPE_U16
, 
NO_PAD
);

877 
	`UART_S’d
(
TS_PORT
, "\r\n");

879 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexFu–Low
, 
TYPE_U8
, 
NO_PAD
);

880 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexFu–High
, 
TYPE_U8
, 
NO_PAD
);

881 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexAdvLow
, 
TYPE_U8
, 
NO_PAD
);

882 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
æexAdvHigh
, 
TYPE_U8
, 
NO_PAD
);

883 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
ŸcCLmšDuty
, 
TYPE_U8
, 
NO_PAD
);

884 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
ŸcCLmaxDuty
, 
TYPE_U8
, 
NO_PAD
);

885 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage1
.
boo¡MšDuty
, 
TYPE_U8
, 
NO_PAD
);

887 
£ndCom¶‘e
 = 
TRUE
;

891 
IGNMAPPAGE_NR
:

892 
cu¼’tTabË
 = &
ign™iÚTabË
;

893 
	`UART_S’d
(
TS_PORT
, "\r \n Ignition Map \r \n");

896 
IGNSETPAGE_NR
:

901 
	`UART_S’d
(
TS_PORT
, "\r \n Page 2 Config \r \n");

903 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
Œigg”AngË
, 
TYPE_U16
, 
NO_PAD
);

904 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
FixAng
, 
TYPE_U8
, 
NO_PAD
);

905 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
C¿nkAng
, 
TYPE_U8
, 
NO_PAD
);

906 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
TrigAngMul
, 
TYPE_U8
, 
NO_PAD
);

907 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
TrigEdge
, 
TYPE_U8
, 
NO_PAD
);

908 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
TrigEdgeSec
, 
TYPE_U8
, 
NO_PAD
);

909 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
¥¬kDur
, 
TYPE_U8
, 
NO_PAD
);

910 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
IdËAdvRPM
, 
TYPE_U8
, 
NO_PAD
);

911 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
IdËAdvCLT
, 
TYPE_U8
, 
NO_PAD
);

912 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
IdËD–ayTime
, 
TYPE_U8
, 
NO_PAD
);

914 
	`UART_S’d
(
TS_PORT
, "\r\n");

916 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
StgCyşes
, 
TYPE_U8
, 
NO_PAD
);

917 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dw–lCÚt
, 
TYPE_U8
, 
NO_PAD
);

918 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dw–lC¿nk
, 
TYPE_U8
, 
NO_PAD
);

919 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dw–lRun
, 
TYPE_U8
, 
NO_PAD
);

920 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
Œigg”T“th
, 
TYPE_U8
, 
NO_PAD
);

921 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
Œigg”MissšgT“th
, 
TYPE_U8
, 
NO_PAD
);

922 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
üªkRPM
, 
TYPE_U8
, 
NO_PAD
);

923 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
æoodCË¬
, 
TYPE_U8
, 
NO_PAD
);

924 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
SoáRevLim
, 
TYPE_U8
, 
NO_PAD
);

925 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
SoáLimR‘¬d
, 
TYPE_U8
, 
NO_PAD
);

927 
	`UART_S’d
(
TS_PORT
, "\r\n");

929 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
SoáLimMax
, 
TYPE_U8
, 
NO_PAD
);

930 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
H¬dRevLim
, 
TYPE_U8
, 
NO_PAD
);

932 
i
= 0; i < 4; i++)

934 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
eBšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

937 
i
= 0; i < 4; i++)

939 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
eV®ues
[
i
], 
TYPE_U8
, 
NO_PAD
);

942 
	`UART_S’d
(
TS_PORT
, "\r\n");

944 
i
= 0; i < 10; i++)

946 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
wueBšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

949 
	`UART_S’d
(
TS_PORT
, "\r\n");

951 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dw–lLim™
, 
TYPE_U8
, 
NO_PAD
);

953 
i
= 0; i < 6; i++)

955 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dw–lCÜ»ùiÚV®ues
[
i
], 
TYPE_U8
, 
NO_PAD
);

958 
	`UART_S’d
(
TS_PORT
, "\r\n");

960 
i
= 0; i < 6; i++)

962 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
ŸtR‘Bšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

965 
i
= 0; i < 6; i++)

967 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
ŸtR‘V®ues
[
i
], 
TYPE_U8
, 
NO_PAD
);

970 
	`UART_S’d
(
TS_PORT
, "\r\n");

972 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dfcoRPM
, 
TYPE_U8
, 
NO_PAD
);

973 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dfcoHy¡”
, 
TYPE_U8
, 
NO_PAD
);

974 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
dfcoTPSTh»sh
, 
TYPE_U8
, 
NO_PAD
);

975 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage2
.
ignBy·ssEÇbËd
, 
TYPE_U8
, 
NO_PAD
);

977 
£ndCom¶‘e
 = 
TRUE
;

980 
AFRMAPPAGE_NR
:

981 
cu¼’tTabË
 = &
aäTabË
;

982 
	`UART_S’d
(
TS_PORT
, "\r \n Air/Fuel Ratio Map \r \n");

985 
AFRSETPAGE_NR
:

990 
	`UART_S’d
(
TS_PORT
, "\r \n Page 3 Config \r \n");

992 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoAlgÜ™hm
, 
TYPE_U8
, 
NO_PAD
);

993 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoKP
, 
TYPE_U8
, 
NO_PAD
);

994 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoKI
, 
TYPE_U8
, 
NO_PAD
);

995 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoKD
, 
TYPE_U8
, 
NO_PAD
);

996 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoTemp
, 
TYPE_U8
, 
NO_PAD
);

997 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoCouÁ
, 
TYPE_U8
, 
NO_PAD
);

998 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoD–
, 
TYPE_U8
, 
NO_PAD
);

999 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoLim™
, 
TYPE_U8
, 
NO_PAD
);

1000 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ego_mš
, 
TYPE_U8
, 
NO_PAD
);

1001 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ego_max
, 
TYPE_U8
, 
NO_PAD
);

1003 
	`UART_S’d
(
TS_PORT
, "\r\n");

1005 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ego_sd–ay
, 
TYPE_U8
, 
NO_PAD
);

1006 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoRPM
, 
TYPE_U8
, 
NO_PAD
);

1007 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
egoTPSMax
, 
TYPE_U8
, 
NO_PAD
);

1008 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
vvtPš
, 
TYPE_U8
, 
NO_PAD
);

1009 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡Pš
, 
TYPE_U8
, 
NO_PAD
);

1011 
	`UART_S’d
(
TS_PORT
, "\r\n");

1013 
i
= 0; i < 6; i++)

1015 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
vŞgeCÜ»ùiÚBšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

1018 
	`UART_S’d
(
TS_PORT
, "\r\n");

1020 
i
= 0; i < 6; i++)

1022 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
šjVŞgeCÜ»ùiÚV®ues
[
i
], 
TYPE_U8
, 
NO_PAD
);

1025 
	`UART_S’d
(
TS_PORT
, "\r\n");

1027 
i
= 0; i < 9; i++)

1029 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
aœD’Bšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

1032 
	`UART_S’d
(
TS_PORT
, "\r\n");

1034 
i
= 0; i < 9; i++)

1036 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
aœD’R©es
[
i
], 
TYPE_U8
, 
NO_PAD
);

1039 
	`UART_S’d
(
TS_PORT
, "\r\n");

1041 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡F»q
, 
TYPE_U8
, 
NO_PAD
);

1042 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
vvtF»q
, 
TYPE_U8
, 
NO_PAD
);

1043 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
idËF»q
, 
TYPE_U8
, 
NO_PAD
);

1044 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÏunchPš
, 
TYPE_U8
, 
NO_PAD
);

1045 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÊchSoáLim
, 
TYPE_U8
, 
NO_PAD
);

1046 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÊchR‘¬d
, 
TYPE_U8
, 
NO_PAD
);

1047 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÊchH¬dLim
, 
TYPE_U8
, 
NO_PAD
);

1048 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÊchFu–Add
, 
TYPE_U8
, 
NO_PAD
);

1049 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
idËKP
, 
TYPE_U8
, 
NO_PAD
);

1050 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
idËKI
, 
TYPE_U8
, 
NO_PAD
);

1052 
	`UART_S’d
(
TS_PORT
, "\r\n");

1054 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
idËKD
, 
TYPE_U8
, 
NO_PAD
);

1055 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡Lim™
, 
TYPE_U8
, 
NO_PAD
);

1056 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡KP
, 
TYPE_U8
, 
NO_PAD
);

1057 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡KI
, 
TYPE_U8
, 
NO_PAD
);

1058 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
boo¡KD
, 
TYPE_U8
, 
NO_PAD
);

1059 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
ÊchPuÎRes
, 
TYPE_U8
, 
NO_PAD
);

1060 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
æ©SSoáWš
, 
TYPE_U8
, 
NO_PAD
);

1061 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
æ©SR‘¬d
, 
TYPE_U8
, 
NO_PAD
);

1062 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage3
.
æ©SArm
, 
TYPE_U8
, 
NO_PAD
);

1064 
£ndCom¶‘e
 = 
TRUE
;

1067 
IACPAGE_NR
:

1072 
	`UART_S’d
(
TS_PORT
, "\r \n Page 4 Config \r \n");

1077 
i
= 4; i; i--)

1080 
i
)

1082 1: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcBšs
;

1084 2: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcOLPWMV®
;

1086 3: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcOLS‹pV®
;

1088 4: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcCLV®ues
;

1093 
x
 = 10; x; x--)

1095 
	`UART_Pršt_U
(
TS_PORT
, 
cu¼’tV¬
[10 - 
x
], 
TYPE_U8
, 
NO_PAD
);

1098 
	`UART_S’d
(
TS_PORT
, "\r\n");

1102 
i
= 3; i; i--)

1104 
i
)

1106 1: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcC¿nkBšs
;

1108 2: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcC¿nkDuty
;

1110 3: 
cu¼’tV¬
 = 
cÚfigPage4
.
ŸcC¿nkS‹ps
;

1115 
x
= 4; x; x--)

1117 
	`UART_Pršt_U
(
TS_PORT
, 
cu¼’tV¬
[4 - 
x
], 
TYPE_U8
, 
NO_PAD
);

1120 
	`UART_S’d
(
TS_PORT
, "\r\n");

1123 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
ŸcAlgÜ™hm
, 
TYPE_U8
, 
NO_PAD
);

1124 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
ŸcFa¡Temp
, 
TYPE_U8
, 
NO_PAD
);

1125 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
ŸcS‹pHome
, 
TYPE_U8
, 
NO_PAD
);

1126 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
ŸcS‹pHy¡”
, 
TYPE_U8
, 
NO_PAD
);

1127 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
çnInv
, 
TYPE_U8
, 
NO_PAD
);

1128 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
çnSP
, 
TYPE_U8
, 
NO_PAD
);

1129 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
çnHy¡”
, 
TYPE_U8
, 
NO_PAD
);

1130 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
çnF»q
, 
TYPE_U8
, 
NO_PAD
);

1132 
i
= 0; i < 4; i++)

1134 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage4
.
çnPWMBšs
[
i
], 
TYPE_U8
, 
NO_PAD
);

1137 
£ndCom¶‘e
 = 
TRUE
;

1141 
BOOSTVVCPAGE_NR
:

1142 
cu¼’tTabË
ğ&
boo¡TabË
;

1143 
	`UART_S’d
(
TS_PORT
, "\r \n Boost Map \r \n");

1147 
SEQFUELPAGE_NR
:

1149 
cu¼’tTabË
ğ&
Œim1TabË
;

1150 
	`UART_S’d
(
TS_PORT
, "\r \n VVT Map \r \n");

1152 
i
 = 0; i < 
cu¼’tTabË
->
dim’siÚ
; i++)

1154 
v®ue
ğ(
U8
è(
cu¼’tTabË
->
axisY
[
i
]);

1155 
	`UART_Pršt_U
(
TS_PORT
, 
v®ue
, 
TYPE_U8
, 
NO_PAD
);

1157 
x
 = 0; x < 
cu¼’tTabË
->
dim’siÚ
; x++)

1159 
v®ue
ğ
cu¼’tTabË
->
axisZ
[
i
][
x
];

1160 
	`UART_Pršt_U
(
TS_PORT
, 
v®ue
, 
TYPE_U8
, 
NO_PAD
);

1163 
	`UART_S’d
(
TS_PORT
, "\r\n");

1166 
£ndCom¶‘e
 = 
TRUE
;

1169 
CALIBPAGE_NR
:

1174 
	`UART_S’d
(
TS_PORT
, "\r \n Sensor calibration: \r \n");

1179 
	`UART_S’d
(
TS_PORT
, "IAT: \r \nx: ");

1181 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1183 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
IAT_ÿlib_d©a_x
[
i
], 
TYPE_U16
, 
PAD
);

1186 
	`UART_S’d
(
TS_PORT
, "\r \ny: ");

1188 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1190 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
IAT_ÿlib_d©a_y
[
i
], 
TYPE_U16
, 
PAD
);

1197 
	`UART_S’d
(
TS_PORT
, "\r\n CLT: \r\nx: ");

1199 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1201 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
CLT_ÿlib_d©a_x
[
i
], 
TYPE_U16
, 
PAD
);

1204 
	`UART_S’d
(
TS_PORT
, "\r \ny: ");

1206 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1208 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
CLT_ÿlib_d©a_y
[
i
], 
TYPE_U16
, 
PAD
);

1215 
	`UART_S’d
(
TS_PORT
, "\r\n TPS: \r\nx: ");

1217 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1219 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
TPS_ÿlib_d©a_x
[
i
], 
TYPE_U16
, 
PAD
);

1222 
	`UART_S’d
(
TS_PORT
, "\r \ny: ");

1224 
i
=0; i< 
CALIBRATION_TABLE_DIMENSION
; i++)

1226 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
TPS_ÿlib_d©a_y
[
i
], 
TYPE_U16
, 
PAD
);

1232 
	`UART_S’d
(
TS_PORT
, "\r \n MAP: \r\nM: ");

1233 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
MAP_ÿlib_M
, 
TYPE_U16
, 
NO_PAD
);

1234 
	`UART_S’d
(
TS_PORT
, "N: ");

1235 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
MAP_ÿlib_N
, 
TYPE_U16
, 
NO_PAD
);

1236 
	`UART_S’d
(
TS_PORT
, "L: ");

1237 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
MAP_ÿlib_L
, 
TYPE_U16
, 
NO_PAD
);

1242 
	`UART_S’d
(
TS_PORT
, "\r \n BARO: \r\nM: ");

1243 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
BARO_ÿlib_M
, 
TYPE_U16
, 
NO_PAD
);

1244 
	`UART_S’d
(
TS_PORT
, "N: ");

1245 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
BARO_ÿlib_N
, 
TYPE_U16
, 
NO_PAD
);

1246 
	`UART_S’d
(
TS_PORT
, "L: ");

1247 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
BARO_ÿlib_L
, 
TYPE_U16
, 
NO_PAD
);

1252 
	`UART_S’d
(
TS_PORT
, "\r \n O2: \r\nM: ");

1253 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
O2_ÿlib_M
, 
TYPE_U16
, 
NO_PAD
);

1254 
	`UART_S’d
(
TS_PORT
, "N: ");

1255 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
O2_ÿlib_N
, 
TYPE_U16
, 
NO_PAD
);

1256 
	`UART_S’d
(
TS_PORT
, "L: ");

1257 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
O2_ÿlib_L
, 
TYPE_U16
, 
NO_PAD
);

1262 
	`UART_S’d
(
TS_PORT
, "\r \n VBAT: \r\nM: ");

1263 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
VBAT_ÿlib_M
, 
TYPE_U16
, 
NO_PAD
);

1264 
	`UART_S’d
(
TS_PORT
, "L: ");

1265 
	`UART_Pršt_U
(
TS_PORT
, 
cÚfigPage9
.
VBAT_ÿlib_L
, 
TYPE_U16
, 
NO_PAD
);

1267 
£ndCom¶‘e
 = 
TRUE
;

1271 
	`UART_S’d
(
TS_PORT
, "\n Page has‚ot been implemented yet. Changeo‡nother…age.");

1272 
£ndCom¶‘e
 = 
TRUE
;

1276 if(!
£ndCom¶‘e
)

1282 
i
ğ0; i < 
TABLE_3D_ARRAYSIZE
; i++)

1284 
	`UART_Pršt_U
(
TS_PORT
, 
cu¼’tTabË
->
axisY
[
TABLE_3D_ARRAYSIZE
 -1 - 
i
], 
TYPE_U16
, 
NO_PAD
);

1286 
x
 = 0; x < 
cu¼’tTabË
->
dim’siÚ
; x++)

1288 
	`UART_Pršt_U
(
TS_PORT
, 
cu¼’tTabË
->
axisZ
[
TABLE_3D_ARRAYSIZE
 -1 - 
i
][
x
], 
TYPE_U16
, 
NO_PAD
);

1291 
	`UART_S’d
(
TS_PORT
, "\r\n");

1294 
	`UART_S’d
(
TS_PORT
, " ");

1297 
x
 = 0; x < 
cu¼’tTabË
->
dim’siÚ
; x++)

1299 
	`UART_Pršt_U
(
TS_PORT
, 
cu¼’tTabË
->
axisX
[
x
] / 100, 
TYPE_U16
, 
NO_PAD
);

1302 
	`UART_S’d
(
TS_PORT
, "\r\n");

1306 
	}
}

1313 
	$ts_»¶aûCÚfig
(
U32
 
v®ueOff£t
, U32 
ÃwV®ue
)

1316 vŞ©* 
²t_cÚfigPage
;

1317 
U32
 
‹mpOff£t
;

1319 if(
TS_şi
.
mod_³rmissiÚ
 == 0)

1321 
	`UART_S’d
(
DEBUG_PORT
, "\r\n*** config modification„ejected ***\r\n");

1325 
TS_şi
.
cu¼’tPage_Nr
)

1327 
VEMAPPAGE_NR
:

1329 ià(
v®ueOff£t
 < 256)

1331 
fu–TabË
.
axisZ
[(
v®ueOff£t
 / 16)][v®ueOff£ˆ% 16] = 
ÃwV®ue
;

1333 ià(
v®ueOff£t
 < 272)

1340 
fu–TabË
.
axisX
[(
v®ueOff£t
 - 256)] = (
U16
)(
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
);

1349 
‹mpOff£t
 = 15 - (
v®ueOff£t
 - 272);

1350 
fu–TabË
.
axisY
[
‹mpOff£t
] = (
U16
)(
ÃwV®ue
è* 
TABLE_LOAD_MULTIPLIER
;

1355 
VESETPAGE_NR
:

1357 
²t_cÚfigPage
 = &
cÚfigPage1
;

1363 ià(
v®ueOff£t
 < 
PAGE_SIZE
)

1365 *((
U8
 *)
²t_cÚfigPage
 + (U8)
v®ueOff£t
èğ
ÃwV®ue
;

1370 
IGNMAPPAGE_NR
:

1372 ià(
v®ueOff£t
 < 256)

1375 
ign™iÚTabË
.
axisZ
[15 - (
v®ueOff£t
 / 16)][v®ueOff£ˆ% 16] = 
ÃwV®ue
;

1377 ià(
v®ueOff£t
 < 272)

1384 
ign™iÚTabË
.
axisX
[(
v®ueOff£t
 - 256)] = (
S16
)(
ÃwV®ue
è* 
TABLE_RPM_MULTIPLIER
;

1392 
‹mpOff£t
 = 15 - (
v®ueOff£t
 - 272);

1393 
ign™iÚTabË
.
axisY
[
‹mpOff£t
] = (
S16
)(
ÃwV®ue
è* 
TABLE_LOAD_MULTIPLIER
;

1398 
IGNSETPAGE_NR
:

1400 
²t_cÚfigPage
 = &
cÚfigPage2
;

1406 ià(
v®ueOff£t
 < 
PAGE_SIZE
)

1408 *((
U8
 *)
²t_cÚfigPage
 + (U8)
v®ueOff£t
èğ
ÃwV®ue
;

1412 
AFRMAPPAGE_NR
:

1414 ià(
v®ueOff£t
 < 256)

1417 
aäTabË
.
axisZ
[15 - (
v®ueOff£t
 / 16)][v®ueOff£ˆ% 16] = 
ÃwV®ue
;

1419 ià(
v®ueOff£t
 < 272)

1426 
aäTabË
.
axisX
[(
v®ueOff£t
 - 256)] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1434 
‹mpOff£t
 = 15 - (
v®ueOff£t
 - 272);

1435 
aäTabË
.
axisY
[
‹mpOff£t
] = (
S16
è
ÃwV®ue
 * 
TABLE_LOAD_MULTIPLIER
;

1440 
AFRSETPAGE_NR
:

1441 
²t_cÚfigPage
 = &
cÚfigPage3
;

1447 ià(
v®ueOff£t
 < 
PAGE_SIZE
)

1449 *((
U8
 *)
²t_cÚfigPage
 + (U8)
v®ueOff£t
èğ
ÃwV®ue
;

1454 
IACPAGE_NR
:

1455 
²t_cÚfigPage
 = &
cÚfigPage4
;

1461 ià(
v®ueOff£t
 < 
PAGE_SIZE
)

1463 *((
U8
 *)
²t_cÚfigPage
 + (U8)
v®ueOff£t
èğ
ÃwV®ue
;

1467 
BOOSTVVCPAGE_NR
:

1472 ià(
v®ueOff£t
 < 64)

1475 
boo¡TabË
.
axisZ
[7 - (
v®ueOff£t
 / 8)][v®ueOff£ˆ% 8] = 
ÃwV®ue
;

1477 ià(
v®ueOff£t
 < 72)

1484 
boo¡TabË
.
axisX
[(
v®ueOff£t
 - 64)] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1486 ià(
v®ueOff£t
 < 80)

1492 
boo¡TabË
.
axisY
[(7 - (
v®ueOff£t
 - 72))] = (
S16
è
ÃwV®ue
;

1494 ià(
v®ueOff£t
 < 144)

1497 
‹mpOff£t
 = 
v®ueOff£t
 - 80;

1498 
vvtTabË
.
axisZ
[7 - (
‹mpOff£t
 / 8)][‹mpOff£ˆ% 8] = 
ÃwV®ue
;

1500 ià(
v®ueOff£t
 < 152)

1507 
‹mpOff£t
 = 
v®ueOff£t
 - 144;

1508 
vvtTabË
.
axisX
[
‹mpOff£t
] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1516 
‹mpOff£t
 = 
v®ueOff£t
 - 152;

1517 
vvtTabË
.
axisY
[(7 - 
‹mpOff£t
)] = (
S16
è
ÃwV®ue
;

1522 
SEQFUELPAGE_NR
:

1524 ià(
v®ueOff£t
 < 36)

1527 
Œim1TabË
.
axisZ
[5 - (
v®ueOff£t
 / 6)][v®ueOff£ˆ% 6] = 
ÃwV®ue
;

1529 ià(
v®ueOff£t
 < 42)

1536 
Œim1TabË
.
axisX
[(
v®ueOff£t
 - 36)] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1538 ià(
v®ueOff£t
 < 48)

1540 
Œim1TabË
.
axisY
[(5 - (
v®ueOff£t
 - 42))] = (
S16
è
ÃwV®ue
 * 
TABLE_LOAD_MULTIPLIER
;

1542 ià(
v®ueOff£t
 < 84)

1545 
‹mpOff£t
 = 
v®ueOff£t
 - 48; 
Œim2TabË
.
axisZ
[5 - (‹mpOff£ˆ/ 6)][‹mpOff£ˆ% 6] = 
ÃwV®ue
;

1547 ià(
v®ueOff£t
 < 90)

1554 
‹mpOff£t
 = 
v®ueOff£t
 - 84;

1555 
Œim2TabË
.
axisX
[
‹mpOff£t
] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1557 ià(
v®ueOff£t
 < 96)

1560 
‹mpOff£t
 = 
v®ueOff£t
 - 90;

1561 
Œim2TabË
.
axisY
[(5 - 
‹mpOff£t
)] = (
S16
è
ÃwV®ue
 * 
TABLE_LOAD_MULTIPLIER
;

1563 ià(
v®ueOff£t
 < 132)

1566 
‹mpOff£t
 = 
v®ueOff£t
 - 96; 
Œim3TabË
.
axisZ
[5 - (‹mpOff£ˆ/ 6)][‹mpOff£ˆ% 6] = 
ÃwV®ue
;

1568 ià(
v®ueOff£t
 < 138)

1575 
‹mpOff£t
 = 
v®ueOff£t
 - 132; 
Œim3TabË
.
axisX
[‹mpOff£t] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1577 ià(
v®ueOff£t
 < 144)

1580 
‹mpOff£t
 = 
v®ueOff£t
 - 138; 
Œim3TabË
.
axisY
[(5 -empOff£t)] = (
S16
è
ÃwV®ue
 * 
TABLE_LOAD_MULTIPLIER
;

1582 ià(
v®ueOff£t
 < 180)

1585 
‹mpOff£t
 = 
v®ueOff£t
 - 144;

1586 
Œim4TabË
.
axisZ
[5 - (
‹mpOff£t
 / 6)][‹mpOff£ˆ% 6] = 
ÃwV®ue
;

1588 ià(
v®ueOff£t
 < 186)

1595 
‹mpOff£t
 = 
v®ueOff£t
 - 180;

1596 
Œim4TabË
.
axisX
[
‹mpOff£t
] = (
S16
è
ÃwV®ue
 * 
TABLE_RPM_MULTIPLIER
;

1598 ià(
v®ueOff£t
 < 192)

1601 
‹mpOff£t
 = 
v®ueOff£t
 - 186;

1602 
Œim4TabË
.
axisY
[(5 - 
‹mpOff£t
)] = (
S16
è
ÃwV®ue
 * 
TABLE_LOAD_MULTIPLIER
;

1609 
WARMUPPAGE_NR
:

1610 
²t_cÚfigPage
 = &
cÚfigPage11
;

1616 ià(
v®ueOff£t
 < 
PAGE_SIZE
)

1618 *((
U8
 *)
²t_cÚfigPage
 + (U8)
v®ueOff£t
èğ
ÃwV®ue
;

1624 
CALIBPAGE_NR
:

1643 if(
v®ueOff£t
 < 
CALIBRATION_TABLE_DIMENSION
)

1645 
cÚfigPage9
.
IAT_ÿlib_d©a_x
[
v®ueOff£t
]ğ
ÃwV®ue
;

1647 if(
v®ueOff£t
 < 2* 
CALIBRATION_TABLE_DIMENSION
)

1649 
cÚfigPage9
.
IAT_ÿlib_d©a_y
[
v®ueOff£t
 - 
CALIBRATION_TABLE_DIMENSION
]ğ
ÃwV®ue
;

1651 if(
v®ueOff£t
 < 3* 
CALIBRATION_TABLE_DIMENSION
)

1653 
cÚfigPage9
.
CLT_ÿlib_d©a_x
[
v®ueOff£t
 - 2* 
CALIBRATION_TABLE_DIMENSION
]ğ
ÃwV®ue
;

1655 if(
v®ueOff£t
 < 4* 
CALIBRATION_TABLE_DIMENSION
)

1657 
cÚfigPage9
.
CLT_ÿlib_d©a_y
[
v®ueOff£t
 - 3* 
CALIBRATION_TABLE_DIMENSION
]ğ
ÃwV®ue
;

1659 if(
v®ueOff£t
 < 5* 
CALIBRATION_TABLE_DIMENSION
)

1661 
cÚfigPage9
.
TPS_ÿlib_d©a_x
[
v®ueOff£t
 - 4* 
CALIBRATION_TABLE_DIMENSION
]ğ
ÃwV®ue
;

1663 if(
v®ueOff£t
 < 6* 
CALIBRATION_TABLE_DIMENSION
)

1665 
cÚfigPage9
.
TPS_ÿlib_d©a_y
[
v®ueOff£t
 - 5* 
CALIBRATION_TABLE_DIMENSION
]ğ
ÃwV®ue
;

1668 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
)

1670 
cÚfigPage9
.
MAP_ÿlib_M
ğ
ÃwV®ue
;

1672 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +1)

1674 
cÚfigPage9
.
MAP_ÿlib_N
ğ
ÃwV®ue
;

1676 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +2)

1678 
cÚfigPage9
.
MAP_ÿlib_L
ğ
ÃwV®ue
;

1681 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +3)

1683 
cÚfigPage9
.
BARO_ÿlib_M
ğ
ÃwV®ue
;

1685 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +4)

1687 
cÚfigPage9
.
BARO_ÿlib_N
ğ
ÃwV®ue
;

1689 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +5)

1691 
cÚfigPage9
.
BARO_ÿlib_L
ğ
ÃwV®ue
;

1694 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +6)

1696 
cÚfigPage9
.
O2_ÿlib_M
ğ
ÃwV®ue
;

1698 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +7)

1700 
cÚfigPage9
.
O2_ÿlib_N
ğ
ÃwV®ue
;

1702 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +8)

1704 
cÚfigPage9
.
O2_ÿlib_L
ğ
ÃwV®ue
;

1707 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +9)

1709 
cÚfigPage9
.
VBAT_ÿlib_M
ğ
ÃwV®ue
;

1711 if(
v®ueOff£t
 =ğ6* 
CALIBRATION_TABLE_DIMENSION
 +10)

1713 
cÚfigPage9
.
VBAT_ÿlib_L
ğ
ÃwV®ue
;

1723 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/TunerStudio.h

1 #iâdeà
TUNERSTUDIO_H_INCLUDED


2 
	#TUNERSTUDIO_H_INCLUDED


	)

5 
	#VEMAPPAGE_NR
 1

	)

6 
	#VESETPAGE_NR
 2

7 
	#IGNMAPPAGE_NR
 3

	)

8 
	#IGNSETPAGE_NR
 4

9 
	#AFRMAPPAGE_NR
 5

	)

10 
	#AFRSETPAGE_NR
 6

11 
	#IACPAGE_NR
 7

12 
	#BOOSTVVCPAGE_NR
 8

	)

13 
	#SEQFUELPAGE_NR
 9

	)

14 
	#CANBUSPAGE_NR
 10

15 
	#WARMUPPAGE_NR
 11

	)

16 
	#CALIBPAGE_NR
 12

17 

	)

18 
	#COOLANT_TABLE_NR
 0

	)

19 
	#IAT_TABLE_NR
 1

	)

20 
	#O2_TABLE_NR
 2

	)

25 
	#VEMAPPAGE_SIZE
 288

	)

26 
	#VESETPAGE_SIZE
 64

	)

27 
	#IGNMAPPAGE_SIZE
 288

	)

28 
	#IGNSETPAGE_SIZE
 64

	)

29 
	#AFRMAPPAGE_SIZE
 288

	)

30 
	#AFRSETPAGE_SIZE
 64

	)

31 
	#IACPAGE_SIZE
 64

	)

32 
	#BOOSTVVCPAGE_SIZE
 160

	)

33 
	#SEQFUELPAGE_SIZE
 192

	)

34 
	#CANBUSPAGE_SIZE
 128

	)

35 
	#WARMUPPAGE_SIZE
 192

	)

36 
	#MAP_PAGE_SIZE
 288

	)

39 
	#SENDVALUE_BUFFERSIZE
 42

	)

40 
	#SENDVALUE_FAKE_PACKETSIZE
 74

	)

42 
	#COMMAND_DURATION
 5

	)

44 
	s_tuÃrs_şi_t


46 
U32
 
	mcu¼’tPage_Nr
 :8 ;

47 
U32
 
	mcu¼’tCommªd
 :8 ;

48 
U32
 
	mcmdP’dšg
 :1 ;

49 
U32
 
	mmod_³rmissiÚ
 :1 ;

50 
U32
 
	mbuº_³rmissiÚ
 :1 ;

52 
U32
 
	mcommªd_du¿tiÚ
;

53 
U32
 
	mA_cmd_»que¡s
;

55 } 
	ttuÃrs_şi_t
 ;

57 vŞ©
tuÃrs_şi_t
 
TS_şi
;

59 
ts_communiÿtiÚ
();

60 
ts_£ndV®ues
(
U32
 
off£t
, U32 
Ëngth
);

61 
ts_£ndPage
();

62 
ts_dŸgPage
();

63 
ts_debug_ã©u»s
(
U32
 
ã©u»
);

64 
ts_»¶aûCÚfig
(
U32
 
v®ueOff£t
, U32 
ÃwV®ue
);

	@/home/oli/tenere/efi/Tuareg_sw/act_hw.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"aù_hw.h
"

17 
šlše
 
	$£t_aù1
(
ouut_pš_t
 
Ëv–
)

19 if(
Ëv–
 =ğ
ON
)

21 
	`gpio_£t_pš
(
GPIOB
, 8, 
OFF
);

26 
	`gpio_£t_pš
(
GPIOB
, 8, 
ON
);

28 
	}
}

31 
šlše
 
	$£t_aù2
(
ouut_pš_t
 
Ëv–
)

33 if(
Ëv–
 =ğ
ON
)

35 
	`gpio_£t_pš
(
GPIOB
, 9, 
OFF
);

40 
	`gpio_£t_pš
(
GPIOB
, 9, 
ON
);

42 
	}
}

53 
šlše
 
	$š™_aù_hw
()

56 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOCEN
;

58 
	`GPIO_cÚfigu»
(
GPIOB
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

59 
	`GPIO_cÚfigu»
(
GPIOB
, 9, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

60 
	`£t_aù1
(
OFF
);

61 
	`£t_aù2
(
OFF
);

62 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/act_hw.h

1 #iâdeà
ACTHW_H_INCLUDED


2 
	#ACTHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_aù_hw
();

11 
£t_aù1
(
ouut_pš_t
 
Ëv–
);

12 
£t_aù2
(
ouut_pš_t
 
Ëv–
);

	@/home/oli/tenere/efi/Tuareg_sw/act_logic.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"aù_hw.h
"

10 
	~"aù_logic.h
"

11 
	~"Tu¬eg.h
"

21 
	$š™_aù_logic
()

24 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/act_logic.h

1 #iâdeà
ACTLOGIC_H_INCLUDED


2 
	#ACTLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
š™_aù_logic
();

	@/home/oli/tenere/efi/Tuareg_sw/arduino_types.h

1 #iâdeà
TYPES_H_INCLUDED


2 
	#TYPES_H_INCLUDED


	)

5 
	~<¡dlib.h
>

6 
	~<¡dšt.h
>

20 
ušt8_t
 
	tby‹
;

21 
št16_t
 
	t¬dšt
;

22 
ušt8_t
 
	t¬dboŞ
;

	@/home/oli/tenere/efi/Tuareg_sw/config.c

3 
	~"uts.h
"

4 
	~"bË.h
"

5 
	~"¡Üage.h
"

6 
	~"“´om.h
"

7 
	~"“´om_Ïyout.h
"

8 
	~"cÚfig_·ges.h
"

9 
	~"cÚfig.h
"

10 
	~"“´om_Ïyout.h
"

13 
	~"u¬t.h
"

14 
	~"cÚv”siÚ.h
"

19 vŞ©
cÚfigPage1_t
 
	gcÚfigPage1
;

20 vŞ©
cÚfigPage2_t
 
	gcÚfigPage2
;

21 vŞ©
cÚfigPage3_t
 
	gcÚfigPage3
;

22 vŞ©
cÚfigPage4_t
 
	gcÚfigPage4
;

23 vŞ©
cÚfigPage9_t
 
	gcÚfigPage9
;

24 vŞ©
cÚfigPage10_t
 
	gcÚfigPage10
;

25 vŞ©
cÚfigPage11_t
 
	gcÚfigPage11
;

34 
U32
 
	$lßd_CÚfigD©a
()

36 
U32
 
d©a
, 
off£t
, 
x
, 
y
, 
z
, 
i
;

37 
U8
 * 
²t_cÚfigPage
;

38 
U8
 
“´om_d©a
;

39 
U32
 
“´om_code
;

46 
x
=
EEPROM_CONFIG1_MAP
; x<
EEPROM_CONFIG1_XBINS
; x++)

48 
off£t
 = 
x
 - 
EEPROM_CONFIG1_MAP
;

49 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

51 if(
“´om_code
 == 0)

53 
fu–TabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][off£ˆ% TABLE_3D_ARRAYSIZE]ğ
“´om_d©a
;

57  
“´om_code
;

61 
x
=
EEPROM_CONFIG1_XBINS
; x<
EEPROM_CONFIG1_YBINS
; x++)

63 
off£t
 = 
x
 - 
EEPROM_CONFIG1_XBINS
;

64 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

66 if(
“´om_code
 == 0)

69 
fu–TabË
.
axisX
[
off£t
]ğ
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
;

73  
“´om_code
;

77 
x
=
EEPROM_CONFIG1_YBINS
; x<
EEPROM_CONFIG2_START
; x++)

79 
off£t
 = 
x
 - 
EEPROM_CONFIG1_YBINS
;

80 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

82 if(
“´om_code
 == 0)

84 
fu–TabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

88  
“´om_code
;

92 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage1
;

94 
x
=
EEPROM_CONFIG2_START
; x<
EEPROM_CONFIG2_END
; x++)

96 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

98 if(
“´om_code
 == 0)

100 *(
²t_cÚfigPage
 + (
U8
è(
x
 - 
EEPROM_CONFIG2_START
)èğ
“´om_d©a
;

104  
“´om_code
;

112 
x
=
EEPROM_CONFIG3_MAP
; x<
EEPROM_CONFIG3_XBINS
; x++)

114 
off£t
 = 
x
 - 
EEPROM_CONFIG3_MAP
;

115 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

117 if(
“´om_code
 == 0)

119 
ign™iÚTabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][off£ˆ% TABLE_3D_ARRAYSIZE] = 
“´om_d©a
;

123  
“´om_code
;

128 
x
=
EEPROM_CONFIG3_XBINS
; x<
EEPROM_CONFIG3_YBINS
; x++)

130 
off£t
 = 
x
 - 
EEPROM_CONFIG3_XBINS
;

131 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

133 if(
“´om_code
 == 0)

136 
ign™iÚTabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

140  
“´om_code
;

145 
x
=
EEPROM_CONFIG3_YBINS
; x<
EEPROM_CONFIG4_START
; x++)

147 
off£t
 = 
x
 - 
EEPROM_CONFIG3_YBINS
;

148 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

150 if(
“´om_code
 == 0)

153 
ign™iÚTabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

157  
“´om_code
;

162 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage2
;

164 
x
=
EEPROM_CONFIG4_START
; x<
EEPROM_CONFIG4_END
; x++)

166 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

168 if(
“´om_code
 == 0)

170 *(
²t_cÚfigPage
 + (
U8
è(
x
 - 
EEPROM_CONFIG4_START
)èğ
“´om_d©a
;

174  
“´om_code
;

182 
x
=
EEPROM_CONFIG5_MAP
; x<
EEPROM_CONFIG5_XBINS
; x++)

184 
off£t
 = 
x
 - 
EEPROM_CONFIG5_MAP
;

185 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

187 if(
“´om_code
 == 0)

189 
aäTabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][off£ˆ% TABLE_3D_ARRAYSIZE] = 
“´om_d©a
;

193  
“´om_code
;

198 
x
=
EEPROM_CONFIG5_XBINS
; x<
EEPROM_CONFIG5_YBINS
; x++)

200 
off£t
 = 
x
 - 
EEPROM_CONFIG5_XBINS
;

201 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

203 if(
“´om_code
 == 0)

206 
aäTabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

210  
“´om_code
;

215 
x
=
EEPROM_CONFIG5_YBINS
; x<
EEPROM_CONFIG6_START
; x++)

217 
off£t
 = 
x
 - 
EEPROM_CONFIG5_YBINS
;

218 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

220 if(
“´om_code
 == 0)

223 
aäTabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

227  
“´om_code
;

231 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage3
;

233 
x
=
EEPROM_CONFIG6_START
; x<
EEPROM_CONFIG6_END
; x++)

235 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

237 if(
“´om_code
 == 0)

239 *(
²t_cÚfigPage
 + (
U8
è(
x
 - 
EEPROM_CONFIG6_START
)èğ
“´om_d©a
;

243  
“´om_code
;

251 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage4
;

254 
x
=
EEPROM_CONFIG7_START
; x<
EEPROM_CONFIG7_END
; x++)

256 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

258 if(
“´om_code
 == 0)

260 *(
²t_cÚfigPage
 + (
U8
è(
x
 - 
EEPROM_CONFIG7_START
)èğ
“´om_d©a
;

264  
“´om_code
;

272 
y
 = 
EEPROM_CONFIG8_MAP2
;

274 
x
=
EEPROM_CONFIG8_MAP1
; x<
EEPROM_CONFIG8_XBINS1
; x++)

276 
off£t
 = 
x
 - 
EEPROM_CONFIG8_MAP1
;

277 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

279 if(
“´om_code
 == 0)

282 
boo¡TabË
.
axisZ
[(
off£t
/8)][off£t%8] = 
“´om_d©a
;

286  
“´om_code
;

289 
off£t
 = 
y
 - 
EEPROM_CONFIG8_MAP2
;

290 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

292 if(
“´om_code
 == 0)

295 
vvtTabË
.
axisZ
[(
off£t
/8)][off£t%8] = 
“´om_d©a
;

299  
“´om_code
;

302 
y
++;

306 
y
 = 
EEPROM_CONFIG8_XBINS2
;

308 
x
=
EEPROM_CONFIG8_XBINS1
; x<
EEPROM_CONFIG8_YBINS1
; x++)

310 
off£t
 = 
x
 - 
EEPROM_CONFIG8_XBINS1
;

311 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

313 if(
“´om_code
 == 0)

316 
boo¡TabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

320  
“´om_code
;

323 
off£t
 = 
y
 - 
EEPROM_CONFIG8_XBINS2
;

324 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

326 if(
“´om_code
 == 0)

329 
vvtTabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

333  
“´om_code
;

336 
y
++;

340 
y
 = 
EEPROM_CONFIG8_YBINS2
;

342 
x
=
EEPROM_CONFIG8_YBINS1
; x<
EEPROM_CONFIG8_XSIZE2
; x++)

344 
off£t
 = 
x
 - 
EEPROM_CONFIG8_YBINS1
;

345 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

347 if(
“´om_code
 == 0)

350 
boo¡TabË
.
axisY
[
off£t
] = 
“´om_d©a
;

354  
“´om_code
;

357 
off£t
 = 
y
 - 
EEPROM_CONFIG8_YBINS2
;

359 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

361 if(
“´om_code
 == 0)

364 
vvtTabË
.
axisY
[
off£t
] = 
“´om_d©a
;

368  
“´om_code
;

371 
y
++;

378 
y
 = 
EEPROM_CONFIG9_MAP2
;

379 
z
 = 
EEPROM_CONFIG9_MAP3
;

380 
i
 = 
EEPROM_CONFIG9_MAP4
;

382 
x
=
EEPROM_CONFIG9_MAP1
; x<
EEPROM_CONFIG9_XBINS1
; x++)

384 
off£t
 = 
x
 - 
EEPROM_CONFIG9_MAP1
;

385 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

387 if(
“´om_code
 == 0)

389 
Œim1TabË
.
axisZ
[(
off£t
/6)][off£t%6] = 
“´om_d©a
;

393  
“´om_code
;

396 
off£t
 = 
y
 - 
EEPROM_CONFIG9_MAP2
;

397 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

399 if(
“´om_code
 == 0)

401 
Œim2TabË
.
axisZ
[(
off£t
/6)][off£t%6] = 
“´om_d©a
;

405  
“´om_code
;

408 
off£t
 = 
z
 - 
EEPROM_CONFIG9_MAP3
;

409 
“´om_code
ğ
	`“´om_»ad_by‹
(
z
, &
“´om_d©a
);

411 if(
“´om_code
 == 0)

413 
Œim3TabË
.
axisZ
[(
off£t
/6)][off£t%6] = 
“´om_d©a
;

417  
“´om_code
;

420 
off£t
 = 
i
 - 
EEPROM_CONFIG9_MAP4
;

421 
“´om_code
ğ
	`“´om_»ad_by‹
(
i
, &
“´om_d©a
);

423 if(
“´om_code
 == 0)

425 
Œim4TabË
.
axisZ
[(
off£t
/6)][off£t%6] = 
“´om_d©a
;

429  
“´om_code
;

432 
y
++;

433 
z
++;

434 
i
++;

438 
y
 = 
EEPROM_CONFIG9_XBINS2
;

439 
z
 = 
EEPROM_CONFIG9_XBINS3
;

440 
i
 = 
EEPROM_CONFIG9_XBINS4
;

442 
x
=
EEPROM_CONFIG9_XBINS1
; x<
EEPROM_CONFIG9_YBINS1
; x++)

444 
off£t
 = 
x
 - 
EEPROM_CONFIG9_XBINS1
;

445 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

447 if(
“´om_code
 == 0)

450 
Œim1TabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

454  
“´om_code
;

458 
off£t
 = 
y
 - 
EEPROM_CONFIG9_XBINS2
;

459 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

461 if(
“´om_code
 == 0)

464 
Œim2TabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

469  
“´om_code
;

472 
off£t
 = 
z
 - 
EEPROM_CONFIG9_XBINS3
;

473 
“´om_code
ğ
	`“´om_»ad_by‹
(
z
, &
“´om_d©a
);

475 if(
“´om_code
 == 0)

478 
Œim3TabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

482  
“´om_code
;

486 
off£t
 = 
i
 - 
EEPROM_CONFIG9_XBINS4
;

487 
“´om_code
ğ
	`“´om_»ad_by‹
(
i
, &
“´om_d©a
);

489 if(
“´om_code
 == 0)

492 
Œim4TabË
.
axisX
[
off£t
] = (
“´om_d©a
 * 
TABLE_RPM_MULTIPLIER
);

496  
“´om_code
;

500 
y
++;

501 
z
++;

502 
i
++;

507 
y
 = 
EEPROM_CONFIG9_YBINS2
;

508 
z
 = 
EEPROM_CONFIG9_YBINS3
;

509 
i
 = 
EEPROM_CONFIG9_YBINS4
;

511 
x
=
EEPROM_CONFIG9_YBINS1
; x<
EEPROM_CONFIG9_XSIZE2
; x++)

513 
off£t
 = 
x
 - 
EEPROM_CONFIG9_YBINS1
;

514 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

516 if(
“´om_code
 == 0)

519 
Œim1TabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

523  
“´om_code
;

527 
off£t
 = 
y
 - 
EEPROM_CONFIG9_YBINS2
;

528 
“´om_code
ğ
	`“´om_»ad_by‹
(
y
, &
“´om_d©a
);

530 if(
“´om_code
 == 0)

533 
Œim2TabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

537  
“´om_code
;

541 
off£t
 = 
z
 - 
EEPROM_CONFIG9_YBINS3
;

542 
“´om_code
ğ
	`“´om_»ad_by‹
(
z
, &
“´om_d©a
);

544 if(
“´om_code
 == 0)

547 
Œim3TabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

551  
“´om_code
;

555 
off£t
 = 
i
 - 
EEPROM_CONFIG9_YBINS4
;

556 
“´om_code
ğ
	`“´om_»ad_by‹
(
i
, &
“´om_d©a
);

558 if(
“´om_code
 == 0)

561 
Œim4TabË
.
axisY
[
off£t
] = 
“´om_d©a
 * 
TABLE_LOAD_MULTIPLIER
;

565  
“´om_code
;

568 
y
++;

569 
z
++;

570 
i
++;

577 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage11
;

580 
x
=
EEPROM_CONFIG11_START
; x<
EEPROM_CONFIG11_END
; x++)

582 
“´om_code
ğ
	`“´om_»ad_by‹
(
x
, &
“´om_d©a
);

584 if(
“´om_code
 == 0)

586 *(
²t_cÚfigPage
 + (
U8
è(
x
 - 
EEPROM_CONFIG11_START
)èğ
“´om_d©a
;

590  
“´om_code
;

600 
i
=0; i < 
CALIBRATION_TABLE_DIMENSION
; i++)

605 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_CLT_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

608 if(
“´om_code
)

610  
“´om_code
;

613 
cÚfigPage9
.
CLT_ÿlib_d©a_x
[
i
]ğ(
U16
è
d©a
;

616 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_CLT_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

619 if(
“´om_code
)

621  
“´om_code
;

624 
cÚfigPage9
.
CLT_ÿlib_d©a_y
[
i
]ğ(
U16
è
d©a
;

630 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_IAT_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

633 if(
“´om_code
)

635  
“´om_code
;

638 
cÚfigPage9
.
IAT_ÿlib_d©a_x
[
i
]ğ(
U16
è
d©a
;

641 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_IAT_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

644 if(
“´om_code
)

646  
“´om_code
;

649 
cÚfigPage9
.
IAT_ÿlib_d©a_y
[
i
]ğ(
U16
è
d©a
;

655 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_TPS_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

658 if(
“´om_code
)

660  
“´om_code
;

663 
cÚfigPage9
.
TPS_ÿlib_d©a_x
[
i
]ğ(
U16
è
d©a
;

666 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_TPS_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, &
d©a
, 2);

669 if(
“´om_code
)

671  
“´om_code
;

674 
cÚfigPage9
.
TPS_ÿlib_d©a_y
[
i
]ğ(
U16
è
d©a
;

680 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_MAP_M
, &
d©a
, 2);

683 if(
“´om_code
)

685  
“´om_code
;

688 
cÚfigPage9
.
MAP_ÿlib_M
ğ(
U16
è
d©a
;

691 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_MAP_N
, &
d©a
, 2);

694 if(
“´om_code
)

696  
“´om_code
;

699 
cÚfigPage9
.
MAP_ÿlib_N
ğ(
U16
è
d©a
;

702 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_MAP_L
, &
d©a
, 2);

705 if(
“´om_code
)

707  
“´om_code
;

710 
cÚfigPage9
.
MAP_ÿlib_L
ğ(
U16
è
d©a
;

716 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_BARO_M
, &
d©a
, 2);

719 if(
“´om_code
)

721  
“´om_code
;

724 
cÚfigPage9
.
BARO_ÿlib_M
ğ(
U16
è
d©a
;

727 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_BARO_N
, &
d©a
, 2);

730 if(
“´om_code
)

732  
“´om_code
;

735 
cÚfigPage9
.
BARO_ÿlib_N
ğ(
U16
è
d©a
;

738 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_BARO_L
, &
d©a
, 2);

741 if(
“´om_code
)

743  
“´om_code
;

746 
cÚfigPage9
.
BARO_ÿlib_L
ğ(
U16
è
d©a
;

752 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_O2_M
, &
d©a
, 2);

755 if(
“´om_code
)

757  
“´om_code
;

760 
cÚfigPage9
.
O2_ÿlib_M
ğ(
U16
è
d©a
;

763 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_O2_N
, &
d©a
, 2);

766 if(
“´om_code
)

768  
“´om_code
;

771 
cÚfigPage9
.
O2_ÿlib_N
ğ(
U16
è
d©a
;

774 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_O2_L
, &
d©a
, 2);

777 if(
“´om_code
)

779  
“´om_code
;

782 
cÚfigPage9
.
O2_ÿlib_L
ğ(
U16
è
d©a
;

788 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_VBAT_M
, &
d©a
, 2);

791 if(
“´om_code
)

793  
“´om_code
;

796 
cÚfigPage9
.
VBAT_ÿlib_M
ğ(
U16
è
d©a
;

799 
“´om_code
ğ
	`“´om_»ad_by‹s
(
EEPROM_CALIBRATION_VBAT_L
, &
d©a
, 2);

802 if(
“´om_code
)

804  
“´om_code
;

807 
cÚfigPage9
.
VBAT_ÿlib_L
ğ(
U16
è
d©a
;

815 
	}
}

826 
U32
 
	$wr™e_CÚfigD©a
()

829 
U16
 
off£t
, 
x
, 
y
, 
z
, 
i
;

830 
U8
 * 
²t_cÚfigPage
;

831 
U32
 
“´om_code
;

838 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG1_XSIZE
, 
fu–TabË
.
dim’siÚ
);

840 if(
“´om_code
 != 0)

842  
“´om_code
;

845 
x
=
EEPROM_CONFIG1_MAP
; x<
EEPROM_CONFIG1_XBINS
; x++)

847 
off£t
 = 
x
 - 
EEPROM_CONFIG1_MAP
;

849 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
fu–TabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][offset % TABLE_3D_ARRAYSIZE]));

851 if(
“´om_code
 != 0)

853  
“´om_code
;

858 
x
=
EEPROM_CONFIG1_XBINS
; x<
EEPROM_CONFIG1_YBINS
; x++)

860 
off£t
 = 
x
 - 
EEPROM_CONFIG1_XBINS
;

862 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
fu–TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
) );

864 if(
“´om_code
 != 0)

866  
“´om_code
;

871 
x
=
EEPROM_CONFIG1_YBINS
; x<
EEPROM_CONFIG2_START
; x++)

873 
off£t
 = 
x
 - 
EEPROM_CONFIG1_YBINS
;

876 
“´om_code
ğ
	`“´om_upd©e
(
x
, 
fu–TabË
.
axisY
[
off£t
] / 
TABLE_LOAD_MULTIPLIER
);

878 if(
“´om_code
 != 0)

880  
“´om_code
;

889 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage1
;

891 
x
=
EEPROM_CONFIG2_START
; x<
EEPROM_CONFIG2_END
; x++)

893 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
)(x - 
EEPROM_CONFIG2_START
)) );

895 if(
“´om_code
 != 0)

897  
“´om_code
;

906 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG3_XSIZE
, 
ign™iÚTabË
.
dim’siÚ
);

908 if(
“´om_code
 != 0)

910  
“´om_code
;

913 
x
=
EEPROM_CONFIG3_MAP
; x<
EEPROM_CONFIG3_XBINS
; x++)

915 
off£t
 = 
x
 - 
EEPROM_CONFIG3_MAP
;

917 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
ign™iÚTabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][offset % TABLE_3D_ARRAYSIZE]) );

919 if(
“´om_code
 != 0)

921  
“´om_code
;

926  
x
=
EEPROM_CONFIG3_XBINS
; x<
EEPROM_CONFIG3_YBINS
; x++)

928 
off£t
 = 
x
 - 
EEPROM_CONFIG3_XBINS
;

930 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
U8
)(
ign™iÚTabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
) );

932 if(
“´om_code
 != 0)

934  
“´om_code
;

939  
x
=
EEPROM_CONFIG3_YBINS
; x<
EEPROM_CONFIG4_START
; x++)

941 
off£t
 = 
x
 - 
EEPROM_CONFIG3_YBINS
;

944 
“´om_code
ğ
	`“´om_upd©e
(
x
, 
ign™iÚTabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

946 if(
“´om_code
 != 0)

948  
“´om_code
;

958 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage2
;

960 
x
=
EEPROM_CONFIG4_START
; x<
EEPROM_CONFIG4_END
; x++)

962 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
)(x - 
EEPROM_CONFIG4_START
)) );

964 if(
“´om_code
 != 0)

966  
“´om_code
;

975 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG5_XSIZE
, 
aäTabË
.
dim’siÚ
);

977 if(
“´om_code
 != 0)

979  
“´om_code
;

982 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG5_YSIZE
, 
aäTabË
.
dim’siÚ
);

984 if(
“´om_code
 != 0)

986  
“´om_code
;

990  
x
=
EEPROM_CONFIG5_MAP
; x<
EEPROM_CONFIG5_XBINS
; x++)

992 
off£t
 = 
x
 - 
EEPROM_CONFIG5_MAP
;

994 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
aäTabË
.
axisZ
[
off£t
 / 
TABLE_3D_ARRAYSIZE
][offset % TABLE_3D_ARRAYSIZE]) );

996 if(
“´om_code
 != 0)

998  
“´om_code
;

1003 
x
=
EEPROM_CONFIG5_XBINS
; x<
EEPROM_CONFIG5_YBINS
; x++)

1005 
off£t
 = 
x
 - 
EEPROM_CONFIG5_XBINS
;

1007 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
U8
è(
aäTabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
) );

1009 if(
“´om_code
 != 0)

1011  
“´om_code
;

1016 
x
=
EEPROM_CONFIG5_YBINS
; x<
EEPROM_CONFIG6_START
; x++)

1018 
off£t
 = 
x
 - 
EEPROM_CONFIG5_YBINS
;

1021 
“´om_code
ğ
	`“´om_upd©e
(
x
, 
aäTabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

1023 if(
“´om_code
 != 0)

1025  
“´om_code
;

1034 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage3
;

1036 
x
=
EEPROM_CONFIG6_START
; x<
EEPROM_CONFIG6_END
; x++)

1038 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
è(x - 
EEPROM_CONFIG6_START
)) );

1040 if(
“´om_code
 != 0)

1042  
“´om_code
;

1050 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage4
;

1052 
x
=
EEPROM_CONFIG7_START
; x<
EEPROM_CONFIG7_END
; x++)

1054 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
è(x - 
EEPROM_CONFIG7_START
)) );

1056 if(
“´om_code
 != 0)

1058  
“´om_code
;

1066 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG8_XSIZE1
, 
boo¡TabË
.
dim’siÚ
);

1068 if(
“´om_code
 != 0)

1070  
“´om_code
;

1073 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG8_YSIZE1
, 
boo¡TabË
.
dim’siÚ
);

1075 if(
“´om_code
 != 0)

1077  
“´om_code
;

1080 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG8_XSIZE2
, 
vvtTabË
.
dim’siÚ
);

1082 if(
“´om_code
 != 0)

1084  
“´om_code
;

1087 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG8_YSIZE2
, 
vvtTabË
.
dim’siÚ
);

1089 if(
“´om_code
 != 0)

1091  
“´om_code
;

1095 
y
 = 
EEPROM_CONFIG8_MAP2
;

1097 
x
=
EEPROM_CONFIG8_MAP1
; x<
EEPROM_CONFIG8_XBINS1
; x++)

1099 
off£t
 = 
x
 - 
EEPROM_CONFIG8_MAP1
;

1101 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
boo¡TabË
.
axisZ
[(
off£t
/8)][offset%8]) );

1103 if(
“´om_code
 != 0)

1105  
“´om_code
;

1108 
off£t
 = 
y
 - 
EEPROM_CONFIG8_MAP2
;

1110 
“´om_code
ğ
	`“´om_upd©e
(
y
, (
vvtTabË
.
axisZ
[(
off£t
/8)][offset%8]) );

1112 if(
“´om_code
 != 0)

1114  
“´om_code
;

1117 
y
++;

1121 
y
 = 
EEPROM_CONFIG8_XBINS2
;

1123 
x
=
EEPROM_CONFIG8_XBINS1
; x<
EEPROM_CONFIG8_YBINS1
; x++)

1125 
off£t
 = 
x
 - 
EEPROM_CONFIG8_XBINS1
;

1127 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
U8
è(
boo¡TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
) );

1129 if(
“´om_code
 != 0)

1131  
“´om_code
;

1134 
off£t
 = 
y
 - 
EEPROM_CONFIG8_XBINS2
;

1137 
“´om_code
ğ
	`“´om_upd©e
(
y
, (
U8
è(
vvtTabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
) );

1139 if(
“´om_code
 != 0)

1141  
“´om_code
;

1144 
y
++;

1148 
y
=
EEPROM_CONFIG8_YBINS2
;

1150 
x
=
EEPROM_CONFIG8_YBINS1
; x<
EEPROM_CONFIG8_XSIZE2
; x++)

1152 
off£t
 = 
x
 - 
EEPROM_CONFIG8_YBINS1
;

1155 
“´om_code
ğ
	`“´om_upd©e
(
x
, 
boo¡TabË
.
axisY
[
off£t
]);

1157 if(
“´om_code
 != 0)

1159  
“´om_code
;

1162 
off£t
 = 
y
 - 
EEPROM_CONFIG8_YBINS2
;

1165 
“´om_code
ğ
	`“´om_upd©e
(
y
, 
vvtTabË
.
axisY
[
off£t
]);

1167 if(
“´om_code
 != 0)

1169  
“´om_code
;

1172 
y
++;

1180 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_XSIZE1
,
Œim1TabË
.
dim’siÚ
);

1182 if(
“´om_code
 != 0)

1184  
“´om_code
;

1188 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_YSIZE1
,
Œim1TabË
.
dim’siÚ
);

1190 if(
“´om_code
 != 0)

1192  
“´om_code
;

1196 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_XSIZE2
,
Œim2TabË
.
dim’siÚ
);

1198 if(
“´om_code
 != 0)

1200  
“´om_code
;

1204 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_YSIZE2
,
Œim2TabË
.
dim’siÚ
);

1206 if(
“´om_code
 != 0)

1208  
“´om_code
;

1212 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_XSIZE3
,
Œim3TabË
.
dim’siÚ
);

1214 if(
“´om_code
 != 0)

1216  
“´om_code
;

1220 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_YSIZE3
,
Œim3TabË
.
dim’siÚ
);

1222 if(
“´om_code
 != 0)

1224  
“´om_code
;

1228 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_XSIZE4
,
Œim4TabË
.
dim’siÚ
);

1230 if(
“´om_code
 != 0)

1232  
“´om_code
;

1236 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_CONFIG9_YSIZE4
,
Œim4TabË
.
dim’siÚ
);

1238 if(
“´om_code
 != 0)

1240  
“´om_code
;

1243 
y
 = 
EEPROM_CONFIG9_MAP2
;

1244 
z
 = 
EEPROM_CONFIG9_MAP3
;

1245 
i
 = 
EEPROM_CONFIG9_MAP4
;

1247 
x
=
EEPROM_CONFIG9_MAP1
; x<
EEPROM_CONFIG9_XBINS1
; x++)

1249 
off£t
 = 
x
 - 
EEPROM_CONFIG9_MAP1
;

1250 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
Œim1TabË
.
axisZ
[(
off£t
/6)][offset%6]) );

1252 if(
“´om_code
 != 0)

1254  
“´om_code
;

1257 
off£t
 = 
y
 - 
EEPROM_CONFIG9_MAP2
;

1258 
“´om_code
ğ
	`“´om_upd©e
(
y
, 
Œim2TabË
.
axisZ
[(
off£t
/6)][offset%6]);

1260 if(
“´om_code
 != 0)

1262  
“´om_code
;

1265 
off£t
 = 
z
 - 
EEPROM_CONFIG9_MAP3
;

1266 
“´om_code
ğ
	`“´om_upd©e
(
z
, 
Œim3TabË
.
axisZ
[(
off£t
/6)][offset%6]);

1268 if(
“´om_code
 != 0)

1270  
“´om_code
;

1273 
off£t
 = 
i
 - 
EEPROM_CONFIG9_MAP4
;

1274 
“´om_code
ğ
	`“´om_upd©e
(
i
, 
Œim4TabË
.
axisZ
[(
off£t
/6)][offset%6]);

1276 if(
“´om_code
 != 0)

1278  
“´om_code
;

1281 
y
++;

1282 
z
++;

1283 
i
++;

1287 
y
 = 
EEPROM_CONFIG9_XBINS2
;

1288 
z
 = 
EEPROM_CONFIG9_XBINS3
;

1289 
i
 = 
EEPROM_CONFIG9_XBINS4
;

1291 
x
=
EEPROM_CONFIG9_XBINS1
; x<
EEPROM_CONFIG9_YBINS1
; x++)

1293 
off£t
 = 
x
 - 
EEPROM_CONFIG9_XBINS1
;

1296 
“´om_code
ğ
	`“´om_upd©e
(
x
, (
U8
è(
Œim1TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
));

1298 if(
“´om_code
 != 0)

1300  
“´om_code
;

1303 
off£t
 = 
y
 - 
EEPROM_CONFIG9_XBINS2
;

1306 
“´om_code
ğ
	`“´om_upd©e
(
y
, (
U8
è(
Œim2TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
));

1308 if(
“´om_code
 != 0)

1310  
“´om_code
;

1313 
off£t
 = 
z
 - 
EEPROM_CONFIG9_XBINS3
;

1316 
“´om_code
ğ
	`“´om_upd©e
(
z
, (
U8
è(
Œim3TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
));

1318 if(
“´om_code
 != 0)

1320  
“´om_code
;

1323 
off£t
 = 
i
 - 
EEPROM_CONFIG9_XBINS4
;

1326 
“´om_code
ğ
	`“´om_upd©e
(
i
, (
U8
è(
Œim4TabË
.
axisX
[
off£t
]/
TABLE_RPM_MULTIPLIER
));

1328 if(
“´om_code
 != 0)

1330  
“´om_code
;

1333 
y
++;

1334 
z
++;

1335 
i
++;

1339 
y
=
EEPROM_CONFIG9_YBINS2
;

1340 
z
=
EEPROM_CONFIG9_YBINS3
;

1341 
i
=
EEPROM_CONFIG9_YBINS4
;

1343 
x
=
EEPROM_CONFIG9_YBINS1
; x<
EEPROM_CONFIG9_XSIZE2
; x++)

1345 
off£t
 = 
x
 - 
EEPROM_CONFIG9_YBINS1
;

1348 
“´om_code
ğ
	`“´om_upd©e
(
x
, 
Œim1TabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

1350 if(
“´om_code
 != 0)

1352  
“´om_code
;

1355 
off£t
 = 
y
 - 
EEPROM_CONFIG9_YBINS2
;

1358 
“´om_code
ğ
	`“´om_upd©e
(
y
, 
Œim2TabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

1360 if(
“´om_code
 != 0)

1362  
“´om_code
;

1365 
off£t
 = 
z
 - 
EEPROM_CONFIG9_YBINS3
;

1368 
“´om_code
ğ
	`“´om_upd©e
(
z
, 
Œim3TabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

1370 if(
“´om_code
 != 0)

1372  
“´om_code
;

1375 
off£t
 = 
i
 - 
EEPROM_CONFIG9_YBINS4
;

1378 
“´om_code
ğ
	`“´om_upd©e
(
i
, 
Œim4TabË
.
axisY
[
off£t
]/
TABLE_LOAD_MULTIPLIER
);

1380 if(
“´om_code
 != 0)

1382  
“´om_code
;

1385 
y
++;

1386 
z
++;

1387 
i
++;

1395 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage10
;

1397 
x
=
EEPROM_CONFIG10_START
; x<
EEPROM_CONFIG10_END
; x++)

1399 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
è(x - 
EEPROM_CONFIG10_START
)) );

1401 if(
“´om_code
 != 0)

1403  
“´om_code
;

1412 
²t_cÚfigPage
 = (
U8
 *)&
cÚfigPage11
;

1414 
x
=
EEPROM_CONFIG11_START
; x<
EEPROM_CONFIG11_END
; x++)

1416 
“´om_code
ğ
	`“´om_upd©e
(
x
, *(
²t_cÚfigPage
 + (
U8
è(x - 
EEPROM_CONFIG11_START
)) );

1418 if(
“´om_code
 != 0)

1420  
“´om_code
;

1431 
i
=0; i < 
CALIBRATION_TABLE_DIMENSION
; i++)

1436 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_IAT_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
IAT_ÿlib_d©a_x
[i], 2);

1437 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_IAT_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
IAT_ÿlib_d©a_y
[i], 2);

1439 if(
“´om_code
)

1441  
“´om_code
;

1447 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_CLT_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
CLT_ÿlib_d©a_x
[i], 2);

1448 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_CLT_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
CLT_ÿlib_d©a_y
[i], 2);

1450 if(
“´om_code
)

1452  
“´om_code
;

1458 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_TPS_X
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
TPS_ÿlib_d©a_x
[i], 2);

1459 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_TPS_Y
 + 
i
* 
EEPROM_CALIB_DATA_WIDTH
, 
cÚfigPage9
.
TPS_ÿlib_d©a_y
[i], 2);

1461 if(
“´om_code
)

1463  
“´om_code
;

1472 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_MAP_M
, 
cÚfigPage9
.
MAP_ÿlib_M
, 2);

1473 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_MAP_N
, 
cÚfigPage9
.
MAP_ÿlib_N
, 2);

1474 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_MAP_L
, 
cÚfigPage9
.
MAP_ÿlib_L
, 2);

1476 if(
“´om_code
)

1478  
“´om_code
;

1484 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_BARO_M
, 
cÚfigPage9
.
BARO_ÿlib_M
, 2);

1485 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_BARO_N
, 
cÚfigPage9
.
BARO_ÿlib_N
, 2);

1486 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_BARO_L
, 
cÚfigPage9
.
BARO_ÿlib_L
, 2);

1488 if(
“´om_code
)

1490  
“´om_code
;

1496 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_O2_M
, 
cÚfigPage9
.
O2_ÿlib_M
, 2);

1497 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_O2_N
, 
cÚfigPage9
.
O2_ÿlib_N
, 2);

1498 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_O2_L
, 
cÚfigPage9
.
O2_ÿlib_L
, 2);

1500 if(
“´om_code
)

1502  
“´om_code
;

1508 
“´om_code
ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_VBAT_M
, 
cÚfigPage9
.
VBAT_ÿlib_M
, 2);

1509 
“´om_code
 +ğ
	`“´om_upd©e_by‹s
(
EEPROM_CALIBRATION_VBAT_L
, 
cÚfigPage9
.
VBAT_ÿlib_L
, 2);

1511 if(
“´om_code
)

1513  
“´om_code
;

1519 
	}
}

1529 
U32
 
	$mig¿‹_cÚfigD©a
()

1531 
U8
 
“´om_d©a
;

1532 
U32
 
“´om_code
;

1539 
“´om_code
ğ
	`“´om_»ad_by‹
(
EEPROM_DATA_VERSION
, &
“´om_d©a
);

1541 if(
“´om_code
 != 0)

1543  
“´om_code
;

1546 ifĞ(
“´om_d©a
 == 0) || (eeprom_data == 255) )

1548 
“´om_code
ğ
	`“´om_upd©e
(
EEPROM_DATA_VERSION
, 
CURRENT_DATA_VERSION
);

1551  
“´om_code
;

1552 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/config.h

1 #iâdeà
CONFIG_H_INCLUDED


2 
	#CONFIG_H_INCLUDED


	)

4 
	~"cÚfig_·ges.h
"

6 
	#CURRENT_DATA_VERSION
 5

	)

7 
	#PAGE_SIZE
 64

	)

13 vŞ©
cÚfigPage1_t
 
cÚfigPage1
;

14 vŞ©
cÚfigPage2_t
 
cÚfigPage2
;

15 vŞ©
cÚfigPage3_t
 
cÚfigPage3
;

16 vŞ©
cÚfigPage4_t
 
cÚfigPage4
;

17 vŞ©
cÚfigPage9_t
 
cÚfigPage9
;

18 vŞ©
cÚfigPage10_t
 
cÚfigPage10
;

19 vŞ©
cÚfigPage11_t
 
cÚfigPage11
;

21 cÚ¡ 
U16
 
cÚfigPage_size
[12];

29 
U32
 
wr™e_CÚfigD©a
();

30 
U32
 
lßd_CÚfigD©a
();

31 
U32
 
mig¿‹_cÚfigD©a
();

	@/home/oli/tenere/efi/Tuareg_sw/config_pages.h

1 #iâdeà
CONFIG_PAGES_H_INCLUDED


2 
	#CONFIG_PAGES_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	#INJ_PAIRED
 0

	)

7 
	#INJ_SEMISEQUENTIAL
 1

	)

8 
	#INJ_BANKED
 2

	)

9 
	#INJ_SEQUENTIAL
 3

	)

11 
	#IGN_MODE_WASTED
 0

	)

12 
	#IGN_MODE_SINGLE
 1

	)

13 
	#IGN_MODE_WASTEDCOP
 2

	)

14 
	#IGN_MODE_SEQUENTIAL
 3

	)

15 
	#IGN_MODE_ROTARY
 4

	)

17 
	#ROTARY_IGN_FC
 0

	)

18 
	#ROTARY_IGN_FD
 1

	)

19 
	#ROTARY_IGN_RX8
 2

	)

21 
	#BOOST_MODE_SIMPLE
 0

	)

22 
	#BOOST_MODE_FULL
 1

	)

27 
	#SIZE_BYTE
 8

	)

28 
	#SIZE_INT
 16

	)

30 
	#EVEN_FIRE
 0

	)

31 
	#ODD_FIRE
 1

	)

39 
	s_cÚfigPage1_t_
 {

41 
S8
 
	mæexBoo¡Low
;

42 
U8
 
	mæexBoo¡High
;

43 
U8
 
	ma£Pù
;

44 
U8
 
	ma£CouÁ
;

45 
U8
 
	mwueV®ues
[10];

46 
U8
 
	müªkšgPù
;

47 
U8
 
	mpšM­pšg
;

48 
U8
 
	mchoPš
 : 6;

49 
U8
 
	mchoDiv
 : 2;

50 
U8
 
	mtdePù
;

51 
U8
 
	meCŞdA
;

52 
U8
 
	msTh»sh
;

53 
U8
 
	meTime
;

56 
U8
 
	mdi¥ÏyTy³
 : 3;

57 
U8
 
	mdi¥Ïy1
 : 3;

58 
U8
 
	mdi¥Ïy2
 : 2;

60 
U8
 
	mdi¥Ïy3
 : 3;

61 
U8
 
	mdi¥Ïy4
 : 2;

62 
U8
 
	mdi¥Ïy5
 : 3;

64 
U8
 
	mdi¥ÏyB1
 : 4;

65 
U8
 
	mdi¥ÏyB2
 : 4;

67 
U8
 
	m»qFu–
;

68 
U8
 
	mdivid”
;

69 
U8
 
	mšjTimšg
 : 1;

70 
U8
 
	mmuÉlyMAP
 : 1;

71 
U8
 
	mšşudeAFR
 : 1;

72 
U8
 
	munu£d26
 : 4;

73 
U8
 
	mšdInjAng
 : 1;

74 
U8
 
	mšjO³n
;

75 
U16
 
	mšj1Ang
;

76 
U16
 
	mšj2Ang
;

77 
U16
 
	mšj3Ang
;

78 
U16
 
	mšj4Ang
;

81 
U8
 
	mm­Sam¶e
 : 2;

82 
U8
 
	m¡rokes
 : 1;

83 
U8
 
	mšjTy³
 : 1;

84 
U8
 
	mnCylšd”s
 : 4;

87 
U8
 
	mştTy³1
 : 2;

88 
U8
 
	mm©Ty³1
 : 2;

89 
U8
 
	mnInjeùÜs
 : 4;

93 
U8
 
	m’gšeTy³
 : 1;

94 
U8
 
	mæexEÇbËd
 : 1;

95 
U8
 
	m®gÜ™hm
 : 1;

96 
U8
 
	mb¬oCÜr
 : 1;

97 
U8
 
	mšjLayout
 : 2;

98 
U8
 
	m³rToÙhIgn
 : 1;

99 
U8
 
	mdfcoEÇbËd
 : 1;

101 
U8
 
	m´imePul£
;

102 
U8
 
	mdutyLim
;

103 
U8
 
	mæexF»qLow
;

104 
U8
 
	mæexF»qHigh
;

106 
U8
 
	mboo¡MaxDuty
;

107 
U8
 
	msMš
;

108 
U8
 
	msMax
;

109 
S8
 
	mm­Mš
;

110 
U16
 
	mm­Max
;

111 
U8
 
	måPrime
;

112 
U8
 
	m¡oich
;

113 
U16
 
	moddfœe2
;

114 
U16
 
	moddfœe3
;

115 
U16
 
	moddfœe4
;

116 
U8
 
	mæexFu–Low
;

117 
U8
 
	mæexFu–High
;

118 
U8
 
	mæexAdvLow
;

119 
U8
 
	mæexAdvHigh
;

121 
U8
 
	mŸcCLmšDuty
;

122 
U8
 
	mŸcCLmaxDuty
;

123 
U8
 
	mboo¡MšDuty
;

125 } 
	tcÚfigPage1_t
 ;

132 
	s_cÚfigPage2_t_
 {

134 
S16
 
	mŒigg”AngË
;

135 
U8
 
	mFixAng
;

136 
U8
 
	mC¿nkAng
;

137 
U8
 
	mTrigAngMul
;

139 
U8
 
	mTrigEdge
 : 1;

140 
U8
 
	mTrigS³ed
 : 1;

141 
U8
 
	mIgInv
 : 1;

142 
U8
 
	moddfœe
 : 1;

143 
U8
 
	mTrigP©‹º
 : 4;

145 
U8
 
	mTrigEdgeSec
 : 1;

146 
U8
 
	mfu–PumpPš
 : 6;

147 
U8
 
	mu£Resync
 : 1;

149 
U8
 
	m¥¬kDur
;

150 
U8
 
	mIdËAdvRPM
;

151 
U8
 
	mIdËAdvCLT
;

152 
U8
 
	mIdËD–ayTime
;

153 
U8
 
	mStgCyşes
;

155 
U8
 
	mdw–lCÚt
 : 1;

156 
U8
 
	mu£Dw–lLim
 : 1;

157 
U8
 
	m¥¬kMode
 : 3;

158 
U8
 
	mŒigg”F‹r
 : 2;

159 
U8
 
	mignC¿nklock
 : 1;

161 
U8
 
	mdw–lC¿nk
;

162 
U8
 
	mdw–lRun
;

163 
U8
 
	mŒigg”T“th
;

164 
U8
 
	mŒigg”MissšgT“th
;

165 
U8
 
	müªkRPM
;

166 
U8
 
	mæoodCË¬
;

167 
U8
 
	mSoáRevLim
;

168 
U8
 
	mSoáLimR‘¬d
;

169 
U8
 
	mSoáLimMax
;

170 
U8
 
	mH¬dRevLim
;

171 
U8
 
	meBšs
[4];

172 
U8
 
	meV®ues
[4];

173 
U8
 
	mwueBšs
[10];

174 
U8
 
	mdw–lLim™
;

175 
U8
 
	mdw–lCÜ»ùiÚV®ues
[6];

176 
U8
 
	mŸtR‘Bšs
[6];

177 
U8
 
	mŸtR‘V®ues
[6];

178 
U8
 
	mdfcoRPM
;

179 
U8
 
	mdfcoHy¡”
;

180 
U8
 
	mdfcoTPSTh»sh
;

182 
U8
 
	mignBy·ssEÇbËd
 : 1;

183 
U8
 
	mignBy·ssPš
 : 6;

184 
U8
 
	mignBy·ssHiLo
 : 1;

186 } 
	tcÚfigPage2_t
 ;

193 
	s_cÚfigPage3_t_
 {

195 
U8
 
	megoAlgÜ™hm
 : 2;

196 
U8
 
	megoTy³
 : 2;

197 
U8
 
	mboo¡EÇbËd
 : 1;

198 
U8
 
	mvvtEÇbËd
 : 1;

199 
U8
 
	mboo¡CutTy³
 : 2;

201 
U8
 
	megoKP
;

202 
U8
 
	megoKI
;

203 
U8
 
	megoKD
;

204 
U8
 
	megoTemp
;

205 
U8
 
	megoCouÁ
;

206 
U8
 
	megoD–
;

207 
U8
 
	megoLim™
;

208 
U8
 
	mego_mš
;

209 
U8
 
	mego_max
;

210 
U8
 
	mego_sd–ay
;

211 
U8
 
	megoRPM
;

212 
U8
 
	megoTPSMax
;

213 
U8
 
	mvvtPš
 : 6;

214 
U8
 
	mu£ExtB¬o
 : 1;

215 
U8
 
	mboo¡Mode
 : 1;

216 
U8
 
	mboo¡Pš
 : 6;

217 
U8
 
	munu£d6_14
 : 2;

218 
U8
 
	mvŞgeCÜ»ùiÚBšs
[6];

219 
U8
 
	mšjVŞgeCÜ»ùiÚV®ues
[6];

220 
U8
 
	maœD’Bšs
[9];

221 
U8
 
	maœD’R©es
[9];

222 
U8
 
	mboo¡F»q
;

223 
U8
 
	mvvtF»q
;

224 
U8
 
	midËF»q
;

226 
U8
 
	mÏunchPš
 : 6;

227 
U8
 
	mÏunchEÇbËd
 : 1;

228 
U8
 
	mÏunchHiLo
 : 1;

230 
U8
 
	mÊchSoáLim
;

231 
S8
 
	mÊchR‘¬d
;

232 
U8
 
	mÊchH¬dLim
;

233 
U8
 
	mÊchFu–Add
;

236 
U8
 
	midËKP
;

237 
U8
 
	midËKI
;

238 
U8
 
	midËKD
;

240 
U8
 
	mboo¡Lim™
;

241 
U8
 
	mboo¡KP
;

242 
U8
 
	mboo¡KI
;

243 
U8
 
	mboo¡KD
;

245 
U8
 
	mÊchPuÎRes
 : 2;

246 
U8
 
	mfu–TrimEÇbËd
 : 1;

247 
U8
 
	mæ©SEÇbË
 : 1;

248 
U8
 
	mb¬oPš
 : 4;

249 
U8
 
	mæ©SSoáWš
;

250 
U8
 
	mæ©SR‘¬d
;

251 
U8
 
	mæ©SArm
;

253 } 
	tcÚfigPage3_t
 ;

259 
	s_cÚfigPage4_t_
 {

261 
U8
 
	mŸcCLV®ues
[10];

262 
U8
 
	mŸcOLS‹pV®
[10];

263 
U8
 
	mŸcOLPWMV®
[10];

264 
U8
 
	mŸcBšs
[10];

265 
U8
 
	mŸcC¿nkS‹ps
[4];

266 
U8
 
	mŸcC¿nkDuty
[4];

267 
U8
 
	mŸcC¿nkBšs
[4];

269 
U8
 
	mŸcAlgÜ™hm
 : 3;

270 
U8
 
	mŸcS‹pTime
 : 3;

271 
U8
 
	mŸcChªÃls
 : 1;

272 
U8
 
	mŸcPWMdœ
 : 1;

274 
U8
 
	mŸcFa¡Temp
;

276 
U8
 
	mŸcS‹pHome
;

277 
U8
 
	mŸcS‹pHy¡”
;

279 
U8
 
	mçnInv
 : 1;

280 
U8
 
	mçnEÇbË
 : 1;

281 
U8
 
	mçnPš
 : 5;

282 
U8
 
	mçnSP
;

283 
U8
 
	mçnHy¡”
;

284 
U8
 
	mçnF»q
;

285 
U8
 
	mçnPWMBšs
[4];

287 } 
	tcÚfigPage4_t
 ;

294 
	s_cÚfigPage10_t_
 {

296 
U8
 
	m’abË_ÿnbus
:2;

297 
U8
 
	m’abË_ÿnd©a_š
:1;

298 
U16
 
	mÿnšput_£l
;

299 
U16
 
	mÿnšput_·¿m_group
[16];

300 
U8
 
	mÿnšput_·¿m_¡¬t_U8
[16];

301 
U16
 
	mÿnšput_·¿m_num_by‹s
;

302 
U8
 
	munu£d10_53
;

303 
U8
 
	munu£d10_54
;

304 
U8
 
	m’abË_ÿnd©a_out
 : 1;

305 
U8
 
	mÿnouut_£l
[8];

306 
U16
 
	mÿnouut_·¿m_group
[8];

307 
U8
 
	mÿnouut_·¿m_¡¬t_by‹
[8];

308 
U8
 
	mÿnouut_·¿m_num_by‹s
[8];

310 
U8
 
	munu£d10_97
;

311 
U8
 
	munu£d10_98
;

312 
U8
 
	munu£d10_99
;

313 
U8
 
	m¥“dušo_tsCªId
:4;

314 
U16
 
	mŒue_add»ss
;

315 
U16
 
	m»®time_ba£_add»ss
;

316 
U16
 
	mobd_add»ss
;

317 
U8
 
	munu£d10_107
;

318 
U8
 
	munu£d10_108
;

319 
U8
 
	munu£d10_109
;

320 
U8
 
	munu£d10_110
;

321 
U8
 
	munu£d10_111
;

322 
U8
 
	munu£d10_112
;

323 
U8
 
	munu£d10_113
;

324 
U8
 
	munu£d10_114
;

325 
U8
 
	munu£d10_115
;

326 
U8
 
	munu£d10_116
;

327 
U8
 
	munu£d10_117
;

328 
U8
 
	munu£d10_118
;

329 
U8
 
	munu£d10_119
;

330 
U8
 
	munu£d10_120
;

331 
U8
 
	munu£d10_121
;

332 
U8
 
	munu£d10_122
;

333 
U8
 
	munu£d10_123
;

334 
U8
 
	munu£d10_124
;

335 
U8
 
	munu£d10_125
;

336 
U8
 
	munu£d10_126
;

337 
U8
 
	munu£d10_127
;

339 } 
	tcÚfigPage10_t
 ;

346 
	s_cÚfigPage11_t_
 {

348 
U8
 
	müªkšgEÄichBšs
[4];

349 
U8
 
	müªkšgEÄichV®ues
[4];

351 
U8
 
	mrÙ¬yTy³
 : 2;

352 
U8
 
	munu£d11_8c
 : 6;

354 
U8
 
	mrÙ¬yS¶™V®ues
[8];

355 
U8
 
	mrÙ¬yS¶™Bšs
[8];

357 
U16
 
	mboo¡S’s
;

358 
U8
 
	mboo¡IÁv
;

359 
U8
 
	munu£d11_28_192
[164];

362 } 
	tcÚfigPage11_t
;

365 
	#CALIBRATION_TABLE_DIMENSION
 6

	)

370 
	s_cÚfigPage9_t_
 {

372 
U16
 
	mIAT_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

373 
U16
 
	mIAT_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

375 
U16
 
	mCLT_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

376 
U16
 
	mCLT_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

378 
U16
 
	mTPS_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

379 
U16
 
	mTPS_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

381 
U16
 
	mMAP_ÿlib_M
;

382 
U16
 
	mMAP_ÿlib_N
;

383 
U16
 
	mMAP_ÿlib_L
;

385 
U16
 
	mBARO_ÿlib_M
;

386 
U16
 
	mBARO_ÿlib_N
;

387 
U16
 
	mBARO_ÿlib_L
;

389 
U16
 
	mO2_ÿlib_M
;

390 
U16
 
	mO2_ÿlib_N
;

391 
U16
 
	mO2_ÿlib_L
;

393 
U16
 
	mVBAT_ÿlib_M
;

394 
U16
 
	mVBAT_ÿlib_L
;

396 } 
	tcÚfigPage9_t
 ;

	@/home/oli/tenere/efi/Tuareg_sw/conversion.c

3 
	~"¡m32_libs/boùok_ty³s.h
"

4 
	~"cÚv”siÚ.h
"

5 
	~"u¬t.h
"

12 
U32
 
	$u¬t_push_decim®_¶aû
(
USART_Ty³Def
 * 
PÜt
, 
U32
 
numb”
, U32 
Ëad_z”o
, U32 
·ddšg
)

14 if(
numb”
)

17 
	`UART_Tx
(
PÜt
, 
numb”
 + 0x30);

24 if(
Ëad_z”o
)

26 if(
·ddšg
)

28 
	`UART_Tx
(
PÜt
, ' ');

34 
	`UART_Tx
(
PÜt
, '0');

38  
Ëad_z”o
;

40 
	}
}

44 
	$UART_Pršt_S
(
USART_Ty³Def
 * 
PÜt
, 
S32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, 
U32
 
·ddšg
)

46 
š‰y³
)

48 
TYPE_S32
:

49 
š‰y³
ğ
TYPE_U32
;

52 
TYPE_S16
:

53 
š‰y³
ğ
TYPE_U16
;

56 
TYPE_S8
:

57 
š‰y³
ğ
TYPE_U8
;

65 if(
v®ue
 < 0)

67 
	`UART_Tx
(
PÜt
, '-');

68 
	`UART_Pršt_U
(
PÜt
, -
v®ue
, 
š‰y³
, 
·ddšg
);

72 
	`UART_Pršt_U
(
PÜt
, 
v®ue
, 
š‰y³
, 
·ddšg
);

74 
	}
}

80 
	$UART_Pršt_U
(
USART_Ty³Def
 * 
PÜt
, 
U32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, U32 
·ddšg
)

82 
U32
 
numb”
;

83 
U32
 
Ëad_z”o
= 0xFFFFFFFF;

85 
š‰y³
)

87 
TYPE_U32
:

90 
numb”
=0; 
v®ue
 > 999999999;‚umber++)

92 
v®ue
 -= 1000000000;

95 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

98 
numb”
=0; 
v®ue
 > 99999999;‚umber++)

100 
v®ue
 -= 100000000;

103 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

106 
numb”
=0; 
v®ue
 > 9999999;‚umber++)

108 
v®ue
 -= 10000000;

111 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

114 
numb”
=0; 
v®ue
 > 999999;‚umber++)

116 
v®ue
 -= 1000000;

119 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

122 
numb”
=0; 
v®ue
 > 99999;‚umber++)

124 
v®ue
 -= 100000;

127 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

133 
TYPE_U16
:

136 
numb”
=0; 
v®ue
 > 9999;‚umber++)

138 
v®ue
 -= 10000;

141 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

144 
numb”
=0; 
v®ue
 > 999;‚umber++)

146 
v®ue
 -= 1000;

149 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

155 
TYPE_U8
:

158 
numb”
=0; 
v®ue
 > 99;‚umber++)

160 
v®ue
 -= 100;

163 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

166 
numb”
=0; 
v®ue
 > 9;‚umber++)

168 
v®ue
 -= 10;

171 
Ëad_z”o
ğ
	`u¬t_push_decim®_¶aû
(
PÜt
, 
numb”
,†—d_z”o, 
·ddšg
);

176 
	`UART_Tx
(
PÜt
, 
v®ue
 + 0x30);

182 
	`UART_Tx
(
PÜt
, ' ');

192 
	}
}

195 
	$CV_U8Ch¬
(
U8
 
v®ue
, * 
T¬g‘
)

197 
U8
 
hun
;

198 
U8
 
‹n
;

200 
hun
=0; 
v®ue
 > 99; hun++)

202 
v®ue
 -= 100;

205 
‹n
=0; 
v®ue
 > 9;en++)

207 
v®ue
 -= 10;

211 *
T¬g‘
=(
hun
 + 0x30);

212 
T¬g‘
++;

214 *
T¬g‘
=(
‹n
 + 0x30);

215 
T¬g‘
++;

217 *
T¬g‘
=(
v®ue
 + 0x30);

219 
	}
}

265 
	$CV_S8Ch¬
(
S8
 
v®ue
, * 
T¬g‘
)

267 
U8
 
hun
;

268 
U8
 
‹n
;

270 if(
v®ue
 < 0)

272 *
T¬g‘
= '-';

273 
v®ue
ğ(
U8
) -value;

277 *
T¬g‘
=' ';

278 
v®ue
ğ(
U8
) value;

281 
T¬g‘
++;

283 
hun
=0; 
v®ue
 > 99; hun++)

285 
v®ue
 -= 100;

288 
‹n
=0; 
v®ue
 > 9;en++)

290 
v®ue
 -= 10;

294 *
T¬g‘
=(
hun
 + 0x30);

295 
T¬g‘
++;

297 *
T¬g‘
=(
‹n
 + 0x30);

298 
T¬g‘
++;

300 *
T¬g‘
=(
v®ue
 + 0x30);

302 
	}
}

359 
	$CV_U16Ch¬
(
U16
 
v®ue
, * 
T¬g‘
, 
U8
 
‹rm_¡ršg
, U8 
noz”o
)

361 
U8
 
‹Á
;

362 
U8
 
thous
;

363 
U8
 
hun
;

364 
U8
 
‹n
;

365 
U8
 
Ëad_z”o
= 0xFF;

367 
‹Á
=0; 
v®ue
 > 9999;ent++)

369 
v®ue
 -= 10000;

372 
thous
=0; 
v®ue
 > 999;hous++)

374 
v®ue
 -= 1000;

377 
hun
=0; 
v®ue
 > 99; hun++)

379 
v®ue
 -= 100;

382 
‹n
=0; 
v®ue
 > 9;en++)

384 
v®ue
 -= 10;

388 if((
‹Á
 =ğ0è&& 
noz”o
)

391 *
T¬g‘
= 0x20;

395 *
T¬g‘
=(
‹Á
 + 0x30);

398 if(
‹Á
)

400 
Ëad_z”o
= 0;

403 
T¬g‘
++;

406 if((
thous
 =ğ0è&& 
noz”o
 && 
Ëad_z”o
)

409 *
T¬g‘
= 0x20;

413 *
T¬g‘
=(
thous
 + 0x30);

416 if(
thous
)

418 
Ëad_z”o
= 0;

421 
T¬g‘
++;

423 if((
hun
 =ğ0è&& 
noz”o
 && 
Ëad_z”o
)

426 *
T¬g‘
= 0x20;

430 *
T¬g‘
=(
hun
 + 0x30);

433 if(
hun
)

435 
Ëad_z”o
= 0;

438 
T¬g‘
++;

440 if((
‹n
 =ğ0è&& 
noz”o
 && 
Ëad_z”o
)

443 *
T¬g‘
= 0x20;

447 *
T¬g‘
=(
‹n
 + 0x30);

450 
T¬g‘
++;

453 *
T¬g‘
=(
v®ue
 + 0x30);

456 if(
‹rm_¡ršg
 != 0)

459 
T¬g‘
++;

460 *
T¬g‘
= 0x00;

463 
	}
}

805 
	$UART_Pršt_U8Hex
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
)

807 
U32
 
nibbË
;

809 
	`UART_S’d
(
PÜt
, "0x");

812 
nibbË
=((
v®ue
 >> 4) & 0x0F);

814 if(
nibbË
 < 10)

816 
	`UART_Tx
(
PÜt
, 
nibbË
 + 0x30 );

821 
	`UART_Tx
(
PÜt
, 
nibbË
 + 55);

825 
nibbË
=(
v®ue
 & 0x0F);

827 if(
nibbË
 < 10)

829 
	`UART_Tx
(
PÜt
, 
nibbË
 + 0x30 );

834 
	`UART_Tx
(
PÜt
, 
nibbË
 + 55);

838 
	`UART_Tx
(
PÜt
,' ');

839 
	}
}

843 
	$UART_Pršt_U8Hex_Ãw
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
)

845 cÚ¡ 
dig™s
[]= "0123456789ABCDEF";

847 
	`UART_S’d
(
PÜt
, "0x");

850 
	`UART_Tx
(
PÜt
, 
dig™s
[(
v®ue
 >> 4) & 0x0f] );

853 
	`UART_Tx
(
PÜt
, 
dig™s
[(
v®ue
) & 0x0f] );

856 
	`UART_Tx
(
PÜt
, ' ');

857 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/conversion.h

1 #iâdeà
CONVERSION_H_INCLUDED


2 
	#CONVERSION_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

6 
	#PAD
 0xFFFFFFF

	)

7 
	#NO_PAD
 0

	)

11 
	mTYPE_U8
,

12 
	mTYPE_U16
,

13 
	mTYPE_U32
,

15 
	mTYPE_S8
,

16 
	mTYPE_S16
,

17 
	mTYPE_S32


19 } 
	tcÚv”siÚ_št_t
 ;

21 
UART_Pršt_S
(
USART_Ty³Def
 * 
PÜt
, 
S32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, 
U32
 
·ddšg
);

22 
UART_Pršt_U
(
USART_Ty³Def
 * 
PÜt
, 
U32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, U32 
·ddšg
);

24 
CV_U8Ch¬
Ğ
U8
 , *);

25 
CV_U16Ch¬
Ğ
U16
, *, 
U8
, U8);

26 
UART_Pršt_U8
(
U8
 
v®ue
);

27 
CV_S8Ch¬
Ğ
S8
 , *);

28 
UART_Pršt_S8
(
S8
 
v®ue
);

29 
UART_Pršt_U16
(
U16
 
v®ue
);

30 
UART1_Pršt_U32
(
U32
 
v®ue
);

32 
UART_Pršt_U8Hex
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
);

33 
UART_Pršt_U8Hex_Ãw
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
);

	@/home/oli/tenere/efi/Tuareg_sw/dash_hw.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"dash_hw.h
"

17 
šlše
 
	$£t_chom‘”
(
ouut_pš_t
 
Ëv–
)

19 if(
Ëv–
 =ğ
ON
)

21 
	`gpio_£t_pš
(
GPIOC
, 11, 
ON
);

26 
	`gpio_£t_pš
(
GPIOC
, 11, 
OFF
);

28 
	}
}

31 
šlše
 
	$£t_u£r_Ïmp
(
ouut_pš_t
 
Ëv–
)

33 if(
Ëv–
 =ğ
ON
)

35 
	`gpio_£t_pš
(
GPIOC
, 12, 
OFF
);

40 
	`gpio_£t_pš
(
GPIOC
, 12, 
ON
);

42 
	}
}

53 
šlše
 
	$š™_dash_hw
()

56 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOCEN
;

58 
	`GPIO_cÚfigu»
(
GPIOC
, 11, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

59 
	`GPIO_cÚfigu»
(
GPIOC
, 12, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

60 
	`£t_chom‘”
(
OFF
);

61 
	`£t_u£r_Ïmp
(
OFF
);

62 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/dash_hw.h

1 #iâdeà
DASHHW_H_INCLUDED


2 
	#DASHHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_dash_hw
();

11 
£t_u£r_Ïmp
(
ouut_pš_t
 
Ëv–
);

12 
£t_chom‘”
(
ouut_pš_t
 
Ëv–
);

	@/home/oli/tenere/efi/Tuareg_sw/dash_logic.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"dash_hw.h
"

10 
	~"dash_logic.h
"

11 
	~"Tu¬eg.h
"

21 
	$š™_dash_logic
()

24 if(
Tu¬eg
.
E¼Üs
 & 
TERROR_CONFIG
)

26 
	`dash_£t_Ïmp
(
USERLAMP_PERMANENT
);

29 
	`dash_£t_chom‘”
(
TACHOCTRL_0RPM
);

34 
	}
}

37 
	$dash_£t_chom‘”
(vŞ©
choù¾_t
 
S‹
)

40 
	}
}

42 
	$g’_chom‘”_pul£
(
U32
 
Du¿tiÚ_us
)

45 
	}
}

48 
	$dash_£t_Ïmp
(vŞ©
u£¾amp_t
 
S‹
)

51 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/dash_logic.h

1 #iâdeà
DASHLOGIC_H_INCLUDED


2 
	#DASHLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
	mTACHOCTRL_CRANK
,

11 
	mTACHOCTRL_0RPM
,

12 
	mTACHOCTRL_500RPM
,

13 
	mTACHOCTRL_1000RPM
,

14 
	mTACHOCTRL_1500RPM
,

15 
	mTACHOCTRL_2000RPM
,

16 
	mTACHOCTRL_2500RPM
,

17 
	mTACHOCTRL_3000RPM
,

18 
	mTACHOCTRL_3500RPM
,

19 
	mTACHOCTRL_4000RPM
,

20 
	mTACHOCTRL_4500RPM
,

21 
	mTACHOCTRL_5000RPM
,

22 
	mTACHOCTRL_5500RPM
,

23 
	mTACHOCTRL_6000RPM
,

24 
	mTACHOCTRL_6500RPM
,

25 
	mTACHOCTRL_7000RPM
,

26 
	mTACHOCTRL_7500RPM
,

27 
	mTACHOCTRL_8000RPM
,

28 
	mTACHOCTRL_8500RPM
,

29 
	mTACHOCTRL_9000RPM
,

30 
	mTACHOCTRL_9500RPM


32 } 
	tchoù¾_t
;

37 
	mUSERLAMP_OFF
,

38 
	mUSERLAMP_PERMANENT
,

39 
	mUSERLAMP_BLINK_SLOW
,

40 
	mUSERLAMP_BLINK_MIDDLE
,

41 
	mUSERLAMP_BLINK_FAST
,

42 
	mUSERLAMP_CODE_TWO
,

43 
	mUSERLAMP_CODE_THREE
,

44 
	mUSERLAMP_CODE_FOUR
,

45 
	mUSERLAMP_CODE_FIVE
,

46 
	mUSERLAMP_CODE_SIX
,

47 
	mUSERLAMP_CODE_SEVEN
,

48 
	mUSERLAMP_CODE_EIGHT


50 } 
	tu£¾amp_t
;

55 vŞ©
choù¾_t
 
	mchoù¾
;

56 vŞ©
u£¾amp_t
 
	mu£¾amp
;

58 } 
	tdashù¾_t
;

62 
š™_dash_logic
();

63 
dash_£t_chom‘”
(vŞ©
choù¾_t
 
S‹
);

64 
dash_£t_Ïmp
(vŞ©
u£¾amp_t
 
S‹
);

	@/home/oli/tenere/efi/Tuareg_sw/debug.c

7 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

8 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

9 
	~"¡m32_libs/boùok_ty³s.h
"

11 
	~"debug.h
"

12 
	~"decod”_logic.h
"

13 
	~"ign™iÚ_logic.h
"

14 
	~"u¬t.h
"

15 
	~"cÚv”siÚ.h
"

16 
	~"£nsÜs.h
"

17 
	~"Tu¬eg.h
"

21 vŞ©
	g´št_bufãr
[10];

23 
VU32
 
	gDebug_DWT_Time¡amp_1
 =0;

24 
VU32
 
	gDebug_DWT_Time¡amp_2
 =0;

25 
VU32
 
	gDebug_DWT_D–ay
 =0;

26 
VU32
 
	gDebug_DWT_End
 =0;

33 
	$£t_debug_Ëd
(vŞ©
ouut_pš_t
 
Ëv–
)

35 
	`gpio_£t_pš
(
GPIOC
, 1, 
Ëv–
);

36 
	}
}

43 
	$£t_debug_pš
(
ouut_pš_t
 
Ëv–
)

45 
	`gpio_£t_pš
(
GPIOA
, 8, 
Ëv–
);

46 
	}
}

50 
	$š™_debug_pšs
()

53 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOAEN
 | 
RCC_AHB1ENR_GPIOCEN
;

56 
	`GPIO_cÚfigu»
(
GPIOC
, 1, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

57 
	`GPIO_cÚfigu»
(
GPIOA
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

60 
	`£t_debug_Ëd
(
OFF
);

61 
	`£t_debug_pš
(
OFF
);

62 
	}
}

66 
	$’abË_sysşk_check
()

76 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOCEN
;

77 
	`GPIO_S‘AF
(
GPIOC
, 9, 0);

78 
	`GPIO_cÚfigu»
(
GPIOC
, 9, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_VERY_HIGH
, 
GPIO_PULL_NONE
);

79 
RCC
->
CFGR
 |ğ
RCC_MCO2Div_5
 | 
RCC_CFGR_MCO2EN
;

80 
	}
}

173 
	$´št_mšim®_¡©e
(
USART_Ty³Def
 * 
PÜt
, vŞ©
ign™iÚ_timšg_t
 * 
štime
)

175 
	`UART_Œªsm™
(
PÜt
,'\r');

176 
	`UART_Pršt_U
(
PÜt
, 
štime
->
½m
, 
TYPE_U32
, 
NO_PAD
);

177 
	`UART_wr™e
(
PÜt
, "rpm,‡dvance ");

178 
	`UART_Pršt_U
(
PÜt
, 
štime
->
ign™iÚ_advªû_deg
, 
TYPE_U32
, 
NO_PAD
);

179 
	`UART_wr™e
(
PÜt
, "deg");

180 
	}
}

183 
	$dwt_š™
()

185 
CÜeDebug
->
DEMCR
 |ğ
CÜeDebug_DEMCR_TRCENA_Msk
;

188 
DWT
->
CYCCNT
ğ(
U32
) 0;

189 
DWT
->
CTRL
 |ğ(
U32
) 0x01;

190 
	}
}

193 
šlše
 
	$dwt_¡İ_cyşecouÁ”
()

195 
DWT
->
CTRL
 &ğ(
U32
) ~0x01;

196 
	}
}

199 
šlše
 
U32
 
	$dwt_g‘_cyşecouÁ”
()

201  
DWT
->
CYCCNT
;

202 
	}
}

205 
šlše
 
	$dwt_£t_begš
()

207 
Debug_DWT_Time¡amp_1
ğ
DWT
->
CYCCNT
;

208 
Debug_DWT_End
= 0;

209 
	}
}

212 
šlše
 
	$dwt_£t_’d
()

214 
Debug_DWT_Time¡amp_2
ğ
DWT
->
CYCCNT
;

215 
Debug_DWT_End
= 0xFF;

216 
	}
}

219 
	$´št_dwt_d–ay
()

221 if(
Debug_DWT_Time¡amp_2
 > 
Debug_DWT_Time¡amp_1
)

223 
Debug_DWT_D–ay
ğ
Debug_DWT_Time¡amp_2
 - 
Debug_DWT_Time¡amp_1
;

227 
Debug_DWT_D–ay
ğ(0xFFFFFFFF - 
Debug_DWT_Time¡amp_1
è+ 
Debug_DWT_Time¡amp_2
;

231 
	`UART_S’d
(
DEBUG_PORT
, "\r\ndelay: ");

232 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Debug_DWT_D–ay
, 
TYPE_U32
, 
NO_PAD
);

233 
	`UART_S’d
(
DEBUG_PORT
, "icks -> ");

234 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Debug_DWT_D–ay
 / 100, 
TYPE_U32
, 
NO_PAD
);

235 
	`UART_S’d
(
DEBUG_PORT
, " us");

236 
	}
}

239 
šlše
 
	$pŞl_dwt_´štout
()

241 if(
Debug_DWT_End
)

243 
	`´št_dwt_d–ay
();

244 
Debug_DWT_End
 =0;

246 
	}
}

251 
	$d–ay_us
(
U32
 
d–ay
)

253 
U32
 
rg‘
;

255 
rg‘
ğ
DWT
->
CYCCNT
 + 
d–ay
 * (
Sy¡emCÜeClock
 / 1000000);

257  
DWT
->
CYCCNT
 < 
rg‘
);

258 
	}
}

261 
	$´št_£nsÜ_d©a
()

266 
	`UART_S’d
(
DEBUG_PORT
, "\r\nsensors:");

269 
	`UART_S’d
(
DEBUG_PORT
, "\r\nMAP:");

271 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_MAP_ACT
)

273 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
MAP
, 
TYPE_U16
, 
NO_PAD
);

277 
	`UART_Tx
(
DEBUG_PORT
, '-');

280 
	`UART_S’d
(
DEBUG_PORT
, "\r\nBARO:");

281 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_BARO_ACT
)

283 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
BARO
, 
TYPE_U16
, 
NO_PAD
);

287 
	`UART_Tx
(
DEBUG_PORT
, '-');

291 
	`UART_S’d
(
DEBUG_PORT
, "\r\nO2:");

292 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_O2_ACT
)

294 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
O2
, 
TYPE_U16
, 
NO_PAD
);

298 
	`UART_Tx
(
DEBUG_PORT
, '-');

302 
	`UART_S’d
(
DEBUG_PORT
, "\r\nTPS:");

303 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_TPS_ACT
)

305 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
TPS
, 
TYPE_U16
, 
NO_PAD
);

307 
	`UART_S’d
(
DEBUG_PORT
, "\r\nddt_TPS:");

308 
	`UART_Pršt_S
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
ddt_TPS
, 
TYPE_S16
, 
NO_PAD
);

312 
	`UART_Tx
(
DEBUG_PORT
, '-');

313 
	`UART_S’d
(
DEBUG_PORT
, "\r\nddt_TPS:");

314 
	`UART_Tx
(
DEBUG_PORT
, '-');

318 
	`UART_S’d
(
DEBUG_PORT
, "\r\nIAT:");

319 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_IAT_ACT
)

321 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
IAT
, 
TYPE_U16
, 
NO_PAD
);

325 
	`UART_Tx
(
DEBUG_PORT
, '-');

329 
	`UART_S’d
(
DEBUG_PORT
, "\r\nCLT:");

330 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_CLT_ACT
)

332 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
CLT
, 
TYPE_U16
, 
NO_PAD
);

336 
	`UART_Tx
(
DEBUG_PORT
, '-');

340 
	`UART_S’d
(
DEBUG_PORT
, "\r\nVBAT:");

341 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
aùive_£nsÜs
 & 
ASENSOR_VBAT_ACT
)

344 
	`UART_Pršt_U
(
DEBUG_PORT
, 
Tu¬eg
.
£nsÜ_š‹rçû
->
VBAT
, 
TYPE_U16
, 
NO_PAD
);

348 
	`UART_Tx
(
DEBUG_PORT
, '-');

352 
	`UART_S’d
(
DEBUG_PORT
, "\r\nSPARE2, NEUTRAL, RUN, CRASH, DEBUG: ");

354 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & 
DSENSOR_SPARE2
)

356 
	`UART_Tx
(
DEBUG_PORT
, '1');

360 
	`UART_Tx
(
DEBUG_PORT
, '0');

363 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & 
DSENSOR_NEUTRAL
)

365 
	`UART_Tx
(
DEBUG_PORT
, '1');

369 
	`UART_Tx
(
DEBUG_PORT
, '0');

372 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & 
DSENSOR_RUN
)

374 
	`UART_Tx
(
DEBUG_PORT
, '1');

378 
	`UART_Tx
(
DEBUG_PORT
, '0');

381 
	`UART_Tx
(
DEBUG_PORT
, '-');

383 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & 
DSENSOR_CRASH
)

385 
	`UART_Tx
(
DEBUG_PORT
, '1');

389 
	`UART_Tx
(
DEBUG_PORT
, '0');

392 
	`UART_Tx
(
DEBUG_PORT
, '-');

394 if(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & 
DSENSOR_DEBUG
)

396 
	`UART_Tx
(
DEBUG_PORT
, '1');

400 
	`UART_Tx
(
DEBUG_PORT
, '0');

404 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/debug.h

1 #iâdeà
DEBUG_H_INCLUDED


2 
	#DEBUG_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"ign™iÚ_logic.h
"

8 
VU32
 
Debug_DWT_Time¡amp_1
;

9 
VU32
 
Debug_DWT_Time¡amp_2
;

10 
VU32
 
Debug_DWT_End
;

12 
š™_debug_pšs
();

13 
£t_debug_pš
Ğ
ouut_pš_t
 
Ëv–
);

14 
£t_debug_Ëd
Ğ
ouut_pš_t
 
Ëv–
);

16 
´št_fuÎ_¡©e
(vŞ©
ign™iÚ_timšg_t
 * 
štime
);

17 
´št_mšim®_¡©e
(
USART_Ty³Def
 * 
PÜt
, vŞ©
ign™iÚ_timšg_t
 * 
štime
);

20 
dwt_š™
();

21 
dwt_¡İ_cyşecouÁ”
();

23 
U32
 
dwt_g‘_cyşecouÁ”
();

24 
dwt_£t_begš
();

25 
dwt_£t_’d
();

26 
´št_dwt_d–ay
();

27 
pŞl_dwt_´štout
();

29 
d–ay_us
(
U32
 
d–ay
);

31 
´št_£nsÜ_d©a
();

	@/home/oli/tenere/efi/Tuareg_sw/decoder_hw.c

1 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

2 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

3 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"decod”_hw.h
"

6 
	~"decod”_logic.h
"

8 
	~"u¬t.h
"

9 
	~"Tu¬eg.h
"

11 vŞ©
decod”_hw_t
 
	gDecod”_hw
;

35 
šlše
 
	$decod”_¡¬t_tim”
()

38 
TIM9
->
SR
ğ(
U16
) 0;

41 
TIM9
->
PSC
ğ(
U16
è(
DECODER_TIMER_PSC
 -1);

44 
TIM9
->
CCR1
ğ(
U16
è
CRANK_NOISE_FILTER
;

47 
TIM9
->
DIER
 |ğ
TIM_DIER_UIE
;

50 
TIM9
->
DIER
 |ğ
TIM_DIER_CC1IE
;

53 
TIM9
->
CR1
 |ğ
TIM_CR1_CEN
;

54 
	}
}

57 
šlše
 
	$decod”_¡İ_tim”
()

59 
TIM9
->
CR1
 &ğ~
TIM_CR1_CEN
;

60 
	}
}

67 
šlše
 
	$decod”_mask_üªk_œq
()

69 
EXTI
->
IMR
 &ğ~
EXTI_IMR_MR0
;

70 
	}
}

72 
šlše
 
	$decod”_unmask_üªk_œq
()

74 
EXTI
->
IMR
 |ğ
EXTI_IMR_MR0
;

75 
	}
}

82 
šlše
 
	$decod”_mask_cis_œq
()

84 
EXTI
->
IMR
 &ğ~
EXTI_IMR_MR1
;

85 
	}
}

87 
šlše
 
	$decod”_unmask_cis_œq
()

90 
EXTI
->
PR
ğ
EXTI_Lše1
;

92 
EXTI
->
IMR
 |ğ
EXTI_IMR_MR1
;

93 
	}
}

100 
šlše
 
	$£t_üªk_pickup_£nsšg_ri£
()

102 
EXTI
->
RTSR
 |ğ
EXTI_RTSR_TR0
;

103 
EXTI
->
FTSR
 &ğ~
EXTI_FTSR_TR0
;

104 
Decod”_hw
.
üªk_pickup_£nsšg
ğ
RISE
;

105 
	}
}

107 
šlše
 
	$£t_üªk_pickup_£nsšg_çÎ
()

109 
EXTI
->
FTSR
 |ğ
EXTI_FTSR_TR0
;

110 
EXTI
->
RTSR
 &ğ~
EXTI_RTSR_TR0
;

111 
Decod”_hw
.
üªk_pickup_£nsšg
ğ
FALL
;

112 
	}
}

114 
šlše
 
	$£t_üªk_pickup_£nsšg_di§bËd
()

116 
EXTI
->
RTSR
 &ğ~
EXTI_RTSR_TR0
;

117 
EXTI
->
FTSR
 &ğ~
EXTI_FTSR_TR0
;

118 
Decod”_hw
.
üªk_pickup_£nsšg
ğ
DISABLED
;

119 
	}
}

127 
	$decod”_£t_üªk_pickup_£nsšg
(
£nsšg_t
 
£nsšg
)

130 
	`decod”_unmask_üªk_œq
();

132 
£nsšg
)

134 
RISE
:

135 
	`£t_üªk_pickup_£nsšg_ri£
();

138 
FALL
:

139 
	`£t_üªk_pickup_£nsšg_çÎ
();

142 
INVERT
:

143 if(
Decod”_hw
.
üªk_pickup_£nsšg
 =ğ
RISE
)

145 
	`£t_üªk_pickup_£nsšg_çÎ
();

152 
	`£t_üªk_pickup_£nsšg_ri£
();

158 
	`£t_üªk_pickup_£nsšg_di§bËd
();

162 
	}
}

165 
šlše
 
	$Œigg”_decod”_œq
()

167 
EXTI
->
SWIER
ğ
EXTI_SWIER_SWIER2
;

168 
	}
}

194 
šlše
 
	$š™_decod”_hw
()

200 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOBEN
;

201 
RCC
->
APB2ENR
 |ğ
RCC_APB2ENR_EXTIEN
 | 
RCC_APB2ENR_SYSCFGEN
| 
RCC_APB2ENR_TIM9EN
;

204 
	`GPIO_cÚfigu»
(
GPIOB
, 0, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

205 
	`GPIO_cÚfigu»
(
GPIOB
, 1, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

208 
	`SYSCFG_m­_EXTI
(0, 
EXTI_MAP_GPIOB
);

209 
	`SYSCFG_m­_EXTI
(1, 
EXTI_MAP_GPIOB
);

212 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_BEGIN
);

215 
EXTI
->
RTSR
 |ğ
EXTI_RTSR_TR1
;

216 
EXTI
->
FTSR
 &ğ~
EXTI_FTSR_TR1
;

217 
	`decod”_mask_cis_œq
();

220 
EXTI
->
IMR
 |ğ
EXTI_IMR_MR2
;

223 
	`NVIC_S‘PriÜ™y
(
EXTI0_IRQn
, 1UL);

224 
	`NVIC_CË¬P’dšgIRQ
(
EXTI0_IRQn
);

225 
	`NVIC_EÇbËIRQ
(
EXTI0_IRQn
);

228 
	`NVIC_S‘PriÜ™y
(
EXTI1_IRQn
, 3UL);

229 
	`NVIC_CË¬P’dšgIRQ
(
EXTI1_IRQn
);

230 
	`NVIC_EÇbËIRQ
(
EXTI1_IRQn
);

233 
	`NVIC_S‘PriÜ™y
(
TIM1_BRK_TIM9_IRQn
, 1UL );

234 
	`NVIC_CË¬P’dšgIRQ
(
TIM1_BRK_TIM9_IRQn
);

235 
	`NVIC_EÇbËIRQ
(
TIM1_BRK_TIM9_IRQn
);

238 
	`NVIC_S‘PriÜ™y
(
EXTI2_IRQn
, 4UL);

239 
	`NVIC_CË¬P’dšgIRQ
(
EXTI2_IRQn
);

240 
	`NVIC_EÇbËIRQ
(
EXTI2_IRQn
);

242 
	}
}

249 
	$EXTI0_IRQHªdËr
()

251 
VU32
 
tim”_bufãr
;

258 
tim”_bufãr
ğ
TIM9
->
CNT
;

259 
TIM9
->
CNT
ğ(
U16
) 0;

262 
EXTI
->
PR
ğ
EXTI_Lše0
;

267 
	`decod”_logic_üªk_hªdËr
(
tim”_bufãr
);

269 
	}
}

277 
	$TIM1_BRK_TIM9_IRQHªdËr
()

281 ifĞ
TIM9
->
SR
 & 
TIM_IT_CC1
)

288 
TIM9
->
SR
 = (
U16
è~
TIM_IT_CC1
;

293 
	`decod”_logic_tim”_com·»_hªdËr
();

298 ifĞ
TIM9
->
SR
 & 
TIM_IT_Upd©e
)

305 
TIM9
->
SR
 = (
U16
è~
TIM_IT_Upd©e
;

310 
	`decod”_logic_tim”_upd©e_hªdËr
();

313 
	}
}

319 
	$EXTI1_IRQHªdËr
()

326 
EXTI
->
PR
ğ
EXTI_Lše1
;

331 
	`decod”_logic_ÿm_hªdËr
();

333 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/decoder_hw.h

1 #iâdeà
DECODERHW_H_INCLUDED


2 
	#DECODERHW_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

13 
	#DECODER_TIMER_PSC
 400UL

	)

18 
	mDISABLED
,

19 
	mRISE
,

20 
	mFALL
,

21 
	mEDGE
,

22 
	mINVERT


24 } 
	t£nsšg_t
;

30 
	#SENSING_KEY_BEGIN
 
FALL


	)

31 
	#SENSING_KEY_END
 
RISE


	)

36 
£nsšg_t
 
	müªk_pickup_£nsšg
;

38 } 
	tdecod”_hw_t
;

40 
š™_decod”_hw
();

41 
decod”_¡¬t_tim”
();

42 
decod”_¡İ_tim”
();

43 
decod”_mask_üªk_œq
();

44 
decod”_unmask_üªk_œq
();

45 
decod”_mask_cis_œq
();

46 
decod”_unmask_cis_œq
();

47 
decod”_£t_üªk_pickup_£nsšg
(
£nsšg_t
 
£nsšg
);

48 
Œigg”_decod”_œq
();

	@/home/oli/tenere/efi/Tuareg_sw/decoder_logic.c

1 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

2 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

3 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"decod”_hw.h
"

6 
	~"decod”_logic.h
"

7 
	~"u¬t.h
"

8 
	~"Tu¬eg.h
"

10 vŞ©
decod”_logic_t
 
	gDecod”_š‹º®s
;

36 
U32
 
	$check_fÜ_key_a
()

38 
U32
 
sync_¿tio
;

40 if(
Decod”_š‹º®s
.
sync_bufãr_g­
 == 0)

42  (
U32
) 0;

49 
sync_¿tio
ğ(
Decod”_š‹º®s
.
sync_bufãr_key
 * 100è/ Decod”_š‹º®s.
sync_bufãr_g­
;

51 ifĞ(
sync_¿tio
 >ğ
SYNC_RATIO_MIN
è&& (sync_¿tiØ<ğ
SYNC_RATIO_MAX
) )

58  (
U32
) 0;

61 
	}
}

68 vŞ©
decod”_logic_t
 * 
	$š™_decod”_logic
()

71 
Decod”_š‹º®s
.
sync_mode
ğ
INIT
;

72 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

73 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

75 
Decod”_š‹º®s
.
dŸg_pos™iÚs_cis_pha£d
 =0;

76 
Decod”_š‹º®s
.
dŸg_pos™iÚs_cis_undefšed
 =0;

77 
Decod”_š‹º®s
.
dŸg_pos™iÚs_üªk_async
 =0;

78 
Decod”_š‹º®s
.
dŸg_pos™iÚs_üªk_synûd
 =0;

81 
Decod”_š‹º®s
.
½m_ÿlc_cÚ¡ªt
ğ120UL * (
Sy¡emCÜeClock
 / 
DECODER_TIMER_PSC
);

89 
	`decod”_unmask_üªk_œq
();

91  &
Decod”_š‹º®s
;

92 
	}
}

102 
šlše
 
	$decod”_logic_üªk_hªdËr
(
VU32
 
Time¡amp
)

105 
Decod”_š‹º®s
.
sync_mode
) {

107 
INIT
:

110 
	`decod”_¡¬t_tim”
();

111 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_END
);

112 
Decod”_š‹º®s
.
sync_mode
ğ
ASYNC_KEY
;

113 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

114 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

115 
Decod”_š‹º®s
.
cyşe_timšg_bufãr
= 0UL;

116 
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
= 0UL;

120 
ASYNC_KEY
:

124 
Decod”_š‹º®s
.
sync_bufãr_key
ğ
Time¡amp
;

125 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_BEGIN
);

126 
Decod”_š‹º®s
.
sync_mode
ğ
ASYNC_GAP
;

127 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

130 
Decod”_š‹º®s
.
dŸg_pos™iÚs_üªk_async
++;

135 
ASYNC_GAP
:

138 
Decod”_š‹º®s
.
sync_bufãr_g­
ğ
Time¡amp
;

139 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_END
);

141 ifĞ
	`check_fÜ_key_a
() )

144 
Decod”_š‹º®s
.
sync_mode
ğ
SYNC
;

145 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
POSITION_B1
;

146 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

149 
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
= 0UL;

150 
Decod”_š‹º®s
.
cyşe_timšg_bufãr
= 0UL;

151 
Decod”_š‹º®s
.
’gše_½m
= 0UL;

152 
Decod”_š‹º®s
.
üªk_rÙ©iÚ_³riod_us
= 0UL;

157 
Decod”_š‹º®s
.
sync_mode
ğ
ASYNC_KEY
;

158 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

162 
Decod”_š‹º®s
.
dŸg_pos™iÚs_üªk_async
++;

167 
SYNC
:

170 if(
Decod”_š‹º®s
.
üªk_pos™iÚ
 =ğ
POSITION_D2
)

173 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
POSITION_A1
;

177 
Decod”_š‹º®s
.
üªk_pos™iÚ
++;

181 
	`decod”_£t_üªk_pickup_£nsšg
(
INVERT
);

188 
Decod”_š‹º®s
.
cyşe_timšg_bufãr
 +ğ
Time¡amp
;

189 
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
++;

192 if(
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
 == 16)

209 
Decod”_š‹º®s
.
’gše_½m
ğDecod”_š‹º®s.
½m_ÿlc_cÚ¡ªt
 / Decod”_š‹º®s.
cyşe_timšg_bufãr
;

217 
Decod”_š‹º®s
.
üªk_rÙ©iÚ_³riod_us
ğ2* Decod”_š‹º®s.
cyşe_timšg_bufãr
;

220 
Decod”_š‹º®s
.
cyşe_timšg_bufãr
= 0;

221 
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
= 0;

225 
Decod”_š‹º®s
.
dŸg_pos™iÚs_üªk_synûd
++;

232 
Decod”_š‹º®s
.
üªk_pos™iÚ
) {

234 
POSITION_A2
:

237 
Decod”_š‹º®s
.
sync_bufãr_key
ğ
Time¡amp
;

241 
POSITION_B1
:

244 
Decod”_š‹º®s
.
sync_bufãr_g­
ğ
Time¡amp
;

246 ifĞ!
	`check_fÜ_key_a
() )

249 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

250 
Decod”_š‹º®s
.
sync_mode
ğ
ASYNC_KEY
;

251 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_BEGIN
);

254 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

255 
	`decod”_mask_cis_œq
();

258 
Decod”_š‹º®s
.
dŸg_sync_lo¡_ev’ts
++;

275 if(
Decod”_š‹º®s
.
üªk_pos™iÚ
 =ğ
CYLINDER_SENSOR_ENA_POSITION
)

278 
	`decod”_unmask_cis_œq
();

280 if(
Decod”_š‹º®s
.
üªk_pos™iÚ
 =ğ
CYLINDER_SENSOR_DISA_POSITION
)

283 
	`decod”_mask_cis_œq
();

286 if(
Decod”_š‹º®s
.
pha£
 =ğ
CYL1_WORK
)

289 
Decod”_š‹º®s
.
pha£
ğ
CYL2_WORK
;

291 if(
Decod”_š‹º®s
.
pha£
 =ğ
CYL2_WORK
)

294 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

297 
Decod”_š‹º®s
.
dŸg_pha£_lo¡_ev’ts
++;

302 if(
Decod”_š‹º®s
.
pha£
 =ğ
PHASE_UNDEFINED
)

304 
Decod”_š‹º®s
.
dŸg_pos™iÚs_cis_undefšed
++;

308 
Decod”_š‹º®s
.
dŸg_pos™iÚs_cis_pha£d
++;

317 
	`Œigg”_decod”_œq
();

323 
Decod”_š‹º®s
.
timeout_couÁ
= 0UL;

330 
	`decod”_mask_üªk_œq
();

332 
	}
}

338 
šlše
 
	$decod”_logic_tim”_com·»_hªdËr
()

340 
	`decod”_unmask_üªk_œq
();

341 
	}
}

347 
šlše
 
	$decod”_logic_tim”_upd©e_hªdËr
()

350 if(
Decod”_š‹º®s
.
timeout_couÁ
 >ğ
DECODER_TIMEOUT
)

353 
Decod”_š‹º®s
.
sync_mode
ğ
INIT
;

354 
Decod”_š‹º®s
.
üªk_pos™iÚ
ğ
UNDEFINED_POSITION
;

357 
Decod”_š‹º®s
.
cyşe_timšg_bufãr
= 0UL;

358 
Decod”_š‹º®s
.
cyşe_timšg_couÁ”
= 0UL;

359 
Decod”_š‹º®s
.
’gše_½m
= 0UL;

360 
Decod”_š‹º®s
.
üªk_rÙ©iÚ_³riod_us
= 0UL;

363 
	`Œigg”_decod”_œq
();

366 
	`decod”_¡İ_tim”
();

367 
	`decod”_£t_üªk_pickup_£nsšg
(
SENSING_KEY_BEGIN
);

368 
	`decod”_unmask_üªk_œq
();

371 
	`decod”_mask_cis_œq
();

372 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

376 
Decod”_š‹º®s
.
timeout_couÁ
++;

379 
	}
}

385 
šlše
 
	$decod”_logic_ÿm_hªdËr
()

391 if((
Decod”_š‹º®s
.
pha£
 =ğ
CYL2_WORK
è|| (Decod”_š‹º®s.pha£ =ğ
PHASE_UNDEFINED
))

394 
Decod”_š‹º®s
.
pha£
ğ
CYL1_WORK
;

396 if(
Decod”_š‹º®s
.
pha£
 =ğ
CYL1_WORK
)

399 
Decod”_š‹º®s
.
pha£
ğ
PHASE_UNDEFINED
;

402 
Decod”_š‹º®s
.
dŸg_pha£_lo¡_ev’ts
++;

406 
	`decod”_mask_cis_œq
();

407 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/decoder_logic.h

1 #iâdeà
DECODERLOGIC_H_INCLUDED


2 
	#DECODERLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

13 
	#CRANK_NOISE_FILTER
 8

	)

19 
	#SYNC_RATIO_MIN
 65

	)

20 
	#SYNC_RATIO_MAX
 95

	)

27 
	#DECODER_TIMEOUT
 19

	)

33 
	#CYLINDER_SENSOR_ENA_POSITION
 
POSITION_B2


	)

34 
	#CYLINDER_SENSOR_DISA_POSITION
 
POSITION_C1


	)

39 
	mCYL1_WORK
,

40 
	mCYL2_WORK
,

41 
	mPHASE_UNDEFINED


43 } 
	t’gše_pha£_t
;

48 
	mINIT
= 0,

49 
	mASYNC_KEY
= 0xAA,

50 
	mASYNC_GAP
= 0xAB,

51 
	mSYNC
= 0xB0

53 } 
	tdecod”_¡©e_t
;

58 
	mPOSITION_A1
= 0,

59 
	mPOSITION_A2
= 1,

60 
	mPOSITION_B1
= 2,

61 
	mPOSITION_B2
= 3,

62 
	mPOSITION_C1
= 4,

63 
	mPOSITION_C2
= 5,

64 
	mPOSITION_D1
= 6,

65 
	mPOSITION_D2
= 7,

66 
	mUNDEFINED_POSITION
= 0xFF

68 } 
	t’gše_pos™iÚ_t
;

73 
decod”_¡©e_t
 
	msync_mode
;

75 
U32
 
	msync_bufãr_key
;

76 
U32
 
	msync_bufãr_g­
;

78 
U32
 
	mcyşe_timšg_bufãr
;

79 
U32
 
	mcyşe_timšg_couÁ”
;

81 
U32
 
	mtimeout_couÁ
;

83 
’gše_pos™iÚ_t
 
	müªk_pos™iÚ
;

85 
U32
 
	m’gše_½m
;

86 
U32
 
	m½m_ÿlc_cÚ¡ªt
;

87 
U32
 
	müªk_rÙ©iÚ_³riod_us
;

89 
’gše_pha£_t
 
	mpha£
;

93 
U32
 
	mdŸg_pos™iÚs_üªk_synûd
;

94 
U32
 
	mdŸg_pos™iÚs_üªk_async
;

95 
U32
 
	mdŸg_sync_lo¡_ev’ts
;

96 
U32
 
	mdŸg_pos™iÚs_cis_pha£d
;

97 
U32
 
	mdŸg_pos™iÚs_cis_undefšed
;

98 
U32
 
	mdŸg_pha£_lo¡_ev’ts
;

100 } 
	tdecod”_logic_t
;

102 vŞ©
decod”_logic_t
 * 
š™_decod”_logic
();

104 
decod”_logic_üªk_hªdËr
(
VU32
 
Time¡amp
);

105 
decod”_logic_ÿm_hªdËr
();

106 
decod”_logic_tim”_com·»_hªdËr
();

107 
decod”_logic_tim”_upd©e_hªdËr
();

	@/home/oli/tenere/efi/Tuareg_sw/eeprom.c

1 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

2 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

3 
	~"¡m32_libs/boùok_ty³s.h
"

4 
	~"“´om.h
"

7 
	$“´om_i2c_deš™
()

9 
	`I2C_Cmd
(
I2C1
, 
DISABLE
);

10 
	`I2C_DeIn™
(
I2C1
);

13 
RCC
->
APB1ENR
 &ğ~
RCC_APB1ENR_I2C1EN
;

16 
	`GPIO_cÚfigu»
(
GPIOB
, 6, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

17 
	`GPIO_cÚfigu»
(
GPIOB
, 7, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

18 
	}
}

25 
	$š™_“´om
()

27 
I2C_In™Ty³Def
 
I2C_In™SŒuùu»
;

30 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOBEN
;

31 
RCC
->
APB1ENR
 |ğ
RCC_APB1ENR_I2C1EN
;

34 
	`GPIO_cÚfigu»
(
GPIOB
, 6, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

35 
	`GPIO_cÚfigu»
(
GPIOB
, 7, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

39 
	`GPIO_S‘AF
(
GPIOB
, 6, 4);

40 
	`GPIO_S‘AF
(
GPIOB
, 7, 4);

43 
I2C_In™SŒuùu»
.
I2C_Mode
 = 
I2C_Mode_I2C
;

44 
I2C_In™SŒuùu»
.
I2C_DutyCyşe
 = 
I2C_DutyCyşe_2
;

45 
I2C_In™SŒuùu»
.
I2C_OwnAdd»ss1
 = 
I2C_OWN_ADDRESS
;

46 
I2C_In™SŒuùu»
.
I2C_Ack
 = 
I2C_Ack_EÇbË
;

47 
I2C_In™SŒuùu»
.
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

48 
I2C_In™SŒuùu»
.
I2C_ClockS³ed
 = 
I2C_SPEED
;

50 
	`I2C_Cmd
(
I2C1
, 
ENABLE
);

51 
	`I2C_In™
(
I2C1
, &
I2C_In™SŒuùu»
);

53 
	}
}

57 
U32
 
	$“´om_wr™e_by‹
(
U32
 
Add»ss
, U32 
d©a
)

59 
U32
 
sEETimeout
;

62 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

63 
	`I2C_G‘FÏgStus
(
I2C1
, 
I2C_FLAG_BUSY
))

65 if((
sEETimeout
--è=ğ0è 
EE_BUS_BUSY
;

71 
sEETimeout
ğ
	`“´om_wa™
();

73 ifĞ
sEETimeout
 != 0)

75  
sEETimeout
;

78 
	`I2C_G’”©eSTART
(
I2C1
, 
ENABLE
);

81 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

82 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

84 if((
sEETimeout
--è=ğ0è 
EE_MASTER_MODE
;

88 
	`I2C_S’d7b™Add»ss
(
I2C1
, (
U8
è
sEE_HW_ADDRESS
, 
I2C_DœeùiÚ_T¿nsm™‹r
);

92 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

93 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

95 if((
sEETimeout
--è=ğ0è 
EE_MASTER_WRITE
;

100 
	`I2C_S’dD©a
(
I2C1
, (
U8
)((
Add»ss
 & 0xFF00) >> 8));

103 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

104 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

106 if((
sEETimeout
--è=ğ0è 
EE_TRANSMIT_FAIL
;

110 
	`I2C_S’dD©a
(
I2C1
, (
U8
)(
Add»ss
 & 0x00FF));

113 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

114 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

116 if((
sEETimeout
--è=ğ0è 
EE_TRANSMIT_FAIL
;

121 
	`I2C_S’dD©a
(
I2C1
, 
d©a
);

124 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

125 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

127 if((
sEETimeout
--è=ğ0è 
EE_TRANSMIT_FAIL
;

130 
	`I2C_G’”©eSTOP
(
I2C1
, 
ENABLE
);

136 ()
I2C1
->
SR1
;

137 ()
I2C1
->
SR2
;

140 
	}
}

144 
U32
 
	$“´om_»ad_by‹
(
U32
 
Add»ss
, 
U8
 * 
D©a_»ad
)

146 
U32
 
sEETimeout
;

149 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

150 
	`I2C_G‘FÏgStus
(
I2C1
, 
I2C_FLAG_BUSY
))

152 if((
sEETimeout
--è=ğ0è 
EE_BUS_BUSY
;

158 
sEETimeout
ğ
	`“´om_wa™
();

160 ifĞ
sEETimeout
 != 0)

162  
sEETimeout
;

165 
	`I2C_G’”©eSTART
(
I2C1
, 
ENABLE
);

168 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

169 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

171 if((
sEETimeout
--è=ğ0è 
EE_MASTER_MODE
;

180 
	`I2C_S’d7b™Add»ss
(
I2C1
, (
U8
è
sEE_HW_ADDRESS
, 
I2C_DœeùiÚ_T¿nsm™‹r
);

184 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

185 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

187 if((
sEETimeout
--è=ğ0è 
EE_MASTER_WRITE
;

192 
	`I2C_S’dD©a
(
I2C1
, (
U8
)((
Add»ss
 & 0xFF00) >> 8));

195 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

196 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

198 if((
sEETimeout
--è=ğ0è 
EE_TRANSMIT_FAIL
;

202 
	`I2C_S’dD©a
(
I2C1
, (
U8
)(
Add»ss
 & 0x00FF));

205 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

206 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

208 if((
sEETimeout
--è=ğ0è 
EE_TRANSMIT_FAIL
;

215 
	`I2C_G’”©eSTART
(
I2C1
, 
ENABLE
);

218 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

219 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

221 if((
sEETimeout
--è=ğ0è 
EE_MASTER_MODE
;

226 
	`I2C_S’d7b™Add»ss
(
I2C1
, (
U8
è(
sEE_HW_ADDRESS
 | 0x01), 
I2C_DœeùiÚ_Reûiv”
);

230 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

231 
	`I2C_G‘FÏgStus
(
I2C1
, 
I2C_FLAG_ADDR
è=ğ
RESET
)

233 if((
sEETimeout
--è=ğ0è 
EE_ADDR_FAIL
;

237 
	`I2C_AcknowËdgeCÚfig
(
I2C1
, 
DISABLE
);

240 
	`__di§bË_œq
();

243 ()
I2C1
->
SR2
;

245 
	`I2C_G’”©eSTOP
(
I2C1
, 
ENABLE
);

247 
	`__’abË_œq
();

251 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

252 
	`I2C_G‘FÏgStus
(
I2C1
, 
I2C_FLAG_RXNE
è=ğ
RESET
)

254 if((
sEETimeout
--è=ğ0è 
EE_RX_FAIL
;

258 *
D©a_»ad
ğ
	`I2C_ReûiveD©a
(
I2C1
);

261 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

262 
I2C1
->
CR1
 & 
I2C_CR1_STOP
)

264 if((
sEETimeout
--è=ğ0è 
EE_STOP_FAIL
;

268 
	`I2C_AcknowËdgeCÚfig
(
I2C1
, 
ENABLE
);

271 
	}
}

278 
U32
 
	$“´om_wa™
()

280 
U32
 
sEETimeout
;

281 
VU16
 
tmpSR1
 = 0;

282 
VU32
 
sEETrŸls
 = 0;

285 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

286 
	`I2C_G‘FÏgStus
(
I2C1
, 
I2C_FLAG_BUSY
))

288 if((
sEETimeout
--è=ğ0è 
EE_BUS_BUSY
;

297 
	`I2C_G’”©eSTART
(
I2C1
, 
ENABLE
);

300 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

301 !
	`I2C_CheckEv’t
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

303 if((
sEETimeout
--è=ğ0è 
EE_MASTER_MODE
;

307 
	`I2C_S’d7b™Add»ss
(
I2C1
, (
U8
è
sEE_HW_ADDRESS
, 
I2C_DœeùiÚ_T¿nsm™‹r
);

309 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

313 
tmpSR1
 = 
I2C1
->
SR1
;

315 if((
sEETimeout
--è=ğ0è 
EE_SLAVE_ACK
;

317 (
tmpSR1
 & (
I2C_SR1_ADDR
 | 
I2C_SR1_AF
)) == 0);

320 ià(
tmpSR1
 & 
I2C_SR1_ADDR
)

322 ()
I2C1
->
SR2
;

323 
	`I2C_G’”©eSTOP
(
I2C1
, 
ENABLE
);

329 
	`I2C_CË¬FÏg
(
I2C1
, 
I2C_FLAG_AF
);

333 ià(
sEETrŸls
++ =ğ
sEE_MAX_TRIALS_NUMBER
)

335  
EE_MAX_TRIALS
;

338 
	}
}

346 
U32
 
	$“´om_»ad_by‹s
(
U32
 
Add»ss
, U32 * 
D©a
, U32 
L’gth
)

353 
U32
 
“´om_d©a
 =0, 
“´om_code
 =0, 
i
;

354 
U8
 
d©a
;

356 ifĞ(
L’gth
 < 1) || (Length > 4) )

361 
i
=0; i< 
L’gth
; i++)

363 
“´om_code
 +ğ
	`“´om_»ad_by‹
(
Add»ss
 + 
i
, &
d©a
);

365 if(
“´om_code
 == 0)

367 
“´om_d©a
 |ğ(
d©a
 << 8*(
L’gth
 - (
i
+1)) );

375 if(
“´om_code
)

377  
“´om_code
;

380 *
D©a
ğ
“´om_d©a
;

383 
	}
}

386 
U32
 
	$“´om_wr™e_by‹s
(
U32
 
Add»ss
, U32 
D©a
, U32 
L’gth
)

388 
U32
 
“´om_code
 =0, 
i
;

390 ifĞ(
L’gth
 < 1) || (Length > 4) )

395 
i
=0; i< 
L’gth
; i++)

398 
“´om_code
 +ğ
	`“´om_wr™e_by‹
(
Add»ss
 + 
i
, (
U8
è(
D©a
 >> 8*(
L’gth
 - (i+1))) );

401  
“´om_code
;

403 
	}
}

410 
U32
 
	$“´om_upd©e
(
U32
 
Add»ss
, U32 
D©a
)

412 
U32
 
“´om_code
;

413 
U8
 
“´om_d©a
;

416 
“´om_code
ğ
	`“´om_»ad_by‹
(
Add»ss
, &
“´om_d©a
);

419 if(
“´om_code
 != 0)

421  
“´om_code
;

424 if(
“´om_d©a
 =ğ
D©a
)

436 
“´om_code
ğ
	`“´om_wr™e_by‹
(
Add»ss
, 
D©a
);

439 if(
“´om_code
 != 0)

441  
“´om_code
;

445 
“´om_code
ğ
	`“´om_»ad_by‹
(
Add»ss
, &
“´om_d©a
);

448 if(
“´om_code
 != 0)

450  
“´om_code
;

454 if(
“´om_d©a
 =ğ
D©a
)

461  
EE_VERIFICATION
;

464 
	}
}

467 
U32
 
	$“´om_upd©e_by‹s
(
U32
 
Add»ss
, U32 
D©a
, U32 
L’gth
)

469 
U32
 
“´om_code
 =0, 
i
;

471 ifĞ(
L’gth
 < 1) || (Length > 4) )

476 
i
=0; i< 
L’gth
; i++)

479 
“´om_code
 +ğ
	`“´om_upd©e
(
Add»ss
 + 
i
, (
U8
è(
D©a
 >> 8*(
L’gth
 - (i+1))) );

482  
“´om_code
;

483 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/eeprom.h

1 #iâdeà
EEPROM_H_INCLUDED


2 
	#EEPROM_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
š™_“´om
();

7 
“´om_i2c_deš™
();

8 
U32
 
“´om_»ad_by‹
(U32 
Add»ss
, 
U8
 * 
D©a_»ad
);

9 
U32
 
“´om_»ad_by‹s
(U32 
Add»ss
, U32 * 
D©a
, U32 
L’gth
);

10 
U32
 
“´om_wr™e_by‹
(U32 
Add»ss
, U32 
d©a
);

11 
U32
 
“´om_wr™e_by‹s
(U32 
Add»ss
, U32 
D©a
, U32 
L’gth
);

12 
U32
 
“´om_upd©e
(U32 
Add»ss
, U32 
D©a
);

13 
U32
 
“´om_upd©e_by‹s
(U32 
Add»ss
, U32 
D©a
, U32 
L’gth
);

14 
U32
 
“´om_wa™
();

19 
	#sEE_HW_ADDRESS
 0xA0

	)

20 
	#I2C_OWN_ADDRESS
 0xA0

	)

22 
	#I2C_SPEED
 300000

	)

32 
	#sEE_FLAG_TIMEOUT
 ((
ušt32_t
)0x1000)

	)

33 
	#sEE_LONG_TIMEOUT
 ((
ušt32_t
)(10 * 
sEE_FLAG_TIMEOUT
))

	)

37 
	#sEE_MAX_TRIALS_NUMBER
 150

	)

48 
	#EE_BUS_BUSY
 1

	)

49 
	#EE_MASTER_MODE
 5

	)

50 
	#EE_MASTER_WRITE
 6

	)

51 
	#EE_TRANSMIT_FAIL
 8

	)

52 
	#EE_ADDR_FAIL
 9

	)

53 
	#EE_RX_FAIL
 10

	)

54 
	#EE_STOP_FAIL
 11

	)

55 
	#EE_SLAVE_ACK
 12

	)

56 
	#EE_MAX_TRIALS
 13

	)

57 
	#EE_VERIFICATION
 14

	)

	@/home/oli/tenere/efi/Tuareg_sw/eeprom_layout.h

1 #iâdeà
EEPROM_LAYOUT_H_INCLUDED


2 
	#EEPROM_LAYOUT_H_INCLUDED


	)

55 
	#EEPROM_DATA_VERSION
 0

	)

57 
	#EEPROM_CONFIG1_XSIZE
 1

	)

58 
	#EEPROM_CONFIG1_YSIZE
 2

	)

59 
	#EEPROM_CONFIG1_MAP
 3

	)

60 
	#EEPROM_CONFIG1_XBINS
 259

	)

61 
	#EEPROM_CONFIG1_YBINS
 275

	)

62 
	#EEPROM_CONFIG2_START
 291

	)

63 
	#EEPROM_CONFIG2_END
 355

64 
	#EEPROM_CONFIG3_XSIZE
 355

	)

65 
	#EEPROM_CONFIG3_YSIZE
 356

	)

66 
	#EEPROM_CONFIG3_MAP
 357

	)

67 
	#EEPROM_CONFIG3_XBINS
 613

	)

68 
	#EEPROM_CONFIG3_YBINS
 629

	)

69 
	#EEPROM_CONFIG4_START
 645

	)

70 
	#EEPROM_CONFIG4_END
 709

	)

71 
	#EEPROM_CONFIG5_XSIZE
 709

	)

72 
	#EEPROM_CONFIG5_YSIZE
 710

	)

73 
	#EEPROM_CONFIG5_MAP
 711

	)

74 
	#EEPROM_CONFIG5_XBINS
 967

	)

75 
	#EEPROM_CONFIG5_YBINS
 983

	)

76 
	#EEPROM_CONFIG6_START
 999

	)

77 
	#EEPROM_CONFIG6_END
 1063

	)

78 
	#EEPROM_CONFIG7_START
 1063

	)

79 
	#EEPROM_CONFIG7_END
 1127

	)

80 
	#EEPROM_CONFIG8_XSIZE1
 1127

	)

81 
	#EEPROM_CONFIG8_YSIZE1
 1128

	)

82 
	#EEPROM_CONFIG8_MAP1
 1129

	)

83 
	#EEPROM_CONFIG8_XBINS1
 1193

	)

84 
	#EEPROM_CONFIG8_YBINS1
 1201

	)

85 
	#EEPROM_CONFIG8_XSIZE2
 1209

	)

86 
	#EEPROM_CONFIG8_YSIZE2
 1210

	)

87 
	#EEPROM_CONFIG8_MAP2
 1211

	)

88 
	#EEPROM_CONFIG8_XBINS2
 1275

	)

89 
	#EEPROM_CONFIG8_YBINS2
 1283

	)

90 
	#EEPROM_CONFIG8_END
 1291

	)

92 
	#EEPROM_CONFIG9_XSIZE1
 1291

	)

93 
	#EEPROM_CONFIG9_YSIZE1
 1292

	)

94 
	#EEPROM_CONFIG9_MAP1
 1293

	)

95 
	#EEPROM_CONFIG9_XBINS1
 1329

	)

96 
	#EEPROM_CONFIG9_YBINS1
 1335

	)

97 
	#EEPROM_CONFIG9_XSIZE2
 1341

	)

98 
	#EEPROM_CONFIG9_YSIZE2
 1342

	)

99 
	#EEPROM_CONFIG9_MAP2
 1343

	)

100 
	#EEPROM_CONFIG9_XBINS2
 1379

	)

101 
	#EEPROM_CONFIG9_YBINS2
 1385

	)

102 
	#EEPROM_CONFIG9_XSIZE3
 1391

	)

103 
	#EEPROM_CONFIG9_YSIZE3
 1392

	)

104 
	#EEPROM_CONFIG9_MAP3
 1393

	)

105 
	#EEPROM_CONFIG9_XBINS3
 1429

	)

106 
	#EEPROM_CONFIG9_YBINS3
 1435

	)

107 
	#EEPROM_CONFIG9_XSIZE4
 1441

	)

108 
	#EEPROM_CONFIG9_YSIZE4
 1442

	)

109 
	#EEPROM_CONFIG9_MAP4
 1443

	)

110 
	#EEPROM_CONFIG9_XBINS4
 1479

	)

111 
	#EEPROM_CONFIG9_YBINS4
 1485

	)

112 
	#EEPROM_CONFIG10_START
 1500

	)

113 
	#EEPROM_CONFIG10_END
 1628

	)

114 
	#EEPROM_CONFIG11_START
 1628

	)

115 
	#EEPROM_CONFIG11_END
 1820

	)

122 
	#EEPROM_LAST_BARO
 2558

	)

124 
	#EEPROM_CALIBRATION_START
 2559

	)

125 
	#EEPROM_CALIB_DATA_WIDTH
 2

	)

127 
	#EEPROM_CALIBRATION_IAT_X
 
EEPROM_CALIBRATION_START


	)

128 
	#EEPROM_CALIBRATION_IAT_Y
 (
EEPROM_CALIBRATION_IAT_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

130 
	#EEPROM_CALIBRATION_CLT_X
 (
EEPROM_CALIBRATION_IAT_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

131 
	#EEPROM_CALIBRATION_CLT_Y
 (
EEPROM_CALIBRATION_CLT_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

133 
	#EEPROM_CALIBRATION_TPS_X
 (
EEPROM_CALIBRATION_CLT_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

134 
	#EEPROM_CALIBRATION_TPS_Y
 (
EEPROM_CALIBRATION_TPS_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

136 
	#EEPROM_CALIBRATION_MAP_M
 (
EEPROM_CALIBRATION_TPS_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

137 
	#EEPROM_CALIBRATION_MAP_N
 (
EEPROM_CALIBRATION_MAP_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

138 
	#EEPROM_CALIBRATION_MAP_L
 (
EEPROM_CALIBRATION_MAP_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

140 
	#EEPROM_CALIBRATION_BARO_M
 (
EEPROM_CALIBRATION_MAP_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

141 
	#EEPROM_CALIBRATION_BARO_N
 (
EEPROM_CALIBRATION_BARO_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

142 
	#EEPROM_CALIBRATION_BARO_L
 (
EEPROM_CALIBRATION_BARO_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

144 
	#EEPROM_CALIBRATION_O2_M
 (
EEPROM_CALIBRATION_BARO_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

145 
	#EEPROM_CALIBRATION_O2_N
 (
EEPROM_CALIBRATION_O2_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

146 
	#EEPROM_CALIBRATION_O2_L
 (
EEPROM_CALIBRATION_O2_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

148 
	#EEPROM_CALIBRATION_VBAT_M
 (
EEPROM_CALIBRATION_O2_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

149 
	#EEPROM_CALIBRATION_VBAT_L
 (
EEPROM_CALIBRATION_VBAT_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

154 
	#EEPROM_STORAGE_END
 (
EEPROM_CALIBRATION_VBAT_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

	@/home/oli/tenere/efi/Tuareg_sw/fuel_hw.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"fu–_hw.h
"

17 
šlše
 
	$£t_šjeùÜ_ch1
(
ouut_pš_t
 
Ëv–
)

19 if(
Ëv–
 =ğ
ON
)

21 
	`gpio_£t_pš
(
GPIOC
, 8, 
ON
);

26 
	`gpio_£t_pš
(
GPIOC
, 8, 
OFF
);

28 
	}
}

31 
šlše
 
	$£t_šjeùÜ_ch2
(
ouut_pš_t
 
Ëv–
)

33 if(
Ëv–
 =ğ
ON
)

35 
	`gpio_£t_pš
(
GPIOC
, 9, 
ON
);

40 
	`gpio_£t_pš
(
GPIOC
, 9, 
OFF
);

42 
	}
}

45 
šlše
 
	$£t_fu–pump
(
ouut_pš_t
 
Ëv–
)

47 if(
Ëv–
 =ğ
ON
)

49 
	`gpio_£t_pš
(
GPIOC
, 10, 
ON
);

54 
	`gpio_£t_pš
(
GPIOC
, 10, 
OFF
);

56 
	}
}

66 
šlše
 
	$š™_fu–_hw
()

69 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOCEN
;

72 
	`GPIO_cÚfigu»
(
GPIOC
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

73 
	`GPIO_cÚfigu»
(
GPIOC
, 9, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

74 
	`GPIO_cÚfigu»
(
GPIOC
, 10, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

75 
	`£t_šjeùÜ_ch1
(
OFF
);

76 
	`£t_šjeùÜ_ch2
(
OFF
);

77 
	`£t_fu–pump
(
OFF
);

78 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/fuel_hw.h

1 #iâdeà
FUELHW_H_INCLUDED


2 
	#FUELHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_fu–_hw
();

11 
£t_šjeùÜ_ch1
(
ouut_pš_t
 
Ëv–
);

12 
£t_šjeùÜ_ch2
(
ouut_pš_t
 
Ëv–
);

13 
£t_fu–pump
(
ouut_pš_t
 
Ëv–
);

	@/home/oli/tenere/efi/Tuareg_sw/fuel_logic.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"fu–_hw.h
"

10 
	~"fu–_logic.h
"

19 
	$š™_fu–_logic
()

22 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/fuel_logic.h

1 #iâdeà
FUELLOGIC_H_INCLUDED


2 
	#FUELLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
š™_fu–_logic
();

	@/home/oli/tenere/efi/Tuareg_sw/ignition_hw.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"ign™iÚ_hw.h
"

18 
šlše
 
	$£t_ign™iÚ_ch1
(
ouut_pš_t
 
Ëv–
)

20 if(
Ëv–
 =ğ
ON
)

22 
	`gpio_£t_pš
(
GPIOC
, 6, 
ON
);

27 
	`gpio_£t_pš
(
GPIOC
, 6, 
OFF
);

33 
EXTI
->
SWIER
ğ
EXTI_SWIER_SWIER3
;

35 
	}
}

38 
šlše
 
	$£t_ign™iÚ_ch2
(
ouut_pš_t
 
Ëv–
)

40 if(
Ëv–
 =ğ
ON
)

42 
	`gpio_£t_pš
(
GPIOC
, 7, 
ON
);

47 
	`gpio_£t_pš
(
GPIOC
, 7, 
OFF
);

49 
	}
}

61 
šlše
 
	$š™_ign™iÚ_hw
()

64 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOCEN
;

67 
	`GPIO_cÚfigu»
(
GPIOC
, 6, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

68 
	`GPIO_cÚfigu»
(
GPIOC
, 7, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

69 
	`£t_ign™iÚ_ch1
(
OFF
);

70 
	`£t_ign™iÚ_ch2
(
OFF
);

73 
EXTI
->
IMR
 |ğ
EXTI_IMR_MR3
;

76 
	`NVIC_S‘PriÜ™y
(
EXTI3_IRQn
, 10UL);

77 
	`NVIC_CË¬P’dšgIRQ
(
EXTI3_IRQn
);

78 
	`NVIC_EÇbËIRQ
(
EXTI3_IRQn
);

79 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/ignition_hw.h

1 #iâdeà
IGNITIONHW_H_INCLUDED


2 
	#IGNITIONHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_ign™iÚ_hw
();

11 
£t_ign™iÚ_ch1
(
ouut_pš_t
 
Ëv–
);

12 
£t_ign™iÚ_ch2
(
ouut_pš_t
 
Ëv–
);

	@/home/oli/tenere/efi/Tuareg_sw/ignition_logic.c

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"ign™iÚ_hw.h
"

10 
	~"ign™iÚ_logic.h
"

11 
	~"decod”_logic.h
"

12 
	~"scheduËr.h
"

13 
	~"Tu¬eg.h
"

14 
	~"u¬t.h
"

15 
	~"bË.h
"

25 
U32
 
	$g‘_advªû
(
U32
 
½m
)

27 ifĞ!(
Tu¬eg
.
E¼Üs
 & 
TERROR_CONFIG
))

29  
	`bË3D_g‘V®ue
(&
ign™iÚTabË
, 
Tu¬eg
.
decod”
->
’gše_½m
, Tu¬eg.
£nsÜ_š‹rçû
->
MAP
);

33 #w¬nšg 
	`TODO
 (
Şi
#9#): 
add
 
cÚfig
 
v®ue
 
çÎback
 
advªû


38 
	}
}

45 
U32
 
	$ÿlc_rÙ_du¿tiÚ
(
U32
 
AngË_deg
, U32 
P”iod_us
)

47  (
AngË_deg
 * 
P”iod_us
) / 360;

48 
	}
}

54 
U32
 
	$ÿlc_rÙ_ªgË
(
U32
 
IÁ”v®_us
, U32 
P”iod_us
)

56  (360 * 
IÁ”v®_us
è/ 
P”iod_us
;

57 
	}
}

65 
	$f™_pos™iÚ
Ğ
U32
 
P”iod_us
, U32 
Advªû_deg
, vŞ©
’gše_pos™iÚ_t
 * 
to_pos™iÚ
, 
VU32
 * 
to_d–ay
)

67 if(
Advªû_deg
 =ğ
POSITION_B2_ADVANCE
)

70 * 
to_pos™iÚ
ğ
POSITION_B2
;

71 * 
to_d–ay
= 0;

73 if(
Advªû_deg
 <ğ
POSITION_B1_ADVANCE
)

76 * 
to_pos™iÚ
ğ
POSITION_B1
;

77 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_B1_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

79 if((
Advªû_deg
 > 
POSITION_B1_ADVANCE
è&& (Advªû_deg <ğ
POSITION_A2_ADVANCE
))

82 * 
to_pos™iÚ
ğ
POSITION_A2
;

83 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_A2_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

85 if((
Advªû_deg
 > 
POSITION_A2_ADVANCE
è&& (Advªû_deg <ğ
POSITION_A1_ADVANCE
))

88 * 
to_pos™iÚ
ğ
POSITION_A1
;

89 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_A1_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

91 if((
Advªû_deg
 > 
POSITION_A1_ADVANCE
è&& (Advªû_deg <ğ
POSITION_D2_ADVANCE
))

94 * 
to_pos™iÚ
ğ
POSITION_D2
;

95 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_D2_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

97 if((
Advªû_deg
 > 
POSITION_D2_ADVANCE
è&& (Advªû_deg <ğ
POSITION_D1_ADVANCE
))

100 * 
to_pos™iÚ
ğ
POSITION_D1
;

101 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_D1_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

103 if((
Advªû_deg
 > 
POSITION_D1_ADVANCE
è&& (Advªû_deg <ğ
POSITION_C2_ADVANCE
))

106 * 
to_pos™iÚ
ğ
POSITION_C2
;

107 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_C2_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

109 if((
Advªû_deg
 > 
POSITION_C2_ADVANCE
è&& (Advªû_deg <ğ
POSITION_C1_ADVANCE
))

112 * 
to_pos™iÚ
ğ
POSITION_C1
;

113 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((
POSITION_C1_ADVANCE
 - 
Advªû_deg
), 
P”iod_us
);

115 if(
Advªû_deg
 > 
POSITION_C1_ADVANCE
)

118 * 
to_pos™iÚ
ğ
POSITION_B2
;

119 * 
to_d–ay
ğ
	`ÿlc_rÙ_du¿tiÚ
((360 - 
Advªû_deg
), 
P”iod_us
);

121 
	}
}

145 
	$ÿlc_ign™iÚ_timšgs
(vŞ©
ign™iÚ_timšg_t
 * 
rg‘_timšg
)

147 if(
rg‘_timšg
->
½m
 > 
DYNAMIC_MIN_RPM
)

152 
rg‘_timšg
->
ign™iÚ_advªû_deg
ğ
	`g‘_advªû
Ñ¬g‘_timšg->
½m
);

153 
	`f™_pos™iÚ
(
rg‘_timšg
->
üªk_³riod_us
,¬g‘_timšg->
ign™iÚ_advªû_deg
, &rg‘_timšg->
co_off_pos
, &rg‘_timšg->
co_off_timšg_us
 );

158 
rg‘_timšg
->
dw–l_advªû_deg
ğrg‘_timšg->
ign™iÚ_advªû_deg
 + 
	`ÿlc_rÙ_ªgË
(
DYNAMIC_DWELL_US
,¬g‘_timšg->
üªk_³riod_us
);

163 if(
rg‘_timšg
->
dw–l_advªû_deg
 > 360)

165 
rg‘_timšg
->
dw–l_advªû_deg
= 360;

168 
	`f™_pos™iÚ
(
rg‘_timšg
->
üªk_³riod_us
,¬g‘_timšg->
dw–l_advªû_deg
, &rg‘_timšg->
co_Ú_pos
, &rg‘_timšg->
co_Ú_timšg_us
 );

173 if(
rg‘_timšg
->
co_Ú_pos
 =ğrg‘_timšg->
co_off_pos
)

175 
rg‘_timšg
->
co_Ú_timšg_us
=0;

179 if(
rg‘_timšg
->
½m
 > 
LOWREV_MIN_RPM
)

184 
rg‘_timšg
->
co_Ú_pos
ğ
LOWREV_DWELL_POSITION
;

185 
rg‘_timšg
->
co_off_pos
ğ
LOWREV_IGNITION_POSITION
;

186 
rg‘_timšg
->
ign™iÚ_advªû_deg
ğ
LOWREV_IGNITION_ADVANCE
;

187 
rg‘_timšg
->
co_Ú_timšg_us
= 0;

188 
rg‘_timšg
->
co_off_timšg_us
= 0;

195 
rg‘_timšg
->
co_Ú_pos
ğ
CRANKING_DWELL_POSITION
;

196 
rg‘_timšg
->
co_off_pos
ğ
CRANKING_IGNITION_POSITION
;

197 
rg‘_timšg
->
ign™iÚ_advªû_deg
ğ
CRANKING_IGNITION_ADVANCE
;

198 
rg‘_timšg
->
co_Ú_timšg_us
= 0;

199 
rg‘_timšg
->
co_off_timšg_us
= 0;

201 
	}
}

214 
	$š™_ign™iÚ_logic
(vŞ©
ign™iÚ_timšg_t
 * 
š™Ÿl_timšg
)

219 
š™Ÿl_timšg
->
½m
= 0;

220 
	`ÿlc_ign™iÚ_timšgs
(
š™Ÿl_timšg
);

221 
	}
}

225 
	$Œigg”_co_by_tim”
(
U32
 
d–ay_us
, 
ouut_pš_t
 
Ëv–
)

227 if(
d–ay_us
 == 0)

230 
	`£t_ign™iÚ_ch1
(
Ëv–
);

234 
	`scheduËr_£t_chªÃl
(
IGN_CH1
, 
Ëv–
, 
d–ay_us
);

236 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/ignition_logic.h

1 #iâdeà
IGNITIONCALC_H_INCLUDED


2 
	#IGNITIONCALC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

7 
	~"decod”_logic.h
"

12 
	#POSITION_C1_ADVANCE
 280

	)

13 
	#POSITION_C2_ADVANCE
 275

	)

14 
	#POSITION_D1_ADVANCE
 190

	)

15 
	#POSITION_D2_ADVANCE
 185

	)

16 
	#POSITION_A1_ADVANCE
 100

	)

17 
	#POSITION_A2_ADVANCE
 60

	)

18 
	#POSITION_B1_ADVANCE
 10

	)

19 
	#POSITION_B2_ADVANCE
 0

	)

42 
	#CRANKING_DWELL_POSITION
 
POSITION_D2


	)

43 
	#CRANKING_IGNITION_POSITION
 
POSITION_B2


	)

44 
	#CRANKING_IGNITION_ADVANCE
 
POSITION_B2_ADVANCE


	)

46 
	#LOWREV_DWELL_POSITION
 
POSITION_A2


	)

47 
	#LOWREV_IGNITION_POSITION
 
POSITION_B1


	)

48 
	#LOWREV_IGNITION_ADVANCE
 
POSITION_B1_ADVANCE


	)

49 
	#LOWREV_MIN_RPM
 700

	)

51 
	#DYNAMIC_MIN_RPM
 1000

	)

52 
	#DYNAMIC_DWELL_US
 5000

	)

56 
	s_ign™iÚ_timšg_t
 {

58 
U32
 
	m½m
;

59 
U32
 
	müªk_³riod_us
;

60 
U32
 
	mign™iÚ_advªû_deg
;

61 
U32
 
	mdw–l_advªû_deg
;

62 
U32
 
	mco_Ú_timšg_us
;

63 
U32
 
	mco_off_timšg_us
;

64 
’gše_pos™iÚ_t
 
	mco_Ú_pos
;

65 
’gše_pos™iÚ_t
 
	mco_off_pos
;

67 } 
	tign™iÚ_timšg_t
;

71 
U32
 
g‘_advªû
(U32 
½m
);

72 
U32
 
ÿlc_rÙ_du¿tiÚ
(U32 
AngË_deg
, U32 
P”iod_us
);

73 
U32
 
ÿlc_rÙ_ªgË
(U32 
IÁ”v®_us
, U32 
P”iod_us
);

75 
š™_ign™iÚ_logic
(vŞ©
ign™iÚ_timšg_t
 * 
š™Ÿl_timšg
);

77 
f™_pos™iÚ
Ğ
U32
 
½m
, U32 
advªû
, vŞ©
’gše_pos™iÚ_t
 * 
to_pos™iÚ
, 
VU32
 * 
to_d–ay
);

78 
ÿlc_ign™iÚ_timšgs
(vŞ©
ign™iÚ_timšg_t
 * 
rg‘_timšg
);

79 
Œigg”_co_by_tim”
(
U32
 
d–ay_us
, 
ouut_pš_t
 
Ëv–
);

	@/home/oli/tenere/efi/Tuareg_sw/lowprio_scheduler.c

8 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

9 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

10 
	~"¡m32_libs/boùok_ty³s.h
"

11 
	~"low´io_scheduËr.h
"

12 
	~"ign™iÚ_hw.h
"

13 
	~"fu–_hw.h
"

15 vŞ©
low´io_scheduËr_t
 
	gLow´io_ScheduËr
;

18 
	$§ã_ÿÎback
(
ouut_pš_t
 
dummy
)

21 
	}
}

25 
	$š™_low´io_scheduËr
()

28 
Low´io_ScheduËr
.
toggË_ù¾
 =0;

29 
Low´io_ScheduËr
.
ch1_ÿÎback
ğ
§ã_ÿÎback
;

30 
Low´io_ScheduËr
.
ch2_ÿÎback
ğ
§ã_ÿÎback
;

31 
Low´io_ScheduËr
.
ch3_ÿÎback
ğ
§ã_ÿÎback
;

32 
Low´io_ScheduËr
.
ch4_ÿÎback
ğ
§ã_ÿÎback
;

36 
RCC
->
APB2ENR
 |ğ
RCC_APB2ENR_TIM11EN
;

39 
TIM11
->
SR
ğ(
U16
) 0;

42 
TIM11
->
PSC
ğ(
U16
è
LOWPRIO_SCHEDULER_PERIOD_US
 * (
Sy¡emCÜeClock
 / 1000000) - 1;

45 
TIM11
->
CR1
 |ğ
TIM_CR1_CEN
;

46 
TIM11
->
EGR
 |ğ
TIM_EGR_UG
;

49 
	`NVIC_S‘PriÜ™y
(
TIM1_TRG_COM_TIM11_IRQn
, 15UL );

50 
	`NVIC_CË¬P’dšgIRQ
(
TIM1_TRG_COM_TIM11_IRQn
);

51 
	`NVIC_EÇbËIRQ
(
TIM1_TRG_COM_TIM11_IRQn
);

52 
	}
}

63 
	$low´io_scheduËr_£qmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
, U32 
d–ay3_us
, U32 
£q_Ëngth
)

65 
rg‘_ch
)

67 
LOWPRIO_CH1
:

70 
Low´io_ScheduËr
.
ch1_d–ay1_us
ğ
d–ay1_us
;

71 
Low´io_ScheduËr
.
ch1_d–ay2_us
ğ
d–ay2_us
;

72 
Low´io_ScheduËr
.
ch1_d–ay3_us
ğ
d–ay3_us
;

75 
Low´io_ScheduËr
.
ch1_£qu’û_Ëngth
ğ
£q_Ëngth
;

76 
Low´io_ScheduËr
.
ch1_toggË_couÁ”
ğ
£q_Ëngth
;

79 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH1_ENABLE_MASK
);

80 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH1_SEQUENCE_MASK
);

81 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

86 
LOWPRIO_CH2
:

89 
Low´io_ScheduËr
.
ch2_d–ay1_us
ğ
d–ay1_us
;

90 
Low´io_ScheduËr
.
ch2_d–ay2_us
ğ
d–ay2_us
;

91 
Low´io_ScheduËr
.
ch2_d–ay3_us
ğ
d–ay3_us
;

94 
Low´io_ScheduËr
.
ch2_£qu’û_Ëngth
ğ
£q_Ëngth
;

95 
Low´io_ScheduËr
.
ch2_toggË_couÁ”
ğ
£q_Ëngth
;

99 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH2_ENABLE_MASK
);

100 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

104 
LOWPRIO_CH3
:

107 
Low´io_ScheduËr
.
ch3_d–ay1_us
ğ
d–ay1_us
;

108 
Low´io_ScheduËr
.
ch3_d–ay2_us
ğ
d–ay2_us
;

111 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH3_ENABLE_MASK
);

112 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

116 
LOWPRIO_CH4
:

119 
Low´io_ScheduËr
.
ch4_d–ay1_us
ğ
d–ay1_us
;

120 
Low´io_ScheduËr
.
ch4_d–ay2_us
ğ
d–ay2_us
;

123 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH4_ENABLE_MASK
);

124 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

134 
	`low´io_scheduËr_£t_chªÃl
(
rg‘_ch
, 
ÿÎback_funù
, 
TOGGLE
, 
d–ay1_us
);

135 
	}
}

145 
	$low´io_scheduËr_toggËmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
)

147 
rg‘_ch
)

149 
LOWPRIO_CH1
:

152 
Low´io_ScheduËr
.
ch1_d–ay1_us
ğ
d–ay1_us
;

153 
Low´io_ScheduËr
.
ch1_d–ay2_us
ğ
d–ay2_us
;

156 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH1_ENABLE_MASK
);

157 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

161 
LOWPRIO_CH2
:

164 
Low´io_ScheduËr
.
ch2_d–ay1_us
ğ
d–ay1_us
;

165 
Low´io_ScheduËr
.
ch2_d–ay2_us
ğ
d–ay2_us
;

168 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH2_ENABLE_MASK
);

169 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

173 
LOWPRIO_CH3
:

176 
Low´io_ScheduËr
.
ch3_d–ay1_us
ğ
d–ay1_us
;

177 
Low´io_ScheduËr
.
ch3_d–ay2_us
ğ
d–ay2_us
;

180 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH3_ENABLE_MASK
);

181 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

185 
LOWPRIO_CH4
:

188 
Low´io_ScheduËr
.
ch4_d–ay1_us
ğ
d–ay1_us
;

189 
Low´io_ScheduËr
.
ch4_d–ay2_us
ğ
d–ay2_us
;

192 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH4_ENABLE_MASK
);

193 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

203 
	`low´io_scheduËr_£t_chªÃl
(
rg‘_ch
, 
ÿÎback_funù
, 
TOGGLE
, 
d–ay1_us
);

204 
	}
}

208 
	$low´io_scheduËr_£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), ouut_pš_ˆ
aùiÚ
, 
U32
 
d–ay_us
)

211 vŞ©
U64
 
com·»
;

212 
VU32
 
now
;

213 vŞ©
U64
 
»maš
;

216 
now
ğ
TIM11
->
CNT
;

219 if(
d–ay_us
 > 
LOWPRIO_SCHEDULER_MAX_PERIOD_US
)

221 
d–ay_us
ğ
LOWPRIO_SCHEDULER_MAX_PERIOD_US
;

227 
com·»
ğ
now
 + (
d–ay_us
 / 
LOWPRIO_SCHEDULER_PERIOD_US
);

229 
rg‘_ch
)

231 
LOWPRIO_CH1
:

233 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

236 
Low´io_ScheduËr
.
ch1_ÿÎback
ğ
ÿÎback_funù
;

237 
Low´io_ScheduËr
.
ch1_aùiÚ
ğ
aùiÚ
;

239 if(
com·»
 >= 0xFFFF)

246 
»maš
ğ
com·»
 - 0xFFFF;

252 if(
»maš
 < 
now
)

256 
TIM11
->
CCMR1
 &ğ~
TIM_CCMR1_OC1PE
;

261 
TIM11
->
CCR1
ğ(
U16
) 0x00;

264 
TIM11
->
CCMR1
 |ğ
TIM_CCMR1_OC1PE
;

268 
TIM11
->
CCR1
ğ(
U16
è
»maš
;

276 
TIM11
->
CCMR1
 &ğ~
TIM_CCMR1_OC1PE
;

277 
TIM11
->
CCR1
 = (
U16
è
com·»
;

282 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC1IF
;

283 
TIM11
->
DIER
 |ğ(
U16
è
TIM_DIER_CC1IE
;

288 
LOWPRIO_CH2
:

290 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

292 
Low´io_ScheduËr
.
ch2_ÿÎback
ğ
ÿÎback_funù
;

293 
Low´io_ScheduËr
.
ch2_aùiÚ
ğ
aùiÚ
;

295 if(
com·»
 >= 0xFFFF)

300 
»maš
ğ
com·»
 - 0xFFFF;

302 if(
»maš
 < 
now
)

305 
TIM11
->
CCMR1
 &ğ~
TIM_CCMR1_OC2PE
;

310 
TIM11
->
CCMR1
 |ğ
TIM_CCMR1_OC2PE
;

313 
TIM11
->
CCR2
 = (
U16
è
»maš
;

321 
TIM11
->
CCMR1
 &ğ~
TIM_CCMR1_OC2PE
;

322 
TIM11
->
CCR2
 = (
U16
è
com·»
;

327 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC2IF
;

328 
TIM11
->
DIER
 |ğ(
U16
è
TIM_DIER_CC2IE
;

332 
LOWPRIO_CH3
:

334 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

336 
Low´io_ScheduËr
.
ch3_ÿÎback
ğ
ÿÎback_funù
;

337 
Low´io_ScheduËr
.
ch3_aùiÚ
ğ
aùiÚ
;

339 if(
com·»
 >= 0xFFFF)

344 
»maš
ğ
com·»
 - 0xFFFF;

346 if(
»maš
 < 
now
)

349 
TIM11
->
CCMR2
 &ğ~
TIM_CCMR2_OC3PE
;

354 
TIM11
->
CCMR2
 |ğ
TIM_CCMR2_OC3PE
;

357 
TIM11
->
CCR3
 = (
U16
è
»maš
;

365 
TIM11
->
CCMR2
 &ğ~
TIM_CCMR2_OC3PE
;

366 
TIM11
->
CCR3
 = (
U16
è
com·»
;

371 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC3IF
;

372 
TIM11
->
DIER
 |ğ(
U16
è
TIM_DIER_CC3IE
;

376 
LOWPRIO_CH4
:

378 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

380 
Low´io_ScheduËr
.
ch4_ÿÎback
ğ
ÿÎback_funù
;

381 
Low´io_ScheduËr
.
ch4_aùiÚ
ğ
aùiÚ
;

383 if(
com·»
 >= 0xFFFF)

388 
»maš
ğ
com·»
 - 0xFFFF;

390 if(
»maš
 < 
now
)

393 
TIM11
->
CCMR2
 &ğ~
TIM_CCMR2_OC4PE
;

398 
TIM11
->
CCMR2
 |ğ
TIM_CCMR2_OC4PE
;

401 
TIM11
->
CCR4
 = (
U16
è
»maš
;

409 
TIM11
->
CCMR2
 &ğ~
TIM_CCMR2_OC4PE
;

410 
TIM11
->
CCR4
 = (
U16
è
com·»
;

415 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC4IF
;

416 
TIM11
->
DIER
 |ğ(
U16
è
TIM_DIER_CC4IE
;

424 
	}
}

428 
	$low´io_scheduËr_»£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
)

430 
rg‘_ch
)

432 
LOWPRIO_CH1
:

434 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

435 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC1IF
;

436 
Low´io_ScheduËr
.
ch1_ÿÎback
ğ
§ã_ÿÎback
;

437 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH1_ENABLE_MASK
);

438 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH1_SEQUENCE_MASK
);

441 
LOWPRIO_CH2
:

443 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

444 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC2IF
;

445 
Low´io_ScheduËr
.
ch2_ÿÎback
ğ
§ã_ÿÎback
;

446 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH2_ENABLE_MASK
);

447 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH2_SEQUENCE_MASK
);

450 
LOWPRIO_CH3
:

452 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

453 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC3IF
;

454 
Low´io_ScheduËr
.
ch3_ÿÎback
ğ
§ã_ÿÎback
;

455 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH3_ENABLE_MASK
);

458 
LOWPRIO_CH4
:

460 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

461 
TIM11
->
SR
 = (
U16
è~
TIM_SR_CC4IF
;

462 
Low´io_ScheduËr
.
ch4_ÿÎback
ğ
§ã_ÿÎback
;

463 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH4_ENABLE_MASK
);

470 
	}
}

476 
	$TIM1_TRG_COM_TIM11_IRQHªdËr
()

478 
VU32
 
toggË_d–ay
;

480 ifĞ
TIM11
->
SR
 & 
TIM_SR_CC1IF
)

483 
TIM11
->
SR
ğ(
U16
è~
TIM_SR_CC1IF
;

488 
Low´io_ScheduËr
.
	`ch1_ÿÎback
(Low´io_ScheduËr.
ch1_aùiÚ
);

491 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

494 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH1_ENABLE_MASK
))

501 ifĞ(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH1_SEQUENCE_MASK
)è&& (Low´io_ScheduËr.
ch1_toggË_couÁ”
 == 0) )

504 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch1_d–ay3_us
;

507 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH1_CYCLE_MASK
);

510 
Low´io_ScheduËr
.
ch1_toggË_couÁ”
ğLow´io_ScheduËr.
ch1_£qu’û_Ëngth
;

513 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH1_CYCLE_MASK
))

516 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch1_d–ay1_us
;

517 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

520 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH1_SEQUENCE_MASK
))

522 
Low´io_ScheduËr
.
ch1_toggË_couÁ”
--;

529 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch1_d–ay2_us
;

530 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH1_CYCLE_MASK
);

534 
	`low´io_scheduËr_£t_chªÃl
(
LOWPRIO_CH1
, 
Low´io_ScheduËr
.
ch1_ÿÎback
, 
TOGGLE
, 
toggË_d–ay
);

539 
Low´io_ScheduËr
.
ch1_ÿÎback
ğ
§ã_ÿÎback
;

544 ifĞ
TIM11
->
SR
 & 
TIM_SR_CC2IF
)

549 
Low´io_ScheduËr
.
	`ch2_ÿÎback
(Low´io_ScheduËr.
ch2_aùiÚ
);

552 
TIM11
->
SR
ğ(
U16
è~
TIM_SR_CC2IF
;

555 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

558 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH2_ENABLE_MASK
))

565 ifĞ(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH2_SEQUENCE_MASK
)è&& (Low´io_ScheduËr.
ch2_toggË_couÁ”
 == 0) )

568 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch2_d–ay3_us
;

571 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH2_CYCLE_MASK
);

574 
Low´io_ScheduËr
.
ch2_toggË_couÁ”
ğLow´io_ScheduËr.
ch2_£qu’û_Ëngth
;

577 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH2_CYCLE_MASK
))

580 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch2_d–ay1_us
;

581 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

584 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH2_SEQUENCE_MASK
))

586 
Low´io_ScheduËr
.
ch2_toggË_couÁ”
--;

593 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch2_d–ay2_us
;

594 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH2_CYCLE_MASK
);

598 
	`low´io_scheduËr_£t_chªÃl
(
LOWPRIO_CH2
, 
Low´io_ScheduËr
.
ch2_ÿÎback
, 
TOGGLE
, 
toggË_d–ay
);

603 
Low´io_ScheduËr
.
ch2_ÿÎback
ğ
§ã_ÿÎback
;

607 ifĞ
TIM11
->
SR
 & 
TIM_SR_CC3IF
)

612 
Low´io_ScheduËr
.
	`ch3_ÿÎback
(Low´io_ScheduËr.
ch3_aùiÚ
);

615 
TIM11
->
SR
ğ(
U16
è~
TIM_SR_CC3IF
;

618 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

621 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH3_ENABLE_MASK
))

624 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH3_CYCLE_MASK
))

627 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch3_d–ay1_us
;

628 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

633 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch3_d–ay2_us
;

634 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH3_CYCLE_MASK
);

638 
	`low´io_scheduËr_£t_chªÃl
(
LOWPRIO_CH3
, 
Low´io_ScheduËr
.
ch3_ÿÎback
, 
TOGGLE
, 
toggË_d–ay
);

643 
Low´io_ScheduËr
.
ch3_ÿÎback
ğ
§ã_ÿÎback
;

647 ifĞ
TIM11
->
SR
 & 
TIM_SR_CC4IF
)

652 
Low´io_ScheduËr
.
	`ch4_ÿÎback
(Low´io_ScheduËr.
ch4_aùiÚ
);

655 
TIM11
->
SR
ğ(
U16
è~
TIM_SR_CC4IF
;

658 
TIM11
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

661 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH4_ENABLE_MASK
))

664 if(
Low´io_ScheduËr
.
toggË_ù¾
 & (1 << 
TOGGLE_CH4_CYCLE_MASK
))

667 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch4_d–ay1_us
;

668 
Low´io_ScheduËr
.
toggË_ù¾
 &ğ~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

673 
toggË_d–ay
ğ
Low´io_ScheduËr
.
ch4_d–ay2_us
;

674 
Low´io_ScheduËr
.
toggË_ù¾
 |ğ(1 << 
TOGGLE_CH4_CYCLE_MASK
);

678 
	`low´io_scheduËr_£t_chªÃl
(
LOWPRIO_CH4
, 
Low´io_ScheduËr
.
ch4_ÿÎback
, 
TOGGLE
, 
toggË_d–ay
);

683 
Low´io_ScheduËr
.
ch4_ÿÎback
ğ
§ã_ÿÎback
;

687 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/lowprio_scheduler.h

1 #iâdeà
LOWPRIOSCHEDULER_H_INCLUDED


2 
	#LOWPRIOSCHEDULER_H_INCLUDED


	)

4 
	~"Tu¬eg.h
"

7 
	#LOWPRIO_SCHEDULER_PERIOD_US
 200

	)

10 
	#LOWPRIO_SCHEDULER_MAX_PERIOD_US
 (
U16
è0xFFFF * 
LOWPRIO_SCHEDULER_PERIOD_US
 -1

	)

13 
	#TOGGLE_CH1_ENABLE_MASK
 0

	)

14 
	#TOGGLE_CH2_ENABLE_MASK
 1

	)

15 
	#TOGGLE_CH3_ENABLE_MASK
 2

	)

16 
	#TOGGLE_CH4_ENABLE_MASK
 3

	)

18 
	#TOGGLE_CH1_CYCLE_MASK
 4

	)

19 
	#TOGGLE_CH2_CYCLE_MASK
 5

	)

20 
	#TOGGLE_CH3_CYCLE_MASK
 6

	)

21 
	#TOGGLE_CH4_CYCLE_MASK
 7

	)

23 
	#TOGGLE_CH1_SEQUENCE_MASK
 8

	)

24 
	#TOGGLE_CH2_SEQUENCE_MASK
 9

	)

28 (* 
	tlow´io_ÿÎback
)(
	touut_pš_t
);

33 
LOWPRIO_CH1
,

34 
LOWPRIO_CH2
,

35 
LOWPRIO_CH3
,

36 
LOWPRIO_CH4


38 } 
	tlow´io_scheduËr_chªÃl_t
;

42 
	s_low´io_scheduËr_t
 {

44 
low´io_ÿÎback
 
ch1_ÿÎback
;

45 
low´io_ÿÎback
 
ch2_ÿÎback
;

46 
low´io_ÿÎback
 
ch3_ÿÎback
;

47 
low´io_ÿÎback
 
ch4_ÿÎback
;

49 
ouut_pš_t
 
ch1_aùiÚ
;

50 
ouut_pš_t
 
ch2_aùiÚ
;

51 
ouut_pš_t
 
ch3_aùiÚ
;

52 
ouut_pš_t
 
ch4_aùiÚ
;

54 
VU32
 
ch1_d–ay1_us
;

55 
VU32
 
ch1_d–ay2_us
;

56 
VU32
 
ch1_d–ay3_us
;

57 
VU32
 
ch2_d–ay1_us
;

58 
VU32
 
ch2_d–ay2_us
;

59 
VU32
 
ch2_d–ay3_us
;

60 
VU32
 
ch3_d–ay1_us
;

61 
VU32
 
ch3_d–ay2_us
;

62 
VU32
 
ch4_d–ay1_us
;

63 
VU32
 
ch4_d–ay2_us
;

65 
VU32
 
toggË_ù¾
;

67 
VU32
 
ch1_toggË_couÁ”
;

68 
VU32
 
ch2_toggË_couÁ”
;

70 
VU32
 
ch1_£qu’û_Ëngth
;

71 
VU32
 
ch2_£qu’û_Ëngth
;

74 } 
	tlow´io_scheduËr_t
;

78 
	`š™_low´io_scheduËr
();

79 
	`low´io_scheduËr_£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), ouut_pš_ˆ
aùiÚ
, 
U32
 
d–ay_us
);

80 
	`low´io_scheduËr_toggËmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
);

81 
	`low´io_scheduËr_£qmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
, U32 
d–ay3_us
, U32 
£q_Ëngth
);

82 
	`low´io_scheduËr_»£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
);

	@/home/oli/tenere/efi/Tuareg_sw/lowspeed_timers.c

1 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

2 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_adc.h
"

3 
	~"¡m32_libs/boùok_ty³s.h
"

4 
	~"low¥“d_tim”s.h
"

5 
	~"Tu¬eg.h
"

6 
	~"£nsÜs.h
"

8 
	~"TuÃrStudio.h
"

11 
VU32
 
	gloİ20ms
;

12 
VU32
 
	gloİ33ms
;

13 
VU32
 
	gloİ66ms
;

14 
VU32
 
	gloİ100ms
;

15 
VU32
 
	gloİ250ms
;

16 
VS32
 
	gloİSec
;

19 
VU32
 
	gls_tim”
;

21 
VU32
 
	gsy¡em_time
;

25 
	$š™_low¥“d_tim”s
()

32 
SysTick
->
LOAD
 = (12500UL & 
SysTick_LOAD_RELOAD_Msk
);

33 
SysTick
->
VAL
 = 0;

34 
SysTick
->
CTRL
 = 
SysTick_CTRL_TICKINT_Msk
 | 
SysTick_CTRL_ENABLE_Msk
;

36 
	`NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 5);

37 
	}
}

41 
	$SysTick_HªdËr
()

43 
loİ20ms
++;

44 
loİ33ms
++;

45 
loİ66ms
++;

46 
loİ100ms
++;

47 
loİ250ms
++;

48 
loİSec
++;

52 ià(
loİ20ms
 == 20)

55 
	`adc_¡¬t_»guÏr_group
(
SENSOR_ADC
);

57 
loİ20ms
 = 0;

58 
ls_tim”
 |ğ
BIT_TIMER_50HZ
;

62 ià(
loİ66ms
 == 66)

64 
loİ66ms
 = 0;

65 
ls_tim”
 |ğ
BIT_TIMER_15HZ
;

69 ià(
loİ33ms
 == 33)

71 
loİ33ms
 = 0;

72 
ls_tim”
 |ğ
BIT_TIMER_30HZ
;

76 ià(
loİ100ms
 == 100)

78 
loİ100ms
 = 0;

79 
ls_tim”
 |ğ
BIT_TIMER_10HZ
;

83 ià(
loİ250ms
 == 250)

88 
loİ250ms
 = 0;

89 
ls_tim”
 |ğ
BIT_TIMER_4HZ
;

93 ià(
loİSec
 == 1000)

98 if(
Tu¬eg
.
£ş
 < 0xFF)

100 
Tu¬eg
.
£ş
++;

104 
Tu¬eg
.
£ş
= 0;

108 if(
TS_şi
.
commªd_du¿tiÚ
)

110 
TS_şi
.
commªd_du¿tiÚ
--;

113 
loİSec
 = 0;

114 
ls_tim”
 |ğ
BIT_TIMER_1HZ
;

121 
sy¡em_time
++;

123 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/lowspeed_timers.h

1 #iâdeà
TIMERS_H


2 
	#TIMERS_H


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	#BIT_TIMER_1HZ
 0x01

	)

7 
	#BIT_TIMER_4HZ
 0x02

	)

8 
	#BIT_TIMER_10HZ
 0x04

	)

9 
	#BIT_TIMER_15HZ
 0x08

	)

10 
	#BIT_TIMER_30HZ
 0x10

	)

11 
	#BIT_TIMER_50HZ
 0x20

	)

13 
VU32
 
ls_tim”
;

14 
VU32
 
sy¡em_time
;

16 
š™_low¥“d_tim”s
();

	@/home/oli/tenere/efi/Tuareg_sw/main.c

61 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

62 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

63 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_adc.h
"

64 
	~"¡m32_libs/boùok_ty³s.h
"

67 
	~"decod”_hw.h
"

68 
	~"decod”_logic.h
"

69 
	~"ign™iÚ_logic.h
"

70 
	~"ign™iÚ_hw.h
"

71 
	~"scheduËr.h
"

72 
	~"low´io_scheduËr.h
"

73 
	~"u¬t.h
"

74 
	~"cÚv”siÚ.h
"

75 
	~"low¥“d_tim”s.h
"

76 
	~"TuÃrStudio.h
"

77 
	~"cÚfig.h
"

78 
	~"bË.h
"

79 
	~"“´om.h
"

80 
	~"£nsÜs.h
"

81 
	~"fu–_hw.h
"

82 
	~"fu–_logic.h
"

84 
	~"dash_hw.h
"

85 
	~"dash_logic.h
"

86 
	~"aù_hw.h
"

87 
	~"aù_logic.h
"

90 
	~"debug.h
"

91 
	~"Tu¬eg.h
"

98 vŞ©
Tu¬eg_t
 
	gTu¬eg
;

169 
	$maš
()

171 
U32
 
cÚfig_lßd_¡©us
;

176 
Tu¬eg
.
Runmode
ğ
TMODE_HWINIT
;

179 
	`NVIC_PriÜ™yGroupCÚfig
(
NVIC_PriÜ™yGroup_4
);

181 
	`UART1_In™
();

182 
	`UART6_In™
();

184 
	`UART_S’d
(
DEBUG_PORT
, "\r \n \r \n . \r \n . \r \n . \r \n \r \n *** This is Tuareg,†ord ofhe Sahara *** \r \n");

185 
	`UART_S’d
(
DEBUG_PORT
, "RC 0001");

186 
	`UART_S’d
(
DEBUG_PORT
, "\r \n config: \r \n");

187 
	`UART_S’d
(
DEBUG_PORT
, "XTZ 660 digital crank signal on GPIOB-0 \r \n");

188 
	`UART_S’d
(
DEBUG_PORT
, "\r \n XTZ 660 ignition coil signal on GPIOC-6 \r \n");

191 
	`UART_S’d
(
DEBUG_PORT
, "TunerStudio interface„eady \r\n");

196 
	`š™_decod”_hw
();

197 
	`š™_ign™iÚ_hw
();

198 
	`š™_fu–_hw
();

199 
	`š™_dash_hw
();

200 
	`š™_aù_hw
();

201 
	`š™_“´om
();

204 
	`š™_debug_pšs
();

208 #ifdeà
SERIAL_MONITOR


209 
	`UART1_S’d
("\r \n serial monitor†oaded!");

217 
Tu¬eg
.
Runmode
ğ
TMODE_CONFIGLOAD
;

220 
cÚfig_lßd_¡©us
ğ
	`lßd_CÚfigD©a
();

222 if(
cÚfig_lßd_¡©us
 != 0)

225 
Tu¬eg
.
E¼Üs
 |ğ
TERROR_CONFIG
;

228 
	`UART_S’d
(
DEBUG_PORT
, "\r \n *** FAILEDo†oad config data !");

230 #w¬nšg 
	`TODO
 (
Şi
#6#): 
´ovide
  
v®ues
 
to
 
’su»
 
limp
 
home
 
İ”©iÚ
 
ev’
 
w™hout
 
“´om


236 
Tu¬eg
.
Runmode
ğ
TMODE_MODULEINIT
;

239 
	`š™_2DbËs
();

241 
	`š™_3DbËs
();

244 
Tu¬eg
.
£nsÜ_š‹rçû
ğ
	`š™_£nsÜs
();

245 
Tu¬eg
.
decod”
ğ
	`š™_decod”_logic
();

246 
	`š™_ign™iÚ_logic
(&
Tu¬eg
.
ign™iÚ_timšg
);

247 
	`š™_scheduËr
();

248 
	`š™_low¥“d_tim”s
();

249 
	`š™_low´io_scheduËr
();

250 
	`š™_fu–_logic
();

251 
	`š™_dash_logic
();

252 
	`š™_aù_logic
();

258 
Tu¬eg
.
Runmode
ğ
TMODE_HALT
;

259 
	`Tu¬eg_¡İ_’gše
();

295 #w¬nšg 
	`TODO
 (
Şi
#9#): 
debug
 
aùiÚ
 
’abËd


297 
	`£t_u£r_Ïmp
(
OFF
);

308 if(
ls_tim”
 & 
BIT_TIMER_4HZ
)

310 
ls_tim”
 &ğ~
BIT_TIMER_4HZ
;

313 
	`»ad_dig™®_£nsÜs
();

319 ifĞ
ls_tim”
 & 
BIT_TIMER_1HZ
)

321 
ls_tim”
 &ğ~
BIT_TIMER_1HZ
;

338 
Tu¬eg
.
Runmode
)

340 
TMODE_DIAG
:

345 
TMODE_RUNNING
:

348 ifĞ(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & (1<< 
DSENSOR_RUN
)è!ğ
RUN_SENSOR_ENGAGE_LEVEL
 )

350 
Tu¬eg
.
Runmode
ğ
TMODE_HALT
;

351 
	`Tu¬eg_¡İ_’gše
();

355 ifĞ(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & (1<< 
DSENSOR_CRASH
)è=ğ
CRASH_SENSOR_ENGAGE_LEVEL
)

357 
Tu¬eg
.
Runmode
ğ
TMODE_HALT
;

358 
	`Tu¬eg_¡İ_’gše
();

366 
TMODE_STB
:

369 ifĞ(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & (1<< 
DSENSOR_RUN
)è!ğ
RUN_SENSOR_ENGAGE_LEVEL
 )

371 
Tu¬eg
.
Runmode
ğ
TMODE_HALT
;

372 
	`Tu¬eg_¡İ_’gše
();

376 ifĞ(
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & (1<< 
DSENSOR_CRASH
)è=ğ
CRASH_SENSOR_ENGAGE_LEVEL
)

378 
Tu¬eg
.
Runmode
ğ
TMODE_HALT
;

379 
	`Tu¬eg_¡İ_’gše
();

384 
TMODE_HALT
:

387 ifĞ((
Tu¬eg
.
£nsÜ_š‹rçû
->
dig™®_£nsÜs
 & (1<< 
DSENSOR_RUN
)è=ğ
RUN_SENSOR_ENGAGE_LEVEL
 ) && ((Tu¬eg.£nsÜ_š‹rçû->dig™®_£nsÜ & (1<< 
DSENSOR_CRASH
)è!ğ
CRASH_SENSOR_ENGAGE_LEVEL
) )

389 
Tu¬eg
.
Runmode
ğ
TMODE_STB
;

392 
	`£t_fu–pump
(
ON
);

399 
	`UART_S’d
(
DEBUG_PORT
, "ERROR! default branch in TMODE machine„eached");

400 
	`Tu¬eg_¡İ_’gše
();

406 
	`´št_£nsÜ_d©a
();

415 ifĞ(
ls_tim”
 & 
BIT_TIMER_10HZ
è|| (
	`UART_avaabË
(è> 
SERIAL_BUFFER_THRESHOLD
) )

417 
ls_tim”
 &ğ~
BIT_TIMER_10HZ
;

420 #ifdeà
SERIAL_MONITOR


421  
	`mÚ™Ü_avaabË
() )

423 
	`mÚ™Ü_´št
();

427 ià(
	`UART_avaabË
() > 0)

429 
	`ts_communiÿtiÚ
();

437 
	}
}

451 
	$EXTI2_IRQHªdËr
()

454 
EXTI
->
PR
ğ
EXTI_Lše2
;

467 if((
Tu¬eg
.
Runmode
 =ğ
TMODE_STB
è|| (Tu¬eg.Runmod=ğ
TMODE_RUNNING
))

473 if((
Tu¬eg
.
decod”
->
’gše_½m
 =ğ0è&& (Tu¬eg.decod”->
üªk_pos™iÚ
 =ğ
UNDEFINED_POSITION
))

478 
Tu¬eg
.
Runmode
ğ
TMODE_STB
;

479 
	`Tu¬eg_¡İ_’gše
();

482 
	`UART_S’d
(
DEBUG_PORT
, "\r \n decoderimeout");

487 
Tu¬eg
.
Runmode
ğ
TMODE_RUNNING
;

490 
	`£t_fu–pump
(
ON
);

493 if(
Tu¬eg
.
decod”
->
üªk_pos™iÚ
 =ğTu¬eg.
ign™iÚ_timšg
.
co_Ú_pos
)

495 
	`Œigg”_co_by_tim”
(
Tu¬eg
.
ign™iÚ_timšg
.
co_Ú_timšg_us
, 
ON
);

497 if(
Tu¬eg
.
decod”
->
üªk_pos™iÚ
 =ğTu¬eg.
ign™iÚ_timšg
.
co_off_pos
)

499 
	`Œigg”_co_by_tim”
(
Tu¬eg
.
ign™iÚ_timšg
.
co_off_timšg_us
, 
OFF
);

505 
	`adc_¡¬t_šjeùed_group
(
SENSOR_ADC
);

522 
	}
}

528 
	$EXTI3_IRQHªdËr
()

531 
EXTI
->
PR
ğ
EXTI_Lše3
;

536 
	`ÿlc_ign™iÚ_timšgs
(&
Tu¬eg
.
ign™iÚ_timšg
);

539 #w¬nšg 
	`TODO
 (
Şi
#9#): 
Debug
 
LED


540 
	`£t_debug_Ëd
(
TOGGLE
);

542 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/scheduler.c

13 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

14 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

15 
	~"¡m32_libs/boùok_ty³s.h
"

16 
	~"scheduËr.h
"

17 
	~"ign™iÚ_hw.h
"

18 
	~"fu–_hw.h
"

20 vŞ©
scheduËr_t
 
	gScheduËr
;

23 
šlše
 
	$£t_fu–_ch1
(
ouut_pš_t
 
Ëv–
)

25 
	`£t_šjeùÜ_ch1
(
Ëv–
);

26 
	}
}

28 
šlše
 
	$£t_fu–_ch2
(
ouut_pš_t
 
Ëv–
)

30 
	`£t_šjeùÜ_ch2
(
Ëv–
);

31 
	}
}

33 
šlše
 
	$£t_ign_ch1
(
ouut_pš_t
 
Ëv–
)

35 
	`£t_ign™iÚ_ch1
(
Ëv–
);

36 
	}
}

38 
šlše
 
	$£t_ign_ch2
(
ouut_pš_t
 
Ëv–
)

40 
	`£t_ign™iÚ_ch2
(
Ëv–
);

41 
	}
}

45 
	$š™_scheduËr
()

48 
RCC
->
APB1ENR
 |ğ
RCC_APB1ENR_TIM5EN
;

51 
TIM5
->
SR
ğ(
U16
) 0;

54 
TIM5
->
PSC
ğ(
U16
è
SCHEDULER_PERIOD_US
 * (
Sy¡emCÜeClock
 / 1000000) - 1;

57 
TIM5
->
CR1
 |ğ
TIM_CR1_CEN
;

58 
TIM5
->
EGR
 |ğ
TIM_EGR_UG
;

61 
	`NVIC_S‘PriÜ™y
(
TIM5_IRQn
, 2UL );

62 
	`NVIC_CË¬P’dšgIRQ
(
TIM5_IRQn
);

63 
	`NVIC_EÇbËIRQ
(
TIM5_IRQn
);

64 
	}
}

67 
	$scheduËr_£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
, 
ouut_pš_t
 
aùiÚ
, 
U32
 
d–ay_us
)

70 vŞ©
U64
 
com·»
;

71 
VU32
 
now
;

72 vŞ©
U64
 
»maš
;

75 
now
ğ
TIM5
->
CNT
;

78 if(
d–ay_us
 > 
SCHEDULER_MAX_PERIOD_US
)

80 
d–ay_us
ğ
SCHEDULER_MAX_PERIOD_US
;

86 
com·»
ğ
now
 + (
d–ay_us
 / 
SCHEDULER_PERIOD_US
);

88 
rg‘_ch
)

90 
IGN_CH1
:

92 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

95 
ScheduËr
.
ign_ch1_aùiÚ
ğ
aùiÚ
;

97 if(
com·»
 >= 0xFFFFFFFF)

104 
»maš
ğ
com·»
 - 0xFFFFFFFF;

110 if(
»maš
 < 
now
)

114 
TIM5
->
CCMR1
 &ğ~
TIM_CCMR1_OC1PE
;

119 
TIM5
->
CCR1
ğ(
U32
) 0x00;

122 
TIM5
->
CCMR1
 |ğ
TIM_CCMR1_OC1PE
;

126 
TIM5
->
CCR1
ğ(
U32
è
»maš
;

134 
TIM5
->
CCMR1
 &ğ~
TIM_CCMR1_OC1PE
;

135 
TIM5
->
CCR1
 = (
U32
è
com·»
;

140 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC1IF
;

141 
TIM5
->
DIER
 |ğ(
U16
è
TIM_DIER_CC1IE
;

146 
IGN_CH2
:

148 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

150 
ScheduËr
.
ign_ch2_aùiÚ
ğ
aùiÚ
;

152 if(
com·»
 >= 0xFFFFFFFF)

157 
»maš
ğ
com·»
 - 0xFFFFFFFF;

159 if(
»maš
 < 
now
)

162 
TIM5
->
CCMR1
 &ğ~
TIM_CCMR1_OC2PE
;

167 
TIM5
->
CCMR1
 |ğ
TIM_CCMR1_OC2PE
;

170 
TIM5
->
CCR2
 = (
U32
è
»maš
;

178 
TIM5
->
CCMR1
 &ğ~
TIM_CCMR1_OC2PE
;

179 
TIM5
->
CCR2
 = (
U32
è
com·»
;

184 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC2IF
;

185 
TIM5
->
DIER
 |ğ(
U16
è
TIM_DIER_CC2IE
;

189 
FUEL_CH1
:

191 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

193 
ScheduËr
.
fu–_ch1_aùiÚ
ğ
aùiÚ
;

195 if(
com·»
 >= 0xFFFFFFFF)

200 
»maš
ğ
com·»
 - 0xFFFFFFFF;

202 if(
»maš
 < 
now
)

205 
TIM5
->
CCMR2
 &ğ~
TIM_CCMR2_OC3PE
;

210 
TIM5
->
CCMR2
 |ğ
TIM_CCMR2_OC3PE
;

213 
TIM5
->
CCR3
 = (
U32
è
»maš
;

221 
TIM5
->
CCMR2
 &ğ~
TIM_CCMR2_OC3PE
;

222 
TIM5
->
CCR3
 = (
U32
è
com·»
;

227 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC3IF
;

228 
TIM5
->
DIER
 |ğ(
U16
è
TIM_DIER_CC3IE
;

232 
FUEL_CH2
:

234 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

236 
ScheduËr
.
fu–_ch2_aùiÚ
ğ
aùiÚ
;

238 if(
com·»
 >= 0xFFFFFFFF)

243 
»maš
ğ
com·»
 - 0xFFFFFFFF;

245 if(
»maš
 < 
now
)

248 
TIM5
->
CCMR2
 &ğ~
TIM_CCMR2_OC4PE
;

253 
TIM5
->
CCMR2
 |ğ
TIM_CCMR2_OC4PE
;

256 
TIM5
->
CCR4
 = (
U32
è
»maš
;

264 
TIM5
->
CCMR2
 &ğ~
TIM_CCMR2_OC4PE
;

265 
TIM5
->
CCR4
 = (
U32
è
com·»
;

270 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC4IF
;

271 
TIM5
->
DIER
 |ğ(
U16
è
TIM_DIER_CC4IE
;

279 
	}
}

283 
	$scheduËr_»£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
)

285 
rg‘_ch
)

287 
IGN_CH1
:

289 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

290 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC1IF
;

293 
IGN_CH2
:

295 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

296 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC2IF
;

299 
FUEL_CH1
:

301 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

302 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC3IF
;

305 
FUEL_CH2
:

307 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

308 
TIM5
->
SR
 = (
U16
è~
TIM_SR_CC4IF
;

315 
	}
}

321 
	$TIM5_IRQHªdËr
()

323 ifĞ
TIM5
->
SR
 & 
TIM_SR_CC1IF
)

326 
TIM5
->
SR
ğ(
U16
è~
TIM_SR_CC1IF
;

331 
	`£t_ign_ch1
(
ScheduËr
.
ign_ch1_aùiÚ
);

334 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC1IE
;

338 ifĞ
TIM5
->
SR
 & 
TIM_SR_CC2IF
)

343 
	`£t_ign_ch2
(
ScheduËr
.
ign_ch2_aùiÚ
);

346 
TIM5
->
SR
ğ(
U16
è~
TIM_SR_CC2IF
;

349 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC2IE
;

352 ifĞ
TIM5
->
SR
 & 
TIM_SR_CC3IF
)

357 
	`£t_fu–_ch1
(
ScheduËr
.
fu–_ch1_aùiÚ
);

360 
TIM5
->
SR
ğ(
U16
è~
TIM_SR_CC3IF
;

363 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC3IE
;

366 ifĞ
TIM5
->
SR
 & 
TIM_SR_CC4IF
)

371 
	`£t_fu–_ch2
(
ScheduËr
.
ign_ch2_aùiÚ
);

374 
TIM5
->
SR
ğ(
U16
è~
TIM_SR_CC4IF
;

377 
TIM5
->
DIER
 &ğ(
U16
è~
TIM_DIER_CC4IE
;

380 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/scheduler.h

1 #iâdeà
SCHEDULER_H_INCLUDED


2 
	#SCHEDULER_H_INCLUDED


	)

4 
	~"Tu¬eg.h
"

7 
	#SCHEDULER_PERIOD_US
 1

	)

10 
	#SCHEDULER_MAX_PERIOD_US
 (
U32
è0xFFFFFFFF * 
SCHEDULER_PERIOD_US
 -1

	)

16 
	mIGN_CH1
,

17 
	mIGN_CH2
,

19 
	mFUEL_CH1
,

20 
	mFUEL_CH2


22 } 
	tscheduËr_chªÃl_t
;

27 
	s_scheduËr_t
 {

29 
ouut_pš_t
 
	mign_ch1_aùiÚ
;

30 
ouut_pš_t
 
	mign_ch2_aùiÚ
;

31 
ouut_pš_t
 
	mfu–_ch1_aùiÚ
;

32 
ouut_pš_t
 
	mfu–_ch2_aùiÚ
;

34 } 
	tscheduËr_t
;

36 
š™_scheduËr
();

37 
scheduËr_£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
, 
ouut_pš_t
 
aùiÚ
, 
U32
 
d–ay_us
);

38 
scheduËr_»£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
);

	@/home/oli/tenere/efi/Tuareg_sw/sensors.c

1 
	~<m©h.h
>

3 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

4 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_adc.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

7 
	~"£nsÜs.h
"

8 
	~"u¬t.h
"

9 
	~"cÚv”siÚ.h
"

10 
	~"bË.h
"

11 
	~"cÚfig.h
"

12 
	~"decod”_logic.h
"

14 vŞ©
£nsÜ_š‹rçû_t
 
	gS’sÜs
;

19 
VU16
 
	gADCBufãr
[
REGULAR_GROUP_LENGTH
];

30 vŞ©
£nsÜ_š‹rçû_t
 * 
	$š™_£nsÜs
()

32 
DMA_In™Ty³Def
 
DMA_In™SŒuùu»
;

35 
ADC
->
CCR
 &ğ~
ADC_CCR_ADCPRE
;

38 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOAEN
 | 
RCC_AHB1ENR_GPIOBEN
 | 
RCC_AHB1ENR_GPIOCEN
 | 
RCC_AHB1ENR_GPIODEN
;

39 
RCC
->
APB2ENR
 |ğ
RCC_APB2ENR_ADC1EN
;

40 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_DMA2EN
;

43 
	`GPIO_cÚfigu»
(
GPIOA
, 0, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

44 
	`GPIO_cÚfigu»
(
GPIOA
, 1, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

45 
	`GPIO_cÚfigu»
(
GPIOA
, 2, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

46 
	`GPIO_cÚfigu»
(
GPIOA
, 3, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

47 
	`GPIO_cÚfigu»
(
GPIOA
, 4, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

48 
	`GPIO_cÚfigu»
(
GPIOA
, 5, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

49 
	`GPIO_cÚfigu»
(
GPIOA
, 6, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

50 
	`GPIO_cÚfigu»
(
GPIOA
, 7, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

51 
	`GPIO_cÚfigu»
(
GPIOC
, 4, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

54 
	`GPIO_cÚfigu»
(
GPIOC
, 0, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

55 
	`GPIO_cÚfigu»
(
GPIOC
, 2, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

56 
	`GPIO_cÚfigu»
(
GPIOC
, 3, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

57 
	`GPIO_cÚfigu»
(
GPIOC
, 5, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

58 
	`GPIO_cÚfigu»
(
GPIOB
, 1, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

59 
	`GPIO_cÚfigu»
(
GPIOB
, 4, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

69 
ADC1
->
CR1
ğ
ADC_CR1_SCAN
 | 
ADC_CR1_JEOCIE
;

70 
ADC1
->
CR2
ğ
ADC_CR2_DMA
 | 
ADC_CR2_DDS
 | 
ADC_CR2_ADON
;

98 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_O2_CH
, 
SAMPLE_TIME_7_5
);

99 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_TPS_CH
, 
SAMPLE_TIME_7_5
);

100 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_MAP_CH
, 
SAMPLE_TIME_7_5
);

101 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_IAT_CH
, 
SAMPLE_TIME_7_5
);

102 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_CLT_CH
, 
SAMPLE_TIME_7_5
);

103 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_VBAT_CH
, 
SAMPLE_TIME_7_5
);

104 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_KNOCK_CH
, 
SAMPLE_TIME_7_5
);

105 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_BARO_CH
, 
SAMPLE_TIME_7_5
);

106 
	`adc_£t_§m¶e_time
(
ADC1
, 
ASENSOR_SPARE_CH
, 
SAMPLE_TIME_7_5
);

108 
	`adc_£t_»guÏr_group
(
ADC1
, 1, 
ASENSOR_O2_CH
);

109 
	`adc_£t_»guÏr_group
(
ADC1
, 2, 
ASENSOR_TPS_CH
);

110 
	`adc_£t_»guÏr_group
(
ADC1
, 3, 
ASENSOR_IAT_CH
);

111 
	`adc_£t_»guÏr_group
(
ADC1
, 4, 
ASENSOR_CLT_CH
);

112 
	`adc_£t_»guÏr_group
(
ADC1
, 5, 
ASENSOR_VBAT_CH
);

113 
	`adc_£t_»guÏr_group
(
ADC1
, 6, 
ASENSOR_KNOCK_CH
);

114 
	`adc_£t_»guÏr_group
(
ADC1
, 7, 
ASENSOR_BARO_CH
);

115 
	`adc_£t_»guÏr_group
(
ADC1
, 8, 
ASENSOR_SPARE_CH
);

118 
	`adc_£t_»guÏr_group_Ëngth
(
ADC1
, 
REGULAR_GROUP_LENGTH
);

127 
ADC1
->
JSQR
ğ(
U32
è(
ASENSOR_MAP_CH
 << 15);

134 
	`DMA_SŒuùIn™
(&
DMA_In™SŒuùu»
);

137 
DMA_In™SŒuùu»
.
DMA_P”h”®Ba£Addr
ğ(
U32
)&
ADC1
->
DR
;

138 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
ğ(
U32
)
ADCBufãr
;

140 
DMA_In™SŒuùu»
.
DMA_BufãrSize
ğ
REGULAR_GROUP_LENGTH
;

142 
DMA_In™SŒuùu»
.
DMA_MemÜyInc
ğ
DMA_MemÜyInc_EÇbË
;

143 
DMA_In™SŒuùu»
.
DMA_P”h”®D©aSize
ğ
DMA_P”h”®D©aSize_H®fWÜd
;

144 
DMA_In™SŒuùu»
.
DMA_MemÜyD©aSize
ğ
DMA_MemÜyD©aSize_H®fWÜd
;

145 
DMA_In™SŒuùu»
.
DMA_Mode
ğ
DMA_Mode_CœcuÏr
;

146 
DMA_In™SŒuùu»
.
DMA_PriÜ™y
ğ
DMA_PriÜ™y_High
;

153 
	`DMA_In™
(
DMA2_SŒ—m0
, &
DMA_In™SŒuùu»
);

156 
DMA2_SŒ—m0
->
CR
 |ğ(
U32
è(
DMA_SxCR_EN
 | 
DMA_SxCR_TCIE
);

159 
DMA2
->
LIFCR
 |ğ
DMA_LIFCR_CTCIF0
 | 
DMA_LIFCR_CHTIF0
 | 
DMA_LIFCR_CTEIF0
 | 
DMA_LIFCR_CDMEIF0
 | 
DMA_LIFCR_CFEIF0
;

166 
	`NVIC_S‘PriÜ™y
(
DMA2_SŒ—m0_IRQn
, 7UL);

167 
	`NVIC_CË¬P’dšgIRQ
(
DMA2_SŒ—m0_IRQn
);

168 
	`NVIC_EÇbËIRQ
(
DMA2_SŒ—m0_IRQn
);

171 
	`NVIC_S‘PriÜ™y
(
ADC_IRQn
, 6UL);

172 
	`NVIC_CË¬P’dšgIRQ
(
ADC_IRQn
);

173 
	`NVIC_EÇbËIRQ
(
ADC_IRQn
);

175  &
S’sÜs
;

176 
	}
}

182 
VU8
 
	$»ad_d£nsÜs
()

184 
VU8
 
»adout
 =0;

187 if(
GPIOB
->
IDR
 & 
GPIO_IDR_IDR4
)

189 
»adout
 |ğ
DSENSOR_SPARE2
;

193 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR0
)

195 
»adout
 |ğ
DSENSOR_NEUTRAL
;

199 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR2
)

201 
»adout
 |ğ
DSENSOR_RUN
;

205 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR3
)

207 
»adout
 |ğ
DSENSOR_CRASH
;

211 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR5
)

213 
»adout
 |ğ
DSENSOR_DEBUG
;

216  
»adout
;

217 
	}
}

224 
	$»ad_dig™®_£nsÜs
()

226 
VU32
 
út
 =0;

227 
VU32
 
Ëv–
 =0;

230 if(
S’sÜs
.
d£nsÜ_cyşe
 < 
DSENSOR_CYCLE_LEN
)

233 
S’sÜs
.
d£nsÜ_hi¡Üy
[S’sÜs.
d£nsÜ_cyşe
]ğ
	`»ad_d£nsÜs
();

235 if(
S’sÜs
.
d£nsÜ_cyşe
 =ğ(
DSENSOR_CYCLE_LEN
 -1))

244 
Ëv–
 =0;

246 
út
 =0; cÁ < 
DSENSOR_CYCLE_LEN
; cnt++)

249 if(
S’sÜs
.
d£nsÜ_hi¡Üy
[
út
] & 
DSENSOR_SPARE2
)

251 
Ëv–
++;

255 if(
Ëv–
 >ğ
DSENSOR_HIGH_THRES
)

257 
S’sÜs
.
dig™®_£nsÜs
 |ğ
DSENSOR_SPARE2
;

261 
S’sÜs
.
dig™®_£nsÜs
 &ğ~
DSENSOR_SPARE2
;

270 
Ëv–
 =0;

272 
út
 =0; cÁ < 
DSENSOR_CYCLE_LEN
; cnt++)

275 if(
S’sÜs
.
d£nsÜ_hi¡Üy
[
út
] & 
DSENSOR_NEUTRAL
)

277 
Ëv–
++;

281 if(
Ëv–
 >ğ
DSENSOR_HIGH_THRES
)

283 
S’sÜs
.
dig™®_£nsÜs
 |ğ
DSENSOR_NEUTRAL
;

287 
S’sÜs
.
dig™®_£nsÜs
 &ğ~
DSENSOR_NEUTRAL
;

296 
Ëv–
 =0;

298 
út
 =0; cÁ < 
DSENSOR_CYCLE_LEN
; cnt++)

301 if(
S’sÜs
.
d£nsÜ_hi¡Üy
[
út
] & 
DSENSOR_RUN
)

303 
Ëv–
++;

307 if(
Ëv–
 >ğ
DSENSOR_HIGH_THRES
)

309 
S’sÜs
.
dig™®_£nsÜs
 |ğ
DSENSOR_RUN
;

313 
S’sÜs
.
dig™®_£nsÜs
 &ğ~
DSENSOR_RUN
;

322 
Ëv–
 =0;

324 
út
 =0; cÁ < 
DSENSOR_CYCLE_LEN
; cnt++)

327 if(
S’sÜs
.
d£nsÜ_hi¡Üy
[
út
] & 
DSENSOR_CRASH
)

329 
Ëv–
++;

333 if(
Ëv–
 >ğ
DSENSOR_HIGH_THRES
)

335 
S’sÜs
.
dig™®_£nsÜs
 |ğ
DSENSOR_CRASH
;

339 
S’sÜs
.
dig™®_£nsÜs
 &ğ~
DSENSOR_CRASH
;

348 
Ëv–
 =0;

350 
út
 =0; cÁ < 
DSENSOR_CYCLE_LEN
; cnt++)

353 if(
S’sÜs
.
d£nsÜ_hi¡Üy
[
út
] & 
DSENSOR_DEBUG
)

355 
Ëv–
++;

359 if(
Ëv–
 >ğ
DSENSOR_HIGH_THRES
)

361 
S’sÜs
.
dig™®_£nsÜs
 |ğ
DSENSOR_DEBUG
;

365 
S’sÜs
.
dig™®_£nsÜs
 &ğ~
DSENSOR_DEBUG
;

370 
	}
}

377 
	$ADC_IRQHªdËr
()

379 
U32
 
m­_ÿlc
;

382 if(
ADC1
->
SR
 & 
ADC_SR_JEOC
)

385 
ADC1
->
SR
 &ğ~(
U32
è
ADC_SR_JEOC
;

396 ifĞ(
ADC1
->
JDR1
 >ğ
ASENSOR_MAP_MIN_THRES
è&& (ADC1->JDR1 <ğ
ASENSOR_MAP_MAX_THRES
) )

403 
S’sÜs
.
m­_š‹g¿tÜ
 +ğ
ADC1
->
JDR1
;

404 
S’sÜs
.
m­_š‹g¿tÜ_couÁ
++;

407 if(
S’sÜs
.
m­_š‹g¿tÜ_couÁ
 >ğ
ASENSOR_MAP_AVG_THRES
)

421 
m­_ÿlc
ğ(
S’sÜs
.
m­_š‹g¿tÜ
 / S’sÜs.
m­_š‹g¿tÜ_couÁ
è* 
cÚfigPage9
.
MAP_ÿlib_L
;

423 if(
cÚfigPage9
.
MAP_ÿlib_M
)

432 
S’sÜs
.
MAP
ğ
m­_ÿlc
 / 
cÚfigPage9
.
MAP_ÿlib_M
;

437 
S’sÜs
.
m­_š‹g¿tÜ
 =0;

438 
S’sÜs
.
m­_š‹g¿tÜ_couÁ
 =0;

441 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_MAP_ACT
;

442 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_MAP
] =0;

451 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_MAP
] < 
ASENSOR_MAP_ERROR_THRES
)

453 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_MAP
]++;

462 
S’sÜs
.
MAP
 =0;

463 
S’sÜs
.
m­_š‹g¿tÜ
 =0;

464 
S’sÜs
.
m­_š‹g¿tÜ_couÁ
 =0;

465 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_MAP_ACT
;

472 
	}
}

479 
	$DMA2_SŒ—m0_IRQHªdËr
()

481 
U32
 
lš_ÿlc
;

482 
S16
 
d–_TPS
;

485 if(
DMA2
->
LISR
 & 
DMA_LISR_TCIF0
)

488 
DMA2
->
LIFCR
 |ğ
DMA_LIFCR_CTCIF0
 | 
DMA_LIFCR_CHTIF0
 | 
DMA_LIFCR_CTEIF0
 | 
DMA_LIFCR_CDMEIF0
 | 
DMA_LIFCR_CFEIF0
;

490 
S’sÜs
.
loİ_couÁ
++;

501 ifĞ(
ADCBufãr
[
ASENSOR_TPS
] >ğ
ASENSOR_TPS_MIN_THRES
è&& (ADCBufãr[ASENSOR_TPS] <ğ
ASENSOR_TPS_MAX_THRES
) )

508 
S’sÜs
.
av”age
[
ASENSOR_TPS
] +ğ
ADCBufãr
[ASENSOR_TPS];

509 
S’sÜs
.
av”age_couÁ
[
ASENSOR_TPS
]++;

512 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_TPS
] >ğ
ASENSOR_TPS_AVG_THRES
)

519 
S’sÜs
.
Ï¡_TPS
ğS’sÜs.
TPS
;

520 
S’sÜs
.
TPS
ğ
	`bË2D_g‘V®ue
(&
TPS_ÿlib_bË
, S’sÜs.
av”age
[
ASENSOR_TPS
] / S’sÜs.
av”age_couÁ
[ASENSOR_TPS]);

529 
d–_TPS
ğ((
S16
è
S’sÜs
.
TPS
 - (S16èS’sÜs.
Ï¡_TPS
);

531 ifĞ((
d–_TPS
 < 0è&& (-d–_TPS < 
DELTA_TPS_THRES
)) || ((delta_TPS >= 0) && (delta_TPS < DELTA_TPS_THRES)) )

533 
S’sÜs
.
ddt_TPS
 =0;

537 
S’sÜs
.
ddt_TPS
ğ
d–_TPS
 * ((
S16
)(101 - (S16èS’sÜs.
Ï¡_TPS
));

541 
S’sÜs
.
av”age
[
ASENSOR_TPS
] =0;

542 
S’sÜs
.
av”age_couÁ
[
ASENSOR_TPS
] =0;

545 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_TPS_ACT
;

546 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_TPS
] =0;

554 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_TPS
] < 
ASENSOR_TPS_ERROR_THRES
)

556 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_TPS
]++;

565 
S’sÜs
.
TPS
 =0;

566 
S’sÜs
.
ddt_TPS
 =0;

567 
S’sÜs
.
Ï¡_TPS
 =0;

568 
S’sÜs
.
av”age
[
ASENSOR_TPS
] =0;

569 
S’sÜs
.
av”age_couÁ
[
ASENSOR_TPS
] =0;

570 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_TPS_ACT
;

581 ifĞ(
ADCBufãr
[
ASENSOR_O2
] >ğ
ASENSOR_O2_MIN_THRES
è&& (ADCBufãr[ASENSOR_O2] <ğ
ASENSOR_O2_MAX_THRES
) )

588 
S’sÜs
.
av”age
[
ASENSOR_O2
] +ğ
ADCBufãr
[ASENSOR_O2];

589 
S’sÜs
.
av”age_couÁ
[
ASENSOR_O2
]++;

592 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_O2
] >ğ
ASENSOR_O2_AVG_THRES
)

598 
lš_ÿlc
ğ(
S’sÜs
.
av”age
[
ASENSOR_O2
] / S’sÜs.
av”age_couÁ
[ASENSOR_O2]è* 
cÚfigPage9
.
O2_ÿlib_L
;

600 if(
cÚfigPage9
.
O2_ÿlib_M
)

602 
S’sÜs
.
O2
ğ
lš_ÿlc
 / 
cÚfigPage9
.
O2_ÿlib_M
;

606 
S’sÜs
.
av”age
[
ASENSOR_O2
] =0;

607 
S’sÜs
.
av”age_couÁ
[
ASENSOR_O2
] =0;

610 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_O2_ACT
;

611 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_O2
] =0;

619 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_O2
] < 
ASENSOR_O2_ERROR_THRES
)

621 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_O2
]++;

630 
S’sÜs
.
O2
 =0;

631 
S’sÜs
.
av”age
[
ASENSOR_O2
] =0;

632 
S’sÜs
.
av”age_couÁ
[
ASENSOR_O2
] =0;

633 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_O2_ACT
;

645 if(
S’sÜs
.
loİ_couÁ
 == 5)

647 ifĞ(
ADCBufãr
[
ASENSOR_VBAT
] >ğ
ASENSOR_VBAT_MIN_THRES
è&& (ADCBufãr[ASENSOR_VBAT] <ğ
ASENSOR_VBAT_MAX_THRES
) )

654 
S’sÜs
.
av”age
[
ASENSOR_VBAT
] +ğ
ADCBufãr
[ASENSOR_VBAT];

655 
S’sÜs
.
av”age_couÁ
[
ASENSOR_VBAT
]++;

658 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_VBAT
] >ğ
ASENSOR_VBAT_AVG_THRES
)

664 
lš_ÿlc
ğ(
S’sÜs
.
av”age
[
ASENSOR_VBAT
] / S’sÜs.
av”age_couÁ
[ASENSOR_VBAT]è* 
cÚfigPage9
.
VBAT_ÿlib_L
;

666 if(
cÚfigPage9
.
VBAT_ÿlib_M
)

668 
S’sÜs
.
VBAT
ğ
lš_ÿlc
 / 
cÚfigPage9
.
VBAT_ÿlib_M
;

672 
S’sÜs
.
av”age
[
ASENSOR_VBAT
] =0;

673 
S’sÜs
.
av”age_couÁ
[
ASENSOR_VBAT
] =0;

676 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_VBAT_ACT
;

677 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_VBAT
] =0;

685 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_VBAT
] < 
ASENSOR_VBAT_ERROR_THRES
)

687 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_VBAT
]++;

696 
S’sÜs
.
VBAT
 =0;

697 
S’sÜs
.
av”age
[
ASENSOR_VBAT
] =0;

698 
S’sÜs
.
av”age_couÁ
[
ASENSOR_VBAT
] =0;

699 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_VBAT_ACT
;

712 if(
S’sÜs
.
loİ_couÁ
 == 10)

715 ifĞ(
ADCBufãr
[
ASENSOR_IAT
] >ğ
ASENSOR_IAT_MIN_THRES
è&& (ADCBufãr[ASENSOR_IAT] <ğ
ASENSOR_IAT_MAX_THRES
) )

722 
S’sÜs
.
av”age
[
ASENSOR_IAT
] +ğ
ADCBufãr
[ASENSOR_IAT];

723 
S’sÜs
.
av”age_couÁ
[
ASENSOR_IAT
]++;

725 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_IAT
] >ğ
ASENSOR_IAT_AVG_THRES
)

730 
S’sÜs
.
IAT
ğ
	`bË2D_g‘V®ue
(&
IAT_ÿlib_bË
, S’sÜs.
av”age
[
ASENSOR_IAT
] / S’sÜs.
av”age_couÁ
[ASENSOR_IAT]);

733 
S’sÜs
.
av”age
[
ASENSOR_IAT
] =0;

734 
S’sÜs
.
av”age_couÁ
[
ASENSOR_IAT
] =0;

737 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_IAT_ACT
;

738 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_IAT
] =0;

746 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_IAT
] < 
ASENSOR_IAT_ERROR_THRES
)

748 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_IAT
]++;

757 
S’sÜs
.
IAT
 =0;

758 
S’sÜs
.
av”age
[
ASENSOR_IAT
] =0;

759 
S’sÜs
.
av”age_couÁ
[
ASENSOR_IAT
] =0;

760 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_IAT_ACT
;

766 ifĞ(
ADCBufãr
[
ASENSOR_CLT
] >ğ
ASENSOR_CLT_MIN_THRES
è&& (ADCBufãr[ASENSOR_CLT] <ğ
ASENSOR_CLT_MAX_THRES
) )

773 
S’sÜs
.
av”age
[
ASENSOR_CLT
] +ğ
ADCBufãr
[ASENSOR_CLT];

774 
S’sÜs
.
av”age_couÁ
[
ASENSOR_CLT
]++;

777 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_CLT
] >ğ
ASENSOR_CLT_AVG_THRES
)

782 
S’sÜs
.
CLT
ğ
	`bË2D_g‘V®ue
(&
CLT_ÿlib_bË
, S’sÜs.
av”age
[
ASENSOR_CLT
] / S’sÜs.
av”age_couÁ
[ASENSOR_CLT]);

785 
S’sÜs
.
av”age
[
ASENSOR_CLT
] =0;

786 
S’sÜs
.
av”age_couÁ
[
ASENSOR_CLT
] =0;

789 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_CLT_ACT
;

790 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_CLT
] =0;

798 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_CLT
] < 
ASENSOR_CLT_ERROR_THRES
)

800 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_CLT
]++;

809 
S’sÜs
.
CLT
 =0;

810 
S’sÜs
.
av”age
[
ASENSOR_CLT
] =0;

811 
S’sÜs
.
av”age_couÁ
[
ASENSOR_CLT
] =0;

812 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_CLT_ACT
;

818 ifĞ(
ADCBufãr
[
ASENSOR_BARO
] >ğ
ASENSOR_BARO_MIN_THRES
è&& (ADCBufãr[ASENSOR_BARO] <ğ
ASENSOR_BARO_MAX_THRES
) )

825 
S’sÜs
.
av”age
[
ASENSOR_BARO
] +ğ
ADCBufãr
[ASENSOR_BARO];

826 
S’sÜs
.
av”age_couÁ
[
ASENSOR_BARO
]++;

828 if(
S’sÜs
.
av”age_couÁ
[
ASENSOR_BARO
] >ğ
ASENSOR_BARO_AVG_THRES
)

834 
lš_ÿlc
ğ(
S’sÜs
.
av”age
[
ASENSOR_BARO
] / S’sÜs.
av”age_couÁ
[ASENSOR_BARO]è* 
cÚfigPage9
.
BARO_ÿlib_L
;

836 if(
cÚfigPage9
.
BARO_ÿlib_M
)

838 
S’sÜs
.
BARO
ğ
lš_ÿlc
 / 
cÚfigPage9
.
BARO_ÿlib_M
;

842 
S’sÜs
.
av”age
[
ASENSOR_BARO
] =0;

843 
S’sÜs
.
av”age_couÁ
[
ASENSOR_BARO
] =0;

846 
S’sÜs
.
aùive_£nsÜs
 |ğ
ASENSOR_BARO_ACT
;

847 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_BARO
] =0;

855 if(
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_BARO
] < 
ASENSOR_BARO_ERROR_THRES
)

857 
S’sÜs
.
”rÜ_couÁ”
[
ASENSOR_BARO
]++;

866 
S’sÜs
.
BARO
 =0;

867 
S’sÜs
.
av”age
[
ASENSOR_BARO
] =0;

868 
S’sÜs
.
av”age_couÁ
[
ASENSOR_BARO
] =0;

869 
S’sÜs
.
aùive_£nsÜs
 &ğ~
ASENSOR_BARO_ACT
;

878 
S’sÜs
.
loİ_couÁ
 =0;

883 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/sensors.h

1 #iâdeà
SENSORS_H_INCLUDED


2 
	#SENSORS_H_INCLUDED


	)

5 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	~"decod”_logic.h
"

22 
	#DSENSOR_CYCLE_LEN
 6

	)

23 
	#DSENSOR_HIGH_THRES
 4

	)

27 
	#SENSOR_ADC
 
ADC1


	)

54 
	#ASENSOR_O2_CH
 
ADC_ChªÃl_0


	)

55 
	#ASENSOR_TPS_CH
 
ADC_ChªÃl_1


	)

56 
	#ASENSOR_MAP_CH
 
ADC_ChªÃl_2


	)

57 
	#ASENSOR_IAT_CH
 
ADC_ChªÃl_3


	)

58 
	#ASENSOR_CLT_CH
 
ADC_ChªÃl_4


	)

59 
	#ASENSOR_VBAT_CH
 
ADC_ChªÃl_5


	)

60 
	#ASENSOR_KNOCK_CH
 
ADC_ChªÃl_6


	)

61 
	#ASENSOR_BARO_CH
 
ADC_ChªÃl_7


	)

62 
	#ASENSOR_SPARE_CH
 
ADC_ChªÃl_14


	)

65 
	#REGULAR_GROUP_LENGTH
 8

	)

68 
	#INJECTED_GROUP_LENGTH
 1

	)

82 
	#ASENSOR_MAP_MIN_THRES
 302

	)

83 
	#ASENSOR_MAP_MAX_THRES
 4095

	)

84 
	#ASENSOR_MAP_ERROR_THRES
 0xFF

	)

85 
	#ASENSOR_MAP_AVG_THRES
 16

	)

87 
	#ASENSOR_BARO_MIN_THRES
 302

	)

88 
	#ASENSOR_BARO_MAX_THRES
 4095

	)

89 
	#ASENSOR_BARO_ERROR_THRES
 0xFF

	)

90 
	#ASENSOR_BARO_AVG_THRES
 5

	)

92 
	#ASENSOR_TPS_MIN_THRES
 1

	)

93 
	#ASENSOR_TPS_MAX_THRES
 4095

	)

94 
	#ASENSOR_TPS_ERROR_THRES
 0xFF

	)

95 
	#ASENSOR_TPS_AVG_THRES
 5

	)

96 
	#DELTA_TPS_THRES
 5

	)

98 
	#ASENSOR_O2_MIN_THRES
 1

	)

99 
	#ASENSOR_O2_MAX_THRES
 4095

	)

100 
	#ASENSOR_O2_ERROR_THRES
 0xFF

	)

101 
	#ASENSOR_O2_AVG_THRES
 5

	)

103 
	#ASENSOR_VBAT_MIN_THRES
 1

	)

104 
	#ASENSOR_VBAT_MAX_THRES
 4095

	)

105 
	#ASENSOR_VBAT_ERROR_THRES
 0xFF

	)

106 
	#ASENSOR_VBAT_AVG_THRES
 5

	)

108 
	#ASENSOR_IAT_MIN_THRES
 1

	)

109 
	#ASENSOR_IAT_MAX_THRES
 4095

	)

110 
	#ASENSOR_IAT_ERROR_THRES
 0xFF

	)

111 
	#ASENSOR_IAT_AVG_THRES
 5

	)

112 
	#IAT_OFFSET
 40

	)

114 
	#ASENSOR_CLT_MIN_THRES
 1

	)

115 
	#ASENSOR_CLT_MAX_THRES
 4095

	)

116 
	#ASENSOR_CLT_ERROR_THRES
 0xFF

	)

117 
	#ASENSOR_CLT_AVG_THRES
 5

	)

118 
	#CLT_OFFSET
 40

	)

120 
	#ASENSOR_SPARE_MIN_THRES
 1

	)

121 
	#ASENSOR_SPARE_MAX_THRES
 4095

	)

122 
	#ASENSOR_SPARE_ERROR_THRES
 0xFF

	)

123 
	#ASENSOR_SPARE_AVG_THRES
 5

	)

136 
	mASENSOR_O2
 =0x00,

137 
	mASENSOR_TPS
 =0x01,

138 
	mASENSOR_IAT
 =0x02,

139 
	mASENSOR_CLT
 =0x03,

140 
	mASENSOR_VBAT
 =0x04,

141 
	mASENSOR_KNOCK
 =0x05,

142 
	mASENSOR_BARO
 =0x06,

143 
	mASENSOR_SPARE
 =0x07,

146 
	mASENSOR_MAP
 =0x08,

149 
	mASENSOR_ITEMP
 =0x09,

150 
	mASENSOR_IVREF
 =0x10

153 } 
	ta£nsÜs_t
;

162 
	mDSENSOR_SPARE2
 =0x01,

163 
	mDSENSOR_NEUTRAL
 =0x02,

164 
	mDSENSOR_RUN
 =0x04,

165 
	mDSENSOR_CRASH
 =0x08,

166 
	mDSENSOR_DEBUG
 =0x10

168 } 
	td£nsÜs_t
;

174 
	mASENSOR_O2_ACT
 =0x01,

175 
	mASENSOR_TPS_ACT
 =0x02,

176 
	mASENSOR_IAT_ACT
 =0x04,

177 
	mASENSOR_CLT_ACT
 =0x08,

178 
	mASENSOR_VBAT_ACT
 =0x10,

179 
	mASENSOR_MAP_ACT
 =0x20,

180 
	mASENSOR_KNOCK_ACT
 =0x40,

181 
	mASENSOR_BARO_ACT
 =0x80

183 } 
	t£nsÜ_aùiv™y_t
;

194 
	s_£nsÜ_š‹rçû_t
 {

196 
S16
 
	mddt_TPS
;

198 
£nsÜ_aùiv™y_t
 
	maùive_£nsÜs
;

200 
U16
 
	mMAP
;

201 
U16
 
	mBARO
;

202 
U16
 
	mO2
;

203 
U16
 
	mTPS
;

204 
U16
 
	mIAT
;

205 
U16
 
	mCLT
;

206 
U16
 
	mVBAT
;

208 
U16
 
	maSPARE
;

210 
U8
 
	mdig™®_£nsÜs
;

211 
U8
 
	md£nsÜ_cyşe
;

212 
U8
 
	md£nsÜ_hi¡Üy
[
DSENSOR_CYCLE_LEN
];

216 
U8
 
	m”rÜ_couÁ”
[
REGULAR_GROUP_LENGTH
 + 
INJECTED_GROUP_LENGTH
];

218 
U16
 
	mav”age
[
REGULAR_GROUP_LENGTH
];

219 
U8
 
	mav”age_couÁ
[
REGULAR_GROUP_LENGTH
];

221 
U32
 
	mm­_š‹g¿tÜ
;

222 
U8
 
	mm­_š‹g¿tÜ_couÁ
;

224 
U16
 
	mÏ¡_TPS
;

226 
U8
 
	mloİ_couÁ
;

228 } 
	t£nsÜ_š‹rçû_t
 ;

231 vŞ©
£nsÜ_š‹rçû_t
 * 
š™_£nsÜs
();

232 
VU8
 
»ad_d£nsÜs
();

233 
»ad_dig™®_£nsÜs
();

	@/home/oli/tenere/efi/Tuareg_sw/serial_monitor.c

2 #ifdeà
SERIAL_MONITOR


3 vŞ©
ÿ±u»_t
 
	gMÚ™Ü_bufãr
[
MONITOR_BUFFER_SIZE
];

4 
VU32
 
	gmrx_±r
, 
	gmrd_±r
;

14 #ifdeà
SERIAL_MONITOR


15 
	$mÚ™Ü_log
(
D©a
, 
ÿ±u»_dœeùiÚ_t
 
DœeùiÚ
)

23 ifĞ((
mrx_±r
 >ğ
mrd_±r
è&& (mrx_±¸!ğ
MONITOR_BUFFER_SIZE
 -1)) || ((mrx_ptr == MONITOR_BUFFER_SIZE -1) && (mrd_ptr > 0)) || (mrx_ptr < mrd_ptr -1) )

28 
MÚ™Ü_bufãr
[
mrx_±r
].
d©a
ğ
D©a
;

29 
MÚ™Ü_bufãr
[
mrx_±r
].
dœeùiÚ
ğ
DœeùiÚ
;

30 
MÚ™Ü_bufãr
[
mrx_±r
].
time¡amp
ğ
sy¡em_time
;

32 
mrx_±r
++;

34 if(
mrx_±r
 =ğ
MONITOR_BUFFER_SIZE
)

36 
mrx_±r
 =0;

39 
	}
}

45 
U32
 
	$mÚ™Ü_avaabË
()

47 if(
mrx_±r
 > 
mrd_±r
)

49  
mrx_±r
 - 
mrd_±r
;

51 ià(
mrx_±r
 < 
mrd_±r
)

53  (
MONITOR_BUFFER_SIZE
 -
mrd_±r
 + 
mrx_±r
);

59 
	}
}

65 
	$mÚ™Ü_´št
()

67 
U8
 
bufã»d_d©a
;

69 if(
mrd_±r
 !ğ
mrx_±r
)

72 if(
MÚ™Ü_bufãr
[
mrd_±r
].
dœeùiÚ
 =ğ
DIRECTION_IN
)

74 
	`UART1_S’d
("\r \n IN: ");

78 
	`UART1_S’d
("\r \n \t OUT: ");

82 
	`UART1_Pršt_U32
(
MÚ™Ü_bufãr
[
mrd_±r
].
time¡amp
);

83 
	`UART1_S’d
(": ");

86 
bufã»d_d©a
ğ
MÚ™Ü_bufãr
[
mrd_±r
].
d©a
;

88 if((
bufã»d_d©a
 > 31) && (buffered_data < 127))

91 
	`UART1_Tx
(
bufã»d_d©a
);

95 
bufã»d_d©a
)

98 
	`UART1_Tx
('C');

99 
	`UART1_Tx
('R');

103 
	`UART1_Tx
('N');

104 
	`UART1_Tx
('L');

108 
	`UART1_Pršt_U8Hex_Ãw
(
bufã»d_d©a
);

118 
mrd_±r
++;

120 if(
mrd_±r
 =ğ
MONITOR_BUFFER_SIZE
)

122 
mrd_±r
 =0;

126 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/serial_monitor.h

1 #iâdeà
SERIAL_MONITOR_H_INCLUDED


2 
	#SERIAL_MONITOR_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

12 #ifdeà
SERIAL_MONITOR


15 
	mDIRECTION_IN
,

16 
	mDIRECTION_OUT


18 } 
	tÿ±u»_dœeùiÚ_t
 ;

21 
	s_ÿ±u»_t
 {

23 
U32
 
	mtime¡amp
;

24 
ÿ±u»_dœeùiÚ_t
 
	mdœeùiÚ
;

25 
U8
 
	md©a
;

27 } 
	tÿ±u»_t
 ;

29 
	#MONITOR_BUFFER_SIZE
 500

	)

34 #ifdeà
SERIAL_MONITOR


35 
mÚ™Ü_log
(
D©a
, 
ÿ±u»_dœeùiÚ_t
 
DœeùiÚ
);

36 
U32
 
mÚ™Ü_avaabË
();

37 
mÚ™Ü_´št
();

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/boctok/stm32f10x_adc_boctok.h

1 #iâdeà
STM32_ADC_H_INCLUDED


2 
	#STM32_ADC_H_INCLUDED


	)

4 
	#SAMPLE_TIME_1_5
 0x00

	)

5 
	#SAMPLE_TIME_7_5
 0x01

	)

6 
	#SAMPLE_TIME_13_5
 0x02

	)

7 
	#SAMPLE_TIME_28_5
 0x03

	)

8 
	#SAMPLE_TIME_41_5
 0x04

	)

9 
	#SAMPLE_TIME_55_5
 0x05

	)

10 
	#SAMPLE_TIME_71_5
 0x06

	)

11 
	#SAMPLE_TIME_239_5
 0x07

	)

15 
adc_£t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

16 
adc_£t_»guÏr_group_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

17 
adc_£t_šjeùed_£qu’û
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

18 
adc_£t_šjeùed_£qu’û_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

19 
adc_£t_§m¶e_time
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
chªÃl
, ušt32_ˆ
timšg
);

20 
adc_¡¬t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
);

21 
adc_¡¬t_šjeùed_group
(
ADC_Ty³Def
 * 
adc
);

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/boctok/stm32f10x_gpio_boctok.h

1 #iâdeà
STM32_GPIO_H_INCLUDED


2 
	#STM32_GPIO_H_INCLUDED


	)

4 
	~"../../boùok_ty³s.h
"

28 
	#GPIO_IN_PUD
 0x08

	)

29 
	#GPIO_IN_FLOAT
 0x04

	)

30 
	#GPIO_ANALOG
 0x00

	)

32 
	#GPIO_OUT_PP_2MHZ
 0x02

	)

33 
	#GPIO_OUT_OD_2MHZ
 0x06

	)

34 
	#GPIO_AF_PP_2MHZ
 0x0A

	)

35 
	#GPIO_AF_OD_2MHZ
 0x0E

	)

37 
	#GPIO_OUT_PP_10MHZ
 0x01

	)

38 
	#GPIO_OUT_OD_10MHZ
 0x05

	)

39 
	#GPIO_AF_PP_10MHZ
 0x09

	)

40 
	#GPIO_AF_OD_10MHZ
 0x0D

	)

42 
	#GPIO_OUT_PP_50MHz
 0x03

	)

43 
	#GPIO_OUT_OD_50MHz
 0x07

	)

44 
	#GPIO_AF_PP_50MHZ
 0x0B

	)

45 
	#GPIO_AF_OD_50MHZ
 0x0F

	)

51 
	#EXTI_MAP_GPIOA
 0x00

	)

52 
	#EXTI_MAP_GPIOB
 0x01

	)

53 
	#EXTI_MAP_GPIOC
 0x02

	)

54 
	#EXTI_MAP_GPIOD
 0x03

	)

55 
	#EXTI_MAP_GPIOE
 0x04

	)

56 
	#EXTI_MAP_GPIOF
 0x05

	)

57 
	#EXTI_MAP_GPIOG
 0x06

	)

66 
	mON
,

67 
	mOFF
,

68 
	mTOGGLE


70 } 
	touut_pš_t
;

74 
GPIO_cÚfigu»
(
GPIO_Ty³Def
 * 
pÜt
, 
ušt32_t
 
pš
, ušt32_ˆ
£tup
);

75 
AFIO_m­_EXTI
(
ušt32_t
 
lše
, ušt32_ˆ
pÜt
);

76 
gpio_£t_pš
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
, 
ouut_pš_t
 
Lev–
);

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/misc.h

24 #iâdeà
__MISC_H


25 
	#__MISC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt8_t
 
NVIC_IRQChªÃl
;

57 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

61 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

65 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

68 } 
	tNVIC_In™Ty³Def
;

115 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

116 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

117 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ğ
NVIC_VeùTab_RAM
è|| \

	)

118 ((
VECTTAB
è=ğ
NVIC_VeùTab_FLASH
))

127 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

128 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

129 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

130 
	#IS_NVIC_LP
(
LP
è(((LPè=ğ
NVIC_LP_SEVONPEND
è|| \

	)

131 ((
LP
è=ğ
NVIC_LP_SLEEPDEEP
) || \

132 ((
LP
è=ğ
NVIC_LP_SLEEPONEXIT
))

141 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

143 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

145 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

147 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

149 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

152 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ğ
NVIC_PriÜ™yGroup_0
è|| \

	)

153 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_1
) || \

154 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_2
) || \

155 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_3
) || \

156 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_4
))

158 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

160 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

162 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

172 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

173 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

174 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
SysTick_CLKSourû_HCLK
è|| \

	)

175 ((
SOURCE
è=ğ
SysTick_CLKSourû_HCLK_Div8
))

196 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

197 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

198 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

199 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

200 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

202 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x.h

50 #iâdeà
__STM32F10x_H


51 
	#__STM32F10x_H


	)

53 #ifdeà
__ılu¥lus


65 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

95 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

99 #ià!
defšed
 
USE_STDPERIPH_DRIVER


115 #ià!
defšed
 
HSE_VALUE


116 #ifdeà
STM32F10X_CL


117 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

119 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

128 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

130 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

135 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03è

	)

136 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x05è

	)

137 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x00è

	)

138 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00è

	)

139 
	#__STM32F10X_STDPERIPH_VERSION
 ( (
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

	)

140 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

141 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

142 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

155 #ifdeà
STM32F10X_XL


156 
	#__MPU_PRESENT
 1

	)

158 
	#__MPU_PRESENT
 0

	)

160 
	#__NVIC_PRIO_BITS
 4

	)

161 
	#__V’dÜ_SysTickCÚfig
 0

	)

167 
	eIRQn


170 
NÚMaskabËIÁ_IRQn
 = -14,

171 
MemÜyMªagem’t_IRQn
 = -12,

172 
BusFauÉ_IRQn
 = -11,

173 
U§geFauÉ_IRQn
 = -10,

174 
SVC®l_IRQn
 = -5,

175 
DebugMÚ™Ü_IRQn
 = -4,

176 
P’dSV_IRQn
 = -2,

177 
SysTick_IRQn
 = -1,

180 
WWDG_IRQn
 = 0,

181 
PVD_IRQn
 = 1,

182 
TAMPER_IRQn
 = 2,

183 
RTC_IRQn
 = 3,

184 
FLASH_IRQn
 = 4,

185 
RCC_IRQn
 = 5,

186 
EXTI0_IRQn
 = 6,

187 
EXTI1_IRQn
 = 7,

188 
EXTI2_IRQn
 = 8,

189 
EXTI3_IRQn
 = 9,

190 
EXTI4_IRQn
 = 10,

191 
DMA1_ChªÃl1_IRQn
 = 11,

192 
DMA1_ChªÃl2_IRQn
 = 12,

193 
DMA1_ChªÃl3_IRQn
 = 13,

194 
DMA1_ChªÃl4_IRQn
 = 14,

195 
DMA1_ChªÃl5_IRQn
 = 15,

196 
DMA1_ChªÃl6_IRQn
 = 16,

197 
DMA1_ChªÃl7_IRQn
 = 17,

199 #ifdeà
STM32F10X_LD


200 
ADC1_2_IRQn
 = 18,

201 
USB_HP_CAN1_TX_IRQn
 = 19,

202 
USB_LP_CAN1_RX0_IRQn
 = 20,

203 
CAN1_RX1_IRQn
 = 21,

204 
CAN1_SCE_IRQn
 = 22,

205 
EXTI9_5_IRQn
 = 23,

206 
TIM1_BRK_IRQn
 = 24,

207 
TIM1_UP_IRQn
 = 25,

208 
TIM1_TRG_COM_IRQn
 = 26,

209 
TIM1_CC_IRQn
 = 27,

210 
TIM2_IRQn
 = 28,

211 
TIM3_IRQn
 = 29,

212 
I2C1_EV_IRQn
 = 31,

213 
I2C1_ER_IRQn
 = 32,

214 
SPI1_IRQn
 = 35,

215 
USART1_IRQn
 = 37,

216 
USART2_IRQn
 = 38,

217 
EXTI15_10_IRQn
 = 40,

218 
RTCAÏrm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42

222 #ifdeà
STM32F10X_LD_VL


223 
ADC1_IRQn
 = 18,

224 
EXTI9_5_IRQn
 = 23,

225 
TIM1_BRK_TIM15_IRQn
 = 24,

226 
TIM1_UP_TIM16_IRQn
 = 25,

227 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

228 
TIM1_CC_IRQn
 = 27,

229 
TIM2_IRQn
 = 28,

230 
TIM3_IRQn
 = 29,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
SPI1_IRQn
 = 35,

234 
USART1_IRQn
 = 37,

235 
USART2_IRQn
 = 38,

236 
EXTI15_10_IRQn
 = 40,

237 
RTCAÏrm_IRQn
 = 41,

238 
CEC_IRQn
 = 42,

239 
TIM6_DAC_IRQn
 = 54,

240 
TIM7_IRQn
 = 55

243 #ifdeà
STM32F10X_MD


244 
ADC1_2_IRQn
 = 18,

245 
USB_HP_CAN1_TX_IRQn
 = 19,

246 
USB_LP_CAN1_RX0_IRQn
 = 20,

247 
CAN1_RX1_IRQn
 = 21,

248 
CAN1_SCE_IRQn
 = 22,

249 
EXTI9_5_IRQn
 = 23,

250 
TIM1_BRK_IRQn
 = 24,

251 
TIM1_UP_IRQn
 = 25,

252 
TIM1_TRG_COM_IRQn
 = 26,

253 
TIM1_CC_IRQn
 = 27,

254 
TIM2_IRQn
 = 28,

255 
TIM3_IRQn
 = 29,

256 
TIM4_IRQn
 = 30,

257 
I2C1_EV_IRQn
 = 31,

258 
I2C1_ER_IRQn
 = 32,

259 
I2C2_EV_IRQn
 = 33,

260 
I2C2_ER_IRQn
 = 34,

261 
SPI1_IRQn
 = 35,

262 
SPI2_IRQn
 = 36,

263 
USART1_IRQn
 = 37,

264 
USART2_IRQn
 = 38,

265 
USART3_IRQn
 = 39,

266 
EXTI15_10_IRQn
 = 40,

267 
RTCAÏrm_IRQn
 = 41,

268 
USBWakeUp_IRQn
 = 42

271 #ifdeà
STM32F10X_MD_VL


272 
ADC1_IRQn
 = 18,

273 
EXTI9_5_IRQn
 = 23,

274 
TIM1_BRK_TIM15_IRQn
 = 24,

275 
TIM1_UP_TIM16_IRQn
 = 25,

276 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

277 
TIM1_CC_IRQn
 = 27,

278 
TIM2_IRQn
 = 28,

279 
TIM3_IRQn
 = 29,

280 
TIM4_IRQn
 = 30,

281 
I2C1_EV_IRQn
 = 31,

282 
I2C1_ER_IRQn
 = 32,

283 
I2C2_EV_IRQn
 = 33,

284 
I2C2_ER_IRQn
 = 34,

285 
SPI1_IRQn
 = 35,

286 
SPI2_IRQn
 = 36,

287 
USART1_IRQn
 = 37,

288 
USART2_IRQn
 = 38,

289 
USART3_IRQn
 = 39,

290 
EXTI15_10_IRQn
 = 40,

291 
RTCAÏrm_IRQn
 = 41,

292 
CEC_IRQn
 = 42,

293 
TIM6_DAC_IRQn
 = 54,

294 
TIM7_IRQn
 = 55

297 #ifdeà
STM32F10X_HD


298 
ADC1_2_IRQn
 = 18,

299 
USB_HP_CAN1_TX_IRQn
 = 19,

300 
USB_LP_CAN1_RX0_IRQn
 = 20,

301 
CAN1_RX1_IRQn
 = 21,

302 
CAN1_SCE_IRQn
 = 22,

303 
EXTI9_5_IRQn
 = 23,

304 
TIM1_BRK_IRQn
 = 24,

305 
TIM1_UP_IRQn
 = 25,

306 
TIM1_TRG_COM_IRQn
 = 26,

307 
TIM1_CC_IRQn
 = 27,

308 
TIM2_IRQn
 = 28,

309 
TIM3_IRQn
 = 29,

310 
TIM4_IRQn
 = 30,

311 
I2C1_EV_IRQn
 = 31,

312 
I2C1_ER_IRQn
 = 32,

313 
I2C2_EV_IRQn
 = 33,

314 
I2C2_ER_IRQn
 = 34,

315 
SPI1_IRQn
 = 35,

316 
SPI2_IRQn
 = 36,

317 
USART1_IRQn
 = 37,

318 
USART2_IRQn
 = 38,

319 
USART3_IRQn
 = 39,

320 
EXTI15_10_IRQn
 = 40,

321 
RTCAÏrm_IRQn
 = 41,

322 
USBWakeUp_IRQn
 = 42,

323 
TIM8_BRK_IRQn
 = 43,

324 
TIM8_UP_IRQn
 = 44,

325 
TIM8_TRG_COM_IRQn
 = 45,

326 
TIM8_CC_IRQn
 = 46,

327 
ADC3_IRQn
 = 47,

328 
FSMC_IRQn
 = 48,

329 
SDIO_IRQn
 = 49,

330 
TIM5_IRQn
 = 50,

331 
SPI3_IRQn
 = 51,

332 
UART4_IRQn
 = 52,

333 
UART5_IRQn
 = 53,

334 
TIM6_IRQn
 = 54,

335 
TIM7_IRQn
 = 55,

336 
DMA2_ChªÃl1_IRQn
 = 56,

337 
DMA2_ChªÃl2_IRQn
 = 57,

338 
DMA2_ChªÃl3_IRQn
 = 58,

339 
DMA2_ChªÃl4_5_IRQn
 = 59

342 #ifdeà
STM32F10X_HD_VL


343 
ADC1_IRQn
 = 18,

344 
EXTI9_5_IRQn
 = 23,

345 
TIM1_BRK_TIM15_IRQn
 = 24,

346 
TIM1_UP_TIM16_IRQn
 = 25,

347 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

348 
TIM1_CC_IRQn
 = 27,

349 
TIM2_IRQn
 = 28,

350 
TIM3_IRQn
 = 29,

351 
TIM4_IRQn
 = 30,

352 
I2C1_EV_IRQn
 = 31,

353 
I2C1_ER_IRQn
 = 32,

354 
I2C2_EV_IRQn
 = 33,

355 
I2C2_ER_IRQn
 = 34,

356 
SPI1_IRQn
 = 35,

357 
SPI2_IRQn
 = 36,

358 
USART1_IRQn
 = 37,

359 
USART2_IRQn
 = 38,

360 
USART3_IRQn
 = 39,

361 
EXTI15_10_IRQn
 = 40,

362 
RTCAÏrm_IRQn
 = 41,

363 
CEC_IRQn
 = 42,

364 
TIM12_IRQn
 = 43,

365 
TIM13_IRQn
 = 44,

366 
TIM14_IRQn
 = 45,

367 
TIM5_IRQn
 = 50,

368 
SPI3_IRQn
 = 51,

369 
UART4_IRQn
 = 52,

370 
UART5_IRQn
 = 53,

371 
TIM6_DAC_IRQn
 = 54,

372 
TIM7_IRQn
 = 55,

373 
DMA2_ChªÃl1_IRQn
 = 56,

374 
DMA2_ChªÃl2_IRQn
 = 57,

375 
DMA2_ChªÃl3_IRQn
 = 58,

376 
DMA2_ChªÃl4_5_IRQn
 = 59,

377 
DMA2_ChªÃl5_IRQn
 = 60

382 #ifdeà
STM32F10X_XL


383 
ADC1_2_IRQn
 = 18,

384 
USB_HP_CAN1_TX_IRQn
 = 19,

385 
USB_LP_CAN1_RX0_IRQn
 = 20,

386 
CAN1_RX1_IRQn
 = 21,

387 
CAN1_SCE_IRQn
 = 22,

388 
EXTI9_5_IRQn
 = 23,

389 
TIM1_BRK_TIM9_IRQn
 = 24,

390 
TIM1_UP_TIM10_IRQn
 = 25,

391 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

392 
TIM1_CC_IRQn
 = 27,

393 
TIM2_IRQn
 = 28,

394 
TIM3_IRQn
 = 29,

395 
TIM4_IRQn
 = 30,

396 
I2C1_EV_IRQn
 = 31,

397 
I2C1_ER_IRQn
 = 32,

398 
I2C2_EV_IRQn
 = 33,

399 
I2C2_ER_IRQn
 = 34,

400 
SPI1_IRQn
 = 35,

401 
SPI2_IRQn
 = 36,

402 
USART1_IRQn
 = 37,

403 
USART2_IRQn
 = 38,

404 
USART3_IRQn
 = 39,

405 
EXTI15_10_IRQn
 = 40,

406 
RTCAÏrm_IRQn
 = 41,

407 
USBWakeUp_IRQn
 = 42,

408 
TIM8_BRK_TIM12_IRQn
 = 43,

409 
TIM8_UP_TIM13_IRQn
 = 44,

410 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

411 
TIM8_CC_IRQn
 = 46,

412 
ADC3_IRQn
 = 47,

413 
FSMC_IRQn
 = 48,

414 
SDIO_IRQn
 = 49,

415 
TIM5_IRQn
 = 50,

416 
SPI3_IRQn
 = 51,

417 
UART4_IRQn
 = 52,

418 
UART5_IRQn
 = 53,

419 
TIM6_IRQn
 = 54,

420 
TIM7_IRQn
 = 55,

421 
DMA2_ChªÃl1_IRQn
 = 56,

422 
DMA2_ChªÃl2_IRQn
 = 57,

423 
DMA2_ChªÃl3_IRQn
 = 58,

424 
DMA2_ChªÃl4_5_IRQn
 = 59

427 #ifdeà
STM32F10X_CL


428 
ADC1_2_IRQn
 = 18,

429 
CAN1_TX_IRQn
 = 19,

430 
CAN1_RX0_IRQn
 = 20,

431 
CAN1_RX1_IRQn
 = 21,

432 
CAN1_SCE_IRQn
 = 22,

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
TIM2_IRQn
 = 28,

439 
TIM3_IRQn
 = 29,

440 
TIM4_IRQn
 = 30,

441 
I2C1_EV_IRQn
 = 31,

442 
I2C1_ER_IRQn
 = 32,

443 
I2C2_EV_IRQn
 = 33,

444 
I2C2_ER_IRQn
 = 34,

445 
SPI1_IRQn
 = 35,

446 
SPI2_IRQn
 = 36,

447 
USART1_IRQn
 = 37,

448 
USART2_IRQn
 = 38,

449 
USART3_IRQn
 = 39,

450 
EXTI15_10_IRQn
 = 40,

451 
RTCAÏrm_IRQn
 = 41,

452 
OTG_FS_WKUP_IRQn
 = 42,

453 
TIM5_IRQn
 = 50,

454 
SPI3_IRQn
 = 51,

455 
UART4_IRQn
 = 52,

456 
UART5_IRQn
 = 53,

457 
TIM6_IRQn
 = 54,

458 
TIM7_IRQn
 = 55,

459 
DMA2_ChªÃl1_IRQn
 = 56,

460 
DMA2_ChªÃl2_IRQn
 = 57,

461 
DMA2_ChªÃl3_IRQn
 = 58,

462 
DMA2_ChªÃl4_IRQn
 = 59,

463 
DMA2_ChªÃl5_IRQn
 = 60,

464 
ETH_IRQn
 = 61,

465 
ETH_WKUP_IRQn
 = 62,

466 
CAN2_TX_IRQn
 = 63,

467 
CAN2_RX0_IRQn
 = 64,

468 
CAN2_RX1_IRQn
 = 65,

469 
CAN2_SCE_IRQn
 = 66,

470 
OTG_FS_IRQn
 = 67

472 } 
	tIRQn_Ty³
;

479 
	~"../cmsis/cÜe_cm3.h
"

480 
	~"../cmsis/sy¡em_¡m32f10x.h
"

481 
	~<¡dšt.h
>

488 
št32_t
 
	ts32
;

489 
št16_t
 
	ts16
;

490 
št8_t
 
	ts8
;

492 cÚ¡ 
	tšt32_t
 
	tsc32
;

493 cÚ¡ 
	tšt16_t
 
	tsc16
;

494 cÚ¡ 
	tšt8_t
 
	tsc8
;

496 
__IO
 
	tšt32_t
 
	tvs32
;

497 
__IO
 
	tšt16_t
 
	tvs16
;

498 
__IO
 
	tšt8_t
 
	tvs8
;

500 
__I
 
	tšt32_t
 
	tvsc32
;

501 
__I
 
	tšt16_t
 
	tvsc16
;

502 
__I
 
	tšt8_t
 
	tvsc8
;

504 
ušt32_t
 
	tu32
;

505 
ušt16_t
 
	tu16
;

506 
ušt8_t
 
	tu8
;

508 cÚ¡ 
	tušt32_t
 
	tuc32
;

509 cÚ¡ 
	tušt16_t
 
	tuc16
;

510 cÚ¡ 
	tušt8_t
 
	tuc8
;

512 
__IO
 
	tušt32_t
 
	tvu32
;

513 
__IO
 
	tušt16_t
 
	tvu16
;

514 
__IO
 
	tušt8_t
 
	tvu8
;

516 
__I
 
	tušt32_t
 
	tvuc32
;

517 
__I
 
	tušt16_t
 
	tvuc16
;

518 
__I
 
	tušt8_t
 
	tvuc8
;

520 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

522 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

523 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ğ
DISABLE
è|| ((STATEè=ğ
ENABLE
))

	)

525 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

528 
	#HSES¹Up_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

529 
	#HSE_V®ue
 
HSE_VALUE


	)

530 
	#HSI_V®ue
 
HSI_VALUE


	)

545 
__IO
 
ušt32_t
 
SR
;

546 
__IO
 
ušt32_t
 
CR1
;

547 
__IO
 
ušt32_t
 
CR2
;

548 
__IO
 
ušt32_t
 
SMPR1
;

549 
__IO
 
ušt32_t
 
SMPR2
;

550 
__IO
 
ušt32_t
 
JOFR1
;

551 
__IO
 
ušt32_t
 
JOFR2
;

552 
__IO
 
ušt32_t
 
JOFR3
;

553 
__IO
 
ušt32_t
 
JOFR4
;

554 
__IO
 
ušt32_t
 
HTR
;

555 
__IO
 
ušt32_t
 
LTR
;

556 
__IO
 
ušt32_t
 
SQR1
;

557 
__IO
 
ušt32_t
 
SQR2
;

558 
__IO
 
ušt32_t
 
SQR3
;

559 
__IO
 
ušt32_t
 
JSQR
;

560 
__IO
 
ušt32_t
 
JDR1
;

561 
__IO
 
ušt32_t
 
JDR2
;

562 
__IO
 
ušt32_t
 
JDR3
;

563 
__IO
 
ušt32_t
 
JDR4
;

564 
__IO
 
ušt32_t
 
DR
;

565 } 
	tADC_Ty³Def
;

573 
ušt32_t
 
RESERVED0
;

574 
__IO
 
ušt16_t
 
DR1
;

575 
ušt16_t
 
RESERVED1
;

576 
__IO
 
ušt16_t
 
DR2
;

577 
ušt16_t
 
RESERVED2
;

578 
__IO
 
ušt16_t
 
DR3
;

579 
ušt16_t
 
RESERVED3
;

580 
__IO
 
ušt16_t
 
DR4
;

581 
ušt16_t
 
RESERVED4
;

582 
__IO
 
ušt16_t
 
DR5
;

583 
ušt16_t
 
RESERVED5
;

584 
__IO
 
ušt16_t
 
DR6
;

585 
ušt16_t
 
RESERVED6
;

586 
__IO
 
ušt16_t
 
DR7
;

587 
ušt16_t
 
RESERVED7
;

588 
__IO
 
ušt16_t
 
DR8
;

589 
ušt16_t
 
RESERVED8
;

590 
__IO
 
ušt16_t
 
DR9
;

591 
ušt16_t
 
RESERVED9
;

592 
__IO
 
ušt16_t
 
DR10
;

593 
ušt16_t
 
RESERVED10
;

594 
__IO
 
ušt16_t
 
RTCCR
;

595 
ušt16_t
 
RESERVED11
;

596 
__IO
 
ušt16_t
 
CR
;

597 
ušt16_t
 
RESERVED12
;

598 
__IO
 
ušt16_t
 
CSR
;

599 
ušt16_t
 
RESERVED13
[5];

600 
__IO
 
ušt16_t
 
DR11
;

601 
ušt16_t
 
RESERVED14
;

602 
__IO
 
ušt16_t
 
DR12
;

603 
ušt16_t
 
RESERVED15
;

604 
__IO
 
ušt16_t
 
DR13
;

605 
ušt16_t
 
RESERVED16
;

606 
__IO
 
ušt16_t
 
DR14
;

607 
ušt16_t
 
RESERVED17
;

608 
__IO
 
ušt16_t
 
DR15
;

609 
ušt16_t
 
RESERVED18
;

610 
__IO
 
ušt16_t
 
DR16
;

611 
ušt16_t
 
RESERVED19
;

612 
__IO
 
ušt16_t
 
DR17
;

613 
ušt16_t
 
RESERVED20
;

614 
__IO
 
ušt16_t
 
DR18
;

615 
ušt16_t
 
RESERVED21
;

616 
__IO
 
ušt16_t
 
DR19
;

617 
ušt16_t
 
RESERVED22
;

618 
__IO
 
ušt16_t
 
DR20
;

619 
ušt16_t
 
RESERVED23
;

620 
__IO
 
ušt16_t
 
DR21
;

621 
ušt16_t
 
RESERVED24
;

622 
__IO
 
ušt16_t
 
DR22
;

623 
ušt16_t
 
RESERVED25
;

624 
__IO
 
ušt16_t
 
DR23
;

625 
ušt16_t
 
RESERVED26
;

626 
__IO
 
ušt16_t
 
DR24
;

627 
ušt16_t
 
RESERVED27
;

628 
__IO
 
ušt16_t
 
DR25
;

629 
ušt16_t
 
RESERVED28
;

630 
__IO
 
ušt16_t
 
DR26
;

631 
ušt16_t
 
RESERVED29
;

632 
__IO
 
ušt16_t
 
DR27
;

633 
ušt16_t
 
RESERVED30
;

634 
__IO
 
ušt16_t
 
DR28
;

635 
ušt16_t
 
RESERVED31
;

636 
__IO
 
ušt16_t
 
DR29
;

637 
ušt16_t
 
RESERVED32
;

638 
__IO
 
ušt16_t
 
DR30
;

639 
ušt16_t
 
RESERVED33
;

640 
__IO
 
ušt16_t
 
DR31
;

641 
ušt16_t
 
RESERVED34
;

642 
__IO
 
ušt16_t
 
DR32
;

643 
ušt16_t
 
RESERVED35
;

644 
__IO
 
ušt16_t
 
DR33
;

645 
ušt16_t
 
RESERVED36
;

646 
__IO
 
ušt16_t
 
DR34
;

647 
ušt16_t
 
RESERVED37
;

648 
__IO
 
ušt16_t
 
DR35
;

649 
ušt16_t
 
RESERVED38
;

650 
__IO
 
ušt16_t
 
DR36
;

651 
ušt16_t
 
RESERVED39
;

652 
__IO
 
ušt16_t
 
DR37
;

653 
ušt16_t
 
RESERVED40
;

654 
__IO
 
ušt16_t
 
DR38
;

655 
ušt16_t
 
RESERVED41
;

656 
__IO
 
ušt16_t
 
DR39
;

657 
ušt16_t
 
RESERVED42
;

658 
__IO
 
ušt16_t
 
DR40
;

659 
ušt16_t
 
RESERVED43
;

660 
__IO
 
ušt16_t
 
DR41
;

661 
ušt16_t
 
RESERVED44
;

662 
__IO
 
ušt16_t
 
DR42
;

663 
ušt16_t
 
RESERVED45
;

664 } 
	tBKP_Ty³Def
;

672 
__IO
 
ušt32_t
 
TIR
;

673 
__IO
 
ušt32_t
 
TDTR
;

674 
__IO
 
ušt32_t
 
TDLR
;

675 
__IO
 
ušt32_t
 
TDHR
;

676 } 
	tCAN_TxMaBox_Ty³Def
;

684 
__IO
 
ušt32_t
 
RIR
;

685 
__IO
 
ušt32_t
 
RDTR
;

686 
__IO
 
ušt32_t
 
RDLR
;

687 
__IO
 
ušt32_t
 
RDHR
;

688 } 
	tCAN_FIFOMaBox_Ty³Def
;

696 
__IO
 
ušt32_t
 
FR1
;

697 
__IO
 
ušt32_t
 
FR2
;

698 } 
	tCAN_F‹rRegi¡”_Ty³Def
;

706 
__IO
 
ušt32_t
 
MCR
;

707 
__IO
 
ušt32_t
 
MSR
;

708 
__IO
 
ušt32_t
 
TSR
;

709 
__IO
 
ušt32_t
 
RF0R
;

710 
__IO
 
ušt32_t
 
RF1R
;

711 
__IO
 
ušt32_t
 
IER
;

712 
__IO
 
ušt32_t
 
ESR
;

713 
__IO
 
ušt32_t
 
BTR
;

714 
ušt32_t
 
RESERVED0
[88];

715 
CAN_TxMaBox_Ty³Def
 
sTxMaBox
[3];

716 
CAN_FIFOMaBox_Ty³Def
 
sFIFOMaBox
[2];

717 
ušt32_t
 
RESERVED1
[12];

718 
__IO
 
ušt32_t
 
FMR
;

719 
__IO
 
ušt32_t
 
FM1R
;

720 
ušt32_t
 
RESERVED2
;

721 
__IO
 
ušt32_t
 
FS1R
;

722 
ušt32_t
 
RESERVED3
;

723 
__IO
 
ušt32_t
 
FFA1R
;

724 
ušt32_t
 
RESERVED4
;

725 
__IO
 
ušt32_t
 
FA1R
;

726 
ušt32_t
 
RESERVED5
[8];

727 #iâdeà
STM32F10X_CL


728 
CAN_F‹rRegi¡”_Ty³Def
 
sF‹rRegi¡”
[14];

730 
CAN_F‹rRegi¡”_Ty³Def
 
sF‹rRegi¡”
[28];

732 } 
	tCAN_Ty³Def
;

739 
__IO
 
ušt32_t
 
CFGR
;

740 
__IO
 
ušt32_t
 
OAR
;

741 
__IO
 
ušt32_t
 
PRES
;

742 
__IO
 
ušt32_t
 
ESR
;

743 
__IO
 
ušt32_t
 
CSR
;

744 
__IO
 
ušt32_t
 
TXD
;

745 
__IO
 
ušt32_t
 
RXD
;

746 } 
	tCEC_Ty³Def
;

754 
__IO
 
ušt32_t
 
DR
;

755 
__IO
 
ušt8_t
 
IDR
;

756 
ušt8_t
 
RESERVED0
;

757 
ušt16_t
 
RESERVED1
;

758 
__IO
 
ušt32_t
 
CR
;

759 } 
	tCRC_Ty³Def
;

767 
__IO
 
ušt32_t
 
CR
;

768 
__IO
 
ušt32_t
 
SWTRIGR
;

769 
__IO
 
ušt32_t
 
DHR12R1
;

770 
__IO
 
ušt32_t
 
DHR12L1
;

771 
__IO
 
ušt32_t
 
DHR8R1
;

772 
__IO
 
ušt32_t
 
DHR12R2
;

773 
__IO
 
ušt32_t
 
DHR12L2
;

774 
__IO
 
ušt32_t
 
DHR8R2
;

775 
__IO
 
ušt32_t
 
DHR12RD
;

776 
__IO
 
ušt32_t
 
DHR12LD
;

777 
__IO
 
ušt32_t
 
DHR8RD
;

778 
__IO
 
ušt32_t
 
DOR1
;

779 
__IO
 
ušt32_t
 
DOR2
;

780 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

781 
__IO
 
ušt32_t
 
SR
;

783 } 
	tDAC_Ty³Def
;

791 
__IO
 
ušt32_t
 
IDCODE
;

792 
__IO
 
ušt32_t
 
CR
;

793 }
	tDBGMCU_Ty³Def
;

801 
__IO
 
ušt32_t
 
CCR
;

802 
__IO
 
ušt32_t
 
CNDTR
;

803 
__IO
 
ušt32_t
 
CPAR
;

804 
__IO
 
ušt32_t
 
CMAR
;

805 } 
	tDMA_ChªÃl_Ty³Def
;

809 
__IO
 
ušt32_t
 
ISR
;

810 
__IO
 
ušt32_t
 
IFCR
;

811 } 
	tDMA_Ty³Def
;

819 
__IO
 
ušt32_t
 
MACCR
;

820 
__IO
 
ušt32_t
 
MACFFR
;

821 
__IO
 
ušt32_t
 
MACHTHR
;

822 
__IO
 
ušt32_t
 
MACHTLR
;

823 
__IO
 
ušt32_t
 
MACMIIAR
;

824 
__IO
 
ušt32_t
 
MACMIIDR
;

825 
__IO
 
ušt32_t
 
MACFCR
;

826 
__IO
 
ušt32_t
 
MACVLANTR
;

827 
ušt32_t
 
RESERVED0
[2];

828 
__IO
 
ušt32_t
 
MACRWUFFR
;

829 
__IO
 
ušt32_t
 
MACPMTCSR
;

830 
ušt32_t
 
RESERVED1
[2];

831 
__IO
 
ušt32_t
 
MACSR
;

832 
__IO
 
ušt32_t
 
MACIMR
;

833 
__IO
 
ušt32_t
 
MACA0HR
;

834 
__IO
 
ušt32_t
 
MACA0LR
;

835 
__IO
 
ušt32_t
 
MACA1HR
;

836 
__IO
 
ušt32_t
 
MACA1LR
;

837 
__IO
 
ušt32_t
 
MACA2HR
;

838 
__IO
 
ušt32_t
 
MACA2LR
;

839 
__IO
 
ušt32_t
 
MACA3HR
;

840 
__IO
 
ušt32_t
 
MACA3LR
;

841 
ušt32_t
 
RESERVED2
[40];

842 
__IO
 
ušt32_t
 
MMCCR
;

843 
__IO
 
ušt32_t
 
MMCRIR
;

844 
__IO
 
ušt32_t
 
MMCTIR
;

845 
__IO
 
ušt32_t
 
MMCRIMR
;

846 
__IO
 
ušt32_t
 
MMCTIMR
;

847 
ušt32_t
 
RESERVED3
[14];

848 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

849 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

850 
ušt32_t
 
RESERVED4
[5];

851 
__IO
 
ušt32_t
 
MMCTGFCR
;

852 
ušt32_t
 
RESERVED5
[10];

853 
__IO
 
ušt32_t
 
MMCRFCECR
;

854 
__IO
 
ušt32_t
 
MMCRFAECR
;

855 
ušt32_t
 
RESERVED6
[10];

856 
__IO
 
ušt32_t
 
MMCRGUFCR
;

857 
ušt32_t
 
RESERVED7
[334];

858 
__IO
 
ušt32_t
 
PTPTSCR
;

859 
__IO
 
ušt32_t
 
PTPSSIR
;

860 
__IO
 
ušt32_t
 
PTPTSHR
;

861 
__IO
 
ušt32_t
 
PTPTSLR
;

862 
__IO
 
ušt32_t
 
PTPTSHUR
;

863 
__IO
 
ušt32_t
 
PTPTSLUR
;

864 
__IO
 
ušt32_t
 
PTPTSAR
;

865 
__IO
 
ušt32_t
 
PTPTTHR
;

866 
__IO
 
ušt32_t
 
PTPTTLR
;

867 
ušt32_t
 
RESERVED8
[567];

868 
__IO
 
ušt32_t
 
DMABMR
;

869 
__IO
 
ušt32_t
 
DMATPDR
;

870 
__IO
 
ušt32_t
 
DMARPDR
;

871 
__IO
 
ušt32_t
 
DMARDLAR
;

872 
__IO
 
ušt32_t
 
DMATDLAR
;

873 
__IO
 
ušt32_t
 
DMASR
;

874 
__IO
 
ušt32_t
 
DMAOMR
;

875 
__IO
 
ušt32_t
 
DMAIER
;

876 
__IO
 
ušt32_t
 
DMAMFBOCR
;

877 
ušt32_t
 
RESERVED9
[9];

878 
__IO
 
ušt32_t
 
DMACHTDR
;

879 
__IO
 
ušt32_t
 
DMACHRDR
;

880 
__IO
 
ušt32_t
 
DMACHTBAR
;

881 
__IO
 
ušt32_t
 
DMACHRBAR
;

882 } 
	tETH_Ty³Def
;

890 
__IO
 
ušt32_t
 
IMR
;

891 
__IO
 
ušt32_t
 
EMR
;

892 
__IO
 
ušt32_t
 
RTSR
;

893 
__IO
 
ušt32_t
 
FTSR
;

894 
__IO
 
ušt32_t
 
SWIER
;

895 
__IO
 
ušt32_t
 
PR
;

896 } 
	tEXTI_Ty³Def
;

904 
__IO
 
ušt32_t
 
ACR
;

905 
__IO
 
ušt32_t
 
KEYR
;

906 
__IO
 
ušt32_t
 
OPTKEYR
;

907 
__IO
 
ušt32_t
 
SR
;

908 
__IO
 
ušt32_t
 
CR
;

909 
__IO
 
ušt32_t
 
AR
;

910 
__IO
 
ušt32_t
 
RESERVED
;

911 
__IO
 
ušt32_t
 
OBR
;

912 
__IO
 
ušt32_t
 
WRPR
;

913 #ifdeà
STM32F10X_XL


914 
ušt32_t
 
RESERVED1
[8];

915 
__IO
 
ušt32_t
 
KEYR2
;

916 
ušt32_t
 
RESERVED2
;

917 
__IO
 
ušt32_t
 
SR2
;

918 
__IO
 
ušt32_t
 
CR2
;

919 
__IO
 
ušt32_t
 
AR2
;

921 } 
	tFLASH_Ty³Def
;

929 
__IO
 
ušt16_t
 
RDP
;

930 
__IO
 
ušt16_t
 
USER
;

931 
__IO
 
ušt16_t
 
D©a0
;

932 
__IO
 
ušt16_t
 
D©a1
;

933 
__IO
 
ušt16_t
 
WRP0
;

934 
__IO
 
ušt16_t
 
WRP1
;

935 
__IO
 
ušt16_t
 
WRP2
;

936 
__IO
 
ušt16_t
 
WRP3
;

937 } 
	tOB_Ty³Def
;

945 
__IO
 
ušt32_t
 
BTCR
[8];

946 } 
	tFSMC_Bªk1_Ty³Def
;

954 
__IO
 
ušt32_t
 
BWTR
[7];

955 } 
	tFSMC_Bªk1E_Ty³Def
;

963 
__IO
 
ušt32_t
 
PCR2
;

964 
__IO
 
ušt32_t
 
SR2
;

965 
__IO
 
ušt32_t
 
PMEM2
;

966 
__IO
 
ušt32_t
 
PATT2
;

967 
ušt32_t
 
RESERVED0
;

968 
__IO
 
ušt32_t
 
ECCR2
;

969 } 
	tFSMC_Bªk2_Ty³Def
;

977 
__IO
 
ušt32_t
 
PCR3
;

978 
__IO
 
ušt32_t
 
SR3
;

979 
__IO
 
ušt32_t
 
PMEM3
;

980 
__IO
 
ušt32_t
 
PATT3
;

981 
ušt32_t
 
RESERVED0
;

982 
__IO
 
ušt32_t
 
ECCR3
;

983 } 
	tFSMC_Bªk3_Ty³Def
;

991 
__IO
 
ušt32_t
 
PCR4
;

992 
__IO
 
ušt32_t
 
SR4
;

993 
__IO
 
ušt32_t
 
PMEM4
;

994 
__IO
 
ušt32_t
 
PATT4
;

995 
__IO
 
ušt32_t
 
PIO4
;

996 } 
	tFSMC_Bªk4_Ty³Def
;

1004 
__IO
 
ušt32_t
 
CRL
;

1005 
__IO
 
ušt32_t
 
CRH
;

1006 
__IO
 
ušt32_t
 
IDR
;

1007 
__IO
 
ušt32_t
 
ODR
;

1008 
__IO
 
ušt32_t
 
BSRR
;

1009 
__IO
 
ušt32_t
 
BRR
;

1010 
__IO
 
ušt32_t
 
LCKR
;

1011 } 
	tGPIO_Ty³Def
;

1019 
__IO
 
ušt32_t
 
EVCR
;

1020 
__IO
 
ušt32_t
 
MAPR
;

1021 
__IO
 
ušt32_t
 
EXTICR
[4];

1022 
ušt32_t
 
RESERVED0
;

1023 
__IO
 
ušt32_t
 
MAPR2
;

1024 } 
	tAFIO_Ty³Def
;

1031 
__IO
 
ušt16_t
 
CR1
;

1032 
ušt16_t
 
RESERVED0
;

1033 
__IO
 
ušt16_t
 
CR2
;

1034 
ušt16_t
 
RESERVED1
;

1035 
__IO
 
ušt16_t
 
OAR1
;

1036 
ušt16_t
 
RESERVED2
;

1037 
__IO
 
ušt16_t
 
OAR2
;

1038 
ušt16_t
 
RESERVED3
;

1039 
__IO
 
ušt16_t
 
DR
;

1040 
ušt16_t
 
RESERVED4
;

1041 
__IO
 
ušt16_t
 
SR1
;

1042 
ušt16_t
 
RESERVED5
;

1043 
__IO
 
ušt16_t
 
SR2
;

1044 
ušt16_t
 
RESERVED6
;

1045 
__IO
 
ušt16_t
 
CCR
;

1046 
ušt16_t
 
RESERVED7
;

1047 
__IO
 
ušt16_t
 
TRISE
;

1048 
ušt16_t
 
RESERVED8
;

1049 } 
	tI2C_Ty³Def
;

1057 
__IO
 
ušt32_t
 
KR
;

1058 
__IO
 
ušt32_t
 
PR
;

1059 
__IO
 
ušt32_t
 
RLR
;

1060 
__IO
 
ušt32_t
 
SR
;

1061 } 
	tIWDG_Ty³Def
;

1069 
__IO
 
ušt32_t
 
CR
;

1070 
__IO
 
ušt32_t
 
CSR
;

1071 } 
	tPWR_Ty³Def
;

1079 
__IO
 
ušt32_t
 
CR
;

1080 
__IO
 
ušt32_t
 
CFGR
;

1081 
__IO
 
ušt32_t
 
CIR
;

1082 
__IO
 
ušt32_t
 
APB2RSTR
;

1083 
__IO
 
ušt32_t
 
APB1RSTR
;

1084 
__IO
 
ušt32_t
 
AHBENR
;

1085 
__IO
 
ušt32_t
 
APB2ENR
;

1086 
__IO
 
ušt32_t
 
APB1ENR
;

1087 
__IO
 
ušt32_t
 
BDCR
;

1088 
__IO
 
ušt32_t
 
CSR
;

1090 #ifdeà
STM32F10X_CL


1091 
__IO
 
ušt32_t
 
AHBRSTR
;

1092 
__IO
 
ušt32_t
 
CFGR2
;

1095 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1096 
ušt32_t
 
RESERVED0
;

1097 
__IO
 
ušt32_t
 
CFGR2
;

1099 } 
	tRCC_Ty³Def
;

1107 
__IO
 
ušt16_t
 
CRH
;

1108 
ušt16_t
 
RESERVED0
;

1109 
__IO
 
ušt16_t
 
CRL
;

1110 
ušt16_t
 
RESERVED1
;

1111 
__IO
 
ušt16_t
 
PRLH
;

1112 
ušt16_t
 
RESERVED2
;

1113 
__IO
 
ušt16_t
 
PRLL
;

1114 
ušt16_t
 
RESERVED3
;

1115 
__IO
 
ušt16_t
 
DIVH
;

1116 
ušt16_t
 
RESERVED4
;

1117 
__IO
 
ušt16_t
 
DIVL
;

1118 
ušt16_t
 
RESERVED5
;

1119 
__IO
 
ušt16_t
 
CNTH
;

1120 
ušt16_t
 
RESERVED6
;

1121 
__IO
 
ušt16_t
 
CNTL
;

1122 
ušt16_t
 
RESERVED7
;

1123 
__IO
 
ušt16_t
 
ALRH
;

1124 
ušt16_t
 
RESERVED8
;

1125 
__IO
 
ušt16_t
 
ALRL
;

1126 
ušt16_t
 
RESERVED9
;

1127 } 
	tRTC_Ty³Def
;

1135 
__IO
 
ušt32_t
 
POWER
;

1136 
__IO
 
ušt32_t
 
CLKCR
;

1137 
__IO
 
ušt32_t
 
ARG
;

1138 
__IO
 
ušt32_t
 
CMD
;

1139 
__I
 
ušt32_t
 
RESPCMD
;

1140 
__I
 
ušt32_t
 
RESP1
;

1141 
__I
 
ušt32_t
 
RESP2
;

1142 
__I
 
ušt32_t
 
RESP3
;

1143 
__I
 
ušt32_t
 
RESP4
;

1144 
__IO
 
ušt32_t
 
DTIMER
;

1145 
__IO
 
ušt32_t
 
DLEN
;

1146 
__IO
 
ušt32_t
 
DCTRL
;

1147 
__I
 
ušt32_t
 
DCOUNT
;

1148 
__I
 
ušt32_t
 
STA
;

1149 
__IO
 
ušt32_t
 
ICR
;

1150 
__IO
 
ušt32_t
 
MASK
;

1151 
ušt32_t
 
RESERVED0
[2];

1152 
__I
 
ušt32_t
 
FIFOCNT
;

1153 
ušt32_t
 
RESERVED1
[13];

1154 
__IO
 
ušt32_t
 
FIFO
;

1155 } 
	tSDIO_Ty³Def
;

1163 
__IO
 
ušt16_t
 
CR1
;

1164 
ušt16_t
 
RESERVED0
;

1165 
__IO
 
ušt16_t
 
CR2
;

1166 
ušt16_t
 
RESERVED1
;

1167 
__IO
 
ušt16_t
 
SR
;

1168 
ušt16_t
 
RESERVED2
;

1169 
__IO
 
ušt16_t
 
DR
;

1170 
ušt16_t
 
RESERVED3
;

1171 
__IO
 
ušt16_t
 
CRCPR
;

1172 
ušt16_t
 
RESERVED4
;

1173 
__IO
 
ušt16_t
 
RXCRCR
;

1174 
ušt16_t
 
RESERVED5
;

1175 
__IO
 
ušt16_t
 
TXCRCR
;

1176 
ušt16_t
 
RESERVED6
;

1177 
__IO
 
ušt16_t
 
I2SCFGR
;

1178 
ušt16_t
 
RESERVED7
;

1179 
__IO
 
ušt16_t
 
I2SPR
;

1180 
ušt16_t
 
RESERVED8
;

1181 } 
	tSPI_Ty³Def
;

1189 
__IO
 
ušt16_t
 
CR1
;

1190 
ušt16_t
 
RESERVED0
;

1191 
__IO
 
ušt16_t
 
CR2
;

1192 
ušt16_t
 
RESERVED1
;

1193 
__IO
 
ušt16_t
 
SMCR
;

1194 
ušt16_t
 
RESERVED2
;

1195 
__IO
 
ušt16_t
 
DIER
;

1196 
ušt16_t
 
RESERVED3
;

1197 
__IO
 
ušt16_t
 
SR
;

1198 
ušt16_t
 
RESERVED4
;

1199 
__IO
 
ušt16_t
 
EGR
;

1200 
ušt16_t
 
RESERVED5
;

1201 
__IO
 
ušt16_t
 
CCMR1
;

1202 
ušt16_t
 
RESERVED6
;

1203 
__IO
 
ušt16_t
 
CCMR2
;

1204 
ušt16_t
 
RESERVED7
;

1205 
__IO
 
ušt16_t
 
CCER
;

1206 
ušt16_t
 
RESERVED8
;

1207 
__IO
 
ušt16_t
 
CNT
;

1208 
ušt16_t
 
RESERVED9
;

1209 
__IO
 
ušt16_t
 
PSC
;

1210 
ušt16_t
 
RESERVED10
;

1211 
__IO
 
ušt16_t
 
ARR
;

1212 
ušt16_t
 
RESERVED11
;

1213 
__IO
 
ušt16_t
 
RCR
;

1214 
ušt16_t
 
RESERVED12
;

1215 
__IO
 
ušt16_t
 
CCR1
;

1216 
ušt16_t
 
RESERVED13
;

1217 
__IO
 
ušt16_t
 
CCR2
;

1218 
ušt16_t
 
RESERVED14
;

1219 
__IO
 
ušt16_t
 
CCR3
;

1220 
ušt16_t
 
RESERVED15
;

1221 
__IO
 
ušt16_t
 
CCR4
;

1222 
ušt16_t
 
RESERVED16
;

1223 
__IO
 
ušt16_t
 
BDTR
;

1224 
ušt16_t
 
RESERVED17
;

1225 
__IO
 
ušt16_t
 
DCR
;

1226 
ušt16_t
 
RESERVED18
;

1227 
__IO
 
ušt16_t
 
DMAR
;

1228 
ušt16_t
 
RESERVED19
;

1229 } 
	tTIM_Ty³Def
;

1237 
__IO
 
ušt16_t
 
SR
;

1238 
ušt16_t
 
RESERVED0
;

1239 
__IO
 
ušt16_t
 
DR
;

1240 
ušt16_t
 
RESERVED1
;

1241 
__IO
 
ušt16_t
 
BRR
;

1242 
ušt16_t
 
RESERVED2
;

1243 
__IO
 
ušt16_t
 
CR1
;

1244 
ušt16_t
 
RESERVED3
;

1245 
__IO
 
ušt16_t
 
CR2
;

1246 
ušt16_t
 
RESERVED4
;

1247 
__IO
 
ušt16_t
 
CR3
;

1248 
ušt16_t
 
RESERVED5
;

1249 
__IO
 
ušt16_t
 
GTPR
;

1250 
ušt16_t
 
RESERVED6
;

1251 } 
	tUSART_Ty³Def
;

1259 
__IO
 
ušt32_t
 
CR
;

1260 
__IO
 
ušt32_t
 
CFR
;

1261 
__IO
 
ušt32_t
 
SR
;

1262 } 
	tWWDG_Ty³Def
;

1273 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1274 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

1275 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1277 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1278 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1280 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1283 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1284 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1285 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1287 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1288 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1289 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1290 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1291 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1292 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1293 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1294 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1295 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1296 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1297 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1298 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1299 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1300 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1301 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1302 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1303 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1304 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1305 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1306 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1307 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1308 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1309 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1310 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1311 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1312 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1314 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1315 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1316 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1317 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1318 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1319 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1320 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1321 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1322 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1323 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1324 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1325 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1326 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1327 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1328 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1329 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1330 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1331 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1332 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1333 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1334 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1335 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1337 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1339 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1340 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1341 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1342 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1343 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1344 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1345 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1346 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1347 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1348 
	#DMA2_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1349 
	#DMA2_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1350 
	#DMA2_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1351 
	#DMA2_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1352 
	#DMA2_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1353 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1354 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1356 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000è

	)

1357 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

1359 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1360 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1361 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1362 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1363 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1365 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000è

	)

1366 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104è

	)

1367 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060è

	)

1368 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080è

	)

1369 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0è

	)

1371 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

1381 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1382 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1383 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1384 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1385 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1386 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1387 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1388 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1389 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1390 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1391 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1392 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1393 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1394 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1395 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1396 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1397 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1398 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1399 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1400 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1401 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1402 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1403 
	#BKP
 ((
BKP_Ty³Def
 *è
BKP_BASE
)

	)

1404 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1405 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1406 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

1407 
	#AFIO
 ((
AFIO_Ty³Def
 *è
AFIO_BASE
)

	)

1408 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1409 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1410 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1411 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1412 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1413 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1414 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1415 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1416 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1417 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1418 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1419 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1420 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1421 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1422 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1423 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1424 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1425 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1426 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1427 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1428 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1429 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1430 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1431 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1432 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1433 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1434 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1435 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1436 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1437 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1438 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

1439 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1440 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1441 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1442 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1443 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1444 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1445 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1446 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1447 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

1448 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1449 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1450 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1451 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1452 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1453 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1454 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1479 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1483 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1487 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

1496 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

1497 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1498 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1499 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1500 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1502 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1503 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1504 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1505 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1508 
	#PWR_CR_PLS_2V2
 ((
ušt16_t
)0x0000è

	)

1509 
	#PWR_CR_PLS_2V3
 ((
ušt16_t
)0x0020è

	)

1510 
	#PWR_CR_PLS_2V4
 ((
ušt16_t
)0x0040è

	)

1511 
	#PWR_CR_PLS_2V5
 ((
ušt16_t
)0x0060è

	)

1512 
	#PWR_CR_PLS_2V6
 ((
ušt16_t
)0x0080è

	)

1513 
	#PWR_CR_PLS_2V7
 ((
ušt16_t
)0x00A0è

	)

1514 
	#PWR_CR_PLS_2V8
 ((
ušt16_t
)0x00C0è

	)

1515 
	#PWR_CR_PLS_2V9
 ((
ušt16_t
)0x00E0è

	)

1517 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1521 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1522 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1523 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1524 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

1533 
	#BKP_DR1_D
 ((
ušt16_t
)0xFFFFè

	)

1536 
	#BKP_DR2_D
 ((
ušt16_t
)0xFFFFè

	)

1539 
	#BKP_DR3_D
 ((
ušt16_t
)0xFFFFè

	)

1542 
	#BKP_DR4_D
 ((
ušt16_t
)0xFFFFè

	)

1545 
	#BKP_DR5_D
 ((
ušt16_t
)0xFFFFè

	)

1548 
	#BKP_DR6_D
 ((
ušt16_t
)0xFFFFè

	)

1551 
	#BKP_DR7_D
 ((
ušt16_t
)0xFFFFè

	)

1554 
	#BKP_DR8_D
 ((
ušt16_t
)0xFFFFè

	)

1557 
	#BKP_DR9_D
 ((
ušt16_t
)0xFFFFè

	)

1560 
	#BKP_DR10_D
 ((
ušt16_t
)0xFFFFè

	)

1563 
	#BKP_DR11_D
 ((
ušt16_t
)0xFFFFè

	)

1566 
	#BKP_DR12_D
 ((
ušt16_t
)0xFFFFè

	)

1569 
	#BKP_DR13_D
 ((
ušt16_t
)0xFFFFè

	)

1572 
	#BKP_DR14_D
 ((
ušt16_t
)0xFFFFè

	)

1575 
	#BKP_DR15_D
 ((
ušt16_t
)0xFFFFè

	)

1578 
	#BKP_DR16_D
 ((
ušt16_t
)0xFFFFè

	)

1581 
	#BKP_DR17_D
 ((
ušt16_t
)0xFFFFè

	)

1584 
	#BKP_DR18_D
 ((
ušt16_t
)0xFFFFè

	)

1587 
	#BKP_DR19_D
 ((
ušt16_t
)0xFFFFè

	)

1590 
	#BKP_DR20_D
 ((
ušt16_t
)0xFFFFè

	)

1593 
	#BKP_DR21_D
 ((
ušt16_t
)0xFFFFè

	)

1596 
	#BKP_DR22_D
 ((
ušt16_t
)0xFFFFè

	)

1599 
	#BKP_DR23_D
 ((
ušt16_t
)0xFFFFè

	)

1602 
	#BKP_DR24_D
 ((
ušt16_t
)0xFFFFè

	)

1605 
	#BKP_DR25_D
 ((
ušt16_t
)0xFFFFè

	)

1608 
	#BKP_DR26_D
 ((
ušt16_t
)0xFFFFè

	)

1611 
	#BKP_DR27_D
 ((
ušt16_t
)0xFFFFè

	)

1614 
	#BKP_DR28_D
 ((
ušt16_t
)0xFFFFè

	)

1617 
	#BKP_DR29_D
 ((
ušt16_t
)0xFFFFè

	)

1620 
	#BKP_DR30_D
 ((
ušt16_t
)0xFFFFè

	)

1623 
	#BKP_DR31_D
 ((
ušt16_t
)0xFFFFè

	)

1626 
	#BKP_DR32_D
 ((
ušt16_t
)0xFFFFè

	)

1629 
	#BKP_DR33_D
 ((
ušt16_t
)0xFFFFè

	)

1632 
	#BKP_DR34_D
 ((
ušt16_t
)0xFFFFè

	)

1635 
	#BKP_DR35_D
 ((
ušt16_t
)0xFFFFè

	)

1638 
	#BKP_DR36_D
 ((
ušt16_t
)0xFFFFè

	)

1641 
	#BKP_DR37_D
 ((
ušt16_t
)0xFFFFè

	)

1644 
	#BKP_DR38_D
 ((
ušt16_t
)0xFFFFè

	)

1647 
	#BKP_DR39_D
 ((
ušt16_t
)0xFFFFè

	)

1650 
	#BKP_DR40_D
 ((
ušt16_t
)0xFFFFè

	)

1653 
	#BKP_DR41_D
 ((
ušt16_t
)0xFFFFè

	)

1656 
	#BKP_DR42_D
 ((
ušt16_t
)0xFFFFè

	)

1659 
	#BKP_RTCCR_CAL
 ((
ušt16_t
)0x007Fè

	)

1660 
	#BKP_RTCCR_CCO
 ((
ušt16_t
)0x0080è

	)

1661 
	#BKP_RTCCR_ASOE
 ((
ušt16_t
)0x0100è

	)

1662 
	#BKP_RTCCR_ASOS
 ((
ušt16_t
)0x0200è

	)

1665 
	#BKP_CR_TPE
 ((
ušt8_t
)0x01è

	)

1666 
	#BKP_CR_TPAL
 ((
ušt8_t
)0x02è

	)

1669 
	#BKP_CSR_CTE
 ((
ušt16_t
)0x0001è

	)

1670 
	#BKP_CSR_CTI
 ((
ušt16_t
)0x0002è

	)

1671 
	#BKP_CSR_TPIE
 ((
ušt16_t
)0x0004è

	)

1672 
	#BKP_CSR_TEF
 ((
ušt16_t
)0x0100è

	)

1673 
	#BKP_CSR_TIF
 ((
ušt16_t
)0x0200è

	)

1682 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1683 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1684 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1685 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1686 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1687 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1688 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1689 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1690 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1691 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1693 #ifdeà
STM32F10X_CL


1694 
	#RCC_CR_PLL2ON
 ((
ušt32_t
)0x04000000è

	)

1695 
	#RCC_CR_PLL2RDY
 ((
ušt32_t
)0x08000000è

	)

1696 
	#RCC_CR_PLL3ON
 ((
ušt32_t
)0x10000000è

	)

1697 
	#RCC_CR_PLL3RDY
 ((
ušt32_t
)0x20000000è

	)

1702 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1703 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1704 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1706 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1707 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1708 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1711 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1712 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1713 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1715 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1716 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1717 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1720 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1721 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1722 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1723 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1724 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1726 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1727 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1728 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1729 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1730 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1731 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1732 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1733 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1734 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1737 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

1738 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

1739 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

1740 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

1742 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

1743 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

1744 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

1745 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

1746 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

1749 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

1750 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

1751 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

1752 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

1754 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

1755 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

1756 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

1757 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

1758 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

1761 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x0000C000è

	)

1762 
	#RCC_CFGR_ADCPRE_0
 ((
ušt32_t
)0x00004000è

	)

1763 
	#RCC_CFGR_ADCPRE_1
 ((
ušt32_t
)0x00008000è

	)

1765 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1766 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1767 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ušt32_t
)0x00008000è

	)

1768 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ušt32_t
)0x0000C000è

	)

1770 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1772 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1775 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1776 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1777 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1778 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1779 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

1781 #ifdeà
STM32F10X_CL


1782 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1783 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1785 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1786 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1788 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1789 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1790 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1791 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1792 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1793 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1794 
	#RCC_CFGR_PLLMULL6_5
 ((
ušt32_t
)0x00340000è

	)

1796 
	#RCC_CFGR_OTGFSPRE
 ((
ušt32_t
)0x00400000è

	)

1799 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x0F000000è

	)

1800 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1801 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1802 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1803 
	#RCC_CFGR_MCO_3
 ((
ušt32_t
)0x08000000è

	)

1805 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1806 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1807 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1808 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1809 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ušt32_t
)0x07000000è

	)

1810 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ušt32_t
)0x08000000è

	)

1811 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ušt32_t
)0x09000000è

	)

1812 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ušt32_t
)0x0A000000è

	)

1813 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ušt32_t
)0x0B000000è

	)

1814 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1815 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1816 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1818 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1819 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1821 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1822 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1823 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1824 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1825 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1826 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1827 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1828 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1829 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1830 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1831 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1832 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1833 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1834 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1835 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1838 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1839 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1840 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1841 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1843 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1844 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1845 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1846 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1847 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1849 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1850 
	#RCC_CFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00010000è

	)

1852 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ušt32_t
)0x00000000è

	)

1853 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ušt32_t
)0x00020000è

	)

1855 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1856 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1857 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1858 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1859 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1860 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1861 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1862 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1863 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1864 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1865 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1866 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1867 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1868 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1869 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1870 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

1873 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1874 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1875 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1876 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1878 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1879 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1880 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1881 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1882 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1886 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

1887 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

1888 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

1889 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

1890 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

1891 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

1892 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

1893 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

1894 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

1895 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

1896 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

1897 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

1898 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

1899 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

1900 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

1901 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

1902 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

1904 #ifdeà
STM32F10X_CL


1905 
	#RCC_CIR_PLL2RDYF
 ((
ušt32_t
)0x00000020è

	)

1906 
	#RCC_CIR_PLL3RDYF
 ((
ušt32_t
)0x00000040è

	)

1907 
	#RCC_CIR_PLL2RDYIE
 ((
ušt32_t
)0x00002000è

	)

1908 
	#RCC_CIR_PLL3RDYIE
 ((
ušt32_t
)0x00004000è

	)

1909 
	#RCC_CIR_PLL2RDYC
 ((
ušt32_t
)0x00200000è

	)

1910 
	#RCC_CIR_PLL3RDYC
 ((
ušt32_t
)0x00400000è

	)

1914 
	#RCC_APB2RSTR_AFIORST
 ((
ušt32_t
)0x00000001è

	)

1915 
	#RCC_APB2RSTR_IOPARST
 ((
ušt32_t
)0x00000004è

	)

1916 
	#RCC_APB2RSTR_IOPBRST
 ((
ušt32_t
)0x00000008è

	)

1917 
	#RCC_APB2RSTR_IOPCRST
 ((
ušt32_t
)0x00000010è

	)

1918 
	#RCC_APB2RSTR_IOPDRST
 ((
ušt32_t
)0x00000020è

	)

1919 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

1921 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1922 
	#RCC_APB2RSTR_ADC2RST
 ((
ušt32_t
)0x00000400è

	)

1925 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

1926 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

1927 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

1929 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1930 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

1931 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

1932 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

1935 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1936 
	#RCC_APB2RSTR_IOPERST
 ((
ušt32_t
)0x00000040è

	)

1939 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

1940 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1941 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1942 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00002000è

	)

1943 
	#RCC_APB2RSTR_ADC3RST
 ((
ušt32_t
)0x00008000è

	)

1946 #ià
defšed
 (
STM32F10X_HD_VL
)

1947 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1948 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1951 #ifdeà
STM32F10X_XL


1952 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00080000è

	)

1953 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00100000è

	)

1954 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00200000è

	)

1958 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

1959 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

1960 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

1961 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

1962 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

1964 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1965 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

1968 
	#RCC_APB1RSTR_BKPRST
 ((
ušt32_t
)0x08000000è

	)

1969 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

1971 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1972 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

1973 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

1974 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

1975 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

1978 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
è|| defšed (
STM32F10X_XL
)

1979 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

1982 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_XL
)

1983 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

1984 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1985 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1986 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

1987 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

1988 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

1989 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1992 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1995 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1996 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

1999 #ià
defšed
 (
STM32F10X_HD_VL
)

2000 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

2001 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2002 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2003 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2004 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

2005 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

2006 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

2009 #ifdeà
STM32F10X_CL


2010 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000è

	)

2013 #ifdeà
STM32F10X_XL


2014 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2015 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2016 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2020 
	#RCC_AHBENR_DMA1EN
 ((
ušt16_t
)0x0001è

	)

2021 
	#RCC_AHBENR_SRAMEN
 ((
ušt16_t
)0x0004è

	)

2022 
	#RCC_AHBENR_FLITFEN
 ((
ušt16_t
)0x0010è

	)

2023 
	#RCC_AHBENR_CRCEN
 ((
ušt16_t
)0x0040è

	)

2025 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_HD_VL
)

2026 
	#RCC_AHBENR_DMA2EN
 ((
ušt16_t
)0x0002è

	)

2029 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2030 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2031 
	#RCC_AHBENR_SDIOEN
 ((
ušt16_t
)0x0400è

	)

2034 #ià
defšed
 (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2038 #ifdeà
STM32F10X_CL


2039 
	#RCC_AHBENR_OTGFSEN
 ((
ušt32_t
)0x00001000è

	)

2040 
	#RCC_AHBENR_ETHMACEN
 ((
ušt32_t
)0x00004000è

	)

2041 
	#RCC_AHBENR_ETHMACTXEN
 ((
ušt32_t
)0x00008000è

	)

2042 
	#RCC_AHBENR_ETHMACRXEN
 ((
ušt32_t
)0x00010000è

	)

2046 
	#RCC_APB2ENR_AFIOEN
 ((
ušt32_t
)0x00000001è

	)

2047 
	#RCC_APB2ENR_IOPAEN
 ((
ušt32_t
)0x00000004è

	)

2048 
	#RCC_APB2ENR_IOPBEN
 ((
ušt32_t
)0x00000008è

	)

2049 
	#RCC_APB2ENR_IOPCEN
 ((
ušt32_t
)0x00000010è

	)

2050 
	#RCC_APB2ENR_IOPDEN
 ((
ušt32_t
)0x00000020è

	)

2051 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2053 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2054 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000400è

	)

2057 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2058 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2059 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2061 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2062 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2063 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2064 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2067 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2068 
	#RCC_APB2ENR_IOPEEN
 ((
ušt32_t
)0x00000040è

	)

2071 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2072 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2073 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2074 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

2075 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00008000è

	)

2078 #ià
defšed
 (
STM32F10X_HD_VL
)

2079 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2080 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2083 #ifdeà
STM32F10X_XL


2084 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00080000è

	)

2085 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00100000è

	)

2086 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00200000è

	)

2090 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2091 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2092 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2093 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2094 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2096 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2097 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

2100 
	#RCC_APB1ENR_BKPEN
 ((
ušt32_t
)0x08000000è

	)

2101 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2103 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2104 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

2105 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2106 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

2107 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2110 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
)

2111 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

2114 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
)

2115 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2116 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2117 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2118 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2119 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2120 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2121 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2124 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2127 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2128 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2131 #ifdeà
STM32F10X_HD_VL


2132 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2133 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2134 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2135 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2136 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2137 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2138 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2141 #ifdeà
STM32F10X_CL


2142 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000è

	)

2145 #ifdeà
STM32F10X_XL


2146 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2147 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2148 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2152 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2153 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2154 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2156 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2157 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2158 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2161 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2162 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2163 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2164 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2166 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2167 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2170 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2171 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2172 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2173 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2174 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2175 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2176 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2177 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2178 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2180 #ifdeà
STM32F10X_CL


2182 
	#RCC_AHBRSTR_OTGFSRST
 ((
ušt32_t
)0x00001000è

	)

2183 
	#RCC_AHBRSTR_ETHMACRST
 ((
ušt32_t
)0x00004000è

	)

2187 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2188 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2189 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2190 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2191 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2193 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2194 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2195 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2196 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2197 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2198 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2199 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2200 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2201 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2211 
	#RCC_CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0è

	)

2212 
	#RCC_CFGR2_PREDIV2_0
 ((
ušt32_t
)0x00000010è

	)

2213 
	#RCC_CFGR2_PREDIV2_1
 ((
ušt32_t
)0x00000020è

	)

2214 
	#RCC_CFGR2_PREDIV2_2
 ((
ušt32_t
)0x00000040è

	)

2215 
	#RCC_CFGR2_PREDIV2_3
 ((
ušt32_t
)0x00000080è

	)

2217 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2218 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ušt32_t
)0x00000010è

	)

2219 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ušt32_t
)0x00000020è

	)

2220 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ušt32_t
)0x00000030è

	)

2221 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ušt32_t
)0x00000040è

	)

2222 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ušt32_t
)0x00000050è

	)

2223 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ušt32_t
)0x00000060è

	)

2224 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ušt32_t
)0x00000070è

	)

2225 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ušt32_t
)0x00000080è

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ušt32_t
)0x00000090è

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ušt32_t
)0x000000A0è

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ušt32_t
)0x000000B0è

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ušt32_t
)0x000000C0è

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ušt32_t
)0x000000D0è

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ušt32_t
)0x000000E0è

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ušt32_t
)0x000000F0è

	)

2235 
	#RCC_CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00è

	)

2236 
	#RCC_CFGR2_PLL2MUL_0
 ((
ušt32_t
)0x00000100è

	)

2237 
	#RCC_CFGR2_PLL2MUL_1
 ((
ušt32_t
)0x00000200è

	)

2238 
	#RCC_CFGR2_PLL2MUL_2
 ((
ušt32_t
)0x00000400è

	)

2239 
	#RCC_CFGR2_PLL2MUL_3
 ((
ušt32_t
)0x00000800è

	)

2241 
	#RCC_CFGR2_PLL2MUL8
 ((
ušt32_t
)0x00000600è

	)

2242 
	#RCC_CFGR2_PLL2MUL9
 ((
ušt32_t
)0x00000700è

	)

2243 
	#RCC_CFGR2_PLL2MUL10
 ((
ušt32_t
)0x00000800è

	)

2244 
	#RCC_CFGR2_PLL2MUL11
 ((
ušt32_t
)0x00000900è

	)

2245 
	#RCC_CFGR2_PLL2MUL12
 ((
ušt32_t
)0x00000A00è

	)

2246 
	#RCC_CFGR2_PLL2MUL13
 ((
ušt32_t
)0x00000B00è

	)

2247 
	#RCC_CFGR2_PLL2MUL14
 ((
ušt32_t
)0x00000C00è

	)

2248 
	#RCC_CFGR2_PLL2MUL16
 ((
ušt32_t
)0x00000E00è

	)

2249 
	#RCC_CFGR2_PLL2MUL20
 ((
ušt32_t
)0x00000F00è

	)

2252 
	#RCC_CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000è

	)

2253 
	#RCC_CFGR2_PLL3MUL_0
 ((
ušt32_t
)0x00001000è

	)

2254 
	#RCC_CFGR2_PLL3MUL_1
 ((
ušt32_t
)0x00002000è

	)

2255 
	#RCC_CFGR2_PLL3MUL_2
 ((
ušt32_t
)0x00004000è

	)

2256 
	#RCC_CFGR2_PLL3MUL_3
 ((
ušt32_t
)0x00008000è

	)

2258 
	#RCC_CFGR2_PLL3MUL8
 ((
ušt32_t
)0x00006000è

	)

2259 
	#RCC_CFGR2_PLL3MUL9
 ((
ušt32_t
)0x00007000è

	)

2260 
	#RCC_CFGR2_PLL3MUL10
 ((
ušt32_t
)0x00008000è

	)

2261 
	#RCC_CFGR2_PLL3MUL11
 ((
ušt32_t
)0x00009000è

	)

2262 
	#RCC_CFGR2_PLL3MUL12
 ((
ušt32_t
)0x0000A000è

	)

2263 
	#RCC_CFGR2_PLL3MUL13
 ((
ušt32_t
)0x0000B000è

	)

2264 
	#RCC_CFGR2_PLL3MUL14
 ((
ušt32_t
)0x0000C000è

	)

2265 
	#RCC_CFGR2_PLL3MUL16
 ((
ušt32_t
)0x0000E000è

	)

2266 
	#RCC_CFGR2_PLL3MUL20
 ((
ušt32_t
)0x0000F000è

	)

2268 
	#RCC_CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000è

	)

2269 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ušt32_t
)0x00010000è

	)

2270 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ušt32_t
)0x00000000è

	)

2271 
	#RCC_CFGR2_I2S2SRC
 ((
ušt32_t
)0x00020000è

	)

2272 
	#RCC_CFGR2_I2S3SRC
 ((
ušt32_t
)0x00040000è

	)

2275 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2278 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2279 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2280 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2281 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2282 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2284 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2285 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2286 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2287 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2288 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2289 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2290 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2291 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2292 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2309 
	#GPIO_CRL_MODE
 ((
ušt32_t
)0x33333333è

	)

2311 
	#GPIO_CRL_MODE0
 ((
ušt32_t
)0x00000003è

	)

2312 
	#GPIO_CRL_MODE0_0
 ((
ušt32_t
)0x00000001è

	)

2313 
	#GPIO_CRL_MODE0_1
 ((
ušt32_t
)0x00000002è

	)

2315 
	#GPIO_CRL_MODE1
 ((
ušt32_t
)0x00000030è

	)

2316 
	#GPIO_CRL_MODE1_0
 ((
ušt32_t
)0x00000010è

	)

2317 
	#GPIO_CRL_MODE1_1
 ((
ušt32_t
)0x00000020è

	)

2319 
	#GPIO_CRL_MODE2
 ((
ušt32_t
)0x00000300è

	)

2320 
	#GPIO_CRL_MODE2_0
 ((
ušt32_t
)0x00000100è

	)

2321 
	#GPIO_CRL_MODE2_1
 ((
ušt32_t
)0x00000200è

	)

2323 
	#GPIO_CRL_MODE3
 ((
ušt32_t
)0x00003000è

	)

2324 
	#GPIO_CRL_MODE3_0
 ((
ušt32_t
)0x00001000è

	)

2325 
	#GPIO_CRL_MODE3_1
 ((
ušt32_t
)0x00002000è

	)

2327 
	#GPIO_CRL_MODE4
 ((
ušt32_t
)0x00030000è

	)

2328 
	#GPIO_CRL_MODE4_0
 ((
ušt32_t
)0x00010000è

	)

2329 
	#GPIO_CRL_MODE4_1
 ((
ušt32_t
)0x00020000è

	)

2331 
	#GPIO_CRL_MODE5
 ((
ušt32_t
)0x00300000è

	)

2332 
	#GPIO_CRL_MODE5_0
 ((
ušt32_t
)0x00100000è

	)

2333 
	#GPIO_CRL_MODE5_1
 ((
ušt32_t
)0x00200000è

	)

2335 
	#GPIO_CRL_MODE6
 ((
ušt32_t
)0x03000000è

	)

2336 
	#GPIO_CRL_MODE6_0
 ((
ušt32_t
)0x01000000è

	)

2337 
	#GPIO_CRL_MODE6_1
 ((
ušt32_t
)0x02000000è

	)

2339 
	#GPIO_CRL_MODE7
 ((
ušt32_t
)0x30000000è

	)

2340 
	#GPIO_CRL_MODE7_0
 ((
ušt32_t
)0x10000000è

	)

2341 
	#GPIO_CRL_MODE7_1
 ((
ušt32_t
)0x20000000è

	)

2343 
	#GPIO_CRL_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2345 
	#GPIO_CRL_CNF0
 ((
ušt32_t
)0x0000000Cè

	)

2346 
	#GPIO_CRL_CNF0_0
 ((
ušt32_t
)0x00000004è

	)

2347 
	#GPIO_CRL_CNF0_1
 ((
ušt32_t
)0x00000008è

	)

2349 
	#GPIO_CRL_CNF1
 ((
ušt32_t
)0x000000C0è

	)

2350 
	#GPIO_CRL_CNF1_0
 ((
ušt32_t
)0x00000040è

	)

2351 
	#GPIO_CRL_CNF1_1
 ((
ušt32_t
)0x00000080è

	)

2353 
	#GPIO_CRL_CNF2
 ((
ušt32_t
)0x00000C00è

	)

2354 
	#GPIO_CRL_CNF2_0
 ((
ušt32_t
)0x00000400è

	)

2355 
	#GPIO_CRL_CNF2_1
 ((
ušt32_t
)0x00000800è

	)

2357 
	#GPIO_CRL_CNF3
 ((
ušt32_t
)0x0000C000è

	)

2358 
	#GPIO_CRL_CNF3_0
 ((
ušt32_t
)0x00004000è

	)

2359 
	#GPIO_CRL_CNF3_1
 ((
ušt32_t
)0x00008000è

	)

2361 
	#GPIO_CRL_CNF4
 ((
ušt32_t
)0x000C0000è

	)

2362 
	#GPIO_CRL_CNF4_0
 ((
ušt32_t
)0x00040000è

	)

2363 
	#GPIO_CRL_CNF4_1
 ((
ušt32_t
)0x00080000è

	)

2365 
	#GPIO_CRL_CNF5
 ((
ušt32_t
)0x00C00000è

	)

2366 
	#GPIO_CRL_CNF5_0
 ((
ušt32_t
)0x00400000è

	)

2367 
	#GPIO_CRL_CNF5_1
 ((
ušt32_t
)0x00800000è

	)

2369 
	#GPIO_CRL_CNF6
 ((
ušt32_t
)0x0C000000è

	)

2370 
	#GPIO_CRL_CNF6_0
 ((
ušt32_t
)0x04000000è

	)

2371 
	#GPIO_CRL_CNF6_1
 ((
ušt32_t
)0x08000000è

	)

2373 
	#GPIO_CRL_CNF7
 ((
ušt32_t
)0xC0000000è

	)

2374 
	#GPIO_CRL_CNF7_0
 ((
ušt32_t
)0x40000000è

	)

2375 
	#GPIO_CRL_CNF7_1
 ((
ušt32_t
)0x80000000è

	)

2378 
	#GPIO_CRH_MODE
 ((
ušt32_t
)0x33333333è

	)

2380 
	#GPIO_CRH_MODE8
 ((
ušt32_t
)0x00000003è

	)

2381 
	#GPIO_CRH_MODE8_0
 ((
ušt32_t
)0x00000001è

	)

2382 
	#GPIO_CRH_MODE8_1
 ((
ušt32_t
)0x00000002è

	)

2384 
	#GPIO_CRH_MODE9
 ((
ušt32_t
)0x00000030è

	)

2385 
	#GPIO_CRH_MODE9_0
 ((
ušt32_t
)0x00000010è

	)

2386 
	#GPIO_CRH_MODE9_1
 ((
ušt32_t
)0x00000020è

	)

2388 
	#GPIO_CRH_MODE10
 ((
ušt32_t
)0x00000300è

	)

2389 
	#GPIO_CRH_MODE10_0
 ((
ušt32_t
)0x00000100è

	)

2390 
	#GPIO_CRH_MODE10_1
 ((
ušt32_t
)0x00000200è

	)

2392 
	#GPIO_CRH_MODE11
 ((
ušt32_t
)0x00003000è

	)

2393 
	#GPIO_CRH_MODE11_0
 ((
ušt32_t
)0x00001000è

	)

2394 
	#GPIO_CRH_MODE11_1
 ((
ušt32_t
)0x00002000è

	)

2396 
	#GPIO_CRH_MODE12
 ((
ušt32_t
)0x00030000è

	)

2397 
	#GPIO_CRH_MODE12_0
 ((
ušt32_t
)0x00010000è

	)

2398 
	#GPIO_CRH_MODE12_1
 ((
ušt32_t
)0x00020000è

	)

2400 
	#GPIO_CRH_MODE13
 ((
ušt32_t
)0x00300000è

	)

2401 
	#GPIO_CRH_MODE13_0
 ((
ušt32_t
)0x00100000è

	)

2402 
	#GPIO_CRH_MODE13_1
 ((
ušt32_t
)0x00200000è

	)

2404 
	#GPIO_CRH_MODE14
 ((
ušt32_t
)0x03000000è

	)

2405 
	#GPIO_CRH_MODE14_0
 ((
ušt32_t
)0x01000000è

	)

2406 
	#GPIO_CRH_MODE14_1
 ((
ušt32_t
)0x02000000è

	)

2408 
	#GPIO_CRH_MODE15
 ((
ušt32_t
)0x30000000è

	)

2409 
	#GPIO_CRH_MODE15_0
 ((
ušt32_t
)0x10000000è

	)

2410 
	#GPIO_CRH_MODE15_1
 ((
ušt32_t
)0x20000000è

	)

2412 
	#GPIO_CRH_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2414 
	#GPIO_CRH_CNF8
 ((
ušt32_t
)0x0000000Cè

	)

2415 
	#GPIO_CRH_CNF8_0
 ((
ušt32_t
)0x00000004è

	)

2416 
	#GPIO_CRH_CNF8_1
 ((
ušt32_t
)0x00000008è

	)

2418 
	#GPIO_CRH_CNF9
 ((
ušt32_t
)0x000000C0è

	)

2419 
	#GPIO_CRH_CNF9_0
 ((
ušt32_t
)0x00000040è

	)

2420 
	#GPIO_CRH_CNF9_1
 ((
ušt32_t
)0x00000080è

	)

2422 
	#GPIO_CRH_CNF10
 ((
ušt32_t
)0x00000C00è

	)

2423 
	#GPIO_CRH_CNF10_0
 ((
ušt32_t
)0x00000400è

	)

2424 
	#GPIO_CRH_CNF10_1
 ((
ušt32_t
)0x00000800è

	)

2426 
	#GPIO_CRH_CNF11
 ((
ušt32_t
)0x0000C000è

	)

2427 
	#GPIO_CRH_CNF11_0
 ((
ušt32_t
)0x00004000è

	)

2428 
	#GPIO_CRH_CNF11_1
 ((
ušt32_t
)0x00008000è

	)

2430 
	#GPIO_CRH_CNF12
 ((
ušt32_t
)0x000C0000è

	)

2431 
	#GPIO_CRH_CNF12_0
 ((
ušt32_t
)0x00040000è

	)

2432 
	#GPIO_CRH_CNF12_1
 ((
ušt32_t
)0x00080000è

	)

2434 
	#GPIO_CRH_CNF13
 ((
ušt32_t
)0x00C00000è

	)

2435 
	#GPIO_CRH_CNF13_0
 ((
ušt32_t
)0x00400000è

	)

2436 
	#GPIO_CRH_CNF13_1
 ((
ušt32_t
)0x00800000è

	)

2438 
	#GPIO_CRH_CNF14
 ((
ušt32_t
)0x0C000000è

	)

2439 
	#GPIO_CRH_CNF14_0
 ((
ušt32_t
)0x04000000è

	)

2440 
	#GPIO_CRH_CNF14_1
 ((
ušt32_t
)0x08000000è

	)

2442 
	#GPIO_CRH_CNF15
 ((
ušt32_t
)0xC0000000è

	)

2443 
	#GPIO_CRH_CNF15_0
 ((
ušt32_t
)0x40000000è

	)

2444 
	#GPIO_CRH_CNF15_1
 ((
ušt32_t
)0x80000000è

	)

2447 
	#GPIO_IDR_IDR0
 ((
ušt16_t
)0x0001è

	)

2448 
	#GPIO_IDR_IDR1
 ((
ušt16_t
)0x0002è

	)

2449 
	#GPIO_IDR_IDR2
 ((
ušt16_t
)0x0004è

	)

2450 
	#GPIO_IDR_IDR3
 ((
ušt16_t
)0x0008è

	)

2451 
	#GPIO_IDR_IDR4
 ((
ušt16_t
)0x0010è

	)

2452 
	#GPIO_IDR_IDR5
 ((
ušt16_t
)0x0020è

	)

2453 
	#GPIO_IDR_IDR6
 ((
ušt16_t
)0x0040è

	)

2454 
	#GPIO_IDR_IDR7
 ((
ušt16_t
)0x0080è

	)

2455 
	#GPIO_IDR_IDR8
 ((
ušt16_t
)0x0100è

	)

2456 
	#GPIO_IDR_IDR9
 ((
ušt16_t
)0x0200è

	)

2457 
	#GPIO_IDR_IDR10
 ((
ušt16_t
)0x0400è

	)

2458 
	#GPIO_IDR_IDR11
 ((
ušt16_t
)0x0800è

	)

2459 
	#GPIO_IDR_IDR12
 ((
ušt16_t
)0x1000è

	)

2460 
	#GPIO_IDR_IDR13
 ((
ušt16_t
)0x2000è

	)

2461 
	#GPIO_IDR_IDR14
 ((
ušt16_t
)0x4000è

	)

2462 
	#GPIO_IDR_IDR15
 ((
ušt16_t
)0x8000è

	)

2465 
	#GPIO_ODR_ODR0
 ((
ušt16_t
)0x0001è

	)

2466 
	#GPIO_ODR_ODR1
 ((
ušt16_t
)0x0002è

	)

2467 
	#GPIO_ODR_ODR2
 ((
ušt16_t
)0x0004è

	)

2468 
	#GPIO_ODR_ODR3
 ((
ušt16_t
)0x0008è

	)

2469 
	#GPIO_ODR_ODR4
 ((
ušt16_t
)0x0010è

	)

2470 
	#GPIO_ODR_ODR5
 ((
ušt16_t
)0x0020è

	)

2471 
	#GPIO_ODR_ODR6
 ((
ušt16_t
)0x0040è

	)

2472 
	#GPIO_ODR_ODR7
 ((
ušt16_t
)0x0080è

	)

2473 
	#GPIO_ODR_ODR8
 ((
ušt16_t
)0x0100è

	)

2474 
	#GPIO_ODR_ODR9
 ((
ušt16_t
)0x0200è

	)

2475 
	#GPIO_ODR_ODR10
 ((
ušt16_t
)0x0400è

	)

2476 
	#GPIO_ODR_ODR11
 ((
ušt16_t
)0x0800è

	)

2477 
	#GPIO_ODR_ODR12
 ((
ušt16_t
)0x1000è

	)

2478 
	#GPIO_ODR_ODR13
 ((
ušt16_t
)0x2000è

	)

2479 
	#GPIO_ODR_ODR14
 ((
ušt16_t
)0x4000è

	)

2480 
	#GPIO_ODR_ODR15
 ((
ušt16_t
)0x8000è

	)

2483 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001è

	)

2484 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002è

	)

2485 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004è

	)

2486 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008è

	)

2487 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010è

	)

2488 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020è

	)

2489 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040è

	)

2490 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080è

	)

2491 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100è

	)

2492 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200è

	)

2493 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400è

	)

2494 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800è

	)

2495 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000è

	)

2496 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000è

	)

2497 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000è

	)

2498 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000è

	)

2500 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000è

	)

2501 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000è

	)

2502 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000è

	)

2503 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000è

	)

2504 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000è

	)

2505 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000è

	)

2506 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000è

	)

2507 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000è

	)

2508 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000è

	)

2509 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000è

	)

2510 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000è

	)

2511 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000è

	)

2512 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000è

	)

2513 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000è

	)

2514 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000è

	)

2515 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000è

	)

2518 
	#GPIO_BRR_BR0
 ((
ušt16_t
)0x0001è

	)

2519 
	#GPIO_BRR_BR1
 ((
ušt16_t
)0x0002è

	)

2520 
	#GPIO_BRR_BR2
 ((
ušt16_t
)0x0004è

	)

2521 
	#GPIO_BRR_BR3
 ((
ušt16_t
)0x0008è

	)

2522 
	#GPIO_BRR_BR4
 ((
ušt16_t
)0x0010è

	)

2523 
	#GPIO_BRR_BR5
 ((
ušt16_t
)0x0020è

	)

2524 
	#GPIO_BRR_BR6
 ((
ušt16_t
)0x0040è

	)

2525 
	#GPIO_BRR_BR7
 ((
ušt16_t
)0x0080è

	)

2526 
	#GPIO_BRR_BR8
 ((
ušt16_t
)0x0100è

	)

2527 
	#GPIO_BRR_BR9
 ((
ušt16_t
)0x0200è

	)

2528 
	#GPIO_BRR_BR10
 ((
ušt16_t
)0x0400è

	)

2529 
	#GPIO_BRR_BR11
 ((
ušt16_t
)0x0800è

	)

2530 
	#GPIO_BRR_BR12
 ((
ušt16_t
)0x1000è

	)

2531 
	#GPIO_BRR_BR13
 ((
ušt16_t
)0x2000è

	)

2532 
	#GPIO_BRR_BR14
 ((
ušt16_t
)0x4000è

	)

2533 
	#GPIO_BRR_BR15
 ((
ušt16_t
)0x8000è

	)

2536 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001è

	)

2537 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002è

	)

2538 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004è

	)

2539 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008è

	)

2540 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010è

	)

2541 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020è

	)

2542 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040è

	)

2543 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080è

	)

2544 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100è

	)

2545 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200è

	)

2546 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400è

	)

2547 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800è

	)

2548 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000è

	)

2549 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000è

	)

2550 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000è

	)

2551 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000è

	)

2552 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000è

	)

2557 
	#AFIO_EVCR_PIN
 ((
ušt8_t
)0x0Fè

	)

2558 
	#AFIO_EVCR_PIN_0
 ((
ušt8_t
)0x01è

	)

2559 
	#AFIO_EVCR_PIN_1
 ((
ušt8_t
)0x02è

	)

2560 
	#AFIO_EVCR_PIN_2
 ((
ušt8_t
)0x04è

	)

2561 
	#AFIO_EVCR_PIN_3
 ((
ušt8_t
)0x08è

	)

2564 
	#AFIO_EVCR_PIN_PX0
 ((
ušt8_t
)0x00è

	)

2565 
	#AFIO_EVCR_PIN_PX1
 ((
ušt8_t
)0x01è

	)

2566 
	#AFIO_EVCR_PIN_PX2
 ((
ušt8_t
)0x02è

	)

2567 
	#AFIO_EVCR_PIN_PX3
 ((
ušt8_t
)0x03è

	)

2568 
	#AFIO_EVCR_PIN_PX4
 ((
ušt8_t
)0x04è

	)

2569 
	#AFIO_EVCR_PIN_PX5
 ((
ušt8_t
)0x05è

	)

2570 
	#AFIO_EVCR_PIN_PX6
 ((
ušt8_t
)0x06è

	)

2571 
	#AFIO_EVCR_PIN_PX7
 ((
ušt8_t
)0x07è

	)

2572 
	#AFIO_EVCR_PIN_PX8
 ((
ušt8_t
)0x08è

	)

2573 
	#AFIO_EVCR_PIN_PX9
 ((
ušt8_t
)0x09è

	)

2574 
	#AFIO_EVCR_PIN_PX10
 ((
ušt8_t
)0x0Aè

	)

2575 
	#AFIO_EVCR_PIN_PX11
 ((
ušt8_t
)0x0Bè

	)

2576 
	#AFIO_EVCR_PIN_PX12
 ((
ušt8_t
)0x0Cè

	)

2577 
	#AFIO_EVCR_PIN_PX13
 ((
ušt8_t
)0x0Dè

	)

2578 
	#AFIO_EVCR_PIN_PX14
 ((
ušt8_t
)0x0Eè

	)

2579 
	#AFIO_EVCR_PIN_PX15
 ((
ušt8_t
)0x0Fè

	)

2581 
	#AFIO_EVCR_PORT
 ((
ušt8_t
)0x70è

	)

2582 
	#AFIO_EVCR_PORT_0
 ((
ušt8_t
)0x10è

	)

2583 
	#AFIO_EVCR_PORT_1
 ((
ušt8_t
)0x20è

	)

2584 
	#AFIO_EVCR_PORT_2
 ((
ušt8_t
)0x40è

	)

2587 
	#AFIO_EVCR_PORT_PA
 ((
ušt8_t
)0x00è

	)

2588 
	#AFIO_EVCR_PORT_PB
 ((
ušt8_t
)0x10è

	)

2589 
	#AFIO_EVCR_PORT_PC
 ((
ušt8_t
)0x20è

	)

2590 
	#AFIO_EVCR_PORT_PD
 ((
ušt8_t
)0x30è

	)

2591 
	#AFIO_EVCR_PORT_PE
 ((
ušt8_t
)0x40è

	)

2593 
	#AFIO_EVCR_EVOE
 ((
ušt8_t
)0x80è

	)

2596 
	#AFIO_MAPR_SPI1_REMAP
 ((
ušt32_t
)0x00000001è

	)

2597 
	#AFIO_MAPR_I2C1_REMAP
 ((
ušt32_t
)0x00000002è

	)

2598 
	#AFIO_MAPR_USART1_REMAP
 ((
ušt32_t
)0x00000004è

	)

2599 
	#AFIO_MAPR_USART2_REMAP
 ((
ušt32_t
)0x00000008è

	)

2601 
	#AFIO_MAPR_USART3_REMAP
 ((
ušt32_t
)0x00000030è

	)

2602 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ušt32_t
)0x00000010è

	)

2603 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ušt32_t
)0x00000020è

	)

2606 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2607 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000010è

	)

2608 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000030è

	)

2610 
	#AFIO_MAPR_TIM1_REMAP
 ((
ušt32_t
)0x000000C0è

	)

2611 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ušt32_t
)0x00000040è

	)

2612 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ušt32_t
)0x00000080è

	)

2615 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2616 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000040è

	)

2617 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ušt32_t
)0x000000C0è

	)

2619 
	#AFIO_MAPR_TIM2_REMAP
 ((
ušt32_t
)0x00000300è

	)

2620 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ušt32_t
)0x00000100è

	)

2621 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ušt32_t
)0x00000200è

	)

2624 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2625 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ušt32_t
)0x00000100è

	)

2626 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ušt32_t
)0x00000200è

	)

2627 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000300è

	)

2629 
	#AFIO_MAPR_TIM3_REMAP
 ((
ušt32_t
)0x00000C00è

	)

2630 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ušt32_t
)0x00000400è

	)

2631 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ušt32_t
)0x00000800è

	)

2634 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2635 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000800è

	)

2636 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000C00è

	)

2638 
	#AFIO_MAPR_TIM4_REMAP
 ((
ušt32_t
)0x00001000è

	)

2640 
	#AFIO_MAPR_CAN_REMAP
 ((
ušt32_t
)0x00006000è

	)

2641 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ušt32_t
)0x00002000è

	)

2642 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ušt32_t
)0x00004000è

	)

2645 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ušt32_t
)0x00000000è

	)

2646 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ušt32_t
)0x00004000è

	)

2647 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ušt32_t
)0x00006000è

	)

2649 
	#AFIO_MAPR_PD01_REMAP
 ((
ušt32_t
)0x00008000è

	)

2650 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ušt32_t
)0x00010000è

	)

2651 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ušt32_t
)0x00020000è

	)

2652 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ušt32_t
)0x00040000è

	)

2653 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ušt32_t
)0x00080000è

	)

2654 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ušt32_t
)0x00100000è

	)

2657 
	#AFIO_MAPR_SWJ_CFG
 ((
ušt32_t
)0x07000000è

	)

2658 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ušt32_t
)0x01000000è

	)

2659 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ušt32_t
)0x02000000è

	)

2660 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ušt32_t
)0x04000000è

	)

2662 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ušt32_t
)0x00000000è

	)

2663 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ušt32_t
)0x01000000è

	)

2664 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ušt32_t
)0x02000000è

	)

2665 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ušt32_t
)0x04000000è

	)

2667 #ifdeà
STM32F10X_CL


2669 
	#AFIO_MAPR_ETH_REMAP
 ((
ušt32_t
)0x00200000è

	)

2672 
	#AFIO_MAPR_CAN2_REMAP
 ((
ušt32_t
)0x00400000è

	)

2675 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

2678 
	#AFIO_MAPR_SPI3_REMAP
 ((
ušt32_t
)0x10000000è

	)

2681 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ušt32_t
)0x20000000è

	)

2684 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ušt32_t
)0x40000000è

	)

2688 
	#AFIO_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2689 
	#AFIO_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2690 
	#AFIO_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2691 
	#AFIO_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2694 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2695 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2696 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2697 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

2698 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

2699 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

2700 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

2703 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2704 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2705 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2706 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

2707 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

2708 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

2709 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

2712 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2713 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2714 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2715 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2716 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

2717 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

2718 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

2721 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2722 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2723 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2724 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

2725 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

2726 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

2727 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

2730 
	#AFIO_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2731 
	#AFIO_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2732 
	#AFIO_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2733 
	#AFIO_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2736 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2737 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2738 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2739 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

2740 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

2741 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

2742 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

2745 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2746 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2747 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2748 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

2749 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

2750 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

2751 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

2754 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2755 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2756 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2757 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

2758 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

2759 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

2760 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

2763 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2764 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2765 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2766 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

2767 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

2768 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

2769 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

2772 
	#AFIO_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2773 
	#AFIO_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2774 
	#AFIO_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2775 
	#AFIO_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2778 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2779 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2780 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2781 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

2782 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

2783 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

2784 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

2787 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2788 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2789 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2790 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

2791 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

2792 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

2793 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

2796 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2797 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2798 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2799 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

2800 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

2801 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

2802 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

2805 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2806 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2807 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2808 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

2809 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

2810 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

2811 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

2814 
	#AFIO_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2815 
	#AFIO_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2816 
	#AFIO_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2817 
	#AFIO_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2820 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2821 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2822 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2823 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

2824 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

2825 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

2826 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

2829 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2830 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2831 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2832 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

2833 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

2834 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

2835 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

2838 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2839 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2840 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2841 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

2842 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

2843 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

2844 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

2847 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2848 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2849 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2850 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

2851 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

2852 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

2853 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

2855 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2857 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ušt32_t
)0x00000001è

	)

2858 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ušt32_t
)0x00000002è

	)

2859 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ušt32_t
)0x00000004è

	)

2860 
	#AFIO_MAPR2_CEC_REMAP
 ((
ušt32_t
)0x00000008è

	)

2861 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ušt32_t
)0x00000010è

	)

2864 #ifdeà
STM32F10X_HD_VL


2865 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2866 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2867 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2868 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ušt32_t
)0x00000800è

	)

2869 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ušt32_t
)0x00001000è

	)

2870 
	#AFIO_MAPR2_MISC_REMAP
 ((
ušt32_t
)0x00002000è

	)

2873 #ifdeà
STM32F10X_XL


2875 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ušt32_t
)0x00000020è

	)

2876 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ušt32_t
)0x00000040è

	)

2877 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ušt32_t
)0x00000080è

	)

2878 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2879 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2880 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2890 
	#SysTick_CTRL_ENABLE
 ((
ušt32_t
)0x00000001è

	)

2891 
	#SysTick_CTRL_TICKINT
 ((
ušt32_t
)0x00000002è

	)

2892 
	#SysTick_CTRL_CLKSOURCE
 ((
ušt32_t
)0x00000004è

	)

2893 
	#SysTick_CTRL_COUNTFLAG
 ((
ušt32_t
)0x00010000è

	)

2896 
	#SysTick_LOAD_RELOAD
 ((
ušt32_t
)0x00FFFFFFè

	)

2899 
	#SysTick_VAL_CURRENT
 ((
ušt32_t
)0x00FFFFFFè

	)

2902 
	#SysTick_CALIB_TENMS
 ((
ušt32_t
)0x00FFFFFFè

	)

2903 
	#SysTick_CALIB_SKEW
 ((
ušt32_t
)0x40000000è

	)

2904 
	#SysTick_CALIB_NOREF
 ((
ušt32_t
)0x80000000è

	)

2913 
	#NVIC_ISER_SETENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2914 
	#NVIC_ISER_SETENA_0
 ((
ušt32_t
)0x00000001è

	)

2915 
	#NVIC_ISER_SETENA_1
 ((
ušt32_t
)0x00000002è

	)

2916 
	#NVIC_ISER_SETENA_2
 ((
ušt32_t
)0x00000004è

	)

2917 
	#NVIC_ISER_SETENA_3
 ((
ušt32_t
)0x00000008è

	)

2918 
	#NVIC_ISER_SETENA_4
 ((
ušt32_t
)0x00000010è

	)

2919 
	#NVIC_ISER_SETENA_5
 ((
ušt32_t
)0x00000020è

	)

2920 
	#NVIC_ISER_SETENA_6
 ((
ušt32_t
)0x00000040è

	)

2921 
	#NVIC_ISER_SETENA_7
 ((
ušt32_t
)0x00000080è

	)

2922 
	#NVIC_ISER_SETENA_8
 ((
ušt32_t
)0x00000100è

	)

2923 
	#NVIC_ISER_SETENA_9
 ((
ušt32_t
)0x00000200è

	)

2924 
	#NVIC_ISER_SETENA_10
 ((
ušt32_t
)0x00000400è

	)

2925 
	#NVIC_ISER_SETENA_11
 ((
ušt32_t
)0x00000800è

	)

2926 
	#NVIC_ISER_SETENA_12
 ((
ušt32_t
)0x00001000è

	)

2927 
	#NVIC_ISER_SETENA_13
 ((
ušt32_t
)0x00002000è

	)

2928 
	#NVIC_ISER_SETENA_14
 ((
ušt32_t
)0x00004000è

	)

2929 
	#NVIC_ISER_SETENA_15
 ((
ušt32_t
)0x00008000è

	)

2930 
	#NVIC_ISER_SETENA_16
 ((
ušt32_t
)0x00010000è

	)

2931 
	#NVIC_ISER_SETENA_17
 ((
ušt32_t
)0x00020000è

	)

2932 
	#NVIC_ISER_SETENA_18
 ((
ušt32_t
)0x00040000è

	)

2933 
	#NVIC_ISER_SETENA_19
 ((
ušt32_t
)0x00080000è

	)

2934 
	#NVIC_ISER_SETENA_20
 ((
ušt32_t
)0x00100000è

	)

2935 
	#NVIC_ISER_SETENA_21
 ((
ušt32_t
)0x00200000è

	)

2936 
	#NVIC_ISER_SETENA_22
 ((
ušt32_t
)0x00400000è

	)

2937 
	#NVIC_ISER_SETENA_23
 ((
ušt32_t
)0x00800000è

	)

2938 
	#NVIC_ISER_SETENA_24
 ((
ušt32_t
)0x01000000è

	)

2939 
	#NVIC_ISER_SETENA_25
 ((
ušt32_t
)0x02000000è

	)

2940 
	#NVIC_ISER_SETENA_26
 ((
ušt32_t
)0x04000000è

	)

2941 
	#NVIC_ISER_SETENA_27
 ((
ušt32_t
)0x08000000è

	)

2942 
	#NVIC_ISER_SETENA_28
 ((
ušt32_t
)0x10000000è

	)

2943 
	#NVIC_ISER_SETENA_29
 ((
ušt32_t
)0x20000000è

	)

2944 
	#NVIC_ISER_SETENA_30
 ((
ušt32_t
)0x40000000è

	)

2945 
	#NVIC_ISER_SETENA_31
 ((
ušt32_t
)0x80000000è

	)

2948 
	#NVIC_ICER_CLRENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2949 
	#NVIC_ICER_CLRENA_0
 ((
ušt32_t
)0x00000001è

	)

2950 
	#NVIC_ICER_CLRENA_1
 ((
ušt32_t
)0x00000002è

	)

2951 
	#NVIC_ICER_CLRENA_2
 ((
ušt32_t
)0x00000004è

	)

2952 
	#NVIC_ICER_CLRENA_3
 ((
ušt32_t
)0x00000008è

	)

2953 
	#NVIC_ICER_CLRENA_4
 ((
ušt32_t
)0x00000010è

	)

2954 
	#NVIC_ICER_CLRENA_5
 ((
ušt32_t
)0x00000020è

	)

2955 
	#NVIC_ICER_CLRENA_6
 ((
ušt32_t
)0x00000040è

	)

2956 
	#NVIC_ICER_CLRENA_7
 ((
ušt32_t
)0x00000080è

	)

2957 
	#NVIC_ICER_CLRENA_8
 ((
ušt32_t
)0x00000100è

	)

2958 
	#NVIC_ICER_CLRENA_9
 ((
ušt32_t
)0x00000200è

	)

2959 
	#NVIC_ICER_CLRENA_10
 ((
ušt32_t
)0x00000400è

	)

2960 
	#NVIC_ICER_CLRENA_11
 ((
ušt32_t
)0x00000800è

	)

2961 
	#NVIC_ICER_CLRENA_12
 ((
ušt32_t
)0x00001000è

	)

2962 
	#NVIC_ICER_CLRENA_13
 ((
ušt32_t
)0x00002000è

	)

2963 
	#NVIC_ICER_CLRENA_14
 ((
ušt32_t
)0x00004000è

	)

2964 
	#NVIC_ICER_CLRENA_15
 ((
ušt32_t
)0x00008000è

	)

2965 
	#NVIC_ICER_CLRENA_16
 ((
ušt32_t
)0x00010000è

	)

2966 
	#NVIC_ICER_CLRENA_17
 ((
ušt32_t
)0x00020000è

	)

2967 
	#NVIC_ICER_CLRENA_18
 ((
ušt32_t
)0x00040000è

	)

2968 
	#NVIC_ICER_CLRENA_19
 ((
ušt32_t
)0x00080000è

	)

2969 
	#NVIC_ICER_CLRENA_20
 ((
ušt32_t
)0x00100000è

	)

2970 
	#NVIC_ICER_CLRENA_21
 ((
ušt32_t
)0x00200000è

	)

2971 
	#NVIC_ICER_CLRENA_22
 ((
ušt32_t
)0x00400000è

	)

2972 
	#NVIC_ICER_CLRENA_23
 ((
ušt32_t
)0x00800000è

	)

2973 
	#NVIC_ICER_CLRENA_24
 ((
ušt32_t
)0x01000000è

	)

2974 
	#NVIC_ICER_CLRENA_25
 ((
ušt32_t
)0x02000000è

	)

2975 
	#NVIC_ICER_CLRENA_26
 ((
ušt32_t
)0x04000000è

	)

2976 
	#NVIC_ICER_CLRENA_27
 ((
ušt32_t
)0x08000000è

	)

2977 
	#NVIC_ICER_CLRENA_28
 ((
ušt32_t
)0x10000000è

	)

2978 
	#NVIC_ICER_CLRENA_29
 ((
ušt32_t
)0x20000000è

	)

2979 
	#NVIC_ICER_CLRENA_30
 ((
ušt32_t
)0x40000000è

	)

2980 
	#NVIC_ICER_CLRENA_31
 ((
ušt32_t
)0x80000000è

	)

2983 
	#NVIC_ISPR_SETPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

2984 
	#NVIC_ISPR_SETPEND_0
 ((
ušt32_t
)0x00000001è

	)

2985 
	#NVIC_ISPR_SETPEND_1
 ((
ušt32_t
)0x00000002è

	)

2986 
	#NVIC_ISPR_SETPEND_2
 ((
ušt32_t
)0x00000004è

	)

2987 
	#NVIC_ISPR_SETPEND_3
 ((
ušt32_t
)0x00000008è

	)

2988 
	#NVIC_ISPR_SETPEND_4
 ((
ušt32_t
)0x00000010è

	)

2989 
	#NVIC_ISPR_SETPEND_5
 ((
ušt32_t
)0x00000020è

	)

2990 
	#NVIC_ISPR_SETPEND_6
 ((
ušt32_t
)0x00000040è

	)

2991 
	#NVIC_ISPR_SETPEND_7
 ((
ušt32_t
)0x00000080è

	)

2992 
	#NVIC_ISPR_SETPEND_8
 ((
ušt32_t
)0x00000100è

	)

2993 
	#NVIC_ISPR_SETPEND_9
 ((
ušt32_t
)0x00000200è

	)

2994 
	#NVIC_ISPR_SETPEND_10
 ((
ušt32_t
)0x00000400è

	)

2995 
	#NVIC_ISPR_SETPEND_11
 ((
ušt32_t
)0x00000800è

	)

2996 
	#NVIC_ISPR_SETPEND_12
 ((
ušt32_t
)0x00001000è

	)

2997 
	#NVIC_ISPR_SETPEND_13
 ((
ušt32_t
)0x00002000è

	)

2998 
	#NVIC_ISPR_SETPEND_14
 ((
ušt32_t
)0x00004000è

	)

2999 
	#NVIC_ISPR_SETPEND_15
 ((
ušt32_t
)0x00008000è

	)

3000 
	#NVIC_ISPR_SETPEND_16
 ((
ušt32_t
)0x00010000è

	)

3001 
	#NVIC_ISPR_SETPEND_17
 ((
ušt32_t
)0x00020000è

	)

3002 
	#NVIC_ISPR_SETPEND_18
 ((
ušt32_t
)0x00040000è

	)

3003 
	#NVIC_ISPR_SETPEND_19
 ((
ušt32_t
)0x00080000è

	)

3004 
	#NVIC_ISPR_SETPEND_20
 ((
ušt32_t
)0x00100000è

	)

3005 
	#NVIC_ISPR_SETPEND_21
 ((
ušt32_t
)0x00200000è

	)

3006 
	#NVIC_ISPR_SETPEND_22
 ((
ušt32_t
)0x00400000è

	)

3007 
	#NVIC_ISPR_SETPEND_23
 ((
ušt32_t
)0x00800000è

	)

3008 
	#NVIC_ISPR_SETPEND_24
 ((
ušt32_t
)0x01000000è

	)

3009 
	#NVIC_ISPR_SETPEND_25
 ((
ušt32_t
)0x02000000è

	)

3010 
	#NVIC_ISPR_SETPEND_26
 ((
ušt32_t
)0x04000000è

	)

3011 
	#NVIC_ISPR_SETPEND_27
 ((
ušt32_t
)0x08000000è

	)

3012 
	#NVIC_ISPR_SETPEND_28
 ((
ušt32_t
)0x10000000è

	)

3013 
	#NVIC_ISPR_SETPEND_29
 ((
ušt32_t
)0x20000000è

	)

3014 
	#NVIC_ISPR_SETPEND_30
 ((
ušt32_t
)0x40000000è

	)

3015 
	#NVIC_ISPR_SETPEND_31
 ((
ušt32_t
)0x80000000è

	)

3018 
	#NVIC_ICPR_CLRPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

3019 
	#NVIC_ICPR_CLRPEND_0
 ((
ušt32_t
)0x00000001è

	)

3020 
	#NVIC_ICPR_CLRPEND_1
 ((
ušt32_t
)0x00000002è

	)

3021 
	#NVIC_ICPR_CLRPEND_2
 ((
ušt32_t
)0x00000004è

	)

3022 
	#NVIC_ICPR_CLRPEND_3
 ((
ušt32_t
)0x00000008è

	)

3023 
	#NVIC_ICPR_CLRPEND_4
 ((
ušt32_t
)0x00000010è

	)

3024 
	#NVIC_ICPR_CLRPEND_5
 ((
ušt32_t
)0x00000020è

	)

3025 
	#NVIC_ICPR_CLRPEND_6
 ((
ušt32_t
)0x00000040è

	)

3026 
	#NVIC_ICPR_CLRPEND_7
 ((
ušt32_t
)0x00000080è

	)

3027 
	#NVIC_ICPR_CLRPEND_8
 ((
ušt32_t
)0x00000100è

	)

3028 
	#NVIC_ICPR_CLRPEND_9
 ((
ušt32_t
)0x00000200è

	)

3029 
	#NVIC_ICPR_CLRPEND_10
 ((
ušt32_t
)0x00000400è

	)

3030 
	#NVIC_ICPR_CLRPEND_11
 ((
ušt32_t
)0x00000800è

	)

3031 
	#NVIC_ICPR_CLRPEND_12
 ((
ušt32_t
)0x00001000è

	)

3032 
	#NVIC_ICPR_CLRPEND_13
 ((
ušt32_t
)0x00002000è

	)

3033 
	#NVIC_ICPR_CLRPEND_14
 ((
ušt32_t
)0x00004000è

	)

3034 
	#NVIC_ICPR_CLRPEND_15
 ((
ušt32_t
)0x00008000è

	)

3035 
	#NVIC_ICPR_CLRPEND_16
 ((
ušt32_t
)0x00010000è

	)

3036 
	#NVIC_ICPR_CLRPEND_17
 ((
ušt32_t
)0x00020000è

	)

3037 
	#NVIC_ICPR_CLRPEND_18
 ((
ušt32_t
)0x00040000è

	)

3038 
	#NVIC_ICPR_CLRPEND_19
 ((
ušt32_t
)0x00080000è

	)

3039 
	#NVIC_ICPR_CLRPEND_20
 ((
ušt32_t
)0x00100000è

	)

3040 
	#NVIC_ICPR_CLRPEND_21
 ((
ušt32_t
)0x00200000è

	)

3041 
	#NVIC_ICPR_CLRPEND_22
 ((
ušt32_t
)0x00400000è

	)

3042 
	#NVIC_ICPR_CLRPEND_23
 ((
ušt32_t
)0x00800000è

	)

3043 
	#NVIC_ICPR_CLRPEND_24
 ((
ušt32_t
)0x01000000è

	)

3044 
	#NVIC_ICPR_CLRPEND_25
 ((
ušt32_t
)0x02000000è

	)

3045 
	#NVIC_ICPR_CLRPEND_26
 ((
ušt32_t
)0x04000000è

	)

3046 
	#NVIC_ICPR_CLRPEND_27
 ((
ušt32_t
)0x08000000è

	)

3047 
	#NVIC_ICPR_CLRPEND_28
 ((
ušt32_t
)0x10000000è

	)

3048 
	#NVIC_ICPR_CLRPEND_29
 ((
ušt32_t
)0x20000000è

	)

3049 
	#NVIC_ICPR_CLRPEND_30
 ((
ušt32_t
)0x40000000è

	)

3050 
	#NVIC_ICPR_CLRPEND_31
 ((
ušt32_t
)0x80000000è

	)

3053 
	#NVIC_IABR_ACTIVE
 ((
ušt32_t
)0xFFFFFFFFè

	)

3054 
	#NVIC_IABR_ACTIVE_0
 ((
ušt32_t
)0x00000001è

	)

3055 
	#NVIC_IABR_ACTIVE_1
 ((
ušt32_t
)0x00000002è

	)

3056 
	#NVIC_IABR_ACTIVE_2
 ((
ušt32_t
)0x00000004è

	)

3057 
	#NVIC_IABR_ACTIVE_3
 ((
ušt32_t
)0x00000008è

	)

3058 
	#NVIC_IABR_ACTIVE_4
 ((
ušt32_t
)0x00000010è

	)

3059 
	#NVIC_IABR_ACTIVE_5
 ((
ušt32_t
)0x00000020è

	)

3060 
	#NVIC_IABR_ACTIVE_6
 ((
ušt32_t
)0x00000040è

	)

3061 
	#NVIC_IABR_ACTIVE_7
 ((
ušt32_t
)0x00000080è

	)

3062 
	#NVIC_IABR_ACTIVE_8
 ((
ušt32_t
)0x00000100è

	)

3063 
	#NVIC_IABR_ACTIVE_9
 ((
ušt32_t
)0x00000200è

	)

3064 
	#NVIC_IABR_ACTIVE_10
 ((
ušt32_t
)0x00000400è

	)

3065 
	#NVIC_IABR_ACTIVE_11
 ((
ušt32_t
)0x00000800è

	)

3066 
	#NVIC_IABR_ACTIVE_12
 ((
ušt32_t
)0x00001000è

	)

3067 
	#NVIC_IABR_ACTIVE_13
 ((
ušt32_t
)0x00002000è

	)

3068 
	#NVIC_IABR_ACTIVE_14
 ((
ušt32_t
)0x00004000è

	)

3069 
	#NVIC_IABR_ACTIVE_15
 ((
ušt32_t
)0x00008000è

	)

3070 
	#NVIC_IABR_ACTIVE_16
 ((
ušt32_t
)0x00010000è

	)

3071 
	#NVIC_IABR_ACTIVE_17
 ((
ušt32_t
)0x00020000è

	)

3072 
	#NVIC_IABR_ACTIVE_18
 ((
ušt32_t
)0x00040000è

	)

3073 
	#NVIC_IABR_ACTIVE_19
 ((
ušt32_t
)0x00080000è

	)

3074 
	#NVIC_IABR_ACTIVE_20
 ((
ušt32_t
)0x00100000è

	)

3075 
	#NVIC_IABR_ACTIVE_21
 ((
ušt32_t
)0x00200000è

	)

3076 
	#NVIC_IABR_ACTIVE_22
 ((
ušt32_t
)0x00400000è

	)

3077 
	#NVIC_IABR_ACTIVE_23
 ((
ušt32_t
)0x00800000è

	)

3078 
	#NVIC_IABR_ACTIVE_24
 ((
ušt32_t
)0x01000000è

	)

3079 
	#NVIC_IABR_ACTIVE_25
 ((
ušt32_t
)0x02000000è

	)

3080 
	#NVIC_IABR_ACTIVE_26
 ((
ušt32_t
)0x04000000è

	)

3081 
	#NVIC_IABR_ACTIVE_27
 ((
ušt32_t
)0x08000000è

	)

3082 
	#NVIC_IABR_ACTIVE_28
 ((
ušt32_t
)0x10000000è

	)

3083 
	#NVIC_IABR_ACTIVE_29
 ((
ušt32_t
)0x20000000è

	)

3084 
	#NVIC_IABR_ACTIVE_30
 ((
ušt32_t
)0x40000000è

	)

3085 
	#NVIC_IABR_ACTIVE_31
 ((
ušt32_t
)0x80000000è

	)

3088 
	#NVIC_IPR0_PRI_0
 ((
ušt32_t
)0x000000FFè

	)

3089 
	#NVIC_IPR0_PRI_1
 ((
ušt32_t
)0x0000FF00è

	)

3090 
	#NVIC_IPR0_PRI_2
 ((
ušt32_t
)0x00FF0000è

	)

3091 
	#NVIC_IPR0_PRI_3
 ((
ušt32_t
)0xFF000000è

	)

3094 
	#NVIC_IPR1_PRI_4
 ((
ušt32_t
)0x000000FFè

	)

3095 
	#NVIC_IPR1_PRI_5
 ((
ušt32_t
)0x0000FF00è

	)

3096 
	#NVIC_IPR1_PRI_6
 ((
ušt32_t
)0x00FF0000è

	)

3097 
	#NVIC_IPR1_PRI_7
 ((
ušt32_t
)0xFF000000è

	)

3100 
	#NVIC_IPR2_PRI_8
 ((
ušt32_t
)0x000000FFè

	)

3101 
	#NVIC_IPR2_PRI_9
 ((
ušt32_t
)0x0000FF00è

	)

3102 
	#NVIC_IPR2_PRI_10
 ((
ušt32_t
)0x00FF0000è

	)

3103 
	#NVIC_IPR2_PRI_11
 ((
ušt32_t
)0xFF000000è

	)

3106 
	#NVIC_IPR3_PRI_12
 ((
ušt32_t
)0x000000FFè

	)

3107 
	#NVIC_IPR3_PRI_13
 ((
ušt32_t
)0x0000FF00è

	)

3108 
	#NVIC_IPR3_PRI_14
 ((
ušt32_t
)0x00FF0000è

	)

3109 
	#NVIC_IPR3_PRI_15
 ((
ušt32_t
)0xFF000000è

	)

3112 
	#NVIC_IPR4_PRI_16
 ((
ušt32_t
)0x000000FFè

	)

3113 
	#NVIC_IPR4_PRI_17
 ((
ušt32_t
)0x0000FF00è

	)

3114 
	#NVIC_IPR4_PRI_18
 ((
ušt32_t
)0x00FF0000è

	)

3115 
	#NVIC_IPR4_PRI_19
 ((
ušt32_t
)0xFF000000è

	)

3118 
	#NVIC_IPR5_PRI_20
 ((
ušt32_t
)0x000000FFè

	)

3119 
	#NVIC_IPR5_PRI_21
 ((
ušt32_t
)0x0000FF00è

	)

3120 
	#NVIC_IPR5_PRI_22
 ((
ušt32_t
)0x00FF0000è

	)

3121 
	#NVIC_IPR5_PRI_23
 ((
ušt32_t
)0xFF000000è

	)

3124 
	#NVIC_IPR6_PRI_24
 ((
ušt32_t
)0x000000FFè

	)

3125 
	#NVIC_IPR6_PRI_25
 ((
ušt32_t
)0x0000FF00è

	)

3126 
	#NVIC_IPR6_PRI_26
 ((
ušt32_t
)0x00FF0000è

	)

3127 
	#NVIC_IPR6_PRI_27
 ((
ušt32_t
)0xFF000000è

	)

3130 
	#NVIC_IPR7_PRI_28
 ((
ušt32_t
)0x000000FFè

	)

3131 
	#NVIC_IPR7_PRI_29
 ((
ušt32_t
)0x0000FF00è

	)

3132 
	#NVIC_IPR7_PRI_30
 ((
ušt32_t
)0x00FF0000è

	)

3133 
	#NVIC_IPR7_PRI_31
 ((
ušt32_t
)0xFF000000è

	)

3136 
	#SCB_CPUID_REVISION
 ((
ušt32_t
)0x0000000Fè

	)

3137 
	#SCB_CPUID_PARTNO
 ((
ušt32_t
)0x0000FFF0è

	)

3138 
	#SCB_CPUID_CÚ¡ªt
 ((
ušt32_t
)0x000F0000è

	)

3139 
	#SCB_CPUID_VARIANT
 ((
ušt32_t
)0x00F00000è

	)

3140 
	#SCB_CPUID_IMPLEMENTER
 ((
ušt32_t
)0xFF000000è

	)

3143 
	#SCB_ICSR_VECTACTIVE
 ((
ušt32_t
)0x000001FFè

	)

3144 
	#SCB_ICSR_RETTOBASE
 ((
ušt32_t
)0x00000800è

	)

3145 
	#SCB_ICSR_VECTPENDING
 ((
ušt32_t
)0x003FF000è

	)

3146 
	#SCB_ICSR_ISRPENDING
 ((
ušt32_t
)0x00400000è

	)

3147 
	#SCB_ICSR_ISRPREEMPT
 ((
ušt32_t
)0x00800000è

	)

3148 
	#SCB_ICSR_PENDSTCLR
 ((
ušt32_t
)0x02000000è

	)

3149 
	#SCB_ICSR_PENDSTSET
 ((
ušt32_t
)0x04000000è

	)

3150 
	#SCB_ICSR_PENDSVCLR
 ((
ušt32_t
)0x08000000è

	)

3151 
	#SCB_ICSR_PENDSVSET
 ((
ušt32_t
)0x10000000è

	)

3152 
	#SCB_ICSR_NMIPENDSET
 ((
ušt32_t
)0x80000000è

	)

3155 
	#SCB_VTOR_TBLOFF
 ((
ušt32_t
)0x1FFFFF80è

	)

3156 
	#SCB_VTOR_TBLBASE
 ((
ušt32_t
)0x20000000è

	)

3159 
	#SCB_AIRCR_VECTRESET
 ((
ušt32_t
)0x00000001è

	)

3160 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ušt32_t
)0x00000002è

	)

3161 
	#SCB_AIRCR_SYSRESETREQ
 ((
ušt32_t
)0x00000004è

	)

3163 
	#SCB_AIRCR_PRIGROUP
 ((
ušt32_t
)0x00000700è

	)

3164 
	#SCB_AIRCR_PRIGROUP_0
 ((
ušt32_t
)0x00000100è

	)

3165 
	#SCB_AIRCR_PRIGROUP_1
 ((
ušt32_t
)0x00000200è

	)

3166 
	#SCB_AIRCR_PRIGROUP_2
 ((
ušt32_t
)0x00000400è

	)

3169 
	#SCB_AIRCR_PRIGROUP0
 ((
ušt32_t
)0x00000000è

	)

3170 
	#SCB_AIRCR_PRIGROUP1
 ((
ušt32_t
)0x00000100è

	)

3171 
	#SCB_AIRCR_PRIGROUP2
 ((
ušt32_t
)0x00000200è

	)

3172 
	#SCB_AIRCR_PRIGROUP3
 ((
ušt32_t
)0x00000300è

	)

3173 
	#SCB_AIRCR_PRIGROUP4
 ((
ušt32_t
)0x00000400è

	)

3174 
	#SCB_AIRCR_PRIGROUP5
 ((
ušt32_t
)0x00000500è

	)

3175 
	#SCB_AIRCR_PRIGROUP6
 ((
ušt32_t
)0x00000600è

	)

3176 
	#SCB_AIRCR_PRIGROUP7
 ((
ušt32_t
)0x00000700è

	)

3178 
	#SCB_AIRCR_ENDIANESS
 ((
ušt32_t
)0x00008000è

	)

3179 
	#SCB_AIRCR_VECTKEY
 ((
ušt32_t
)0xFFFF0000è

	)

3182 
	#SCB_SCR_SLEEPONEXIT
 ((
ušt8_t
)0x02è

	)

3183 
	#SCB_SCR_SLEEPDEEP
 ((
ušt8_t
)0x04è

	)

3184 
	#SCB_SCR_SEVONPEND
 ((
ušt8_t
)0x10è

	)

3187 
	#SCB_CCR_NONBASETHRDENA
 ((
ušt16_t
)0x0001è

	)

3188 
	#SCB_CCR_USERSETMPEND
 ((
ušt16_t
)0x0002è

	)

3189 
	#SCB_CCR_UNALIGN_TRP
 ((
ušt16_t
)0x0008è

	)

3190 
	#SCB_CCR_DIV_0_TRP
 ((
ušt16_t
)0x0010è

	)

3191 
	#SCB_CCR_BFHFNMIGN
 ((
ušt16_t
)0x0100è

	)

3192 
	#SCB_CCR_STKALIGN
 ((
ušt16_t
)0x0200è

	)

3195 
	#SCB_SHPR_PRI_N
 ((
ušt32_t
)0x000000FFè

	)

3196 
	#SCB_SHPR_PRI_N1
 ((
ušt32_t
)0x0000FF00è

	)

3197 
	#SCB_SHPR_PRI_N2
 ((
ušt32_t
)0x00FF0000è

	)

3198 
	#SCB_SHPR_PRI_N3
 ((
ušt32_t
)0xFF000000è

	)

3201 
	#SCB_SHCSR_MEMFAULTACT
 ((
ušt32_t
)0x00000001è

	)

3202 
	#SCB_SHCSR_BUSFAULTACT
 ((
ušt32_t
)0x00000002è

	)

3203 
	#SCB_SHCSR_USGFAULTACT
 ((
ušt32_t
)0x00000008è

	)

3204 
	#SCB_SHCSR_SVCALLACT
 ((
ušt32_t
)0x00000080è

	)

3205 
	#SCB_SHCSR_MONITORACT
 ((
ušt32_t
)0x00000100è

	)

3206 
	#SCB_SHCSR_PENDSVACT
 ((
ušt32_t
)0x00000400è

	)

3207 
	#SCB_SHCSR_SYSTICKACT
 ((
ušt32_t
)0x00000800è

	)

3208 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ušt32_t
)0x00001000è

	)

3209 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ušt32_t
)0x00002000è

	)

3210 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ušt32_t
)0x00004000è

	)

3211 
	#SCB_SHCSR_SVCALLPENDED
 ((
ušt32_t
)0x00008000è

	)

3212 
	#SCB_SHCSR_MEMFAULTENA
 ((
ušt32_t
)0x00010000è

	)

3213 
	#SCB_SHCSR_BUSFAULTENA
 ((
ušt32_t
)0x00020000è

	)

3214 
	#SCB_SHCSR_USGFAULTENA
 ((
ušt32_t
)0x00040000è

	)

3218 
	#SCB_CFSR_IACCVIOL
 ((
ušt32_t
)0x00000001è

	)

3219 
	#SCB_CFSR_DACCVIOL
 ((
ušt32_t
)0x00000002è

	)

3220 
	#SCB_CFSR_MUNSTKERR
 ((
ušt32_t
)0x00000008è

	)

3221 
	#SCB_CFSR_MSTKERR
 ((
ušt32_t
)0x00000010è

	)

3222 
	#SCB_CFSR_MMARVALID
 ((
ušt32_t
)0x00000080è

	)

3224 
	#SCB_CFSR_IBUSERR
 ((
ušt32_t
)0x00000100è

	)

3225 
	#SCB_CFSR_PRECISERR
 ((
ušt32_t
)0x00000200è

	)

3226 
	#SCB_CFSR_IMPRECISERR
 ((
ušt32_t
)0x00000400è

	)

3227 
	#SCB_CFSR_UNSTKERR
 ((
ušt32_t
)0x00000800è

	)

3228 
	#SCB_CFSR_STKERR
 ((
ušt32_t
)0x00001000è

	)

3229 
	#SCB_CFSR_BFARVALID
 ((
ušt32_t
)0x00008000è

	)

3231 
	#SCB_CFSR_UNDEFINSTR
 ((
ušt32_t
)0x00010000è

	)

3232 
	#SCB_CFSR_INVSTATE
 ((
ušt32_t
)0x00020000è

	)

3233 
	#SCB_CFSR_INVPC
 ((
ušt32_t
)0x00040000è

	)

3234 
	#SCB_CFSR_NOCP
 ((
ušt32_t
)0x00080000è

	)

3235 
	#SCB_CFSR_UNALIGNED
 ((
ušt32_t
)0x01000000è

	)

3236 
	#SCB_CFSR_DIVBYZERO
 ((
ušt32_t
)0x02000000è

	)

3239 
	#SCB_HFSR_VECTTBL
 ((
ušt32_t
)0x00000002è

	)

3240 
	#SCB_HFSR_FORCED
 ((
ušt32_t
)0x40000000è

	)

3241 
	#SCB_HFSR_DEBUGEVT
 ((
ušt32_t
)0x80000000è

	)

3244 
	#SCB_DFSR_HALTED
 ((
ušt8_t
)0x01è

	)

3245 
	#SCB_DFSR_BKPT
 ((
ušt8_t
)0x02è

	)

3246 
	#SCB_DFSR_DWTTRAP
 ((
ušt8_t
)0x04è

	)

3247 
	#SCB_DFSR_VCATCH
 ((
ušt8_t
)0x08è

	)

3248 
	#SCB_DFSR_EXTERNAL
 ((
ušt8_t
)0x10è

	)

3251 
	#SCB_MMFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3254 
	#SCB_BFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3257 
	#SCB_AFSR_IMPDEF
 ((
ušt32_t
)0xFFFFFFFFè

	)

3266 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3267 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3268 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3269 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3270 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3271 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3272 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3273 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3274 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3275 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3276 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3277 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3278 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3279 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3280 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3281 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3282 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3283 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3284 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3285 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3288 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3289 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3290 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3291 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3292 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3293 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3294 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3295 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3296 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3297 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3298 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3299 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3300 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3301 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3302 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3303 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3304 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3305 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3306 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3307 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3310 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3311 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3312 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3313 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3314 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3315 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3316 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3317 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3318 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3319 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3320 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3321 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3322 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3323 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3324 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3325 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3326 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3327 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3328 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3329 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3332 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3333 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3334 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3335 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3336 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3337 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3338 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3339 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3340 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3341 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3342 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3343 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3344 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3345 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3346 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3347 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3348 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3349 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3350 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3351 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3354 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3355 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3356 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3357 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3358 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3359 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3360 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3361 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3362 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3363 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3364 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3365 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3366 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3367 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3368 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3369 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3370 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3371 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3372 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3373 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3376 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3377 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3378 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3379 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3380 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3381 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3382 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3383 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3384 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3385 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3386 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3387 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3388 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3389 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3390 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3391 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3392 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3393 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3394 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3395 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3404 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3405 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3406 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3407 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3408 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3409 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3410 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3411 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3412 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3413 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3414 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3415 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3416 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3417 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3418 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3419 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3420 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3421 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3422 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3423 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3424 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3425 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3426 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3427 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3428 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3429 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3430 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3431 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3434 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3435 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3436 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3437 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3438 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3439 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3440 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3441 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3442 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3443 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3444 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3445 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3446 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3447 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3448 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3449 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3450 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3451 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3452 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3453 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3454 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3455 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3456 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3457 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3458 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3459 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3460 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3461 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3464 
	#DMA_CCR1_EN
 ((
ušt16_t
)0x0001è

	)

3465 
	#DMA_CCR1_TCIE
 ((
ušt16_t
)0x0002è

	)

3466 
	#DMA_CCR1_HTIE
 ((
ušt16_t
)0x0004è

	)

3467 
	#DMA_CCR1_TEIE
 ((
ušt16_t
)0x0008è

	)

3468 
	#DMA_CCR1_DIR
 ((
ušt16_t
)0x0010è

	)

3469 
	#DMA_CCR1_CIRC
 ((
ušt16_t
)0x0020è

	)

3470 
	#DMA_CCR1_PINC
 ((
ušt16_t
)0x0040è

	)

3471 
	#DMA_CCR1_MINC
 ((
ušt16_t
)0x0080è

	)

3473 
	#DMA_CCR1_PSIZE
 ((
ušt16_t
)0x0300è

	)

3474 
	#DMA_CCR1_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3475 
	#DMA_CCR1_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3477 
	#DMA_CCR1_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3478 
	#DMA_CCR1_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3479 
	#DMA_CCR1_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3481 
	#DMA_CCR1_PL
 ((
ušt16_t
)0x3000è

	)

3482 
	#DMA_CCR1_PL_0
 ((
ušt16_t
)0x1000è

	)

3483 
	#DMA_CCR1_PL_1
 ((
ušt16_t
)0x2000è

	)

3485 
	#DMA_CCR1_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3488 
	#DMA_CCR2_EN
 ((
ušt16_t
)0x0001è

	)

3489 
	#DMA_CCR2_TCIE
 ((
ušt16_t
)0x0002è

	)

3490 
	#DMA_CCR2_HTIE
 ((
ušt16_t
)0x0004è

	)

3491 
	#DMA_CCR2_TEIE
 ((
ušt16_t
)0x0008è

	)

3492 
	#DMA_CCR2_DIR
 ((
ušt16_t
)0x0010è

	)

3493 
	#DMA_CCR2_CIRC
 ((
ušt16_t
)0x0020è

	)

3494 
	#DMA_CCR2_PINC
 ((
ušt16_t
)0x0040è

	)

3495 
	#DMA_CCR2_MINC
 ((
ušt16_t
)0x0080è

	)

3497 
	#DMA_CCR2_PSIZE
 ((
ušt16_t
)0x0300è

	)

3498 
	#DMA_CCR2_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3499 
	#DMA_CCR2_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3501 
	#DMA_CCR2_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3502 
	#DMA_CCR2_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3503 
	#DMA_CCR2_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3505 
	#DMA_CCR2_PL
 ((
ušt16_t
)0x3000è

	)

3506 
	#DMA_CCR2_PL_0
 ((
ušt16_t
)0x1000è

	)

3507 
	#DMA_CCR2_PL_1
 ((
ušt16_t
)0x2000è

	)

3509 
	#DMA_CCR2_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3512 
	#DMA_CCR3_EN
 ((
ušt16_t
)0x0001è

	)

3513 
	#DMA_CCR3_TCIE
 ((
ušt16_t
)0x0002è

	)

3514 
	#DMA_CCR3_HTIE
 ((
ušt16_t
)0x0004è

	)

3515 
	#DMA_CCR3_TEIE
 ((
ušt16_t
)0x0008è

	)

3516 
	#DMA_CCR3_DIR
 ((
ušt16_t
)0x0010è

	)

3517 
	#DMA_CCR3_CIRC
 ((
ušt16_t
)0x0020è

	)

3518 
	#DMA_CCR3_PINC
 ((
ušt16_t
)0x0040è

	)

3519 
	#DMA_CCR3_MINC
 ((
ušt16_t
)0x0080è

	)

3521 
	#DMA_CCR3_PSIZE
 ((
ušt16_t
)0x0300è

	)

3522 
	#DMA_CCR3_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3523 
	#DMA_CCR3_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3525 
	#DMA_CCR3_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3526 
	#DMA_CCR3_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3527 
	#DMA_CCR3_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3529 
	#DMA_CCR3_PL
 ((
ušt16_t
)0x3000è

	)

3530 
	#DMA_CCR3_PL_0
 ((
ušt16_t
)0x1000è

	)

3531 
	#DMA_CCR3_PL_1
 ((
ušt16_t
)0x2000è

	)

3533 
	#DMA_CCR3_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3536 
	#DMA_CCR4_EN
 ((
ušt16_t
)0x0001è

	)

3537 
	#DMA_CCR4_TCIE
 ((
ušt16_t
)0x0002è

	)

3538 
	#DMA_CCR4_HTIE
 ((
ušt16_t
)0x0004è

	)

3539 
	#DMA_CCR4_TEIE
 ((
ušt16_t
)0x0008è

	)

3540 
	#DMA_CCR4_DIR
 ((
ušt16_t
)0x0010è

	)

3541 
	#DMA_CCR4_CIRC
 ((
ušt16_t
)0x0020è

	)

3542 
	#DMA_CCR4_PINC
 ((
ušt16_t
)0x0040è

	)

3543 
	#DMA_CCR4_MINC
 ((
ušt16_t
)0x0080è

	)

3545 
	#DMA_CCR4_PSIZE
 ((
ušt16_t
)0x0300è

	)

3546 
	#DMA_CCR4_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3547 
	#DMA_CCR4_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3549 
	#DMA_CCR4_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3550 
	#DMA_CCR4_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3551 
	#DMA_CCR4_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3553 
	#DMA_CCR4_PL
 ((
ušt16_t
)0x3000è

	)

3554 
	#DMA_CCR4_PL_0
 ((
ušt16_t
)0x1000è

	)

3555 
	#DMA_CCR4_PL_1
 ((
ušt16_t
)0x2000è

	)

3557 
	#DMA_CCR4_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3560 
	#DMA_CCR5_EN
 ((
ušt16_t
)0x0001è

	)

3561 
	#DMA_CCR5_TCIE
 ((
ušt16_t
)0x0002è

	)

3562 
	#DMA_CCR5_HTIE
 ((
ušt16_t
)0x0004è

	)

3563 
	#DMA_CCR5_TEIE
 ((
ušt16_t
)0x0008è

	)

3564 
	#DMA_CCR5_DIR
 ((
ušt16_t
)0x0010è

	)

3565 
	#DMA_CCR5_CIRC
 ((
ušt16_t
)0x0020è

	)

3566 
	#DMA_CCR5_PINC
 ((
ušt16_t
)0x0040è

	)

3567 
	#DMA_CCR5_MINC
 ((
ušt16_t
)0x0080è

	)

3569 
	#DMA_CCR5_PSIZE
 ((
ušt16_t
)0x0300è

	)

3570 
	#DMA_CCR5_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3571 
	#DMA_CCR5_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3573 
	#DMA_CCR5_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3574 
	#DMA_CCR5_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3575 
	#DMA_CCR5_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3577 
	#DMA_CCR5_PL
 ((
ušt16_t
)0x3000è

	)

3578 
	#DMA_CCR5_PL_0
 ((
ušt16_t
)0x1000è

	)

3579 
	#DMA_CCR5_PL_1
 ((
ušt16_t
)0x2000è

	)

3581 
	#DMA_CCR5_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3584 
	#DMA_CCR6_EN
 ((
ušt16_t
)0x0001è

	)

3585 
	#DMA_CCR6_TCIE
 ((
ušt16_t
)0x0002è

	)

3586 
	#DMA_CCR6_HTIE
 ((
ušt16_t
)0x0004è

	)

3587 
	#DMA_CCR6_TEIE
 ((
ušt16_t
)0x0008è

	)

3588 
	#DMA_CCR6_DIR
 ((
ušt16_t
)0x0010è

	)

3589 
	#DMA_CCR6_CIRC
 ((
ušt16_t
)0x0020è

	)

3590 
	#DMA_CCR6_PINC
 ((
ušt16_t
)0x0040è

	)

3591 
	#DMA_CCR6_MINC
 ((
ušt16_t
)0x0080è

	)

3593 
	#DMA_CCR6_PSIZE
 ((
ušt16_t
)0x0300è

	)

3594 
	#DMA_CCR6_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3595 
	#DMA_CCR6_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3597 
	#DMA_CCR6_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3598 
	#DMA_CCR6_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3599 
	#DMA_CCR6_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3601 
	#DMA_CCR6_PL
 ((
ušt16_t
)0x3000è

	)

3602 
	#DMA_CCR6_PL_0
 ((
ušt16_t
)0x1000è

	)

3603 
	#DMA_CCR6_PL_1
 ((
ušt16_t
)0x2000è

	)

3605 
	#DMA_CCR6_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3608 
	#DMA_CCR7_EN
 ((
ušt16_t
)0x0001è

	)

3609 
	#DMA_CCR7_TCIE
 ((
ušt16_t
)0x0002è

	)

3610 
	#DMA_CCR7_HTIE
 ((
ušt16_t
)0x0004è

	)

3611 
	#DMA_CCR7_TEIE
 ((
ušt16_t
)0x0008è

	)

3612 
	#DMA_CCR7_DIR
 ((
ušt16_t
)0x0010è

	)

3613 
	#DMA_CCR7_CIRC
 ((
ušt16_t
)0x0020è

	)

3614 
	#DMA_CCR7_PINC
 ((
ušt16_t
)0x0040è

	)

3615 
	#DMA_CCR7_MINC
 ((
ušt16_t
)0x0080è

	)

3617 
	#DMA_CCR7_PSIZE
 , ((
ušt16_t
)0x0300è

	)

3618 
	#DMA_CCR7_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3619 
	#DMA_CCR7_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3621 
	#DMA_CCR7_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3622 
	#DMA_CCR7_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3623 
	#DMA_CCR7_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3625 
	#DMA_CCR7_PL
 ((
ušt16_t
)0x3000è

	)

3626 
	#DMA_CCR7_PL_0
 ((
ušt16_t
)0x1000è

	)

3627 
	#DMA_CCR7_PL_1
 ((
ušt16_t
)0x2000è

	)

3629 
	#DMA_CCR7_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3632 
	#DMA_CNDTR1_NDT
 ((
ušt16_t
)0xFFFFè

	)

3635 
	#DMA_CNDTR2_NDT
 ((
ušt16_t
)0xFFFFè

	)

3638 
	#DMA_CNDTR3_NDT
 ((
ušt16_t
)0xFFFFè

	)

3641 
	#DMA_CNDTR4_NDT
 ((
ušt16_t
)0xFFFFè

	)

3644 
	#DMA_CNDTR5_NDT
 ((
ušt16_t
)0xFFFFè

	)

3647 
	#DMA_CNDTR6_NDT
 ((
ušt16_t
)0xFFFFè

	)

3650 
	#DMA_CNDTR7_NDT
 ((
ušt16_t
)0xFFFFè

	)

3653 
	#DMA_CPAR1_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3656 
	#DMA_CPAR2_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3659 
	#DMA_CPAR3_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3663 
	#DMA_CPAR4_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3666 
	#DMA_CPAR5_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3669 
	#DMA_CPAR6_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3673 
	#DMA_CPAR7_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3676 
	#DMA_CMAR1_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3679 
	#DMA_CMAR2_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3682 
	#DMA_CMAR3_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3686 
	#DMA_CMAR4_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3689 
	#DMA_CMAR5_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3692 
	#DMA_CMAR6_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3695 
	#DMA_CMAR7_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3704 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

3705 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

3706 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

3707 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

3708 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

3711 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

3712 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

3713 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

3714 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

3715 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

3716 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

3718 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

3719 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

3720 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

3721 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

3722 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

3723 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

3724 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

3725 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

3727 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

3728 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

3729 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

3730 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

3732 
	#ADC_CR1_DUALMOD
 ((
ušt32_t
)0x000F0000è

	)

3733 
	#ADC_CR1_DUALMOD_0
 ((
ušt32_t
)0x00010000è

	)

3734 
	#ADC_CR1_DUALMOD_1
 ((
ušt32_t
)0x00020000è

	)

3735 
	#ADC_CR1_DUALMOD_2
 ((
ušt32_t
)0x00040000è

	)

3736 
	#ADC_CR1_DUALMOD_3
 ((
ušt32_t
)0x00080000è

	)

3738 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

3739 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

3743 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

3744 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

3745 
	#ADC_CR2_CAL
 ((
ušt32_t
)0x00000004è

	)

3746 
	#ADC_CR2_RSTCAL
 ((
ušt32_t
)0x00000008è

	)

3747 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

3748 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

3750 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x00007000è

	)

3751 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00001000è

	)

3752 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00002000è

	)

3753 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00004000è

	)

3755 
	#ADC_CR2_JEXTTRIG
 ((
ušt32_t
)0x00008000è

	)

3757 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x000E0000è

	)

3758 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x00020000è

	)

3759 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x00040000è

	)

3760 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x00080000è

	)

3762 
	#ADC_CR2_EXTTRIG
 ((
ušt32_t
)0x00100000è

	)

3763 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00200000è

	)

3764 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x00400000è

	)

3765 
	#ADC_CR2_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

3768 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

3769 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

3770 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

3771 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

3773 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

3774 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

3775 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

3776 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

3778 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

3779 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

3780 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

3781 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

3783 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

3784 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

3785 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

3786 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

3788 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

3789 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

3790 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

3791 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

3793 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

3794 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

3795 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

3796 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

3798 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

3799 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

3800 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

3801 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

3803 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

3804 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

3805 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

3806 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

3809 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

3810 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

3811 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

3812 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

3814 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

3815 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

3816 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

3817 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

3819 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

3820 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

3821 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

3822 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

3824 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

3825 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

3826 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

3827 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

3829 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

3830 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

3831 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

3832 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

3834 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

3835 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

3836 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

3837 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

3839 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

3840 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

3841 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

3842 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

3844 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

3845 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

3846 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

3847 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

3849 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

3850 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

3851 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

3852 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

3854 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

3855 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

3856 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

3857 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

3860 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

3863 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

3866 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

3869 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

3872 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

3875 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

3878 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

3879 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

3880 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

3881 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

3882 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

3883 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

3885 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

3886 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

3887 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

3888 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

3889 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

3890 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

3892 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

3893 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

3894 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

3895 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

3896 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

3897 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

3899 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

3900 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

3901 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

3902 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

3903 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

3904 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

3906 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

3907 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

3908 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

3909 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

3910 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

3913 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

3914 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

3915 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

3916 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

3917 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

3918 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

3920 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

3921 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

3922 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

3923 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

3924 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

3925 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

3927 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

3928 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

3929 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

3930 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

3931 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

3932 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

3934 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

3935 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

3936 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

3937 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

3938 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

3939 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

3941 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

3942 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

3943 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

3944 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

3945 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

3946 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

3948 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

3949 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

3950 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

3951 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

3952 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

3953 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

3956 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

3957 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

3958 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

3959 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

3960 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

3961 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

3963 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

3964 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

3965 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

3966 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

3967 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

3968 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

3970 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

3971 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

3972 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

3973 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

3974 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

3975 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

3977 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

3978 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

3979 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

3980 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

3981 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

3982 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

3984 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

3985 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

3986 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

3987 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

3988 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

3989 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

3991 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

3992 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

3993 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

3994 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

3995 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

3996 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

3999 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

4000 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

4001 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

4002 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

4003 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

4004 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

4006 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

4007 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

4008 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

4009 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

4010 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

4011 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

4013 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

4014 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

4015 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

4016 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

4017 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

4018 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

4020 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

4021 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

4022 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

4023 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

4024 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

4025 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

4027 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

4028 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

4029 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

4032 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4035 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4038 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4041 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4044 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

4045 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

4054 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4055 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4056 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4058 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4059 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4060 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4061 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4063 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4064 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4065 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4067 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4068 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4069 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4070 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4071 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4073 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4074 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4075 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4076 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4078 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4079 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4080 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4081 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4083 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4084 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4085 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4087 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4088 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4089 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4090 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4091 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4093 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4096 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4097 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4100 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4103 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4106 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4109 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4112 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4115 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4118 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4119 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4122 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4123 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4126 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4127 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4130 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4133 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4136 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4137 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4145 
	#CEC_CFGR_PE
 ((
ušt16_t
)0x0001è

	)

4146 
	#CEC_CFGR_IE
 ((
ušt16_t
)0x0002è

	)

4147 
	#CEC_CFGR_BTEM
 ((
ušt16_t
)0x0004è

	)

4148 
	#CEC_CFGR_BPEM
 ((
ušt16_t
)0x0008è

	)

4151 
	#CEC_OAR_OA
 ((
ušt16_t
)0x000Fè

	)

4152 
	#CEC_OAR_OA_0
 ((
ušt16_t
)0x0001è

	)

4153 
	#CEC_OAR_OA_1
 ((
ušt16_t
)0x0002è

	)

4154 
	#CEC_OAR_OA_2
 ((
ušt16_t
)0x0004è

	)

4155 
	#CEC_OAR_OA_3
 ((
ušt16_t
)0x0008è

	)

4158 
	#CEC_PRES_PRES
 ((
ušt16_t
)0x3FFFè

	)

4161 
	#CEC_ESR_BTE
 ((
ušt16_t
)0x0001è

	)

4162 
	#CEC_ESR_BPE
 ((
ušt16_t
)0x0002è

	)

4163 
	#CEC_ESR_RBTFE
 ((
ušt16_t
)0x0004è

	)

4164 
	#CEC_ESR_SBE
 ((
ušt16_t
)0x0008è

	)

4165 
	#CEC_ESR_ACKE
 ((
ušt16_t
)0x0010è

	)

4166 
	#CEC_ESR_LINE
 ((
ušt16_t
)0x0020è

	)

4167 
	#CEC_ESR_TBTFE
 ((
ušt16_t
)0x0040è

	)

4170 
	#CEC_CSR_TSOM
 ((
ušt16_t
)0x0001è

	)

4171 
	#CEC_CSR_TEOM
 ((
ušt16_t
)0x0002è

	)

4172 
	#CEC_CSR_TERR
 ((
ušt16_t
)0x0004è

	)

4173 
	#CEC_CSR_TBTRF
 ((
ušt16_t
)0x0008è

	)

4174 
	#CEC_CSR_RSOM
 ((
ušt16_t
)0x0010è

	)

4175 
	#CEC_CSR_REOM
 ((
ušt16_t
)0x0020è

	)

4176 
	#CEC_CSR_RERR
 ((
ušt16_t
)0x0040è

	)

4177 
	#CEC_CSR_RBTF
 ((
ušt16_t
)0x0080è

	)

4180 
	#CEC_TXD_TXD
 ((
ušt16_t
)0x00FFè

	)

4183 
	#CEC_RXD_RXD
 ((
ušt16_t
)0x00FFè

	)

4192 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

4193 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

4194 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

4195 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

4196 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

4198 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

4199 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

4200 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

4202 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

4204 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

4205 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

4206 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

4209 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

4210 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

4211 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

4213 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

4214 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

4215 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

4216 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

4218 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

4219 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

4220 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

4221 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

4222 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

4223 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

4224 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

4225 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

4228 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

4229 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

4230 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

4231 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

4233 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

4234 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

4235 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

4236 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

4238 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

4240 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

4241 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

4242 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

4243 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

4244 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

4246 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

4247 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

4248 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

4250 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

4251 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

4254 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

4255 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

4256 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

4257 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

4258 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

4259 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

4260 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

4261 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

4262 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

4263 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

4264 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

4265 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

4266 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

4267 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

4268 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

4271 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

4272 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

4273 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

4274 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

4275 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

4276 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

4277 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

4278 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

4279 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

4280 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

4281 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

4282 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

4285 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

4286 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

4287 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

4288 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

4289 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

4290 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

4291 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

4292 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

4295 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

4296 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

4297 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

4299 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

4300 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

4302 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

4303 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

4304 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

4305 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

4307 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

4309 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

4310 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

4311 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

4313 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

4314 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

4316 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

4317 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

4318 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

4319 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

4321 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

4325 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

4326 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

4327 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

4329 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

4330 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

4331 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

4332 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

4333 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

4335 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

4336 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

4337 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

4339 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

4340 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

4341 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

4342 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

4343 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

4346 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

4347 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

4348 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

4350 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

4351 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

4353 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

4354 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

4355 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

4356 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

4358 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

4360 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

4361 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

4362 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

4364 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

4365 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

4367 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

4368 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

4369 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

4370 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

4372 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

4376 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

4377 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

4378 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

4380 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

4381 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

4382 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

4383 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

4384 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

4386 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

4387 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

4388 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

4390 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

4391 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

4392 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

4393 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

4394 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

4397 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

4398 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

4399 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

4400 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

4401 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

4402 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

4403 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

4404 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

4405 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

4406 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

4407 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

4408 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

4409 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

4410 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

4411 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

4414 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

4417 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

4420 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

4423 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

4426 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

4429 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

4432 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

4435 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

4438 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

4439 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

4440 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

4441 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

4442 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

4443 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

4444 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

4445 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

4446 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

4448 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

4449 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

4450 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

4452 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

4453 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

4454 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

4455 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

4456 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

4457 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

4460 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

4461 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

4462 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

4463 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

4464 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

4465 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

4467 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

4468 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

4469 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

4470 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

4471 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

4472 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

4475 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

4484 
	#RTC_CRH_SECIE
 ((
ušt8_t
)0x01è

	)

4485 
	#RTC_CRH_ALRIE
 ((
ušt8_t
)0x02è

	)

4486 
	#RTC_CRH_OWIE
 ((
ušt8_t
)0x04è

	)

4489 
	#RTC_CRL_SECF
 ((
ušt8_t
)0x01è

	)

4490 
	#RTC_CRL_ALRF
 ((
ušt8_t
)0x02è

	)

4491 
	#RTC_CRL_OWF
 ((
ušt8_t
)0x04è

	)

4492 
	#RTC_CRL_RSF
 ((
ušt8_t
)0x08è

	)

4493 
	#RTC_CRL_CNF
 ((
ušt8_t
)0x10è

	)

4494 
	#RTC_CRL_RTOFF
 ((
ušt8_t
)0x20è

	)

4497 
	#RTC_PRLH_PRL
 ((
ušt16_t
)0x000Fè

	)

4500 
	#RTC_PRLL_PRL
 ((
ušt16_t
)0xFFFFè

	)

4503 
	#RTC_DIVH_RTC_DIV
 ((
ušt16_t
)0x000Fè

	)

4506 
	#RTC_DIVL_RTC_DIV
 ((
ušt16_t
)0xFFFFè

	)

4509 
	#RTC_CNTH_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4512 
	#RTC_CNTL_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4515 
	#RTC_ALRH_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4518 
	#RTC_ALRL_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4527 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4530 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4531 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4532 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4533 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4536 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4539 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4540 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4549 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

4550 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

4551 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

4552 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

4553 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

4554 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

4555 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

4556 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

4558 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

4561 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

4562 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

4563 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

4564 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

4565 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

4566 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

4567 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

4568 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

4570 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

4571 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

4572 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

4574 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

4577 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

4586 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4587 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4589 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4590 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4591 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4593 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4594 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4595 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4597 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4598 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4599 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4600 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4601 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4602 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4603 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4604 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4605 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4606 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4609 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4610 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4612 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4613 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4614 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4616 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4617 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4618 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4620 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4621 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4622 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4623 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4624 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4625 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4626 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4627 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4628 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4629 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4632 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4633 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4635 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4636 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4637 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4639 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4640 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4641 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4643 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4644 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4645 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4646 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4647 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4648 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4649 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4650 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4651 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4652 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4655 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4656 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4658 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4659 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4660 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4662 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4663 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4664 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4666 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4667 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4668 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4669 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4670 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4671 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4672 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4673 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4674 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4675 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4678 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4679 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4680 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4681 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4682 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4684 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4685 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4686 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4687 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4688 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4690 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4691 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4692 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4693 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4694 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4696 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4697 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4698 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4699 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4700 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4702 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4703 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4704 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4705 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4706 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4708 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4709 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4710 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4711 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4712 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4714 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4715 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4716 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4719 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4720 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4721 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4722 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4723 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4725 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4726 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4727 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4728 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4729 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4731 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4732 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4733 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4734 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4735 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4737 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4738 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4739 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4740 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4741 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4743 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4744 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4745 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4746 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4747 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4749 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4750 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4751 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4752 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4753 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4755 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4756 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4757 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4760 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4761 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4762 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4763 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4764 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4766 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4767 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4768 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4769 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4770 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4772 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4773 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4774 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4775 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4776 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4778 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4779 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4780 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4781 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4782 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4784 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4785 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4786 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4787 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4788 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4790 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4791 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4792 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4793 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4794 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4796 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4797 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4798 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4801 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4802 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4803 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4804 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4805 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4807 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4808 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4809 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4810 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4811 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4813 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4814 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4815 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4816 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4817 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4819 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4820 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4821 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4822 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4823 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4825 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4826 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4827 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4828 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4829 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4831 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4832 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4833 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4834 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4835 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4837 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4838 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4839 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4842 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4843 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4844 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4845 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4846 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4848 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4849 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4850 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4851 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4852 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4854 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4855 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4856 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4857 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4858 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4860 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4861 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4862 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4863 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4864 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4866 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4867 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4868 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4869 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4870 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4872 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4873 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4874 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4877 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4878 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4879 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4880 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4881 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4883 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4884 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4885 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4886 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4887 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4889 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4890 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4891 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4892 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4893 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4895 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4896 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4897 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4898 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4899 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4901 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4902 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4903 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4904 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4905 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4907 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4908 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4909 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4912 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4913 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4914 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4915 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4916 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4918 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4919 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4920 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4921 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4922 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4924 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4925 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4926 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4927 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4928 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4930 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4931 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4932 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4933 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4934 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4936 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4937 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4938 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4939 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4940 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4942 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4943 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4944 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4947 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4948 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4949 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4950 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4951 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4953 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4954 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4955 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4956 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4957 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4959 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4960 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4961 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4962 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4963 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4965 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4966 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4967 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4968 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4969 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4971 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4972 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4973 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4974 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4975 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4977 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4978 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4979 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4982 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4983 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4984 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

4986 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

4987 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4988 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4990 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4992 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4993 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4994 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4995 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4996 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4998 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

4999 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5000 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5001 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5002 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5004 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5005 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5006 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5007 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5010 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5011 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5012 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5014 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5015 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5016 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5018 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5020 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5021 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5022 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5023 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5024 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5026 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5027 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5028 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5029 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5030 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5032 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5033 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5034 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5035 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5038 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5039 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5040 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5042 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5043 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5044 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5046 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5048 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5049 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5050 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5051 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5052 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5054 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5055 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5056 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5057 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5058 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5060 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5061 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5062 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5063 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5066 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5067 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5068 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5069 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5070 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5071 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5072 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5075 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5076 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5077 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5078 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5079 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5080 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5081 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5084 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5085 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5086 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5087 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5088 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5089 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5090 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5093 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5094 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5095 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5096 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5097 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5098 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5099 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5100 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5101 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5103 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5104 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5105 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5106 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5107 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5108 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5109 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5110 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5111 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5113 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5114 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5115 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5116 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5117 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5118 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5119 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5120 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5121 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5123 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5124 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5125 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5126 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5127 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5128 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5129 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5130 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5131 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5134 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5135 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5136 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5137 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5138 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5139 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5140 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5141 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5142 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5144 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5145 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5146 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5147 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5148 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5149 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5150 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5151 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5152 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5154 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5155 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5156 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5157 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5158 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5159 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5160 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5161 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5162 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5164 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5165 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5166 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5167 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5168 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5169 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5170 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5171 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5172 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5175 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5176 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5177 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5178 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5179 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5180 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5181 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5182 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5183 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5185 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5186 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5187 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5188 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5189 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5190 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5191 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5192 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5193 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5195 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5196 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5197 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5198 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5199 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5200 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5201 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5202 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5203 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5205 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5206 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5207 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5208 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5209 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5210 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5211 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5212 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5213 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5216 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5217 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5218 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5219 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5220 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5221 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5222 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5223 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5224 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5226 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5227 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5228 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5229 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5230 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5231 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5232 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5233 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5234 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5236 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5237 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5238 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5239 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5240 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5241 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5242 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5243 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5244 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5246 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5247 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5248 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5249 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5250 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5251 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5252 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5253 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5254 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5257 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5258 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5259 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5260 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5261 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5262 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5263 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5264 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5265 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5267 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5268 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5269 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5270 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5271 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5272 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5273 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5274 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5275 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5277 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5278 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5279 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5280 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5281 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5282 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5283 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5284 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5285 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5287 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5288 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5289 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5290 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5291 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5292 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5293 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5294 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5295 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5298 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5299 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5300 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5301 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5302 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5303 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5304 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5305 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5306 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5308 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5309 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5310 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5311 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5312 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5313 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5314 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5315 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5316 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5318 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5319 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5320 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5321 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5322 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5323 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5324 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5325 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5326 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5328 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5329 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5330 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5331 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5332 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5333 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5334 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5335 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5336 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5339 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5340 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5341 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5342 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5343 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5344 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5345 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5346 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5347 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5349 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5350 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5351 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5352 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5353 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5354 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5355 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5356 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5357 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5359 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5360 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5361 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5362 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5363 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5364 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5365 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5366 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5367 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5369 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5370 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5371 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5372 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5373 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5374 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5375 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5376 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5377 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5380 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5383 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5392 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5393 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5394 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5397 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5398 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5399 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5400 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5402 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5403 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5404 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5406 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5407 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5410 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5413 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5415 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5416 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5417 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5419 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5420 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5421 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5422 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5423 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5424 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5425 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5428 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5431 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5434 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5437 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5440 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5443 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5446 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5449 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5452 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5453 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5454 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5455 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5457 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5458 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5459 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5460 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5461 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5463 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5464 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5465 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5466 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5469 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5472 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5473 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5474 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5475 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5476 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5477 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5478 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5479 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5480 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5481 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5482 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5483 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5484 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5485 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5486 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5487 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5488 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5489 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5490 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5491 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5492 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5493 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5494 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5495 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5498 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5499 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5500 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5501 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5502 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5503 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5504 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5505 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5506 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5507 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5508 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5509 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5510 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5513 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5514 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5515 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5516 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5517 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5518 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5519 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5520 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5521 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5522 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5523 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5524 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5525 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5526 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5527 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5528 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5529 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5530 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5531 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5532 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5533 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5534 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5535 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5536 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5539 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5542 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5552 
	#USB_EP0R_EA
 ((
ušt16_t
)0x000Fè

	)

5554 
	#USB_EP0R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5555 
	#USB_EP0R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5556 
	#USB_EP0R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5558 
	#USB_EP0R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5559 
	#USB_EP0R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5560 
	#USB_EP0R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5562 
	#USB_EP0R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5563 
	#USB_EP0R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5564 
	#USB_EP0R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5566 
	#USB_EP0R_SETUP
 ((
ušt16_t
)0x0800è

	)

5568 
	#USB_EP0R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5569 
	#USB_EP0R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5570 
	#USB_EP0R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5572 
	#USB_EP0R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5573 
	#USB_EP0R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5576 
	#USB_EP1R_EA
 ((
ušt16_t
)0x000Fè

	)

5578 
	#USB_EP1R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5579 
	#USB_EP1R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5580 
	#USB_EP1R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5582 
	#USB_EP1R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5583 
	#USB_EP1R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5584 
	#USB_EP1R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5586 
	#USB_EP1R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5587 
	#USB_EP1R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5588 
	#USB_EP1R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5590 
	#USB_EP1R_SETUP
 ((
ušt16_t
)0x0800è

	)

5592 
	#USB_EP1R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5593 
	#USB_EP1R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5594 
	#USB_EP1R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5596 
	#USB_EP1R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5597 
	#USB_EP1R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5600 
	#USB_EP2R_EA
 ((
ušt16_t
)0x000Fè

	)

5602 
	#USB_EP2R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5603 
	#USB_EP2R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5604 
	#USB_EP2R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5606 
	#USB_EP2R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5607 
	#USB_EP2R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5608 
	#USB_EP2R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5610 
	#USB_EP2R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5611 
	#USB_EP2R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5612 
	#USB_EP2R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5614 
	#USB_EP2R_SETUP
 ((
ušt16_t
)0x0800è

	)

5616 
	#USB_EP2R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5617 
	#USB_EP2R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5618 
	#USB_EP2R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5620 
	#USB_EP2R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5621 
	#USB_EP2R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5624 
	#USB_EP3R_EA
 ((
ušt16_t
)0x000Fè

	)

5626 
	#USB_EP3R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5627 
	#USB_EP3R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5628 
	#USB_EP3R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5630 
	#USB_EP3R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5631 
	#USB_EP3R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5632 
	#USB_EP3R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5634 
	#USB_EP3R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5635 
	#USB_EP3R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5636 
	#USB_EP3R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5638 
	#USB_EP3R_SETUP
 ((
ušt16_t
)0x0800è

	)

5640 
	#USB_EP3R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5641 
	#USB_EP3R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5642 
	#USB_EP3R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5644 
	#USB_EP3R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5645 
	#USB_EP3R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5648 
	#USB_EP4R_EA
 ((
ušt16_t
)0x000Fè

	)

5650 
	#USB_EP4R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5651 
	#USB_EP4R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5652 
	#USB_EP4R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5654 
	#USB_EP4R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5655 
	#USB_EP4R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5656 
	#USB_EP4R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5658 
	#USB_EP4R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5659 
	#USB_EP4R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5660 
	#USB_EP4R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5662 
	#USB_EP4R_SETUP
 ((
ušt16_t
)0x0800è

	)

5664 
	#USB_EP4R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5665 
	#USB_EP4R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5666 
	#USB_EP4R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5668 
	#USB_EP4R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5669 
	#USB_EP4R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5672 
	#USB_EP5R_EA
 ((
ušt16_t
)0x000Fè

	)

5674 
	#USB_EP5R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5675 
	#USB_EP5R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5676 
	#USB_EP5R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5678 
	#USB_EP5R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5679 
	#USB_EP5R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5680 
	#USB_EP5R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5682 
	#USB_EP5R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5683 
	#USB_EP5R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5684 
	#USB_EP5R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5686 
	#USB_EP5R_SETUP
 ((
ušt16_t
)0x0800è

	)

5688 
	#USB_EP5R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5689 
	#USB_EP5R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5690 
	#USB_EP5R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5692 
	#USB_EP5R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5693 
	#USB_EP5R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5696 
	#USB_EP6R_EA
 ((
ušt16_t
)0x000Fè

	)

5698 
	#USB_EP6R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5699 
	#USB_EP6R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5700 
	#USB_EP6R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5702 
	#USB_EP6R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5703 
	#USB_EP6R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5704 
	#USB_EP6R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5706 
	#USB_EP6R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5707 
	#USB_EP6R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5708 
	#USB_EP6R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5710 
	#USB_EP6R_SETUP
 ((
ušt16_t
)0x0800è

	)

5712 
	#USB_EP6R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5713 
	#USB_EP6R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5714 
	#USB_EP6R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5716 
	#USB_EP6R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5717 
	#USB_EP6R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5720 
	#USB_EP7R_EA
 ((
ušt16_t
)0x000Fè

	)

5722 
	#USB_EP7R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5723 
	#USB_EP7R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5724 
	#USB_EP7R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5726 
	#USB_EP7R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5727 
	#USB_EP7R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5728 
	#USB_EP7R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5730 
	#USB_EP7R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5731 
	#USB_EP7R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5732 
	#USB_EP7R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5734 
	#USB_EP7R_SETUP
 ((
ušt16_t
)0x0800è

	)

5736 
	#USB_EP7R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5737 
	#USB_EP7R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5738 
	#USB_EP7R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5740 
	#USB_EP7R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5741 
	#USB_EP7R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5745 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001è

	)

5746 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002è

	)

5747 
	#USB_CNTR_LP_MODE
 ((
ušt16_t
)0x0004è

	)

5748 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008è

	)

5749 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010è

	)

5750 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100è

	)

5751 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200è

	)

5752 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400è

	)

5753 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800è

	)

5754 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000è

	)

5755 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000è

	)

5756 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000è

	)

5757 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000è

	)

5760 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000Fè

	)

5761 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010è

	)

5762 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100è

	)

5763 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200è

	)

5764 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400è

	)

5765 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800è

	)

5766 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000è

	)

5767 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000è

	)

5768 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000è

	)

5769 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000è

	)

5772 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFè

	)

5773 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800è

	)

5774 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000è

	)

5775 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000è

	)

5776 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000è

	)

5779 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7Fè

	)

5780 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01è

	)

5781 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02è

	)

5782 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04è

	)

5783 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08è

	)

5784 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10è

	)

5785 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20è

	)

5786 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40è

	)

5788 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80è

	)

5791 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8è

	)

5795 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ušt16_t
)0xFFFEè

	)

5798 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ušt16_t
)0xFFFEè

	)

5801 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ušt16_t
)0xFFFEè

	)

5804 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ušt16_t
)0xFFFEè

	)

5807 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ušt16_t
)0xFFFEè

	)

5810 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ušt16_t
)0xFFFEè

	)

5813 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ušt16_t
)0xFFFEè

	)

5816 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ušt16_t
)0xFFFEè

	)

5821 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ušt16_t
)0x03FFè

	)

5824 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ušt16_t
)0x03FFè

	)

5827 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ušt16_t
)0x03FFè

	)

5830 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ušt16_t
)0x03FFè

	)

5833 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ušt16_t
)0x03FFè

	)

5836 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ušt16_t
)0x03FFè

	)

5839 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ušt16_t
)0x03FFè

	)

5842 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ušt16_t
)0x03FFè

	)

5847 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5850 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5853 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5856 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5859 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5862 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5865 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ušt16_t
)0x000003FFè

	)

5868 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ušt16_t
)0x03FF0000è

	)

5871 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5874 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5877 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5880 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5883 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5886 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5889 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5892 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5897 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ušt16_t
)0xFFFEè

	)

5900 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ušt16_t
)0xFFFEè

	)

5903 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ušt16_t
)0xFFFEè

	)

5906 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ušt16_t
)0xFFFEè

	)

5909 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ušt16_t
)0xFFFEè

	)

5912 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ušt16_t
)0xFFFEè

	)

5915 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ušt16_t
)0xFFFEè

	)

5918 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ušt16_t
)0xFFFEè

	)

5923 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ušt16_t
)0x03FFè

	)

5925 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5926 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5927 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5928 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5929 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5930 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5932 
	#USB_COUNT0_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5935 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ušt16_t
)0x03FFè

	)

5937 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5938 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5939 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5940 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5941 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5942 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5944 
	#USB_COUNT1_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5947 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ušt16_t
)0x03FFè

	)

5949 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5950 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5951 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5952 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5953 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5954 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5956 
	#USB_COUNT2_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5959 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ušt16_t
)0x03FFè

	)

5961 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5962 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5963 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5964 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5965 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5966 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5968 
	#USB_COUNT3_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5971 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ušt16_t
)0x03FFè

	)

5973 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5974 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5975 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5976 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5977 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5978 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5980 
	#USB_COUNT4_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5983 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ušt16_t
)0x03FFè

	)

5985 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5986 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5987 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5988 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5989 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5990 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5992 
	#USB_COUNT5_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5995 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ušt16_t
)0x03FFè

	)

5997 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5998 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5999 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6000 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6001 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6002 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6004 
	#USB_COUNT6_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6007 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ušt16_t
)0x03FFè

	)

6009 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6010 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6011 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6012 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6013 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6014 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6016 
	#USB_COUNT7_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6021 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6023 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6024 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6025 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6026 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6027 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6028 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6030 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6033 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6035 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6036 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6037 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6038 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6039 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6040 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6042 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6045 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6047 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6048 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6049 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6050 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6051 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6052 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6054 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6057 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6059 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6060 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6061 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6062 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6063 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6064 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6066 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6069 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6071 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6072 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6073 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6074 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6075 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6076 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6078 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6081 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6083 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6084 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6085 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6086 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6087 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6088 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6090 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6093 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6095 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6096 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6097 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6098 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6099 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6100 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6102 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6105 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6107 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6108 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6109 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6110 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6111 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6112 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6114 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6117 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6119 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6120 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6121 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6122 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6123 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6124 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6126 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6129 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6131 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6132 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6133 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6134 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6135 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6136 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6138 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6141 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6143 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6144 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6145 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6146 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6147 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6148 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6150 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6153 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6155 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6156 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6157 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6158 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6159 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6160 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6162 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6165 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6167 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6168 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6169 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6170 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6171 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6172 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6174 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6177 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6179 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6180 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6181 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6182 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6183 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6184 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6186 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6189 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6191 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6192 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6193 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6194 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6195 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6196 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6198 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6201 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6203 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6204 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6205 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6206 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6207 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6208 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6210 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6220 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

6221 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

6222 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

6223 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

6224 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

6225 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

6226 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

6227 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

6228 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

6231 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

6232 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

6233 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

6234 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

6235 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

6236 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

6237 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

6238 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

6239 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

6242 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

6243 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

6244 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

6245 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

6246 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

6247 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

6248 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

6249 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

6250 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

6251 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

6252 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

6253 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

6254 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

6255 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

6256 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

6257 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

6259 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

6260 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

6261 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

6262 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

6264 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

6265 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

6266 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

6267 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

6270 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

6271 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

6272 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

6273 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

6276 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

6277 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

6278 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

6279 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

6282 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

6283 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

6284 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

6285 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

6286 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

6287 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

6288 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

6289 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

6290 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

6291 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

6292 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

6293 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

6294 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

6295 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

6298 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

6299 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

6300 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

6302 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

6303 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

6304 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

6305 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

6307 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

6308 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

6311 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

6312 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

6313 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

6314 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

6315 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

6316 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

6320 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6321 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6322 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6323 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6324 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6327 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6328 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

6329 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6332 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6333 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6334 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6335 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6338 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6339 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6340 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6341 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6344 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6345 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6346 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6347 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6348 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6351 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6352 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

6353 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6356 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6357 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6358 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6359 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6362 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6363 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6364 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6365 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6368 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6369 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

6370 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

6371 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6372 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6375 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6376 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

6377 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6380 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6381 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6382 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6383 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6386 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6387 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6388 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6389 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6392 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6393 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6394 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6395 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6398 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6399 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6400 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6403 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6404 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6405 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6406 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6409 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6410 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6411 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6412 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6415 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6416 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6417 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6418 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6421 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6422 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6423 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6426 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6427 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6428 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6429 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6432 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6433 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6434 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6435 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6439 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

6442 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

6443 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

6444 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

6445 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

6446 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

6447 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

6448 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

6449 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

6450 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

6451 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

6452 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

6453 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

6454 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

6455 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

6456 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

6459 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

6460 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

6461 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

6462 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

6463 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

6464 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

6465 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

6466 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

6467 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

6468 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

6469 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

6470 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

6471 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

6472 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

6473 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

6476 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

6477 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

6478 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

6479 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

6480 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

6481 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

6482 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

6483 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

6484 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

6485 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

6486 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

6487 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

6488 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

6489 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

6490 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

6493 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

6494 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

6495 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

6496 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

6497 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

6498 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

6499 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

6500 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

6501 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

6502 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

6503 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

6504 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

6505 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

6506 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

6507 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

6510 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6511 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6512 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6513 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6514 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6515 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6516 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6517 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6518 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6519 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6520 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6521 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6522 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6523 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6524 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6525 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6526 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6527 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6528 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6529 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6530 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6531 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6532 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6533 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6534 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6535 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6536 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6537 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6538 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6539 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6540 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6541 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6544 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6545 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6546 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6547 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6548 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6549 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6550 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6551 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6552 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6553 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6554 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6555 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6556 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6557 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6558 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6559 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6560 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6561 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6562 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6563 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6564 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6565 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6566 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6567 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6568 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6569 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6570 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6571 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6572 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6573 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6574 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6575 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6578 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6579 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6580 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6581 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6582 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6583 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6584 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6585 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6586 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6587 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6588 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6589 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6590 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6591 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6592 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6593 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6594 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6595 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6596 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6597 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6598 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6599 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6600 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6601 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6602 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6603 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6604 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6605 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6606 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6607 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6608 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6609 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6612 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6613 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6614 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6615 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6616 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6617 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6618 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6619 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6620 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6621 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6622 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6623 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6624 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6625 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6626 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6627 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6628 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6629 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6630 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6631 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6632 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6633 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6634 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6635 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6636 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6637 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6638 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6639 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6640 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6641 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6642 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6643 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6646 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6647 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6648 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6649 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6650 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6651 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6652 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6653 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6654 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6655 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6656 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6657 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6658 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6659 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6660 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6661 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6662 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6663 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6664 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6665 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6666 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6667 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6668 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6669 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6670 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6671 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6672 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6673 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6674 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6675 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6676 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6677 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6680 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6681 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6682 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6683 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6684 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6685 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6686 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6687 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6688 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6689 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6690 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6691 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6692 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6693 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6694 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6695 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6696 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6697 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6698 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6699 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6700 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6701 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6702 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6703 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6704 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6705 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6706 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6707 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6708 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6709 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6710 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6711 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6714 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6715 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6716 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6717 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6718 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6719 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6720 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6721 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6722 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6723 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6724 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6725 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6726 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6727 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6728 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6729 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6730 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6731 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6732 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6733 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6734 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6735 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6736 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6737 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6738 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6739 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6740 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6741 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6742 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6743 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6744 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6745 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6748 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6749 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6750 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6751 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6752 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6753 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6754 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6755 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6756 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6757 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6758 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6759 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6760 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6761 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6762 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6763 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6764 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6765 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6766 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6767 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6768 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6769 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6770 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6771 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6772 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6773 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6774 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6775 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6776 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6777 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6778 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6779 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6782 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6783 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6784 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6785 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6786 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6787 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6788 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6789 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6790 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6791 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6792 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6793 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6794 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6795 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6796 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6797 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6798 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6799 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6800 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6801 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6802 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6803 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6804 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6805 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6806 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6807 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6808 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6809 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6810 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6811 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6812 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6813 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6816 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6817 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6818 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6819 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6820 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6821 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6822 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6823 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6824 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6825 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6826 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6827 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6828 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6829 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6830 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6831 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6832 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6833 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6834 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6835 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6836 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6837 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6838 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6839 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6840 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6841 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6842 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6843 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6844 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6845 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6846 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6847 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6850 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6851 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6852 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6853 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6854 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6855 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6856 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6857 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6858 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6859 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6860 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6861 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6862 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6863 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6864 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6865 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6866 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6867 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6868 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6869 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6870 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6871 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6872 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6873 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6874 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6875 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6876 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6877 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6878 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6879 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6880 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6881 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6884 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6885 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6886 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6887 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6888 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6889 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6890 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6891 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6892 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6893 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6894 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6895 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6896 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6897 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6898 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6899 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6900 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6901 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6902 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6903 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6904 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6905 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6906 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6907 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6908 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6909 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6910 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6911 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6912 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6913 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6914 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6915 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6918 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6919 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6920 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6921 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6922 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6923 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6924 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6925 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6926 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6927 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6928 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6929 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6930 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6931 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6932 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6933 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6934 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6935 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6936 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6937 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6938 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6939 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6940 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6941 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6942 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6943 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6944 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6945 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6946 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6947 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6948 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6949 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6952 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6953 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6954 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6955 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6956 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6957 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6958 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6959 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6960 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6961 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6962 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6963 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6964 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6965 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6966 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6967 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6968 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6969 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6970 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6971 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6972 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6973 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6974 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6975 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6976 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6977 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6978 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6979 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6980 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6981 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6982 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6983 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6986 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

6987 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

6988 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

6989 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

6990 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

6991 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

6992 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

6993 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

6994 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

6995 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

6996 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

6997 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

6998 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

6999 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7000 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7001 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7002 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7003 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7004 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7005 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7006 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7007 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7008 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7009 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7010 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7011 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7012 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7013 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7014 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7015 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7016 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7017 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7020 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7021 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7022 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7023 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7024 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7025 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7026 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7027 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7028 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7029 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7030 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7031 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7032 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7033 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7034 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7035 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7036 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7037 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7038 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7039 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7040 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7041 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7042 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7043 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7044 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7045 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7046 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7047 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7048 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7049 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7050 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7051 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7054 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7055 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7056 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7057 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7058 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7059 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7060 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7061 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7062 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7063 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7064 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7065 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7066 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7067 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7068 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7069 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7070 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7071 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7072 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7073 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7074 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7075 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7076 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7077 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7078 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7079 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7080 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7081 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7082 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7083 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7084 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7085 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7088 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7089 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7090 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7091 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7092 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7093 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7094 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7095 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7096 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7097 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7098 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7099 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7100 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7101 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7102 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7103 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7104 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7105 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7106 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7107 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7108 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7109 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7110 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7111 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7112 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7113 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7114 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7115 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7116 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7117 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7118 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7119 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7122 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7123 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7124 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7125 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7126 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7127 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7128 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7129 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7130 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7131 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7132 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7133 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7134 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7135 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7136 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7137 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7138 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7139 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7140 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7141 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7142 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7143 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7144 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7145 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7146 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7147 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7148 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7149 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7150 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7151 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7152 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7153 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7156 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7157 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7158 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7159 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7160 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7161 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7162 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7163 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7164 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7165 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7166 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7167 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7168 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7169 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7170 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7171 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7172 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7173 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7174 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7175 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7176 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7177 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7178 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7179 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7180 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7181 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7182 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7183 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7184 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7185 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7186 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7187 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7190 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7191 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7192 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7193 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7194 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7195 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7196 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7197 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7198 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7199 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7200 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7201 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7202 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7203 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7204 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7205 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7206 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7207 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7208 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7209 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7210 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7211 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7212 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7213 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7214 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7215 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7216 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7217 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7218 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7219 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7220 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7221 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7224 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7225 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7226 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7227 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7228 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7229 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7230 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7231 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7232 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7233 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7234 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7235 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7236 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7237 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7238 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7239 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7240 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7241 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7242 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7243 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7244 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7245 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7246 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7247 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7248 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7249 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7250 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7251 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7252 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7253 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7254 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7255 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7258 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7259 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7260 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7261 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7262 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7263 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7264 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7265 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7266 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7267 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7268 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7269 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7270 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7271 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7272 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7273 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7274 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7275 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7276 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7277 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7278 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7279 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7280 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7281 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7282 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7283 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7284 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7285 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7286 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7287 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7288 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7289 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7292 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7293 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7294 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7295 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7296 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7297 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7298 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7299 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7300 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7301 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7302 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7303 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7304 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7305 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7306 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7307 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7308 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7309 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7310 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7311 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7312 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7313 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7314 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7315 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7316 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7317 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7318 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7319 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7320 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7321 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7322 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7323 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7326 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7327 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7328 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7329 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7330 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7331 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7332 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7333 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7334 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7335 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7336 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7337 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7338 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7339 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7340 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7341 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7342 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7343 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7344 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7345 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7346 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7347 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7348 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7349 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7350 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7351 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7352 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7353 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7354 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7355 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7356 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7357 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7360 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7361 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7362 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7363 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7364 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7365 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7366 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7367 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7368 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7369 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7370 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7371 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7372 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7373 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7374 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7375 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7376 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7377 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7378 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7379 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7380 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7381 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7382 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7383 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7384 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7385 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7386 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7387 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7388 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7389 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7390 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7391 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7394 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7395 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7396 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7397 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7398 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7399 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7400 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7401 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7402 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7403 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7404 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7405 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7406 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7407 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7408 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7409 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7410 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7411 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7412 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7413 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7414 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7415 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7416 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7417 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7418 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7419 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7420 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7421 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7422 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7423 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7424 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7425 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7428 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7429 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7430 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7431 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7432 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7433 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7434 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7435 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7436 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7437 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7438 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7439 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7440 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7441 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7442 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7443 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7444 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7445 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7446 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7447 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7448 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7449 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7450 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7451 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7452 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7453 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7454 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7455 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7456 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7457 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7458 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7459 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7468 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

7469 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

7470 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

7472 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

7473 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

7474 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

7475 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

7477 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

7478 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

7479 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

7480 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

7481 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

7482 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

7483 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

7484 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

7485 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

7486 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

7489 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

7490 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

7491 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

7492 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

7493 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

7494 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

7497 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

7498 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

7499 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

7500 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

7501 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

7502 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

7503 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

7504 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

7507 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

7510 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

7513 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

7516 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

7519 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

7521 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

7522 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

7523 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

7525 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

7527 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

7528 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

7529 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

7531 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

7533 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

7534 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

7535 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

7537 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

7538 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

7541 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

7542 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

7543 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

7552 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7553 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7554 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7555 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7556 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7557 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7558 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7559 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7560 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7561 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7562 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7563 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7564 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7565 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7568 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7569 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7570 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7571 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7572 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7573 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7574 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7576 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7577 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7578 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7579 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7580 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7583 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7584 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7586 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7587 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7588 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7589 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7590 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7591 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7592 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7593 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7594 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7595 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7597 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7600 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7601 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7604 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7607 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7608 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7609 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7610 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7611 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7612 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7613 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7614 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7615 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7616 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7617 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7618 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7619 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7620 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7623 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7624 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7625 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7626 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7627 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7628 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7629 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7630 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7633 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7634 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7635 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7638 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7647 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7648 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7649 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7650 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7651 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7652 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7653 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7654 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7655 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7656 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7659 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7662 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7663 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7666 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7667 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7668 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7669 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7670 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7671 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7672 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7673 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7674 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7675 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7676 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7677 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7678 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7679 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7680 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7683 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7684 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7685 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7686 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7687 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7688 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7689 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7691 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7692 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7693 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7695 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7698 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7699 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7700 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7701 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7702 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7703 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7704 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7705 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7706 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7707 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7708 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7709 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7712 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7713 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7714 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7715 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7716 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7717 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7718 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7719 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7720 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7722 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7731 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

7733 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

7734 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

7735 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

7736 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

7737 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

7738 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

7739 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

7740 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

7741 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

7742 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

7743 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

7744 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

7745 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

7746 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

7747 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

7748 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

7749 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

7752 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001è

	)

7753 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

7754 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

7755 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020è

	)

7757 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0è

	)

7758 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040è

	)

7759 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080è

	)

7761 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ušt32_t
)0x00000100è

	)

7762 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000200è

	)

7763 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000400è

	)

7764 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000800è

	)

7765 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ušt32_t
)0x00001000è

	)

7766 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ušt32_t
)0x00002000è

	)

7767 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ušt32_t
)0x00004000è

	)

7768 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000è

	)

7769 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000è

	)

7770 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ušt32_t
)0x00020000è

	)

7771 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ušt32_t
)0x00040000è

	)

7772 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ušt32_t
)0x00080000è

	)

7773 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ušt32_t
)0x00100000è

	)

7774 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ušt32_t
)0x00200000è

	)

7775 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ušt32_t
)0x00400000è

	)

7776 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ušt32_t
)0x00800000è

	)

7777 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ušt32_t
)0x01000000è

	)

7778 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ušt32_t
)0x02000000è

	)

7779 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ušt32_t
)0x04000000è

	)

7780 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ušt32_t
)0x08000000è

	)

7781 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ušt32_t
)0x10000000è

	)

7782 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ušt32_t
)0x20000000è

	)

7783 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ušt32_t
)0x40000000è

	)

7792 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x03è

	)

7793 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x00è

	)

7794 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x01è

	)

7795 
	#FLASH_ACR_LATENCY_2
 ((
ušt8_t
)0x02è

	)

7797 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

7798 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

7799 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20è

	)

7802 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7805 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7808 
	#FLASH_SR_BSY
 ((
ušt8_t
)0x01è

	)

7809 
	#FLASH_SR_PGERR
 ((
ušt8_t
)0x04è

	)

7810 
	#FLASH_SR_WRPRTERR
 ((
ušt8_t
)0x10è

	)

7811 
	#FLASH_SR_EOP
 ((
ušt8_t
)0x20è

	)

7814 
	#FLASH_CR_PG
 ((
ušt16_t
)0x0001è

	)

7815 
	#FLASH_CR_PER
 ((
ušt16_t
)0x0002è

	)

7816 
	#FLASH_CR_MER
 ((
ušt16_t
)0x0004è

	)

7817 
	#FLASH_CR_OPTPG
 ((
ušt16_t
)0x0010è

	)

7818 
	#FLASH_CR_OPTER
 ((
ušt16_t
)0x0020è

	)

7819 
	#FLASH_CR_STRT
 ((
ušt16_t
)0x0040è

	)

7820 
	#FLASH_CR_LOCK
 ((
ušt16_t
)0x0080è

	)

7821 
	#FLASH_CR_OPTWRE
 ((
ušt16_t
)0x0200è

	)

7822 
	#FLASH_CR_ERRIE
 ((
ušt16_t
)0x0400è

	)

7823 
	#FLASH_CR_EOPIE
 ((
ušt16_t
)0x1000è

	)

7826 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7829 
	#FLASH_OBR_OPTERR
 ((
ušt16_t
)0x0001è

	)

7830 
	#FLASH_OBR_RDPRT
 ((
ušt16_t
)0x0002è

	)

7832 
	#FLASH_OBR_USER
 ((
ušt16_t
)0x03FCè

	)

7833 
	#FLASH_OBR_WDG_SW
 ((
ušt16_t
)0x0004è

	)

7834 
	#FLASH_OBR_nRST_STOP
 ((
ušt16_t
)0x0008è

	)

7835 
	#FLASH_OBR_nRST_STDBY
 ((
ušt16_t
)0x0010è

	)

7836 
	#FLASH_OBR_BFB2
 ((
ušt16_t
)0x0020è

	)

7839 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7844 
	#FLASH_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

7845 
	#FLASH_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

7848 
	#FLASH_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

7849 
	#FLASH_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

7852 
	#FLASH_D©a0_D©a0
 ((
ušt32_t
)0x000000FFè

	)

7853 
	#FLASH_D©a0_nD©a0
 ((
ušt32_t
)0x0000FF00è

	)

7856 
	#FLASH_D©a1_D©a1
 ((
ušt32_t
)0x00FF0000è

	)

7857 
	#FLASH_D©a1_nD©a1
 ((
ušt32_t
)0xFF000000è

	)

7860 
	#FLASH_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

7861 
	#FLASH_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

7864 
	#FLASH_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

7865 
	#FLASH_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

7868 
	#FLASH_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

7869 
	#FLASH_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

7872 
	#FLASH_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

7873 
	#FLASH_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

7875 #ifdeà
STM32F10X_CL


7880 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7881 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7882 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7883 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7884 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7885 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7886 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7887 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7888 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7889 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7890 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7891 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7892 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7893 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7894 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7895 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7896 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7897 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7898 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7899 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7901 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7902 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7903 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7904 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7905 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7906 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7907 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7910 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7911 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7912 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7913 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7914 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7915 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7916 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7917 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrF‹r
 ((
ušt32_t
)0x000000C0è

	)

7918 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7919 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7920 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7921 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7922 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7923 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7926 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7929 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7932 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7933 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7934 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7935 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7936 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7937 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7938 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7939 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7942 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7945 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7946 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7947 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7948 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

7949 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

7950 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

7951 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

7952 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

7953 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

7954 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

7955 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

7958 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

7959 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

7962 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

7976 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

7977 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

7978 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

7979 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

7980 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

7981 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

7982 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

7985 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

7986 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

7987 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

7988 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

7989 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

7992 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

7993 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

7996 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

7999 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8002 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

8003 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

8004 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8005 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8006 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8007 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8008 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8009 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8010 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8011 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

8014 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8017 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

8018 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

8019 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8020 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8021 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8022 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8023 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8024 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8025 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8026 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

8029 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8032 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

8033 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

8034 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8035 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8036 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8037 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8038 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8039 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8040 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8041 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

8044 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8051 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

8052 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

8053 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

8054 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

8057 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

8058 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

8059 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

8062 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

8063 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

8064 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

8067 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

8068 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

8069 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

8072 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

8073 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

8074 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

8077 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8080 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8083 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8086 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8089 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8092 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8099 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

8100 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

8101 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

8102 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

8103 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

8104 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

8107 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

8110 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8113 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

8114 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8117 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8120 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

8121 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8124 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

8127 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

8130 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8137 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

8138 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

8139 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

8140 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

8141 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

8142 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

8143 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

8144 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

8145 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

8146 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

8147 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

8148 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

8149 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

8150 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

8151 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

8152 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

8153 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

8154 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

8155 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

8156 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

8157 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

8158 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

8159 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

8160 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

8161 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

8162 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

8163 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

8164 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

8165 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

8166 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

8167 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

8168 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

8169 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

8170 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

8171 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

8172 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

8173 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

8174 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

8177 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8180 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8183 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8186 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8189 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

8190 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

8191 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

8192 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

8194 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

8195 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

8196 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

8197 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

8198 
	#ETH_DMASR_TPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

8199 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

8200 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

8201 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

8202 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

8203 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

8204 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

8205 
	#ETH_DMASR_RPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

8206 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

8207 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

8208 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

8209 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

8210 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

8211 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

8212 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

8213 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

8214 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

8215 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

8216 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

8217 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

8218 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

8219 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

8220 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

8221 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

8222 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

8223 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

8224 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

8225 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

8228 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

8229 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

8230 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

8231 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

8232 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

8233 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

8234 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8235 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

8236 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

8237 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

8238 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

8239 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

8240 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

8241 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

8242 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

8243 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

8244 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

8245 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

8246 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8247 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

8248 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

8249 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

8250 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

8251 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

8254 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

8255 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

8256 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

8257 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

8258 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

8259 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

8260 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

8261 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

8262 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

8263 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

8264 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

8265 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

8266 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

8267 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

8268 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

8271 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

8272 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

8273 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

8274 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

8277 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8280 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8283 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8286 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8297 #ifdeà
USE_STDPERIPH_DRIVER


8298 
	~"¡m32f10x_cÚf.h
"

8305 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ğ(BIT))

	)

8307 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ğ~(BIT))

	)

8309 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

8311 
	#CLEAR_REG
(
REG
è((REGèğ(0x0))

	)

8313 
	#WRITE_REG
(
REG
, 
VAL
è((REGèğ(VAL))

	)

8315 
	#READ_REG
(
REG
è((REG))

	)

8317 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

8323 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_adc.h

24 #iâdeà
__STM32F10x_ADC_H


25 
	#__STM32F10x_ADC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
ADC_Mode
;

56 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

60 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

64 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

68 
ušt32_t
 
ADC_D©aAlign
;

71 
ušt8_t
 
ADC_NbrOfChªÃl
;

74 }
	tADC_In™Ty³Def
;

83 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
ADC1
è|| \

	)

84 ((
PERIPH
è=ğ
ADC2
) || \

85 ((
PERIPH
è=ğ
ADC3
))

87 
	#IS_ADC_DMA_PERIPH
(
PERIPH
è(((PERIPHè=ğ
ADC1
è|| \

	)

88 ((
PERIPH
è=ğ
ADC3
))

94 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

95 
	#ADC_Mode_RegInjecSimuÉ
 ((
ušt32_t
)0x00010000)

	)

96 
	#ADC_Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00020000)

	)

97 
	#ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
 ((
ušt32_t
)0x00030000)

	)

98 
	#ADC_Mode_InjecSimuÉ_SlowIÁ”l
 ((
ušt32_t
)0x00040000)

	)

99 
	#ADC_Mode_InjecSimuÉ
 ((
ušt32_t
)0x00050000)

	)

100 
	#ADC_Mode_RegSimuÉ
 ((
ušt32_t
)0x00060000)

	)

101 
	#ADC_Mode_Fa¡IÁ”l
 ((
ušt32_t
)0x00070000)

	)

102 
	#ADC_Mode_SlowIÁ”l
 ((
ušt32_t
)0x00080000)

	)

103 
	#ADC_Mode_AÉ”Trig
 ((
ušt32_t
)0x00090000)

	)

105 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ğ
ADC_Mode_Ind•’d’t
è|| \

	)

106 ((
MODE
è=ğ
ADC_Mode_RegInjecSimuÉ
) || \

107 ((
MODE
è=ğ
ADC_Mode_RegSimuÉ_AÉ”Trig
) || \

108 ((
MODE
è=ğ
ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
) || \

109 ((
MODE
è=ğ
ADC_Mode_InjecSimuÉ_SlowIÁ”l
) || \

110 ((
MODE
è=ğ
ADC_Mode_InjecSimuÉ
) || \

111 ((
MODE
è=ğ
ADC_Mode_RegSimuÉ
) || \

112 ((
MODE
è=ğ
ADC_Mode_Fa¡IÁ”l
) || \

113 ((
MODE
è=ğ
ADC_Mode_SlowIÁ”l
) || \

114 ((
MODE
è=ğ
ADC_Mode_AÉ”Trig
))

123 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000è

	)

124 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x00020000è

	)

125 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x00060000è

	)

126 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x00080000è

	)

127 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x000A0000è

	)

128 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
 ((
ušt32_t
)0x000C0000è

	)

130 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x00040000è

	)

131 
	#ADC_Ex‹º®TrigCÚv_NÚe
 ((
ušt32_t
)0x000E0000è

	)

133 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x00000000è

	)

134 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x00020000è

	)

135 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x00060000è

	)

136 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x00080000è

	)

137 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x000A0000è

	)

138 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x000C0000è

	)

140 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ğ
ADC_Ex‹º®TrigCÚv_T1_CC1
è|| \

	)

141 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

142 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

143 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

144 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

145 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

146 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
) || \

147 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_NÚe
) || \

148 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

149 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

150 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

151 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

152 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

153 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC3
))

162 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

163 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

164 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ğ
ADC_D©aAlign_Right
è|| \

	)

165 ((
ALIGN
è=ğ
ADC_D©aAlign_Leá
))

174 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

175 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

176 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

177 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

178 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

179 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

180 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

181 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

182 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

183 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

184 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

185 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

186 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

187 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

188 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

189 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

190 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

191 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

193 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

194 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

196 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_ChªÃl_0
è|| ((CHANNELè=ğ
ADC_ChªÃl_1
è|| \

	)

197 ((
CHANNEL
è=ğ
ADC_ChªÃl_2
è|| ((CHANNELè=ğ
ADC_ChªÃl_3
) || \

198 ((
CHANNEL
è=ğ
ADC_ChªÃl_4
è|| ((CHANNELè=ğ
ADC_ChªÃl_5
) || \

199 ((
CHANNEL
è=ğ
ADC_ChªÃl_6
è|| ((CHANNELè=ğ
ADC_ChªÃl_7
) || \

200 ((
CHANNEL
è=ğ
ADC_ChªÃl_8
è|| ((CHANNELè=ğ
ADC_ChªÃl_9
) || \

201 ((
CHANNEL
è=ğ
ADC_ChªÃl_10
è|| ((CHANNELè=ğ
ADC_ChªÃl_11
) || \

202 ((
CHANNEL
è=ğ
ADC_ChªÃl_12
è|| ((CHANNELè=ğ
ADC_ChªÃl_13
) || \

203 ((
CHANNEL
è=ğ
ADC_ChªÃl_14
è|| ((CHANNELè=ğ
ADC_ChªÃl_15
) || \

204 ((
CHANNEL
è=ğ
ADC_ChªÃl_16
è|| ((CHANNELè=ğ
ADC_ChªÃl_17
))

213 
	#ADC_Sam¶eTime_1Cyşes5
 ((
ušt8_t
)0x00)

	)

214 
	#ADC_Sam¶eTime_7Cyşes5
 ((
ušt8_t
)0x01)

	)

215 
	#ADC_Sam¶eTime_13Cyşes5
 ((
ušt8_t
)0x02)

	)

216 
	#ADC_Sam¶eTime_28Cyşes5
 ((
ušt8_t
)0x03)

	)

217 
	#ADC_Sam¶eTime_41Cyşes5
 ((
ušt8_t
)0x04)

	)

218 
	#ADC_Sam¶eTime_55Cyşes5
 ((
ušt8_t
)0x05)

	)

219 
	#ADC_Sam¶eTime_71Cyşes5
 ((
ušt8_t
)0x06)

	)

220 
	#ADC_Sam¶eTime_239Cyşes5
 ((
ušt8_t
)0x07)

	)

221 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ğ
ADC_Sam¶eTime_1Cyşes5
è|| \

	)

222 ((
TIME
è=ğ
ADC_Sam¶eTime_7Cyşes5
) || \

223 ((
TIME
è=ğ
ADC_Sam¶eTime_13Cyşes5
) || \

224 ((
TIME
è=ğ
ADC_Sam¶eTime_28Cyşes5
) || \

225 ((
TIME
è=ğ
ADC_Sam¶eTime_41Cyşes5
) || \

226 ((
TIME
è=ğ
ADC_Sam¶eTime_55Cyşes5
) || \

227 ((
TIME
è=ğ
ADC_Sam¶eTime_71Cyşes5
) || \

228 ((
TIME
è=ğ
ADC_Sam¶eTime_239Cyşes5
))

237 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00002000è

	)

238 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00003000è

	)

239 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00004000è

	)

240 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00005000è

	)

241 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
 ((
ušt32_t
)0x00006000è

	)

243 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00000000è

	)

244 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00001000è

	)

245 
	#ADC_Ex‹º®TrigInjecCÚv_NÚe
 ((
ušt32_t
)0x00007000è

	)

247 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00002000è

	)

248 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x00003000è

	)

249 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x00004000è

	)

250 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x00005000è

	)

251 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x00006000è

	)

253 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
è|| \

	)

254 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

255 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

256 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

257 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

258 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

259 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
) || \

260 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_NÚe
) || \

261 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

262 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

263 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

264 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

265 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
))

274 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

275 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

276 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

277 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

278 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_InjeùedChªÃl_1
è|| \

	)

279 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_2
) || \

280 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_3
) || \

281 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_4
))

290 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

291 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

292 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

293 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

294 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

295 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

296 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

298 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ğ
ADC_AÇlogW©chdog_SšgËRegEÇbË
è|| \

	)

299 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

300 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

301 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

302 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

303 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

304 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_NÚe
))

313 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0220)

	)

314 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0140)

	)

315 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0480)

	)

317 
	#IS_ADC_IT
(
IT
è((((ITè& (
ušt16_t
)0xF81Fè=ğ0x00è&& ((ITè!ğ0x00))

	)

319 
	#IS_ADC_GET_IT
(
IT
è(((ITè=ğ
ADC_IT_EOC
è|| ((ITè=ğ
ADC_IT_AWD
è|| \

	)

320 ((
IT
è=ğ
ADC_IT_JEOC
))

329 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

330 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

331 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

332 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

333 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

334 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xE0è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

335 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
ADC_FLAG_AWD
è|| ((FLAGè=ğ
ADC_FLAG_EOC
è|| \

	)

336 ((
FLAG
è=ğ
ADC_FLAG_JEOC
è|| ((FLAG)=ğ
ADC_FLAG_JSTRT
) || \

337 ((
FLAG
è=ğ
ADC_FLAG_STRT
))

346 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ğ0xFFF)

	)

356 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ğ0xFFF)

	)

366 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x4))

	)

376 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x4))

	)

387 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x10))

	)

396 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x10))

	)

406 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ğ0x1è&& ((NUMBERè<ğ0x8))

	)

428 
ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
);

429 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

430 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

431 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

432 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

433 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

434 
ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

435 
FÏgStus
 
ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

436 
ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

437 
FÏgStus
 
ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

438 
ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

439 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

440 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

441 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

442 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

443 
ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

444 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

445 
ušt32_t
 
ADC_G‘Du®ModeCÚv”siÚV®ue
();

446 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

447 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

448 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

449 
ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

450 
ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

451 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

452 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

453 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

454 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

455 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

456 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

457 
ADC_AÇlogW©chdogTh»shŞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shŞd
, ušt16_ˆ
LowTh»shŞd
);

458 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

459 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

460 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

461 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

462 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

463 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

465 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_bkp.h

24 #iâdeà
__STM32F10x_BKP_H


25 
	#__STM32F10x_BKP_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

58 
	#BKP_Tam³rPšLev–_High
 ((
ušt16_t
)0x0000)

	)

59 
	#BKP_Tam³rPšLev–_Low
 ((
ušt16_t
)0x0001)

	)

60 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
è(((LEVELè=ğ
BKP_Tam³rPšLev–_High
è|| \

	)

61 ((
LEVEL
è=ğ
BKP_Tam³rPšLev–_Low
))

70 
	#BKP_RTCOuutSourû_NÚe
 ((
ušt16_t
)0x0000)

	)

71 
	#BKP_RTCOuutSourû_C®ibClock
 ((
ušt16_t
)0x0080)

	)

72 
	#BKP_RTCOuutSourû_AÏrm
 ((
ušt16_t
)0x0100)

	)

73 
	#BKP_RTCOuutSourû_SecÚd
 ((
ušt16_t
)0x0300)

	)

74 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
è(((SOURCEè=ğ
BKP_RTCOuutSourû_NÚe
è|| \

	)

75 ((
SOURCE
è=ğ
BKP_RTCOuutSourû_C®ibClock
) || \

76 ((
SOURCE
è=ğ
BKP_RTCOuutSourû_AÏrm
) || \

77 ((
SOURCE
è=ğ
BKP_RTCOuutSourû_SecÚd
))

86 
	#BKP_DR1
 ((
ušt16_t
)0x0004)

	)

87 
	#BKP_DR2
 ((
ušt16_t
)0x0008)

	)

88 
	#BKP_DR3
 ((
ušt16_t
)0x000C)

	)

89 
	#BKP_DR4
 ((
ušt16_t
)0x0010)

	)

90 
	#BKP_DR5
 ((
ušt16_t
)0x0014)

	)

91 
	#BKP_DR6
 ((
ušt16_t
)0x0018)

	)

92 
	#BKP_DR7
 ((
ušt16_t
)0x001C)

	)

93 
	#BKP_DR8
 ((
ušt16_t
)0x0020)

	)

94 
	#BKP_DR9
 ((
ušt16_t
)0x0024)

	)

95 
	#BKP_DR10
 ((
ušt16_t
)0x0028)

	)

96 
	#BKP_DR11
 ((
ušt16_t
)0x0040)

	)

97 
	#BKP_DR12
 ((
ušt16_t
)0x0044)

	)

98 
	#BKP_DR13
 ((
ušt16_t
)0x0048)

	)

99 
	#BKP_DR14
 ((
ušt16_t
)0x004C)

	)

100 
	#BKP_DR15
 ((
ušt16_t
)0x0050)

	)

101 
	#BKP_DR16
 ((
ušt16_t
)0x0054)

	)

102 
	#BKP_DR17
 ((
ušt16_t
)0x0058)

	)

103 
	#BKP_DR18
 ((
ušt16_t
)0x005C)

	)

104 
	#BKP_DR19
 ((
ušt16_t
)0x0060)

	)

105 
	#BKP_DR20
 ((
ušt16_t
)0x0064)

	)

106 
	#BKP_DR21
 ((
ušt16_t
)0x0068)

	)

107 
	#BKP_DR22
 ((
ušt16_t
)0x006C)

	)

108 
	#BKP_DR23
 ((
ušt16_t
)0x0070)

	)

109 
	#BKP_DR24
 ((
ušt16_t
)0x0074)

	)

110 
	#BKP_DR25
 ((
ušt16_t
)0x0078)

	)

111 
	#BKP_DR26
 ((
ušt16_t
)0x007C)

	)

112 
	#BKP_DR27
 ((
ušt16_t
)0x0080)

	)

113 
	#BKP_DR28
 ((
ušt16_t
)0x0084)

	)

114 
	#BKP_DR29
 ((
ušt16_t
)0x0088)

	)

115 
	#BKP_DR30
 ((
ušt16_t
)0x008C)

	)

116 
	#BKP_DR31
 ((
ušt16_t
)0x0090)

	)

117 
	#BKP_DR32
 ((
ušt16_t
)0x0094)

	)

118 
	#BKP_DR33
 ((
ušt16_t
)0x0098)

	)

119 
	#BKP_DR34
 ((
ušt16_t
)0x009C)

	)

120 
	#BKP_DR35
 ((
ušt16_t
)0x00A0)

	)

121 
	#BKP_DR36
 ((
ušt16_t
)0x00A4)

	)

122 
	#BKP_DR37
 ((
ušt16_t
)0x00A8)

	)

123 
	#BKP_DR38
 ((
ušt16_t
)0x00AC)

	)

124 
	#BKP_DR39
 ((
ušt16_t
)0x00B0)

	)

125 
	#BKP_DR40
 ((
ušt16_t
)0x00B4)

	)

126 
	#BKP_DR41
 ((
ušt16_t
)0x00B8)

	)

127 
	#BKP_DR42
 ((
ušt16_t
)0x00BC)

	)

129 
	#IS_BKP_DR
(
DR
è(((DRè=ğ
BKP_DR1
è|| ((DRè=ğ
BKP_DR2
è|| ((DRè=ğ
BKP_DR3
è|| \

	)

130 ((
DR
è=ğ
BKP_DR4
è|| ((DRè=ğ
BKP_DR5
è|| ((DRè=ğ
BKP_DR6
) || \

131 ((
DR
è=ğ
BKP_DR7
è|| ((DRè=ğ
BKP_DR8
è|| ((DRè=ğ
BKP_DR9
) || \

132 ((
DR
è=ğ
BKP_DR10
è|| ((DRè=ğ
BKP_DR11
è|| ((DRè=ğ
BKP_DR12
) || \

133 ((
DR
è=ğ
BKP_DR13
è|| ((DRè=ğ
BKP_DR14
è|| ((DRè=ğ
BKP_DR15
) || \

134 ((
DR
è=ğ
BKP_DR16
è|| ((DRè=ğ
BKP_DR17
è|| ((DRè=ğ
BKP_DR18
) || \

135 ((
DR
è=ğ
BKP_DR19
è|| ((DRè=ğ
BKP_DR20
è|| ((DRè=ğ
BKP_DR21
) || \

136 ((
DR
è=ğ
BKP_DR22
è|| ((DRè=ğ
BKP_DR23
è|| ((DRè=ğ
BKP_DR24
) || \

137 ((
DR
è=ğ
BKP_DR25
è|| ((DRè=ğ
BKP_DR26
è|| ((DRè=ğ
BKP_DR27
) || \

138 ((
DR
è=ğ
BKP_DR28
è|| ((DRè=ğ
BKP_DR29
è|| ((DRè=ğ
BKP_DR30
) || \

139 ((
DR
è=ğ
BKP_DR31
è|| ((DRè=ğ
BKP_DR32
è|| ((DRè=ğ
BKP_DR33
) || \

140 ((
DR
è=ğ
BKP_DR34
è|| ((DRè=ğ
BKP_DR35
è|| ((DRè=ğ
BKP_DR36
) || \

141 ((
DR
è=ğ
BKP_DR37
è|| ((DRè=ğ
BKP_DR38
è|| ((DRè=ğ
BKP_DR39
) || \

142 ((
DR
è=ğ
BKP_DR40
è|| ((DRè=ğ
BKP_DR41
è|| ((DRè=ğ
BKP_DR42
))

144 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ğ0x7F)

	)

165 
BKP_DeIn™
();

166 
BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
);

167 
BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

168 
BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

169 
BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
);

170 
BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
);

171 
BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
);

172 
ušt16_t
 
BKP_R—dBackupRegi¡”
(ušt16_ˆ
BKP_DR
);

173 
FÏgStus
 
BKP_G‘FÏgStus
();

174 
BKP_CË¬FÏg
();

175 
ITStus
 
BKP_G‘ITStus
();

176 
BKP_CË¬ITP’dšgB™
();

178 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_can.h

24 #iâdeà
__STM32F10x_CAN_H


25 
	#__STM32F10x_CAN_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
CAN1
è|| \

	)

47 ((
PERIPH
è=ğ
CAN2
))

55 
ušt16_t
 
CAN_P»sÿËr
;

58 
ušt8_t
 
CAN_Mode
;

62 
ušt8_t
 
CAN_SJW
;

68 
ušt8_t
 
CAN_BS1
;

72 
ušt8_t
 
CAN_BS2
;

77 
FunùiÚ®S‹
 
CAN_TTCM
;

81 
FunùiÚ®S‹
 
CAN_ABOM
;

85 
FunùiÚ®S‹
 
CAN_AWUM
;

89 
FunùiÚ®S‹
 
CAN_NART
;

93 
FunùiÚ®S‹
 
CAN_RFLM
;

97 
FunùiÚ®S‹
 
CAN_TXFP
;

100 } 
	tCAN_In™Ty³Def
;

108 
ušt16_t
 
CAN_F‹rIdHigh
;

112 
ušt16_t
 
CAN_F‹rIdLow
;

116 
ušt16_t
 
CAN_F‹rMaskIdHigh
;

121 
ušt16_t
 
CAN_F‹rMaskIdLow
;

126 
ušt16_t
 
CAN_F‹rFIFOAssignm’t
;

129 
ušt8_t
 
CAN_F‹rNumb”
;

131 
ušt8_t
 
CAN_F‹rMode
;

134 
ušt8_t
 
CAN_F‹rSÿË
;

137 
FunùiÚ®S‹
 
CAN_F‹rAùiv©iÚ
;

139 } 
	tCAN_F‹rIn™Ty³Def
;

147 
ušt32_t
 
StdId
;

150 
ušt32_t
 
ExtId
;

153 
ušt8_t
 
IDE
;

157 
ušt8_t
 
RTR
;

161 
ušt8_t
 
DLC
;

165 
ušt8_t
 
D©a
[8];

167 } 
	tCªTxMsg
;

175 
ušt32_t
 
StdId
;

178 
ušt32_t
 
ExtId
;

181 
ušt8_t
 
IDE
;

185 
ušt8_t
 
RTR
;

189 
ušt8_t
 
DLC
;

192 
ušt8_t
 
D©a
[8];

195 
ušt8_t
 
FMI
;

198 } 
	tCªRxMsg
;

212 
	#CAN_In™Stus_Faed
 ((
ušt8_t
)0x00è

	)

213 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

223 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

224 
	#CAN_Mode_LoİBack
 ((
ušt8_t
)0x01è

	)

225 
	#CAN_Mode_S’t
 ((
ušt8_t
)0x02è

	)

226 
	#CAN_Mode_S’t_LoİBack
 ((
ušt8_t
)0x03è

	)

228 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ğ
CAN_Mode_NÜm®
è|| \

	)

229 ((
MODE
è=ğ
CAN_Mode_LoİBack
)|| \

230 ((
MODE
è=ğ
CAN_Mode_S’t
) || \

231 ((
MODE
è=ğ
CAN_Mode_S’t_LoİBack
))

241 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

242 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

243 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

246 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ğ
CAN_O³¿tšgMode_In™Ÿliz©iÚ
è||\

	)

247 ((
MODE
è=ğ
CAN_O³¿tšgMode_NÜm®
)|| \

248 ((
MODE
è=ğ
CAN_O³¿tšgMode_SË•
))

258 
	#CAN_ModeStus_Faed
 ((
ušt8_t
)0x00è

	)

259 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Faed
è

	)

270 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

271 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

272 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

273 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

275 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ğ
CAN_SJW_1tq
è|| ((SJWè=ğ
CAN_SJW_2tq
)|| \

	)

276 ((
SJW
è=ğ
CAN_SJW_3tq
è|| ((SJWè=ğ
CAN_SJW_4tq
))

285 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

286 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

287 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

288 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

289 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

290 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

291 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

292 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

293 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

294 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

295 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

296 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

297 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

298 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

299 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

300 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

302 
	#IS_CAN_BS1
(
BS1
è((BS1è<ğ
CAN_BS1_16tq
)

	)

311 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

312 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

313 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

314 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

315 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

316 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

317 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

318 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

320 
	#IS_CAN_BS2
(
BS2
è((BS2è<ğ
CAN_BS2_8tq
)

	)

330 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ğ1è&& ((PRESCALERè<ğ1024))

	)

339 #iâdeà
STM32F10X_CL


340 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ğ13)

	)

342 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ğ27)

	)

352 
	#CAN_F‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

353 
	#CAN_F‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

355 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ğ
CAN_F‹rMode_IdMask
è|| \

	)

356 ((
MODE
è=ğ
CAN_F‹rMode_IdLi¡
))

365 
	#CAN_F‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

366 
	#CAN_F‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

368 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ğ
CAN_F‹rSÿË_16b™
è|| \

	)

369 ((
SCALE
è=ğ
CAN_F‹rSÿË_32b™
))

379 
	#CAN_F‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

380 
	#CAN_F‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

381 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_F‹rFIFO0
è|| \

	)

382 ((
FIFO
è=ğ
CAN_F‹rFIFO1
))

390 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ğ1è&& ((BANKNUMBERè<ğ27))

	)

399 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ğ((
ušt8_t
)0x02))

	)

400 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ğ((
ušt32_t
)0x7FF))

	)

401 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ğ((
ušt32_t
)0x1FFFFFFF))

	)

402 
	#IS_CAN_DLC
(
DLC
è((DLCè<ğ((
ušt8_t
)0x08))

	)

412 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

413 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

414 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ğ
CAN_Id_Snd¬d
è|| \

	)

415 ((
IDTYPE
è=ğ
CAN_Id_Ex‹nded
))

424 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

425 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

426 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ğ
CAN_RTR_D©a
è|| ((RTRè=ğ
CAN_RTR_RemÙe
))

	)

436 
	#CAN_TxStus_Faed
 ((
ušt8_t
)0x00)

	)

437 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

438 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

439 
	#CAN_TxStus_NoMaBox
 ((
ušt8_t
)0x04è

	)

449 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

450 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

452 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_FIFO0
è|| ((FIFOè=ğ
CAN_FIFO1
))

	)

462 
	#CAN_SË•_Faed
 ((
ušt8_t
)0x00è

	)

463 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

473 
	#CAN_WakeUp_Faed
 ((
ušt8_t
)0x00è

	)

474 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

485 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

486 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

487 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

488 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

489 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

490 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

491 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

492 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

507 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

508 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

509 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

512 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

513 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

514 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

515 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

516 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

517 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

520 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

521 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

526 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

527 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

528 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

529 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

531 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_BOF
è|| \

	)

532 ((
FLAG
è=ğ
CAN_FLAG_EPV
è|| ((FLAGè=ğ
CAN_FLAG_EWG
) || \

533 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) || \

534 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FMP0
) || \

535 ((
FLAG
è=ğ
CAN_FLAG_FOV1
è|| ((FLAGè=ğ
CAN_FLAG_FF1
) || \

536 ((
FLAG
è=ğ
CAN_FLAG_FMP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
) || \

537 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
)|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

538 ((
FLAG
è=ğ
CAN_FLAG_SLAK
 ))

540 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
è|| \

	)

541 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

542 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) ||\

543 ((
FLAG
è=ğ
CAN_FLAG_FF1
è|| ((FLAGè=ğ
CAN_FLAG_FOV1
) || \

544 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_SLAK
))

556 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

559 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

560 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

561 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

562 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

563 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

564 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

567 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

568 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

571 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

572 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

573 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

574 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

575 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

578 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

579 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

580 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

583 
	#IS_CAN_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FMP0
è||\

	)

584 ((
IT
è=ğ
CAN_IT_FF0
è|| ((ITè=ğ
CAN_IT_FOV0
) ||\

585 ((
IT
è=ğ
CAN_IT_FMP1
è|| ((ITè=ğ
CAN_IT_FF1
) ||\

586 ((
IT
è=ğ
CAN_IT_FOV1
è|| ((ITè=ğ
CAN_IT_EWG
) ||\

587 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

588 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

589 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

591 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FF0
è||\

	)

592 ((
IT
è=ğ
CAN_IT_FOV0
)|| ((ITè=ğ
CAN_IT_FF1
) ||\

593 ((
IT
è=ğ
CAN_IT_FOV1
)|| ((ITè=ğ
CAN_IT_EWG
) ||\

594 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

595 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

596 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

605 
	#CANINITFAILED
 
CAN_In™Stus_Faed


	)

606 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

607 
	#CAN_F‹rFIFO0
 
CAN_F‹r_FIFO0


	)

608 
	#CAN_F‹rFIFO1
 
CAN_F‹r_FIFO1


	)

609 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

610 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

611 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

612 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

613 
	#CANTXFAILE
 
CAN_TxStus_Faed


	)

614 
	#CANTXOK
 
CAN_TxStus_Ok


	)

615 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

616 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

617 
	#CANSLEEPFAILED
 
CAN_SË•_Faed


	)

618 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

619 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

620 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

642 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

645 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

646 
CAN_F‹rIn™
(
CAN_F‹rIn™Ty³Def
* 
CAN_F‹rIn™SŒuù
);

647 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

648 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

649 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

650 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

653 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

654 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mabox
);

655 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mabox
);

658 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

659 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

660 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

664 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

665 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

666 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

669 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

670 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

671 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

674 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

675 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

676 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

677 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

678 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

680 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_cec.h

24 #iâdeà
__STM32F10x_CEC_H


25 
	#__STM32F10x_CEC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
CEC_B™TimšgMode
;

54 
ušt16_t
 
CEC_B™P”iodMode
;

56 }
	tCEC_In™Ty³Def
;

69 
	#CEC_B™TimšgStdMode
 ((
ušt16_t
)0x00è

	)

70 
	#CEC_B™TimšgE¼F»eMode
 
CEC_CFGR_BTEM


	)

72 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
è(((MODEè=ğ
CEC_B™TimšgStdMode
è|| \

	)

73 ((
MODE
è=ğ
CEC_B™TimšgE¼F»eMode
))

81 
	#CEC_B™P”iodStdMode
 ((
ušt16_t
)0x00è

	)

82 
	#CEC_B™P”iodFËxibËMode
 
CEC_CFGR_BPEM


	)

84 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
è(((MODEè=ğ
CEC_B™P”iodStdMode
è|| \

	)

85 ((
MODE
è=ğ
CEC_B™P”iodFËxibËMode
))

94 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

95 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

96 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

97 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

98 
	#IS_CEC_GET_IT
(
IT
è(((ITè=ğ
CEC_IT_TERR
è|| ((ITè=ğ
CEC_IT_TBTRF
è|| \

	)

99 ((
IT
è=ğ
CEC_IT_RERR
è|| ((ITè=ğ
CEC_IT_RBTF
))

108 
	#IS_CEC_ADDRESS
(
ADDRESS
è((ADDRESSè< 0x10)

	)

116 
	#IS_CEC_PRESCALER
(
PRESCALER
è((PRESCALERè<ğ0x3FFF)

	)

129 
	#CEC_FLAG_BTE
 ((
ušt32_t
)0x10010000)

	)

130 
	#CEC_FLAG_BPE
 ((
ušt32_t
)0x10020000)

	)

131 
	#CEC_FLAG_RBTFE
 ((
ušt32_t
)0x10040000)

	)

132 
	#CEC_FLAG_SBE
 ((
ušt32_t
)0x10080000)

	)

133 
	#CEC_FLAG_ACKE
 ((
ušt32_t
)0x10100000)

	)

134 
	#CEC_FLAG_LINE
 ((
ušt32_t
)0x10200000)

	)

135 
	#CEC_FLAG_TBTFE
 ((
ušt32_t
)0x10400000)

	)

140 
	#CEC_FLAG_TEOM
 ((
ušt32_t
)0x00000002)

	)

141 
	#CEC_FLAG_TERR
 ((
ušt32_t
)0x00000004)

	)

142 
	#CEC_FLAG_TBTRF
 ((
ušt32_t
)0x00000008)

	)

143 
	#CEC_FLAG_RSOM
 ((
ušt32_t
)0x00000010)

	)

144 
	#CEC_FLAG_REOM
 ((
ušt32_t
)0x00000020)

	)

145 
	#CEC_FLAG_RERR
 ((
ušt32_t
)0x00000040)

	)

146 
	#CEC_FLAG_RBTF
 ((
ušt32_t
)0x00000080)

	)

148 
	#IS_CEC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF03è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

150 
	#IS_CEC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CEC_FLAG_BTE
è|| ((FLAGè=ğ
CEC_FLAG_BPE
è|| \

	)

151 ((
FLAG
è=ğ
CEC_FLAG_RBTFE
è|| ((FLAG)=ğ
CEC_FLAG_SBE
) || \

152 ((
FLAG
è=ğ
CEC_FLAG_ACKE
è|| ((FLAGè=ğ
CEC_FLAG_LINE
) || \

153 ((
FLAG
è=ğ
CEC_FLAG_TBTFE
è|| ((FLAGè=ğ
CEC_FLAG_TEOM
) || \

154 ((
FLAG
è=ğ
CEC_FLAG_TERR
è|| ((FLAGè=ğ
CEC_FLAG_TBTRF
) || \

155 ((
FLAG
è=ğ
CEC_FLAG_RSOM
è|| ((FLAGè=ğ
CEC_FLAG_REOM
) || \

156 ((
FLAG
è=ğ
CEC_FLAG_RERR
è|| ((FLAGè=ğ
CEC_FLAG_RBTF
))

177 
CEC_DeIn™
();

178 
CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

179 
CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

180 
CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

181 
CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
);

182 
CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
);

183 
CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
);

184 
ušt8_t
 
CEC_ReûiveD©aBy‹
();

185 
CEC_S¹OfMes§ge
();

186 
CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
);

187 
FÏgStus
 
CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
);

188 
CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
);

189 
ITStus
 
CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
);

190 
CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
);

192 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_conf.h

23 #iâdeà
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"¡m32f10x_adc.h
"

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_ÿn.h
"

31 
	~"¡m32f10x_ûc.h
"

32 
	~"¡m32f10x_üc.h
"

33 
	~"¡m32f10x_dac.h
"

34 
	~"¡m32f10x_dbgmcu.h
"

35 
	~"¡m32f10x_dma.h
"

36 
	~"¡m32f10x_exti.h
"

37 
	~"¡m32f10x_æash.h
"

38 
	~"¡m32f10x_fsmc.h
"

39 
	~"¡m32f10x_gpio.h
"

40 
	~"¡m32f10x_i2c.h
"

41 
	~"¡m32f10x_iwdg.h
"

42 
	~"¡m32f10x_pwr.h
"

43 
	~"¡m32f10x_rcc.h
"

44 
	~"¡m32f10x_¹c.h
"

45 
	~"¡m32f10x_sdio.h
"

46 
	~"¡m32f10x_¥i.h
"

47 
	~"¡m32f10x_tim.h
"

48 
	~"¡m32f10x_u§¹.h
"

49 
	~"¡m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifdeà 
USE_FULL_ASSERT


68 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£¹_çed
(
ušt8_t
* 
fe
, 
ušt32_t
 
lše
);

72 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_crc.h

24 #iâdeà
__STM32F10x_CRC_H


25 
	#__STM32F10x_CRC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

70 
CRC_Re£tDR
();

71 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

72 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

73 
ušt32_t
 
CRC_G‘CRC
();

74 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

75 
ušt8_t
 
CRC_G‘IDRegi¡”
();

77 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dac.h

24 #iâdeà
__STM32F10x_DAC_H


25 
	#__STM32F10x_DAC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DAC_Trigg”
;

55 
ušt32_t
 
DAC_WaveG’”©iÚ
;

59 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

63 
ušt32_t
 
DAC_OuutBufãr
;

65 }
	tDAC_In™Ty³Def
;

79 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

81 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

82 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

84 
	#DAC_Trigg”_T3_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

86 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

87 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

88 
	#DAC_Trigg”_T15_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

90 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

91 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

92 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

93 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

95 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
DAC_Trigg”_NÚe
è|| \

	)

96 ((
TRIGGER
è=ğ
DAC_Trigg”_T6_TRGO
) || \

97 ((
TRIGGER
è=ğ
DAC_Trigg”_T8_TRGO
) || \

98 ((
TRIGGER
è=ğ
DAC_Trigg”_T7_TRGO
) || \

99 ((
TRIGGER
è=ğ
DAC_Trigg”_T5_TRGO
) || \

100 ((
TRIGGER
è=ğ
DAC_Trigg”_T2_TRGO
) || \

101 ((
TRIGGER
è=ğ
DAC_Trigg”_T4_TRGO
) || \

102 ((
TRIGGER
è=ğ
DAC_Trigg”_Ext_IT9
) || \

103 ((
TRIGGER
è=ğ
DAC_Trigg”_Soáw¬e
))

113 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

114 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

115 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_WaveG’”©iÚ_NÚe
è|| \

	)

117 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_Noi£
) || \

118 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_TrŸngË
))

127 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

128 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

129 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

130 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

131 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

132 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

133 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

134 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

135 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

136 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

137 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

138 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

139 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

140 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

141 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

142 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

143 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

144 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

145 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

146 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

147 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

148 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

149 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

150 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ğ
DAC_LFSRUnmask_B™0
è|| \

	)

153 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s1_0
) || \

154 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s2_0
) || \

155 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s3_0
) || \

156 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s4_0
) || \

157 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s5_0
) || \

158 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s6_0
) || \

159 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s7_0
) || \

160 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s8_0
) || \

161 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s9_0
) || \

162 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s10_0
) || \

163 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s11_0
) || \

164 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1
) || \

165 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_3
) || \

166 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_7
) || \

167 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_15
) || \

168 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_31
) || \

169 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_63
) || \

170 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_127
) || \

171 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_255
) || \

172 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_511
) || \

173 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1023
) || \

174 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_2047
) || \

175 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_4095
))

184 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

185 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ğ
DAC_OuutBufãr_EÇbË
è|| \

	)

187 ((
STATE
è=ğ
DAC_OuutBufãr_Di§bË
))

196 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

197 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DAC_ChªÃl_1
è|| \

	)

199 ((
CHANNEL
è=ğ
DAC_ChªÃl_2
))

208 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ğ
DAC_Align_12b_R
è|| \

	)

212 ((
ALIGN
è=ğ
DAC_Align_12b_L
) || \

213 ((
ALIGN
è=ğ
DAC_Align_8b_R
))

222 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

223 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_Wave_Noi£
è|| \

	)

225 ((
WAVE
è=ğ
DAC_Wave_TrŸngË
))

234 
	#IS_DAC_DATA
(
DATA
è((DATAè<ğ0xFFF0)

	)

238 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

243 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

244 
	#IS_DAC_IT
(
IT
è(((ITè=ğ
DAC_IT_DMAUDR
))

	)

254 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

255 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ğ
DAC_FLAG_DMAUDR
))

	)

278 
DAC_DeIn™
();

279 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

280 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

281 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

282 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

283 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

285 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

286 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

287 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

288 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

289 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

290 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

291 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

292 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

293 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

294 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

295 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

296 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

297 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

300 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dbgmcu.h

24 #iâdeà
__STM32F10x_DBGMCU_H


25 
	#__STM32F10x_DBGMCU_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

54 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

55 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

56 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

57 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00000100)

	)

58 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000200)

	)

59 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000400)

	)

60 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000800)

	)

61 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00001000)

	)

62 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00002000)

	)

63 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x00004000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000)

	)

66 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00020000)

	)

67 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00040000)

	)

68 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00080000)

	)

69 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00100000)

	)

70 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x00200000)

	)

71 
	#DBGMCU_TIM15_STOP
 ((
ušt32_t
)0x00400000)

	)

72 
	#DBGMCU_TIM16_STOP
 ((
ušt32_t
)0x00800000)

	)

73 
	#DBGMCU_TIM17_STOP
 ((
ušt32_t
)0x01000000)

	)

74 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x02000000)

	)

75 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x04000000)

	)

76 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x08000000)

	)

77 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x10000000)

	)

78 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x20000000)

	)

79 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x40000000)

	)

81 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0x800000F8è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

98 
ušt32_t
 
DBGMCU_G‘REVID
();

99 
ušt32_t
 
DBGMCU_G‘DEVID
();

100 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

102 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dma.h

24 #iâdeà
__STM32F10x_DMA_H


25 
	#__STM32F10x_DMA_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

54 
ušt32_t
 
DMA_MemÜyBa£Addr
;

56 
ušt32_t
 
DMA_DIR
;

59 
ušt32_t
 
DMA_BufãrSize
;

63 
ušt32_t
 
DMA_P”h”®Inc
;

66 
ušt32_t
 
DMA_MemÜyInc
;

69 
ušt32_t
 
DMA_P”h”®D©aSize
;

72 
ušt32_t
 
DMA_MemÜyD©aSize
;

75 
ušt32_t
 
DMA_Mode
;

80 
ušt32_t
 
DMA_PriÜ™y
;

83 
ušt32_t
 
DMA_M2M
;

85 }
	tDMA_In™Ty³Def
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
DMA1_ChªÃl1
è|| \

	)

96 ((
PERIPH
è=ğ
DMA1_ChªÃl2
) || \

97 ((
PERIPH
è=ğ
DMA1_ChªÃl3
) || \

98 ((
PERIPH
è=ğ
DMA1_ChªÃl4
) || \

99 ((
PERIPH
è=ğ
DMA1_ChªÃl5
) || \

100 ((
PERIPH
è=ğ
DMA1_ChªÃl6
) || \

101 ((
PERIPH
è=ğ
DMA1_ChªÃl7
) || \

102 ((
PERIPH
è=ğ
DMA2_ChªÃl1
) || \

103 ((
PERIPH
è=ğ
DMA2_ChªÃl2
) || \

104 ((
PERIPH
è=ğ
DMA2_ChªÃl3
) || \

105 ((
PERIPH
è=ğ
DMA2_ChªÃl4
) || \

106 ((
PERIPH
è=ğ
DMA2_ChªÃl5
))

112 
	#DMA_DIR_P”h”®DST
 ((
ušt32_t
)0x00000010)

	)

113 
	#DMA_DIR_P”h”®SRC
 ((
ušt32_t
)0x00000000)

	)

114 
	#IS_DMA_DIR
(
DIR
è(((DIRè=ğ
DMA_DIR_P”h”®DST
è|| \

	)

115 ((
DIR
è=ğ
DMA_DIR_P”h”®SRC
))

124 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000040)

	)

125 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

126 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_P”h”®Inc_EÇbË
è|| \

	)

127 ((
STATE
è=ğ
DMA_P”h”®Inc_Di§bË
))

136 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000080)

	)

137 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

138 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_MemÜyInc_EÇbË
è|| \

	)

139 ((
STATE
è=ğ
DMA_MemÜyInc_Di§bË
))

148 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

149 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000100)

	)

150 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00000200)

	)

151 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_P”h”®D©aSize_By‹
è|| \

	)

152 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_H®fWÜd
) || \

153 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_WÜd
))

162 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

163 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00000400)

	)

164 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00000800)

	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_MemÜyD©aSize_By‹
è|| \

	)

166 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_H®fWÜd
) || \

167 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_WÜd
))

176 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000020)

	)

177 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

178 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ğ
DMA_Mode_CœcuÏr
è|| ((MODEè=ğ
DMA_Mode_NÜm®
))

	)

187 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00003000)

	)

188 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00002000)

	)

189 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00001000)

	)

190 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

191 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ğ
DMA_PriÜ™y_V”yHigh
è|| \

	)

192 ((
PRIORITY
è=ğ
DMA_PriÜ™y_High
) || \

193 ((
PRIORITY
è=ğ
DMA_PriÜ™y_Medium
) || \

194 ((
PRIORITY
è=ğ
DMA_PriÜ™y_Low
))

203 
	#DMA_M2M_EÇbË
 ((
ušt32_t
)0x00004000)

	)

204 
	#DMA_M2M_Di§bË
 ((
ušt32_t
)0x00000000)

	)

205 
	#IS_DMA_M2M_STATE
(
STATE
è(((STATEè=ğ
DMA_M2M_EÇbË
è|| ((STATEè=ğ
DMA_M2M_Di§bË
))

	)

215 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000002)

	)

216 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000004)

	)

217 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000008)

	)

218 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFFF1è=ğ0x00è&& ((ITè!ğ0x00))

	)

220 
	#DMA1_IT_GL1
 ((
ušt32_t
)0x00000001)

	)

221 
	#DMA1_IT_TC1
 ((
ušt32_t
)0x00000002)

	)

222 
	#DMA1_IT_HT1
 ((
ušt32_t
)0x00000004)

	)

223 
	#DMA1_IT_TE1
 ((
ušt32_t
)0x00000008)

	)

224 
	#DMA1_IT_GL2
 ((
ušt32_t
)0x00000010)

	)

225 
	#DMA1_IT_TC2
 ((
ušt32_t
)0x00000020)

	)

226 
	#DMA1_IT_HT2
 ((
ušt32_t
)0x00000040)

	)

227 
	#DMA1_IT_TE2
 ((
ušt32_t
)0x00000080)

	)

228 
	#DMA1_IT_GL3
 ((
ušt32_t
)0x00000100)

	)

229 
	#DMA1_IT_TC3
 ((
ušt32_t
)0x00000200)

	)

230 
	#DMA1_IT_HT3
 ((
ušt32_t
)0x00000400)

	)

231 
	#DMA1_IT_TE3
 ((
ušt32_t
)0x00000800)

	)

232 
	#DMA1_IT_GL4
 ((
ušt32_t
)0x00001000)

	)

233 
	#DMA1_IT_TC4
 ((
ušt32_t
)0x00002000)

	)

234 
	#DMA1_IT_HT4
 ((
ušt32_t
)0x00004000)

	)

235 
	#DMA1_IT_TE4
 ((
ušt32_t
)0x00008000)

	)

236 
	#DMA1_IT_GL5
 ((
ušt32_t
)0x00010000)

	)

237 
	#DMA1_IT_TC5
 ((
ušt32_t
)0x00020000)

	)

238 
	#DMA1_IT_HT5
 ((
ušt32_t
)0x00040000)

	)

239 
	#DMA1_IT_TE5
 ((
ušt32_t
)0x00080000)

	)

240 
	#DMA1_IT_GL6
 ((
ušt32_t
)0x00100000)

	)

241 
	#DMA1_IT_TC6
 ((
ušt32_t
)0x00200000)

	)

242 
	#DMA1_IT_HT6
 ((
ušt32_t
)0x00400000)

	)

243 
	#DMA1_IT_TE6
 ((
ušt32_t
)0x00800000)

	)

244 
	#DMA1_IT_GL7
 ((
ušt32_t
)0x01000000)

	)

245 
	#DMA1_IT_TC7
 ((
ušt32_t
)0x02000000)

	)

246 
	#DMA1_IT_HT7
 ((
ušt32_t
)0x04000000)

	)

247 
	#DMA1_IT_TE7
 ((
ušt32_t
)0x08000000)

	)

249 
	#DMA2_IT_GL1
 ((
ušt32_t
)0x10000001)

	)

250 
	#DMA2_IT_TC1
 ((
ušt32_t
)0x10000002)

	)

251 
	#DMA2_IT_HT1
 ((
ušt32_t
)0x10000004)

	)

252 
	#DMA2_IT_TE1
 ((
ušt32_t
)0x10000008)

	)

253 
	#DMA2_IT_GL2
 ((
ušt32_t
)0x10000010)

	)

254 
	#DMA2_IT_TC2
 ((
ušt32_t
)0x10000020)

	)

255 
	#DMA2_IT_HT2
 ((
ušt32_t
)0x10000040)

	)

256 
	#DMA2_IT_TE2
 ((
ušt32_t
)0x10000080)

	)

257 
	#DMA2_IT_GL3
 ((
ušt32_t
)0x10000100)

	)

258 
	#DMA2_IT_TC3
 ((
ušt32_t
)0x10000200)

	)

259 
	#DMA2_IT_HT3
 ((
ušt32_t
)0x10000400)

	)

260 
	#DMA2_IT_TE3
 ((
ušt32_t
)0x10000800)

	)

261 
	#DMA2_IT_GL4
 ((
ušt32_t
)0x10001000)

	)

262 
	#DMA2_IT_TC4
 ((
ušt32_t
)0x10002000)

	)

263 
	#DMA2_IT_HT4
 ((
ušt32_t
)0x10004000)

	)

264 
	#DMA2_IT_TE4
 ((
ušt32_t
)0x10008000)

	)

265 
	#DMA2_IT_GL5
 ((
ušt32_t
)0x10010000)

	)

266 
	#DMA2_IT_TC5
 ((
ušt32_t
)0x10020000)

	)

267 
	#DMA2_IT_HT5
 ((
ušt32_t
)0x10040000)

	)

268 
	#DMA2_IT_TE5
 ((
ušt32_t
)0x10080000)

	)

270 
	#IS_DMA_CLEAR_IT
(
IT
è(((((ITè& 0xF0000000è=ğ0x00è|| (((ITè& 0xEFF00000è=ğ0x00)è&& ((ITè!ğ0x00))

	)

272 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ğ
DMA1_IT_GL1
è|| ((ITè=ğ
DMA1_IT_TC1
è|| \

	)

273 ((
IT
è=ğ
DMA1_IT_HT1
è|| ((ITè=ğ
DMA1_IT_TE1
) || \

274 ((
IT
è=ğ
DMA1_IT_GL2
è|| ((ITè=ğ
DMA1_IT_TC2
) || \

275 ((
IT
è=ğ
DMA1_IT_HT2
è|| ((ITè=ğ
DMA1_IT_TE2
) || \

276 ((
IT
è=ğ
DMA1_IT_GL3
è|| ((ITè=ğ
DMA1_IT_TC3
) || \

277 ((
IT
è=ğ
DMA1_IT_HT3
è|| ((ITè=ğ
DMA1_IT_TE3
) || \

278 ((
IT
è=ğ
DMA1_IT_GL4
è|| ((ITè=ğ
DMA1_IT_TC4
) || \

279 ((
IT
è=ğ
DMA1_IT_HT4
è|| ((ITè=ğ
DMA1_IT_TE4
) || \

280 ((
IT
è=ğ
DMA1_IT_GL5
è|| ((ITè=ğ
DMA1_IT_TC5
) || \

281 ((
IT
è=ğ
DMA1_IT_HT5
è|| ((ITè=ğ
DMA1_IT_TE5
) || \

282 ((
IT
è=ğ
DMA1_IT_GL6
è|| ((ITè=ğ
DMA1_IT_TC6
) || \

283 ((
IT
è=ğ
DMA1_IT_HT6
è|| ((ITè=ğ
DMA1_IT_TE6
) || \

284 ((
IT
è=ğ
DMA1_IT_GL7
è|| ((ITè=ğ
DMA1_IT_TC7
) || \

285 ((
IT
è=ğ
DMA1_IT_HT7
è|| ((ITè=ğ
DMA1_IT_TE7
) || \

286 ((
IT
è=ğ
DMA2_IT_GL1
è|| ((ITè=ğ
DMA2_IT_TC1
) || \

287 ((
IT
è=ğ
DMA2_IT_HT1
è|| ((ITè=ğ
DMA2_IT_TE1
) || \

288 ((
IT
è=ğ
DMA2_IT_GL2
è|| ((ITè=ğ
DMA2_IT_TC2
) || \

289 ((
IT
è=ğ
DMA2_IT_HT2
è|| ((ITè=ğ
DMA2_IT_TE2
) || \

290 ((
IT
è=ğ
DMA2_IT_GL3
è|| ((ITè=ğ
DMA2_IT_TC3
) || \

291 ((
IT
è=ğ
DMA2_IT_HT3
è|| ((ITè=ğ
DMA2_IT_TE3
) || \

292 ((
IT
è=ğ
DMA2_IT_GL4
è|| ((ITè=ğ
DMA2_IT_TC4
) || \

293 ((
IT
è=ğ
DMA2_IT_HT4
è|| ((ITè=ğ
DMA2_IT_TE4
) || \

294 ((
IT
è=ğ
DMA2_IT_GL5
è|| ((ITè=ğ
DMA2_IT_TC5
) || \

295 ((
IT
è=ğ
DMA2_IT_HT5
è|| ((ITè=ğ
DMA2_IT_TE5
))

304 
	#DMA1_FLAG_GL1
 ((
ušt32_t
)0x00000001)

	)

305 
	#DMA1_FLAG_TC1
 ((
ušt32_t
)0x00000002)

	)

306 
	#DMA1_FLAG_HT1
 ((
ušt32_t
)0x00000004)

	)

307 
	#DMA1_FLAG_TE1
 ((
ušt32_t
)0x00000008)

	)

308 
	#DMA1_FLAG_GL2
 ((
ušt32_t
)0x00000010)

	)

309 
	#DMA1_FLAG_TC2
 ((
ušt32_t
)0x00000020)

	)

310 
	#DMA1_FLAG_HT2
 ((
ušt32_t
)0x00000040)

	)

311 
	#DMA1_FLAG_TE2
 ((
ušt32_t
)0x00000080)

	)

312 
	#DMA1_FLAG_GL3
 ((
ušt32_t
)0x00000100)

	)

313 
	#DMA1_FLAG_TC3
 ((
ušt32_t
)0x00000200)

	)

314 
	#DMA1_FLAG_HT3
 ((
ušt32_t
)0x00000400)

	)

315 
	#DMA1_FLAG_TE3
 ((
ušt32_t
)0x00000800)

	)

316 
	#DMA1_FLAG_GL4
 ((
ušt32_t
)0x00001000)

	)

317 
	#DMA1_FLAG_TC4
 ((
ušt32_t
)0x00002000)

	)

318 
	#DMA1_FLAG_HT4
 ((
ušt32_t
)0x00004000)

	)

319 
	#DMA1_FLAG_TE4
 ((
ušt32_t
)0x00008000)

	)

320 
	#DMA1_FLAG_GL5
 ((
ušt32_t
)0x00010000)

	)

321 
	#DMA1_FLAG_TC5
 ((
ušt32_t
)0x00020000)

	)

322 
	#DMA1_FLAG_HT5
 ((
ušt32_t
)0x00040000)

	)

323 
	#DMA1_FLAG_TE5
 ((
ušt32_t
)0x00080000)

	)

324 
	#DMA1_FLAG_GL6
 ((
ušt32_t
)0x00100000)

	)

325 
	#DMA1_FLAG_TC6
 ((
ušt32_t
)0x00200000)

	)

326 
	#DMA1_FLAG_HT6
 ((
ušt32_t
)0x00400000)

	)

327 
	#DMA1_FLAG_TE6
 ((
ušt32_t
)0x00800000)

	)

328 
	#DMA1_FLAG_GL7
 ((
ušt32_t
)0x01000000)

	)

329 
	#DMA1_FLAG_TC7
 ((
ušt32_t
)0x02000000)

	)

330 
	#DMA1_FLAG_HT7
 ((
ušt32_t
)0x04000000)

	)

331 
	#DMA1_FLAG_TE7
 ((
ušt32_t
)0x08000000)

	)

333 
	#DMA2_FLAG_GL1
 ((
ušt32_t
)0x10000001)

	)

334 
	#DMA2_FLAG_TC1
 ((
ušt32_t
)0x10000002)

	)

335 
	#DMA2_FLAG_HT1
 ((
ušt32_t
)0x10000004)

	)

336 
	#DMA2_FLAG_TE1
 ((
ušt32_t
)0x10000008)

	)

337 
	#DMA2_FLAG_GL2
 ((
ušt32_t
)0x10000010)

	)

338 
	#DMA2_FLAG_TC2
 ((
ušt32_t
)0x10000020)

	)

339 
	#DMA2_FLAG_HT2
 ((
ušt32_t
)0x10000040)

	)

340 
	#DMA2_FLAG_TE2
 ((
ušt32_t
)0x10000080)

	)

341 
	#DMA2_FLAG_GL3
 ((
ušt32_t
)0x10000100)

	)

342 
	#DMA2_FLAG_TC3
 ((
ušt32_t
)0x10000200)

	)

343 
	#DMA2_FLAG_HT3
 ((
ušt32_t
)0x10000400)

	)

344 
	#DMA2_FLAG_TE3
 ((
ušt32_t
)0x10000800)

	)

345 
	#DMA2_FLAG_GL4
 ((
ušt32_t
)0x10001000)

	)

346 
	#DMA2_FLAG_TC4
 ((
ušt32_t
)0x10002000)

	)

347 
	#DMA2_FLAG_HT4
 ((
ušt32_t
)0x10004000)

	)

348 
	#DMA2_FLAG_TE4
 ((
ušt32_t
)0x10008000)

	)

349 
	#DMA2_FLAG_GL5
 ((
ušt32_t
)0x10010000)

	)

350 
	#DMA2_FLAG_TC5
 ((
ušt32_t
)0x10020000)

	)

351 
	#DMA2_FLAG_HT5
 ((
ušt32_t
)0x10040000)

	)

352 
	#DMA2_FLAG_TE5
 ((
ušt32_t
)0x10080000)

	)

354 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è(((((FLAGè& 0xF0000000è=ğ0x00è|| (((FLAGè& 0xEFF00000è=ğ0x00)è&& ((FLAGè!ğ0x00))

	)

356 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DMA1_FLAG_GL1
è|| ((FLAGè=ğ
DMA1_FLAG_TC1
è|| \

	)

357 ((
FLAG
è=ğ
DMA1_FLAG_HT1
è|| ((FLAGè=ğ
DMA1_FLAG_TE1
) || \

358 ((
FLAG
è=ğ
DMA1_FLAG_GL2
è|| ((FLAGè=ğ
DMA1_FLAG_TC2
) || \

359 ((
FLAG
è=ğ
DMA1_FLAG_HT2
è|| ((FLAGè=ğ
DMA1_FLAG_TE2
) || \

360 ((
FLAG
è=ğ
DMA1_FLAG_GL3
è|| ((FLAGè=ğ
DMA1_FLAG_TC3
) || \

361 ((
FLAG
è=ğ
DMA1_FLAG_HT3
è|| ((FLAGè=ğ
DMA1_FLAG_TE3
) || \

362 ((
FLAG
è=ğ
DMA1_FLAG_GL4
è|| ((FLAGè=ğ
DMA1_FLAG_TC4
) || \

363 ((
FLAG
è=ğ
DMA1_FLAG_HT4
è|| ((FLAGè=ğ
DMA1_FLAG_TE4
) || \

364 ((
FLAG
è=ğ
DMA1_FLAG_GL5
è|| ((FLAGè=ğ
DMA1_FLAG_TC5
) || \

365 ((
FLAG
è=ğ
DMA1_FLAG_HT5
è|| ((FLAGè=ğ
DMA1_FLAG_TE5
) || \

366 ((
FLAG
è=ğ
DMA1_FLAG_GL6
è|| ((FLAGè=ğ
DMA1_FLAG_TC6
) || \

367 ((
FLAG
è=ğ
DMA1_FLAG_HT6
è|| ((FLAGè=ğ
DMA1_FLAG_TE6
) || \

368 ((
FLAG
è=ğ
DMA1_FLAG_GL7
è|| ((FLAGè=ğ
DMA1_FLAG_TC7
) || \

369 ((
FLAG
è=ğ
DMA1_FLAG_HT7
è|| ((FLAGè=ğ
DMA1_FLAG_TE7
) || \

370 ((
FLAG
è=ğ
DMA2_FLAG_GL1
è|| ((FLAGè=ğ
DMA2_FLAG_TC1
) || \

371 ((
FLAG
è=ğ
DMA2_FLAG_HT1
è|| ((FLAGè=ğ
DMA2_FLAG_TE1
) || \

372 ((
FLAG
è=ğ
DMA2_FLAG_GL2
è|| ((FLAGè=ğ
DMA2_FLAG_TC2
) || \

373 ((
FLAG
è=ğ
DMA2_FLAG_HT2
è|| ((FLAGè=ğ
DMA2_FLAG_TE2
) || \

374 ((
FLAG
è=ğ
DMA2_FLAG_GL3
è|| ((FLAGè=ğ
DMA2_FLAG_TC3
) || \

375 ((
FLAG
è=ğ
DMA2_FLAG_HT3
è|| ((FLAGè=ğ
DMA2_FLAG_TE3
) || \

376 ((
FLAG
è=ğ
DMA2_FLAG_GL4
è|| ((FLAGè=ğ
DMA2_FLAG_TC4
) || \

377 ((
FLAG
è=ğ
DMA2_FLAG_HT4
è|| ((FLAGè=ğ
DMA2_FLAG_TE4
) || \

378 ((
FLAG
è=ğ
DMA2_FLAG_GL5
è|| ((FLAGè=ğ
DMA2_FLAG_TC5
) || \

379 ((
FLAG
è=ğ
DMA2_FLAG_HT5
è|| ((FLAGè=ğ
DMA2_FLAG_TE5
))

388 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ğ0x1è&& ((SIZEè< 0x10000))

	)

410 
DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

411 
DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

412 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

413 
DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

414 
DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

415 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
);

416 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

417 
FÏgStus
 
DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
);

418 
DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
);

420 
DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
);

422 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_exti.h

24 #iâdeà
__STM32F10x_EXTI_H


25 
	#__STM32F10x_EXTI_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
EXTI_Mode_IÁ”ru±
 = 0x00,

53 
EXTI_Mode_Ev’t
 = 0x04

54 }
	tEXTIMode_Ty³Def
;

56 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ğ
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ğ
EXTI_Mode_Ev’t
))

	)

64 
EXTI_Trigg”_Risšg
 = 0x08,

65 
EXTI_Trigg”_F®lšg
 = 0x0C,

66 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

67 }
	tEXTITrigg”_Ty³Def
;

69 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
EXTI_Trigg”_Risšg
è|| \

	)

70 ((
TRIGGER
è=ğ
EXTI_Trigg”_F®lšg
) || \

71 ((
TRIGGER
è=ğ
EXTI_Trigg”_Risšg_F®lšg
))

78 
ušt32_t
 
EXTI_Lše
;

81 
EXTIMode_Ty³Def
 
EXTI_Mode
;

84 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

87 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

89 }
	tEXTI_In™Ty³Def
;

103 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

104 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

105 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

106 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

107 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

108 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

109 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

110 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

111 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

112 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

113 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

114 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

115 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

116 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

117 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

118 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

119 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

120 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

121 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

123 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

125 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFFF00000è=ğ0x00è&& ((LINEè!ğ(
ušt16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ğ
EXTI_Lše0
è|| ((LINEè=ğ
EXTI_Lše1
è|| \

	)

127 ((
LINE
è=ğ
EXTI_Lše2
è|| ((LINEè=ğ
EXTI_Lše3
) || \

128 ((
LINE
è=ğ
EXTI_Lše4
è|| ((LINEè=ğ
EXTI_Lše5
) || \

129 ((
LINE
è=ğ
EXTI_Lše6
è|| ((LINEè=ğ
EXTI_Lše7
) || \

130 ((
LINE
è=ğ
EXTI_Lše8
è|| ((LINEè=ğ
EXTI_Lše9
) || \

131 ((
LINE
è=ğ
EXTI_Lše10
è|| ((LINEè=ğ
EXTI_Lše11
) || \

132 ((
LINE
è=ğ
EXTI_Lše12
è|| ((LINEè=ğ
EXTI_Lše13
) || \

133 ((
LINE
è=ğ
EXTI_Lše14
è|| ((LINEè=ğ
EXTI_Lše15
) || \

134 ((
LINE
è=ğ
EXTI_Lše16
è|| ((LINEè=ğ
EXTI_Lše17
) || \

135 ((
LINE
è=ğ
EXTI_Lše18
è|| ((LINEè=ğ
EXTI_Lše19
))

158 
EXTI_DeIn™
();

159 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

160 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

161 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

162 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

163 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

164 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

165 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

167 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_flash.h

24 #iâdeà
__STM32F10x_FLASH_H


25 
	#__STM32F10x_FLASH_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
FLASH_BUSY
 = 1,

53 
FLASH_ERROR_PG
,

54 
FLASH_ERROR_WRP
,

55 
FLASH_COMPLETE
,

56 
FLASH_TIMEOUT


57 }
	tFLASH_Stus
;

71 
	#FLASH_L©’cy_0
 ((
ušt32_t
)0x00000000è

	)

72 
	#FLASH_L©’cy_1
 ((
ušt32_t
)0x00000001è

	)

73 
	#FLASH_L©’cy_2
 ((
ušt32_t
)0x00000002è

	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ğ
FLASH_L©’cy_0
è|| \

	)

75 ((
LATENCY
è=ğ
FLASH_L©’cy_1
) || \

76 ((
LATENCY
è=ğ
FLASH_L©’cy_2
))

85 
	#FLASH_H®fCyşeAcûss_EÇbË
 ((
ušt32_t
)0x00000008è

	)

86 
	#FLASH_H®fCyşeAcûss_Di§bË
 ((
ušt32_t
)0x00000000è

	)

87 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
è(((STATEè=ğ
FLASH_H®fCyşeAcûss_EÇbË
è|| \

	)

88 ((
STATE
è=ğ
FLASH_H®fCyşeAcûss_Di§bË
))

97 
	#FLASH_P»ãtchBufãr_EÇbË
 ((
ušt32_t
)0x00000010è

	)

98 
	#FLASH_P»ãtchBufãr_Di§bË
 ((
ušt32_t
)0x00000000è

	)

99 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
è(((STATEè=ğ
FLASH_P»ãtchBufãr_EÇbË
è|| \

	)

100 ((
STATE
è=ğ
FLASH_P»ãtchBufãr_Di§bË
))

110 
	#FLASH_WRPrÙ_Pages0to3
 ((
ušt32_t
)0x00000001è

	)

111 
	#FLASH_WRPrÙ_Pages4to7
 ((
ušt32_t
)0x00000002è

	)

112 
	#FLASH_WRPrÙ_Pages8to11
 ((
ušt32_t
)0x00000004è

	)

113 
	#FLASH_WRPrÙ_Pages12to15
 ((
ušt32_t
)0x00000008è

	)

114 
	#FLASH_WRPrÙ_Pages16to19
 ((
ušt32_t
)0x00000010è

	)

115 
	#FLASH_WRPrÙ_Pages20to23
 ((
ušt32_t
)0x00000020è

	)

116 
	#FLASH_WRPrÙ_Pages24to27
 ((
ušt32_t
)0x00000040è

	)

117 
	#FLASH_WRPrÙ_Pages28to31
 ((
ušt32_t
)0x00000080è

	)

120 
	#FLASH_WRPrÙ_Pages32to35
 ((
ušt32_t
)0x00000100è

	)

121 
	#FLASH_WRPrÙ_Pages36to39
 ((
ušt32_t
)0x00000200è

	)

122 
	#FLASH_WRPrÙ_Pages40to43
 ((
ušt32_t
)0x00000400è

	)

123 
	#FLASH_WRPrÙ_Pages44to47
 ((
ušt32_t
)0x00000800è

	)

124 
	#FLASH_WRPrÙ_Pages48to51
 ((
ušt32_t
)0x00001000è

	)

125 
	#FLASH_WRPrÙ_Pages52to55
 ((
ušt32_t
)0x00002000è

	)

126 
	#FLASH_WRPrÙ_Pages56to59
 ((
ušt32_t
)0x00004000è

	)

127 
	#FLASH_WRPrÙ_Pages60to63
 ((
ušt32_t
)0x00008000è

	)

128 
	#FLASH_WRPrÙ_Pages64to67
 ((
ušt32_t
)0x00010000è

	)

129 
	#FLASH_WRPrÙ_Pages68to71
 ((
ušt32_t
)0x00020000è

	)

130 
	#FLASH_WRPrÙ_Pages72to75
 ((
ušt32_t
)0x00040000è

	)

131 
	#FLASH_WRPrÙ_Pages76to79
 ((
ušt32_t
)0x00080000è

	)

132 
	#FLASH_WRPrÙ_Pages80to83
 ((
ušt32_t
)0x00100000è

	)

133 
	#FLASH_WRPrÙ_Pages84to87
 ((
ušt32_t
)0x00200000è

	)

134 
	#FLASH_WRPrÙ_Pages88to91
 ((
ušt32_t
)0x00400000è

	)

135 
	#FLASH_WRPrÙ_Pages92to95
 ((
ušt32_t
)0x00800000è

	)

136 
	#FLASH_WRPrÙ_Pages96to99
 ((
ušt32_t
)0x01000000è

	)

137 
	#FLASH_WRPrÙ_Pages100to103
 ((
ušt32_t
)0x02000000è

	)

138 
	#FLASH_WRPrÙ_Pages104to107
 ((
ušt32_t
)0x04000000è

	)

139 
	#FLASH_WRPrÙ_Pages108to111
 ((
ušt32_t
)0x08000000è

	)

140 
	#FLASH_WRPrÙ_Pages112to115
 ((
ušt32_t
)0x10000000è

	)

141 
	#FLASH_WRPrÙ_Pages116to119
 ((
ušt32_t
)0x20000000è

	)

142 
	#FLASH_WRPrÙ_Pages120to123
 ((
ušt32_t
)0x40000000è

	)

143 
	#FLASH_WRPrÙ_Pages124to127
 ((
ušt32_t
)0x80000000è

	)

146 
	#FLASH_WRPrÙ_Pages0to1
 ((
ušt32_t
)0x00000001è

	)

148 
	#FLASH_WRPrÙ_Pages2to3
 ((
ušt32_t
)0x00000002è

	)

150 
	#FLASH_WRPrÙ_Pages4to5
 ((
ušt32_t
)0x00000004è

	)

152 
	#FLASH_WRPrÙ_Pages6to7
 ((
ušt32_t
)0x00000008è

	)

154 
	#FLASH_WRPrÙ_Pages8to9
 ((
ušt32_t
)0x00000010è

	)

156 
	#FLASH_WRPrÙ_Pages10to11
 ((
ušt32_t
)0x00000020è

	)

158 
	#FLASH_WRPrÙ_Pages12to13
 ((
ušt32_t
)0x00000040è

	)

160 
	#FLASH_WRPrÙ_Pages14to15
 ((
ušt32_t
)0x00000080è

	)

162 
	#FLASH_WRPrÙ_Pages16to17
 ((
ušt32_t
)0x00000100è

	)

164 
	#FLASH_WRPrÙ_Pages18to19
 ((
ušt32_t
)0x00000200è

	)

166 
	#FLASH_WRPrÙ_Pages20to21
 ((
ušt32_t
)0x00000400è

	)

168 
	#FLASH_WRPrÙ_Pages22to23
 ((
ušt32_t
)0x00000800è

	)

170 
	#FLASH_WRPrÙ_Pages24to25
 ((
ušt32_t
)0x00001000è

	)

172 
	#FLASH_WRPrÙ_Pages26to27
 ((
ušt32_t
)0x00002000è

	)

174 
	#FLASH_WRPrÙ_Pages28to29
 ((
ušt32_t
)0x00004000è

	)

176 
	#FLASH_WRPrÙ_Pages30to31
 ((
ušt32_t
)0x00008000è

	)

178 
	#FLASH_WRPrÙ_Pages32to33
 ((
ušt32_t
)0x00010000è

	)

180 
	#FLASH_WRPrÙ_Pages34to35
 ((
ušt32_t
)0x00020000è

	)

182 
	#FLASH_WRPrÙ_Pages36to37
 ((
ušt32_t
)0x00040000è

	)

184 
	#FLASH_WRPrÙ_Pages38to39
 ((
ušt32_t
)0x00080000è

	)

186 
	#FLASH_WRPrÙ_Pages40to41
 ((
ušt32_t
)0x00100000è

	)

188 
	#FLASH_WRPrÙ_Pages42to43
 ((
ušt32_t
)0x00200000è

	)

190 
	#FLASH_WRPrÙ_Pages44to45
 ((
ušt32_t
)0x00400000è

	)

192 
	#FLASH_WRPrÙ_Pages46to47
 ((
ušt32_t
)0x00800000è

	)

194 
	#FLASH_WRPrÙ_Pages48to49
 ((
ušt32_t
)0x01000000è

	)

196 
	#FLASH_WRPrÙ_Pages50to51
 ((
ušt32_t
)0x02000000è

	)

198 
	#FLASH_WRPrÙ_Pages52to53
 ((
ušt32_t
)0x04000000è

	)

200 
	#FLASH_WRPrÙ_Pages54to55
 ((
ušt32_t
)0x08000000è

	)

202 
	#FLASH_WRPrÙ_Pages56to57
 ((
ušt32_t
)0x10000000è

	)

204 
	#FLASH_WRPrÙ_Pages58to59
 ((
ušt32_t
)0x20000000è

	)

206 
	#FLASH_WRPrÙ_Pages60to61
 ((
ušt32_t
)0x40000000è

	)

208 
	#FLASH_WRPrÙ_Pages62to127
 ((
ušt32_t
)0x80000000è

	)

209 
	#FLASH_WRPrÙ_Pages62to255
 ((
ušt32_t
)0x80000000è

	)

210 
	#FLASH_WRPrÙ_Pages62to511
 ((
ušt32_t
)0x80000000è

	)

212 
	#FLASH_WRPrÙ_AÎPages
 ((
ušt32_t
)0xFFFFFFFFè

	)

214 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
è(((PAGEè!ğ0x00000000))

	)

216 
	#IS_FLASH_ADDRESS
(
ADDRESS
è(((ADDRESSè>ğ0x08000000è&& ((ADDRESSè< 0x080FFFFF))

	)

218 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ğ0x1FFFF804è|| ((ADDRESSè=ğ0x1FFFF806))

	)

228 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

229 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

230 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_IWDG_SW
è|| ((SOURCEè=ğ
OB_IWDG_HW
))

	)

240 
	#OB_STOP_NoRST
 ((
ušt16_t
)0x0002è

	)

241 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

242 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STOP_NoRST
è|| ((SOURCEè=ğ
OB_STOP_RST
))

	)

252 
	#OB_STDBY_NoRST
 ((
ušt16_t
)0x0004è

	)

253 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

254 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STDBY_NoRST
è|| ((SOURCEè=ğ
OB_STDBY_RST
))

	)

256 #ifdeà
STM32F10X_XL


263 
	#FLASH_BOOT_Bªk1
 ((
ušt16_t
)0x0000è

	)

265 
	#FLASH_BOOT_Bªk2
 ((
ušt16_t
)0x0001è

	)

268 
	#IS_FLASH_BOOT
(
BOOT
è(((BOOTè=ğ
FLASH_BOOT_Bªk1
è|| ((BOOTè=ğ
FLASH_BOOT_Bªk2
))

	)

276 #ifdeà
STM32F10X_XL


277 
	#FLASH_IT_BANK2_ERROR
 ((
ušt32_t
)0x80000400è

	)

278 
	#FLASH_IT_BANK2_EOP
 ((
ušt32_t
)0x80001000è

	)

280 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

281 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

283 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

284 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

285 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0x7FFFEBFFè=ğ0x00000000è&& (((ITè!ğ0x00000000)))

	)

287 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

288 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

289 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

290 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

292 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFEBFFè=ğ0x00000000è&& (((ITè!ğ0x00000000)))

	)

302 #ifdeà
STM32F10X_XL


303 
	#FLASH_FLAG_BANK2_BSY
 ((
ušt32_t
)0x80000001è

	)

304 
	#FLASH_FLAG_BANK2_EOP
 ((
ušt32_t
)0x80000020è

	)

305 
	#FLASH_FLAG_BANK2_PGERR
 ((
ušt32_t
)0x80000004è

	)

306 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ušt32_t
)0x80000010è

	)

308 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

309 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

310 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

311 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

313 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

314 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

315 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

316 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

317 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

319 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0x7FFFFFCAè=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

320 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FLASH_FLAG_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_EOP
è|| \

	)

321 ((
FLAG
è=ğ
FLASH_FLAG_PGERR
è|| ((FLAGè=ğ
FLASH_FLAG_WRPRTERR
) || \

322 ((
FLAG
è=ğ
FLASH_FLAG_OPTERR
)|| \

323 ((
FLAG
è=ğ
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_BANK1_EOP
) || \

324 ((
FLAG
è=ğ
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ğ
FLASH_FLAG_BANK1_WRPRTERR
) || \

325 ((
FLAG
è=ğ
FLASH_FLAG_BANK2_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_BANK2_EOP
) || \

326 ((
FLAG
è=ğ
FLASH_FLAG_BANK2_PGERR
è|| ((FLAGè=ğ
FLASH_FLAG_BANK2_WRPRTERR
))

328 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

329 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

330 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

331 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

332 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

334 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

335 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

336 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

337 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

339 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFCAè=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

340 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FLASH_FLAG_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_EOP
è|| \

	)

341 ((
FLAG
è=ğ
FLASH_FLAG_PGERR
è|| ((FLAGè=ğ
FLASH_FLAG_WRPRTERR
) || \

342 ((
FLAG
è=ğ
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_BANK1_EOP
) || \

343 ((
FLAG
è=ğ
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ğ
FLASH_FLAG_BANK1_WRPRTERR
) || \

344 ((
FLAG
è=ğ
FLASH_FLAG_OPTERR
))

368 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

369 
FLASH_H®fCyşeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyşeAcûss
);

370 
FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
);

371 
FLASH_UÆock
();

372 
FLASH_Lock
();

373 
FLASH_Stus
 
FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
);

374 
FLASH_Stus
 
FLASH_E¿£AÎPages
();

375 
FLASH_Stus
 
FLASH_E¿£O±iÚBy‹s
();

376 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

377 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

378 
FLASH_Stus
 
FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

379 
FLASH_Stus
 
FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
);

380 
FLASH_Stus
 
FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
);

381 
FLASH_Stus
 
FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
);

382 
ušt32_t
 
FLASH_G‘U£rO±iÚBy‹
();

383 
ušt32_t
 
FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
();

384 
FÏgStus
 
FLASH_G‘R—dOutPrÙeùiÚStus
();

385 
FÏgStus
 
FLASH_G‘P»ãtchBufãrStus
();

386 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

387 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

388 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

389 
FLASH_Stus
 
FLASH_G‘Stus
();

390 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

393 
FLASH_UÆockBªk1
();

394 
FLASH_LockBªk1
();

395 
FLASH_Stus
 
FLASH_E¿£AÎBªk1Pages
();

396 
FLASH_Stus
 
FLASH_G‘Bªk1Stus
();

397 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
);

399 #ifdeà
STM32F10X_XL


401 
FLASH_UÆockBªk2
();

402 
FLASH_LockBªk2
();

403 
FLASH_Stus
 
FLASH_E¿£AÎBªk2Pages
();

404 
FLASH_Stus
 
FLASH_G‘Bªk2Stus
();

405 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
);

406 
FLASH_Stus
 
FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
);

409 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_fsmc.h

24 #iâdeà
__STM32F10x_FSMC_H


25 
	#__STM32F10x_FSMC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

57 
ušt32_t
 
FSMC_Add»ssHŞdTime
;

62 
ušt32_t
 
FSMC_D©aS‘upTime
;

67 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

72 
ušt32_t
 
FSMC_CLKDivisiÚ
;

76 
ušt32_t
 
FSMC_D©aL©’cy
;

84 
ušt32_t
 
FSMC_AcûssMode
;

86 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

94 
ušt32_t
 
FSMC_Bªk
;

97 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

101 
ušt32_t
 
FSMC_MemÜyTy³
;

105 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

108 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

112 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

116 
ušt32_t
 
FSMC_Wa™SigÇlPŞ¬™y
;

120 
ušt32_t
 
FSMC_W¿pMode
;

124 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

129 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

132 
ušt32_t
 
FSMC_Wa™SigÇl
;

136 
ušt32_t
 
FSMC_Ex‹ndedMode
;

139 
ušt32_t
 
FSMC_Wr™eBur¡
;

142 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

144 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

145 }
	tFSMC_NORSRAMIn™Ty³Def
;

153 
ušt32_t
 
FSMC_S‘upTime
;

159 
ušt32_t
 
FSMC_Wa™S‘upTime
;

165 
ušt32_t
 
FSMC_HŞdS‘upTime
;

172 
ušt32_t
 
FSMC_HiZS‘upTime
;

177 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

185 
ušt32_t
 
FSMC_Bªk
;

188 
ušt32_t
 
FSMC_Wa™ã©u»
;

191 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

194 
ušt32_t
 
FSMC_ECC
;

197 
ušt32_t
 
FSMC_ECCPageSize
;

200 
ušt32_t
 
FSMC_TCLRS‘upTime
;

204 
ušt32_t
 
FSMC_TARS‘upTime
;

208 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

210 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

211 }
	tFSMC_NANDIn™Ty³Def
;

219 
ušt32_t
 
FSMC_Wa™ã©u»
;

222 
ušt32_t
 
FSMC_TCLRS‘upTime
;

226 
ušt32_t
 
FSMC_TARS‘upTime
;

231 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

233 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

235 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

236 }
	tFSMC_PCCARDIn™Ty³Def
;

249 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

250 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

251 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

252 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

260 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

261 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

269 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

274 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk1_NORSRAM1
è|| \

	)

275 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM2
) || \

276 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM3
) || \

277 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM4
))

279 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

280 ((
BANK
è=ğ
FSMC_Bªk3_NAND
))

282 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

283 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

284 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

286 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

287 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

288 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

298 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

299 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

300 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ğ
FSMC_D©aAdd»ssMux_Di§bË
è|| \

	)

301 ((
MUX
è=ğ
FSMC_D©aAdd»ssMux_EÇbË
))

311 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

312 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

313 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

314 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ğ
FSMC_MemÜyTy³_SRAM
è|| \

	)

315 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_PSRAM
)|| \

316 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_NOR
))

326 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

327 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

328 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FSMC_MemÜyD©aWidth_8b
è|| \

	)

329 ((
WIDTH
è=ğ
FSMC_MemÜyD©aWidth_16b
))

339 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

340 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

341 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ğ
FSMC_Bur¡AcûssMode_Di§bË
è|| \

	)

342 ((
STATE
è=ğ
FSMC_Bur¡AcûssMode_EÇbË
))

350 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

351 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

352 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ğ
FSMC_AsynchrÚousWa™_Di§bË
è|| \

	)

353 ((
STATE
è=ğ
FSMC_AsynchrÚousWa™_EÇbË
))

363 
	#FSMC_Wa™SigÇlPŞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

364 
	#FSMC_Wa™SigÇlPŞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

365 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
FSMC_Wa™SigÇlPŞ¬™y_Low
è|| \

	)

366 ((
POLARITY
è=ğ
FSMC_Wa™SigÇlPŞ¬™y_High
))

376 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

377 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

378 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ğ
FSMC_W¿pMode_Di§bË
è|| \

	)

379 ((
MODE
è=ğ
FSMC_W¿pMode_EÇbË
))

389 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

390 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

391 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ğ
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
è|| \

	)

392 ((
ACTIVE
è=ğ
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

402 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

403 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

404 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
FSMC_Wr™eO³¿tiÚ_Di§bË
è|| \

	)

405 ((
OPERATION
è=ğ
FSMC_Wr™eO³¿tiÚ_EÇbË
))

415 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

416 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

417 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ğ
FSMC_Wa™SigÇl_Di§bË
è|| \

	)

418 ((
SIGNAL
è=ğ
FSMC_Wa™SigÇl_EÇbË
))

427 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

428 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

430 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ğ
FSMC_Ex‹ndedMode_Di§bË
è|| \

	)

431 ((
MODE
è=ğ
FSMC_Ex‹ndedMode_EÇbË
))

441 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

442 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

443 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ğ
FSMC_Wr™eBur¡_Di§bË
è|| \

	)

444 ((
BURST
è=ğ
FSMC_Wr™eBur¡_EÇbË
))

453 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

463 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

473 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ0xFF))

	)

483 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

493 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ğ0xF)

	)

503 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ğ0xF)

	)

513 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

514 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

515 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

516 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

517 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ğ
FSMC_AcûssMode_A
è|| \

	)

518 ((
MODE
è=ğ
FSMC_AcûssMode_B
) || \

519 ((
MODE
è=ğ
FSMC_AcûssMode_C
) || \

520 ((
MODE
è=ğ
FSMC_AcûssMode_D
))

538 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

539 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

540 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ğ
FSMC_Wa™ã©u»_Di§bË
è|| \

	)

541 ((
FEATURE
è=ğ
FSMC_Wa™ã©u»_EÇbË
))

552 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

553 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

554 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ğ
FSMC_ECC_Di§bË
è|| \

	)

555 ((
STATE
è=ğ
FSMC_ECC_EÇbË
))

565 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

566 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

567 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

568 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

569 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

570 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

571 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ğ
FSMC_ECCPageSize_256By‹s
è|| \

	)

572 ((
SIZE
è=ğ
FSMC_ECCPageSize_512By‹s
) || \

573 ((
SIZE
è=ğ
FSMC_ECCPageSize_1024By‹s
) || \

574 ((
SIZE
è=ğ
FSMC_ECCPageSize_2048By‹s
) || \

575 ((
SIZE
è=ğ
FSMC_ECCPageSize_4096By‹s
) || \

576 ((
SIZE
è=ğ
FSMC_ECCPageSize_8192By‹s
))

586 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

596 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

606 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

616 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

626 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

636 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

646 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

647 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

648 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

649 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

650 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ğ
FSMC_IT_RisšgEdge
è|| \

	)

651 ((
IT
è=ğ
FSMC_IT_Lev–
) || \

652 ((
IT
è=ğ
FSMC_IT_F®lšgEdge
))

661 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

662 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

663 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

664 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

665 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FSMC_FLAG_RisšgEdge
è|| \

	)

666 ((
FLAG
è=ğ
FSMC_FLAG_Lev–
) || \

667 ((
FLAG
è=ğ
FSMC_FLAG_F®lšgEdge
) || \

668 ((
FLAG
è=ğ
FSMC_FLAG_FEMPT
))

670 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

696 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

697 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

698 
FSMC_PCCARDDeIn™
();

699 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

700 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

701 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

702 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

703 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

704 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

705 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

706 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

707 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

708 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

709 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

710 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

711 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

712 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

713 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

714 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

716 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_gpio.h

24 #iâdeà
__STM32F10x_GPIO_H


25 
	#__STM32F10x_GPIO_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
GPIOA
è|| \

	)

47 ((
PERIPH
è=ğ
GPIOB
) || \

48 ((
PERIPH
è=ğ
GPIOC
) || \

49 ((
PERIPH
è=ğ
GPIOD
) || \

50 ((
PERIPH
è=ğ
GPIOE
) || \

51 ((
PERIPH
è=ğ
GPIOF
) || \

52 ((
PERIPH
è=ğ
GPIOG
))

60 
GPIO_S³ed_10MHz
 = 1,

61 
GPIO_S³ed_2MHz
,

62 
GPIO_S³ed_50MHz


63 }
	tGPIOS³ed_Ty³Def
;

64 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ğ
GPIO_S³ed_10MHz
è|| ((SPEEDè=ğ
GPIO_S³ed_2MHz
è|| \

	)

65 ((
SPEED
è=ğ
GPIO_S³ed_50MHz
))

72 { 
GPIO_Mode_AIN
 = 0x0,

73 
GPIO_Mode_IN_FLOATING
 = 0x04,

74 
GPIO_Mode_IPD
 = 0x28,

75 
GPIO_Mode_IPU
 = 0x48,

76 
GPIO_Mode_Out_OD
 = 0x14,

77 
GPIO_Mode_Out_PP
 = 0x10,

78 
GPIO_Mode_AF_OD
 = 0x1C,

79 
GPIO_Mode_AF_PP
 = 0x18

80 }
	tGPIOMode_Ty³Def
;

82 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ğ
GPIO_Mode_AIN
è|| ((MODEè=ğ
GPIO_Mode_IN_FLOATING
è|| \

	)

83 ((
MODE
è=ğ
GPIO_Mode_IPD
è|| ((MODEè=ğ
GPIO_Mode_IPU
) || \

84 ((
MODE
è=ğ
GPIO_Mode_Out_OD
è|| ((MODEè=ğ
GPIO_Mode_Out_PP
) || \

85 ((
MODE
è=ğ
GPIO_Mode_AF_OD
è|| ((MODEè=ğ
GPIO_Mode_AF_PP
))

93 
ušt16_t
 
GPIO_Pš
;

96 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

99 
GPIOMode_Ty³Def
 
GPIO_Mode
;

101 }
	tGPIO_In™Ty³Def
;

109 { 
B™_RESET
 = 0,

110 
B™_SET


111 }
	tB™AùiÚ
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ğ
B™_RESET
è|| ((ACTIONè=ğ
B™_SET
))

	)

127 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

128 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

129 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

130 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

131 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

132 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

133 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

134 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

135 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

136 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

137 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

138 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

139 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

140 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

141 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

142 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

143 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

145 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ğ0x00è&& ((PINè!ğ(ušt16_t)0x00))

	)

147 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ğ
GPIO_Pš_0
è|| \

	)

148 ((
PIN
è=ğ
GPIO_Pš_1
) || \

149 ((
PIN
è=ğ
GPIO_Pš_2
) || \

150 ((
PIN
è=ğ
GPIO_Pš_3
) || \

151 ((
PIN
è=ğ
GPIO_Pš_4
) || \

152 ((
PIN
è=ğ
GPIO_Pš_5
) || \

153 ((
PIN
è=ğ
GPIO_Pš_6
) || \

154 ((
PIN
è=ğ
GPIO_Pš_7
) || \

155 ((
PIN
è=ğ
GPIO_Pš_8
) || \

156 ((
PIN
è=ğ
GPIO_Pš_9
) || \

157 ((
PIN
è=ğ
GPIO_Pš_10
) || \

158 ((
PIN
è=ğ
GPIO_Pš_11
) || \

159 ((
PIN
è=ğ
GPIO_Pš_12
) || \

160 ((
PIN
è=ğ
GPIO_Pš_13
) || \

161 ((
PIN
è=ğ
GPIO_Pš_14
) || \

162 ((
PIN
è=ğ
GPIO_Pš_15
))

172 
	#GPIO_Rem­_SPI1
 ((
ušt32_t
)0x00000001è

	)

173 
	#GPIO_Rem­_I2C1
 ((
ušt32_t
)0x00000002è

	)

174 
	#GPIO_Rem­_USART1
 ((
ušt32_t
)0x00000004è

	)

175 
	#GPIO_Rem­_USART2
 ((
ušt32_t
)0x00000008è

	)

176 
	#GPIO_P¬tŸlRem­_USART3
 ((
ušt32_t
)0x00140010è

	)

177 
	#GPIO_FuÎRem­_USART3
 ((
ušt32_t
)0x00140030è

	)

178 
	#GPIO_P¬tŸlRem­_TIM1
 ((
ušt32_t
)0x00160040è

	)

179 
	#GPIO_FuÎRem­_TIM1
 ((
ušt32_t
)0x001600C0è

	)

180 
	#GPIO_P¬tŸlRem­1_TIM2
 ((
ušt32_t
)0x00180100è

	)

181 
	#GPIO_P¬tŸlRem­2_TIM2
 ((
ušt32_t
)0x00180200è

	)

182 
	#GPIO_FuÎRem­_TIM2
 ((
ušt32_t
)0x00180300è

	)

183 
	#GPIO_P¬tŸlRem­_TIM3
 ((
ušt32_t
)0x001A0800è

	)

184 
	#GPIO_FuÎRem­_TIM3
 ((
ušt32_t
)0x001A0C00è

	)

185 
	#GPIO_Rem­_TIM4
 ((
ušt32_t
)0x00001000è

	)

186 
	#GPIO_Rem­1_CAN1
 ((
ušt32_t
)0x001D4000è

	)

187 
	#GPIO_Rem­2_CAN1
 ((
ušt32_t
)0x001D6000è

	)

188 
	#GPIO_Rem­_PD01
 ((
ušt32_t
)0x00008000è

	)

189 
	#GPIO_Rem­_TIM5CH4_LSI
 ((
ušt32_t
)0x00200001è

	)

190 
	#GPIO_Rem­_ADC1_ETRGINJ
 ((
ušt32_t
)0x00200002è

	)

191 
	#GPIO_Rem­_ADC1_ETRGREG
 ((
ušt32_t
)0x00200004è

	)

192 
	#GPIO_Rem­_ADC2_ETRGINJ
 ((
ušt32_t
)0x00200008è

	)

193 
	#GPIO_Rem­_ADC2_ETRGREG
 ((
ušt32_t
)0x00200010è

	)

194 
	#GPIO_Rem­_ETH
 ((
ušt32_t
)0x00200020è

	)

195 
	#GPIO_Rem­_CAN2
 ((
ušt32_t
)0x00200040è

	)

196 
	#GPIO_Rem­_SWJ_NoJTRST
 ((
ušt32_t
)0x00300100è

	)

197 
	#GPIO_Rem­_SWJ_JTAGDi§bË
 ((
ušt32_t
)0x00300200è

	)

198 
	#GPIO_Rem­_SWJ_Di§bË
 ((
ušt32_t
)0x00300400è

	)

199 
	#GPIO_Rem­_SPI3
 ((
ušt32_t
)0x00201100è

	)

200 
	#GPIO_Rem­_TIM2ITR1_PTP_SOF
 ((
ušt32_t
)0x00202000è

	)

203 
	#GPIO_Rem­_PTP_PPS
 ((
ušt32_t
)0x00204000è

	)

205 
	#GPIO_Rem­_TIM15
 ((
ušt32_t
)0x80000001è

	)

206 
	#GPIO_Rem­_TIM16
 ((
ušt32_t
)0x80000002è

	)

207 
	#GPIO_Rem­_TIM17
 ((
ušt32_t
)0x80000004è

	)

208 
	#GPIO_Rem­_CEC
 ((
ušt32_t
)0x80000008è

	)

209 
	#GPIO_Rem­_TIM1_DMA
 ((
ušt32_t
)0x80000010è

	)

211 
	#GPIO_Rem­_TIM9
 ((
ušt32_t
)0x80000020è

	)

212 
	#GPIO_Rem­_TIM10
 ((
ušt32_t
)0x80000040è

	)

213 
	#GPIO_Rem­_TIM11
 ((
ušt32_t
)0x80000080è

	)

214 
	#GPIO_Rem­_TIM13
 ((
ušt32_t
)0x80000100è

	)

215 
	#GPIO_Rem­_TIM14
 ((
ušt32_t
)0x80000200è

	)

216 
	#GPIO_Rem­_FSMC_NADV
 ((
ušt32_t
)0x80000400è

	)

218 
	#GPIO_Rem­_TIM67_DAC_DMA
 ((
ušt32_t
)0x80000800è

	)

219 
	#GPIO_Rem­_TIM12
 ((
ušt32_t
)0x80001000è

	)

220 
	#GPIO_Rem­_MISC
 ((
ušt32_t
)0x80002000è

	)

223 
	#IS_GPIO_REMAP
(
REMAP
è(((REMAPè=ğ
GPIO_Rem­_SPI1
è|| ((REMAPè=ğ
GPIO_Rem­_I2C1
è|| \

	)

224 ((
REMAP
è=ğ
GPIO_Rem­_USART1
è|| ((REMAPè=ğ
GPIO_Rem­_USART2
) || \

225 ((
REMAP
è=ğ
GPIO_P¬tŸlRem­_USART3
è|| ((REMAPè=ğ
GPIO_FuÎRem­_USART3
) || \

226 ((
REMAP
è=ğ
GPIO_P¬tŸlRem­_TIM1
è|| ((REMAPè=ğ
GPIO_FuÎRem­_TIM1
) || \

227 ((
REMAP
è=ğ
GPIO_P¬tŸlRem­1_TIM2
è|| ((REMAPè=ğ
GPIO_P¬tŸlRem­2_TIM2
) || \

228 ((
REMAP
è=ğ
GPIO_FuÎRem­_TIM2
è|| ((REMAPè=ğ
GPIO_P¬tŸlRem­_TIM3
) || \

229 ((
REMAP
è=ğ
GPIO_FuÎRem­_TIM3
è|| ((REMAPè=ğ
GPIO_Rem­_TIM4
) || \

230 ((
REMAP
è=ğ
GPIO_Rem­1_CAN1
è|| ((REMAPè=ğ
GPIO_Rem­2_CAN1
) || \

231 ((
REMAP
è=ğ
GPIO_Rem­_PD01
è|| ((REMAPè=ğ
GPIO_Rem­_TIM5CH4_LSI
) || \

232 ((
REMAP
è=ğ
GPIO_Rem­_ADC1_ETRGINJ
è||((REMAPè=ğ
GPIO_Rem­_ADC1_ETRGREG
) || \

233 ((
REMAP
è=ğ
GPIO_Rem­_ADC2_ETRGINJ
è||((REMAPè=ğ
GPIO_Rem­_ADC2_ETRGREG
) || \

234 ((
REMAP
è=ğ
GPIO_Rem­_ETH
è||((REMAPè=ğ
GPIO_Rem­_CAN2
) || \

235 ((
REMAP
è=ğ
GPIO_Rem­_SWJ_NoJTRST
è|| ((REMAPè=ğ
GPIO_Rem­_SWJ_JTAGDi§bË
) || \

236 ((
REMAP
è=ğ
GPIO_Rem­_SWJ_Di§bË
)|| ((REMAPè=ğ
GPIO_Rem­_SPI3
) || \

237 ((
REMAP
è=ğ
GPIO_Rem­_TIM2ITR1_PTP_SOF
è|| ((REMAPè=ğ
GPIO_Rem­_PTP_PPS
) || \

238 ((
REMAP
è=ğ
GPIO_Rem­_TIM15
è|| ((REMAPè=ğ
GPIO_Rem­_TIM16
) || \

239 ((
REMAP
è=ğ
GPIO_Rem­_TIM17
è|| ((REMAPè=ğ
GPIO_Rem­_CEC
) || \

240 ((
REMAP
è=ğ
GPIO_Rem­_TIM1_DMA
è|| ((REMAPè=ğ
GPIO_Rem­_TIM9
) || \

241 ((
REMAP
è=ğ
GPIO_Rem­_TIM10
è|| ((REMAPè=ğ
GPIO_Rem­_TIM11
) || \

242 ((
REMAP
è=ğ
GPIO_Rem­_TIM13
è|| ((REMAPè=ğ
GPIO_Rem­_TIM14
) || \

243 ((
REMAP
è=ğ
GPIO_Rem­_FSMC_NADV
è|| ((REMAPè=ğ
GPIO_Rem­_TIM67_DAC_DMA
) || \

244 ((
REMAP
è=ğ
GPIO_Rem­_TIM12
è|| ((REMAPè=ğ
GPIO_Rem­_MISC
))

254 
	#GPIO_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

255 
	#GPIO_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

256 
	#GPIO_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

257 
	#GPIO_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

258 
	#GPIO_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

259 
	#GPIO_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

260 
	#GPIO_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

261 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ğ
GPIO_PÜtSourûGPIOA
è|| \

	)

262 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOB
) || \

263 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOC
) || \

264 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOD
) || \

265 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOE
))

267 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ğ
GPIO_PÜtSourûGPIOA
è|| \

	)

268 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOB
) || \

269 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOC
) || \

270 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOD
) || \

271 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOE
) || \

272 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOF
) || \

273 ((
PORTSOURCE
è=ğ
GPIO_PÜtSourûGPIOG
))

283 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

284 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

285 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

286 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

287 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

288 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

289 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

290 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

291 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

292 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

293 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

294 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

295 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

296 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

297 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

298 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

300 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ğ
GPIO_PšSourû0
è|| \

	)

301 ((
PINSOURCE
è=ğ
GPIO_PšSourû1
) || \

302 ((
PINSOURCE
è=ğ
GPIO_PšSourû2
) || \

303 ((
PINSOURCE
è=ğ
GPIO_PšSourû3
) || \

304 ((
PINSOURCE
è=ğ
GPIO_PšSourû4
) || \

305 ((
PINSOURCE
è=ğ
GPIO_PšSourû5
) || \

306 ((
PINSOURCE
è=ğ
GPIO_PšSourû6
) || \

307 ((
PINSOURCE
è=ğ
GPIO_PšSourû7
) || \

308 ((
PINSOURCE
è=ğ
GPIO_PšSourû8
) || \

309 ((
PINSOURCE
è=ğ
GPIO_PšSourû9
) || \

310 ((
PINSOURCE
è=ğ
GPIO_PšSourû10
) || \

311 ((
PINSOURCE
è=ğ
GPIO_PšSourû11
) || \

312 ((
PINSOURCE
è=ğ
GPIO_PšSourû12
) || \

313 ((
PINSOURCE
è=ğ
GPIO_PšSourû13
) || \

314 ((
PINSOURCE
è=ğ
GPIO_PšSourû14
) || \

315 ((
PINSOURCE
è=ğ
GPIO_PšSourû15
))

324 
	#GPIO_ETH_MedŸIÁ”çû_MII
 ((
u32
)0x00000000)

	)

325 
	#GPIO_ETH_MedŸIÁ”çû_RMII
 ((
u32
)0x00000001)

	)

327 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ğ
GPIO_ETH_MedŸIÁ”çû_MII
è|| \

	)

328 ((
INTERFACE
è=ğ
GPIO_ETH_MedŸIÁ”çû_RMII
))

349 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

350 
GPIO_AFIODeIn™
();

351 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

352 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

353 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

354 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

355 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

356 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

357 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

358 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

359 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

360 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

361 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

362 
GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

363 
GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

364 
GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
);

365 
GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

366 
GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
);

368 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_i2c.h

24 #iâdeà
__STM32F10x_I2C_H


25 
	#__STM32F10x_I2C_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
I2C_ClockS³ed
;

55 
ušt16_t
 
I2C_Mode
;

58 
ušt16_t
 
I2C_DutyCyşe
;

61 
ušt16_t
 
I2C_OwnAdd»ss1
;

64 
ušt16_t
 
I2C_Ack
;

67 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

69 }
	tI2C_In™Ty³Def
;

80 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
I2C1
è|| \

	)

81 ((
PERIPH
è=ğ
I2C2
))

86 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

87 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

88 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

89 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ğ
I2C_Mode_I2C
è|| \

	)

90 ((
MODE
è=ğ
I2C_Mode_SMBusDeviû
) || \

91 ((
MODE
è=ğ
I2C_Mode_SMBusHo¡
))

100 
	#I2C_DutyCyşe_16_9
 ((
ušt16_t
)0x4000è

	)

101 
	#I2C_DutyCyşe_2
 ((
ušt16_t
)0xBFFFè

	)

102 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ğ
I2C_DutyCyşe_16_9
è|| \

	)

103 ((
CYCLE
è=ğ
I2C_DutyCyşe_2
))

112 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

113 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

114 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ğ
I2C_Ack_EÇbË
è|| \

	)

115 ((
STATE
è=ğ
I2C_Ack_Di§bË
))

124 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

125 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

126 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
I2C_DœeùiÚ_T¿nsm™‹r
è|| \

	)

127 ((
DIRECTION
è=ğ
I2C_DœeùiÚ_Reûiv”
))

136 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

137 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

138 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ğ
I2C_AcknowËdgedAdd»ss_7b™
è|| \

	)

139 ((
ADDRESS
è=ğ
I2C_AcknowËdgedAdd»ss_10b™
))

148 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

149 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

150 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

151 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

152 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

153 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

154 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

155 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

156 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

157 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ğ
I2C_Regi¡”_CR1
è|| \

	)

158 ((
REGISTER
è=ğ
I2C_Regi¡”_CR2
) || \

159 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR1
) || \

160 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR2
) || \

161 ((
REGISTER
è=ğ
I2C_Regi¡”_DR
) || \

162 ((
REGISTER
è=ğ
I2C_Regi¡”_SR1
) || \

163 ((
REGISTER
è=ğ
I2C_Regi¡”_SR2
) || \

164 ((
REGISTER
è=ğ
I2C_Regi¡”_CCR
) || \

165 ((
REGISTER
è=ğ
I2C_Regi¡”_TRISE
))

174 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

175 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

176 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ğ
I2C_SMBusAË¹_Low
è|| \

	)

177 ((
ALERT
è=ğ
I2C_SMBusAË¹_High
))

186 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

187 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

188 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_PECPos™iÚ_Next
è|| \

	)

189 ((
POSITION
è=ğ
I2C_PECPos™iÚ_Cu¼’t
))

198 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

199 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

200 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_NACKPos™iÚ_Next
è|| \

	)

201 ((
POSITION
è=ğ
I2C_NACKPos™iÚ_Cu¼’t
))

210 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

211 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

212 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

213 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ğ0x00è&& ((ITè!ğ0x00))

	)

222 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

223 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

224 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

225 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

226 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

227 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

228 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

229 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

230 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

231 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

232 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

233 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

234 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

235 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

237 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((ITè!ğ(ušt16_t)0x00))

	)

239 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ğ
I2C_IT_SMBALERT
è|| ((ITè=ğ
I2C_IT_TIMEOUT
è|| \

	)

240 ((
IT
è=ğ
I2C_IT_PECERR
è|| ((ITè=ğ
I2C_IT_OVR
) || \

241 ((
IT
è=ğ
I2C_IT_AF
è|| ((ITè=ğ
I2C_IT_ARLO
) || \

242 ((
IT
è=ğ
I2C_IT_BERR
è|| ((ITè=ğ
I2C_IT_TXE
) || \

243 ((
IT
è=ğ
I2C_IT_RXNE
è|| ((ITè=ğ
I2C_IT_STOPF
) || \

244 ((
IT
è=ğ
I2C_IT_ADD10
è|| ((ITè=ğ
I2C_IT_BTF
) || \

245 ((
IT
è=ğ
I2C_IT_ADDR
è|| ((ITè=ğ
I2C_IT_SB
))

258 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

259 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

260 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

261 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

262 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

263 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

264 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

270 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

271 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

272 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

273 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

274 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

275 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

276 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

277 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

278 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

279 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

280 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

281 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

282 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

283 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

285 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

287 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ğ
I2C_FLAG_DUALF
è|| ((FLAGè=ğ
I2C_FLAG_SMBHOST
è|| \

	)

288 ((
FLAG
è=ğ
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ğ
I2C_FLAG_GENCALL
) || \

289 ((
FLAG
è=ğ
I2C_FLAG_TRA
è|| ((FLAGè=ğ
I2C_FLAG_BUSY
) || \

290 ((
FLAG
è=ğ
I2C_FLAG_MSL
è|| ((FLAGè=ğ
I2C_FLAG_SMBALERT
) || \

291 ((
FLAG
è=ğ
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ğ
I2C_FLAG_PECERR
) || \

292 ((
FLAG
è=ğ
I2C_FLAG_OVR
è|| ((FLAGè=ğ
I2C_FLAG_AF
) || \

293 ((
FLAG
è=ğ
I2C_FLAG_ARLO
è|| ((FLAGè=ğ
I2C_FLAG_BERR
) || \

294 ((
FLAG
è=ğ
I2C_FLAG_TXE
è|| ((FLAGè=ğ
I2C_FLAG_RXNE
) || \

295 ((
FLAG
è=ğ
I2C_FLAG_STOPF
è|| ((FLAGè=ğ
I2C_FLAG_ADD10
) || \

296 ((
FLAG
è=ğ
I2C_FLAG_BTF
è|| ((FLAGè=ğ
I2C_FLAG_ADDR
) || \

297 ((
FLAG
è=ğ
I2C_FLAG_SB
))

319 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

347 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

348 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

350 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

383 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

387 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

389 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

424 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

425 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

428 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

429 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

432 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

463 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

465 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

469 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

472 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

476 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ğ
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
è|| \

	)

477 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

478 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

479 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

480 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

481 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

482 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

483 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

484 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

485 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

486 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

487 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

488 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_SELECT
) || \

489 ((
EVENT
è=ğ
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

490 ((
EVENT
è=ğ
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

491 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

492 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

493 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

494 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

495 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_ACK_FAILURE
))

504 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ğ0x3FF)

	)

513 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ğ0x1è&& ((SPEEDè<ğ400000))

	)

534 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

535 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

536 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

537 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

538 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

540 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

542 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

543 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

544 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

547 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

548 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

549 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

550 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

551 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

553 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

554 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

555 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

556 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

558 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

560 
I2C_Fa¡ModeDutyCyşeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyşe
);

645 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

651 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

657 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

663 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

664 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

665 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

667 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_iwdg.h

24 #iâdeà
__STM32F10x_IWDG_H


25 
	#__STM32F10x_IWDG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

58 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

59 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ğ
IWDG_Wr™eAcûss_EÇbË
è|| \

	)

61 ((
ACCESS
è=ğ
IWDG_Wr™eAcûss_Di§bË
))

70 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

71 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

72 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

73 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

74 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

75 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

76 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

77 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
IWDG_P»sÿËr_4
è|| \

	)

78 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_8
) || \

79 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_16
) || \

80 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_32
) || \

81 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_64
) || \

82 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_128
)|| \

83 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_256
))

92 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

93 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

94 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ğ
IWDG_FLAG_PVU
è|| ((FLAGè=ğ
IWDG_FLAG_RVU
))

	)

95 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ğ0xFFF)

	)

116 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

117 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

118 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

119 
IWDG_R–ßdCouÁ”
();

120 
IWDG_EÇbË
();

121 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

123 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_pwr.h

24 #iâdeà
__STM32F10x_PWR_H


25 
	#__STM32F10x_PWR_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

58 
	#PWR_PVDLev–_2V2
 ((
ušt32_t
)0x00000000)

	)

59 
	#PWR_PVDLev–_2V3
 ((
ušt32_t
)0x00000020)

	)

60 
	#PWR_PVDLev–_2V4
 ((
ušt32_t
)0x00000040)

	)

61 
	#PWR_PVDLev–_2V5
 ((
ušt32_t
)0x00000060)

	)

62 
	#PWR_PVDLev–_2V6
 ((
ušt32_t
)0x00000080)

	)

63 
	#PWR_PVDLev–_2V7
 ((
ušt32_t
)0x000000A0)

	)

64 
	#PWR_PVDLev–_2V8
 ((
ušt32_t
)0x000000C0)

	)

65 
	#PWR_PVDLev–_2V9
 ((
ušt32_t
)0x000000E0)

	)

66 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ğ
PWR_PVDLev–_2V2
è|| ((LEVELè=ğ
PWR_PVDLev–_2V3
)|| \

	)

67 ((
LEVEL
è=ğ
PWR_PVDLev–_2V4
è|| ((LEVELè=ğ
PWR_PVDLev–_2V5
)|| \

68 ((
LEVEL
è=ğ
PWR_PVDLev–_2V6
è|| ((LEVELè=ğ
PWR_PVDLev–_2V7
)|| \

69 ((
LEVEL
è=ğ
PWR_PVDLev–_2V8
è|| ((LEVELè=ğ
PWR_PVDLev–_2V9
))

78 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

79 
	#PWR_ReguÏtÜ_LowPow”
 ((
ušt32_t
)0x00000001)

	)

80 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ğ
PWR_ReguÏtÜ_ON
è|| \

	)

81 ((
REGULATOR
è=ğ
PWR_ReguÏtÜ_LowPow”
))

90 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

91 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

92 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ğ
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ğ
PWR_STOPEÁry_WFE
))

	)

102 
	#PWR_FLAG_WU
 ((
ušt32_t
)0x00000001)

	)

103 
	#PWR_FLAG_SB
 ((
ušt32_t
)0x00000002)

	)

104 
	#PWR_FLAG_PVDO
 ((
ušt32_t
)0x00000004)

	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
è|| \

	)

106 ((
FLAG
è=ğ
PWR_FLAG_PVDO
))

108 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
))

	)

129 
PWR_DeIn™
();

130 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

131 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

132 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

133 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

134 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

135 
PWR_EÁ”STANDBYMode
();

136 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

137 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

139 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_rcc.h

24 #iâdeà
__STM32F10x_RCC_H


25 
	#__STM32F10x_RCC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SYSCLK_F»qu’cy
;

49 
ušt32_t
 
HCLK_F»qu’cy
;

50 
ušt32_t
 
PCLK1_F»qu’cy
;

51 
ušt32_t
 
PCLK2_F»qu’cy
;

52 
ušt32_t
 
ADCCLK_F»qu’cy
;

53 }
	tRCC_ClocksTy³Def
;

67 
	#RCC_HSE_OFF
 ((
ušt32_t
)0x00000000)

	)

68 
	#RCC_HSE_ON
 ((
ušt32_t
)0x00010000)

	)

69 
	#RCC_HSE_By·ss
 ((
ušt32_t
)0x00040000)

	)

70 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ğ
RCC_HSE_OFF
è|| ((HSEè=ğ
RCC_HSE_ON
è|| \

	)

71 ((
HSE
è=ğ
RCC_HSE_By·ss
))

81 
	#RCC_PLLSourû_HSI_Div2
 ((
ušt32_t
)0x00000000)

	)

83 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_CL
)

84 
	#RCC_PLLSourû_HSE_Div1
 ((
ušt32_t
)0x00010000)

	)

85 
	#RCC_PLLSourû_HSE_Div2
 ((
ušt32_t
)0x00030000)

	)

86 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PLLSourû_HSI_Div2
è|| \

	)

87 ((
SOURCE
è=ğ
RCC_PLLSourû_HSE_Div1
) || \

88 ((
SOURCE
è=ğ
RCC_PLLSourû_HSE_Div2
))

90 
	#RCC_PLLSourû_PREDIV1
 ((
ušt32_t
)0x00010000)

	)

91 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PLLSourû_HSI_Div2
è|| \

	)

92 ((
SOURCE
è=ğ
RCC_PLLSourû_PREDIV1
))

102 #iâdeà
STM32F10X_CL


103 
	#RCC_PLLMul_2
 ((
ušt32_t
)0x00000000)

	)

104 
	#RCC_PLLMul_3
 ((
ušt32_t
)0x00040000)

	)

105 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

106 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

107 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

108 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

109 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

110 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

111 
	#RCC_PLLMul_10
 ((
ušt32_t
)0x00200000)

	)

112 
	#RCC_PLLMul_11
 ((
ušt32_t
)0x00240000)

	)

113 
	#RCC_PLLMul_12
 ((
ušt32_t
)0x00280000)

	)

114 
	#RCC_PLLMul_13
 ((
ušt32_t
)0x002C0000)

	)

115 
	#RCC_PLLMul_14
 ((
ušt32_t
)0x00300000)

	)

116 
	#RCC_PLLMul_15
 ((
ušt32_t
)0x00340000)

	)

117 
	#RCC_PLLMul_16
 ((
ušt32_t
)0x00380000)

	)

118 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ğ
RCC_PLLMul_2
è|| ((MULè=ğ
RCC_PLLMul_3
è|| \

	)

119 ((
MUL
è=ğ
RCC_PLLMul_4
è|| ((MULè=ğ
RCC_PLLMul_5
) || \

120 ((
MUL
è=ğ
RCC_PLLMul_6
è|| ((MULè=ğ
RCC_PLLMul_7
) || \

121 ((
MUL
è=ğ
RCC_PLLMul_8
è|| ((MULè=ğ
RCC_PLLMul_9
) || \

122 ((
MUL
è=ğ
RCC_PLLMul_10
è|| ((MULè=ğ
RCC_PLLMul_11
) || \

123 ((
MUL
è=ğ
RCC_PLLMul_12
è|| ((MULè=ğ
RCC_PLLMul_13
) || \

124 ((
MUL
è=ğ
RCC_PLLMul_14
è|| ((MULè=ğ
RCC_PLLMul_15
) || \

125 ((
MUL
è=ğ
RCC_PLLMul_16
))

128 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

129 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

130 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

131 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

132 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

133 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

134 
	#RCC_PLLMul_6_5
 ((
ušt32_t
)0x00340000)

	)

136 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ğ
RCC_PLLMul_4
è|| ((MULè=ğ
RCC_PLLMul_5
è|| \

	)

137 ((
MUL
è=ğ
RCC_PLLMul_6
è|| ((MULè=ğ
RCC_PLLMul_7
) || \

138 ((
MUL
è=ğ
RCC_PLLMul_8
è|| ((MULè=ğ
RCC_PLLMul_9
) || \

139 ((
MUL
è=ğ
RCC_PLLMul_6_5
))

148 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

149 
	#RCC_PREDIV1_Div1
 ((
ušt32_t
)0x00000000)

	)

150 
	#RCC_PREDIV1_Div2
 ((
ušt32_t
)0x00000001)

	)

151 
	#RCC_PREDIV1_Div3
 ((
ušt32_t
)0x00000002)

	)

152 
	#RCC_PREDIV1_Div4
 ((
ušt32_t
)0x00000003)

	)

153 
	#RCC_PREDIV1_Div5
 ((
ušt32_t
)0x00000004)

	)

154 
	#RCC_PREDIV1_Div6
 ((
ušt32_t
)0x00000005)

	)

155 
	#RCC_PREDIV1_Div7
 ((
ušt32_t
)0x00000006)

	)

156 
	#RCC_PREDIV1_Div8
 ((
ušt32_t
)0x00000007)

	)

157 
	#RCC_PREDIV1_Div9
 ((
ušt32_t
)0x00000008)

	)

158 
	#RCC_PREDIV1_Div10
 ((
ušt32_t
)0x00000009)

	)

159 
	#RCC_PREDIV1_Div11
 ((
ušt32_t
)0x0000000A)

	)

160 
	#RCC_PREDIV1_Div12
 ((
ušt32_t
)0x0000000B)

	)

161 
	#RCC_PREDIV1_Div13
 ((
ušt32_t
)0x0000000C)

	)

162 
	#RCC_PREDIV1_Div14
 ((
ušt32_t
)0x0000000D)

	)

163 
	#RCC_PREDIV1_Div15
 ((
ušt32_t
)0x0000000E)

	)

164 
	#RCC_PREDIV1_Div16
 ((
ušt32_t
)0x0000000F)

	)

166 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ğ
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div2
è|| \

	)

167 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div4
) || \

168 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div6
) || \

169 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div8
) || \

170 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div10
) || \

171 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div12
) || \

172 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div14
) || \

173 ((
PREDIV1
è=ğ
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ğ
RCC_PREDIV1_Div16
))

183 #ifdeà
STM32F10X_CL


185 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

186 
	#RCC_PREDIV1_Sourû_PLL2
 ((
ušt32_t
)0x00010000)

	)

188 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PREDIV1_Sourû_HSE
è|| \

	)

189 ((
SOURCE
è=ğ
RCC_PREDIV1_Sourû_PLL2
))

190 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

192 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PREDIV1_Sourû_HSE
))

	)

200 #ifdeà
STM32F10X_CL


205 
	#RCC_PREDIV2_Div1
 ((
ušt32_t
)0x00000000)

	)

206 
	#RCC_PREDIV2_Div2
 ((
ušt32_t
)0x00000010)

	)

207 
	#RCC_PREDIV2_Div3
 ((
ušt32_t
)0x00000020)

	)

208 
	#RCC_PREDIV2_Div4
 ((
ušt32_t
)0x00000030)

	)

209 
	#RCC_PREDIV2_Div5
 ((
ušt32_t
)0x00000040)

	)

210 
	#RCC_PREDIV2_Div6
 ((
ušt32_t
)0x00000050)

	)

211 
	#RCC_PREDIV2_Div7
 ((
ušt32_t
)0x00000060)

	)

212 
	#RCC_PREDIV2_Div8
 ((
ušt32_t
)0x00000070)

	)

213 
	#RCC_PREDIV2_Div9
 ((
ušt32_t
)0x00000080)

	)

214 
	#RCC_PREDIV2_Div10
 ((
ušt32_t
)0x00000090)

	)

215 
	#RCC_PREDIV2_Div11
 ((
ušt32_t
)0x000000A0)

	)

216 
	#RCC_PREDIV2_Div12
 ((
ušt32_t
)0x000000B0)

	)

217 
	#RCC_PREDIV2_Div13
 ((
ušt32_t
)0x000000C0)

	)

218 
	#RCC_PREDIV2_Div14
 ((
ušt32_t
)0x000000D0)

	)

219 
	#RCC_PREDIV2_Div15
 ((
ušt32_t
)0x000000E0)

	)

220 
	#RCC_PREDIV2_Div16
 ((
ušt32_t
)0x000000F0)

	)

222 
	#IS_RCC_PREDIV2
(
PREDIV2
è(((PREDIV2è=ğ
RCC_PREDIV2_Div1
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div2
è|| \

	)

223 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div3
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div4
) || \

224 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div5
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div6
) || \

225 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div7
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div8
) || \

226 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div9
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div10
) || \

227 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div11
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div12
) || \

228 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div13
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div14
) || \

229 ((
PREDIV2
è=ğ
RCC_PREDIV2_Div15
è|| ((PREDIV2è=ğ
RCC_PREDIV2_Div16
))

239 
	#RCC_PLL2Mul_8
 ((
ušt32_t
)0x00000600)

	)

240 
	#RCC_PLL2Mul_9
 ((
ušt32_t
)0x00000700)

	)

241 
	#RCC_PLL2Mul_10
 ((
ušt32_t
)0x00000800)

	)

242 
	#RCC_PLL2Mul_11
 ((
ušt32_t
)0x00000900)

	)

243 
	#RCC_PLL2Mul_12
 ((
ušt32_t
)0x00000A00)

	)

244 
	#RCC_PLL2Mul_13
 ((
ušt32_t
)0x00000B00)

	)

245 
	#RCC_PLL2Mul_14
 ((
ušt32_t
)0x00000C00)

	)

246 
	#RCC_PLL2Mul_16
 ((
ušt32_t
)0x00000E00)

	)

247 
	#RCC_PLL2Mul_20
 ((
ušt32_t
)0x00000F00)

	)

249 
	#IS_RCC_PLL2_MUL
(
MUL
è(((MULè=ğ
RCC_PLL2Mul_8
è|| ((MULè=ğ
RCC_PLL2Mul_9
è|| \

	)

250 ((
MUL
è=ğ
RCC_PLL2Mul_10
è|| ((MULè=ğ
RCC_PLL2Mul_11
) || \

251 ((
MUL
è=ğ
RCC_PLL2Mul_12
è|| ((MULè=ğ
RCC_PLL2Mul_13
) || \

252 ((
MUL
è=ğ
RCC_PLL2Mul_14
è|| ((MULè=ğ
RCC_PLL2Mul_16
) || \

253 ((
MUL
è=ğ
RCC_PLL2Mul_20
))

263 
	#RCC_PLL3Mul_8
 ((
ušt32_t
)0x00006000)

	)

264 
	#RCC_PLL3Mul_9
 ((
ušt32_t
)0x00007000)

	)

265 
	#RCC_PLL3Mul_10
 ((
ušt32_t
)0x00008000)

	)

266 
	#RCC_PLL3Mul_11
 ((
ušt32_t
)0x00009000)

	)

267 
	#RCC_PLL3Mul_12
 ((
ušt32_t
)0x0000A000)

	)

268 
	#RCC_PLL3Mul_13
 ((
ušt32_t
)0x0000B000)

	)

269 
	#RCC_PLL3Mul_14
 ((
ušt32_t
)0x0000C000)

	)

270 
	#RCC_PLL3Mul_16
 ((
ušt32_t
)0x0000E000)

	)

271 
	#RCC_PLL3Mul_20
 ((
ušt32_t
)0x0000F000)

	)

273 
	#IS_RCC_PLL3_MUL
(
MUL
è(((MULè=ğ
RCC_PLL3Mul_8
è|| ((MULè=ğ
RCC_PLL3Mul_9
è|| \

	)

274 ((
MUL
è=ğ
RCC_PLL3Mul_10
è|| ((MULè=ğ
RCC_PLL3Mul_11
) || \

275 ((
MUL
è=ğ
RCC_PLL3Mul_12
è|| ((MULè=ğ
RCC_PLL3Mul_13
) || \

276 ((
MUL
è=ğ
RCC_PLL3Mul_14
è|| ((MULè=ğ
RCC_PLL3Mul_16
) || \

277 ((
MUL
è=ğ
RCC_PLL3Mul_20
))

289 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

290 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

291 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

292 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SYSCLKSourû_HSI
è|| \

	)

293 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_HSE
) || \

294 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_PLLCLK
))

303 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

304 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

305 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

306 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

307 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

308 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

309 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

310 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

311 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

312 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ğ
RCC_SYSCLK_Div1
è|| ((HCLKè=ğ
RCC_SYSCLK_Div2
è|| \

	)

313 ((
HCLK
è=ğ
RCC_SYSCLK_Div4
è|| ((HCLKè=ğ
RCC_SYSCLK_Div8
) || \

314 ((
HCLK
è=ğ
RCC_SYSCLK_Div16
è|| ((HCLKè=ğ
RCC_SYSCLK_Div64
) || \

315 ((
HCLK
è=ğ
RCC_SYSCLK_Div128
è|| ((HCLKè=ğ
RCC_SYSCLK_Div256
) || \

316 ((
HCLK
è=ğ
RCC_SYSCLK_Div512
))

325 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

326 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00000400)

	)

327 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00000500)

	)

328 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00000600)

	)

329 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00000700)

	)

330 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ğ
RCC_HCLK_Div1
è|| ((PCLKè=ğ
RCC_HCLK_Div2
è|| \

	)

331 ((
PCLK
è=ğ
RCC_HCLK_Div4
è|| ((PCLKè=ğ
RCC_HCLK_Div8
) || \

332 ((
PCLK
è=ğ
RCC_HCLK_Div16
))

341 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

342 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

343 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

344 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

345 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

346 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

348 #iâdeà
STM32F10X_CL


349 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xE0è=ğ0x00è&& ((ITè!ğ0x00))

	)

350 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ğ
RCC_IT_LSIRDY
è|| ((ITè=ğ
RCC_IT_LSERDY
è|| \

	)

351 ((
IT
è=ğ
RCC_IT_HSIRDY
è|| ((ITè=ğ
RCC_IT_HSERDY
) || \

352 ((
IT
è=ğ
RCC_IT_PLLRDY
è|| ((ITè=ğ
RCC_IT_CSS
))

353 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x60è=ğ0x00è&& ((ITè!ğ0x00))

	)

355 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)0x20)

	)

356 
	#RCC_IT_PLL3RDY
 ((
ušt8_t
)0x40)

	)

357 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0x80è=ğ0x00è&& ((ITè!ğ0x00))

	)

358 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ğ
RCC_IT_LSIRDY
è|| ((ITè=ğ
RCC_IT_LSERDY
è|| \

	)

359 ((
IT
è=ğ
RCC_IT_HSIRDY
è|| ((ITè=ğ
RCC_IT_HSERDY
) || \

360 ((
IT
è=ğ
RCC_IT_PLLRDY
è|| ((ITè=ğ
RCC_IT_CSS
) || \

361 ((
IT
è=ğ
RCC_IT_PLL2RDY
è|| ((ITè=ğ
RCC_IT_PLL3RDY
))

362 
	#IS_RCC_CLEAR_IT
(
IT
è((ITè!ğ0x00)

	)

370 #iâdeà
STM32F10X_CL


375 
	#RCC_USBCLKSourû_PLLCLK_1Div5
 ((
ušt8_t
)0x00)

	)

376 
	#RCC_USBCLKSourû_PLLCLK_Div1
 ((
ušt8_t
)0x01)

	)

378 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_USBCLKSourû_PLLCLK_1Div5
è|| \

	)

379 ((
SOURCE
è=ğ
RCC_USBCLKSourû_PLLCLK_Div1
))

387 
	#RCC_OTGFSCLKSourû_PLLVCO_Div3
 ((
ušt8_t
)0x00)

	)

388 
	#RCC_OTGFSCLKSourû_PLLVCO_Div2
 ((
ušt8_t
)0x01)

	)

390 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_OTGFSCLKSourû_PLLVCO_Div3
è|| \

	)

391 ((
SOURCE
è=ğ
RCC_OTGFSCLKSourû_PLLVCO_Div2
))

398 #ifdeà
STM32F10X_CL


402 
	#RCC_I2S2CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

405 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2S2CLKSourû_SYSCLK
è|| \

	)

406 ((
SOURCE
è=ğ
RCC_I2S2CLKSourû_PLL3_VCO
))

414 
	#RCC_I2S3CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

415 
	#RCC_I2S3CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

417 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2S3CLKSourû_SYSCLK
è|| \

	)

418 ((
SOURCE
è=ğ
RCC_I2S3CLKSourû_PLL3_VCO
))

429 
	#RCC_PCLK2_Div2
 ((
ušt32_t
)0x00000000)

	)

430 
	#RCC_PCLK2_Div4
 ((
ušt32_t
)0x00004000)

	)

431 
	#RCC_PCLK2_Div6
 ((
ušt32_t
)0x00008000)

	)

432 
	#RCC_PCLK2_Div8
 ((
ušt32_t
)0x0000C000)

	)

433 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ğ
RCC_PCLK2_Div2
è|| ((ADCCLKè=ğ
RCC_PCLK2_Div4
è|| \

	)

434 ((
ADCCLK
è=ğ
RCC_PCLK2_Div6
è|| ((ADCCLKè=ğ
RCC_PCLK2_Div8
))

443 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

444 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

445 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

446 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ğ
RCC_LSE_OFF
è|| ((LSEè=ğ
RCC_LSE_ON
è|| \

	)

447 ((
LSE
è=ğ
RCC_LSE_By·ss
))

456 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

457 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

458 
	#RCC_RTCCLKSourû_HSE_Div128
 ((
ušt32_t
)0x00000300)

	)

459 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_RTCCLKSourû_LSE
è|| \

	)

460 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_LSI
) || \

461 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div128
))

470 
	#RCC_AHBP”h_DMA1
 ((
ušt32_t
)0x00000001)

	)

471 
	#RCC_AHBP”h_DMA2
 ((
ušt32_t
)0x00000002)

	)

472 
	#RCC_AHBP”h_SRAM
 ((
ušt32_t
)0x00000004)

	)

473 
	#RCC_AHBP”h_FLITF
 ((
ušt32_t
)0x00000010)

	)

474 
	#RCC_AHBP”h_CRC
 ((
ušt32_t
)0x00000040)

	)

476 #iâdeà
STM32F10X_CL


477 
	#RCC_AHBP”h_FSMC
 ((
ušt32_t
)0x00000100)

	)

478 
	#RCC_AHBP”h_SDIO
 ((
ušt32_t
)0x00000400)

	)

479 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFAA8è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

481 
	#RCC_AHBP”h_OTG_FS
 ((
ušt32_t
)0x00001000)

	)

482 
	#RCC_AHBP”h_ETH_MAC
 ((
ušt32_t
)0x00004000)

	)

483 
	#RCC_AHBP”h_ETH_MAC_Tx
 ((
ušt32_t
)0x00008000)

	)

484 
	#RCC_AHBP”h_ETH_MAC_Rx
 ((
ušt32_t
)0x00010000)

	)

486 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFE2FA8è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

487 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
è((((PERIPHè& 0xFFFFAFFFè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

497 
	#RCC_APB2P”h_AFIO
 ((
ušt32_t
)0x00000001)

	)

498 
	#RCC_APB2P”h_GPIOA
 ((
ušt32_t
)0x00000004)

	)

499 
	#RCC_APB2P”h_GPIOB
 ((
ušt32_t
)0x00000008)

	)

500 
	#RCC_APB2P”h_GPIOC
 ((
ušt32_t
)0x00000010)

	)

501 
	#RCC_APB2P”h_GPIOD
 ((
ušt32_t
)0x00000020)

	)

502 
	#RCC_APB2P”h_GPIOE
 ((
ušt32_t
)0x00000040)

	)

503 
	#RCC_APB2P”h_GPIOF
 ((
ušt32_t
)0x00000080)

	)

504 
	#RCC_APB2P”h_GPIOG
 ((
ušt32_t
)0x00000100)

	)

505 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000200)

	)

506 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000400)

	)

507 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000800)

	)

508 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

509 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00002000)

	)

510 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00004000)

	)

511 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00008000)

	)

512 
	#RCC_APB2P”h_TIM15
 ((
ušt32_t
)0x00010000)

	)

513 
	#RCC_APB2P”h_TIM16
 ((
ušt32_t
)0x00020000)

	)

514 
	#RCC_APB2P”h_TIM17
 ((
ušt32_t
)0x00040000)

	)

515 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00080000)

	)

516 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00100000)

	)

517 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00200000)

	)

519 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFC00002è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

528 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

529 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

530 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

531 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

532 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

533 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

534 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

535 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

536 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

537 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

538 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

539 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

540 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

541 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

542 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

543 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

544 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

545 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

546 
	#RCC_APB1P”h_USB
 ((
ušt32_t
)0x00800000)

	)

547 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

548 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

549 
	#RCC_APB1P”h_BKP
 ((
ušt32_t
)0x08000000)

	)

550 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

551 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

552 
	#RCC_APB1P”h_CEC
 ((
ušt32_t
)0x40000000)

	)

554 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x81013600è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

564 
	#RCC_MCO_NoClock
 ((
ušt8_t
)0x00)

	)

565 
	#RCC_MCO_SYSCLK
 ((
ušt8_t
)0x04)

	)

566 
	#RCC_MCO_HSI
 ((
ušt8_t
)0x05)

	)

567 
	#RCC_MCO_HSE
 ((
ušt8_t
)0x06)

	)

568 
	#RCC_MCO_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

570 #iâdeà
STM32F10X_CL


571 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ğ
RCC_MCO_NoClock
è|| ((MCOè=ğ
RCC_MCO_HSI
è|| \

	)

572 ((
MCO
è=ğ
RCC_MCO_SYSCLK
è|| ((MCOè=ğ
RCC_MCO_HSE
) || \

573 ((
MCO
è=ğ
RCC_MCO_PLLCLK_Div2
))

575 
	#RCC_MCO_PLL2CLK
 ((
ušt8_t
)0x08)

	)

576 
	#RCC_MCO_PLL3CLK_Div2
 ((
ušt8_t
)0x09)

	)

577 
	#RCC_MCO_XT1
 ((
ušt8_t
)0x0A)

	)

578 
	#RCC_MCO_PLL3CLK
 ((
ušt8_t
)0x0B)

	)

580 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ğ
RCC_MCO_NoClock
è|| ((MCOè=ğ
RCC_MCO_HSI
è|| \

	)

581 ((
MCO
è=ğ
RCC_MCO_SYSCLK
è|| ((MCOè=ğ
RCC_MCO_HSE
) || \

582 ((
MCO
è=ğ
RCC_MCO_PLLCLK_Div2
è|| ((MCOè=ğ
RCC_MCO_PLL2CLK
) || \

583 ((
MCO
è=ğ
RCC_MCO_PLL3CLK_Div2
è|| ((MCOè=ğ
RCC_MCO_XT1
) || \

584 ((
MCO
è=ğ
RCC_MCO_PLL3CLK
))

595 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

596 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

598 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

599 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

600 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

601 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

602 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

603 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

604 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

605 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

607 #iâdeà
STM32F10X_CL


608 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ğ
RCC_FLAG_HSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_HSERDY
è|| \

	)

609 ((
FLAG
è=ğ
RCC_FLAG_PLLRDY
è|| ((FLAGè=ğ
RCC_FLAG_LSERDY
) || \

610 ((
FLAG
è=ğ
RCC_FLAG_LSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_PINRST
) || \

611 ((
FLAG
è=ğ
RCC_FLAG_PORRST
è|| ((FLAGè=ğ
RCC_FLAG_SFTRST
) || \

612 ((
FLAG
è=ğ
RCC_FLAG_IWDGRST
)|| ((FLAGè=ğ
RCC_FLAG_WWDGRST
)|| \

613 ((
FLAG
è=ğ
RCC_FLAG_LPWRRST
))

615 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)0x3B)

	)

616 
	#RCC_FLAG_PLL3RDY
 ((
ušt8_t
)0x3D)

	)

617 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ğ
RCC_FLAG_HSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_HSERDY
è|| \

	)

618 ((
FLAG
è=ğ
RCC_FLAG_PLLRDY
è|| ((FLAGè=ğ
RCC_FLAG_LSERDY
) || \

619 ((
FLAG
è=ğ
RCC_FLAG_PLL2RDY
è|| ((FLAGè=ğ
RCC_FLAG_PLL3RDY
) || \

620 ((
FLAG
è=ğ
RCC_FLAG_LSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_PINRST
) || \

621 ((
FLAG
è=ğ
RCC_FLAG_PORRST
è|| ((FLAGè=ğ
RCC_FLAG_SFTRST
) || \

622 ((
FLAG
è=ğ
RCC_FLAG_IWDGRST
)|| ((FLAGè=ğ
RCC_FLAG_WWDGRST
)|| \

623 ((
FLAG
è=ğ
RCC_FLAG_LPWRRST
))

626 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ğ0x1F)

	)

647 
RCC_DeIn™
();

648 
RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
);

649 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

650 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

651 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

652 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

653 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

655 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

656 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
);

659 #ifdeà 
STM32F10X_CL


660 
RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
);

661 
RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
);

662 
RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
);

663 
RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
);

664 
RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
);

667 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

668 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

669 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

670 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

671 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

672 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

674 #iâdeà
STM32F10X_CL


675 
RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
);

677 
RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
);

680 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
);

682 #ifdeà
STM32F10X_CL


683 
RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
);

684 
RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
);

687 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

688 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

689 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

690 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

691 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

692 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

693 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

694 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

696 #ifdeà
STM32F10X_CL


697 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

700 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

701 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

702 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

703 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

704 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
);

705 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

706 
RCC_CË¬FÏg
();

707 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

708 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

710 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_rtc.h

24 #iâdeà
__STM32F10x_RTC_H


25 
	#__STM32F10x_RTC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

58 
	#RTC_IT_OW
 ((
ušt16_t
)0x0004è

	)

59 
	#RTC_IT_ALR
 ((
ušt16_t
)0x0002è

	)

60 
	#RTC_IT_SEC
 ((
ušt16_t
)0x0001è

	)

61 
	#IS_RTC_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFF8è=ğ0x00è&& ((ITè!ğ0x00))

	)

62 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ğ
RTC_IT_OW
è|| ((ITè=ğ
RTC_IT_ALR
è|| \

	)

63 ((
IT
è=ğ
RTC_IT_SEC
))

72 
	#RTC_FLAG_RTOFF
 ((
ušt16_t
)0x0020è

	)

73 
	#RTC_FLAG_RSF
 ((
ušt16_t
)0x0008è

	)

74 
	#RTC_FLAG_OW
 ((
ušt16_t
)0x0004è

	)

75 
	#RTC_FLAG_ALR
 ((
ušt16_t
)0x0002è

	)

76 
	#RTC_FLAG_SEC
 ((
ušt16_t
)0x0001è

	)

77 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFF0è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

78 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
RTC_FLAG_RTOFF
è|| ((FLAGè=ğ
RTC_FLAG_RSF
è|| \

	)

79 ((
FLAG
è=ğ
RTC_FLAG_OW
è|| ((FLAGè=ğ
RTC_FLAG_ALR
) || \

80 ((
FLAG
è=ğ
RTC_FLAG_SEC
))

81 
	#IS_RTC_PRESCALER
(
PRESCALER
è((PRESCALERè<ğ0xFFFFF)

	)

103 
RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

104 
RTC_EÁ”CÚfigMode
();

105 
RTC_Ex™CÚfigMode
();

106 
ušt32_t
 
RTC_G‘CouÁ”
();

107 
RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
);

108 
RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
);

109 
RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
);

110 
ušt32_t
 
RTC_G‘Divid”
();

111 
RTC_Wa™FÜLa¡Task
();

112 
RTC_Wa™FÜSynchro
();

113 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
);

114 
RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
);

115 
ITStus
 
RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
);

116 
RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
);

118 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_sdio.h

24 #iâdeà
__STM32F10x_SDIO_H


25 
	#__STM32F10x_SDIO_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SDIO_ClockEdge
;

51 
ušt32_t
 
SDIO_ClockBy·ss
;

55 
ušt32_t
 
SDIO_ClockPow”Save
;

59 
ušt32_t
 
SDIO_BusWide
;

62 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒŞ
;

65 
ušt8_t
 
SDIO_ClockDiv
;

68 } 
	tSDIO_In™Ty³Def
;

72 
ušt32_t
 
SDIO_Argum’t
;

77 
ušt32_t
 
SDIO_CmdIndex
;

79 
ušt32_t
 
SDIO_Re¥Ú£
;

82 
ušt32_t
 
SDIO_Wa™
;

85 
ušt32_t
 
SDIO_CPSM
;

88 } 
	tSDIO_CmdIn™Ty³Def
;

92 
ušt32_t
 
SDIO_D©aTimeOut
;

94 
ušt32_t
 
SDIO_D©aL’gth
;

96 
ušt32_t
 
SDIO_D©aBlockSize
;

99 
ušt32_t
 
SDIO_T¿nsãrDœ
;

103 
ušt32_t
 
SDIO_T¿nsãrMode
;

106 
ušt32_t
 
SDIO_DPSM
;

109 } 
	tSDIO_D©aIn™Ty³Def
;

123 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

124 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

125 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ğ
SDIO_ClockEdge_Risšg
è|| \

	)

126 ((
EDGE
è=ğ
SDIO_ClockEdge_F®lšg
))

135 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

136 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

137 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ğ
SDIO_ClockBy·ss_Di§bË
è|| \

	)

138 ((
BYPASS
è=ğ
SDIO_ClockBy·ss_EÇbË
))

147 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

148 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

149 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ğ
SDIO_ClockPow”Save_Di§bË
è|| \

	)

150 ((
SAVE
è=ğ
SDIO_ClockPow”Save_EÇbË
))

159 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

160 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

161 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

162 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ğ
SDIO_BusWide_1b
è|| ((WIDEè=ğ
SDIO_BusWide_4b
è|| \

	)

163 ((
WIDE
è=ğ
SDIO_BusWide_8b
))

173 
	#SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

174 
	#SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

175 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
è|| \

	)

176 ((
CONTROL
è=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
))

185 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

186 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

187 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ğ
SDIO_Pow”S‹_OFF
è|| ((STATEè=ğ
SDIO_Pow”S‹_ON
))

	)

197 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

198 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

199 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

200 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

201 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

202 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

203 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

204 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

205 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

206 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

207 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

208 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

209 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

210 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

211 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

212 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

213 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

214 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

215 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

216 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

217 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

218 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

219 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

220 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

221 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

230 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

239 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

240 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

241 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

242 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ğ
SDIO_Re¥Ú£_No
è|| \

	)

243 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_ShÜt
) || \

244 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_LÚg
))

253 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

254 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

255 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

256 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ğ
SDIO_Wa™_No
è|| ((WAITè=ğ
SDIO_Wa™_IT
è|| \

	)

257 ((
WAIT
è=ğ
SDIO_Wa™_P’d
))

266 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

267 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

268 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ğ
SDIO_CPSM_EÇbË
è|| ((CPSMè=ğ
SDIO_CPSM_Di§bË
))

	)

277 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

278 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

279 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

280 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

281 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ğ
SDIO_RESP1
è|| ((RESPè=ğ
SDIO_RESP2
è|| \

	)

282 ((
RESP
è=ğ
SDIO_RESP3
è|| ((RESPè=ğ
SDIO_RESP4
))

291 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ğ0x01FFFFFF)

	)

300 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

301 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

302 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

303 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

304 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

305 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

306 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

307 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

308 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

309 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

310 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

311 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

312 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

313 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

314 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

315 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ğ
SDIO_D©aBlockSize_1b
è|| \

	)

316 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2b
) || \

317 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4b
) || \

318 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8b
) || \

319 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16b
) || \

320 ((
SIZE
è=ğ
SDIO_D©aBlockSize_32b
) || \

321 ((
SIZE
è=ğ
SDIO_D©aBlockSize_64b
) || \

322 ((
SIZE
è=ğ
SDIO_D©aBlockSize_128b
) || \

323 ((
SIZE
è=ğ
SDIO_D©aBlockSize_256b
) || \

324 ((
SIZE
è=ğ
SDIO_D©aBlockSize_512b
) || \

325 ((
SIZE
è=ğ
SDIO_D©aBlockSize_1024b
) || \

326 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2048b
) || \

327 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4096b
) || \

328 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8192b
) || \

329 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16384b
))

338 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

339 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

340 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ğ
SDIO_T¿nsãrDœ_ToC¬d
è|| \

	)

341 ((
DIR
è=ğ
SDIO_T¿nsãrDœ_ToSDIO
))

350 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

351 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

352 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ğ
SDIO_T¿nsãrMode_SŒ—m
è|| \

	)

353 ((
MODE
è=ğ
SDIO_T¿nsãrMode_Block
))

362 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

363 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

364 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ğ
SDIO_DPSM_EÇbË
è|| ((DPSMè=ğ
SDIO_DPSM_Di§bË
))

	)

373 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

374 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

375 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

376 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

377 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

378 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

379 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

380 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

381 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

382 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

383 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

384 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

385 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

386 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

387 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

388 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

389 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

390 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

391 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

392 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

393 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

394 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

395 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

396 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

397 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ğ
SDIO_FLAG_CCRCFAIL
è|| \

	)

398 ((
FLAG
è=ğ
SDIO_FLAG_DCRCFAIL
) || \

399 ((
FLAG
è=ğ
SDIO_FLAG_CTIMEOUT
) || \

400 ((
FLAG
è=ğ
SDIO_FLAG_DTIMEOUT
) || \

401 ((
FLAG
è=ğ
SDIO_FLAG_TXUNDERR
) || \

402 ((
FLAG
è=ğ
SDIO_FLAG_RXOVERR
) || \

403 ((
FLAG
è=ğ
SDIO_FLAG_CMDREND
) || \

404 ((
FLAG
è=ğ
SDIO_FLAG_CMDSENT
) || \

405 ((
FLAG
è=ğ
SDIO_FLAG_DATAEND
) || \

406 ((
FLAG
è=ğ
SDIO_FLAG_STBITERR
) || \

407 ((
FLAG
è=ğ
SDIO_FLAG_DBCKEND
) || \

408 ((
FLAG
è=ğ
SDIO_FLAG_CMDACT
) || \

409 ((
FLAG
è=ğ
SDIO_FLAG_TXACT
) || \

410 ((
FLAG
è=ğ
SDIO_FLAG_RXACT
) || \

411 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOHE
) || \

412 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOHF
) || \

413 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOF
) || \

414 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOF
) || \

415 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOE
) || \

416 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOE
) || \

417 ((
FLAG
è=ğ
SDIO_FLAG_TXDAVL
) || \

418 ((
FLAG
è=ğ
SDIO_FLAG_RXDAVL
) || \

419 ((
FLAG
è=ğ
SDIO_FLAG_SDIOIT
) || \

420 ((
FLAG
è=ğ
SDIO_FLAG_CEATAEND
))

422 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((FLAGè!ğ(ušt32_t)0x00))

	)

424 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ğ
SDIO_IT_CCRCFAIL
è|| \

	)

425 ((
IT
è=ğ
SDIO_IT_DCRCFAIL
) || \

426 ((
IT
è=ğ
SDIO_IT_CTIMEOUT
) || \

427 ((
IT
è=ğ
SDIO_IT_DTIMEOUT
) || \

428 ((
IT
è=ğ
SDIO_IT_TXUNDERR
) || \

429 ((
IT
è=ğ
SDIO_IT_RXOVERR
) || \

430 ((
IT
è=ğ
SDIO_IT_CMDREND
) || \

431 ((
IT
è=ğ
SDIO_IT_CMDSENT
) || \

432 ((
IT
è=ğ
SDIO_IT_DATAEND
) || \

433 ((
IT
è=ğ
SDIO_IT_STBITERR
) || \

434 ((
IT
è=ğ
SDIO_IT_DBCKEND
) || \

435 ((
IT
è=ğ
SDIO_IT_CMDACT
) || \

436 ((
IT
è=ğ
SDIO_IT_TXACT
) || \

437 ((
IT
è=ğ
SDIO_IT_RXACT
) || \

438 ((
IT
è=ğ
SDIO_IT_TXFIFOHE
) || \

439 ((
IT
è=ğ
SDIO_IT_RXFIFOHF
) || \

440 ((
IT
è=ğ
SDIO_IT_TXFIFOF
) || \

441 ((
IT
è=ğ
SDIO_IT_RXFIFOF
) || \

442 ((
IT
è=ğ
SDIO_IT_TXFIFOE
) || \

443 ((
IT
è=ğ
SDIO_IT_RXFIFOE
) || \

444 ((
IT
è=ğ
SDIO_IT_TXDAVL
) || \

445 ((
IT
è=ğ
SDIO_IT_RXDAVL
) || \

446 ((
IT
è=ğ
SDIO_IT_SDIOIT
) || \

447 ((
IT
è=ğ
SDIO_IT_CEATAEND
))

449 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

459 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000001)

	)

460 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000000)

	)

461 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ğ
SDIO_R—dWa™Mode_CLK
è|| \

	)

462 ((
MODE
è=ğ
SDIO_R—dWa™Mode_DATA2
))

483 
SDIO_DeIn™
();

484 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

485 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

486 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

487 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

488 
ušt32_t
 
SDIO_G‘Pow”S‹
();

489 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

490 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

491 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

492 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

493 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

494 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

495 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

496 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

497 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

498 
ušt32_t
 
SDIO_R—dD©a
();

499 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

500 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

501 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_StİSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

504 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

505 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

506 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

507 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

508 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

509 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

510 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

511 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

512 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

514 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_spi.h

24 #iâdeà
__STM32F10x_SPI_H


25 
	#__STM32F10x_SPI_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
SPI_DœeùiÚ
;

55 
ušt16_t
 
SPI_Mode
;

58 
ušt16_t
 
SPI_D©aSize
;

61 
ušt16_t
 
SPI_CPOL
;

64 
ušt16_t
 
SPI_CPHA
;

67 
ušt16_t
 
SPI_NSS
;

71 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

77 
ušt16_t
 
SPI_Fœ¡B™
;

80 
ušt16_t
 
SPI_CRCPŞynomŸl
;

81 }
	tSPI_In™Ty³Def
;

90 
ušt16_t
 
I2S_Mode
;

93 
ušt16_t
 
I2S_Snd¬d
;

96 
ušt16_t
 
I2S_D©aFÜm©
;

99 
ušt16_t
 
I2S_MCLKOuut
;

102 
ušt32_t
 
I2S_AudioF»q
;

105 
ušt16_t
 
I2S_CPOL
;

107 }
	tI2S_In™Ty³Def
;

117 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI1
è|| \

	)

118 ((
PERIPH
è=ğ
SPI2
) || \

119 ((
PERIPH
è=ğ
SPI3
))

121 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI2
è|| \

	)

122 ((
PERIPH
è=ğ
SPI3
))

128 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

129 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

130 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

131 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ğ
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
è|| \

	)

133 ((
MODE
è=ğ
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

134 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Rx
) || \

135 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Tx
))

144 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

145 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ğ
SPI_Mode_Ma¡”
è|| \

	)

147 ((
MODE
è=ğ
SPI_Mode_SÏve
))

156 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

157 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

158 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ğ
SPI_D©aSize_16b
è|| \

	)

159 ((
DATASIZE
è=ğ
SPI_D©aSize_8b
))

168 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

169 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

170 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ğ
SPI_CPOL_Low
è|| \

	)

171 ((
CPOL
è=ğ
SPI_CPOL_High
))

180 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

181 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

182 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ğ
SPI_CPHA_1Edge
è|| \

	)

183 ((
CPHA
è=ğ
SPI_CPHA_2Edge
))

192 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

193 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

194 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ğ
SPI_NSS_Soá
è|| \

	)

195 ((
NSS
è=ğ
SPI_NSS_H¬d
))

204 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

205 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

206 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

207 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

208 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

209 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

210 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

211 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

212 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
SPI_BaudR©eP»sÿËr_2
è|| \

	)

213 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_4
) || \

214 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_8
) || \

215 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_16
) || \

216 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_32
) || \

217 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_64
) || \

218 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_128
) || \

219 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_256
))

228 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

229 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

230 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ğ
SPI_Fœ¡B™_MSB
è|| \

	)

231 ((
BIT
è=ğ
SPI_Fœ¡B™_LSB
))

240 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

241 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

242 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

243 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

244 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ğ
I2S_Mode_SÏveTx
è|| \

	)

245 ((
MODE
è=ğ
I2S_Mode_SÏveRx
) || \

246 ((
MODE
è=ğ
I2S_Mode_Ma¡”Tx
) || \

247 ((
MODE
è=ğ
I2S_Mode_Ma¡”Rx
) )

256 
	#I2S_Snd¬d_Phls
 ((
ušt16_t
)0x0000)

	)

257 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

258 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

259 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

260 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

261 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ğ
I2S_Snd¬d_Phls
è|| \

	)

262 ((
STANDARD
è=ğ
I2S_Snd¬d_MSB
) || \

263 ((
STANDARD
è=ğ
I2S_Snd¬d_LSB
) || \

264 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMShÜt
) || \

265 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMLÚg
))

274 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

275 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

276 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

277 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

278 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ğ
I2S_D©aFÜm©_16b
è|| \

	)

279 ((
FORMAT
è=ğ
I2S_D©aFÜm©_16bex‹nded
) || \

280 ((
FORMAT
è=ğ
I2S_D©aFÜm©_24b
) || \

281 ((
FORMAT
è=ğ
I2S_D©aFÜm©_32b
))

290 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

291 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

292 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
I2S_MCLKOuut_EÇbË
è|| \

	)

293 ((
OUTPUT
è=ğ
I2S_MCLKOuut_Di§bË
))

302 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

303 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

304 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

305 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

306 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

307 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

308 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

309 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

310 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

311 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

313 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ğ
I2S_AudioF»q_8k
è&& \

	)

314 ((
FREQ
è<ğ
I2S_AudioF»q_192k
)) || \

315 ((
FREQ
è=ğ
I2S_AudioF»q_DeçuÉ
))

324 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

325 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

326 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ğ
I2S_CPOL_Low
è|| \

	)

327 ((
CPOL
è=ğ
I2S_CPOL_High
))

336 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

337 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

338 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ğ0x00è&& ((DMAREQè!ğ0x00))

	)

347 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

348 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

349 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ğ
SPI_NSSIÁ”ÇlSoá_S‘
è|| \

	)

350 ((
INTERNAL
è=ğ
SPI_NSSIÁ”ÇlSoá_Re£t
))

359 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

360 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

361 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ğ
SPI_CRC_Tx
è|| ((CRCè=ğ
SPI_CRC_Rx
))

	)

370 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

371 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

372 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
SPI_DœeùiÚ_Rx
è|| \

	)

373 ((
DIRECTION
è=ğ
SPI_DœeùiÚ_Tx
))

382 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

383 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

384 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

385 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_TXE
è|| \

	)

386 ((
IT
è=ğ
SPI_I2S_IT_RXNE
) || \

387 ((
IT
è=ğ
SPI_I2S_IT_ERR
))

388 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

389 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

390 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

391 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

392 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ğ
SPI_IT_CRCERR
))

	)

393 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_RXNE
è|| ((ITè=ğ
SPI_I2S_IT_TXE
è|| \

	)

394 ((
IT
è=ğ
I2S_IT_UDR
è|| ((ITè=ğ
SPI_IT_CRCERR
) || \

395 ((
IT
è=ğ
SPI_IT_MODF
è|| ((ITè=ğ
SPI_I2S_IT_OVR
))

404 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

405 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

406 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

407 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

408 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

409 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

410 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

411 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

412 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_FLAG_CRCERR
))

	)

413 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ğ
SPI_I2S_FLAG_OVR
è|| \

	)

414 ((
FLAG
è=ğ
SPI_FLAG_MODF
è|| ((FLAGè=ğ
SPI_FLAG_CRCERR
) || \

415 ((
FLAG
è=ğ
I2S_FLAG_UDR
è|| ((FLAGè=ğ
I2S_FLAG_CHSIDE
) || \

416 ((
FLAG
è=ğ
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ğ
SPI_I2S_FLAG_RXNE
))

425 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ğ0x1)

	)

446 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

447 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

448 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

449 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

450 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

451 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

452 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

453 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

454 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

455 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

456 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

457 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

458 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

459 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

460 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

461 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

462 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

463 
ušt16_t
 
SPI_G‘CRCPŞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

464 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

465 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

466 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

467 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

468 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

470 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_tim.h

24 #iâdeà
__STM32F10x_TIM_H


25 
	#__STM32F10x_TIM_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

53 
ušt16_t
 
TIM_P»sÿËr
;

56 
ušt16_t
 
TIM_CouÁ”Mode
;

59 
ušt16_t
 
TIM_P”iod
;

63 
ušt16_t
 
TIM_ClockDivisiÚ
;

66 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

74 } 
	tTIM_TimeBa£In™Ty³Def
;

82 
ušt16_t
 
TIM_OCMode
;

85 
ušt16_t
 
TIM_OuutS‹
;

88 
ušt16_t
 
TIM_OuutNS‹
;

92 
ušt16_t
 
TIM_Pul£
;

95 
ušt16_t
 
TIM_OCPŞ¬™y
;

98 
ušt16_t
 
TIM_OCNPŞ¬™y
;

102 
ušt16_t
 
TIM_OCIdËS‹
;

106 
ušt16_t
 
TIM_OCNIdËS‹
;

109 } 
	tTIM_OCIn™Ty³Def
;

118 
ušt16_t
 
TIM_ChªÃl
;

121 
ušt16_t
 
TIM_ICPŞ¬™y
;

124 
ušt16_t
 
TIM_ICS–eùiÚ
;

127 
ušt16_t
 
TIM_ICP»sÿËr
;

130 
ušt16_t
 
TIM_ICF‹r
;

132 } 
	tTIM_ICIn™Ty³Def
;

142 
ušt16_t
 
TIM_OSSRS‹
;

145 
ušt16_t
 
TIM_OSSIS‹
;

148 
ušt16_t
 
TIM_LOCKLev–
;

151 
ušt16_t
 
TIM_D—dTime
;

155 
ušt16_t
 
TIM_B»ak
;

158 
ušt16_t
 
TIM_B»akPŞ¬™y
;

161 
ušt16_t
 
TIM_Autom©icOuut
;

163 } 
	tTIM_BDTRIn™Ty³Def
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

170 ((
PERIPH
è=ğ
TIM2
) || \

171 ((
PERIPH
è=ğ
TIM3
) || \

172 ((
PERIPH
è=ğ
TIM4
) || \

173 ((
PERIPH
è=ğ
TIM5
) || \

174 ((
PERIPH
è=ğ
TIM6
) || \

175 ((
PERIPH
è=ğ
TIM7
) || \

176 ((
PERIPH
è=ğ
TIM8
) || \

177 ((
PERIPH
è=ğ
TIM9
) || \

178 ((
PERIPH
è=ğ
TIM10
)|| \

179 ((
PERIPH
è=ğ
TIM11
)|| \

180 ((
PERIPH
è=ğ
TIM12
)|| \

181 ((
PERIPH
è=ğ
TIM13
)|| \

182 ((
PERIPH
è=ğ
TIM14
)|| \

183 ((
PERIPH
è=ğ
TIM15
)|| \

184 ((
PERIPH
è=ğ
TIM16
)|| \

185 ((
PERIPH
è=ğ
TIM17
))

188 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

189 ((
PERIPH
è=ğ
TIM8
))

192 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

193 ((
PERIPH
è=ğ
TIM8
) || \

194 ((
PERIPH
è=ğ
TIM15
)|| \

195 ((
PERIPH
è=ğ
TIM16
)|| \

196 ((
PERIPH
è=ğ
TIM17
))

199 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

200 ((
PERIPH
è=ğ
TIM2
) || \

201 ((
PERIPH
è=ğ
TIM3
) || \

202 ((
PERIPH
è=ğ
TIM4
) || \

203 ((
PERIPH
è=ğ
TIM5
) || \

204 ((
PERIPH
è=ğ
TIM8
))

207 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

208 ((
PERIPH
è=ğ
TIM2
) || \

209 ((
PERIPH
è=ğ
TIM3
) || \

210 ((
PERIPH
è=ğ
TIM4
) || \

211 ((
PERIPH
è=ğ
TIM5
) || \

212 ((
PERIPH
è=ğ
TIM8
) || \

213 ((
PERIPH
è=ğ
TIM15
)|| \

214 ((
PERIPH
è=ğ
TIM16
)|| \

215 ((
PERIPH
è=ğ
TIM17
))

218 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

219 ((
PERIPH
è=ğ
TIM2
) || \

220 ((
PERIPH
è=ğ
TIM3
) || \

221 ((
PERIPH
è=ğ
TIM4
) || \

222 ((
PERIPH
è=ğ
TIM5
) || \

223 ((
PERIPH
è=ğ
TIM8
) || \

224 ((
PERIPH
è=ğ
TIM15
))

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

228 ((
PERIPH
è=ğ
TIM2
) || \

229 ((
PERIPH
è=ğ
TIM3
) || \

230 ((
PERIPH
è=ğ
TIM4
) || \

231 ((
PERIPH
è=ğ
TIM5
) || \

232 ((
PERIPH
è=ğ
TIM8
) || \

233 ((
PERIPH
è=ğ
TIM9
) || \

234 ((
PERIPH
è=ğ
TIM12
)|| \

235 ((
PERIPH
è=ğ
TIM15
))

238 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

239 ((
PERIPH
è=ğ
TIM2
) || \

240 ((
PERIPH
è=ğ
TIM3
) || \

241 ((
PERIPH
è=ğ
TIM4
) || \

242 ((
PERIPH
è=ğ
TIM5
) || \

243 ((
PERIPH
è=ğ
TIM6
) || \

244 ((
PERIPH
è=ğ
TIM7
) || \

245 ((
PERIPH
è=ğ
TIM8
) || \

246 ((
PERIPH
è=ğ
TIM9
) || \

247 ((
PERIPH
è=ğ
TIM12
)|| \

248 ((
PERIPH
è=ğ
TIM15
))

251 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

252 ((
PERIPH
è=ğ
TIM2
) || \

253 ((
PERIPH
è=ğ
TIM3
) || \

254 ((
PERIPH
è=ğ
TIM4
) || \

255 ((
PERIPH
è=ğ
TIM5
) || \

256 ((
PERIPH
è=ğ
TIM8
) || \

257 ((
PERIPH
è=ğ
TIM9
) || \

258 ((
PERIPH
è=ğ
TIM10
)|| \

259 ((
PERIPH
è=ğ
TIM11
)|| \

260 ((
PERIPH
è=ğ
TIM12
)|| \

261 ((
PERIPH
è=ğ
TIM13
)|| \

262 ((
PERIPH
è=ğ
TIM14
)|| \

263 ((
PERIPH
è=ğ
TIM15
)|| \

264 ((
PERIPH
è=ğ
TIM16
)|| \

265 ((
PERIPH
è=ğ
TIM17
))

268 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

269 ((
PERIPH
è=ğ
TIM2
) || \

270 ((
PERIPH
è=ğ
TIM3
) || \

271 ((
PERIPH
è=ğ
TIM4
) || \

272 ((
PERIPH
è=ğ
TIM5
) || \

273 ((
PERIPH
è=ğ
TIM6
) || \

274 ((
PERIPH
è=ğ
TIM7
) || \

275 ((
PERIPH
è=ğ
TIM8
) || \

276 ((
PERIPH
è=ğ
TIM15
)|| \

277 ((
PERIPH
è=ğ
TIM16
)|| \

278 ((
PERIPH
è=ğ
TIM17
))

288 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

289 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

290 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

291 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

292 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

293 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

294 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
è|| \

	)

295 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

296 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

297 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

298 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

299 ((
MODE
è=ğ
TIM_OCMode_PWM2
))

300 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
è|| \

	)

301 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

302 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

303 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

304 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

305 ((
MODE
è=ğ
TIM_OCMode_PWM2
) || \

306 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_Aùive
) || \

307 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

316 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

317 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

318 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ğ
TIM_OPMode_SšgË
è|| \

	)

319 ((
MODE
è=ğ
TIM_OPMode_R•‘™ive
))

328 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

329 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

330 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

331 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

332 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

333 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

334 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
) || \

335 ((
CHANNEL
è=ğ
TIM_ChªÃl_4
))

336 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

337 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
))

338 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

339 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

340 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
))

349 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

350 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

351 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

352 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ğ
TIM_CKD_DIV1
è|| \

	)

353 ((
DIV
è=ğ
TIM_CKD_DIV2
) || \

354 ((
DIV
è=ğ
TIM_CKD_DIV4
))

363 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

364 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

365 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

366 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

367 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

368 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ğ
TIM_CouÁ”Mode_Up
è|| \

	)

369 ((
MODE
è=ğ
TIM_CouÁ”Mode_Down
) || \

370 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

371 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

372 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd3
))

381 
	#TIM_OCPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

382 
	#TIM_OCPŞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

383 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCPŞ¬™y_High
è|| \

	)

384 ((
POLARITY
è=ğ
TIM_OCPŞ¬™y_Low
))

393 
	#TIM_OCNPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

394 
	#TIM_OCNPŞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

395 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCNPŞ¬™y_High
è|| \

	)

396 ((
POLARITY
è=ğ
TIM_OCNPŞ¬™y_Low
))

405 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

406 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

407 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutS‹_Di§bË
è|| \

	)

408 ((
STATE
è=ğ
TIM_OuutS‹_EÇbË
))

417 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

418 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

419 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutNS‹_Di§bË
è|| \

	)

420 ((
STATE
è=ğ
TIM_OuutNS‹_EÇbË
))

429 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

430 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

431 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ğ
TIM_CCx_EÇbË
è|| \

	)

432 ((
CCX
è=ğ
TIM_CCx_Di§bË
))

441 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

442 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

443 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ğ
TIM_CCxN_EÇbË
è|| \

	)

444 ((
CCXN
è=ğ
TIM_CCxN_Di§bË
))

453 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

454 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

455 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ğ
TIM_B»ak_EÇbË
è|| \

	)

456 ((
STATE
è=ğ
TIM_B»ak_Di§bË
))

465 
	#TIM_B»akPŞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

466 
	#TIM_B»akPŞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

467 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_B»akPŞ¬™y_Low
è|| \

	)

468 ((
POLARITY
è=ğ
TIM_B»akPŞ¬™y_High
))

477 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

478 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

479 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_Autom©icOuut_EÇbË
è|| \

	)

480 ((
STATE
è=ğ
TIM_Autom©icOuut_Di§bË
))

489 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

490 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

491 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

492 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

493 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ğ
TIM_LOCKLev–_OFF
è|| \

	)

494 ((
LEVEL
è=ğ
TIM_LOCKLev–_1
) || \

495 ((
LEVEL
è=ğ
TIM_LOCKLev–_2
) || \

496 ((
LEVEL
è=ğ
TIM_LOCKLev–_3
))

505 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

506 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

507 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSIS‹_EÇbË
è|| \

	)

508 ((
STATE
è=ğ
TIM_OSSIS‹_Di§bË
))

517 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

518 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

519 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSRS‹_EÇbË
è|| \

	)

520 ((
STATE
è=ğ
TIM_OSSRS‹_Di§bË
))

529 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

530 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

531 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCIdËS‹_S‘
è|| \

	)

532 ((
STATE
è=ğ
TIM_OCIdËS‹_Re£t
))

541 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

542 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

543 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCNIdËS‹_S‘
è|| \

	)

544 ((
STATE
è=ğ
TIM_OCNIdËS‹_Re£t
))

553 
	#TIM_ICPŞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

554 
	#TIM_ICPŞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

555 
	#TIM_ICPŞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

556 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ICPŞ¬™y_Risšg
è|| \

	)

557 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_F®lšg
))

558 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
è(((POLARITYè=ğ
TIM_ICPŞ¬™y_Risšg
è|| \

	)

559 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_F®lšg
)|| \

560 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_BÙhEdge
))

569 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

571 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

573 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

574 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_ICS–eùiÚ_DœeùTI
è|| \

	)

575 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_IndœeùTI
) || \

576 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_TRC
))

585 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

586 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

587 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

588 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

589 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ICPSC_DIV1
è|| \

	)

590 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV2
) || \

591 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV4
) || \

592 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV8
))

601 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

602 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

603 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

604 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

605 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

606 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

607 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

608 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

609 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((ITè!ğ0x0000))

	)

611 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ğ
TIM_IT_Upd©e
è|| \

	)

612 ((
IT
è=ğ
TIM_IT_CC1
) || \

613 ((
IT
è=ğ
TIM_IT_CC2
) || \

614 ((
IT
è=ğ
TIM_IT_CC3
) || \

615 ((
IT
è=ğ
TIM_IT_CC4
) || \

616 ((
IT
è=ğ
TIM_IT_COM
) || \

617 ((
IT
è=ğ
TIM_IT_Trigg”
) || \

618 ((
IT
è=ğ
TIM_IT_B»ak
))

627 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

628 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

629 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

630 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

631 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

632 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

633 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

634 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

635 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

636 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

637 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

638 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

639 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

640 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

641 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

642 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

643 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

644 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

645 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

646 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ğ
TIM_DMABa£_CR1
è|| \

	)

647 ((
BASE
è=ğ
TIM_DMABa£_CR2
) || \

648 ((
BASE
è=ğ
TIM_DMABa£_SMCR
) || \

649 ((
BASE
è=ğ
TIM_DMABa£_DIER
) || \

650 ((
BASE
è=ğ
TIM_DMABa£_SR
) || \

651 ((
BASE
è=ğ
TIM_DMABa£_EGR
) || \

652 ((
BASE
è=ğ
TIM_DMABa£_CCMR1
) || \

653 ((
BASE
è=ğ
TIM_DMABa£_CCMR2
) || \

654 ((
BASE
è=ğ
TIM_DMABa£_CCER
) || \

655 ((
BASE
è=ğ
TIM_DMABa£_CNT
) || \

656 ((
BASE
è=ğ
TIM_DMABa£_PSC
) || \

657 ((
BASE
è=ğ
TIM_DMABa£_ARR
) || \

658 ((
BASE
è=ğ
TIM_DMABa£_RCR
) || \

659 ((
BASE
è=ğ
TIM_DMABa£_CCR1
) || \

660 ((
BASE
è=ğ
TIM_DMABa£_CCR2
) || \

661 ((
BASE
è=ğ
TIM_DMABa£_CCR3
) || \

662 ((
BASE
è=ğ
TIM_DMABa£_CCR4
) || \

663 ((
BASE
è=ğ
TIM_DMABa£_BDTR
) || \

664 ((
BASE
è=ğ
TIM_DMABa£_DCR
))

673 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

674 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

675 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

676 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

677 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

678 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

679 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

680 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

681 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

682 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

683 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

684 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

685 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

686 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

687 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

688 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

689 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

690 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

691 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ğ
TIM_DMABur¡L’gth_1T¿nsãr
è|| \

	)

692 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

693 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

694 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

695 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

696 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

697 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

698 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

699 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

700 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

701 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

702 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

703 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

704 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

705 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

706 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

707 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

708 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_18T¿nsãrs
))

717 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

718 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

719 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

720 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

721 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

722 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

723 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

724 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

734 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

735 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

736 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

737 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

738 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ExtTRGPSC_OFF
è|| \

	)

739 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV2
) || \

740 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV4
) || \

741 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV8
))

750 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

751 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

752 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

753 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

754 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

755 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

756 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

757 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

758 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
è|| \

	)

759 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

760 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

761 ((
SELECTION
è=ğ
TIM_TS_ITR3
) || \

762 ((
SELECTION
è=ğ
TIM_TS_TI1F_ED
) || \

763 ((
SELECTION
è=ğ
TIM_TS_TI1FP1
) || \

764 ((
SELECTION
è=ğ
TIM_TS_TI2FP2
) || \

765 ((
SELECTION
è=ğ
TIM_TS_ETRF
))

766 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
è|| \

	)

767 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

768 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

769 ((
SELECTION
è=ğ
TIM_TS_ITR3
))

778 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

779 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

780 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

781 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_TIxEx‹º®CLK1Sourû_TI1
è|| \

	)

782 ((
SOURCE
è=ğ
TIM_TIxEx‹º®CLK1Sourû_TI2
) || \

783 ((
SOURCE
è=ğ
TIM_TIxEx‹º®CLK1Sourû_TI1ED
))

791 
	#TIM_ExtTRGPŞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

792 
	#TIM_ExtTRGPŞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

793 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ExtTRGPŞ¬™y_Inv”‹d
è|| \

	)

794 ((
POLARITY
è=ğ
TIM_ExtTRGPŞ¬™y_NÚInv”‹d
))

803 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

804 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

805 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ğ
TIM_PSCR–ßdMode_Upd©e
è|| \

	)

806 ((
RELOAD
è=ğ
TIM_PSCR–ßdMode_ImmedŸ‹
))

815 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

816 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

817 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ğ
TIM_FÜûdAùiÚ_Aùive
è|| \

	)

818 ((
ACTION
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

827 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

828 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

829 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

830 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ğ
TIM_Encod”Mode_TI1
è|| \

	)

831 ((
MODE
è=ğ
TIM_Encod”Mode_TI2
) || \

832 ((
MODE
è=ğ
TIM_Encod”Mode_TI12
))

842 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

843 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

844 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

845 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

846 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

847 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

848 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

849 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

850 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

860 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

863 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

864 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_Upd©eSourû_Glob®
è|| \

	)

865 ((
SOURCE
è=ğ
TIM_Upd©eSourû_ReguÏr
))

874 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

875 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

876 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ğ
TIM_OCP»lßd_EÇbË
è|| \

	)

877 ((
STATE
è=ğ
TIM_OCP»lßd_Di§bË
))

886 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

887 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

888 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ğ
TIM_OCFa¡_EÇbË
è|| \

	)

889 ((
STATE
è=ğ
TIM_OCFa¡_Di§bË
))

899 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

900 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

901 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ğ
TIM_OCCË¬_EÇbË
è|| \

	)

902 ((
STATE
è=ğ
TIM_OCCË¬_Di§bË
))

911 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

912 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

913 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

914 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

915 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

916 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

917 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

918 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

919 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_TRGOSourû_Re£t
è|| \

	)

920 ((
SOURCE
è=ğ
TIM_TRGOSourû_EÇbË
) || \

921 ((
SOURCE
è=ğ
TIM_TRGOSourû_Upd©e
) || \

922 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1
) || \

923 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1Ref
) || \

924 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC2Ref
) || \

925 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC3Ref
) || \

926 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC4Ref
))

935 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

936 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

937 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

938 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

939 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ğ
TIM_SÏveMode_Re£t
è|| \

	)

940 ((
MODE
è=ğ
TIM_SÏveMode_G©ed
) || \

941 ((
MODE
è=ğ
TIM_SÏveMode_Trigg”
) || \

942 ((
MODE
è=ğ
TIM_SÏveMode_Ex‹º®1
))

951 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

952 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

953 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ğ
TIM_Ma¡”SÏveMode_EÇbË
è|| \

	)

954 ((
STATE
è=ğ
TIM_Ma¡”SÏveMode_Di§bË
))

963 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

964 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

965 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

966 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

967 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

968 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

969 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

970 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

971 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

972 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

973 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

974 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

975 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ğ
TIM_FLAG_Upd©e
è|| \

	)

976 ((
FLAG
è=ğ
TIM_FLAG_CC1
) || \

977 ((
FLAG
è=ğ
TIM_FLAG_CC2
) || \

978 ((
FLAG
è=ğ
TIM_FLAG_CC3
) || \

979 ((
FLAG
è=ğ
TIM_FLAG_CC4
) || \

980 ((
FLAG
è=ğ
TIM_FLAG_COM
) || \

981 ((
FLAG
è=ğ
TIM_FLAG_Trigg”
) || \

982 ((
FLAG
è=ğ
TIM_FLAG_B»ak
) || \

983 ((
FLAG
è=ğ
TIM_FLAG_CC1OF
) || \

984 ((
FLAG
è=ğ
TIM_FLAG_CC2OF
) || \

985 ((
FLAG
è=ğ
TIM_FLAG_CC3OF
) || \

986 ((
FLAG
è=ğ
TIM_FLAG_CC4OF
))

989 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
è((((TIM_FLAGè& (
ušt16_t
)0xE100è=ğ0x0000è&& ((TIM_FLAGè!ğ0x0000))

	)

998 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ğ0xF)

	)

1007 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ğ0xF)

	)

1016 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

1017 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

1018 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

1019 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1020 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1021 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1022 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1023 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1024 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1025 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1026 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1027 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1028 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1029 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1030 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1031 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1032 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1033 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1054 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1055 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1056 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1057 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1058 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1059 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1060 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1061 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1062 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1063 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1064 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1065 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1066 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1067 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1068 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1069 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1070 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1071 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1072 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1073 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1074 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1075 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1076 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
ICF‹r
);

1077 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1078 
ušt16_t
 
ExtTRGF‹r
);

1079 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1080 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
);

1081 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1082 
ušt16_t
 
ExtTRGF‹r
);

1083 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1084 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1085 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1086 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1087 
ušt16_t
 
TIM_IC1PŞ¬™y
, ušt16_ˆ
TIM_IC2PŞ¬™y
);

1088 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1089 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1090 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1091 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1092 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1093 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1094 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1095 
TIM_CCP»lßdCÚŒŞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1096 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1097 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1098 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1099 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1100 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1101 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1102 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1103 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1104 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1105 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1106 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1107 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1108 
TIM_OC1PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1109 
TIM_OC1NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1110 
TIM_OC2PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1111 
TIM_OC2NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1112 
TIM_OC3PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1113 
TIM_OC3NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1114 
TIM_OC4PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1115 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1116 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1117 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1118 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1119 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1120 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1121 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1122 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1123 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1124 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1125 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
);

1126 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
);

1127 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
);

1128 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
);

1129 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
);

1130 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
);

1131 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1132 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1133 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1134 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1135 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1136 
ušt16_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1137 
ušt16_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1138 
ušt16_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1139 
ušt16_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1140 
ušt16_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1141 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1142 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1143 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1144 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1145 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1147 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_usart.h

24 #iâdeà
__STM32F10x_USART_H


25 
	#__STM32F10x_USART_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
USART_BaudR©e
;

57 
ušt16_t
 
USART_WÜdL’gth
;

60 
ušt16_t
 
USART_StİB™s
;

63 
ušt16_t
 
USART_P¬™y
;

70 
ušt16_t
 
USART_Mode
;

73 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒŞ
;

76 } 
	tUSART_In™Ty³Def
;

85 
ušt16_t
 
USART_Clock
;

88 
ušt16_t
 
USART_CPOL
;

91 
ušt16_t
 
USART_CPHA
;

94 
ušt16_t
 
USART_La¡B™
;

97 } 
	tUSART_ClockIn™Ty³Def
;

107 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
è|| \

	)

108 ((
PERIPH
è=ğ
USART2
) || \

109 ((
PERIPH
è=ğ
USART3
) || \

110 ((
PERIPH
è=ğ
UART4
) || \

111 ((
PERIPH
è=ğ
UART5
))

113 
	#IS_USART_123_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
è|| \

	)

114 ((
PERIPH
è=ğ
USART2
) || \

115 ((
PERIPH
è=ğ
USART3
))

117 
	#IS_USART_1234_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
è|| \

	)

118 ((
PERIPH
è=ğ
USART2
) || \

119 ((
PERIPH
è=ğ
USART3
) || \

120 ((
PERIPH
è=ğ
UART4
))

125 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

126 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

128 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ğ
USART_WÜdL’gth_8b
è|| \

	)

129 ((
LENGTH
è=ğ
USART_WÜdL’gth_9b
))

138 
	#USART_StİB™s_1
 ((
ušt16_t
)0x0000)

	)

139 
	#USART_StİB™s_0_5
 ((
ušt16_t
)0x1000)

	)

140 
	#USART_StİB™s_2
 ((
ušt16_t
)0x2000)

	)

141 
	#USART_StİB™s_1_5
 ((
ušt16_t
)0x3000)

	)

142 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ğ
USART_StİB™s_1
è|| \

	)

143 ((
STOPBITS
è=ğ
USART_StİB™s_0_5
) || \

144 ((
STOPBITS
è=ğ
USART_StİB™s_2
) || \

145 ((
STOPBITS
è=ğ
USART_StİB™s_1_5
))

154 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

155 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

156 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

157 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ğ
USART_P¬™y_No
è|| \

	)

158 ((
PARITY
è=ğ
USART_P¬™y_Ev’
) || \

159 ((
PARITY
è=ğ
USART_P¬™y_Odd
))

168 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

169 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

170 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ğ0x00è&& ((MODEè!ğ(ušt16_t)0x00))

	)

178 
	#USART_H¬dw¬eFlowCÚŒŞ_NÚe
 ((
ušt16_t
)0x0000)

	)

179 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS
 ((
ušt16_t
)0x0100)

	)

180 
	#USART_H¬dw¬eFlowCÚŒŞ_CTS
 ((
ušt16_t
)0x0200)

	)

181 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

182 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

183 (((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_NÚe
) || \

184 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS
) || \

185 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_CTS
) || \

186 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
))

194 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

195 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

196 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ğ
USART_Clock_Di§bË
è|| \

	)

197 ((
CLOCK
è=ğ
USART_Clock_EÇbË
))

206 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

207 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

208 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ğ
USART_CPOL_Low
è|| ((CPOLè=ğ
USART_CPOL_High
))

	)

218 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

219 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

220 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ğ
USART_CPHA_1Edge
è|| ((CPHAè=ğ
USART_CPHA_2Edge
))

	)

230 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

231 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

232 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ğ
USART_La¡B™_Di§bË
è|| \

	)

233 ((
LASTBIT
è=ğ
USART_La¡B™_EÇbË
))

242 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

243 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

244 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

245 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

246 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

247 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

248 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

249 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

250 
	#USART_IT_ORE
 ((
ušt16_t
)0x0360)

	)

251 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

252 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

253 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
è|| \

	)

254 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

255 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

256 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ERR
))

257 
	#IS_USART_GET_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
è|| \

	)

258 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

259 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

260 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ORE
) || \

261 ((
IT
è=ğ
USART_IT_NE
è|| ((ITè=ğ
USART_IT_FE
))

262 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
è|| \

	)

263 ((
IT
è=ğ
USART_IT_LBD
è|| ((ITè=ğ
USART_IT_CTS
))

272 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

273 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

274 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ğ0x00è&& ((DMAREQè!ğ(ušt16_t)0x00))

	)

284 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

285 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

286 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ğ
USART_WakeUp_IdËLše
è|| \

	)

287 ((
WAKEUP
è=ğ
USART_WakeUp_Add»ssM¬k
))

296 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

297 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

298 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è\

	)

299 (((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_10b
) || \

300 ((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_11b
))

309 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

310 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

311 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ğ
USART_IrDAMode_LowPow”
è|| \

	)

312 ((
MODE
è=ğ
USART_IrDAMode_NÜm®
))

321 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

322 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

323 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

324 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

325 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

326 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

327 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

328 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

329 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

330 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

331 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ğ
USART_FLAG_PE
è|| ((FLAGè=ğ
USART_FLAG_TXE
è|| \

	)

332 ((
FLAG
è=ğ
USART_FLAG_TC
è|| ((FLAGè=ğ
USART_FLAG_RXNE
) || \

333 ((
FLAG
è=ğ
USART_FLAG_IDLE
è|| ((FLAGè=ğ
USART_FLAG_LBD
) || \

334 ((
FLAG
è=ğ
USART_FLAG_CTS
è|| ((FLAGè=ğ
USART_FLAG_ORE
) || \

335 ((
FLAG
è=ğ
USART_FLAG_NE
è|| ((FLAGè=ğ
USART_FLAG_FE
))

337 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

338 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
è((((*(
ušt32_t
*)&(PERIPH)è!ğ
UART4_BASE
è&&\

	)

339 ((*(
ušt32_t
*)&(
PERIPH
)è!ğ
UART5_BASE
)) \

340 || ((
USART_FLAG
è!ğ
USART_FLAG_CTS
))

341 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 0x0044AA21))

	)

342 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ğ0xF)

	)

343 
	#IS_USART_DATA
(
DATA
è((DATAè<ğ0x1FF)

	)

365 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

366 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

367 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

368 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

369 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

370 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

371 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

372 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

373 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

374 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

375 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

376 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

377 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

378 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

379 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

380 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

381 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

382 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

383 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

384 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

385 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

386 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

387 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

388 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

389 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

390 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

391 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

392 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

393 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

395 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_wwdg.h

24 #iâdeà
__STM32F10x_WWDG_H


25 
	#__STM32F10x_WWDG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f10x.h
"

58 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

59 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

60 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

61 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
WWDG_P»sÿËr_1
è|| \

	)

63 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_2
) || \

64 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_4
) || \

65 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_8
))

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ğ0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ğ0x40è&& ((COUNTERè<ğ0x7F))

	)

88 
WWDG_DeIn™
();

89 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

90 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

91 
WWDG_EÇbËIT
();

92 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

93 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

94 
FÏgStus
 
WWDG_G‘FÏgStus
();

95 
WWDG_CË¬FÏg
();

97 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/boctok_types.h

1 #iâdeà
BOCTOK_TYPES_H_INCLUDED


2 
	#BOCTOK_TYPES_H_INCLUDED


	)

5 
	~<¡dlib.h
>

6 
	~<¡dšt.h
>

10 
ušt8_t
 
	tU8
;

11 
ušt16_t
 
	tU16
;

12 
ušt32_t
 
	tU32
;

13 
ušt64_t
 
	tU64
;

15 
št8_t
 
	tS8
;

16 
št16_t
 
	tS16
;

17 
št32_t
 
	tS32
;

19 vŞ©
	tušt8_t
 
	tVU8
;

20 vŞ©
	tušt16_t
 
	tVU16
;

21 vŞ©
	tšt8_t
 
	tVS8
;

22 vŞ©
	tšt16_t
 
	tVS16
;

23 vŞ©
	tušt32_t
 
	tVU32
;

24 vŞ©
	tšt32_t
 
	tVS32
;

27 
	#FALSE
 0

	)

28 
	#TRUE
 0x01

	)

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.c

1 
	~"¡m32f4xx.h
"

2 
	~"¡m32f4xx_adc.h
"

6 
	$adc_£t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
)

8 ifĞ(
chªÃl
 > 17è|| (
’Œy
 < 1) )

13 if(
’Œy
 < 7)

15 
adc
->
SQR3
 &ğ(
ušt32_t
è~(0x1F << ((
’Œy
 -1) * 5));

16 
adc
->
SQR3
 |ğ(
ušt32_t
è(
chªÃl
 << ((
’Œy
 -1) * 5));

18 if(
’Œy
 < 13)

20 
adc
->
SQR2
 &ğ(
ušt32_t
è~(0x1F << ((
’Œy
 -7) * 5));

21 
adc
->
SQR2
 |ğ(
ušt32_t
è(
chªÃl
 << ((
’Œy
 -7) * 5));

23 if(
’Œy
 < 17)

25 
adc
->
SQR1
 &ğ(
ušt32_t
è~(0x1F << ((
’Œy
 -13) * 5));

26 
adc
->
SQR1
 |ğ(
ušt32_t
è(
chªÃl
 << ((
’Œy
 -13) * 5));

29 
	}
}

31 
	$adc_£t_»guÏr_group_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
)

33 if((
Ëngth
 < 1) || (length > 16))

38 
adc
->
SQR1
 &ğ(
ušt32_t
) ~(0x0F << 20);

39 
adc
->
SQR1
 |ğ(
ušt32_t
è((
Ëngth
 -1) << 20);

40 
	}
}

47 
	$adc_£t_§m¶e_time
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
chªÃl
, ušt32_ˆ
timšg
)

49 if(
chªÃl
 > 17)

54 if(
chªÃl
 < 10)

56 
adc
->
SMPR2
 &ğ(
ušt32_t
è~(0x03 << (
chªÃl
 * 3));

57 
adc
->
SMPR2
 |ğ(
ušt32_t
è(
timšg
 << (
chªÃl
 * 3));

59 if(
chªÃl
 < 18)

61 
adc
->
SMPR1
 &ğ(
ušt32_t
è~(0x03 << ((
chªÃl
 -10) * 3));

62 
adc
->
SMPR1
 |ğ(
ušt32_t
è(
timšg
 << ((
chªÃl
 -10) * 3));

65 
	}
}

68 
	$adc_¡¬t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
)

70 
adc
->
CR2
 |ğ
ADC_CR2_SWSTART
;

71 
	}
}

74 
	$adc_¡¬t_šjeùed_group
(
ADC_Ty³Def
 * 
adc
)

76 
adc
->
CR2
 |ğ
ADC_CR2_JSWSTART
;

77 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h

1 #iâdeà
STM32_ADC_H_INCLUDED


2 
	#STM32_ADC_H_INCLUDED


	)

4 
	#SAMPLE_TIME_1_5
 0x00

	)

5 
	#SAMPLE_TIME_7_5
 0x01

	)

6 
	#SAMPLE_TIME_13_5
 0x02

	)

7 
	#SAMPLE_TIME_28_5
 0x03

	)

8 
	#SAMPLE_TIME_41_5
 0x04

	)

9 
	#SAMPLE_TIME_55_5
 0x05

	)

10 
	#SAMPLE_TIME_71_5
 0x06

	)

11 
	#SAMPLE_TIME_239_5
 0x07

	)

15 
adc_£t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

16 
adc_£t_»guÏr_group_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

17 
adc_£t_šjeùed_£qu’û
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

18 
adc_£t_šjeùed_£qu’û_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

19 
adc_£t_§m¶e_time
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
chªÃl
, ušt32_ˆ
timšg
);

20 
adc_¡¬t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
);

21 
adc_¡¬t_šjeùed_group
(
ADC_Ty³Def
 * 
adc
);

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.c

1 
	~"¡m32f4xx.h
"

2 
	~"boùok_ty³s.h
"

3 
	~"¡m32f4xx_gpio.h
"

6 
	$GPIO_cÚfigu»
(
GPIO_Ty³Def
 * 
PÜt
, 
U32
 
Pš
, U32 
Mode
, U32 
OuutTy³
, U32 
S³ed
, U32 
Pud
)

9 if(
Pš
 > 15)

16 
PÜt
->
MODER
 &ğ(
U32
è~(0x03 << (
Pš
 * 2));

17 
PÜt
->
MODER
 |ğ(
U32
è(
Mode
 << (
Pš
 * 2));

20 
PÜt
->
OTYPER
 &ğ(
U32
è~(0x01 << 
Pš
);

21 
PÜt
->
OTYPER
 |ğ(
U32
è(
OuutTy³
 << 
Pš
);

24 
PÜt
->
OSPEEDR
 &ğ(
U32
è~(0x03 << (
Pš
 * 2));

25 
PÜt
->
OSPEEDR
 |ğ(
U32
è(
S³ed
 << (
Pš
 * 2));

28 
PÜt
->
PUPDR
 &ğ(
U32
è~(0x03 << (
Pš
 * 2));

29 
PÜt
->
PUPDR
 |ğ(
U32
è(
Pud
 << (
Pš
 * 2));

31 
	}
}

44 
	$SYSCFG_m­_EXTI
(
U32
 
Lše
, U32 
PÜt
)

46 if(
Lše
 < 4)

48 
SYSCFG
->
EXTICR
[0] &ğ(
U32
è~(0x0F << (
Lše
 * 4));

49 
SYSCFG
->
EXTICR
[0] |ğ(
U32
)(
PÜt
 << (
Lše
 * 4));

51 if(
Lše
 < 8)

53 
SYSCFG
->
EXTICR
[1] &ğ(
U32
è~(0x0F << ((
Lše
 -4) * 4));

54 
SYSCFG
->
EXTICR
[1] |ğ(
U32
)(
PÜt
 << ((
Lše
 -4) * 4));

56 if(
Lše
 < 12)

58 
SYSCFG
->
EXTICR
[2] &ğ(
U32
è~(0x0F << ((
Lše
 -8) * 4));

59 
SYSCFG
->
EXTICR
[2] |ğ(
U32
)(
PÜt
 << ((
Lše
 -8) * 4));

61 if(
Lše
 < 16)

63 
SYSCFG
->
EXTICR
[3] &ğ(
U32
è~(0x0F << ((
Lše
 -12) * 4));

64 
SYSCFG
->
EXTICR
[3] |ğ(
U32
)(
PÜt
 << ((
Lše
 -12) * 4));

66 
	}
}

72 
	$gpio_£t_pš_high
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
)

75 
PÜt
->
BSRR
ğ(
U32
è(1<< 
Pš
);

76 
	}
}

78 
	$gpio_£t_pš_low
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
)

81 
PÜt
->
BSRR
ğ(
U32
è(1<< (
Pš
 + 16));

82 
	}
}

90 
	$gpio_£t_pš
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
, 
ouut_pš_t
 
Lev–
)

93 if(
Pš
 > 15)

99 if(
Lev–
 =ğ
ON
)

101 
	`gpio_£t_pš_high
(
PÜt
, 
Pš
);

103 if(
Lev–
 =ğ
TOGGLE
)

105 if(
PÜt
->
ODR
 & (
U32
è(1<< 
Pš
))

108 
	`gpio_£t_pš_low
(
PÜt
, 
Pš
);

113 
	`gpio_£t_pš_high
(
PÜt
, 
Pš
);

118 
	`gpio_£t_pš_low
(
PÜt
, 
Pš
);

120 
	}
}

131 
	$GPIO_S‘AF
(
GPIO_Ty³Def
* 
PÜt
, 
U16
 
Pš
, 
U8
 
FunùiÚ
)

134 if(
Pš
 > 15)

141 if(
FunùiÚ
 > 15)

148 if(
Pš
 < 8)

150 
PÜt
->
AFR
[0] &ğ(
U32
è~(0x0F << (
Pš
 * 4));

151 
PÜt
->
AFR
[0] |ğ(
U32
)(
FunùiÚ
 << (
Pš
 * 4));

155 
PÜt
->
AFR
[1] &ğ(
U32
è~(0x0F << ((
Pš
 -8) * 4));

156 
PÜt
->
AFR
[1] |ğ(
U32
)(
FunùiÚ
 << ((
Pš
 -8) * 4));

159 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h

1 #iâdeà
STM32_GPIO_H_INCLUDED


2 
	#STM32_GPIO_H_INCLUDED


	)

4 
	~"boùok_ty³s.h
"

26 
	#GPIO_MODE_IN
 0x00

	)

27 
	#GPIO_MODE_OUT
 0x01

	)

28 
	#GPIO_MODE_AF
 0x02

	)

29 
	#GPIO_MODE_ANALOG
 0x03

	)

31 
	#GPIO_OUT_PP
 0x00

	)

32 
	#GPIO_OUT_OD
 0x01

	)

34 
	#GPIO_SPEED_LOW
 0x00

	)

35 
	#GPIO_SPEED_MID
 0x01

	)

36 
	#GPIO_SPEED_HIGH
 0x02

	)

37 
	#GPIO_SPEED_VERY_HIGH
 0x03

	)

39 
	#GPIO_PULL_NONE
 0x00

	)

40 
	#GPIO_PULL_UP
 0x01

	)

41 
	#GPIO_PULL_DOWN
 0x02

	)

46 
	#EXTI_MAP_GPIOA
 0x00

	)

47 
	#EXTI_MAP_GPIOB
 0x01

	)

48 
	#EXTI_MAP_GPIOC
 0x02

	)

49 
	#EXTI_MAP_GPIOH
 0x07

	)

59 
	mON
,

60 
	mOFF
,

61 
	mTOGGLE


63 } 
	touut_pš_t
;

67 
GPIO_cÚfigu»
(
GPIO_Ty³Def
 * 
PÜt
, 
U32
 
Pš
, U32 
Mode
, U32 
OuutTy³
, U32 
S³ed
, U32 
Pud
);

68 
SYSCFG_m­_EXTI
(
U32
 
lše
, U32 
pÜt
);

69 
gpio_£t_pš
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
, 
ouut_pš_t
 
Lev–
);

70 
GPIO_S‘AF
(
GPIO_Ty³Def
* 
PÜt
, 
U16
 
Pš
, 
U8
 
FunùiÚ
);

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

291 
	#__CMSIS_GENERIC


	)

293 #ià
defšed
(
ARM_MATH_CM7
)

294 
	~"cÜe_cm7.h
"

295 #–ià
defšed
 (
ARM_MATH_CM4
)

296 
	~"cÜe_cm4.h
"

297 #–ià
defšed
 (
ARM_MATH_CM3
)

298 
	~"cÜe_cm3.h
"

299 #–ià
defšed
 (
ARM_MATH_CM0
)

300 
	~"cÜe_cm0.h
"

301 
	#ARM_MATH_CM0_FAMILY


	)

302 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

303 
	~"cÜe_cm0¶us.h
"

304 
	#ARM_MATH_CM0_FAMILY


	)

309 #undeà
__CMSIS_GENERIC


310 
	~"¡ršg.h
"

311 
	~"m©h.h
"

312 #ifdef 
__ılu¥lus


322 
	#DELTA_Q31
 (0x100)

	)

323 
	#DELTA_Q15
 0x5

	)

324 
	#INDEX_MASK
 0x0000003F

	)

325 #iâdeà
PI


326 
	#PI
 3.14159265358979f

	)

333 
	#FAST_MATH_TABLE_SIZE
 512

	)

334 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

335 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

336 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

337 
	#TABLE_SIZE
 256

	)

338 
	#TABLE_SPACING_Q31
 0x400000

	)

339 
	#TABLE_SPACING_Q15
 0x80

	)

346 
	#INPUT_SPACING
 0xB60B61

	)

351 #iâdeà
UNALIGNED_SUPPORT_DISABLE


352 
	#ALIGN4


	)

354 #ià
defšed
 (
__GNUC__
)

355 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

357 
	#ALIGN4
 
	`__®ign
(4)

	)

367 
ARM_MATH_SUCCESS
 = 0,

368 
ARM_MATH_ARGUMENT_ERROR
 = -1,

369 
ARM_MATH_LENGTH_ERROR
 = -2,

370 
ARM_MATH_SIZE_MISMATCH
 = -3,

371 
ARM_MATH_NANINF
 = -4,

372 
ARM_MATH_SINGULAR
 = -5,

373 
ARM_MATH_TEST_FAILURE
 = -6

374 } 
	t¬m_¡©us
;

379 
št8_t
 
	tq7_t
;

384 
št16_t
 
	tq15_t
;

389 
št32_t
 
	tq31_t
;

394 
št64_t
 
	tq63_t
;

399 
	tæßt32_t
;

404 
	tæßt64_t
;

409 #ià
defšed
 
__CC_ARM


410 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

411 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

412 #–ià
defšed
 
__ICCARM__


413 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

414 
	#CMSIS_UNUSED


	)

415 #–ià
defšed
 
__GNUC__


416 
	#__SIMD32_TYPE
 
št32_t


	)

417 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

418 #–ià
defšed
 
__CSMC__


419 
	#__SIMD32_TYPE
 
št32_t


	)

420 
	#CMSIS_UNUSED


	)

421 #–ià
defšed
 
__TASKING__


422 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

423 
	#CMSIS_UNUSED


	)

425 #”rÜ 
Unknown
 
comp”


428 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

429 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

431 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

433 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

435 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

439 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èĞ(((
št32_t
)(ARG1è<< 0è& (št32_t)0x0000FFFFè| \

	)

440 (((
št32_t
)(
ARG2
è<< 
ARG3
) & (int32_t)0xFFFF0000) )

441 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èĞ(((
št32_t
)(ARG1è<< 0è& (št32_t)0xFFFF0000è| \

	)

442 (((
št32_t
)(
ARG2
è>> 
ARG3
) & (int32_t)0x0000FFFF) )

450 #iâdeà
ARM_MATH_BIG_ENDIAN


452 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èĞ(((
št32_t
)(v0è<< 0è& (št32_t)0x000000FFè| \

	)

453 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

454 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

455 (((
št32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

458 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èĞ(((
št32_t
)(v3è<< 0è& (št32_t)0x000000FFè| \

	)

459 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

460 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

461 (((
št32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

469 
__INLINE
 
q31_t
 
ş_q63_to_q31
(

470 
q63_t
 
x
)

472  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

473 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

479 
__INLINE
 
q15_t
 
ş_q63_to_q15
(

480 
q63_t
 
x
)

482  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

483 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

489 
__INLINE
 
q7_t
 
ş_q31_to_q7
(

490 
q31_t
 
x
)

492  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

493 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

499 
__INLINE
 
q15_t
 
ş_q31_to_q15
(

500 
q31_t
 
x
)

502  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

503 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

510 
__INLINE
 
q63_t
 
muÉ32x64
(

511 
q63_t
 
x
,

512 
q31_t
 
y
)

514  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

515 (((
q63_t
è(
x
 >> 32è* 
y
)));

524 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

526 
__INLINE
 
ušt32_t
 
__CLZ
(

527 
q31_t
 
d©a
);

530 
__INLINE
 
ušt32_t
 
__CLZ
(

531 
q31_t
 
d©a
)

533 
ušt32_t
 
couÁ
 = 0;

534 
ušt32_t
 
mask
 = 0x80000000;

536 (
d©a
 & 
mask
) == 0)

538 
couÁ
 += 1u;

539 
mask
 = mask >> 1u;

542  (
couÁ
);

552 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

553 
q31_t
 
š
,

554 
q31_t
 * 
d¡
,

555 
q31_t
 * 
pRecTabË
)

558 
ušt32_t
 
out
, 
‹mpV®
;

559 
ušt32_t
 
šdex
, 
i
;

560 
ušt32_t
 
signB™s
;

562 if(
š
 > 0)

564 
signB™s
 = 
__CLZ
(
š
) - 1;

568 
signB™s
 = 
__CLZ
(-
š
) - 1;

572 
š
 = iÀ<< 
signB™s
;

575 
šdex
 = (
ušt32_t
è(
š
 >> 24u);

576 
šdex
 = (šdex & 
INDEX_MASK
);

579 
out
 = 
pRecTabË
[
šdex
];

583 
i
 = 0u; i < 2u; i++)

585 
‹mpV®
 = (
q31_t
è(((
q63_t
è
š
 * 
out
) >> 31u);

586 
‹mpV®
 = 0x7FFFFFFF -empVal;

589 
out
 = (
q31_t
è
ş_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30u);

593 *
d¡
 = 
out
;

596  (
signB™s
 + 1u);

603 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

604 
q15_t
 
š
,

605 
q15_t
 * 
d¡
,

606 
q15_t
 * 
pRecTabË
)

609 
ušt32_t
 
out
 = 0, 
‹mpV®
 = 0;

610 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

611 
ušt32_t
 
signB™s
 = 0;

613 if(
š
 > 0)

615 
signB™s
 = 
__CLZ
(
š
) - 17;

619 
signB™s
 = 
__CLZ
(-
š
) - 17;

623 
š
 = iÀ<< 
signB™s
;

626 
šdex
 = 
š
 >> 8;

627 
šdex
 = (šdex & 
INDEX_MASK
);

630 
out
 = 
pRecTabË
[
šdex
];

634 
i
 = 0; i < 2; i++)

636 
‹mpV®
 = (
q15_t
è(((
q31_t
è
š
 * 
out
) >> 15);

637 
‹mpV®
 = 0x7FFF -empVal;

639 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

643 *
d¡
 = 
out
;

646  (
signB™s
 + 1);

654 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

656 
__INLINE
 
q31_t
 
__SSAT
(

657 
q31_t
 
x
,

658 
ušt32_t
 
y
)

660 
št32_t
 
posMax
, 
ÃgMš
;

661 
ušt32_t
 
i
;

663 
posMax
 = 1;

664 
i
 = 0; i < (
y
 - 1); i++)

666 
posMax
 =…osMax * 2;

669 if(
x
 > 0)

671 
posMax
 = (posMax - 1);

673 if(
x
 > 
posMax
)

675 
x
 = 
posMax
;

680 
ÃgMš
 = -
posMax
;

682 if(
x
 < 
ÃgMš
)

684 
x
 = 
ÃgMš
;

687  (
x
);

699 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

704 
__INLINE
 
q31_t
 
__QADD8
(

705 
q31_t
 
x
,

706 
q31_t
 
y
)

709 
q31_t
 
sum
;

710 
q7_t
 
r
, 
s
, 
t
, 
u
;

712 
r
 = (
q7_t
è
x
;

713 
s
 = (
q7_t
è
y
;

715 
r
 = 
__SSAT
((
q31_t
èÔ + 
s
), 8);

716 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è+ ((
y
 << 16) >> 24))), 8);

717 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è+ ((
y
 << 8) >> 24))), 8);

718 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è+ (
y
 >> 24))), 8);

720 
sum
 =

721 (((
q31_t
è
u
 << 24è& 0xFF000000è| (((q31_tè
t
 << 16) & 0x00FF0000) |

722 (((
q31_t
è
s
 << 8è& 0x0000FF00è| (
r
 & 0x000000FF);

724  
sum
;

731 
__INLINE
 
q31_t
 
__QSUB8
(

732 
q31_t
 
x
,

733 
q31_t
 
y
)

736 
q31_t
 
sum
;

737 
q31_t
 
r
, 
s
, 
t
, 
u
;

739 
r
 = (
q7_t
è
x
;

740 
s
 = (
q7_t
è
y
;

742 
r
 = 
__SSAT
(Ô - 
s
), 8);

743 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è- ((
y
 << 16) >> 24))), 8) << 8;

744 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è- ((
y
 << 8) >> 24))), 8) << 16;

745 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è- (
y
 >> 24))), 8) << 24;

747 
sum
 =

748 (
u
 & 0xFF000000è| (
t
 & 0x00FF0000è| (
s
 & 0x0000FF00è| (
r
 &

751  
sum
;

761 
__INLINE
 
q31_t
 
__QADD16
(

762 
q31_t
 
x
,

763 
q31_t
 
y
)

766 
q31_t
 
sum
;

767 
q31_t
 
r
, 
s
;

769 
r
 = (
q15_t
è
x
;

770 
s
 = (
q15_t
è
y
;

772 
r
 = 
__SSAT
Ô + 
s
, 16);

773 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è+ (
y
 >> 16))), 16) << 16;

775 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

777  
sum
;

784 
__INLINE
 
q31_t
 
__SHADD16
(

785 
q31_t
 
x
,

786 
q31_t
 
y
)

789 
q31_t
 
sum
;

790 
q31_t
 
r
, 
s
;

792 
r
 = (
q15_t
è
x
;

793 
s
 = (
q15_t
è
y
;

795 
r
 = (Ô >> 1è+ (
s
 >> 1));

796 
s
 = ((
q31_t
è((
x
 >> 17è+ (
y
 >> 17))) << 16;

798 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

800  
sum
;

807 
__INLINE
 
q31_t
 
__QSUB16
(

808 
q31_t
 
x
,

809 
q31_t
 
y
)

812 
q31_t
 
sum
;

813 
q31_t
 
r
, 
s
;

815 
r
 = (
q15_t
è
x
;

816 
s
 = (
q15_t
è
y
;

818 
r
 = 
__SSAT
Ô - 
s
, 16);

819 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è- (
y
 >> 16))), 16) << 16;

821 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

823  
sum
;

829 
__INLINE
 
q31_t
 
__SHSUB16
(

830 
q31_t
 
x
,

831 
q31_t
 
y
)

834 
q31_t
 
diff
;

835 
q31_t
 
r
, 
s
;

837 
r
 = (
q15_t
è
x
;

838 
s
 = (
q15_t
è
y
;

840 
r
 = (Ô >> 1è- (
s
 >> 1));

841 
s
 = (((
x
 >> 17è- (
y
 >> 17)) << 16);

843 
diff
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

845  
diff
;

851 
__INLINE
 
q31_t
 
__QASX
(

852 
q31_t
 
x
,

853 
q31_t
 
y
)

856 
q31_t
 
sum
 = 0;

858 
sum
 =

859 ((
sum
 +

860 
ş_q31_to_q15
((
q31_t
è((
q15_t
è(
x
 >> 16è+ (q15_tè
y
))) << 16) +

861 
ş_q31_to_q15
((
q31_t
è((
q15_t
è
x
 - (q15_tè(
y
 >> 16)));

863  
sum
;

869 
__INLINE
 
q31_t
 
__SHASX
(

870 
q31_t
 
x
,

871 
q31_t
 
y
)

874 
q31_t
 
sum
;

875 
q31_t
 
r
, 
s
;

877 
r
 = (
q15_t
è
x
;

878 
s
 = (
q15_t
è
y
;

880 
r
 = (Ô >> 1è- (
y
 >> 17));

881 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

883 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

885  
sum
;

892 
__INLINE
 
q31_t
 
__QSAX
(

893 
q31_t
 
x
,

894 
q31_t
 
y
)

897 
q31_t
 
sum
 = 0;

899 
sum
 =

900 ((
sum
 +

901 
ş_q31_to_q15
((
q31_t
è((
q15_t
è(
x
 >> 16è- (q15_tè
y
))) << 16) +

902 
ş_q31_to_q15
((
q31_t
è((
q15_t
è
x
 + (q15_tè(
y
 >> 16)));

904  
sum
;

910 
__INLINE
 
q31_t
 
__SHSAX
(

911 
q31_t
 
x
,

912 
q31_t
 
y
)

915 
q31_t
 
sum
;

916 
q31_t
 
r
, 
s
;

918 
r
 = (
q15_t
è
x
;

919 
s
 = (
q15_t
è
y
;

921 
r
 = (Ô >> 1è+ (
y
 >> 17));

922 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

924 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

926  
sum
;

932 
__INLINE
 
q31_t
 
__SMUSDX
(

933 
q31_t
 
x
,

934 
q31_t
 
y
)

937  ((
q31_t
è(((
q15_t
è
x
 * (q15_tè(
y
 >> 16)) -

938 ((
q15_t
è(
x
 >> 16è* (q15_tè
y
)));

944 
__INLINE
 
q31_t
 
__SMUADX
(

945 
q31_t
 
x
,

946 
q31_t
 
y
)

949  ((
q31_t
è(((
q15_t
è
x
 * (q15_tè(
y
 >> 16)) +

950 ((
q15_t
è(
x
 >> 16è* (q15_tè
y
)));

956 
__INLINE
 
q31_t
 
__QADD
(

957 
q31_t
 
x
,

958 
q31_t
 
y
)

960  
ş_q63_to_q31
((
q63_t
è
x
 + 
y
);

966 
__INLINE
 
q31_t
 
__QSUB
(

967 
q31_t
 
x
,

968 
q31_t
 
y
)

970  
ş_q63_to_q31
((
q63_t
è
x
 - 
y
);

976 
__INLINE
 
q31_t
 
__SMLAD
(

977 
q31_t
 
x
,

978 
q31_t
 
y
,

979 
q31_t
 
sum
)

982  (
sum
 + ((
q15_t
è(
x
 >> 16è* (q15_tè(
y
 >> 16)) +

983 ((
q15_t
è
x
 * (q15_tè
y
));

989 
__INLINE
 
q31_t
 
__SMLADX
(

990 
q31_t
 
x
,

991 
q31_t
 
y
,

992 
q31_t
 
sum
)

995  (
sum
 + ((
q15_t
è(
x
 >> 16è* (q15_tè(
y
)) +

996 ((
q15_t
è
x
 * (q15_tè(
y
 >> 16)));

1002 
__INLINE
 
q31_t
 
__SMLSDX
(

1003 
q31_t
 
x
,

1004 
q31_t
 
y
,

1005 
q31_t
 
sum
)

1008  (
sum
 - ((
q15_t
è(
x
 >> 16è* (q15_tè(
y
)) +

1009 ((
q15_t
è
x
 * (q15_tè(
y
 >> 16)));

1015 
__INLINE
 
q63_t
 
__SMLALD
(

1016 
q31_t
 
x
,

1017 
q31_t
 
y
,

1018 
q63_t
 
sum
)

1021  (
sum
 + ((
q15_t
è(
x
 >> 16è* (q15_tè(
y
 >> 16)) +

1022 ((
q15_t
è
x
 * (q15_tè
y
));

1028 
__INLINE
 
q63_t
 
__SMLALDX
(

1029 
q31_t
 
x
,

1030 
q31_t
 
y
,

1031 
q63_t
 
sum
)

1034  (
sum
 + ((
q15_t
è(
x
 >> 16è* (q15_tè
y
)) +

1035 ((
q15_t
è
x
 * (q15_tè(
y
 >> 16));

1041 
__INLINE
 
q31_t
 
__SMUAD
(

1042 
q31_t
 
x
,

1043 
q31_t
 
y
)

1046  (((
x
 >> 16è* (
y
 >> 16)) +

1047 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

1053 
__INLINE
 
q31_t
 
__SMUSD
(

1054 
q31_t
 
x
,

1055 
q31_t
 
y
)

1058  (-((
x
 >> 16è* (
y
 >> 16)) +

1059 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

1066 
__INLINE
 
q31_t
 
__SXTB16
(

1067 
q31_t
 
x
)

1070  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1071 (((
x
 << 8) >> 8) & 0xFFFF0000));

1083 
ušt16_t
 
numT­s
;

1084 
q7_t
 *
pS‹
;

1085 
q7_t
 *
pCÛffs
;

1086 } 
	t¬m_fœ_š¡ªû_q7
;

1093 
ušt16_t
 
numT­s
;

1094 
q15_t
 *
pS‹
;

1095 
q15_t
 *
pCÛffs
;

1096 } 
	t¬m_fœ_š¡ªû_q15
;

1103 
ušt16_t
 
numT­s
;

1104 
q31_t
 *
pS‹
;

1105 
q31_t
 *
pCÛffs
;

1106 } 
	t¬m_fœ_š¡ªû_q31
;

1113 
ušt16_t
 
numT­s
;

1114 
æßt32_t
 *
pS‹
;

1115 
æßt32_t
 *
pCÛffs
;

1116 } 
	t¬m_fœ_š¡ªû_f32
;

1127 
¬m_fœ_q7
(

1128 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1129 
q7_t
 * 
pSrc
,

1130 
q7_t
 * 
pD¡
,

1131 
ušt32_t
 
blockSize
);

1143 
¬m_fœ_š™_q7
(

1144 
¬m_fœ_š¡ªû_q7
 * 
S
,

1145 
ušt16_t
 
numT­s
,

1146 
q7_t
 * 
pCÛffs
,

1147 
q7_t
 * 
pS‹
,

1148 
ušt32_t
 
blockSize
);

1159 
¬m_fœ_q15
(

1160 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1161 
q15_t
 * 
pSrc
,

1162 
q15_t
 * 
pD¡
,

1163 
ušt32_t
 
blockSize
);

1173 
¬m_fœ_ç¡_q15
(

1174 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1175 
q15_t
 * 
pSrc
,

1176 
q15_t
 * 
pD¡
,

1177 
ušt32_t
 
blockSize
);

1190 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1191 
¬m_fœ_š¡ªû_q15
 * 
S
,

1192 
ušt16_t
 
numT­s
,

1193 
q15_t
 * 
pCÛffs
,

1194 
q15_t
 * 
pS‹
,

1195 
ušt32_t
 
blockSize
);

1205 
¬m_fœ_q31
(

1206 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1207 
q31_t
 * 
pSrc
,

1208 
q31_t
 * 
pD¡
,

1209 
ušt32_t
 
blockSize
);

1219 
¬m_fœ_ç¡_q31
(

1220 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1221 
q31_t
 * 
pSrc
,

1222 
q31_t
 * 
pD¡
,

1223 
ušt32_t
 
blockSize
);

1234 
¬m_fœ_š™_q31
(

1235 
¬m_fœ_š¡ªû_q31
 * 
S
,

1236 
ušt16_t
 
numT­s
,

1237 
q31_t
 * 
pCÛffs
,

1238 
q31_t
 * 
pS‹
,

1239 
ušt32_t
 
blockSize
);

1249 
¬m_fœ_f32
(

1250 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1251 
æßt32_t
 * 
pSrc
,

1252 
æßt32_t
 * 
pD¡
,

1253 
ušt32_t
 
blockSize
);

1264 
¬m_fœ_š™_f32
(

1265 
¬m_fœ_š¡ªû_f32
 * 
S
,

1266 
ušt16_t
 
numT­s
,

1267 
æßt32_t
 * 
pCÛffs
,

1268 
æßt32_t
 * 
pS‹
,

1269 
ušt32_t
 
blockSize
);

1277 
št8_t
 
numSges
;

1278 
q15_t
 *
pS‹
;

1279 
q15_t
 *
pCÛffs
;

1280 
št8_t
 
po¡Shiá
;

1282 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1290 
ušt32_t
 
numSges
;

1291 
q31_t
 *
pS‹
;

1292 
q31_t
 *
pCÛffs
;

1293 
ušt8_t
 
po¡Shiá
;

1295 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1302 
ušt32_t
 
numSges
;

1303 
æßt32_t
 *
pS‹
;

1304 
æßt32_t
 *
pCÛffs
;

1307 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1320 
¬m_biquad_ÿsÿde_df1_q15
(

1321 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1322 
q15_t
 * 
pSrc
,

1323 
q15_t
 * 
pD¡
,

1324 
ušt32_t
 
blockSize
);

1336 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1337 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1338 
ušt8_t
 
numSges
,

1339 
q15_t
 * 
pCÛffs
,

1340 
q15_t
 * 
pS‹
,

1341 
št8_t
 
po¡Shiá
);

1353 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1354 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1355 
q15_t
 * 
pSrc
,

1356 
q15_t
 * 
pD¡
,

1357 
ušt32_t
 
blockSize
);

1369 
¬m_biquad_ÿsÿde_df1_q31
(

1370 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1371 
q31_t
 * 
pSrc
,

1372 
q31_t
 * 
pD¡
,

1373 
ušt32_t
 
blockSize
);

1384 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1385 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1386 
q31_t
 * 
pSrc
,

1387 
q31_t
 * 
pD¡
,

1388 
ušt32_t
 
blockSize
);

1400 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1401 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1402 
ušt8_t
 
numSges
,

1403 
q31_t
 * 
pCÛffs
,

1404 
q31_t
 * 
pS‹
,

1405 
št8_t
 
po¡Shiá
);

1416 
¬m_biquad_ÿsÿde_df1_f32
(

1417 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1418 
æßt32_t
 * 
pSrc
,

1419 
æßt32_t
 * 
pD¡
,

1420 
ušt32_t
 
blockSize
);

1431 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1432 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1433 
ušt8_t
 
numSges
,

1434 
æßt32_t
 * 
pCÛffs
,

1435 
æßt32_t
 * 
pS‹
);

1444 
ušt16_t
 
numRows
;

1445 
ušt16_t
 
numCŞs
;

1446 
æßt32_t
 *
pD©a
;

1447 } 
	t¬m_m©rix_š¡ªû_f32
;

1456 
ušt16_t
 
numRows
;

1457 
ušt16_t
 
numCŞs
;

1458 
æßt64_t
 *
pD©a
;

1459 } 
	t¬m_m©rix_š¡ªû_f64
;

1467 
ušt16_t
 
numRows
;

1468 
ušt16_t
 
numCŞs
;

1469 
q15_t
 *
pD©a
;

1471 } 
	t¬m_m©rix_š¡ªû_q15
;

1479 
ušt16_t
 
numRows
;

1480 
ušt16_t
 
numCŞs
;

1481 
q31_t
 *
pD©a
;

1483 } 
	t¬m_m©rix_š¡ªû_q31
;

1496 
¬m_¡©us
 
¬m_m©_add_f32
(

1497 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1498 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1499 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1510 
¬m_¡©us
 
¬m_m©_add_q15
(

1511 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1512 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1513 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_add_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1526 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1527 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1538 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1540 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1541 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pSü©ch
);

1567 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1568 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1570 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1581 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1582 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1583 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1594 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1595 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1596 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1606 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1607 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1608 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1620 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1621 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1622 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1623 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1635 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1636 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1637 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1638 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1639 
q15_t
 * 
pS‹
);

1651 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1652 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1653 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1654 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1655 
q15_t
 * 
pS‹
);

1666 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1667 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1668 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1669 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1680 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1681 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1682 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1683 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1695 
¬m_¡©us
 
¬m_m©_sub_f32
(

1696 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1697 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1698 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1709 
¬m_¡©us
 
¬m_m©_sub_q15
(

1710 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1711 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1712 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1723 
¬m_¡©us
 
¬m_m©_sub_q31
(

1724 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1725 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1726 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1737 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1738 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1739 
æßt32_t
 
sÿË
,

1740 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1752 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1753 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1754 
q15_t
 
sÿËF¿ù
,

1755 
št32_t
 
shiá
,

1756 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1768 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1769 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1770 
q31_t
 
sÿËF¿ù
,

1771 
št32_t
 
shiá
,

1772 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1784 
¬m_m©_š™_q31
(

1785 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1786 
ušt16_t
 
nRows
,

1787 
ušt16_t
 
nCŞumns
,

1788 
q31_t
 * 
pD©a
);

1799 
¬m_m©_š™_q15
(

1800 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1801 
ušt16_t
 
nRows
,

1802 
ušt16_t
 
nCŞumns
,

1803 
q15_t
 * 
pD©a
);

1814 
¬m_m©_š™_f32
(

1815 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1816 
ušt16_t
 
nRows
,

1817 
ušt16_t
 
nCŞumns
,

1818 
æßt32_t
 * 
pD©a
);

1827 
q15_t
 
A0
;

1828 #ifdeà
ARM_MATH_CM0_FAMILY


1829 
q15_t
 
A1
;

1830 
q15_t
 
A2
;

1832 
q31_t
 
A1
;

1834 
q15_t
 
¡©e
[3];

1835 
q15_t
 
Kp
;

1836 
q15_t
 
Ki
;

1837 
q15_t
 
Kd
;

1838 } 
	t¬m_pid_š¡ªû_q15
;

1845 
q31_t
 
A0
;

1846 
q31_t
 
A1
;

1847 
q31_t
 
A2
;

1848 
q31_t
 
¡©e
[3];

1849 
q31_t
 
Kp
;

1850 
q31_t
 
Ki
;

1851 
q31_t
 
Kd
;

1853 } 
	t¬m_pid_š¡ªû_q31
;

1860 
æßt32_t
 
A0
;

1861 
æßt32_t
 
A1
;

1862 
æßt32_t
 
A2
;

1863 
æßt32_t
 
¡©e
[3];

1864 
æßt32_t
 
Kp
;

1865 
æßt32_t
 
Ki
;

1866 
æßt32_t
 
Kd
;

1867 } 
	t¬m_pid_š¡ªû_f32
;

1877 
¬m_pid_š™_f32
(

1878 
¬m_pid_š¡ªû_f32
 * 
S
,

1879 
št32_t
 
»£tS‹FÏg
);

1886 
¬m_pid_»£t_f32
(

1887 
¬m_pid_š¡ªû_f32
 * 
S
);

1896 
¬m_pid_š™_q31
(

1897 
¬m_pid_š¡ªû_q31
 * 
S
,

1898 
št32_t
 
»£tS‹FÏg
);

1907 
¬m_pid_»£t_q31
(

1908 
¬m_pid_š¡ªû_q31
 * 
S
);

1916 
¬m_pid_š™_q15
(

1917 
¬m_pid_š¡ªû_q15
 * 
S
,

1918 
št32_t
 
»£tS‹FÏg
);

1925 
¬m_pid_»£t_q15
(

1926 
¬m_pid_š¡ªû_q15
 * 
S
);

1934 
ušt32_t
 
nV®ues
;

1935 
æßt32_t
 
x1
;

1936 
æßt32_t
 
xS·cšg
;

1937 
æßt32_t
 *
pYD©a
;

1938 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1946 
ušt16_t
 
numRows
;

1947 
ušt16_t
 
numCŞs
;

1948 
æßt32_t
 *
pD©a
;

1949 } 
	t¬m_bš—r_š‹½_š¡ªû_f32
;

1957 
ušt16_t
 
numRows
;

1958 
ušt16_t
 
numCŞs
;

1959 
q31_t
 *
pD©a
;

1960 } 
	t¬m_bš—r_š‹½_š¡ªû_q31
;

1968 
ušt16_t
 
numRows
;

1969 
ušt16_t
 
numCŞs
;

1970 
q15_t
 *
pD©a
;

1971 } 
	t¬m_bš—r_š‹½_š¡ªû_q15
;

1979 
ušt16_t
 
numRows
;

1980 
ušt16_t
 
numCŞs
;

1981 
q7_t
 *
pD©a
;

1982 } 
	t¬m_bš—r_š‹½_š¡ªû_q7
;

1994 
¬m_muÉ_q7
(

1995 
q7_t
 * 
pSrcA
,

1996 
q7_t
 * 
pSrcB
,

1997 
q7_t
 * 
pD¡
,

1998 
ušt32_t
 
blockSize
);

2009 
¬m_muÉ_q15
(

2010 
q15_t
 * 
pSrcA
,

2011 
q15_t
 * 
pSrcB
,

2012 
q15_t
 * 
pD¡
,

2013 
ušt32_t
 
blockSize
);

2024 
¬m_muÉ_q31
(

2025 
q31_t
 * 
pSrcA
,

2026 
q31_t
 * 
pSrcB
,

2027 
q31_t
 * 
pD¡
,

2028 
ušt32_t
 
blockSize
);

2039 
¬m_muÉ_f32
(

2040 
æßt32_t
 * 
pSrcA
,

2041 
æßt32_t
 * 
pSrcB
,

2042 
æßt32_t
 * 
pD¡
,

2043 
ušt32_t
 
blockSize
);

2056 
ušt16_t
 
fáL’
;

2057 
ušt8_t
 
ifáFÏg
;

2058 
ušt8_t
 
b™Rev”£FÏg
;

2059 
q15_t
 *
pTwiddË
;

2060 
ušt16_t
 *
pB™RevTabË
;

2061 
ušt16_t
 
twidCÛfModif›r
;

2062 
ušt16_t
 
b™RevFaùÜ
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

2067 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_q15
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

2075 
q15_t
 * 
pSrc
);

2085 
ušt16_t
 
fáL’
;

2086 
ušt8_t
 
ifáFÏg
;

2087 
ušt8_t
 
b™Rev”£FÏg
;

2088 
q15_t
 *
pTwiddË
;

2089 
ušt16_t
 *
pB™RevTabË
;

2090 
ušt16_t
 
twidCÛfModif›r
;

2091 
ušt16_t
 
b™RevFaùÜ
;

2092 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

2095 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

2096 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

2097 
ušt16_t
 
fáL’
,

2098 
ušt8_t
 
ifáFÏg
,

2099 
ušt8_t
 
b™Rev”£FÏg
);

2102 
¬m_cfá_¿dix4_q15
(

2103 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

2104 
q15_t
 * 
pSrc
);

2112 
ušt16_t
 
fáL’
;

2113 
ušt8_t
 
ifáFÏg
;

2114 
ušt8_t
 
b™Rev”£FÏg
;

2115 
q31_t
 *
pTwiddË
;

2116 
ušt16_t
 *
pB™RevTabË
;

2117 
ušt16_t
 
twidCÛfModif›r
;

2118 
ušt16_t
 
b™RevFaùÜ
;

2119 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2122 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2123 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2124 
ušt16_t
 
fáL’
,

2125 
ušt8_t
 
ifáFÏg
,

2126 
ušt8_t
 
b™Rev”£FÏg
);

2129 
¬m_cfá_¿dix2_q31
(

2130 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2131 
q31_t
 * 
pSrc
);

2139 
ušt16_t
 
fáL’
;

2140 
ušt8_t
 
ifáFÏg
;

2141 
ušt8_t
 
b™Rev”£FÏg
;

2142 
q31_t
 *
pTwiddË
;

2143 
ušt16_t
 *
pB™RevTabË
;

2144 
ušt16_t
 
twidCÛfModif›r
;

2145 
ušt16_t
 
b™RevFaùÜ
;

2146 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2149 
¬m_cfá_¿dix4_q31
(

2150 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2151 
q31_t
 * 
pSrc
);

2154 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2155 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2156 
ušt16_t
 
fáL’
,

2157 
ušt8_t
 
ifáFÏg
,

2158 
ušt8_t
 
b™Rev”£FÏg
);

2166 
ušt16_t
 
fáL’
;

2167 
ušt8_t
 
ifáFÏg
;

2168 
ušt8_t
 
b™Rev”£FÏg
;

2169 
æßt32_t
 *
pTwiddË
;

2170 
ušt16_t
 *
pB™RevTabË
;

2171 
ušt16_t
 
twidCÛfModif›r
;

2172 
ušt16_t
 
b™RevFaùÜ
;

2173 
æßt32_t
 
ÚebyfáL’
;

2174 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2177 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2178 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2179 
ušt16_t
 
fáL’
,

2180 
ušt8_t
 
ifáFÏg
,

2181 
ušt8_t
 
b™Rev”£FÏg
);

2184 
¬m_cfá_¿dix2_f32
(

2185 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2186 
æßt32_t
 * 
pSrc
);

2194 
ušt16_t
 
fáL’
;

2195 
ušt8_t
 
ifáFÏg
;

2196 
ušt8_t
 
b™Rev”£FÏg
;

2197 
æßt32_t
 *
pTwiddË
;

2198 
ušt16_t
 *
pB™RevTabË
;

2199 
ušt16_t
 
twidCÛfModif›r
;

2200 
ušt16_t
 
b™RevFaùÜ
;

2201 
æßt32_t
 
ÚebyfáL’
;

2202 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2205 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2206 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2207 
ušt16_t
 
fáL’
,

2208 
ušt8_t
 
ifáFÏg
,

2209 
ušt8_t
 
b™Rev”£FÏg
);

2212 
¬m_cfá_¿dix4_f32
(

2213 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2214 
æßt32_t
 * 
pSrc
);

2222 
ušt16_t
 
fáL’
;

2223 cÚ¡ 
q15_t
 *
pTwiddË
;

2224 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2225 
ušt16_t
 
b™RevL’gth
;

2226 } 
	t¬m_cfá_š¡ªû_q15
;

2228 
¬m_cfá_q15
(

2229 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2230 
q15_t
 * 
p1
,

2231 
ušt8_t
 
ifáFÏg
,

2232 
ušt8_t
 
b™Rev”£FÏg
);

2240 
ušt16_t
 
fáL’
;

2241 cÚ¡ 
q31_t
 *
pTwiddË
;

2242 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2243 
ušt16_t
 
b™RevL’gth
;

2244 } 
	t¬m_cfá_š¡ªû_q31
;

2246 
¬m_cfá_q31
(

2247 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2248 
q31_t
 * 
p1
,

2249 
ušt8_t
 
ifáFÏg
,

2250 
ušt8_t
 
b™Rev”£FÏg
);

2258 
ušt16_t
 
fáL’
;

2259 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2260 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2261 
ušt16_t
 
b™RevL’gth
;

2262 } 
	t¬m_cfá_š¡ªû_f32
;

2264 
¬m_cfá_f32
(

2265 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2266 
æßt32_t
 * 
p1
,

2267 
ušt8_t
 
ifáFÏg
,

2268 
ušt8_t
 
b™Rev”£FÏg
);

2276 
ušt32_t
 
fáL’R—l
;

2277 
ušt8_t
 
ifáFÏgR
;

2278 
ušt8_t
 
b™Rev”£FÏgR
;

2279 
ušt32_t
 
twidCÛfRModif›r
;

2280 
q15_t
 *
pTwiddËAR—l
;

2281 
q15_t
 *
pTwiddËBR—l
;

2282 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2283 } 
	t¬m_rfá_š¡ªû_q15
;

2285 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2286 
¬m_rfá_š¡ªû_q15
 * 
S
,

2287 
ušt32_t
 
fáL’R—l
,

2288 
ušt32_t
 
ifáFÏgR
,

2289 
ušt32_t
 
b™Rev”£FÏg
);

2291 
¬m_rfá_q15
(

2292 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2293 
q15_t
 * 
pSrc
,

2294 
q15_t
 * 
pD¡
);

2302 
ušt32_t
 
fáL’R—l
;

2303 
ušt8_t
 
ifáFÏgR
;

2304 
ušt8_t
 
b™Rev”£FÏgR
;

2305 
ušt32_t
 
twidCÛfRModif›r
;

2306 
q31_t
 *
pTwiddËAR—l
;

2307 
q31_t
 *
pTwiddËBR—l
;

2308 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_rfá_š¡ªû_q31
;

2311 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2312 
¬m_rfá_š¡ªû_q31
 * 
S
,

2313 
ušt32_t
 
fáL’R—l
,

2314 
ušt32_t
 
ifáFÏgR
,

2315 
ušt32_t
 
b™Rev”£FÏg
);

2317 
¬m_rfá_q31
(

2318 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2319 
q31_t
 * 
pSrc
,

2320 
q31_t
 * 
pD¡
);

2328 
ušt32_t
 
fáL’R—l
;

2329 
ušt16_t
 
fáL’By2
;

2330 
ušt8_t
 
ifáFÏgR
;

2331 
ušt8_t
 
b™Rev”£FÏgR
;

2332 
ušt32_t
 
twidCÛfRModif›r
;

2333 
æßt32_t
 *
pTwiddËAR—l
;

2334 
æßt32_t
 *
pTwiddËBR—l
;

2335 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2336 } 
	t¬m_rfá_š¡ªû_f32
;

2338 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2339 
¬m_rfá_š¡ªû_f32
 * 
S
,

2340 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2341 
ušt32_t
 
fáL’R—l
,

2342 
ušt32_t
 
ifáFÏgR
,

2343 
ušt32_t
 
b™Rev”£FÏg
);

2345 
¬m_rfá_f32
(

2346 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2347 
æßt32_t
 * 
pSrc
,

2348 
æßt32_t
 * 
pD¡
);

2356 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2357 
ušt16_t
 
fáL’RFFT
;

2358 
æßt32_t
 * 
pTwiddËRFFT
;

2359 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2361 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2362 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2363 
ušt16_t
 
fáL’
);

2365 
¬m_rfá_ç¡_f32
(

2366 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2367 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2368 
ušt8_t
 
ifáFÏg
);

2376 
ušt16_t
 
N
;

2377 
ušt16_t
 
Nby2
;

2378 
æßt32_t
 
nÜm®ize
;

2379 
æßt32_t
 *
pTwiddË
;

2380 
æßt32_t
 *
pCosFaùÜ
;

2381 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2382 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2383 } 
	t¬m_dù4_š¡ªû_f32
;

2396 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2397 
¬m_dù4_š¡ªû_f32
 * 
S
,

2398 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2399 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2400 
ušt16_t
 
N
,

2401 
ušt16_t
 
Nby2
,

2402 
æßt32_t
 
nÜm®ize
);

2412 
¬m_dù4_f32
(

2413 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2414 
æßt32_t
 * 
pS‹
,

2415 
æßt32_t
 * 
pIÆšeBufãr
);

2423 
ušt16_t
 
N
;

2424 
ušt16_t
 
Nby2
;

2425 
q31_t
 
nÜm®ize
;

2426 
q31_t
 *
pTwiddË
;

2427 
q31_t
 *
pCosFaùÜ
;

2428 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2429 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2430 } 
	t¬m_dù4_š¡ªû_q31
;

2443 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2444 
¬m_dù4_š¡ªû_q31
 * 
S
,

2445 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2446 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2447 
ušt16_t
 
N
,

2448 
ušt16_t
 
Nby2
,

2449 
q31_t
 
nÜm®ize
);

2459 
¬m_dù4_q31
(

2460 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2461 
q31_t
 * 
pS‹
,

2462 
q31_t
 * 
pIÆšeBufãr
);

2470 
ušt16_t
 
N
;

2471 
ušt16_t
 
Nby2
;

2472 
q15_t
 
nÜm®ize
;

2473 
q15_t
 *
pTwiddË
;

2474 
q15_t
 *
pCosFaùÜ
;

2475 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2476 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2477 } 
	t¬m_dù4_š¡ªû_q15
;

2490 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2491 
¬m_dù4_š¡ªû_q15
 * 
S
,

2492 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2493 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2494 
ušt16_t
 
N
,

2495 
ušt16_t
 
Nby2
,

2496 
q15_t
 
nÜm®ize
);

2506 
¬m_dù4_q15
(

2507 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2508 
q15_t
 * 
pS‹
,

2509 
q15_t
 * 
pIÆšeBufãr
);

2520 
¬m_add_f32
(

2521 
æßt32_t
 * 
pSrcA
,

2522 
æßt32_t
 * 
pSrcB
,

2523 
æßt32_t
 * 
pD¡
,

2524 
ušt32_t
 
blockSize
);

2535 
¬m_add_q7
(

2536 
q7_t
 * 
pSrcA
,

2537 
q7_t
 * 
pSrcB
,

2538 
q7_t
 * 
pD¡
,

2539 
ušt32_t
 
blockSize
);

2550 
¬m_add_q15
(

2551 
q15_t
 * 
pSrcA
,

2552 
q15_t
 * 
pSrcB
,

2553 
q15_t
 * 
pD¡
,

2554 
ušt32_t
 
blockSize
);

2565 
¬m_add_q31
(

2566 
q31_t
 * 
pSrcA
,

2567 
q31_t
 * 
pSrcB
,

2568 
q31_t
 * 
pD¡
,

2569 
ušt32_t
 
blockSize
);

2580 
¬m_sub_f32
(

2581 
æßt32_t
 * 
pSrcA
,

2582 
æßt32_t
 * 
pSrcB
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2595 
¬m_sub_q7
(

2596 
q7_t
 * 
pSrcA
,

2597 
q7_t
 * 
pSrcB
,

2598 
q7_t
 * 
pD¡
,

2599 
ušt32_t
 
blockSize
);

2610 
¬m_sub_q15
(

2611 
q15_t
 * 
pSrcA
,

2612 
q15_t
 * 
pSrcB
,

2613 
q15_t
 * 
pD¡
,

2614 
ušt32_t
 
blockSize
);

2625 
¬m_sub_q31
(

2626 
q31_t
 * 
pSrcA
,

2627 
q31_t
 * 
pSrcB
,

2628 
q31_t
 * 
pD¡
,

2629 
ušt32_t
 
blockSize
);

2640 
¬m_sÿË_f32
(

2641 
æßt32_t
 * 
pSrc
,

2642 
æßt32_t
 
sÿË
,

2643 
æßt32_t
 * 
pD¡
,

2644 
ušt32_t
 
blockSize
);

2656 
¬m_sÿË_q7
(

2657 
q7_t
 * 
pSrc
,

2658 
q7_t
 
sÿËF¿ù
,

2659 
št8_t
 
shiá
,

2660 
q7_t
 * 
pD¡
,

2661 
ušt32_t
 
blockSize
);

2673 
¬m_sÿË_q15
(

2674 
q15_t
 * 
pSrc
,

2675 
q15_t
 
sÿËF¿ù
,

2676 
št8_t
 
shiá
,

2677 
q15_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2690 
¬m_sÿË_q31
(

2691 
q31_t
 * 
pSrc
,

2692 
q31_t
 
sÿËF¿ù
,

2693 
št8_t
 
shiá
,

2694 
q31_t
 * 
pD¡
,

2695 
ušt32_t
 
blockSize
);

2705 
¬m_abs_q7
(

2706 
q7_t
 * 
pSrc
,

2707 
q7_t
 * 
pD¡
,

2708 
ušt32_t
 
blockSize
);

2718 
¬m_abs_f32
(

2719 
æßt32_t
 * 
pSrc
,

2720 
æßt32_t
 * 
pD¡
,

2721 
ušt32_t
 
blockSize
);

2731 
¬m_abs_q15
(

2732 
q15_t
 * 
pSrc
,

2733 
q15_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_abs_q31
(

2745 
q31_t
 * 
pSrc
,

2746 
q31_t
 * 
pD¡
,

2747 
ušt32_t
 
blockSize
);

2758 
¬m_dÙ_´od_f32
(

2759 
æßt32_t
 * 
pSrcA
,

2760 
æßt32_t
 * 
pSrcB
,

2761 
ušt32_t
 
blockSize
,

2762 
æßt32_t
 * 
»suÉ
);

2773 
¬m_dÙ_´od_q7
(

2774 
q7_t
 * 
pSrcA
,

2775 
q7_t
 * 
pSrcB
,

2776 
ušt32_t
 
blockSize
,

2777 
q31_t
 * 
»suÉ
);

2788 
¬m_dÙ_´od_q15
(

2789 
q15_t
 * 
pSrcA
,

2790 
q15_t
 * 
pSrcB
,

2791 
ušt32_t
 
blockSize
,

2792 
q63_t
 * 
»suÉ
);

2803 
¬m_dÙ_´od_q31
(

2804 
q31_t
 * 
pSrcA
,

2805 
q31_t
 * 
pSrcB
,

2806 
ušt32_t
 
blockSize
,

2807 
q63_t
 * 
»suÉ
);

2818 
¬m_shiá_q7
(

2819 
q7_t
 * 
pSrc
,

2820 
št8_t
 
shiáB™s
,

2821 
q7_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2833 
¬m_shiá_q15
(

2834 
q15_t
 * 
pSrc
,

2835 
št8_t
 
shiáB™s
,

2836 
q15_t
 * 
pD¡
,

2837 
ušt32_t
 
blockSize
);

2848 
¬m_shiá_q31
(

2849 
q31_t
 * 
pSrc
,

2850 
št8_t
 
shiáB™s
,

2851 
q31_t
 * 
pD¡
,

2852 
ušt32_t
 
blockSize
);

2863 
¬m_off£t_f32
(

2864 
æßt32_t
 * 
pSrc
,

2865 
æßt32_t
 
off£t
,

2866 
æßt32_t
 * 
pD¡
,

2867 
ušt32_t
 
blockSize
);

2878 
¬m_off£t_q7
(

2879 
q7_t
 * 
pSrc
,

2880 
q7_t
 
off£t
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2893 
¬m_off£t_q15
(

2894 
q15_t
 * 
pSrc
,

2895 
q15_t
 
off£t
,

2896 
q15_t
 * 
pD¡
,

2897 
ušt32_t
 
blockSize
);

2908 
¬m_off£t_q31
(

2909 
q31_t
 * 
pSrc
,

2910 
q31_t
 
off£t
,

2911 
q31_t
 * 
pD¡
,

2912 
ušt32_t
 
blockSize
);

2922 
¬m_Ãg©e_f32
(

2923 
æßt32_t
 * 
pSrc
,

2924 
æßt32_t
 * 
pD¡
,

2925 
ušt32_t
 
blockSize
);

2935 
¬m_Ãg©e_q7
(

2936 
q7_t
 * 
pSrc
,

2937 
q7_t
 * 
pD¡
,

2938 
ušt32_t
 
blockSize
);

2948 
¬m_Ãg©e_q15
(

2949 
q15_t
 * 
pSrc
,

2950 
q15_t
 * 
pD¡
,

2951 
ušt32_t
 
blockSize
);

2961 
¬m_Ãg©e_q31
(

2962 
q31_t
 * 
pSrc
,

2963 
q31_t
 * 
pD¡
,

2964 
ušt32_t
 
blockSize
);

2972 
¬m_cİy_f32
(

2973 
æßt32_t
 * 
pSrc
,

2974 
æßt32_t
 * 
pD¡
,

2975 
ušt32_t
 
blockSize
);

2984 
¬m_cİy_q7
(

2985 
q7_t
 * 
pSrc
,

2986 
q7_t
 * 
pD¡
,

2987 
ušt32_t
 
blockSize
);

2996 
¬m_cİy_q15
(

2997 
q15_t
 * 
pSrc
,

2998 
q15_t
 * 
pD¡
,

2999 
ušt32_t
 
blockSize
);

3008 
¬m_cİy_q31
(

3009 
q31_t
 * 
pSrc
,

3010 
q31_t
 * 
pD¡
,

3011 
ušt32_t
 
blockSize
);

3019 
¬m_fl_f32
(

3020 
æßt32_t
 
v®ue
,

3021 
æßt32_t
 * 
pD¡
,

3022 
ušt32_t
 
blockSize
);

3031 
¬m_fl_q7
(

3032 
q7_t
 
v®ue
,

3033 
q7_t
 * 
pD¡
,

3034 
ušt32_t
 
blockSize
);

3043 
¬m_fl_q15
(

3044 
q15_t
 
v®ue
,

3045 
q15_t
 * 
pD¡
,

3046 
ušt32_t
 
blockSize
);

3055 
¬m_fl_q31
(

3056 
q31_t
 
v®ue
,

3057 
q31_t
 * 
pD¡
,

3058 
ušt32_t
 
blockSize
);

3070 
¬m_cÚv_f32
(

3071 
æßt32_t
 * 
pSrcA
,

3072 
ušt32_t
 
¤cAL’
,

3073 
æßt32_t
 * 
pSrcB
,

3074 
ušt32_t
 
¤cBL’
,

3075 
æßt32_t
 * 
pD¡
);

3091 
¬m_cÚv_İt_q15
(

3092 
q15_t
 * 
pSrcA
,

3093 
ušt32_t
 
¤cAL’
,

3094 
q15_t
 * 
pSrcB
,

3095 
ušt32_t
 
¤cBL’
,

3096 
q15_t
 * 
pD¡
,

3097 
q15_t
 * 
pSü©ch1
,

3098 
q15_t
 * 
pSü©ch2
);

3111 
¬m_cÚv_q15
(

3112 
q15_t
 * 
pSrcA
,

3113 
ušt32_t
 
¤cAL’
,

3114 
q15_t
 * 
pSrcB
,

3115 
ušt32_t
 
¤cBL’
,

3116 
q15_t
 * 
pD¡
);

3128 
¬m_cÚv_ç¡_q15
(

3129 
q15_t
 * 
pSrcA
,

3130 
ušt32_t
 
¤cAL’
,

3131 
q15_t
 * 
pSrcB
,

3132 
ušt32_t
 
¤cBL’
,

3133 
q15_t
 * 
pD¡
);

3147 
¬m_cÚv_ç¡_İt_q15
(

3148 
q15_t
 * 
pSrcA
,

3149 
ušt32_t
 
¤cAL’
,

3150 
q15_t
 * 
pSrcB
,

3151 
ušt32_t
 
¤cBL’
,

3152 
q15_t
 * 
pD¡
,

3153 
q15_t
 * 
pSü©ch1
,

3154 
q15_t
 * 
pSü©ch2
);

3168 
¬m_cÚv_q31
(

3169 
q31_t
 * 
pSrcA
,

3170 
ušt32_t
 
¤cAL’
,

3171 
q31_t
 * 
pSrcB
,

3172 
ušt32_t
 
¤cBL’
,

3173 
q31_t
 * 
pD¡
);

3185 
¬m_cÚv_ç¡_q31
(

3186 
q31_t
 * 
pSrcA
,

3187 
ušt32_t
 
¤cAL’
,

3188 
q31_t
 * 
pSrcB
,

3189 
ušt32_t
 
¤cBL’
,

3190 
q31_t
 * 
pD¡
);

3205 
¬m_cÚv_İt_q7
(

3206 
q7_t
 * 
pSrcA
,

3207 
ušt32_t
 
¤cAL’
,

3208 
q7_t
 * 
pSrcB
,

3209 
ušt32_t
 
¤cBL’
,

3210 
q7_t
 * 
pD¡
,

3211 
q15_t
 * 
pSü©ch1
,

3212 
q15_t
 * 
pSü©ch2
);

3226 
¬m_cÚv_q7
(

3227 
q7_t
 * 
pSrcA
,

3228 
ušt32_t
 
¤cAL’
,

3229 
q7_t
 * 
pSrcB
,

3230 
ušt32_t
 
¤cBL’
,

3231 
q7_t
 * 
pD¡
);

3246 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3247 
æßt32_t
 * 
pSrcA
,

3248 
ušt32_t
 
¤cAL’
,

3249 
æßt32_t
 * 
pSrcB
,

3250 
ušt32_t
 
¤cBL’
,

3251 
æßt32_t
 * 
pD¡
,

3252 
ušt32_t
 
fœ¡Index
,

3253 
ušt32_t
 
numPošts
);

3269 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_İt_q15
(

3270 
q15_t
 * 
pSrcA
,

3271 
ušt32_t
 
¤cAL’
,

3272 
q15_t
 * 
pSrcB
,

3273 
ušt32_t
 
¤cBL’
,

3274 
q15_t
 * 
pD¡
,

3275 
ušt32_t
 
fœ¡Index
,

3276 
ušt32_t
 
numPošts
,

3277 
q15_t
 * 
pSü©ch1
,

3278 
q15_t
 * 
pSü©ch2
);

3293 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3294 
q15_t
 * 
pSrcA
,

3295 
ušt32_t
 
¤cAL’
,

3296 
q15_t
 * 
pSrcB
,

3297 
ušt32_t
 
¤cBL’
,

3298 
q15_t
 * 
pD¡
,

3299 
ušt32_t
 
fœ¡Index
,

3300 
ušt32_t
 
numPošts
);

3314 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3315 
q15_t
 * 
pSrcA
,

3316 
ušt32_t
 
¤cAL’
,

3317 
q15_t
 * 
pSrcB
,

3318 
ušt32_t
 
¤cBL’
,

3319 
q15_t
 * 
pD¡
,

3320 
ušt32_t
 
fœ¡Index
,

3321 
ušt32_t
 
numPošts
);

3338 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_İt_q15
(

3339 
q15_t
 * 
pSrcA
,

3340 
ušt32_t
 
¤cAL’
,

3341 
q15_t
 * 
pSrcB
,

3342 
ušt32_t
 
¤cBL’
,

3343 
q15_t
 * 
pD¡
,

3344 
ušt32_t
 
fœ¡Index
,

3345 
ušt32_t
 
numPošts
,

3346 
q15_t
 * 
pSü©ch1
,

3347 
q15_t
 * 
pSü©ch2
);

3362 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3363 
q31_t
 * 
pSrcA
,

3364 
ušt32_t
 
¤cAL’
,

3365 
q31_t
 * 
pSrcB
,

3366 
ušt32_t
 
¤cBL’
,

3367 
q31_t
 * 
pD¡
,

3368 
ušt32_t
 
fœ¡Index
,

3369 
ušt32_t
 
numPošts
);

3384 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3385 
q31_t
 * 
pSrcA
,

3386 
ušt32_t
 
¤cAL’
,

3387 
q31_t
 * 
pSrcB
,

3388 
ušt32_t
 
¤cBL’
,

3389 
q31_t
 * 
pD¡
,

3390 
ušt32_t
 
fœ¡Index
,

3391 
ušt32_t
 
numPošts
);

3408 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_İt_q7
(

3409 
q7_t
 * 
pSrcA
,

3410 
ušt32_t
 
¤cAL’
,

3411 
q7_t
 * 
pSrcB
,

3412 
ušt32_t
 
¤cBL’
,

3413 
q7_t
 * 
pD¡
,

3414 
ušt32_t
 
fœ¡Index
,

3415 
ušt32_t
 
numPošts
,

3416 
q15_t
 * 
pSü©ch1
,

3417 
q15_t
 * 
pSü©ch2
);

3432 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3433 
q7_t
 * 
pSrcA
,

3434 
ušt32_t
 
¤cAL’
,

3435 
q7_t
 * 
pSrcB
,

3436 
ušt32_t
 
¤cBL’
,

3437 
q7_t
 * 
pD¡
,

3438 
ušt32_t
 
fœ¡Index
,

3439 
ušt32_t
 
numPošts
);

3449 
ušt8_t
 
M
;

3450 
ušt16_t
 
numT­s
;

3451 
q15_t
 *
pCÛffs
;

3452 
q15_t
 *
pS‹
;

3453 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3461 
ušt8_t
 
M
;

3462 
ušt16_t
 
numT­s
;

3463 
q31_t
 *
pCÛffs
;

3464 
q31_t
 *
pS‹
;

3466 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3474 
ušt8_t
 
M
;

3475 
ušt16_t
 
numT­s
;

3476 
æßt32_t
 *
pCÛffs
;

3477 
æßt32_t
 *
pS‹
;

3479 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3492 
¬m_fœ_decim©e_f32
(

3493 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3494 
æßt32_t
 * 
pSrc
,

3495 
æßt32_t
 * 
pD¡
,

3496 
ušt32_t
 
blockSize
);

3511 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3512 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3513 
ušt16_t
 
numT­s
,

3514 
ušt8_t
 
M
,

3515 
æßt32_t
 * 
pCÛffs
,

3516 
æßt32_t
 * 
pS‹
,

3517 
ušt32_t
 
blockSize
);

3528 
¬m_fœ_decim©e_q15
(

3529 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3530 
q15_t
 * 
pSrc
,

3531 
q15_t
 * 
pD¡
,

3532 
ušt32_t
 
blockSize
);

3543 
¬m_fœ_decim©e_ç¡_q15
(

3544 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3545 
q15_t
 * 
pSrc
,

3546 
q15_t
 * 
pD¡
,

3547 
ušt32_t
 
blockSize
);

3563 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3564 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3565 
ušt16_t
 
numT­s
,

3566 
ušt8_t
 
M
,

3567 
q15_t
 * 
pCÛffs
,

3568 
q15_t
 * 
pS‹
,

3569 
ušt32_t
 
blockSize
);

3580 
¬m_fœ_decim©e_q31
(

3581 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3582 
q31_t
 * 
pSrc
,

3583 
q31_t
 * 
pD¡
,

3584 
ušt32_t
 
blockSize
);

3595 
¬m_fœ_decim©e_ç¡_q31
(

3596 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3597 
q31_t
 * 
pSrc
,

3598 
q31_t
 * 
pD¡
,

3599 
ušt32_t
 
blockSize
);

3614 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3615 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3616 
ušt16_t
 
numT­s
,

3617 
ušt8_t
 
M
,

3618 
q31_t
 * 
pCÛffs
,

3619 
q31_t
 * 
pS‹
,

3620 
ušt32_t
 
blockSize
);

3630 
ušt8_t
 
L
;

3631 
ušt16_t
 
pha£L’gth
;

3632 
q15_t
 *
pCÛffs
;

3633 
q15_t
 *
pS‹
;

3634 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_q15
;

3642 
ušt8_t
 
L
;

3643 
ušt16_t
 
pha£L’gth
;

3644 
q31_t
 *
pCÛffs
;

3645 
q31_t
 *
pS‹
;

3646 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_q31
;

3654 
ušt8_t
 
L
;

3655 
ušt16_t
 
pha£L’gth
;

3656 
æßt32_t
 *
pCÛffs
;

3657 
æßt32_t
 *
pS‹
;

3658 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_f32
;

3670 
¬m_fœ_š‹½Ş©e_q15
(

3671 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_q15
 * 
S
,

3672 
q15_t
 * 
pSrc
,

3673 
q15_t
 * 
pD¡
,

3674 
ušt32_t
 
blockSize
);

3689 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_q15
(

3690 
¬m_fœ_š‹½Ş©e_š¡ªû_q15
 * 
S
,

3691 
ušt8_t
 
L
,

3692 
ušt16_t
 
numT­s
,

3693 
q15_t
 * 
pCÛffs
,

3694 
q15_t
 * 
pS‹
,

3695 
ušt32_t
 
blockSize
);

3706 
¬m_fœ_š‹½Ş©e_q31
(

3707 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_q31
 * 
S
,

3708 
q31_t
 * 
pSrc
,

3709 
q31_t
 * 
pD¡
,

3710 
ušt32_t
 
blockSize
);

3724 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_q31
(

3725 
¬m_fœ_š‹½Ş©e_š¡ªû_q31
 * 
S
,

3726 
ušt8_t
 
L
,

3727 
ušt16_t
 
numT­s
,

3728 
q31_t
 * 
pCÛffs
,

3729 
q31_t
 * 
pS‹
,

3730 
ušt32_t
 
blockSize
);

3742 
¬m_fœ_š‹½Ş©e_f32
(

3743 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_f32
 * 
S
,

3744 
æßt32_t
 * 
pSrc
,

3745 
æßt32_t
 * 
pD¡
,

3746 
ušt32_t
 
blockSize
);

3760 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_f32
(

3761 
¬m_fœ_š‹½Ş©e_š¡ªû_f32
 * 
S
,

3762 
ušt8_t
 
L
,

3763 
ušt16_t
 
numT­s
,

3764 
æßt32_t
 * 
pCÛffs
,

3765 
æßt32_t
 * 
pS‹
,

3766 
ušt32_t
 
blockSize
);

3774 
ušt8_t
 
numSges
;

3775 
q63_t
 *
pS‹
;

3776 
q31_t
 *
pCÛffs
;

3777 
ušt8_t
 
po¡Shiá
;

3779 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3790 
¬m_biquad_ÿs_df1_32x64_q31
(

3791 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3792 
q31_t
 * 
pSrc
,

3793 
q31_t
 * 
pD¡
,

3794 
ušt32_t
 
blockSize
);

3806 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3807 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3808 
ušt8_t
 
numSges
,

3809 
q31_t
 * 
pCÛffs
,

3810 
q63_t
 * 
pS‹
,

3811 
ušt8_t
 
po¡Shiá
);

3821 
ušt8_t
 
numSges
;

3822 
æßt32_t
 *
pS‹
;

3823 
æßt32_t
 *
pCÛffs
;

3824 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3834 
ušt8_t
 
numSges
;

3835 
æßt32_t
 *
pS‹
;

3836 
æßt32_t
 *
pCÛffs
;

3837 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3847 
ušt8_t
 
numSges
;

3848 
æßt64_t
 *
pS‹
;

3849 
æßt64_t
 *
pCÛffs
;

3850 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3862 
¬m_biquad_ÿsÿde_df2T_f32
(

3863 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3864 
æßt32_t
 * 
pSrc
,

3865 
æßt32_t
 * 
pD¡
,

3866 
ušt32_t
 
blockSize
);

3878 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3879 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3880 
æßt32_t
 * 
pSrc
,

3881 
æßt32_t
 * 
pD¡
,

3882 
ušt32_t
 
blockSize
);

3893 
¬m_biquad_ÿsÿde_df2T_f64
(

3894 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3895 
æßt64_t
 * 
pSrc
,

3896 
æßt64_t
 * 
pD¡
,

3897 
ušt32_t
 
blockSize
);

3909 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3910 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3911 
ušt8_t
 
numSges
,

3912 
æßt32_t
 * 
pCÛffs
,

3913 
æßt32_t
 * 
pS‹
);

3925 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3926 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3927 
ušt8_t
 
numSges
,

3928 
æßt32_t
 * 
pCÛffs
,

3929 
æßt32_t
 * 
pS‹
);

3941 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3942 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3943 
ušt8_t
 
numSges
,

3944 
æßt64_t
 * 
pCÛffs
,

3945 
æßt64_t
 * 
pS‹
);

3955 
ušt16_t
 
numSges
;

3956 
q15_t
 *
pS‹
;

3957 
q15_t
 *
pCÛffs
;

3958 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3966 
ušt16_t
 
numSges
;

3967 
q31_t
 *
pS‹
;

3968 
q31_t
 *
pCÛffs
;

3969 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3977 
ušt16_t
 
numSges
;

3978 
æßt32_t
 *
pS‹
;

3979 
æßt32_t
 *
pCÛffs
;

3980 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3991 
¬m_fœ_Ï‰iû_š™_q15
(

3992 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3993 
ušt16_t
 
numSges
,

3994 
q15_t
 * 
pCÛffs
,

3995 
q15_t
 * 
pS‹
);

4006 
¬m_fœ_Ï‰iû_q15
(

4007 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

4008 
q15_t
 * 
pSrc
,

4009 
q15_t
 * 
pD¡
,

4010 
ušt32_t
 
blockSize
);

4021 
¬m_fœ_Ï‰iû_š™_q31
(

4022 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

4023 
ušt16_t
 
numSges
,

4024 
q31_t
 * 
pCÛffs
,

4025 
q31_t
 * 
pS‹
);

4037 
¬m_fœ_Ï‰iû_q31
(

4038 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

4039 
q31_t
 * 
pSrc
,

4040 
q31_t
 * 
pD¡
,

4041 
ušt32_t
 
blockSize
);

4052 
¬m_fœ_Ï‰iû_š™_f32
(

4053 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

4054 
ušt16_t
 
numSges
,

4055 
æßt32_t
 * 
pCÛffs
,

4056 
æßt32_t
 * 
pS‹
);

4067 
¬m_fœ_Ï‰iû_f32
(

4068 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

4069 
æßt32_t
 * 
pSrc
,

4070 
æßt32_t
 * 
pD¡
,

4071 
ušt32_t
 
blockSize
);

4078 
ušt16_t
 
numSges
;

4079 
q15_t
 *
pS‹
;

4080 
q15_t
 *
pkCÛffs
;

4081 
q15_t
 *
pvCÛffs
;

4082 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

4089 
ušt16_t
 
numSges
;

4090 
q31_t
 *
pS‹
;

4091 
q31_t
 *
pkCÛffs
;

4092 
q31_t
 *
pvCÛffs
;

4093 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

4100 
ušt16_t
 
numSges
;

4101 
æßt32_t
 *
pS‹
;

4102 
æßt32_t
 *
pkCÛffs
;

4103 
æßt32_t
 *
pvCÛffs
;

4104 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

4115 
¬m_iœ_Ï‰iû_f32
(

4116 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

4117 
æßt32_t
 * 
pSrc
,

4118 
æßt32_t
 * 
pD¡
,

4119 
ušt32_t
 
blockSize
);

4132 
¬m_iœ_Ï‰iû_š™_f32
(

4133 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

4134 
ušt16_t
 
numSges
,

4135 
æßt32_t
 * 
pkCÛffs
,

4136 
æßt32_t
 * 
pvCÛffs
,

4137 
æßt32_t
 * 
pS‹
,

4138 
ušt32_t
 
blockSize
);

4150 
¬m_iœ_Ï‰iû_q31
(

4151 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

4152 
q31_t
 * 
pSrc
,

4153 
q31_t
 * 
pD¡
,

4154 
ušt32_t
 
blockSize
);

4168 
¬m_iœ_Ï‰iû_š™_q31
(

4169 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

4170 
ušt16_t
 
numSges
,

4171 
q31_t
 * 
pkCÛffs
,

4172 
q31_t
 * 
pvCÛffs
,

4173 
q31_t
 * 
pS‹
,

4174 
ušt32_t
 
blockSize
);

4186 
¬m_iœ_Ï‰iû_q15
(

4187 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

4188 
q15_t
 * 
pSrc
,

4189 
q15_t
 * 
pD¡
,

4190 
ušt32_t
 
blockSize
);

4204 
¬m_iœ_Ï‰iû_š™_q15
(

4205 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

4206 
ušt16_t
 
numSges
,

4207 
q15_t
 * 
pkCÛffs
,

4208 
q15_t
 * 
pvCÛffs
,

4209 
q15_t
 * 
pS‹
,

4210 
ušt32_t
 
blockSize
);

4218 
ušt16_t
 
numT­s
;

4219 
æßt32_t
 *
pS‹
;

4220 
æßt32_t
 *
pCÛffs
;

4221 
æßt32_t
 
mu
;

4222 } 
	t¬m_lms_š¡ªû_f32
;

4235 
¬m_lms_f32
(

4236 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

4237 
æßt32_t
 * 
pSrc
,

4238 
æßt32_t
 * 
pRef
,

4239 
æßt32_t
 * 
pOut
,

4240 
æßt32_t
 * 
pE¼
,

4241 
ušt32_t
 
blockSize
);

4254 
¬m_lms_š™_f32
(

4255 
¬m_lms_š¡ªû_f32
 * 
S
,

4256 
ušt16_t
 
numT­s
,

4257 
æßt32_t
 * 
pCÛffs
,

4258 
æßt32_t
 * 
pS‹
,

4259 
æßt32_t
 
mu
,

4260 
ušt32_t
 
blockSize
);

4268 
ušt16_t
 
numT­s
;

4269 
q15_t
 *
pS‹
;

4270 
q15_t
 *
pCÛffs
;

4271 
q15_t
 
mu
;

4272 
ušt32_t
 
po¡Shiá
;

4273 } 
	t¬m_lms_š¡ªû_q15
;

4288 
¬m_lms_š™_q15
(

4289 
¬m_lms_š¡ªû_q15
 * 
S
,

4290 
ušt16_t
 
numT­s
,

4291 
q15_t
 * 
pCÛffs
,

4292 
q15_t
 * 
pS‹
,

4293 
q15_t
 
mu
,

4294 
ušt32_t
 
blockSize
,

4295 
ušt32_t
 
po¡Shiá
);

4308 
¬m_lms_q15
(

4309 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4310 
q15_t
 * 
pSrc
,

4311 
q15_t
 * 
pRef
,

4312 
q15_t
 * 
pOut
,

4313 
q15_t
 * 
pE¼
,

4314 
ušt32_t
 
blockSize
);

4323 
ušt16_t
 
numT­s
;

4324 
q31_t
 *
pS‹
;

4325 
q31_t
 *
pCÛffs
;

4326 
q31_t
 
mu
;

4327 
ušt32_t
 
po¡Shiá
;

4329 } 
	t¬m_lms_š¡ªû_q31
;

4342 
¬m_lms_q31
(

4343 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4344 
q31_t
 * 
pSrc
,

4345 
q31_t
 * 
pRef
,

4346 
q31_t
 * 
pOut
,

4347 
q31_t
 * 
pE¼
,

4348 
ušt32_t
 
blockSize
);

4362 
¬m_lms_š™_q31
(

4363 
¬m_lms_š¡ªû_q31
 * 
S
,

4364 
ušt16_t
 
numT­s
,

4365 
q31_t
 * 
pCÛffs
,

4366 
q31_t
 * 
pS‹
,

4367 
q31_t
 
mu
,

4368 
ušt32_t
 
blockSize
,

4369 
ušt32_t
 
po¡Shiá
);

4377 
ušt16_t
 
numT­s
;

4378 
æßt32_t
 *
pS‹
;

4379 
æßt32_t
 *
pCÛffs
;

4380 
æßt32_t
 
mu
;

4381 
æßt32_t
 
’”gy
;

4382 
æßt32_t
 
x0
;

4383 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4396 
¬m_lms_nÜm_f32
(

4397 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4398 
æßt32_t
 * 
pSrc
,

4399 
æßt32_t
 * 
pRef
,

4400 
æßt32_t
 * 
pOut
,

4401 
æßt32_t
 * 
pE¼
,

4402 
ušt32_t
 
blockSize
);

4415 
¬m_lms_nÜm_š™_f32
(

4416 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4417 
ušt16_t
 
numT­s
,

4418 
æßt32_t
 * 
pCÛffs
,

4419 
æßt32_t
 * 
pS‹
,

4420 
æßt32_t
 
mu
,

4421 
ušt32_t
 
blockSize
);

4429 
ušt16_t
 
numT­s
;

4430 
q31_t
 *
pS‹
;

4431 
q31_t
 *
pCÛffs
;

4432 
q31_t
 
mu
;

4433 
ušt8_t
 
po¡Shiá
;

4434 
q31_t
 *
»cTabË
;

4435 
q31_t
 
’”gy
;

4436 
q31_t
 
x0
;

4437 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4450 
¬m_lms_nÜm_q31
(

4451 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4452 
q31_t
 * 
pSrc
,

4453 
q31_t
 * 
pRef
,

4454 
q31_t
 * 
pOut
,

4455 
q31_t
 * 
pE¼
,

4456 
ušt32_t
 
blockSize
);

4470 
¬m_lms_nÜm_š™_q31
(

4471 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4472 
ušt16_t
 
numT­s
,

4473 
q31_t
 * 
pCÛffs
,

4474 
q31_t
 * 
pS‹
,

4475 
q31_t
 
mu
,

4476 
ušt32_t
 
blockSize
,

4477 
ušt8_t
 
po¡Shiá
);

4485 
ušt16_t
 
numT­s
;

4486 
q15_t
 *
pS‹
;

4487 
q15_t
 *
pCÛffs
;

4488 
q15_t
 
mu
;

4489 
ušt8_t
 
po¡Shiá
;

4490 
q15_t
 *
»cTabË
;

4491 
q15_t
 
’”gy
;

4492 
q15_t
 
x0
;

4493 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4506 
¬m_lms_nÜm_q15
(

4507 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4508 
q15_t
 * 
pSrc
,

4509 
q15_t
 * 
pRef
,

4510 
q15_t
 * 
pOut
,

4511 
q15_t
 * 
pE¼
,

4512 
ušt32_t
 
blockSize
);

4527 
¬m_lms_nÜm_š™_q15
(

4528 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4529 
ušt16_t
 
numT­s
,

4530 
q15_t
 * 
pCÛffs
,

4531 
q15_t
 * 
pS‹
,

4532 
q15_t
 
mu
,

4533 
ušt32_t
 
blockSize
,

4534 
ušt8_t
 
po¡Shiá
);

4546 
¬m_cÜ»Ï‹_f32
(

4547 
æßt32_t
 * 
pSrcA
,

4548 
ušt32_t
 
¤cAL’
,

4549 
æßt32_t
 * 
pSrcB
,

4550 
ušt32_t
 
¤cBL’
,

4551 
æßt32_t
 * 
pD¡
);

4564 
¬m_cÜ»Ï‹_İt_q15
(

4565 
q15_t
 * 
pSrcA
,

4566 
ušt32_t
 
¤cAL’
,

4567 
q15_t
 * 
pSrcB
,

4568 
ušt32_t
 
¤cBL’
,

4569 
q15_t
 * 
pD¡
,

4570 
q15_t
 * 
pSü©ch
);

4583 
¬m_cÜ»Ï‹_q15
(

4584 
q15_t
 * 
pSrcA
,

4585 
ušt32_t
 
¤cAL’
,

4586 
q15_t
 * 
pSrcB
,

4587 
ušt32_t
 
¤cBL’
,

4588 
q15_t
 * 
pD¡
);

4600 
¬m_cÜ»Ï‹_ç¡_q15
(

4601 
q15_t
 * 
pSrcA
,

4602 
ušt32_t
 
¤cAL’
,

4603 
q15_t
 * 
pSrcB
,

4604 
ušt32_t
 
¤cBL’
,

4605 
q15_t
 * 
pD¡
);

4620 
¬m_cÜ»Ï‹_ç¡_İt_q15
(

4621 
q15_t
 * 
pSrcA
,

4622 
ušt32_t
 
¤cAL’
,

4623 
q15_t
 * 
pSrcB
,

4624 
ušt32_t
 
¤cBL’
,

4625 
q15_t
 * 
pD¡
,

4626 
q15_t
 * 
pSü©ch
);

4638 
¬m_cÜ»Ï‹_q31
(

4639 
q31_t
 * 
pSrcA
,

4640 
ušt32_t
 
¤cAL’
,

4641 
q31_t
 * 
pSrcB
,

4642 
ušt32_t
 
¤cBL’
,

4643 
q31_t
 * 
pD¡
);

4655 
¬m_cÜ»Ï‹_ç¡_q31
(

4656 
q31_t
 * 
pSrcA
,

4657 
ušt32_t
 
¤cAL’
,

4658 
q31_t
 * 
pSrcB
,

4659 
ušt32_t
 
¤cBL’
,

4660 
q31_t
 * 
pD¡
);

4676 
¬m_cÜ»Ï‹_İt_q7
(

4677 
q7_t
 * 
pSrcA
,

4678 
ušt32_t
 
¤cAL’
,

4679 
q7_t
 * 
pSrcB
,

4680 
ušt32_t
 
¤cBL’
,

4681 
q7_t
 * 
pD¡
,

4682 
q15_t
 * 
pSü©ch1
,

4683 
q15_t
 * 
pSü©ch2
);

4696 
¬m_cÜ»Ï‹_q7
(

4697 
q7_t
 * 
pSrcA
,

4698 
ušt32_t
 
¤cAL’
,

4699 
q7_t
 * 
pSrcB
,

4700 
ušt32_t
 
¤cBL’
,

4701 
q7_t
 * 
pD¡
);

4709 
ušt16_t
 
numT­s
;

4710 
ušt16_t
 
¡©eIndex
;

4711 
æßt32_t
 *
pS‹
;

4712 
æßt32_t
 *
pCÛffs
;

4713 
ušt16_t
 
maxD–ay
;

4714 
št32_t
 *
pT­D–ay
;

4715 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4723 
ušt16_t
 
numT­s
;

4724 
ušt16_t
 
¡©eIndex
;

4725 
q31_t
 *
pS‹
;

4726 
q31_t
 *
pCÛffs
;

4727 
ušt16_t
 
maxD–ay
;

4728 
št32_t
 *
pT­D–ay
;

4729 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4737 
ušt16_t
 
numT­s
;

4738 
ušt16_t
 
¡©eIndex
;

4739 
q15_t
 *
pS‹
;

4740 
q15_t
 *
pCÛffs
;

4741 
ušt16_t
 
maxD–ay
;

4742 
št32_t
 *
pT­D–ay
;

4743 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4751 
ušt16_t
 
numT­s
;

4752 
ušt16_t
 
¡©eIndex
;

4753 
q7_t
 *
pS‹
;

4754 
q7_t
 *
pCÛffs
;

4755 
ušt16_t
 
maxD–ay
;

4756 
št32_t
 *
pT­D–ay
;

4757 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4769 
¬m_fœ_¥¬£_f32
(

4770 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4771 
æßt32_t
 * 
pSrc
,

4772 
æßt32_t
 * 
pD¡
,

4773 
æßt32_t
 * 
pSü©chIn
,

4774 
ušt32_t
 
blockSize
);

4788 
¬m_fœ_¥¬£_š™_f32
(

4789 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4790 
ušt16_t
 
numT­s
,

4791 
æßt32_t
 * 
pCÛffs
,

4792 
æßt32_t
 * 
pS‹
,

4793 
št32_t
 * 
pT­D–ay
,

4794 
ušt16_t
 
maxD–ay
,

4795 
ušt32_t
 
blockSize
);

4807 
¬m_fœ_¥¬£_q31
(

4808 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4809 
q31_t
 * 
pSrc
,

4810 
q31_t
 * 
pD¡
,

4811 
q31_t
 * 
pSü©chIn
,

4812 
ušt32_t
 
blockSize
);

4826 
¬m_fœ_¥¬£_š™_q31
(

4827 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4828 
ušt16_t
 
numT­s
,

4829 
q31_t
 * 
pCÛffs
,

4830 
q31_t
 * 
pS‹
,

4831 
št32_t
 * 
pT­D–ay
,

4832 
ušt16_t
 
maxD–ay
,

4833 
ušt32_t
 
blockSize
);

4846 
¬m_fœ_¥¬£_q15
(

4847 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4848 
q15_t
 * 
pSrc
,

4849 
q15_t
 * 
pD¡
,

4850 
q15_t
 * 
pSü©chIn
,

4851 
q31_t
 * 
pSü©chOut
,

4852 
ušt32_t
 
blockSize
);

4867 
¬m_fœ_¥¬£_š™_q15
(

4868 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4869 
ušt16_t
 
numT­s
,

4870 
q15_t
 * 
pCÛffs
,

4871 
q15_t
 * 
pS‹
,

4872 
št32_t
 * 
pT­D–ay
,

4873 
ušt16_t
 
maxD–ay
,

4874 
ušt32_t
 
blockSize
);

4887 
¬m_fœ_¥¬£_q7
(

4888 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4889 
q7_t
 * 
pSrc
,

4890 
q7_t
 * 
pD¡
,

4891 
q7_t
 * 
pSü©chIn
,

4892 
q31_t
 * 
pSü©chOut
,

4893 
ušt32_t
 
blockSize
);

4907 
¬m_fœ_¥¬£_š™_q7
(

4908 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4909 
ušt16_t
 
numT­s
,

4910 
q7_t
 * 
pCÛffs
,

4911 
q7_t
 * 
pS‹
,

4912 
št32_t
 * 
pT­D–ay
,

4913 
ušt16_t
 
maxD–ay
,

4914 
ušt32_t
 
blockSize
);

4925 
¬m_sš_cos_f32
(

4926 
æßt32_t
 
th‘a
,

4927 
æßt32_t
 * 
pSšV®
,

4928 
æßt32_t
 * 
pCcosV®
);

4938 
¬m_sš_cos_q31
(

4939 
q31_t
 
th‘a
,

4940 
q31_t
 * 
pSšV®
,

4941 
q31_t
 * 
pCosV®
);

4952 
¬m_cm¶x_cÚj_f32
(

4953 
æßt32_t
 * 
pSrc
,

4954 
æßt32_t
 * 
pD¡
,

4955 
ušt32_t
 
numSam¶es
);

4965 
¬m_cm¶x_cÚj_q31
(

4966 
q31_t
 * 
pSrc
,

4967 
q31_t
 * 
pD¡
,

4968 
ušt32_t
 
numSam¶es
);

4978 
¬m_cm¶x_cÚj_q15
(

4979 
q15_t
 * 
pSrc
,

4980 
q15_t
 * 
pD¡
,

4981 
ušt32_t
 
numSam¶es
);

4993 
¬m_cm¶x_mag_squ¬ed_f32
(

4994 
æßt32_t
 * 
pSrc
,

4995 
æßt32_t
 * 
pD¡
,

4996 
ušt32_t
 
numSam¶es
);

5006 
¬m_cm¶x_mag_squ¬ed_q31
(

5007 
q31_t
 * 
pSrc
,

5008 
q31_t
 * 
pD¡
,

5009 
ušt32_t
 
numSam¶es
);

5019 
¬m_cm¶x_mag_squ¬ed_q15
(

5020 
q15_t
 * 
pSrc
,

5021 
q15_t
 * 
pD¡
,

5022 
ušt32_t
 
numSam¶es
);

5099 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

5100 
¬m_pid_š¡ªû_f32
 * 
S
,

5101 
æßt32_t
 
š
)

5103 
æßt32_t
 
out
;

5106 
out
 = (
S
->
A0
 * 
š
) +

5107 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

5110 
S
->
¡©e
[1] = S->state[0];

5111 
S
->
¡©e
[0] = 
š
;

5112 
S
->
¡©e
[2] = 
out
;

5115  (
out
);

5134 
__INLINE
 
q31_t
 
¬m_pid_q31
(

5135 
¬m_pid_š¡ªû_q31
 * 
S
,

5136 
q31_t
 
š
)

5138 
q63_t
 
acc
;

5139 
q31_t
 
out
;

5142 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

5145 
acc
 +ğ(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

5148 
acc
 +ğ(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

5151 
out
 = (
q31_t
è(
acc
 >> 31u);

5154 
out
 +ğ
S
->
¡©e
[2];

5157 
S
->
¡©e
[1] = S->state[0];

5158 
S
->
¡©e
[0] = 
š
;

5159 
S
->
¡©e
[2] = 
out
;

5162  (
out
);

5182 
__INLINE
 
q15_t
 
¬m_pid_q15
(

5183 
¬m_pid_š¡ªû_q15
 * 
S
,

5184 
q15_t
 
š
)

5186 
q63_t
 
acc
;

5187 
q15_t
 
out
;

5189 #iâdeà
ARM_MATH_CM0_FAMILY


5190 
__SIMD32_TYPE
 *
v¡©e
;

5195 
acc
 = (
q31_t
è
__SMUAD
(
S
->
A0
, 
š
);

5198 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

5199 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
è*
v¡©e
,‡cc);

5203 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

5206 
acc
 +ğ(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

5207 
acc
 +ğ(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

5212 
acc
 +ğ(
q31_t
è
S
->
¡©e
[2] << 15;

5215 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

5218 
S
->
¡©e
[1] = S->state[0];

5219 
S
->
¡©e
[0] = 
š
;

5220 
S
->
¡©e
[2] = 
out
;

5223  (
out
);

5240 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

5241 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

5242 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

5253 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

5254 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

5255 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

5301 
__INLINE
 
¬m_ş¬ke_f32
(

5302 
æßt32_t
 
Ia
,

5303 
æßt32_t
 
Ib
,

5304 
æßt32_t
 * 
pI®pha
,

5305 
æßt32_t
 * 
pIb‘a
)

5308 *
pI®pha
 = 
Ia
;

5311 *
pIb‘a
 =

5312 ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5331 
__INLINE
 
¬m_ş¬ke_q31
(

5332 
q31_t
 
Ia
,

5333 
q31_t
 
Ib
,

5334 
q31_t
 * 
pI®pha
,

5335 
q31_t
 * 
pIb‘a
)

5337 
q31_t
 
´oduù1
, 
´oduù2
;

5340 *
pI®pha
 = 
Ia
;

5343 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5346 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5349 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5363 
¬m_q7_to_q31
(

5364 
q7_t
 * 
pSrc
,

5365 
q31_t
 * 
pD¡
,

5366 
ušt32_t
 
blockSize
);

5406 
__INLINE
 
¬m_šv_ş¬ke_f32
(

5407 
æßt32_t
 
I®pha
,

5408 
æßt32_t
 
Ib‘a
,

5409 
æßt32_t
 * 
pIa
,

5410 
æßt32_t
 * 
pIb
)

5413 *
pIa
 = 
I®pha
;

5416 *
pIb
 = -0.5 * 
I®pha
 + (
æßt32_t
è0.8660254039 *
Ib‘a
;

5435 
__INLINE
 
¬m_šv_ş¬ke_q31
(

5436 
q31_t
 
I®pha
,

5437 
q31_t
 
Ib‘a
,

5438 
q31_t
 * 
pIa
,

5439 
q31_t
 * 
pIb
)

5441 
q31_t
 
´oduù1
, 
´oduù2
;

5444 *
pIa
 = 
I®pha
;

5447 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5450 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5453 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5468 
¬m_q7_to_q15
(

5469 
q7_t
 * 
pSrc
,

5470 
q15_t
 * 
pD¡
,

5471 
ušt32_t
 
blockSize
);

5522 
__INLINE
 
¬m_·rk_f32
(

5523 
æßt32_t
 
I®pha
,

5524 
æßt32_t
 
Ib‘a
,

5525 
æßt32_t
 * 
pId
,

5526 
æßt32_t
 * 
pIq
,

5527 
æßt32_t
 
sšV®
,

5528 
æßt32_t
 
cosV®
)

5531 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5534 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5556 
__INLINE
 
¬m_·rk_q31
(

5557 
q31_t
 
I®pha
,

5558 
q31_t
 
Ib‘a
,

5559 
q31_t
 * 
pId
,

5560 
q31_t
 * 
pIq
,

5561 
q31_t
 
sšV®
,

5562 
q31_t
 
cosV®
)

5564 
q31_t
 
´oduù1
, 
´oduù2
;

5565 
q31_t
 
´oduù3
, 
´oduù4
;

5568 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5571 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5575 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5578 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5581 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5584 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5598 
¬m_q7_to_æßt
(

5599 
q7_t
 * 
pSrc
,

5600 
æßt32_t
 * 
pD¡
,

5601 
ušt32_t
 
blockSize
);

5641 
__INLINE
 
¬m_šv_·rk_f32
(

5642 
æßt32_t
 
Id
,

5643 
æßt32_t
 
Iq
,

5644 
æßt32_t
 * 
pI®pha
,

5645 
æßt32_t
 * 
pIb‘a
,

5646 
æßt32_t
 
sšV®
,

5647 
æßt32_t
 
cosV®
)

5650 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5653 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5676 
__INLINE
 
¬m_šv_·rk_q31
(

5677 
q31_t
 
Id
,

5678 
q31_t
 
Iq
,

5679 
q31_t
 * 
pI®pha
,

5680 
q31_t
 * 
pIb‘a
,

5681 
q31_t
 
sšV®
,

5682 
q31_t
 
cosV®
)

5684 
q31_t
 
´oduù1
, 
´oduù2
;

5685 
q31_t
 
´oduù3
, 
´oduù4
;

5688 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5691 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5695 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5698 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5701 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5704 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5720 
¬m_q31_to_æßt
(

5721 
q31_t
 * 
pSrc
,

5722 
æßt32_t
 * 
pD¡
,

5723 
ušt32_t
 
blockSize
);

5774 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5775 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5776 
æßt32_t
 
x
)

5779 
æßt32_t
 
y
;

5780 
æßt32_t
 
x0
, 
x1
;

5781 
æßt32_t
 
y0
, 
y1
;

5782 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5783 
št32_t
 
i
;

5784 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5787 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5789 if(
i
 < 0)

5792 
y
 = 
pYD©a
[0];

5794 if((
ušt32_t
)
i
 >ğ
S
->
nV®ues
)

5797 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5802 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5803 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5806 
y0
 = 
pYD©a
[
i
];

5807 
y1
 = 
pYD©a
[
i
 + 1];

5810 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5815  (
y
);

5833 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5834 
q31_t
 * 
pYD©a
,

5835 
q31_t
 
x
,

5836 
ušt32_t
 
nV®ues
)

5838 
q31_t
 
y
;

5839 
q31_t
 
y0
, 
y1
;

5840 
q31_t
 
äaù
;

5841 
št32_t
 
šdex
;

5846 
šdex
 = ((
x
 & 0xFFF00000) >> 20);

5848 if(
šdex
 >ğ(
št32_t
)(
nV®ues
 - 1))

5850  (
pYD©a
[
nV®ues
 - 1]);

5852 if(
šdex
 < 0)

5854  (
pYD©a
[0]);

5861 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5864 
y0
 = 
pYD©a
[
šdex
];

5865 
y1
 = 
pYD©a
[
šdex
 + 1u];

5868 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5871 
y
 +ğ((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5874  (
y
 << 1u);

5895 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5896 
q15_t
 * 
pYD©a
,

5897 
q31_t
 
x
,

5898 
ušt32_t
 
nV®ues
)

5900 
q63_t
 
y
;

5901 
q15_t
 
y0
, 
y1
;

5902 
q31_t
 
äaù
;

5903 
št32_t
 
šdex
;

5908 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5910 if(
šdex
 >ğ(
št32_t
)(
nV®ues
 - 1))

5912  (
pYD©a
[
nV®ues
 - 1]);

5914 if(
šdex
 < 0)

5916  (
pYD©a
[0]);

5922 
äaù
 = (
x
 & 0x000FFFFF);

5925 
y0
 = 
pYD©a
[
šdex
];

5926 
y1
 = 
pYD©a
[
šdex
 + 1u];

5929 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5932 
y
 +ğ((
q63_t
è
y1
 * (
äaù
));

5935  (
y
 >> 20);

5955 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5956 
q7_t
 * 
pYD©a
,

5957 
q31_t
 
x
,

5958 
ušt32_t
 
nV®ues
)

5960 
q31_t
 
y
;

5961 
q7_t
 
y0
, 
y1
;

5962 
q31_t
 
äaù
;

5963 
ušt32_t
 
šdex
;

5968 ià(
x
 < 0)

5970  (
pYD©a
[0]);

5972 
šdex
 = (
x
 >> 20) & 0xfff;

5975 if(
šdex
 >ğ(
nV®ues
 - 1))

5977  (
pYD©a
[
nV®ues
 - 1]);

5984 
äaù
 = (
x
 & 0x000FFFFF);

5987 
y0
 = 
pYD©a
[
šdex
];

5988 
y1
 = 
pYD©a
[
šdex
 + 1u];

5991 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5994 
y
 +ğ(
y1
 * 
äaù
);

5997  (
y
 >> 20u);

6012 
æßt32_t
 
¬m_sš_f32
(

6013 
æßt32_t
 
x
);

6021 
q31_t
 
¬m_sš_q31
(

6022 
q31_t
 
x
);

6030 
q15_t
 
¬m_sš_q15
(

6031 
q15_t
 
x
);

6039 
æßt32_t
 
¬m_cos_f32
(

6040 
æßt32_t
 
x
);

6048 
q31_t
 
¬m_cos_q31
(

6049 
q31_t
 
x
);

6057 
q15_t
 
¬m_cos_q15
(

6058 
q15_t
 
x
);

6100 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

6101 
æßt32_t
 
š
,

6102 
æßt32_t
 * 
pOut
)

6104 if(
š
 >= 0.0f)

6108 #ià(
__FPU_USED
 =ğ1è&& 
defšed
 ( 
__CC_ARM
 )

6109 *
pOut
 = 
__sq¹f
(
š
);

6111 *
pOut
 = 
sq¹f
(
š
);

6114  (
ARM_MATH_SUCCESS
);

6118 *
pOut
 = 0.0f;

6119  (
ARM_MATH_ARGUMENT_ERROR
);

6132 
¬m_¡©us
 
¬m_sq¹_q31
(

6133 
q31_t
 
š
,

6134 
q31_t
 * 
pOut
);

6143 
¬m_¡©us
 
¬m_sq¹_q15
(

6144 
q15_t
 
š
,

6145 
q15_t
 * 
pOut
);

6160 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

6161 
št32_t
 * 
cœcBufãr
,

6162 
št32_t
 
L
,

6163 
ušt16_t
 * 
wr™eOff£t
,

6164 
št32_t
 
bufãrInc
,

6165 cÚ¡ 
št32_t
 * 
¤c
,

6166 
št32_t
 
¤cInc
,

6167 
ušt32_t
 
blockSize
)

6169 
ušt32_t
 
i
 = 0u;

6170 
št32_t
 
wOff£t
;

6174 
wOff£t
 = *
wr™eOff£t
;

6177 
i
 = 
blockSize
;

6179 
i
 > 0u)

6182 
cœcBufãr
[
wOff£t
] = *
¤c
;

6185 
¤c
 +ğ
¤cInc
;

6188 
wOff£t
 +ğ
bufãrInc
;

6189 if(
wOff£t
 >ğ
L
)

6190 
wOff£t
 -ğ
L
;

6193 
i
--;

6197 *
wr™eOff£t
 = 
wOff£t
;

6205 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

6206 
št32_t
 * 
cœcBufãr
,

6207 
št32_t
 
L
,

6208 
št32_t
 * 
»adOff£t
,

6209 
št32_t
 
bufãrInc
,

6210 
št32_t
 * 
d¡
,

6211 
št32_t
 * 
d¡_ba£
,

6212 
št32_t
 
d¡_Ëngth
,

6213 
št32_t
 
d¡Inc
,

6214 
ušt32_t
 
blockSize
)

6216 
ušt32_t
 
i
 = 0u;

6217 
št32_t
 
rOff£t
, 
d¡_’d
;

6221 
rOff£t
 = *
»adOff£t
;

6222 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6225 
i
 = 
blockSize
;

6227 
i
 > 0u)

6230 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6233 
d¡
 +ğ
d¡Inc
;

6235 if(
d¡
 =ğ(
št32_t
 *è
d¡_’d
)

6237 
d¡
 = 
d¡_ba£
;

6241 
rOff£t
 +ğ
bufãrInc
;

6243 if(
rOff£t
 >ğ
L
)

6245 
rOff£t
 -ğ
L
;

6249 
i
--;

6253 *
»adOff£t
 = 
rOff£t
;

6260 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

6261 
q15_t
 * 
cœcBufãr
,

6262 
št32_t
 
L
,

6263 
ušt16_t
 * 
wr™eOff£t
,

6264 
št32_t
 
bufãrInc
,

6265 cÚ¡ 
q15_t
 * 
¤c
,

6266 
št32_t
 
¤cInc
,

6267 
ušt32_t
 
blockSize
)

6269 
ušt32_t
 
i
 = 0u;

6270 
št32_t
 
wOff£t
;

6274 
wOff£t
 = *
wr™eOff£t
;

6277 
i
 = 
blockSize
;

6279 
i
 > 0u)

6282 
cœcBufãr
[
wOff£t
] = *
¤c
;

6285 
¤c
 +ğ
¤cInc
;

6288 
wOff£t
 +ğ
bufãrInc
;

6289 if(
wOff£t
 >ğ
L
)

6290 
wOff£t
 -ğ
L
;

6293 
i
--;

6297 *
wr™eOff£t
 = 
wOff£t
;

6305 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

6306 
q15_t
 * 
cœcBufãr
,

6307 
št32_t
 
L
,

6308 
št32_t
 * 
»adOff£t
,

6309 
št32_t
 
bufãrInc
,

6310 
q15_t
 * 
d¡
,

6311 
q15_t
 * 
d¡_ba£
,

6312 
št32_t
 
d¡_Ëngth
,

6313 
št32_t
 
d¡Inc
,

6314 
ušt32_t
 
blockSize
)

6316 
ušt32_t
 
i
 = 0;

6317 
št32_t
 
rOff£t
, 
d¡_’d
;

6321 
rOff£t
 = *
»adOff£t
;

6323 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6326 
i
 = 
blockSize
;

6328 
i
 > 0u)

6331 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6334 
d¡
 +ğ
d¡Inc
;

6336 if(
d¡
 =ğ(
q15_t
 *è
d¡_’d
)

6338 
d¡
 = 
d¡_ba£
;

6342 
rOff£t
 +ğ
bufãrInc
;

6344 if(
rOff£t
 >ğ
L
)

6346 
rOff£t
 -ğ
L
;

6350 
i
--;

6354 *
»adOff£t
 = 
rOff£t
;

6362 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6363 
q7_t
 * 
cœcBufãr
,

6364 
št32_t
 
L
,

6365 
ušt16_t
 * 
wr™eOff£t
,

6366 
št32_t
 
bufãrInc
,

6367 cÚ¡ 
q7_t
 * 
¤c
,

6368 
št32_t
 
¤cInc
,

6369 
ušt32_t
 
blockSize
)

6371 
ušt32_t
 
i
 = 0u;

6372 
št32_t
 
wOff£t
;

6376 
wOff£t
 = *
wr™eOff£t
;

6379 
i
 = 
blockSize
;

6381 
i
 > 0u)

6384 
cœcBufãr
[
wOff£t
] = *
¤c
;

6387 
¤c
 +ğ
¤cInc
;

6390 
wOff£t
 +ğ
bufãrInc
;

6391 if(
wOff£t
 >ğ
L
)

6392 
wOff£t
 -ğ
L
;

6395 
i
--;

6399 *
wr™eOff£t
 = 
wOff£t
;

6407 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6408 
q7_t
 * 
cœcBufãr
,

6409 
št32_t
 
L
,

6410 
št32_t
 * 
»adOff£t
,

6411 
št32_t
 
bufãrInc
,

6412 
q7_t
 * 
d¡
,

6413 
q7_t
 * 
d¡_ba£
,

6414 
št32_t
 
d¡_Ëngth
,

6415 
št32_t
 
d¡Inc
,

6416 
ušt32_t
 
blockSize
)

6418 
ušt32_t
 
i
 = 0;

6419 
št32_t
 
rOff£t
, 
d¡_’d
;

6423 
rOff£t
 = *
»adOff£t
;

6425 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6428 
i
 = 
blockSize
;

6430 
i
 > 0u)

6433 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6436 
d¡
 +ğ
d¡Inc
;

6438 if(
d¡
 =ğ(
q7_t
 *è
d¡_’d
)

6440 
d¡
 = 
d¡_ba£
;

6444 
rOff£t
 +ğ
bufãrInc
;

6446 if(
rOff£t
 >ğ
L
)

6448 
rOff£t
 -ğ
L
;

6452 
i
--;

6456 *
»adOff£t
 = 
rOff£t
;

6468 
¬m_pow”_q31
(

6469 
q31_t
 * 
pSrc
,

6470 
ušt32_t
 
blockSize
,

6471 
q63_t
 * 
pResuÉ
);

6481 
¬m_pow”_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
);

6494 
¬m_pow”_q15
(

6495 
q15_t
 * 
pSrc
,

6496 
ušt32_t
 
blockSize
,

6497 
q63_t
 * 
pResuÉ
);

6507 
¬m_pow”_q7
(

6508 
q7_t
 * 
pSrc
,

6509 
ušt32_t
 
blockSize
,

6510 
q31_t
 * 
pResuÉ
);

6520 
¬m_m—n_q7
(

6521 
q7_t
 * 
pSrc
,

6522 
ušt32_t
 
blockSize
,

6523 
q7_t
 * 
pResuÉ
);

6532 
¬m_m—n_q15
(

6533 
q15_t
 * 
pSrc
,

6534 
ušt32_t
 
blockSize
,

6535 
q15_t
 * 
pResuÉ
);

6544 
¬m_m—n_q31
(

6545 
q31_t
 * 
pSrc
,

6546 
ušt32_t
 
blockSize
,

6547 
q31_t
 * 
pResuÉ
);

6556 
¬m_m—n_f32
(

6557 
æßt32_t
 * 
pSrc
,

6558 
ušt32_t
 
blockSize
,

6559 
æßt32_t
 * 
pResuÉ
);

6569 
¬m_v¬_f32
(

6570 
æßt32_t
 * 
pSrc
,

6571 
ušt32_t
 
blockSize
,

6572 
æßt32_t
 * 
pResuÉ
);

6582 
¬m_v¬_q31
(

6583 
q31_t
 * 
pSrc
,

6584 
ušt32_t
 
blockSize
,

6585 
q31_t
 * 
pResuÉ
);

6595 
¬m_v¬_q15
(

6596 
q15_t
 * 
pSrc
,

6597 
ušt32_t
 
blockSize
,

6598 
q15_t
 * 
pResuÉ
);

6608 
¬m_rms_f32
(

6609 
æßt32_t
 * 
pSrc
,

6610 
ušt32_t
 
blockSize
,

6611 
æßt32_t
 * 
pResuÉ
);

6621 
¬m_rms_q31
(

6622 
q31_t
 * 
pSrc
,

6623 
ušt32_t
 
blockSize
,

6624 
q31_t
 * 
pResuÉ
);

6634 
¬m_rms_q15
(

6635 
q15_t
 * 
pSrc
,

6636 
ušt32_t
 
blockSize
,

6637 
q15_t
 * 
pResuÉ
);

6647 
¬m_¡d_f32
(

6648 
æßt32_t
 * 
pSrc
,

6649 
ušt32_t
 
blockSize
,

6650 
æßt32_t
 * 
pResuÉ
);

6660 
¬m_¡d_q31
(

6661 
q31_t
 * 
pSrc
,

6662 
ušt32_t
 
blockSize
,

6663 
q31_t
 * 
pResuÉ
);

6673 
¬m_¡d_q15
(

6674 
q15_t
 * 
pSrc
,

6675 
ušt32_t
 
blockSize
,

6676 
q15_t
 * 
pResuÉ
);

6686 
¬m_cm¶x_mag_f32
(

6687 
æßt32_t
 * 
pSrc
,

6688 
æßt32_t
 * 
pD¡
,

6689 
ušt32_t
 
numSam¶es
);

6699 
¬m_cm¶x_mag_q31
(

6700 
q31_t
 * 
pSrc
,

6701 
q31_t
 * 
pD¡
,

6702 
ušt32_t
 
numSam¶es
);

6712 
¬m_cm¶x_mag_q15
(

6713 
q15_t
 * 
pSrc
,

6714 
q15_t
 * 
pD¡
,

6715 
ušt32_t
 
numSam¶es
);

6727 
¬m_cm¶x_dÙ_´od_q15
(

6728 
q15_t
 * 
pSrcA
,

6729 
q15_t
 * 
pSrcB
,

6730 
ušt32_t
 
numSam¶es
,

6731 
q31_t
 * 
»®ResuÉ
,

6732 
q31_t
 * 
imagResuÉ
);

6744 
¬m_cm¶x_dÙ_´od_q31
(

6745 
q31_t
 * 
pSrcA
,

6746 
q31_t
 * 
pSrcB
,

6747 
ušt32_t
 
numSam¶es
,

6748 
q63_t
 * 
»®ResuÉ
,

6749 
q63_t
 * 
imagResuÉ
);

6761 
¬m_cm¶x_dÙ_´od_f32
(

6762 
æßt32_t
 * 
pSrcA
,

6763 
æßt32_t
 * 
pSrcB
,

6764 
ušt32_t
 
numSam¶es
,

6765 
æßt32_t
 * 
»®ResuÉ
,

6766 
æßt32_t
 * 
imagResuÉ
);

6777 
¬m_cm¶x_muÉ_»®_q15
(

6778 
q15_t
 * 
pSrcCm¶x
,

6779 
q15_t
 * 
pSrcR—l
,

6780 
q15_t
 * 
pCm¶xD¡
,

6781 
ušt32_t
 
numSam¶es
);

6792 
¬m_cm¶x_muÉ_»®_q31
(

6793 
q31_t
 * 
pSrcCm¶x
,

6794 
q31_t
 * 
pSrcR—l
,

6795 
q31_t
 * 
pCm¶xD¡
,

6796 
ušt32_t
 
numSam¶es
);

6807 
¬m_cm¶x_muÉ_»®_f32
(

6808 
æßt32_t
 * 
pSrcCm¶x
,

6809 
æßt32_t
 * 
pSrcR—l
,

6810 
æßt32_t
 * 
pCm¶xD¡
,

6811 
ušt32_t
 
numSam¶es
);

6822 
¬m_mš_q7
(

6823 
q7_t
 * 
pSrc
,

6824 
ušt32_t
 
blockSize
,

6825 
q7_t
 * 
»suÉ
,

6826 
ušt32_t
 * 
šdex
);

6837 
¬m_mš_q15
(

6838 
q15_t
 * 
pSrc
,

6839 
ušt32_t
 
blockSize
,

6840 
q15_t
 * 
pResuÉ
,

6841 
ušt32_t
 * 
pIndex
);

6851 
¬m_mš_q31
(

6852 
q31_t
 * 
pSrc
,

6853 
ušt32_t
 
blockSize
,

6854 
q31_t
 * 
pResuÉ
,

6855 
ušt32_t
 * 
pIndex
);

6866 
¬m_mš_f32
(

6867 
æßt32_t
 * 
pSrc
,

6868 
ušt32_t
 
blockSize
,

6869 
æßt32_t
 * 
pResuÉ
,

6870 
ušt32_t
 * 
pIndex
);

6881 
¬m_max_q7
(

6882 
q7_t
 * 
pSrc
,

6883 
ušt32_t
 
blockSize
,

6884 
q7_t
 * 
pResuÉ
,

6885 
ušt32_t
 * 
pIndex
);

6896 
¬m_max_q15
(

6897 
q15_t
 * 
pSrc
,

6898 
ušt32_t
 
blockSize
,

6899 
q15_t
 * 
pResuÉ
,

6900 
ušt32_t
 * 
pIndex
);

6911 
¬m_max_q31
(

6912 
q31_t
 * 
pSrc
,

6913 
ušt32_t
 
blockSize
,

6914 
q31_t
 * 
pResuÉ
,

6915 
ušt32_t
 * 
pIndex
);

6926 
¬m_max_f32
(

6927 
æßt32_t
 * 
pSrc
,

6928 
ušt32_t
 
blockSize
,

6929 
æßt32_t
 * 
pResuÉ
,

6930 
ušt32_t
 * 
pIndex
);

6941 
¬m_cm¶x_muÉ_cm¶x_q15
(

6942 
q15_t
 * 
pSrcA
,

6943 
q15_t
 * 
pSrcB
,

6944 
q15_t
 * 
pD¡
,

6945 
ušt32_t
 
numSam¶es
);

6956 
¬m_cm¶x_muÉ_cm¶x_q31
(

6957 
q31_t
 * 
pSrcA
,

6958 
q31_t
 * 
pSrcB
,

6959 
q31_t
 * 
pD¡
,

6960 
ušt32_t
 
numSam¶es
);

6971 
¬m_cm¶x_muÉ_cm¶x_f32
(

6972 
æßt32_t
 * 
pSrcA
,

6973 
æßt32_t
 * 
pSrcB
,

6974 
æßt32_t
 * 
pD¡
,

6975 
ušt32_t
 
numSam¶es
);

6984 
¬m_æßt_to_q31
(

6985 
æßt32_t
 * 
pSrc
,

6986 
q31_t
 * 
pD¡
,

6987 
ušt32_t
 
blockSize
);

6996 
¬m_æßt_to_q15
(

6997 
æßt32_t
 * 
pSrc
,

6998 
q15_t
 * 
pD¡
,

6999 
ušt32_t
 
blockSize
);

7008 
¬m_æßt_to_q7
(

7009 
æßt32_t
 * 
pSrc
,

7010 
q7_t
 * 
pD¡
,

7011 
ušt32_t
 
blockSize
);

7021 
¬m_q31_to_q15
(

7022 
q31_t
 * 
pSrc
,

7023 
q15_t
 * 
pD¡
,

7024 
ušt32_t
 
blockSize
);

7033 
¬m_q31_to_q7
(

7034 
q31_t
 * 
pSrc
,

7035 
q7_t
 * 
pD¡
,

7036 
ušt32_t
 
blockSize
);

7045 
¬m_q15_to_æßt
(

7046 
q15_t
 * 
pSrc
,

7047 
æßt32_t
 * 
pD¡
,

7048 
ušt32_t
 
blockSize
);

7058 
¬m_q15_to_q31
(

7059 
q15_t
 * 
pSrc
,

7060 
q31_t
 * 
pD¡
,

7061 
ušt32_t
 
blockSize
);

7071 
¬m_q15_to_q7
(

7072 
q15_t
 * 
pSrc
,

7073 
q7_t
 * 
pD¡
,

7074 
ušt32_t
 
blockSize
);

7148 
__INLINE
 
æßt32_t
 
¬m_bš—r_š‹½_f32
(

7149 cÚ¡ 
¬m_bš—r_š‹½_š¡ªû_f32
 * 
S
,

7150 
æßt32_t
 
X
,

7151 
æßt32_t
 
Y
)

7153 
æßt32_t
 
out
;

7154 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

7155 
æßt32_t
 *
pD©a
 = 
S
->pData;

7156 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

7157 
æßt32_t
 
xdiff
, 
ydiff
;

7158 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

7160 
xIndex
 = (
št32_t
è
X
;

7161 
yIndex
 = (
št32_t
è
Y
;

7165 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0

7166 || 
yIndex
 > (
S
->
numCŞs
 - 1))

7172 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCŞs
;

7176 
f00
 = 
pD©a
[
šdex
];

7177 
f01
 = 
pD©a
[
šdex
 + 1];

7180 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCŞs
;

7184 
f10
 = 
pD©a
[
šdex
];

7185 
f11
 = 
pD©a
[
šdex
 + 1];

7188 
b1
 = 
f00
;

7189 
b2
 = 
f01
 - 
f00
;

7190 
b3
 = 
f10
 - 
f00
;

7191 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

7194 
xdiff
 = 
X
 - 
xIndex
;

7197 
ydiff
 = 
Y
 - 
yIndex
;

7200 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

7203  (
out
);

7216 
__INLINE
 
q31_t
 
¬m_bš—r_š‹½_q31
(

7217 
¬m_bš—r_š‹½_š¡ªû_q31
 * 
S
,

7218 
q31_t
 
X
,

7219 
q31_t
 
Y
)

7221 
q31_t
 
out
;

7222 
q31_t
 
acc
 = 0;

7223 
q31_t
 
xäaù
, 
yäaù
;

7224 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

7225 
št32_t
 
rI
, 
cI
;

7226 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

7227 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

7233 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7238 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7242 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCŞs
 - 1))

7249 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

7252 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

7253 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

7257 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

7260 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

7261 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

7264 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

7265 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

7268 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

7269 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

7272 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

7273 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

7276 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

7277 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

7280  (
acc
 << 2u);

7292 
__INLINE
 
q15_t
 
¬m_bš—r_š‹½_q15
(

7293 
¬m_bš—r_š‹½_š¡ªû_q15
 * 
S
,

7294 
q31_t
 
X
,

7295 
q31_t
 
Y
)

7297 
q63_t
 
acc
 = 0;

7298 
q31_t
 
out
;

7299 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7300 
q31_t
 
xäaù
, 
yäaù
;

7301 
št32_t
 
rI
, 
cI
;

7302 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

7303 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

7308 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7313 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7317 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCŞs
 - 1))

7324 
xäaù
 = (
X
 & 0x000FFFFF);

7327 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

7328 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

7333 
yäaù
 = (
Y
 & 0x000FFFFF);

7336 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

7337 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

7343 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

7344 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

7347 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

7348 
acc
 +ğ((
q63_t
è
out
 * (
xäaù
));

7351 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

7352 
acc
 +ğ((
q63_t
è
out
 * (
yäaù
));

7355 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

7356 
acc
 +ğ((
q63_t
è
out
 * (
yäaù
));

7360  (
acc
 >> 36);

7372 
__INLINE
 
q7_t
 
¬m_bš—r_š‹½_q7
(

7373 
¬m_bš—r_š‹½_š¡ªû_q7
 * 
S
,

7374 
q31_t
 
X
,

7375 
q31_t
 
Y
)

7377 
q63_t
 
acc
 = 0;

7378 
q31_t
 
out
;

7379 
q31_t
 
xäaù
, 
yäaù
;

7380 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7381 
št32_t
 
rI
, 
cI
;

7382 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

7383 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

7388 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7393 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7397 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCŞs
 - 1))

7404 
xäaù
 = (
X
 & 0x000FFFFF);

7407 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

7408 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

7413 
yäaù
 = (
Y
 & 0x000FFFFF);

7416 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

7417 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

7420 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7421 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7424 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7425 
acc
 +ğ(((
q63_t
è
out
 * (
xäaù
)));

7428 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7429 
acc
 +ğ(((
q63_t
è
out
 * (
yäaù
)));

7432 
out
 = ((
y2
 * (
yäaù
)));

7433 
acc
 +ğ(((
q63_t
è
out
 * (
xäaù
)));

7436  (
acc
 >> 40);

7446 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7447 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7450 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7451 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7454 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7455 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

7458 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7459 
a
 +ğ(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7462 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7463 
a
 -ğ(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7466 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7467 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

7470 #ià
defšed
 ( 
__CC_ARM
 )

7473 #ifdeà
ARM_MATH_CM4


7474 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7475 
_P¿gma
 ("push") \

7476 
_P¿gma
 ("O1")

7478 
	#LOW_OPTIMIZATION_ENTER


	)

7482 #ifdeà
ARM_MATH_CM4


7483 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7484 
_P¿gma
 ("pop")

7486 
	#LOW_OPTIMIZATION_EXIT


	)

7490 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7493 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7495 #–ià
defšed
(
__ICCARM__
)

7498 #ifdeà
ARM_MATH_CM4


7499 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7500 
_P¿gma
 ("optimize=low")

7502 
	#LOW_OPTIMIZATION_ENTER


	)

7506 
	#LOW_OPTIMIZATION_EXIT


	)

7509 #ifdeà
ARM_MATH_CM4


7510 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7511 
_P¿gma
 ("optimize=low")

7513 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7517 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7519 #–ià
defšed
(
__GNUC__
)

7521 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ğ
	`İtimize
("-O1"è))

	)

7523 
	#LOW_OPTIMIZATION_EXIT


	)

7525 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7527 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7529 #–ià
defšed
(
__CSMC__
)

7531 
	#LOW_OPTIMIZATION_ENTER


	)

7532 
	#LOW_OPTIMIZATION_EXIT


	)

7533 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7534 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7536 #–ià
defšed
(
__TASKING__
)

7538 
	#LOW_OPTIMIZATION_ENTER


	)

7539 
	#LOW_OPTIMIZATION_EXIT


	)

7540 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7541 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7546 #ifdef 
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/startup_stm32f410xx.s

46 .
syÁax
 
	gunif›d


47 .
ıu
 
	gcÜ‹x
-
	gm4


48 .
åu
 
	gsoávå


49 .
	gthumb


51 .
glob®
 
	gg_pâVeùÜs


52 .
glob®
 
	gDeçuÉ_HªdËr


56 .
wÜd
 
	g_sid©a


58 .
wÜd
 
	g_sd©a


60 .
wÜd
 
	g_ed©a


62 .
wÜd
 
	g_sbss


64 .
wÜd
 
	g_ebss


76 .
	g£ùiÚ
 .
	g‹xt
.
	gRe£t_HªdËr


77 .
w—k
 
	gRe£t_HªdËr


78 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


79 
	gRe£t_HªdËr
:

80 
ldr
 
¥
, =
_e¡ack


83 
movs
 
r1
, #0

84 
b
 
LoİCİyD©aIn™


86 
	gCİyD©aIn™
:

87 
ldr
 
r3
, =
_sid©a


88 
ldr
 
r3
, [r3, 
r1
]

89 
¡r
 
	gr3
, [
r0
, 
r1
]

90 
adds
 
	gr1
,„1, #4

92 
	gLoİCİyD©aIn™
:

93 
ldr
 
r0
, =
_sd©a


94 
ldr
 
r3
, =
_ed©a


95 
adds
 
r2
, 
	gr0
, 
r1


96 
cmp
 
	gr2
, 
r3


97 
bcc
 
CİyD©aIn™


98 
ldr
 
	gr2
, =
_sbss


99 
b
 
LoİFlZ”obss


101 
FlZ”obss
:

102 
movs
 
r3
, #0

103 
¡r
 
	gr3
, [
r2
], #4

105 
	gLoİFlZ”obss
:

106 
ldr
 
r3
, = 
_ebss


107 
cmp
 
r2
, 
r3


108 
bcc
 
FlZ”obss


111 
bl
 
Sy¡emIn™


113 
bl
 
__libc_š™_¬¿y


115 
bl
 
maš


116 
bx
 
	gÌ


117 .
size
 
	gRe£t_HªdËr
, .-Reset_Handler

126 .
	g£ùiÚ
 .
	g‹xt
.
	gDeçuÉ_HªdËr
,"ax",%
´ogb™s


127 
	gDeçuÉ_HªdËr
:

128 
Infš™e_Loİ
:

129 
b
 
Infš™e_Loİ


130 .
size
 
DeçuÉ_HªdËr
, .-
	gDeçuÉ_HªdËr


138 .
	g£ùiÚ
 .
	gi¤_veùÜ
,"a",%
	g´ogb™s


139 .
ty³
 
	gg_pâVeùÜs
, %
	gobjeù


140 .
size
 
	gg_pâVeùÜs
, .-
g_pâVeùÜs


142 
	gg_pâVeùÜs
:

143 .
wÜd
 
_e¡ack


144 .
wÜd
 
Re£t_HªdËr


145 .
wÜd
 
NMI_HªdËr


146 .
wÜd
 
H¬dFauÉ_HªdËr


147 .
wÜd
 
MemMªage_HªdËr


148 .
wÜd
 
BusFauÉ_HªdËr


149 .
wÜd
 
U§geFauÉ_HªdËr


150 .
wÜd
 0

151 .
wÜd
 0

152 .
wÜd
 0

153 .
wÜd
 0

154 .
wÜd
 
SVC_HªdËr


155 .
wÜd
 
DebugMÚ_HªdËr


156 .
wÜd
 0

157 .
wÜd
 
P’dSV_HªdËr


158 .
wÜd
 
SysTick_HªdËr


161 .
wÜd
 
WWDG_IRQHªdËr


162 .
wÜd
 
PVD_IRQHªdËr


163 .
wÜd
 
TAMP_STAMP_IRQHªdËr


164 .
wÜd
 
RTC_WKUP_IRQHªdËr


165 .
wÜd
 
FLASH_IRQHªdËr


166 .
wÜd
 
RCC_IRQHªdËr


167 .
wÜd
 
EXTI0_IRQHªdËr


168 .
wÜd
 
EXTI1_IRQHªdËr


169 .
wÜd
 
EXTI2_IRQHªdËr


170 .
wÜd
 
EXTI3_IRQHªdËr


171 .
wÜd
 
EXTI4_IRQHªdËr


172 .
wÜd
 
DMA1_SŒ—m0_IRQHªdËr


173 .
wÜd
 
DMA1_SŒ—m1_IRQHªdËr


174 .
wÜd
 
DMA1_SŒ—m2_IRQHªdËr


175 .
wÜd
 
DMA1_SŒ—m3_IRQHªdËr


176 .
wÜd
 
DMA1_SŒ—m4_IRQHªdËr


177 .
wÜd
 
DMA1_SŒ—m5_IRQHªdËr


178 .
wÜd
 
DMA1_SŒ—m6_IRQHªdËr


179 .
wÜd
 
ADC_IRQHªdËr


180 .
wÜd
 0

181 .
wÜd
 0

182 .
wÜd
 0

183 .
wÜd
 0

184 .
wÜd
 
EXTI9_5_IRQHªdËr


185 .
wÜd
 
TIM1_BRK_TIM9_IRQHªdËr


186 .
wÜd
 
TIM1_UP_IRQHªdËr


187 .
wÜd
 
TIM1_TRG_COM_TIM11_IRQHªdËr


188 .
wÜd
 
TIM1_CC_IRQHªdËr


189 .
wÜd
 0

190 .
wÜd
 0

191 .
wÜd
 0

192 .
wÜd
 
I2C1_EV_IRQHªdËr


193 .
wÜd
 
I2C1_ER_IRQHªdËr


194 .
wÜd
 
I2C2_EV_IRQHªdËr


195 .
wÜd
 
I2C2_ER_IRQHªdËr


196 .
wÜd
 
SPI1_IRQHªdËr


197 .
wÜd
 
SPI2_IRQHªdËr


198 .
wÜd
 
USART1_IRQHªdËr


199 .
wÜd
 
USART2_IRQHªdËr


200 .
wÜd
 0

201 .
wÜd
 
EXTI15_10_IRQHªdËr


202 .
wÜd
 
RTC_AÏrm_IRQHªdËr


203 .
wÜd
 0

204 .
wÜd
 0

205 .
wÜd
 0

206 .
wÜd
 0

207 .
wÜd
 0

208 .
wÜd
 
DMA1_SŒ—m7_IRQHªdËr


209 .
wÜd
 0

210 .
wÜd
 0

211 .
wÜd
 
TIM5_IRQHªdËr


212 .
wÜd
 0

213 .
wÜd
 0

214 .
wÜd
 0

215 .
wÜd
 
TIM6_DAC_IRQHªdËr


216 .
wÜd
 0

217 .
wÜd
 
DMA2_SŒ—m0_IRQHªdËr


218 .
wÜd
 
DMA2_SŒ—m1_IRQHªdËr


219 .
wÜd
 
DMA2_SŒ—m2_IRQHªdËr


220 .
wÜd
 
DMA2_SŒ—m3_IRQHªdËr


221 .
wÜd
 
DMA2_SŒ—m4_IRQHªdËr


222 .
wÜd
 0

223 .
wÜd
 0

224 .
wÜd
 0

225 .
wÜd
 0

226 .
wÜd
 0

227 .
wÜd
 0

228 .
wÜd
 0

229 .
wÜd
 
DMA2_SŒ—m5_IRQHªdËr


230 .
wÜd
 
DMA2_SŒ—m6_IRQHªdËr


231 .
wÜd
 
DMA2_SŒ—m7_IRQHªdËr


232 .
wÜd
 
USART6_IRQHªdËr


233 .
wÜd
 0

234 .
wÜd
 0

235 .
wÜd
 0

236 .
wÜd
 0

237 .
wÜd
 0

238 .
wÜd
 0

239 .
wÜd
 0

240 .
wÜd
 0

241 .
wÜd
 
RNG_IRQHªdËr


242 .
wÜd
 
FPU_IRQHªdËr


243 .
wÜd
 0

244 .
wÜd
 0

245 .
wÜd
 0

246 .
wÜd
 
SPI5_IRQHªdËr


247 .
wÜd
 0

248 .
wÜd
 0

249 .
wÜd
 0

250 .
wÜd
 0

251 .
wÜd
 0

252 .
wÜd
 0

253 .
wÜd
 0

254 .
wÜd
 0

255 .
wÜd
 0

256 .
wÜd
 
FMPI2C1_EV_IRQHªdËr


257 .
wÜd
 
FMPI2C1_ER_IRQHªdËr


258 .
wÜd
 
LPTIM1_IRQHªdËr


267 .
w—k
 
NMI_HªdËr


268 .
thumb_£t
 
NMI_HªdËr
,
	gDeçuÉ_HªdËr


270 .
w—k
 
	gH¬dFauÉ_HªdËr


271 .
thumb_£t
 
	gH¬dFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


273 .
w—k
 
	gMemMªage_HªdËr


274 .
thumb_£t
 
	gMemMªage_HªdËr
,
	gDeçuÉ_HªdËr


276 .
w—k
 
	gBusFauÉ_HªdËr


277 .
thumb_£t
 
	gBusFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


279 .
w—k
 
	gU§geFauÉ_HªdËr


280 .
thumb_£t
 
	gU§geFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


282 .
w—k
 
	gSVC_HªdËr


283 .
thumb_£t
 
	gSVC_HªdËr
,
	gDeçuÉ_HªdËr


285 .
w—k
 
	gDebugMÚ_HªdËr


286 .
thumb_£t
 
	gDebugMÚ_HªdËr
,
	gDeçuÉ_HªdËr


288 .
w—k
 
	gP’dSV_HªdËr


289 .
thumb_£t
 
	gP’dSV_HªdËr
,
	gDeçuÉ_HªdËr


291 .
w—k
 
	gSysTick_HªdËr


292 .
thumb_£t
 
	gSysTick_HªdËr
,
	gDeçuÉ_HªdËr


294 .
w—k
 
	gWWDG_IRQHªdËr


295 .
thumb_£t
 
	gWWDG_IRQHªdËr
,
	gDeçuÉ_HªdËr


297 .
w—k
 
	gPVD_IRQHªdËr


298 .
thumb_£t
 
	gPVD_IRQHªdËr
,
	gDeçuÉ_HªdËr


300 .
w—k
 
	gTAMP_STAMP_IRQHªdËr


301 .
thumb_£t
 
	gTAMP_STAMP_IRQHªdËr
,
	gDeçuÉ_HªdËr


303 .
w—k
 
	gRTC_WKUP_IRQHªdËr


304 .
thumb_£t
 
	gRTC_WKUP_IRQHªdËr
,
	gDeçuÉ_HªdËr


306 .
w—k
 
	gFLASH_IRQHªdËr


307 .
thumb_£t
 
	gFLASH_IRQHªdËr
,
	gDeçuÉ_HªdËr


309 .
w—k
 
	gRCC_IRQHªdËr


310 .
thumb_£t
 
	gRCC_IRQHªdËr
,
	gDeçuÉ_HªdËr


312 .
w—k
 
	gEXTI0_IRQHªdËr


313 .
thumb_£t
 
	gEXTI0_IRQHªdËr
,
	gDeçuÉ_HªdËr


315 .
w—k
 
	gEXTI1_IRQHªdËr


316 .
thumb_£t
 
	gEXTI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


318 .
w—k
 
	gEXTI2_IRQHªdËr


319 .
thumb_£t
 
	gEXTI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


321 .
w—k
 
	gEXTI3_IRQHªdËr


322 .
thumb_£t
 
	gEXTI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


324 .
w—k
 
	gEXTI4_IRQHªdËr


325 .
thumb_£t
 
	gEXTI4_IRQHªdËr
,
	gDeçuÉ_HªdËr


327 .
w—k
 
	gDMA1_SŒ—m0_IRQHªdËr


328 .
thumb_£t
 
	gDMA1_SŒ—m0_IRQHªdËr
,
	gDeçuÉ_HªdËr


330 .
w—k
 
	gDMA1_SŒ—m1_IRQHªdËr


331 .
thumb_£t
 
	gDMA1_SŒ—m1_IRQHªdËr
,
	gDeçuÉ_HªdËr


333 .
w—k
 
	gDMA1_SŒ—m2_IRQHªdËr


334 .
thumb_£t
 
	gDMA1_SŒ—m2_IRQHªdËr
,
	gDeçuÉ_HªdËr


336 .
w—k
 
	gDMA1_SŒ—m3_IRQHªdËr


337 .
thumb_£t
 
	gDMA1_SŒ—m3_IRQHªdËr
,
	gDeçuÉ_HªdËr


339 .
w—k
 
	gDMA1_SŒ—m4_IRQHªdËr


340 .
thumb_£t
 
	gDMA1_SŒ—m4_IRQHªdËr
,
	gDeçuÉ_HªdËr


342 .
w—k
 
	gDMA1_SŒ—m5_IRQHªdËr


343 .
thumb_£t
 
	gDMA1_SŒ—m5_IRQHªdËr
,
	gDeçuÉ_HªdËr


345 .
w—k
 
	gDMA1_SŒ—m6_IRQHªdËr


346 .
thumb_£t
 
	gDMA1_SŒ—m6_IRQHªdËr
,
	gDeçuÉ_HªdËr


348 .
w—k
 
	gADC_IRQHªdËr


349 .
thumb_£t
 
	gADC_IRQHªdËr
,
	gDeçuÉ_HªdËr


351 .
w—k
 
	gEXTI9_5_IRQHªdËr


352 .
thumb_£t
 
	gEXTI9_5_IRQHªdËr
,
	gDeçuÉ_HªdËr


354 .
w—k
 
	gTIM1_BRK_TIM9_IRQHªdËr


355 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQHªdËr
,
	gDeçuÉ_HªdËr


357 .
w—k
 
	gTIM1_UP_IRQHªdËr


358 .
thumb_£t
 
	gTIM1_UP_IRQHªdËr
,
	gDeçuÉ_HªdËr


360 .
w—k
 
	gTIM1_TRG_COM_TIM11_IRQHªdËr


361 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQHªdËr
,
	gDeçuÉ_HªdËr


363 .
w—k
 
	gTIM1_CC_IRQHªdËr


364 .
thumb_£t
 
	gTIM1_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


366 .
w—k
 
	gI2C1_EV_IRQHªdËr


367 .
thumb_£t
 
	gI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


369 .
w—k
 
	gI2C1_ER_IRQHªdËr


370 .
thumb_£t
 
	gI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


372 .
w—k
 
	gI2C2_EV_IRQHªdËr


373 .
thumb_£t
 
	gI2C2_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


375 .
w—k
 
	gI2C2_ER_IRQHªdËr


376 .
thumb_£t
 
	gI2C2_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


378 .
w—k
 
	gSPI1_IRQHªdËr


379 .
thumb_£t
 
	gSPI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


381 .
w—k
 
	gSPI2_IRQHªdËr


382 .
thumb_£t
 
	gSPI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


384 .
w—k
 
	gUSART1_IRQHªdËr


385 .
thumb_£t
 
	gUSART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


387 .
w—k
 
	gUSART2_IRQHªdËr


388 .
thumb_£t
 
	gUSART2_IRQHªdËr
,
	gDeçuÉ_HªdËr


390 .
w—k
 
	gEXTI15_10_IRQHªdËr


391 .
thumb_£t
 
	gEXTI15_10_IRQHªdËr
,
	gDeçuÉ_HªdËr


393 .
w—k
 
	gRTC_AÏrm_IRQHªdËr


394 .
thumb_£t
 
	gRTC_AÏrm_IRQHªdËr
,
	gDeçuÉ_HªdËr


396 .
w—k
 
	gDMA1_SŒ—m7_IRQHªdËr


397 .
thumb_£t
 
	gDMA1_SŒ—m7_IRQHªdËr
,
	gDeçuÉ_HªdËr


399 .
w—k
 
	gTIM5_IRQHªdËr


400 .
thumb_£t
 
	gTIM5_IRQHªdËr
,
	gDeçuÉ_HªdËr


402 .
w—k
 
	gTIM6_DAC_IRQHªdËr


403 .
thumb_£t
 
	gTIM6_DAC_IRQHªdËr
,
	gDeçuÉ_HªdËr


405 .
w—k
 
	gDMA2_SŒ—m0_IRQHªdËr


406 .
thumb_£t
 
	gDMA2_SŒ—m0_IRQHªdËr
,
	gDeçuÉ_HªdËr


408 .
w—k
 
	gDMA2_SŒ—m1_IRQHªdËr


409 .
thumb_£t
 
	gDMA2_SŒ—m1_IRQHªdËr
,
	gDeçuÉ_HªdËr


411 .
w—k
 
	gDMA2_SŒ—m2_IRQHªdËr


412 .
thumb_£t
 
	gDMA2_SŒ—m2_IRQHªdËr
,
	gDeçuÉ_HªdËr


414 .
w—k
 
	gDMA2_SŒ—m3_IRQHªdËr


415 .
thumb_£t
 
	gDMA2_SŒ—m3_IRQHªdËr
,
	gDeçuÉ_HªdËr


417 .
w—k
 
	gDMA2_SŒ—m4_IRQHªdËr


418 .
thumb_£t
 
	gDMA2_SŒ—m4_IRQHªdËr
,
	gDeçuÉ_HªdËr


420 .
w—k
 
	gDMA2_SŒ—m5_IRQHªdËr


421 .
thumb_£t
 
	gDMA2_SŒ—m5_IRQHªdËr
,
	gDeçuÉ_HªdËr


423 .
w—k
 
	gDMA2_SŒ—m6_IRQHªdËr


424 .
thumb_£t
 
	gDMA2_SŒ—m6_IRQHªdËr
,
	gDeçuÉ_HªdËr


426 .
w—k
 
	gDMA2_SŒ—m7_IRQHªdËr


427 .
thumb_£t
 
	gDMA2_SŒ—m7_IRQHªdËr
,
	gDeçuÉ_HªdËr


429 .
w—k
 
	gUSART6_IRQHªdËr


430 .
thumb_£t
 
	gUSART6_IRQHªdËr
,
	gDeçuÉ_HªdËr


432 .
w—k
 
	gRNG_IRQHªdËr


433 .
thumb_£t
 
	gRNG_IRQHªdËr
,
	gDeçuÉ_HªdËr


435 .
w—k
 
	gFPU_IRQHªdËr


436 .
thumb_£t
 
	gFPU_IRQHªdËr
,
	gDeçuÉ_HªdËr


438 .
w—k
 
	gSPI5_IRQHªdËr


439 .
thumb_£t
 
	gSPI5_IRQHªdËr
,
	gDeçuÉ_HªdËr


441 .
w—k
 
	gFMPI2C1_EV_IRQHªdËr


442 .
thumb_£t
 
	gFMPI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


444 .
w—k
 
	gFMPI2C1_ER_IRQHªdËr


445 .
thumb_£t
 
	gFMPI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


447 .
w—k
 
	gLPTIM1_IRQHªdËr


448 .
thumb_£t
 
	gLPTIM1_IRQHªdËr
,
	gDeçuÉ_HªdËr


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/stm32f4xx.h

53 #iâdeà
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifdeà
__ılu¥lus


73 
	#as£¹_·¿m
(
ex´
è(()0)

	)

78 #ià!
defšed
(
STM32F40_41xxx
è&& !defšed(
STM32F427_437xx
è&& !defšed(
STM32F429_439xx
è&& !defšed(
STM32F401xx
è&& !defšed(
STM32F410xx
) && \

79 !
defšed
(
STM32F411xE
è&& !defšed(
STM32F412xG
è&& !defšed(
STM32F413_423xx
è&& !defšed(
STM32F446xx
è&& !defšed(
STM32F469_479xx
)

117 #ifdeà
STM32F40XX


118 
	#STM32F40_41xxx


	)

122 #ifdeà
STM32F427X


123 
	#STM32F427_437xx


	)

130 #ià!
defšed
(
STM32F40_41xxx
è&& !defšed(
STM32F427_437xx
è&& !defšed(
STM32F429_439xx
è&& !defšed(
STM32F401xx
è&& !defšed(
STM32F410xx
) && \

131 !
defšed
(
STM32F411xE
è&& !defšed(
STM32F412xG
è&& !defšed(
STM32F413_423xx
è&& !defšed(
STM32F446xx
è&& !defšed(
STM32F469_479xx
)

135 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

151 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
) || \

152 
defšed
(
STM32F410xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

153 #ià!
defšed
 (
HSE_VALUE
)

154 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

156 #–ià
defšed
 (
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

157 #ià!
defšed
 (
HSE_VALUE
)

158 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

165 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

166 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x05000è

	)

169 #ià!
defšed
 (
HSI_VALUE
)

170 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

176 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01è

	)

177 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08è

	)

178 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00è

	)

179 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00è

	)

180 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

181 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

182 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

183 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

196 
	#__CM4_REV
 0x0001

	)

197 
	#__MPU_PRESENT
 1

	)

198 
	#__NVIC_PRIO_BITS
 4

	)

199 
	#__V’dÜ_SysTickCÚfig
 0

	)

200 
	#__FPU_PRESENT
 1

	)

206 
	eIRQn


209 
NÚMaskabËIÁ_IRQn
 = -14,

210 
MemÜyMªagem’t_IRQn
 = -12,

211 
BusFauÉ_IRQn
 = -11,

212 
U§geFauÉ_IRQn
 = -10,

213 
SVC®l_IRQn
 = -5,

214 
DebugMÚ™Ü_IRQn
 = -4,

215 
P’dSV_IRQn
 = -2,

216 
SysTick_IRQn
 = -1,

218 
WWDG_IRQn
 = 0,

219 
PVD_IRQn
 = 1,

220 
TAMP_STAMP_IRQn
 = 2,

221 
RTC_WKUP_IRQn
 = 3,

222 
FLASH_IRQn
 = 4,

223 
RCC_IRQn
 = 5,

224 
EXTI0_IRQn
 = 6,

225 
EXTI1_IRQn
 = 7,

226 
EXTI2_IRQn
 = 8,

227 
EXTI3_IRQn
 = 9,

228 
EXTI4_IRQn
 = 10,

229 
DMA1_SŒ—m0_IRQn
 = 11,

230 
DMA1_SŒ—m1_IRQn
 = 12,

231 
DMA1_SŒ—m2_IRQn
 = 13,

232 
DMA1_SŒ—m3_IRQn
 = 14,

233 
DMA1_SŒ—m4_IRQn
 = 15,

234 
DMA1_SŒ—m5_IRQn
 = 16,

235 
DMA1_SŒ—m6_IRQn
 = 17,

236 
ADC_IRQn
 = 18,

238 #ià
defšed
(
STM32F40_41xxx
)

239 
CAN1_TX_IRQn
 = 19,

240 
CAN1_RX0_IRQn
 = 20,

241 
CAN1_RX1_IRQn
 = 21,

242 
CAN1_SCE_IRQn
 = 22,

243 
EXTI9_5_IRQn
 = 23,

244 
TIM1_BRK_TIM9_IRQn
 = 24,

245 
TIM1_UP_TIM10_IRQn
 = 25,

246 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

247 
TIM1_CC_IRQn
 = 27,

248 
TIM2_IRQn
 = 28,

249 
TIM3_IRQn
 = 29,

250 
TIM4_IRQn
 = 30,

251 
I2C1_EV_IRQn
 = 31,

252 
I2C1_ER_IRQn
 = 32,

253 
I2C2_EV_IRQn
 = 33,

254 
I2C2_ER_IRQn
 = 34,

255 
SPI1_IRQn
 = 35,

256 
SPI2_IRQn
 = 36,

257 
USART1_IRQn
 = 37,

258 
USART2_IRQn
 = 38,

259 
USART3_IRQn
 = 39,

260 
EXTI15_10_IRQn
 = 40,

261 
RTC_AÏrm_IRQn
 = 41,

262 
OTG_FS_WKUP_IRQn
 = 42,

263 
TIM8_BRK_TIM12_IRQn
 = 43,

264 
TIM8_UP_TIM13_IRQn
 = 44,

265 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

266 
TIM8_CC_IRQn
 = 46,

267 
DMA1_SŒ—m7_IRQn
 = 47,

268 
FSMC_IRQn
 = 48,

269 
SDIO_IRQn
 = 49,

270 
TIM5_IRQn
 = 50,

271 
SPI3_IRQn
 = 51,

272 
UART4_IRQn
 = 52,

273 
UART5_IRQn
 = 53,

274 
TIM6_DAC_IRQn
 = 54,

275 
TIM7_IRQn
 = 55,

276 
DMA2_SŒ—m0_IRQn
 = 56,

277 
DMA2_SŒ—m1_IRQn
 = 57,

278 
DMA2_SŒ—m2_IRQn
 = 58,

279 
DMA2_SŒ—m3_IRQn
 = 59,

280 
DMA2_SŒ—m4_IRQn
 = 60,

281 
ETH_IRQn
 = 61,

282 
ETH_WKUP_IRQn
 = 62,

283 
CAN2_TX_IRQn
 = 63,

284 
CAN2_RX0_IRQn
 = 64,

285 
CAN2_RX1_IRQn
 = 65,

286 
CAN2_SCE_IRQn
 = 66,

287 
OTG_FS_IRQn
 = 67,

288 
DMA2_SŒ—m5_IRQn
 = 68,

289 
DMA2_SŒ—m6_IRQn
 = 69,

290 
DMA2_SŒ—m7_IRQn
 = 70,

291 
USART6_IRQn
 = 71,

292 
I2C3_EV_IRQn
 = 72,

293 
I2C3_ER_IRQn
 = 73,

294 
OTG_HS_EP1_OUT_IRQn
 = 74,

295 
OTG_HS_EP1_IN_IRQn
 = 75,

296 
OTG_HS_WKUP_IRQn
 = 76,

297 
OTG_HS_IRQn
 = 77,

298 
DCMI_IRQn
 = 78,

299 
CRYP_IRQn
 = 79,

300 
HASH_RNG_IRQn
 = 80,

301 
FPU_IRQn
 = 81

304 #ià
defšed
(
STM32F427_437xx
)

305 
CAN1_TX_IRQn
 = 19,

306 
CAN1_RX0_IRQn
 = 20,

307 
CAN1_RX1_IRQn
 = 21,

308 
CAN1_SCE_IRQn
 = 22,

309 
EXTI9_5_IRQn
 = 23,

310 
TIM1_BRK_TIM9_IRQn
 = 24,

311 
TIM1_UP_TIM10_IRQn
 = 25,

312 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

313 
TIM1_CC_IRQn
 = 27,

314 
TIM2_IRQn
 = 28,

315 
TIM3_IRQn
 = 29,

316 
TIM4_IRQn
 = 30,

317 
I2C1_EV_IRQn
 = 31,

318 
I2C1_ER_IRQn
 = 32,

319 
I2C2_EV_IRQn
 = 33,

320 
I2C2_ER_IRQn
 = 34,

321 
SPI1_IRQn
 = 35,

322 
SPI2_IRQn
 = 36,

323 
USART1_IRQn
 = 37,

324 
USART2_IRQn
 = 38,

325 
USART3_IRQn
 = 39,

326 
EXTI15_10_IRQn
 = 40,

327 
RTC_AÏrm_IRQn
 = 41,

328 
OTG_FS_WKUP_IRQn
 = 42,

329 
TIM8_BRK_TIM12_IRQn
 = 43,

330 
TIM8_UP_TIM13_IRQn
 = 44,

331 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

332 
TIM8_CC_IRQn
 = 46,

333 
DMA1_SŒ—m7_IRQn
 = 47,

334 
FMC_IRQn
 = 48,

335 
SDIO_IRQn
 = 49,

336 
TIM5_IRQn
 = 50,

337 
SPI3_IRQn
 = 51,

338 
UART4_IRQn
 = 52,

339 
UART5_IRQn
 = 53,

340 
TIM6_DAC_IRQn
 = 54,

341 
TIM7_IRQn
 = 55,

342 
DMA2_SŒ—m0_IRQn
 = 56,

343 
DMA2_SŒ—m1_IRQn
 = 57,

344 
DMA2_SŒ—m2_IRQn
 = 58,

345 
DMA2_SŒ—m3_IRQn
 = 59,

346 
DMA2_SŒ—m4_IRQn
 = 60,

347 
ETH_IRQn
 = 61,

348 
ETH_WKUP_IRQn
 = 62,

349 
CAN2_TX_IRQn
 = 63,

350 
CAN2_RX0_IRQn
 = 64,

351 
CAN2_RX1_IRQn
 = 65,

352 
CAN2_SCE_IRQn
 = 66,

353 
OTG_FS_IRQn
 = 67,

354 
DMA2_SŒ—m5_IRQn
 = 68,

355 
DMA2_SŒ—m6_IRQn
 = 69,

356 
DMA2_SŒ—m7_IRQn
 = 70,

357 
USART6_IRQn
 = 71,

358 
I2C3_EV_IRQn
 = 72,

359 
I2C3_ER_IRQn
 = 73,

360 
OTG_HS_EP1_OUT_IRQn
 = 74,

361 
OTG_HS_EP1_IN_IRQn
 = 75,

362 
OTG_HS_WKUP_IRQn
 = 76,

363 
OTG_HS_IRQn
 = 77,

364 
DCMI_IRQn
 = 78,

365 
CRYP_IRQn
 = 79,

366 
HASH_RNG_IRQn
 = 80,

367 
FPU_IRQn
 = 81,

368 
UART7_IRQn
 = 82,

369 
UART8_IRQn
 = 83,

370 
SPI4_IRQn
 = 84,

371 
SPI5_IRQn
 = 85,

372 
SPI6_IRQn
 = 86,

373 
SAI1_IRQn
 = 87,

374 
DMA2D_IRQn
 = 90

377 #ià
defšed
(
STM32F429_439xx
)

378 
CAN1_TX_IRQn
 = 19,

379 
CAN1_RX0_IRQn
 = 20,

380 
CAN1_RX1_IRQn
 = 21,

381 
CAN1_SCE_IRQn
 = 22,

382 
EXTI9_5_IRQn
 = 23,

383 
TIM1_BRK_TIM9_IRQn
 = 24,

384 
TIM1_UP_TIM10_IRQn
 = 25,

385 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

386 
TIM1_CC_IRQn
 = 27,

387 
TIM2_IRQn
 = 28,

388 
TIM3_IRQn
 = 29,

389 
TIM4_IRQn
 = 30,

390 
I2C1_EV_IRQn
 = 31,

391 
I2C1_ER_IRQn
 = 32,

392 
I2C2_EV_IRQn
 = 33,

393 
I2C2_ER_IRQn
 = 34,

394 
SPI1_IRQn
 = 35,

395 
SPI2_IRQn
 = 36,

396 
USART1_IRQn
 = 37,

397 
USART2_IRQn
 = 38,

398 
USART3_IRQn
 = 39,

399 
EXTI15_10_IRQn
 = 40,

400 
RTC_AÏrm_IRQn
 = 41,

401 
OTG_FS_WKUP_IRQn
 = 42,

402 
TIM8_BRK_TIM12_IRQn
 = 43,

403 
TIM8_UP_TIM13_IRQn
 = 44,

404 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

405 
TIM8_CC_IRQn
 = 46,

406 
DMA1_SŒ—m7_IRQn
 = 47,

407 
FMC_IRQn
 = 48,

408 
SDIO_IRQn
 = 49,

409 
TIM5_IRQn
 = 50,

410 
SPI3_IRQn
 = 51,

411 
UART4_IRQn
 = 52,

412 
UART5_IRQn
 = 53,

413 
TIM6_DAC_IRQn
 = 54,

414 
TIM7_IRQn
 = 55,

415 
DMA2_SŒ—m0_IRQn
 = 56,

416 
DMA2_SŒ—m1_IRQn
 = 57,

417 
DMA2_SŒ—m2_IRQn
 = 58,

418 
DMA2_SŒ—m3_IRQn
 = 59,

419 
DMA2_SŒ—m4_IRQn
 = 60,

420 
ETH_IRQn
 = 61,

421 
ETH_WKUP_IRQn
 = 62,

422 
CAN2_TX_IRQn
 = 63,

423 
CAN2_RX0_IRQn
 = 64,

424 
CAN2_RX1_IRQn
 = 65,

425 
CAN2_SCE_IRQn
 = 66,

426 
OTG_FS_IRQn
 = 67,

427 
DMA2_SŒ—m5_IRQn
 = 68,

428 
DMA2_SŒ—m6_IRQn
 = 69,

429 
DMA2_SŒ—m7_IRQn
 = 70,

430 
USART6_IRQn
 = 71,

431 
I2C3_EV_IRQn
 = 72,

432 
I2C3_ER_IRQn
 = 73,

433 
OTG_HS_EP1_OUT_IRQn
 = 74,

434 
OTG_HS_EP1_IN_IRQn
 = 75,

435 
OTG_HS_WKUP_IRQn
 = 76,

436 
OTG_HS_IRQn
 = 77,

437 
DCMI_IRQn
 = 78,

438 
CRYP_IRQn
 = 79,

439 
HASH_RNG_IRQn
 = 80,

440 
FPU_IRQn
 = 81,

441 
UART7_IRQn
 = 82,

442 
UART8_IRQn
 = 83,

443 
SPI4_IRQn
 = 84,

444 
SPI5_IRQn
 = 85,

445 
SPI6_IRQn
 = 86,

446 
SAI1_IRQn
 = 87,

447 
LTDC_IRQn
 = 88,

448 
LTDC_ER_IRQn
 = 89,

449 
DMA2D_IRQn
 = 90

452 #ià
defšed
(
STM32F410xx
)

453 
EXTI9_5_IRQn
 = 23,

454 
TIM1_BRK_TIM9_IRQn
 = 24,

455 
TIM1_UP_IRQn
 = 25,

456 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

457 
TIM1_CC_IRQn
 = 27,

458 
I2C1_EV_IRQn
 = 31,

459 
I2C1_ER_IRQn
 = 32,

460 
I2C2_EV_IRQn
 = 33,

461 
I2C2_ER_IRQn
 = 34,

462 
SPI1_IRQn
 = 35,

463 
SPI2_IRQn
 = 36,

464 
USART1_IRQn
 = 37,

465 
USART2_IRQn
 = 38,

466 
EXTI15_10_IRQn
 = 40,

467 
RTC_AÏrm_IRQn
 = 41,

468 
DMA1_SŒ—m7_IRQn
 = 47,

469 
TIM5_IRQn
 = 50,

470 
TIM6_DAC_IRQn
 = 54,

471 
DMA2_SŒ—m0_IRQn
 = 56,

472 
DMA2_SŒ—m1_IRQn
 = 57,

473 
DMA2_SŒ—m2_IRQn
 = 58,

474 
DMA2_SŒ—m3_IRQn
 = 59,

475 
DMA2_SŒ—m4_IRQn
 = 60,

476 
DMA2_SŒ—m5_IRQn
 = 68,

477 
DMA2_SŒ—m6_IRQn
 = 69,

478 
DMA2_SŒ—m7_IRQn
 = 70,

479 
USART6_IRQn
 = 71,

480 
RNG_IRQn
 = 80,

481 
FPU_IRQn
 = 81,

482 
SPI5_IRQn
 = 85,

483 
FMPI2C1_EV_IRQn
 = 95,

484 
FMPI2C1_ER_IRQn
 = 96,

485 
LPTIM1_IRQn
 = 97

488 #ià
defšed
(
STM32F401xx
è|| defšed(
STM32F411xE
)

489 
EXTI9_5_IRQn
 = 23,

490 
TIM1_BRK_TIM9_IRQn
 = 24,

491 
TIM1_UP_TIM10_IRQn
 = 25,

492 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

493 
TIM1_CC_IRQn
 = 27,

494 
TIM2_IRQn
 = 28,

495 
TIM3_IRQn
 = 29,

496 
TIM4_IRQn
 = 30,

497 
I2C1_EV_IRQn
 = 31,

498 
I2C1_ER_IRQn
 = 32,

499 
I2C2_EV_IRQn
 = 33,

500 
I2C2_ER_IRQn
 = 34,

501 
SPI1_IRQn
 = 35,

502 
SPI2_IRQn
 = 36,

503 
USART1_IRQn
 = 37,

504 
USART2_IRQn
 = 38,

505 
EXTI15_10_IRQn
 = 40,

506 
RTC_AÏrm_IRQn
 = 41,

507 
OTG_FS_WKUP_IRQn
 = 42,

508 
DMA1_SŒ—m7_IRQn
 = 47,

509 
SDIO_IRQn
 = 49,

510 
TIM5_IRQn
 = 50,

511 
SPI3_IRQn
 = 51,

512 
DMA2_SŒ—m0_IRQn
 = 56,

513 
DMA2_SŒ—m1_IRQn
 = 57,

514 
DMA2_SŒ—m2_IRQn
 = 58,

515 
DMA2_SŒ—m3_IRQn
 = 59,

516 
DMA2_SŒ—m4_IRQn
 = 60,

517 
OTG_FS_IRQn
 = 67,

518 
DMA2_SŒ—m5_IRQn
 = 68,

519 
DMA2_SŒ—m6_IRQn
 = 69,

520 
DMA2_SŒ—m7_IRQn
 = 70,

521 
USART6_IRQn
 = 71,

522 
I2C3_EV_IRQn
 = 72,

523 
I2C3_ER_IRQn
 = 73,

524 
FPU_IRQn
 = 81,

525 #ià
defšed
(
STM32F401xx
)

526 
SPI4_IRQn
 = 84

528 #ià
defšed
(
STM32F411xE
)

529 
SPI4_IRQn
 = 84,

530 
SPI5_IRQn
 = 85

534 #ià
defšed
(
STM32F469_479xx
)

535 
CAN1_TX_IRQn
 = 19,

536 
CAN1_RX0_IRQn
 = 20,

537 
CAN1_RX1_IRQn
 = 21,

538 
CAN1_SCE_IRQn
 = 22,

539 
EXTI9_5_IRQn
 = 23,

540 
TIM1_BRK_TIM9_IRQn
 = 24,

541 
TIM1_UP_TIM10_IRQn
 = 25,

542 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

543 
TIM1_CC_IRQn
 = 27,

544 
TIM2_IRQn
 = 28,

545 
TIM3_IRQn
 = 29,

546 
TIM4_IRQn
 = 30,

547 
I2C1_EV_IRQn
 = 31,

548 
I2C1_ER_IRQn
 = 32,

549 
I2C2_EV_IRQn
 = 33,

550 
I2C2_ER_IRQn
 = 34,

551 
SPI1_IRQn
 = 35,

552 
SPI2_IRQn
 = 36,

553 
USART1_IRQn
 = 37,

554 
USART2_IRQn
 = 38,

555 
USART3_IRQn
 = 39,

556 
EXTI15_10_IRQn
 = 40,

557 
RTC_AÏrm_IRQn
 = 41,

558 
OTG_FS_WKUP_IRQn
 = 42,

559 
TIM8_BRK_TIM12_IRQn
 = 43,

560 
TIM8_UP_TIM13_IRQn
 = 44,

561 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

562 
TIM8_CC_IRQn
 = 46,

563 
DMA1_SŒ—m7_IRQn
 = 47,

564 
FMC_IRQn
 = 48,

565 
SDIO_IRQn
 = 49,

566 
TIM5_IRQn
 = 50,

567 
SPI3_IRQn
 = 51,

568 
UART4_IRQn
 = 52,

569 
UART5_IRQn
 = 53,

570 
TIM6_DAC_IRQn
 = 54,

571 
TIM7_IRQn
 = 55,

572 
DMA2_SŒ—m0_IRQn
 = 56,

573 
DMA2_SŒ—m1_IRQn
 = 57,

574 
DMA2_SŒ—m2_IRQn
 = 58,

575 
DMA2_SŒ—m3_IRQn
 = 59,

576 
DMA2_SŒ—m4_IRQn
 = 60,

577 
ETH_IRQn
 = 61,

578 
ETH_WKUP_IRQn
 = 62,

579 
CAN2_TX_IRQn
 = 63,

580 
CAN2_RX0_IRQn
 = 64,

581 
CAN2_RX1_IRQn
 = 65,

582 
CAN2_SCE_IRQn
 = 66,

583 
OTG_FS_IRQn
 = 67,

584 
DMA2_SŒ—m5_IRQn
 = 68,

585 
DMA2_SŒ—m6_IRQn
 = 69,

586 
DMA2_SŒ—m7_IRQn
 = 70,

587 
USART6_IRQn
 = 71,

588 
I2C3_EV_IRQn
 = 72,

589 
I2C3_ER_IRQn
 = 73,

590 
OTG_HS_EP1_OUT_IRQn
 = 74,

591 
OTG_HS_EP1_IN_IRQn
 = 75,

592 
OTG_HS_WKUP_IRQn
 = 76,

593 
OTG_HS_IRQn
 = 77,

594 
DCMI_IRQn
 = 78,

595 
CRYP_IRQn
 = 79,

596 
HASH_RNG_IRQn
 = 80,

597 
FPU_IRQn
 = 81,

598 
UART7_IRQn
 = 82,

599 
UART8_IRQn
 = 83,

600 
SPI4_IRQn
 = 84,

601 
SPI5_IRQn
 = 85,

602 
SPI6_IRQn
 = 86,

603 
SAI1_IRQn
 = 87,

604 
LTDC_IRQn
 = 88,

605 
LTDC_ER_IRQn
 = 89,

606 
DMA2D_IRQn
 = 90,

607 
QUADSPI_IRQn
 = 91,

608 
DSI_IRQn
 = 92

611 #ià
defšed
(
STM32F446xx
)

612 
CAN1_TX_IRQn
 = 19,

613 
CAN1_RX0_IRQn
 = 20,

614 
CAN1_RX1_IRQn
 = 21,

615 
CAN1_SCE_IRQn
 = 22,

616 
EXTI9_5_IRQn
 = 23,

617 
TIM1_BRK_TIM9_IRQn
 = 24,

618 
TIM1_UP_TIM10_IRQn
 = 25,

619 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

620 
TIM1_CC_IRQn
 = 27,

621 
TIM2_IRQn
 = 28,

622 
TIM3_IRQn
 = 29,

623 
TIM4_IRQn
 = 30,

624 
I2C1_EV_IRQn
 = 31,

625 
I2C1_ER_IRQn
 = 32,

626 
I2C2_EV_IRQn
 = 33,

627 
I2C2_ER_IRQn
 = 34,

628 
SPI1_IRQn
 = 35,

629 
SPI2_IRQn
 = 36,

630 
USART1_IRQn
 = 37,

631 
USART2_IRQn
 = 38,

632 
USART3_IRQn
 = 39,

633 
EXTI15_10_IRQn
 = 40,

634 
RTC_AÏrm_IRQn
 = 41,

635 
OTG_FS_WKUP_IRQn
 = 42,

636 
TIM8_BRK_IRQn
 = 43,

637 
TIM8_BRK_TIM12_IRQn
 = 43,

638 
TIM8_UP_TIM13_IRQn
 = 44,

639 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

640 
DMA1_SŒ—m7_IRQn
 = 47,

641 
FMC_IRQn
 = 48,

642 
SDIO_IRQn
 = 49,

643 
TIM5_IRQn
 = 50,

644 
SPI3_IRQn
 = 51,

645 
UART4_IRQn
 = 52,

646 
UART5_IRQn
 = 53,

647 
TIM6_DAC_IRQn
 = 54,

648 
TIM7_IRQn
 = 55,

649 
DMA2_SŒ—m0_IRQn
 = 56,

650 
DMA2_SŒ—m1_IRQn
 = 57,

651 
DMA2_SŒ—m2_IRQn
 = 58,

652 
DMA2_SŒ—m3_IRQn
 = 59,

653 
DMA2_SŒ—m4_IRQn
 = 60,

654 
CAN2_TX_IRQn
 = 63,

655 
CAN2_RX0_IRQn
 = 64,

656 
CAN2_RX1_IRQn
 = 65,

657 
CAN2_SCE_IRQn
 = 66,

658 
OTG_FS_IRQn
 = 67,

659 
DMA2_SŒ—m5_IRQn
 = 68,

660 
DMA2_SŒ—m6_IRQn
 = 69,

661 
DMA2_SŒ—m7_IRQn
 = 70,

662 
USART6_IRQn
 = 71,

663 
I2C3_EV_IRQn
 = 72,

664 
I2C3_ER_IRQn
 = 73,

665 
OTG_HS_EP1_OUT_IRQn
 = 74,

666 
OTG_HS_EP1_IN_IRQn
 = 75,

667 
OTG_HS_WKUP_IRQn
 = 76,

668 
OTG_HS_IRQn
 = 77,

669 
DCMI_IRQn
 = 78,

670 
FPU_IRQn
 = 81,

671 
SPI4_IRQn
 = 84,

672 
SAI1_IRQn
 = 87,

673 
SAI2_IRQn
 = 91,

674 
QUADSPI_IRQn
 = 92,

675 
CEC_IRQn
 = 93,

676 
SPDIF_RX_IRQn
 = 94,

677 
FMPI2C1_EV_IRQn
 = 95,

678 
FMPI2C1_ER_IRQn
 = 96

681 #ià
defšed
(
STM32F412xG
)

682 
CAN1_TX_IRQn
 = 19,

683 
CAN1_RX0_IRQn
 = 20,

684 
CAN1_RX1_IRQn
 = 21,

685 
CAN1_SCE_IRQn
 = 22,

686 
EXTI9_5_IRQn
 = 23,

687 
TIM1_BRK_TIM9_IRQn
 = 24,

688 
TIM1_UP_TIM10_IRQn
 = 25,

689 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

690 
TIM1_CC_IRQn
 = 27,

691 
TIM2_IRQn
 = 28,

692 
TIM3_IRQn
 = 29,

693 
TIM4_IRQn
 = 30,

694 
I2C1_EV_IRQn
 = 31,

695 
I2C1_ER_IRQn
 = 32,

696 
I2C2_EV_IRQn
 = 33,

697 
I2C2_ER_IRQn
 = 34,

698 
SPI1_IRQn
 = 35,

699 
SPI2_IRQn
 = 36,

700 
USART1_IRQn
 = 37,

701 
USART2_IRQn
 = 38,

702 
USART3_IRQn
 = 39,

703 
EXTI15_10_IRQn
 = 40,

704 
RTC_AÏrm_IRQn
 = 41,

705 
OTG_FS_WKUP_IRQn
 = 42,

706 
TIM8_BRK_TIM12_IRQn
 = 43,

707 
TIM8_UP_TIM13_IRQn
 = 44,

708 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

709 
TIM8_CC_IRQn
 = 46,

710 
DMA1_SŒ—m7_IRQn
 = 47,

711 
FSMC_IRQn
 = 48,

712 
SDIO_IRQn
 = 49,

713 
TIM5_IRQn
 = 50,

714 
SPI3_IRQn
 = 51,

715 
TIM6_IRQn
 = 54,

716 
TIM7_IRQn
 = 55,

717 
DMA2_SŒ—m0_IRQn
 = 56,

718 
DMA2_SŒ—m1_IRQn
 = 57,

719 
DMA2_SŒ—m2_IRQn
 = 58,

720 
DMA2_SŒ—m3_IRQn
 = 59,

721 
DMA2_SŒ—m4_IRQn
 = 60,

722 
DFSDM1_FLT0_IRQn
 = 61,

723 
DFSDM1_FLT1_IRQn
 = 62,

724 
CAN2_TX_IRQn
 = 63,

725 
CAN2_RX0_IRQn
 = 64,

726 
CAN2_RX1_IRQn
 = 65,

727 
CAN2_SCE_IRQn
 = 66,

728 
OTG_FS_IRQn
 = 67,

729 
DMA2_SŒ—m5_IRQn
 = 68,

730 
DMA2_SŒ—m6_IRQn
 = 69,

731 
DMA2_SŒ—m7_IRQn
 = 70,

732 
USART6_IRQn
 = 71,

733 
I2C3_EV_IRQn
 = 72,

734 
I2C3_ER_IRQn
 = 73,

735 
RNG_IRQn
 = 80,

736 
FPU_IRQn
 = 81,

737 
SPI4_IRQn
 = 84,

738 
SPI5_IRQn
 = 85,

739 
QUADSPI_IRQn
 = 92,

740 
FMPI2C1_EV_IRQn
 = 95,

741 
FMPI2C1_ER_IRQn
 = 96

744 #ià
defšed
(
STM32F413_423xx
)

745 
CAN1_TX_IRQn
 = 19,

746 
CAN1_RX0_IRQn
 = 20,

747 
CAN1_RX1_IRQn
 = 21,

748 
CAN1_SCE_IRQn
 = 22,

749 
EXTI9_5_IRQn
 = 23,

750 
TIM1_BRK_TIM9_IRQn
 = 24,

751 
TIM1_UP_TIM10_IRQn
 = 25,

752 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

753 
TIM1_CC_IRQn
 = 27,

754 
TIM2_IRQn
 = 28,

755 
TIM3_IRQn
 = 29,

756 
TIM4_IRQn
 = 30,

757 
I2C1_EV_IRQn
 = 31,

758 
I2C1_ER_IRQn
 = 32,

759 
I2C2_EV_IRQn
 = 33,

760 
I2C2_ER_IRQn
 = 34,

761 
SPI1_IRQn
 = 35,

762 
SPI2_IRQn
 = 36,

763 
USART1_IRQn
 = 37,

764 
USART2_IRQn
 = 38,

765 
USART3_IRQn
 = 39,

766 
EXTI15_10_IRQn
 = 40,

767 
RTC_AÏrm_IRQn
 = 41,

768 
OTG_FS_WKUP_IRQn
 = 42,

769 
TIM8_BRK_TIM12_IRQn
 = 43,

770 
TIM8_UP_TIM13_IRQn
 = 44,

771 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

772 
TIM8_CC_IRQn
 = 46,

773 
DMA1_SŒ—m7_IRQn
 = 47,

774 
SDIO_IRQn
 = 49,

775 
TIM5_IRQn
 = 50,

776 
SPI3_IRQn
 = 51,

777 
UART4_IRQn
 = 52,

778 
UART5_IRQn
 = 53,

779 
TIM6_DAC_IRQn
 = 54,

780 
TIM7_IRQn
 = 55,

781 
DMA2_SŒ—m0_IRQn
 = 56,

782 
DMA2_SŒ—m1_IRQn
 = 57,

783 
DMA2_SŒ—m2_IRQn
 = 58,

784 
DMA2_SŒ—m3_IRQn
 = 59,

785 
DMA2_SŒ—m4_IRQn
 = 60,

786 
DFSDM1_FLT0_IRQn
 = 61,

787 
DFSDM1_FLT1_IRQn
 = 62,

788 
CAN2_TX_IRQn
 = 63,

789 
CAN2_RX0_IRQn
 = 64,

790 
CAN2_RX1_IRQn
 = 65,

791 
CAN2_SCE_IRQn
 = 66,

792 
OTG_FS_IRQn
 = 67,

793 
DMA2_SŒ—m5_IRQn
 = 68,

794 
DMA2_SŒ—m6_IRQn
 = 69,

795 
DMA2_SŒ—m7_IRQn
 = 70,

796 
USART6_IRQn
 = 71,

797 
I2C3_EV_IRQn
 = 72,

798 
I2C3_ER_IRQn
 = 73,

799 
CAN3_TX_IRQn
 = 74,

800 
CAN3_RX0_IRQn
 = 75,

801 
CAN3_RX1_IRQn
 = 76,

802 
CAN3_SCE_IRQn
 = 77,

803 
RNG_IRQn
 = 80,

804 
FPU_IRQn
 = 81,

805 
UART7_IRQn
 = 82,

806 
UART8_IRQn
 = 83,

807 
SPI4_IRQn
 = 84,

808 
SPI5_IRQn
 = 85,

809 
SAI1_IRQn
 = 87,

810 
UART9_IRQn
 = 88,

811 
UART10_IRQn
 = 89,

812 
QUADSPI_IRQn
 = 92,

813 
FMPI2C1_EV_IRQn
 = 95,

814 
FMPI2C1_ER_IRQn
 = 96,

815 
LPTIM1_IRQn
 = 97,

816 
DFSDM2_FLT0_IRQn
 = 98,

817 
DFSDM2_FLT1_IRQn
 = 99,

818 
DFSDM2_FLT2_IRQn
 = 100,

819 
DFSDM2_FLT3_IRQn
 = 101

821 } 
	tIRQn_Ty³
;

827 
	~"cÜe_cm4.h
"

828 
	~"sy¡em_¡m32f4xx.h
"

829 
	~<¡dšt.h
>

835 
št32_t
 
	ts32
;

836 
št16_t
 
	ts16
;

837 
št8_t
 
	ts8
;

839 cÚ¡ 
	tšt32_t
 
	tsc32
;

840 cÚ¡ 
	tšt16_t
 
	tsc16
;

841 cÚ¡ 
	tšt8_t
 
	tsc8
;

843 
__IO
 
	tšt32_t
 
	tvs32
;

844 
__IO
 
	tšt16_t
 
	tvs16
;

845 
__IO
 
	tšt8_t
 
	tvs8
;

847 
__I
 
	tšt32_t
 
	tvsc32
;

848 
__I
 
	tšt16_t
 
	tvsc16
;

849 
__I
 
	tšt8_t
 
	tvsc8
;

851 
ušt32_t
 
	tu32
;

852 
ušt16_t
 
	tu16
;

853 
ušt8_t
 
	tu8
;

855 cÚ¡ 
	tušt32_t
 
	tuc32
;

856 cÚ¡ 
	tušt16_t
 
	tuc16
;

857 cÚ¡ 
	tušt8_t
 
	tuc8
;

859 
__IO
 
	tušt32_t
 
	tvu32
;

860 
__IO
 
	tušt16_t
 
	tvu16
;

861 
__IO
 
	tušt8_t
 
	tvu8
;

863 
__I
 
	tušt32_t
 
	tvuc32
;

864 
__I
 
	tušt16_t
 
	tvuc16
;

865 
__I
 
	tušt8_t
 
	tvuc8
;

867 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

869 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

870 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ğ
DISABLE
è|| ((STATEè=ğ
ENABLE
))

	)

872 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

888 
__IO
 
ušt32_t
 
SR
;

889 
__IO
 
ušt32_t
 
CR1
;

890 
__IO
 
ušt32_t
 
CR2
;

891 
__IO
 
ušt32_t
 
SMPR1
;

892 
__IO
 
ušt32_t
 
SMPR2
;

893 
__IO
 
ušt32_t
 
JOFR1
;

894 
__IO
 
ušt32_t
 
JOFR2
;

895 
__IO
 
ušt32_t
 
JOFR3
;

896 
__IO
 
ušt32_t
 
JOFR4
;

897 
__IO
 
ušt32_t
 
HTR
;

898 
__IO
 
ušt32_t
 
LTR
;

899 
__IO
 
ušt32_t
 
SQR1
;

900 
__IO
 
ušt32_t
 
SQR2
;

901 
__IO
 
ušt32_t
 
SQR3
;

902 
__IO
 
ušt32_t
 
JSQR
;

903 
__IO
 
ušt32_t
 
JDR1
;

904 
__IO
 
ušt32_t
 
JDR2
;

905 
__IO
 
ušt32_t
 
JDR3
;

906 
__IO
 
ušt32_t
 
JDR4
;

907 
__IO
 
ušt32_t
 
DR
;

908 } 
	tADC_Ty³Def
;

912 
__IO
 
ušt32_t
 
CSR
;

913 
__IO
 
ušt32_t
 
CCR
;

914 
__IO
 
ušt32_t
 
CDR
;

916 } 
	tADC_CommÚ_Ty³Def
;

925 
__IO
 
ušt32_t
 
TIR
;

926 
__IO
 
ušt32_t
 
TDTR
;

927 
__IO
 
ušt32_t
 
TDLR
;

928 
__IO
 
ušt32_t
 
TDHR
;

929 } 
	tCAN_TxMaBox_Ty³Def
;

937 
__IO
 
ušt32_t
 
RIR
;

938 
__IO
 
ušt32_t
 
RDTR
;

939 
__IO
 
ušt32_t
 
RDLR
;

940 
__IO
 
ušt32_t
 
RDHR
;

941 } 
	tCAN_FIFOMaBox_Ty³Def
;

949 
__IO
 
ušt32_t
 
FR1
;

950 
__IO
 
ušt32_t
 
FR2
;

951 } 
	tCAN_F‹rRegi¡”_Ty³Def
;

959 
__IO
 
ušt32_t
 
MCR
;

960 
__IO
 
ušt32_t
 
MSR
;

961 
__IO
 
ušt32_t
 
TSR
;

962 
__IO
 
ušt32_t
 
RF0R
;

963 
__IO
 
ušt32_t
 
RF1R
;

964 
__IO
 
ušt32_t
 
IER
;

965 
__IO
 
ušt32_t
 
ESR
;

966 
__IO
 
ušt32_t
 
BTR
;

967 
ušt32_t
 
RESERVED0
[88];

968 
CAN_TxMaBox_Ty³Def
 
sTxMaBox
[3];

969 
CAN_FIFOMaBox_Ty³Def
 
sFIFOMaBox
[2];

970 
ušt32_t
 
RESERVED1
[12];

971 
__IO
 
ušt32_t
 
FMR
;

972 
__IO
 
ušt32_t
 
FM1R
;

973 
ušt32_t
 
RESERVED2
;

974 
__IO
 
ušt32_t
 
FS1R
;

975 
ušt32_t
 
RESERVED3
;

976 
__IO
 
ušt32_t
 
FFA1R
;

977 
ušt32_t
 
RESERVED4
;

978 
__IO
 
ušt32_t
 
FA1R
;

979 
ušt32_t
 
RESERVED5
[8];

980 
CAN_F‹rRegi¡”_Ty³Def
 
sF‹rRegi¡”
[28];

981 } 
	tCAN_Ty³Def
;

983 #ià
defšed
(
STM32F446xx
)

989 
__IO
 
ušt32_t
 
CR
;

990 
__IO
 
ušt32_t
 
CFGR
;

991 
__IO
 
ušt32_t
 
TXDR
;

992 
__IO
 
ušt32_t
 
RXDR
;

993 
__IO
 
ušt32_t
 
ISR
;

994 
__IO
 
ušt32_t
 
IER
;

995 }
	tCEC_Ty³Def
;

1004 
__IO
 
ušt32_t
 
DR
;

1005 
__IO
 
ušt8_t
 
IDR
;

1006 
ušt8_t
 
RESERVED0
;

1007 
ušt16_t
 
RESERVED1
;

1008 
__IO
 
ušt32_t
 
CR
;

1009 } 
	tCRC_Ty³Def
;

1017 
__IO
 
ušt32_t
 
CR
;

1018 
__IO
 
ušt32_t
 
SWTRIGR
;

1019 
__IO
 
ušt32_t
 
DHR12R1
;

1020 
__IO
 
ušt32_t
 
DHR12L1
;

1021 
__IO
 
ušt32_t
 
DHR8R1
;

1022 
__IO
 
ušt32_t
 
DHR12R2
;

1023 
__IO
 
ušt32_t
 
DHR12L2
;

1024 
__IO
 
ušt32_t
 
DHR8R2
;

1025 
__IO
 
ušt32_t
 
DHR12RD
;

1026 
__IO
 
ušt32_t
 
DHR12LD
;

1027 
__IO
 
ušt32_t
 
DHR8RD
;

1028 
__IO
 
ušt32_t
 
DOR1
;

1029 
__IO
 
ušt32_t
 
DOR2
;

1030 
__IO
 
ušt32_t
 
SR
;

1031 } 
	tDAC_Ty³Def
;

1033 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1039 
__IO
 
ušt32_t
 
FLTCR1
;

1040 
__IO
 
ušt32_t
 
FLTCR2
;

1041 
__IO
 
ušt32_t
 
FLTISR
;

1042 
__IO
 
ušt32_t
 
FLTICR
;

1043 
__IO
 
ušt32_t
 
FLTJCHGR
;

1044 
__IO
 
ušt32_t
 
FLTFCR
;

1045 
__IO
 
ušt32_t
 
FLTJDATAR
;

1046 
__IO
 
ušt32_t
 
FLTRDATAR
;

1047 
__IO
 
ušt32_t
 
FLTAWHTR
;

1048 
__IO
 
ušt32_t
 
FLTAWLTR
;

1049 
__IO
 
ušt32_t
 
FLTAWSR
;

1050 
__IO
 
ušt32_t
 
FLTAWCFR
;

1051 
__IO
 
ušt32_t
 
FLTEXMAX
;

1052 
__IO
 
ušt32_t
 
FLTEXMIN
;

1053 
__IO
 
ušt32_t
 
FLTCNVTIMR
;

1054 } 
	tDFSDM_F‹r_Ty³Def
;

1061 
__IO
 
ušt32_t
 
CHCFGR1
;

1062 
__IO
 
ušt32_t
 
CHCFGR2
;

1063 
__IO
 
ušt32_t
 
CHAWSCDR
;

1065 
__IO
 
ušt32_t
 
CHWDATAR
;

1066 
__IO
 
ušt32_t
 
CHDATINR
;

1067 } 
	tDFSDM_ChªÃl_Ty³Def
;

1070 
	#DFSDM_Ty³Def
 
DFSDM_F‹r_Ty³Def


	)

1078 
__IO
 
ušt32_t
 
IDCODE
;

1079 
__IO
 
ušt32_t
 
CR
;

1080 
__IO
 
ušt32_t
 
APB1FZ
;

1081 
__IO
 
ušt32_t
 
APB2FZ
;

1082 }
	tDBGMCU_Ty³Def
;

1090 
__IO
 
ušt32_t
 
CR
;

1091 
__IO
 
ušt32_t
 
SR
;

1092 
__IO
 
ušt32_t
 
RISR
;

1093 
__IO
 
ušt32_t
 
IER
;

1094 
__IO
 
ušt32_t
 
MISR
;

1095 
__IO
 
ušt32_t
 
ICR
;

1096 
__IO
 
ušt32_t
 
ESCR
;

1097 
__IO
 
ušt32_t
 
ESUR
;

1098 
__IO
 
ušt32_t
 
CWSTRTR
;

1099 
__IO
 
ušt32_t
 
CWSIZER
;

1100 
__IO
 
ušt32_t
 
DR
;

1101 } 
	tDCMI_Ty³Def
;

1109 
__IO
 
ušt32_t
 
CR
;

1110 
__IO
 
ušt32_t
 
NDTR
;

1111 
__IO
 
ušt32_t
 
PAR
;

1112 
__IO
 
ušt32_t
 
M0AR
;

1113 
__IO
 
ušt32_t
 
M1AR
;

1114 
__IO
 
ušt32_t
 
FCR
;

1115 } 
	tDMA_SŒ—m_Ty³Def
;

1119 
__IO
 
ušt32_t
 
LISR
;

1120 
__IO
 
ušt32_t
 
HISR
;

1121 
__IO
 
ušt32_t
 
LIFCR
;

1122 
__IO
 
ušt32_t
 
HIFCR
;

1123 } 
	tDMA_Ty³Def
;

1131 
__IO
 
ušt32_t
 
CR
;

1132 
__IO
 
ušt32_t
 
ISR
;

1133 
__IO
 
ušt32_t
 
IFCR
;

1134 
__IO
 
ušt32_t
 
FGMAR
;

1135 
__IO
 
ušt32_t
 
FGOR
;

1136 
__IO
 
ušt32_t
 
BGMAR
;

1137 
__IO
 
ušt32_t
 
BGOR
;

1138 
__IO
 
ušt32_t
 
FGPFCCR
;

1139 
__IO
 
ušt32_t
 
FGCOLR
;

1140 
__IO
 
ušt32_t
 
BGPFCCR
;

1141 
__IO
 
ušt32_t
 
BGCOLR
;

1142 
__IO
 
ušt32_t
 
FGCMAR
;

1143 
__IO
 
ušt32_t
 
BGCMAR
;

1144 
__IO
 
ušt32_t
 
OPFCCR
;

1145 
__IO
 
ušt32_t
 
OCOLR
;

1146 
__IO
 
ušt32_t
 
OMAR
;

1147 
__IO
 
ušt32_t
 
OOR
;

1148 
__IO
 
ušt32_t
 
NLR
;

1149 
__IO
 
ušt32_t
 
LWR
;

1150 
__IO
 
ušt32_t
 
AMTCR
;

1151 
ušt32_t
 
RESERVED
[236];

1152 
__IO
 
ušt32_t
 
FGCLUT
[256];

1153 
__IO
 
ušt32_t
 
BGCLUT
[256];

1154 } 
	tDMA2D_Ty³Def
;

1156 #ià
defšed
(
STM32F469_479xx
)

1163 
__IO
 
ušt32_t
 
VR
;

1164 
__IO
 
ušt32_t
 
CR
;

1165 
__IO
 
ušt32_t
 
CCR
;

1166 
__IO
 
ušt32_t
 
LVCIDR
;

1167 
__IO
 
ušt32_t
 
LCOLCR
;

1168 
__IO
 
ušt32_t
 
LPCR
;

1169 
__IO
 
ušt32_t
 
LPMCR
;

1170 
ušt32_t
 
RESERVED0
[4];

1171 
__IO
 
ušt32_t
 
PCR
;

1172 
__IO
 
ušt32_t
 
GVCIDR
;

1173 
__IO
 
ušt32_t
 
MCR
;

1174 
__IO
 
ušt32_t
 
VMCR
;

1175 
__IO
 
ušt32_t
 
VPCR
;

1176 
__IO
 
ušt32_t
 
VCCR
;

1177 
__IO
 
ušt32_t
 
VNPCR
;

1178 
__IO
 
ušt32_t
 
VHSACR
;

1179 
__IO
 
ušt32_t
 
VHBPCR
;

1180 
__IO
 
ušt32_t
 
VLCR
;

1181 
__IO
 
ušt32_t
 
VVSACR
;

1182 
__IO
 
ušt32_t
 
VVBPCR
;

1183 
__IO
 
ušt32_t
 
VVFPCR
;

1184 
__IO
 
ušt32_t
 
VVACR
;

1185 
__IO
 
ušt32_t
 
LCCR
;

1186 
__IO
 
ušt32_t
 
CMCR
;

1187 
__IO
 
ušt32_t
 
GHCR
;

1188 
__IO
 
ušt32_t
 
GPDR
;

1189 
__IO
 
ušt32_t
 
GPSR
;

1190 
__IO
 
ušt32_t
 
TCCR
[6];

1191 
__IO
 
ušt32_t
 
TDCR
;

1192 
__IO
 
ušt32_t
 
CLCR
;

1193 
__IO
 
ušt32_t
 
CLTCR
;

1194 
__IO
 
ušt32_t
 
DLTCR
;

1195 
__IO
 
ušt32_t
 
PCTLR
;

1196 
__IO
 
ušt32_t
 
PCONFR
;

1197 
__IO
 
ušt32_t
 
PUCR
;

1198 
__IO
 
ušt32_t
 
PTTCR
;

1199 
__IO
 
ušt32_t
 
PSR
;

1200 
ušt32_t
 
RESERVED1
[2];

1201 
__IO
 
ušt32_t
 
ISR
[2];

1202 
__IO
 
ušt32_t
 
IER
[2];

1203 
ušt32_t
 
RESERVED2
[3];

1204 
__IO
 
ušt32_t
 
FIR
[2];

1205 
ušt32_t
 
RESERVED3
[8];

1206 
__IO
 
ušt32_t
 
VSCR
;

1207 
ušt32_t
 
RESERVED4
[2];

1208 
__IO
 
ušt32_t
 
LCVCIDR
;

1209 
__IO
 
ušt32_t
 
LCCCR
;

1210 
ušt32_t
 
RESERVED5
;

1211 
__IO
 
ušt32_t
 
LPMCCR
;

1212 
ušt32_t
 
RESERVED6
[7];

1213 
__IO
 
ušt32_t
 
VMCCR
;

1214 
__IO
 
ušt32_t
 
VPCCR
;

1215 
__IO
 
ušt32_t
 
VCCCR
;

1216 
__IO
 
ušt32_t
 
VNPCCR
;

1217 
__IO
 
ušt32_t
 
VHSACCR
;

1218 
__IO
 
ušt32_t
 
VHBPCCR
;

1219 
__IO
 
ušt32_t
 
VLCCR
;

1220 
__IO
 
ušt32_t
 
VVSACCR
;

1221 
__IO
 
ušt32_t
 
VVBPCCR
;

1222 
__IO
 
ušt32_t
 
VVFPCCR
;

1223 
__IO
 
ušt32_t
 
VVACCR
;

1224 
ušt32_t
 
RESERVED7
[11];

1225 
__IO
 
ušt32_t
 
TDCCR
;

1226 
ušt32_t
 
RESERVED8
[155];

1227 
__IO
 
ušt32_t
 
WCFGR
;

1228 
__IO
 
ušt32_t
 
WCR
;

1229 
__IO
 
ušt32_t
 
WIER
;

1230 
__IO
 
ušt32_t
 
WISR
;

1231 
__IO
 
ušt32_t
 
WIFCR
;

1232 
ušt32_t
 
RESERVED9
;

1233 
__IO
 
ušt32_t
 
WPCR
[5];

1234 
ušt32_t
 
RESERVED10
;

1235 
__IO
 
ušt32_t
 
WRPCR
;

1236 } 
	tDSI_Ty³Def
;

1245 
__IO
 
ušt32_t
 
MACCR
;

1246 
__IO
 
ušt32_t
 
MACFFR
;

1247 
__IO
 
ušt32_t
 
MACHTHR
;

1248 
__IO
 
ušt32_t
 
MACHTLR
;

1249 
__IO
 
ušt32_t
 
MACMIIAR
;

1250 
__IO
 
ušt32_t
 
MACMIIDR
;

1251 
__IO
 
ušt32_t
 
MACFCR
;

1252 
__IO
 
ušt32_t
 
MACVLANTR
;

1253 
ušt32_t
 
RESERVED0
[2];

1254 
__IO
 
ušt32_t
 
MACRWUFFR
;

1255 
__IO
 
ušt32_t
 
MACPMTCSR
;

1256 
ušt32_t
 
RESERVED1
[2];

1257 
__IO
 
ušt32_t
 
MACSR
;

1258 
__IO
 
ušt32_t
 
MACIMR
;

1259 
__IO
 
ušt32_t
 
MACA0HR
;

1260 
__IO
 
ušt32_t
 
MACA0LR
;

1261 
__IO
 
ušt32_t
 
MACA1HR
;

1262 
__IO
 
ušt32_t
 
MACA1LR
;

1263 
__IO
 
ušt32_t
 
MACA2HR
;

1264 
__IO
 
ušt32_t
 
MACA2LR
;

1265 
__IO
 
ušt32_t
 
MACA3HR
;

1266 
__IO
 
ušt32_t
 
MACA3LR
;

1267 
ušt32_t
 
RESERVED2
[40];

1268 
__IO
 
ušt32_t
 
MMCCR
;

1269 
__IO
 
ušt32_t
 
MMCRIR
;

1270 
__IO
 
ušt32_t
 
MMCTIR
;

1271 
__IO
 
ušt32_t
 
MMCRIMR
;

1272 
__IO
 
ušt32_t
 
MMCTIMR
;

1273 
ušt32_t
 
RESERVED3
[14];

1274 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

1275 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

1276 
ušt32_t
 
RESERVED4
[5];

1277 
__IO
 
ušt32_t
 
MMCTGFCR
;

1278 
ušt32_t
 
RESERVED5
[10];

1279 
__IO
 
ušt32_t
 
MMCRFCECR
;

1280 
__IO
 
ušt32_t
 
MMCRFAECR
;

1281 
ušt32_t
 
RESERVED6
[10];

1282 
__IO
 
ušt32_t
 
MMCRGUFCR
;

1283 
ušt32_t
 
RESERVED7
[334];

1284 
__IO
 
ušt32_t
 
PTPTSCR
;

1285 
__IO
 
ušt32_t
 
PTPSSIR
;

1286 
__IO
 
ušt32_t
 
PTPTSHR
;

1287 
__IO
 
ušt32_t
 
PTPTSLR
;

1288 
__IO
 
ušt32_t
 
PTPTSHUR
;

1289 
__IO
 
ušt32_t
 
PTPTSLUR
;

1290 
__IO
 
ušt32_t
 
PTPTSAR
;

1291 
__IO
 
ušt32_t
 
PTPTTHR
;

1292 
__IO
 
ušt32_t
 
PTPTTLR
;

1293 
__IO
 
ušt32_t
 
RESERVED8
;

1294 
__IO
 
ušt32_t
 
PTPTSSR
;

1295 
ušt32_t
 
RESERVED9
[565];

1296 
__IO
 
ušt32_t
 
DMABMR
;

1297 
__IO
 
ušt32_t
 
DMATPDR
;

1298 
__IO
 
ušt32_t
 
DMARPDR
;

1299 
__IO
 
ušt32_t
 
DMARDLAR
;

1300 
__IO
 
ušt32_t
 
DMATDLAR
;

1301 
__IO
 
ušt32_t
 
DMASR
;

1302 
__IO
 
ušt32_t
 
DMAOMR
;

1303 
__IO
 
ušt32_t
 
DMAIER
;

1304 
__IO
 
ušt32_t
 
DMAMFBOCR
;

1305 
__IO
 
ušt32_t
 
DMARSWTR
;

1306 
ušt32_t
 
RESERVED10
[8];

1307 
__IO
 
ušt32_t
 
DMACHTDR
;

1308 
__IO
 
ušt32_t
 
DMACHRDR
;

1309 
__IO
 
ušt32_t
 
DMACHTBAR
;

1310 
__IO
 
ušt32_t
 
DMACHRBAR
;

1311 } 
	tETH_Ty³Def
;

1319 
__IO
 
ušt32_t
 
IMR
;

1320 
__IO
 
ušt32_t
 
EMR
;

1321 
__IO
 
ušt32_t
 
RTSR
;

1322 
__IO
 
ušt32_t
 
FTSR
;

1323 
__IO
 
ušt32_t
 
SWIER
;

1324 
__IO
 
ušt32_t
 
PR
;

1325 } 
	tEXTI_Ty³Def
;

1333 
__IO
 
ušt32_t
 
ACR
;

1334 
__IO
 
ušt32_t
 
KEYR
;

1335 
__IO
 
ušt32_t
 
OPTKEYR
;

1336 
__IO
 
ušt32_t
 
SR
;

1337 
__IO
 
ušt32_t
 
CR
;

1338 
__IO
 
ušt32_t
 
OPTCR
;

1339 
__IO
 
ušt32_t
 
OPTCR1
;

1340 } 
	tFLASH_Ty³Def
;

1342 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1349 
__IO
 
ušt32_t
 
BTCR
[8];

1350 } 
	tFSMC_Bªk1_Ty³Def
;

1358 
__IO
 
ušt32_t
 
BWTR
[7];

1359 } 
	tFSMC_Bªk1E_Ty³Def
;

1367 
__IO
 
ušt32_t
 
PCR2
;

1368 
__IO
 
ušt32_t
 
SR2
;

1369 
__IO
 
ušt32_t
 
PMEM2
;

1370 
__IO
 
ušt32_t
 
PATT2
;

1371 
ušt32_t
 
RESERVED0
;

1372 
__IO
 
ušt32_t
 
ECCR2
;

1373 } 
	tFSMC_Bªk2_Ty³Def
;

1381 
__IO
 
ušt32_t
 
PCR3
;

1382 
__IO
 
ušt32_t
 
SR3
;

1383 
__IO
 
ušt32_t
 
PMEM3
;

1384 
__IO
 
ušt32_t
 
PATT3
;

1385 
ušt32_t
 
RESERVED0
;

1386 
__IO
 
ušt32_t
 
ECCR3
;

1387 } 
	tFSMC_Bªk3_Ty³Def
;

1395 
__IO
 
ušt32_t
 
PCR4
;

1396 
__IO
 
ušt32_t
 
SR4
;

1397 
__IO
 
ušt32_t
 
PMEM4
;

1398 
__IO
 
ušt32_t
 
PATT4
;

1399 
__IO
 
ušt32_t
 
PIO4
;

1400 } 
	tFSMC_Bªk4_Ty³Def
;

1403 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

1410 
__IO
 
ušt32_t
 
BTCR
[8];

1411 } 
	tFMC_Bªk1_Ty³Def
;

1419 
__IO
 
ušt32_t
 
BWTR
[7];

1420 } 
	tFMC_Bªk1E_Ty³Def
;

1428 
__IO
 
ušt32_t
 
PCR2
;

1429 
__IO
 
ušt32_t
 
SR2
;

1430 
__IO
 
ušt32_t
 
PMEM2
;

1431 
__IO
 
ušt32_t
 
PATT2
;

1432 
ušt32_t
 
RESERVED0
;

1433 
__IO
 
ušt32_t
 
ECCR2
;

1434 } 
	tFMC_Bªk2_Ty³Def
;

1442 
__IO
 
ušt32_t
 
PCR3
;

1443 
__IO
 
ušt32_t
 
SR3
;

1444 
__IO
 
ušt32_t
 
PMEM3
;

1445 
__IO
 
ušt32_t
 
PATT3
;

1446 
ušt32_t
 
RESERVED0
;

1447 
__IO
 
ušt32_t
 
ECCR3
;

1448 } 
	tFMC_Bªk3_Ty³Def
;

1456 
__IO
 
ušt32_t
 
PCR4
;

1457 
__IO
 
ušt32_t
 
SR4
;

1458 
__IO
 
ušt32_t
 
PMEM4
;

1459 
__IO
 
ušt32_t
 
PATT4
;

1460 
__IO
 
ušt32_t
 
PIO4
;

1461 } 
	tFMC_Bªk4_Ty³Def
;

1469 
__IO
 
ušt32_t
 
SDCR
[2];

1470 
__IO
 
ušt32_t
 
SDTR
[2];

1471 
__IO
 
ušt32_t
 
SDCMR
;

1472 
__IO
 
ušt32_t
 
SDRTR
;

1473 
__IO
 
ušt32_t
 
SDSR
;

1474 } 
	tFMC_Bªk5_6_Ty³Def
;

1483 
__IO
 
ušt32_t
 
MODER
;

1484 
__IO
 
ušt32_t
 
OTYPER
;

1485 
__IO
 
ušt32_t
 
OSPEEDR
;

1486 
__IO
 
ušt32_t
 
PUPDR
;

1487 
__IO
 
ušt32_t
 
IDR
;

1488 
__IO
 
ušt32_t
 
ODR
;

1489 
__IO
 
ušt32_t
 
BSRR
;

1490 
__IO
 
ušt32_t
 
LCKR
;

1491 
__IO
 
ušt32_t
 
AFR
[2];

1492 } 
	tGPIO_Ty³Def
;

1500 
__IO
 
ušt32_t
 
MEMRMP
;

1501 
__IO
 
ušt32_t
 
PMC
;

1502 
__IO
 
ušt32_t
 
EXTICR
[4];

1503 #ià
defšed
 (
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1504 
ušt32_t
 
RESERVED
;

1505 
__IO
 
ušt32_t
 
CFGR2
;

1506 
__IO
 
ušt32_t
 
CMPCR
;

1507 
ušt32_t
 
RESERVED1
[2];

1508 
__IO
 
ušt32_t
 
CFGR
;

1510 
ušt32_t
 
RESERVED
[2];

1511 
__IO
 
ušt32_t
 
CMPCR
;

1513 #ià
defšed
(
STM32F413_423xx
)

1514 
__IO
 
ušt32_t
 
MCHDLYCR
;

1516 } 
	tSYSCFG_Ty³Def
;

1524 
__IO
 
ušt16_t
 
CR1
;

1525 
ušt16_t
 
RESERVED0
;

1526 
__IO
 
ušt16_t
 
CR2
;

1527 
ušt16_t
 
RESERVED1
;

1528 
__IO
 
ušt16_t
 
OAR1
;

1529 
ušt16_t
 
RESERVED2
;

1530 
__IO
 
ušt16_t
 
OAR2
;

1531 
ušt16_t
 
RESERVED3
;

1532 
__IO
 
ušt16_t
 
DR
;

1533 
ušt16_t
 
RESERVED4
;

1534 
__IO
 
ušt16_t
 
SR1
;

1535 
ušt16_t
 
RESERVED5
;

1536 
__IO
 
ušt16_t
 
SR2
;

1537 
ušt16_t
 
RESERVED6
;

1538 
__IO
 
ušt16_t
 
CCR
;

1539 
ušt16_t
 
RESERVED7
;

1540 
__IO
 
ušt16_t
 
TRISE
;

1541 
ušt16_t
 
RESERVED8
;

1542 
__IO
 
ušt16_t
 
FLTR
;

1543 
ušt16_t
 
RESERVED9
;

1544 } 
	tI2C_Ty³Def
;

1546 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1553 
__IO
 
ušt32_t
 
CR1
;

1554 
__IO
 
ušt32_t
 
CR2
;

1555 
__IO
 
ušt32_t
 
OAR1
;

1556 
__IO
 
ušt32_t
 
OAR2
;

1557 
__IO
 
ušt32_t
 
TIMINGR
;

1558 
__IO
 
ušt32_t
 
TIMEOUTR
;

1559 
__IO
 
ušt32_t
 
ISR
;

1560 
__IO
 
ušt32_t
 
ICR
;

1561 
__IO
 
ušt32_t
 
PECR
;

1562 
__IO
 
ušt32_t
 
RXDR
;

1563 
__IO
 
ušt32_t
 
TXDR
;

1564 }
	tFMPI2C_Ty³Def
;

1573 
__IO
 
ušt32_t
 
KR
;

1574 
__IO
 
ušt32_t
 
PR
;

1575 
__IO
 
ušt32_t
 
RLR
;

1576 
__IO
 
ušt32_t
 
SR
;

1577 } 
	tIWDG_Ty³Def
;

1585 
ušt32_t
 
RESERVED0
[2];

1586 
__IO
 
ušt32_t
 
SSCR
;

1587 
__IO
 
ušt32_t
 
BPCR
;

1588 
__IO
 
ušt32_t
 
AWCR
;

1589 
__IO
 
ušt32_t
 
TWCR
;

1590 
__IO
 
ušt32_t
 
GCR
;

1591 
ušt32_t
 
RESERVED1
[2];

1592 
__IO
 
ušt32_t
 
SRCR
;

1593 
ušt32_t
 
RESERVED2
[1];

1594 
__IO
 
ušt32_t
 
BCCR
;

1595 
ušt32_t
 
RESERVED3
[1];

1596 
__IO
 
ušt32_t
 
IER
;

1597 
__IO
 
ušt32_t
 
ISR
;

1598 
__IO
 
ušt32_t
 
ICR
;

1599 
__IO
 
ušt32_t
 
LIPCR
;

1600 
__IO
 
ušt32_t
 
CPSR
;

1601 
__IO
 
ušt32_t
 
CDSR
;

1602 } 
	tLTDC_Ty³Def
;

1610 
__IO
 
ušt32_t
 
CR
;

1611 
__IO
 
ušt32_t
 
WHPCR
;

1612 
__IO
 
ušt32_t
 
WVPCR
;

1613 
__IO
 
ušt32_t
 
CKCR
;

1614 
__IO
 
ušt32_t
 
PFCR
;

1615 
__IO
 
ušt32_t
 
CACR
;

1616 
__IO
 
ušt32_t
 
DCCR
;

1617 
__IO
 
ušt32_t
 
BFCR
;

1618 
ušt32_t
 
RESERVED0
[2];

1619 
__IO
 
ušt32_t
 
CFBAR
;

1620 
__IO
 
ušt32_t
 
CFBLR
;

1621 
__IO
 
ušt32_t
 
CFBLNR
;

1622 
ušt32_t
 
RESERVED1
[3];

1623 
__IO
 
ušt32_t
 
CLUTWR
;

1625 } 
	tLTDC_Lay”_Ty³Def
;

1633 
__IO
 
ušt32_t
 
CR
;

1634 
__IO
 
ušt32_t
 
CSR
;

1635 } 
	tPWR_Ty³Def
;

1643 
__IO
 
ušt32_t
 
CR
;

1644 
__IO
 
ušt32_t
 
PLLCFGR
;

1645 
__IO
 
ušt32_t
 
CFGR
;

1646 
__IO
 
ušt32_t
 
CIR
;

1647 
__IO
 
ušt32_t
 
AHB1RSTR
;

1648 
__IO
 
ušt32_t
 
AHB2RSTR
;

1649 
__IO
 
ušt32_t
 
AHB3RSTR
;

1650 
ušt32_t
 
RESERVED0
;

1651 
__IO
 
ušt32_t
 
APB1RSTR
;

1652 
__IO
 
ušt32_t
 
APB2RSTR
;

1653 
ušt32_t
 
RESERVED1
[2];

1654 
__IO
 
ušt32_t
 
AHB1ENR
;

1655 
__IO
 
ušt32_t
 
AHB2ENR
;

1656 
__IO
 
ušt32_t
 
AHB3ENR
;

1657 
ušt32_t
 
RESERVED2
;

1658 
__IO
 
ušt32_t
 
APB1ENR
;

1659 
__IO
 
ušt32_t
 
APB2ENR
;

1660 
ušt32_t
 
RESERVED3
[2];

1661 
__IO
 
ušt32_t
 
AHB1LPENR
;

1662 
__IO
 
ušt32_t
 
AHB2LPENR
;

1663 
__IO
 
ušt32_t
 
AHB3LPENR
;

1664 
ušt32_t
 
RESERVED4
;

1665 
__IO
 
ušt32_t
 
APB1LPENR
;

1666 
__IO
 
ušt32_t
 
APB2LPENR
;

1667 
ušt32_t
 
RESERVED5
[2];

1668 
__IO
 
ušt32_t
 
BDCR
;

1669 
__IO
 
ušt32_t
 
CSR
;

1670 
ušt32_t
 
RESERVED6
[2];

1671 
__IO
 
ušt32_t
 
SSCGR
;

1672 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

1673 
__IO
 
ušt32_t
 
PLLSAICFGR
;

1674 
__IO
 
ušt32_t
 
DCKCFGR
;

1675 
__IO
 
ušt32_t
 
CKGATENR
;

1676 
__IO
 
ušt32_t
 
DCKCFGR2
;

1678 } 
	tRCC_Ty³Def
;

1686 
__IO
 
ušt32_t
 
TR
;

1687 
__IO
 
ušt32_t
 
DR
;

1688 
__IO
 
ušt32_t
 
CR
;

1689 
__IO
 
ušt32_t
 
ISR
;

1690 
__IO
 
ušt32_t
 
PRER
;

1691 
__IO
 
ušt32_t
 
WUTR
;

1692 
__IO
 
ušt32_t
 
CALIBR
;

1693 
__IO
 
ušt32_t
 
ALRMAR
;

1694 
__IO
 
ušt32_t
 
ALRMBR
;

1695 
__IO
 
ušt32_t
 
WPR
;

1696 
__IO
 
ušt32_t
 
SSR
;

1697 
__IO
 
ušt32_t
 
SHIFTR
;

1698 
__IO
 
ušt32_t
 
TSTR
;

1699 
__IO
 
ušt32_t
 
TSDR
;

1700 
__IO
 
ušt32_t
 
TSSSR
;

1701 
__IO
 
ušt32_t
 
CALR
;

1702 
__IO
 
ušt32_t
 
TAFCR
;

1703 
__IO
 
ušt32_t
 
ALRMASSR
;

1704 
__IO
 
ušt32_t
 
ALRMBSSR
;

1705 
ušt32_t
 
RESERVED7
;

1706 
__IO
 
ušt32_t
 
BKP0R
;

1707 
__IO
 
ušt32_t
 
BKP1R
;

1708 
__IO
 
ušt32_t
 
BKP2R
;

1709 
__IO
 
ušt32_t
 
BKP3R
;

1710 
__IO
 
ušt32_t
 
BKP4R
;

1711 
__IO
 
ušt32_t
 
BKP5R
;

1712 
__IO
 
ušt32_t
 
BKP6R
;

1713 
__IO
 
ušt32_t
 
BKP7R
;

1714 
__IO
 
ušt32_t
 
BKP8R
;

1715 
__IO
 
ušt32_t
 
BKP9R
;

1716 
__IO
 
ušt32_t
 
BKP10R
;

1717 
__IO
 
ušt32_t
 
BKP11R
;

1718 
__IO
 
ušt32_t
 
BKP12R
;

1719 
__IO
 
ušt32_t
 
BKP13R
;

1720 
__IO
 
ušt32_t
 
BKP14R
;

1721 
__IO
 
ušt32_t
 
BKP15R
;

1722 
__IO
 
ušt32_t
 
BKP16R
;

1723 
__IO
 
ušt32_t
 
BKP17R
;

1724 
__IO
 
ušt32_t
 
BKP18R
;

1725 
__IO
 
ušt32_t
 
BKP19R
;

1726 } 
	tRTC_Ty³Def
;

1735 
__IO
 
ušt32_t
 
GCR
;

1736 } 
	tSAI_Ty³Def
;

1740 
__IO
 
ušt32_t
 
CR1
;

1741 
__IO
 
ušt32_t
 
CR2
;

1742 
__IO
 
ušt32_t
 
FRCR
;

1743 
__IO
 
ušt32_t
 
SLOTR
;

1744 
__IO
 
ušt32_t
 
IMR
;

1745 
__IO
 
ušt32_t
 
SR
;

1746 
__IO
 
ušt32_t
 
CLRFR
;

1747 
__IO
 
ušt32_t
 
DR
;

1748 } 
	tSAI_Block_Ty³Def
;

1756 
__IO
 
ušt32_t
 
POWER
;

1757 
__IO
 
ušt32_t
 
CLKCR
;

1758 
__IO
 
ušt32_t
 
ARG
;

1759 
__IO
 
ušt32_t
 
CMD
;

1760 
__I
 
ušt32_t
 
RESPCMD
;

1761 
__I
 
ušt32_t
 
RESP1
;

1762 
__I
 
ušt32_t
 
RESP2
;

1763 
__I
 
ušt32_t
 
RESP3
;

1764 
__I
 
ušt32_t
 
RESP4
;

1765 
__IO
 
ušt32_t
 
DTIMER
;

1766 
__IO
 
ušt32_t
 
DLEN
;

1767 
__IO
 
ušt32_t
 
DCTRL
;

1768 
__I
 
ušt32_t
 
DCOUNT
;

1769 
__I
 
ušt32_t
 
STA
;

1770 
__IO
 
ušt32_t
 
ICR
;

1771 
__IO
 
ušt32_t
 
MASK
;

1772 
ušt32_t
 
RESERVED0
[2];

1773 
__I
 
ušt32_t
 
FIFOCNT
;

1774 
ušt32_t
 
RESERVED1
[13];

1775 
__IO
 
ušt32_t
 
FIFO
;

1776 } 
	tSDIO_Ty³Def
;

1784 
__IO
 
ušt16_t
 
CR1
;

1785 
ušt16_t
 
RESERVED0
;

1786 
__IO
 
ušt16_t
 
CR2
;

1787 
ušt16_t
 
RESERVED1
;

1788 
__IO
 
ušt16_t
 
SR
;

1789 
ušt16_t
 
RESERVED2
;

1790 
__IO
 
ušt16_t
 
DR
;

1791 
ušt16_t
 
RESERVED3
;

1792 
__IO
 
ušt16_t
 
CRCPR
;

1793 
ušt16_t
 
RESERVED4
;

1794 
__IO
 
ušt16_t
 
RXCRCR
;

1795 
ušt16_t
 
RESERVED5
;

1796 
__IO
 
ušt16_t
 
TXCRCR
;

1797 
ušt16_t
 
RESERVED6
;

1798 
__IO
 
ušt16_t
 
I2SCFGR
;

1799 
ušt16_t
 
RESERVED7
;

1800 
__IO
 
ušt16_t
 
I2SPR
;

1801 
ušt16_t
 
RESERVED8
;

1802 } 
	tSPI_Ty³Def
;

1804 #ià
defšed
(
STM32F446xx
)

1810 
__IO
 
ušt32_t
 
CR
;

1811 
__IO
 
ušt16_t
 
IMR
;

1812 
ušt16_t
 
RESERVED0
;

1813 
__IO
 
ušt32_t
 
SR
;

1814 
__IO
 
ušt16_t
 
IFCR
;

1815 
ušt16_t
 
RESERVED1
;

1816 
__IO
 
ušt32_t
 
DR
;

1817 
__IO
 
ušt32_t
 
CSR
;

1818 
__IO
 
ušt32_t
 
DIR
;

1819 
ušt16_t
 
RESERVED2
;

1820 } 
	tSPDIFRX_Ty³Def
;

1823 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

1829 
__IO
 
ušt32_t
 
CR
;

1830 
__IO
 
ušt32_t
 
DCR
;

1831 
__IO
 
ušt32_t
 
SR
;

1832 
__IO
 
ušt32_t
 
FCR
;

1833 
__IO
 
ušt32_t
 
DLR
;

1834 
__IO
 
ušt32_t
 
CCR
;

1835 
__IO
 
ušt32_t
 
AR
;

1836 
__IO
 
ušt32_t
 
ABR
;

1837 
__IO
 
ušt32_t
 
DR
;

1838 
__IO
 
ušt32_t
 
PSMKR
;

1839 
__IO
 
ušt32_t
 
PSMAR
;

1840 
__IO
 
ušt32_t
 
PIR
;

1841 
__IO
 
ušt32_t
 
LPTR
;

1842 } 
	tQUADSPI_Ty³Def
;

1845 #ià
defšed
(
STM32F446xx
)

1851 
__IO
 
ušt32_t
 
CR
;

1852 
__IO
 
ušt16_t
 
IMR
;

1853 
ušt16_t
 
RESERVED0
;

1854 
__IO
 
ušt32_t
 
SR
;

1855 
__IO
 
ušt16_t
 
IFCR
;

1856 
ušt16_t
 
RESERVED1
;

1857 
__IO
 
ušt32_t
 
DR
;

1858 
__IO
 
ušt32_t
 
CSR
;

1859 
__IO
 
ušt32_t
 
DIR
;

1860 
ušt16_t
 
RESERVED2
;

1861 } 
	tSPDIF_Ty³Def
;

1870 
__IO
 
ušt16_t
 
CR1
;

1871 
ušt16_t
 
RESERVED0
;

1872 
__IO
 
ušt16_t
 
CR2
;

1873 
ušt16_t
 
RESERVED1
;

1874 
__IO
 
ušt16_t
 
SMCR
;

1875 
ušt16_t
 
RESERVED2
;

1876 
__IO
 
ušt16_t
 
DIER
;

1877 
ušt16_t
 
RESERVED3
;

1878 
__IO
 
ušt16_t
 
SR
;

1879 
ušt16_t
 
RESERVED4
;

1880 
__IO
 
ušt16_t
 
EGR
;

1881 
ušt16_t
 
RESERVED5
;

1882 
__IO
 
ušt16_t
 
CCMR1
;

1883 
ušt16_t
 
RESERVED6
;

1884 
__IO
 
ušt16_t
 
CCMR2
;

1885 
ušt16_t
 
RESERVED7
;

1886 
__IO
 
ušt16_t
 
CCER
;

1887 
ušt16_t
 
RESERVED8
;

1888 
__IO
 
ušt32_t
 
CNT
;

1889 
__IO
 
ušt16_t
 
PSC
;

1890 
ušt16_t
 
RESERVED9
;

1891 
__IO
 
ušt32_t
 
ARR
;

1892 
__IO
 
ušt16_t
 
RCR
;

1893 
ušt16_t
 
RESERVED10
;

1894 
__IO
 
ušt32_t
 
CCR1
;

1895 
__IO
 
ušt32_t
 
CCR2
;

1896 
__IO
 
ušt32_t
 
CCR3
;

1897 
__IO
 
ušt32_t
 
CCR4
;

1898 
__IO
 
ušt16_t
 
BDTR
;

1899 
ušt16_t
 
RESERVED11
;

1900 
__IO
 
ušt16_t
 
DCR
;

1901 
ušt16_t
 
RESERVED12
;

1902 
__IO
 
ušt16_t
 
DMAR
;

1903 
ušt16_t
 
RESERVED13
;

1904 
__IO
 
ušt16_t
 
OR
;

1905 
ušt16_t
 
RESERVED14
;

1906 } 
	tTIM_Ty³Def
;

1914 
__IO
 
ušt16_t
 
SR
;

1915 
ušt16_t
 
RESERVED0
;

1916 
__IO
 
ušt16_t
 
DR
;

1917 
ušt16_t
 
RESERVED1
;

1918 
__IO
 
ušt16_t
 
BRR
;

1919 
ušt16_t
 
RESERVED2
;

1920 
__IO
 
ušt16_t
 
CR1
;

1921 
ušt16_t
 
RESERVED3
;

1922 
__IO
 
ušt16_t
 
CR2
;

1923 
ušt16_t
 
RESERVED4
;

1924 
__IO
 
ušt16_t
 
CR3
;

1925 
ušt16_t
 
RESERVED5
;

1926 
__IO
 
ušt16_t
 
GTPR
;

1927 
ušt16_t
 
RESERVED6
;

1928 } 
	tUSART_Ty³Def
;

1936 
__IO
 
ušt32_t
 
CR
;

1937 
__IO
 
ušt32_t
 
CFR
;

1938 
__IO
 
ušt32_t
 
SR
;

1939 } 
	tWWDG_Ty³Def
;

1947 
__IO
 
ušt32_t
 
CR
;

1948 
__IO
 
ušt32_t
 
SR
;

1949 
__IO
 
ušt32_t
 
DR
;

1950 
__IO
 
ušt32_t
 
DOUT
;

1951 
__IO
 
ušt32_t
 
DMACR
;

1952 
__IO
 
ušt32_t
 
IMSCR
;

1953 
__IO
 
ušt32_t
 
RISR
;

1954 
__IO
 
ušt32_t
 
MISR
;

1955 
__IO
 
ušt32_t
 
K0LR
;

1956 
__IO
 
ušt32_t
 
K0RR
;

1957 
__IO
 
ušt32_t
 
K1LR
;

1958 
__IO
 
ušt32_t
 
K1RR
;

1959 
__IO
 
ušt32_t
 
K2LR
;

1960 
__IO
 
ušt32_t
 
K2RR
;

1961 
__IO
 
ušt32_t
 
K3LR
;

1962 
__IO
 
ušt32_t
 
K3RR
;

1963 
__IO
 
ušt32_t
 
IV0LR
;

1964 
__IO
 
ušt32_t
 
IV0RR
;

1965 
__IO
 
ušt32_t
 
IV1LR
;

1966 
__IO
 
ušt32_t
 
IV1RR
;

1967 
__IO
 
ušt32_t
 
CSGCMCCM0R
;

1968 
__IO
 
ušt32_t
 
CSGCMCCM1R
;

1969 
__IO
 
ušt32_t
 
CSGCMCCM2R
;

1970 
__IO
 
ušt32_t
 
CSGCMCCM3R
;

1971 
__IO
 
ušt32_t
 
CSGCMCCM4R
;

1972 
__IO
 
ušt32_t
 
CSGCMCCM5R
;

1973 
__IO
 
ušt32_t
 
CSGCMCCM6R
;

1974 
__IO
 
ušt32_t
 
CSGCMCCM7R
;

1975 
__IO
 
ušt32_t
 
CSGCM0R
;

1976 
__IO
 
ušt32_t
 
CSGCM1R
;

1977 
__IO
 
ušt32_t
 
CSGCM2R
;

1978 
__IO
 
ušt32_t
 
CSGCM3R
;

1979 
__IO
 
ušt32_t
 
CSGCM4R
;

1980 
__IO
 
ušt32_t
 
CSGCM5R
;

1981 
__IO
 
ušt32_t
 
CSGCM6R
;

1982 
__IO
 
ušt32_t
 
CSGCM7R
;

1983 } 
	tCRYP_Ty³Def
;

1991 
__IO
 
ušt32_t
 
CR
;

1992 
__IO
 
ušt32_t
 
DIN
;

1993 
__IO
 
ušt32_t
 
STR
;

1994 
__IO
 
ušt32_t
 
HR
[5];

1995 
__IO
 
ušt32_t
 
IMR
;

1996 
__IO
 
ušt32_t
 
SR
;

1997 
ušt32_t
 
RESERVED
[52];

1998 
__IO
 
ušt32_t
 
CSR
[54];

1999 } 
	tHASH_Ty³Def
;

2007 
__IO
 
ušt32_t
 
HR
[8];

2008 } 
	tHASH_DIGEST_Ty³Def
;

2016 
__IO
 
ušt32_t
 
CR
;

2017 
__IO
 
ušt32_t
 
SR
;

2018 
__IO
 
ušt32_t
 
DR
;

2019 } 
	tRNG_Ty³Def
;

2021 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2027 
__IO
 
ušt32_t
 
ISR
;

2028 
__IO
 
ušt32_t
 
ICR
;

2029 
__IO
 
ušt32_t
 
IER
;

2030 
__IO
 
ušt32_t
 
CFGR
;

2031 
__IO
 
ušt32_t
 
CR
;

2032 
__IO
 
ušt32_t
 
CMP
;

2033 
__IO
 
ušt32_t
 
ARR
;

2034 
__IO
 
ušt32_t
 
CNT
;

2035 
__IO
 
ušt32_t
 
OR
;

2036 } 
	tLPTIM_Ty³Def
;

2046 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

2047 
	#CCMDATARAM_BASE
 ((
ušt32_t
)0x10000000è

	)

2048 
	#SRAM1_BASE
 ((
ušt32_t
)0x20000000è

	)

2049 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
)

2050 
	#SRAM2_BASE
 ((
ušt32_t
)0x2001C000è

	)

2051 
	#SRAM3_BASE
 ((
ušt32_t
)0x20020000è

	)

2052 #–ià
defšed
(
STM32F469_479xx
)

2053 
	#SRAM2_BASE
 ((
ušt32_t
)0x20028000è

	)

2054 
	#SRAM3_BASE
 ((
ušt32_t
)0x20030000è

	)

2055 #–ià
defšed
(
STM32F413_423xx
)

2056 
	#SRAM2_BASE
 ((
ušt32_t
)0x20040000è

	)

2059 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

2060 
	#BKPSRAM_BASE
 ((
ušt32_t
)0x40024000è

	)

2062 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2063 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

2066 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2067 
	#FMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

2070 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2071 
	#QSPI_R_BASE
 ((
ušt32_t
)0xA0001000è

	)

2074 
	#CCMDATARAM_BB_BASE
 ((
ušt32_t
)0x12000000è

	)

2075 
	#SRAM1_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

2076 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
)

2077 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22380000è

	)

2078 
	#SRAM3_BB_BASE
 ((
ušt32_t
)0x22400000è

	)

2079 #–ià
defšed
(
STM32F469_479xx
)

2080 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22500000è

	)

2081 
	#SRAM3_BB_BASE
 ((
ušt32_t
)0x22600000è

	)

2082 #–ià
defšed
(
STM32F413_423xx
)

2083 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22800000è

	)

2086 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

2087 
	#BKPSRAM_BB_BASE
 ((
ušt32_t
)0x42480000è

	)

2090 
	#SRAM_BASE
 
SRAM1_BASE


	)

2091 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2095 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2096 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2097 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2098 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2101 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2102 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2103 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2104 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2105 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2106 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2107 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2108 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2110 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2111 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2112 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2113 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2114 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2115 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2116 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2117 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2118 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2119 #ià
defšed
(
STM32F446xx
)

2120 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2122 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2123 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2124 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2125 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2126 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2127 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2128 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2129 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2130 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2131 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2133 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2134 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2135 #ià
defšed
(
STM32F413_423xx
)

2136 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2138 #ià
defšed
(
STM32F446xx
)

2139 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2141 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2142 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2143 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2144 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2147 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2148 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2149 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2150 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2151 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2152 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2153 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2154 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2155 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2156 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2157 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2158 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2159 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2160 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2161 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2162 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2163 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2164 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2165 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2166 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2167 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2168 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2169 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2170 #ià
defšed
(
STM32F446xx
)

2171 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2172 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2173 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2175 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2176 
	#LTDC_Lay”1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2177 
	#LTDC_Lay”2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2178 #ià
defšed
(
STM32F469_479xx
)

2179 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2181 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2182 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2183 
	#DFSDM1_ChªÃl0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2184 
	#DFSDM1_ChªÃl1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2185 
	#DFSDM1_ChªÃl2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2186 
	#DFSDM1_ChªÃl3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2187 
	#DFSDM1_F‹r0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2188 
	#DFSDM1_F‹r1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2189 
	#DFSDM1_0
 ((
DFSDM_Ty³Def
 *è
DFSDM1_F‹r0_BASE
)

	)

2190 
	#DFSDM1_1
 ((
DFSDM_Ty³Def
 *è
DFSDM1_F‹r1_BASE
)

	)

2192 
	#DFSDM0
 
DFSDM1_0


	)

2193 
	#DFSDM1
 
DFSDM1_1


	)

2194 #ià
defšed
(
STM32F413_423xx
)

2195 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2196 
	#DFSDM2_ChªÃl0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2197 
	#DFSDM2_ChªÃl1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2198 
	#DFSDM2_ChªÃl2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2199 
	#DFSDM2_ChªÃl3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2200 
	#DFSDM2_ChªÃl4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2201 
	#DFSDM2_ChªÃl5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2202 
	#DFSDM2_ChªÃl6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2203 
	#DFSDM2_ChªÃl7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2204 
	#DFSDM2_F‹r0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2205 
	#DFSDM2_F‹r1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2206 
	#DFSDM2_F‹r2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2207 
	#DFSDM2_F‹r3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2208 
	#DFSDM2_0
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r0_BASE
)

	)

2209 
	#DFSDM2_1
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r1_BASE
)

	)

2210 
	#DFSDM2_2
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r2_BASE
)

	)

2211 
	#DFSDM2_3
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r3_BASE
)

	)

2216 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2217 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2218 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2219 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2220 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2221 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2222 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2223 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2224 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2225 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2226 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2227 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2228 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2229 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2230 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2231 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2232 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2233 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2234 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2235 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2236 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2237 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2238 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2239 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2240 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2241 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2242 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2243 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2244 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2245 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2246 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2247 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2248 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2249 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2250 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2251 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2252 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2253 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2256 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2257 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2258 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2259 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2260 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2262 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2264 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2265 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2266 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2267 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2268 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2271 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2273 
	#FMC_Bªk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2274 
	#FMC_Bªk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2275 
	#FMC_Bªk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2276 
	#FMC_Bªk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2277 
	#FMC_Bªk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2278 
	#FMC_Bªk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2282 
	#DBGMCU_BASE
 ((
ušt32_t
 )0xE0042000)

	)

2291 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2292 
	#QUADSPI
 ((
QUADSPI_Ty³Def
 *è
QSPI_R_BASE
)

	)

2294 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

2295 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

2296 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

2297 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

2298 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

2299 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

2300 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

2301 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

2302 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

2303 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

2304 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

2305 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

2306 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

2307 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

2308 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

2309 #ià
defšed
(
STM32F446xx
)

2310 
	#SPDIFRX
 ((
SPDIFRX_Ty³Def
 *è
SPDIFRX_BASE
)

	)

2312 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

2313 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

2314 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

2315 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

2316 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

2317 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

2318 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

2319 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

2320 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2321 
	#FMPI2C1
 ((
FMPI2C_Ty³Def
 *è
FMPI2C1_BASE
)

	)

2323 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2324 
	#LPTIM1
 ((
LPTIM_Ty³Def
 *è
LPTIM1_BASE
)

	)

2326 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

2327 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

2328 #ià
defšed
(
STM32F413_423xx
)

2329 
	#CAN3
 ((
CAN_Ty³Def
 *è
CAN3_BASE
)

	)

2331 #ià
defšed
(
STM32F446xx
)

2332 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

2334 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

2335 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

2336 
	#UART7
 ((
USART_Ty³Def
 *è
UART7_BASE
)

	)

2337 
	#UART8
 ((
USART_Ty³Def
 *è
UART8_BASE
)

	)

2338 
	#UART9
 ((
USART_Ty³Def
 *è
UART9_BASE
)

	)

2339 
	#UART10
 ((
USART_Ty³Def
 *è
UART10_BASE
)

	)

2340 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

2341 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

2342 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

2343 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

2344 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

2345 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

2346 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

2347 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

2348 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

2349 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

2350 
	#SPI4
 ((
SPI_Ty³Def
 *è
SPI4_BASE
)

	)

2351 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

2352 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

2353 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

2354 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

2355 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

2356 
	#SPI5
 ((
SPI_Ty³Def
 *è
SPI5_BASE
)

	)

2357 
	#SPI6
 ((
SPI_Ty³Def
 *è
SPI6_BASE
)

	)

2358 
	#SAI1
 ((
SAI_Ty³Def
 *è
SAI1_BASE
)

	)

2359 
	#SAI1_Block_A
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_A_BASE
)

	)

2360 
	#SAI1_Block_B
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_B_BASE
)

	)

2361 #ià
defšed
(
STM32F446xx
)

2362 
	#SAI2
 ((
SAI_Ty³Def
 *è
SAI2_BASE
)

	)

2363 
	#SAI2_Block_A
 ((
SAI_Block_Ty³Def
 *)
SAI2_Block_A_BASE
)

	)

2364 
	#SAI2_Block_B
 ((
SAI_Block_Ty³Def
 *)
SAI2_Block_B_BASE
)

	)

2366 
	#LTDC
 ((
LTDC_Ty³Def
 *)
LTDC_BASE
)

	)

2367 
	#LTDC_Lay”1
 ((
LTDC_Lay”_Ty³Def
 *)
LTDC_Lay”1_BASE
)

	)

2368 
	#LTDC_Lay”2
 ((
LTDC_Lay”_Ty³Def
 *)
LTDC_Lay”2_BASE
)

	)

2369 #ià
defšed
(
STM32F469_479xx
)

2370 
	#DSI
 ((
DSI_Ty³Def
 *)
DSI_BASE
)

	)

2372 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2373 
	#DFSDM1_ChªÃl0
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl0_BASE
)

	)

2374 
	#DFSDM1_ChªÃl1
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl1_BASE
)

	)

2375 
	#DFSDM1_ChªÃl2
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl2_BASE
)

	)

2376 
	#DFSDM1_ChªÃl3
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl3_BASE
)

	)

2377 
	#DFSDM1_F‹r0
 ((
DFSDM_Ty³Def
 *è
DFSDM_F‹r0_BASE
)

	)

2378 
	#DFSDM1_F‹r1
 ((
DFSDM_Ty³Def
 *è
DFSDM_F‹r1_BASE
)

	)

2379 #ià
defšed
(
STM32F413_423xx
)

2380 
	#DFSDM2_ChªÃl0
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl0_BASE
)

	)

2381 
	#DFSDM2_ChªÃl1
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl1_BASE
)

	)

2382 
	#DFSDM2_ChªÃl2
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl2_BASE
)

	)

2383 
	#DFSDM2_ChªÃl3
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl3_BASE
)

	)

2384 
	#DFSDM2_ChªÃl4
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl4_BASE
)

	)

2385 
	#DFSDM2_ChªÃl5
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl5_BASE
)

	)

2386 
	#DFSDM2_ChªÃl6
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl6_BASE
)

	)

2387 
	#DFSDM2_ChªÃl7
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl7_BASE
)

	)

2388 
	#DFSDM2_F‹r0
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r0_BASE
)

	)

2389 
	#DFSDM2_F‹r1
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r1_BASE
)

	)

2390 
	#DFSDM2_F‹r2
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r2_BASE
)

	)

2391 
	#DFSDM2_F‹r3
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r3_BASE
)

	)

2394 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

2395 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

2396 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

2397 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

2398 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

2399 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

2400 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

2401 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

2402 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

2403 
	#GPIOJ
 ((
GPIO_Ty³Def
 *è
GPIOJ_BASE
)

	)

2404 
	#GPIOK
 ((
GPIO_Ty³Def
 *è
GPIOK_BASE
)

	)

2405 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

2406 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

2407 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

2408 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

2409 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

2410 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

2411 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

2412 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

2413 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

2414 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

2415 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

2416 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

2417 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

2418 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

2419 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

2420 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

2421 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

2422 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

2423 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

2424 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

2425 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

2426 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

2427 
	#DMA2D
 ((
DMA2D_Ty³Def
 *)
DMA2D_BASE
)

	)

2428 
	#DCMI
 ((
DCMI_Ty³Def
 *è
DCMI_BASE
)

	)

2429 
	#CRYP
 ((
CRYP_Ty³Def
 *è
CRYP_BASE
)

	)

2430 
	#HASH
 ((
HASH_Ty³Def
 *è
HASH_BASE
)

	)

2431 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty³Def
 *è
HASH_DIGEST_BASE
)

	)

2432 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

2434 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2435 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

2436 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

2437 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

2438 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

2439 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

2442 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2443 
	#FMC_Bªk1
 ((
FMC_Bªk1_Ty³Def
 *è
FMC_Bªk1_R_BASE
)

	)

2444 
	#FMC_Bªk1E
 ((
FMC_Bªk1E_Ty³Def
 *è
FMC_Bªk1E_R_BASE
)

	)

2445 
	#FMC_Bªk2
 ((
FMC_Bªk2_Ty³Def
 *è
FMC_Bªk2_R_BASE
)

	)

2446 
	#FMC_Bªk3
 ((
FMC_Bªk3_Ty³Def
 *è
FMC_Bªk3_R_BASE
)

	)

2447 
	#FMC_Bªk4
 ((
FMC_Bªk4_Ty³Def
 *è
FMC_Bªk4_R_BASE
)

	)

2448 
	#FMC_Bªk5_6
 ((
FMC_Bªk5_6_Ty³Def
 *è
FMC_Bªk5_6_R_BASE
)

	)

2451 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

2475 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

2476 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

2477 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

2478 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

2479 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

2480 
	#ADC_SR_OVR
 ((
ušt8_t
)0x20è

	)

2483 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

2484 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

2485 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

2486 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

2487 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

2488 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

2489 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

2490 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

2491 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

2492 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

2493 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

2494 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

2495 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

2496 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

2497 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

2498 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

2499 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

2500 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

2501 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

2502 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

2503 
	#ADC_CR1_RES
 ((
ušt32_t
)0x03000000è

	)

2504 
	#ADC_CR1_RES_0
 ((
ušt32_t
)0x01000000è

	)

2505 
	#ADC_CR1_RES_1
 ((
ušt32_t
)0x02000000è

	)

2506 
	#ADC_CR1_OVRIE
 ((
ušt32_t
)0x04000000è

	)

2509 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

2510 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

2511 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

2512 
	#ADC_CR2_DDS
 ((
ušt32_t
)0x00000200è

	)

2513 
	#ADC_CR2_EOCS
 ((
ušt32_t
)0x00000400è

	)

2514 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

2515 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x000F0000è

	)

2516 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00010000è

	)

2517 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00020000è

	)

2518 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00040000è

	)

2519 
	#ADC_CR2_JEXTSEL_3
 ((
ušt32_t
)0x00080000è

	)

2520 
	#ADC_CR2_JEXTEN
 ((
ušt32_t
)0x00300000è

	)

2521 
	#ADC_CR2_JEXTEN_0
 ((
ušt32_t
)0x00100000è

	)

2522 
	#ADC_CR2_JEXTEN_1
 ((
ušt32_t
)0x00200000è

	)

2523 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00400000è

	)

2524 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x0F000000è

	)

2525 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x01000000è

	)

2526 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x02000000è

	)

2527 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x04000000è

	)

2528 
	#ADC_CR2_EXTSEL_3
 ((
ušt32_t
)0x08000000è

	)

2529 
	#ADC_CR2_EXTEN
 ((
ušt32_t
)0x30000000è

	)

2530 
	#ADC_CR2_EXTEN_0
 ((
ušt32_t
)0x10000000è

	)

2531 
	#ADC_CR2_EXTEN_1
 ((
ušt32_t
)0x20000000è

	)

2532 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x40000000è

	)

2535 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

2536 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

2537 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

2538 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

2539 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

2540 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

2541 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

2542 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

2543 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

2544 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

2545 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

2546 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

2547 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

2548 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

2549 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

2550 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

2551 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

2552 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

2553 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

2554 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

2555 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

2556 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

2557 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

2558 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

2559 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

2560 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

2561 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

2562 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

2563 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

2564 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

2565 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

2566 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

2567 
	#ADC_SMPR1_SMP18
 ((
ušt32_t
)0x07000000è

	)

2568 
	#ADC_SMPR1_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

2569 
	#ADC_SMPR1_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

2570 
	#ADC_SMPR1_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

2573 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

2574 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

2575 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

2576 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

2577 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

2578 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

2579 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

2580 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

2581 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

2582 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

2583 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

2584 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

2585 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

2586 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

2587 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

2588 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

2589 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

2590 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

2591 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

2592 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

2593 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

2594 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

2595 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

2596 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

2597 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

2598 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

2599 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

2600 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

2601 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

2602 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

2603 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

2604 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

2605 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

2606 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

2607 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

2608 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

2609 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

2610 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

2611 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

2612 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

2615 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

2618 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

2621 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

2624 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

2627 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

2630 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

2633 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

2634 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

2635 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

2636 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

2637 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

2638 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

2639 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

2640 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

2641 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

2642 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

2643 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

2644 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

2645 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

2646 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

2647 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

2648 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

2649 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

2650 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

2651 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

2652 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

2653 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

2654 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

2655 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

2656 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

2657 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

2658 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

2659 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

2660 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

2661 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

2664 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

2665 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

2666 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

2667 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

2668 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

2669 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

2670 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

2671 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

2672 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

2673 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

2674 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

2675 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

2676 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

2677 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

2678 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

2679 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

2680 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

2681 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

2682 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

2683 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

2684 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

2685 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

2686 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

2687 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

2688 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

2689 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

2690 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

2691 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

2692 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

2693 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

2694 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

2695 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

2696 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

2697 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

2698 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

2699 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

2702 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

2703 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

2704 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

2705 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

2706 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

2707 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

2708 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

2709 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

2710 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

2711 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

2712 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

2713 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

2714 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

2715 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

2716 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

2717 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

2718 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

2719 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

2720 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

2721 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

2722 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

2723 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

2724 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

2725 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

2726 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

2727 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

2728 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

2729 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

2730 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

2731 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

2732 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

2733 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

2734 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

2735 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

2736 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

2737 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

2740 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

2741 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

2742 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

2743 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

2744 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

2745 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

2746 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

2747 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

2748 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

2749 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

2750 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

2751 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

2752 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

2753 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

2754 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

2755 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

2756 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

2757 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

2758 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

2759 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

2760 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

2761 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

2762 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

2763 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

2764 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

2765 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

2766 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

2769 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2772 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2775 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2778 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2781 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

2782 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

2785 
	#ADC_CSR_AWD1
 ((
ušt32_t
)0x00000001è

	)

2786 
	#ADC_CSR_EOC1
 ((
ušt32_t
)0x00000002è

	)

2787 
	#ADC_CSR_JEOC1
 ((
ušt32_t
)0x00000004è

	)

2788 
	#ADC_CSR_JSTRT1
 ((
ušt32_t
)0x00000008è

	)

2789 
	#ADC_CSR_STRT1
 ((
ušt32_t
)0x00000010è

	)

2790 
	#ADC_CSR_OVR1
 ((
ušt32_t
)0x00000020è

	)

2791 
	#ADC_CSR_AWD2
 ((
ušt32_t
)0x00000100è

	)

2792 
	#ADC_CSR_EOC2
 ((
ušt32_t
)0x00000200è

	)

2793 
	#ADC_CSR_JEOC2
 ((
ušt32_t
)0x00000400è

	)

2794 
	#ADC_CSR_JSTRT2
 ((
ušt32_t
)0x00000800è

	)

2795 
	#ADC_CSR_STRT2
 ((
ušt32_t
)0x00001000è

	)

2796 
	#ADC_CSR_OVR2
 ((
ušt32_t
)0x00002000è

	)

2797 
	#ADC_CSR_AWD3
 ((
ušt32_t
)0x00010000è

	)

2798 
	#ADC_CSR_EOC3
 ((
ušt32_t
)0x00020000è

	)

2799 
	#ADC_CSR_JEOC3
 ((
ušt32_t
)0x00040000è

	)

2800 
	#ADC_CSR_JSTRT3
 ((
ušt32_t
)0x00080000è

	)

2801 
	#ADC_CSR_STRT3
 ((
ušt32_t
)0x00100000è

	)

2802 
	#ADC_CSR_OVR3
 ((
ušt32_t
)0x00200000è

	)

2805 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2806 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2807 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2810 
	#ADC_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

2811 
	#ADC_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

2812 
	#ADC_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

2813 
	#ADC_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

2814 
	#ADC_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

2815 
	#ADC_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

2816 
	#ADC_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

2817 
	#ADC_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

2818 
	#ADC_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

2819 
	#ADC_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

2820 
	#ADC_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

2821 
	#ADC_CCR_DDS
 ((
ušt32_t
)0x00002000è

	)

2822 
	#ADC_CCR_DMA
 ((
ušt32_t
)0x0000C000è

	)

2823 
	#ADC_CCR_DMA_0
 ((
ušt32_t
)0x00004000è

	)

2824 
	#ADC_CCR_DMA_1
 ((
ušt32_t
)0x00008000è

	)

2825 
	#ADC_CCR_ADCPRE
 ((
ušt32_t
)0x00030000è

	)

2826 
	#ADC_CCR_ADCPRE_0
 ((
ušt32_t
)0x00010000è

	)

2827 
	#ADC_CCR_ADCPRE_1
 ((
ušt32_t
)0x00020000è

	)

2828 
	#ADC_CCR_VBATE
 ((
ušt32_t
)0x00400000è

	)

2829 
	#ADC_CCR_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

2832 
	#ADC_CDR_DATA1
 ((
ušt32_t
)0x0000FFFFè

	)

2833 
	#ADC_CDR_DATA2
 ((
ušt32_t
)0xFFFF0000è

	)

2842 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

2843 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

2844 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

2845 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

2846 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

2847 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

2848 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

2849 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

2850 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

2853 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

2854 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

2855 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

2856 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

2857 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

2858 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

2859 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

2860 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

2861 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

2864 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

2865 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

2866 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

2867 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

2868 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

2869 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

2870 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

2871 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

2872 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

2873 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

2874 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

2875 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

2876 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

2877 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

2878 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

2879 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

2881 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

2882 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

2883 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

2884 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

2886 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

2887 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

2888 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

2889 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

2892 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

2893 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

2894 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

2895 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

2898 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

2899 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

2900 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

2901 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

2904 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

2905 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

2906 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

2907 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

2908 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

2909 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

2910 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

2911 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

2912 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

2913 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

2914 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

2915 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

2916 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

2917 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

2920 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

2921 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

2922 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

2924 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

2925 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

2926 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

2927 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

2929 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

2930 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

2933 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

2934 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

2935 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

2936 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

2937 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

2938 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

2942 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2943 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2944 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2945 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2946 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2949 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2950 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

2951 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2954 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2955 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2956 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2957 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2960 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2961 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2962 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2963 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2966 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2967 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2968 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2969 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2970 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2973 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2974 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

2975 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2978 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2979 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2980 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2981 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2984 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2985 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2986 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2987 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2990 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2991 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

2992 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

2993 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2994 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2997 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2998 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

2999 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3002 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3003 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3004 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3005 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3008 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3009 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3010 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3011 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3014 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

3015 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

3016 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

3017 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

3020 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

3021 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

3022 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3025 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3026 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3027 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3028 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3031 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3032 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3033 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3034 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3037 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

3038 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

3039 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

3040 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

3043 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

3044 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

3045 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3048 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3049 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3050 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3051 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3054 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3055 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3056 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3057 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3061 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

3064 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

3065 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

3066 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

3067 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

3068 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

3069 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

3070 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

3071 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

3072 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

3073 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

3074 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

3075 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

3076 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

3077 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

3078 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

3081 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

3082 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

3083 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

3084 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

3085 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

3086 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

3087 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

3088 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

3089 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

3090 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

3091 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

3092 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

3093 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

3094 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

3095 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

3098 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

3099 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

3100 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

3101 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

3102 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

3103 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

3104 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

3105 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

3106 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

3107 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

3108 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

3109 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

3110 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

3111 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

3112 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

3115 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

3116 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

3117 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

3118 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

3119 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

3120 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

3121 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

3122 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

3123 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

3124 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

3125 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

3126 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

3127 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

3128 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

3129 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

3132 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3133 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3134 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3135 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3136 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3137 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3138 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3139 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3140 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3141 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3142 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3143 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3144 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3145 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3146 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3147 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3148 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3149 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3150 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3151 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3152 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3153 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3154 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3155 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3156 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3157 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3158 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3159 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3160 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3161 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3162 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3163 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3166 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3167 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3168 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3169 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3170 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3171 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3172 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3173 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3174 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3175 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3176 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3177 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3178 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3179 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3180 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3181 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3182 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3183 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3184 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3185 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3186 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3187 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3188 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3189 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3190 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3191 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3192 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3193 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3194 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3195 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3196 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3197 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3200 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3201 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3202 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3203 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3204 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3205 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3206 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3207 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3208 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3209 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3210 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3211 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3212 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3213 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3214 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3215 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3216 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3217 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3218 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3219 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3220 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3221 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3222 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3223 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3224 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3225 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3226 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3227 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3228 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3229 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3230 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3231 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3234 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3235 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3236 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3237 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3238 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3239 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3240 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3241 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3242 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3243 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3244 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3245 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3246 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3247 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3248 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3249 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3250 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3251 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3252 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3253 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3254 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3255 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3256 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3257 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3258 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3259 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3260 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3261 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3262 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3263 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3264 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3265 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3268 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3269 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3270 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3271 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3272 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3273 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3274 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3275 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3276 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3277 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3278 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3279 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3280 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3281 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3282 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3283 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3284 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3285 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3286 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3287 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3288 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3289 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3290 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3291 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3292 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3293 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3294 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3295 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3296 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3297 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3298 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3299 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3302 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3303 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3304 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3305 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3306 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3307 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3308 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3309 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3310 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3311 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3312 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3313 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3314 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3315 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3316 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3317 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3318 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3319 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3320 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3321 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3322 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3323 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3324 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3325 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3326 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3327 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3328 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3329 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3330 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3331 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3332 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3333 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3336 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3337 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3338 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3339 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3340 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3341 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3342 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3343 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3344 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3345 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3346 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3347 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3348 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3349 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3350 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3351 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3352 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3353 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3354 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3355 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3356 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3357 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3358 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3359 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3360 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3361 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3362 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3363 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3364 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3365 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3366 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3367 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3370 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3371 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3372 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3373 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3374 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3375 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3376 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3377 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3378 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3379 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3380 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3381 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3382 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3383 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3384 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3385 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3386 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3387 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3388 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3389 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3390 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3391 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3392 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3393 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3394 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3395 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3396 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3397 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3398 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3399 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3400 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3401 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3404 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3405 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3406 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3407 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3408 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3409 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3410 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3411 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3412 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3413 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3414 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3415 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3416 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3417 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3418 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3419 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3420 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3421 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3422 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3423 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3424 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3425 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3426 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3427 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3428 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3429 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3430 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3431 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3432 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3433 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3434 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3435 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3438 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3439 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3440 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3441 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3442 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3443 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3444 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3445 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3446 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3447 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3448 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3449 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3450 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3451 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3452 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3453 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3454 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3455 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3456 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3457 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3458 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3459 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3460 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3461 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3462 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3463 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3464 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3465 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3466 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3467 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3468 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3469 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3472 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3473 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3474 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3475 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3476 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3477 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3478 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3479 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3480 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3481 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3482 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3483 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3484 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3485 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3486 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3487 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3488 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3489 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3490 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3491 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3492 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3493 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3494 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3495 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3496 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3497 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3498 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3499 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3500 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3501 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3502 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3503 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3506 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3507 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3508 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3509 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3510 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3511 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3512 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3513 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3514 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3515 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3516 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3517 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3518 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3519 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3520 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3521 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3522 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3523 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3524 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3525 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3526 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3527 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3528 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3529 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3530 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3531 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3532 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3533 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3534 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3535 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3536 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3537 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3540 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3541 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3542 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3543 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3544 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3545 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3546 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3547 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3548 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3549 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3550 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3551 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3552 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3553 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3554 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3555 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3556 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3557 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3558 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3559 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3560 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3561 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3562 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3563 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3564 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3565 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3566 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3567 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3568 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3569 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3570 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3571 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3574 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3575 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3576 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3577 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3578 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3579 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3580 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3581 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3582 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3583 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3584 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3585 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3586 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3587 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3588 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3589 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3590 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3591 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3592 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3593 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3594 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3595 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3596 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3597 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3598 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3599 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3600 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3601 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3602 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3603 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3604 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3605 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3608 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3609 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3610 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3611 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3612 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3613 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3614 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3615 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3616 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3617 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3618 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3619 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3620 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3621 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3622 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3623 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3624 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3625 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3626 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3627 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3628 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3629 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3630 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3631 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3632 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3633 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3634 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3635 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3636 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3637 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3638 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3639 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3642 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3643 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3644 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3645 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3646 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3647 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3648 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3649 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3650 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3651 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3652 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3653 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3654 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3655 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3656 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3657 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3658 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3659 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3660 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3661 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3662 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3663 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3664 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3665 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3666 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3667 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3668 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3669 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3670 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3671 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3672 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3673 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3676 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3677 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3678 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3679 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3680 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3681 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3682 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3683 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3684 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3685 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3686 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3687 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3688 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3689 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3690 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3691 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3692 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3693 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3694 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3695 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3696 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3697 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3698 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3699 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3700 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3701 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3702 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3703 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3704 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3705 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3706 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3707 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3710 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3711 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3712 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3713 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3714 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3715 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3716 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3717 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3718 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3719 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3720 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3721 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3722 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3723 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3724 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3725 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3726 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3727 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3728 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3729 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3730 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3731 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3732 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3733 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3734 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3735 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3736 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3737 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3738 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3739 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3740 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3741 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3744 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3745 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3746 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3747 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3748 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3749 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3750 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3751 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3752 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3753 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3754 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3755 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3756 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3757 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3758 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3759 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3760 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3761 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3762 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3763 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3764 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3765 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3766 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3767 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3768 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3769 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3770 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3771 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3772 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3773 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3774 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3775 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3778 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3779 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3780 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3781 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3782 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3783 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3784 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3785 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3786 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3787 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3788 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3789 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3790 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3791 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3792 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3793 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3794 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3795 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3796 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3797 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3798 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3799 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3800 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3801 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3802 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3803 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3804 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3805 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3806 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3807 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3808 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3809 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3812 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3813 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3814 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3815 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3816 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3817 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3818 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3819 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3820 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3821 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3822 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3823 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3824 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3825 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3826 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3827 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3828 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3829 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3830 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3831 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3832 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3833 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3834 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3835 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3836 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3837 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3838 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3839 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3840 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3841 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3842 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3843 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3846 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3847 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3848 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3849 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3850 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3851 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3852 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3853 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3854 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3855 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3856 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3857 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3858 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3859 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3860 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3861 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3862 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3863 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3864 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3865 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3866 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3867 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3868 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3869 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3870 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3871 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3872 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3873 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3874 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3875 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3876 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3877 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3880 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3881 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3882 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3883 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3884 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3885 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3886 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3887 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3888 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3889 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3890 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3891 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3892 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3893 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3894 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3895 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3896 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3897 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3898 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3899 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3900 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3901 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3902 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3903 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3904 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3905 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3906 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3907 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3908 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3909 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3910 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3911 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3914 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3915 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3916 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3917 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3918 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3919 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3920 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3921 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3922 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3923 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3924 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3925 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3926 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3927 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3928 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3929 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3930 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3931 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3932 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3933 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3934 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3935 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3936 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3937 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3938 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3939 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3940 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3941 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3942 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3943 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3944 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3945 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3948 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3949 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3950 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3951 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3952 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3953 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3954 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3955 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3956 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3957 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3958 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3959 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3960 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3961 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3962 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3963 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3964 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3965 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3966 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3967 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3968 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3969 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3970 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3971 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3972 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3973 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3974 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3975 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3976 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3977 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3978 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3979 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3982 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3983 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3984 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3985 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3986 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3987 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3988 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3989 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3990 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3991 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3992 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3993 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3994 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3995 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3996 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3997 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3998 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3999 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4000 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4001 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4002 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4003 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4004 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4005 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4006 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4007 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4008 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4009 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4010 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4011 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4012 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4013 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4016 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

4017 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

4018 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

4019 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

4020 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

4021 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

4022 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

4023 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

4024 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

4025 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

4026 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

4027 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

4028 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

4029 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

4030 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

4031 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

4032 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

4033 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4034 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4035 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4036 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4037 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4038 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4039 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4040 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4041 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4042 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4043 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4044 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4045 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4046 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4047 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4050 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

4051 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

4052 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

4053 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

4054 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

4055 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

4056 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

4057 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

4058 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

4059 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

4060 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

4061 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

4062 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

4063 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

4064 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

4065 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

4066 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

4067 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4068 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4069 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4070 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4071 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4072 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4073 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4074 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4075 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4076 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4077 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4078 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4079 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4080 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4081 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4083 #ià
defšed
(
STM32F446xx
)

4091 
	#CEC_CR_CECEN
 ((
ušt32_t
)0x00000001è

	)

4092 
	#CEC_CR_TXSOM
 ((
ušt32_t
)0x00000002è

	)

4093 
	#CEC_CR_TXEOM
 ((
ušt32_t
)0x00000004è

	)

4096 
	#CEC_CFGR_SFT
 ((
ušt32_t
)0x00000007è

	)

4097 
	#CEC_CFGR_RXTOL
 ((
ušt32_t
)0x00000008è

	)

4098 
	#CEC_CFGR_BRESTP
 ((
ušt32_t
)0x00000010è

	)

4099 
	#CEC_CFGR_BREGEN
 ((
ušt32_t
)0x00000020è

	)

4100 
	#CEC_CFGR_LREGEN
 ((
ušt32_t
)0x00000040è

	)

4101 
	#CEC_CFGR_SFTOPT
 ((
ušt32_t
)0x00000100è

	)

4102 
	#CEC_CFGR_BRDNOGEN
 ((
ušt32_t
)0x00000080è

	)

4103 
	#CEC_CFGR_OAR
 ((
ušt32_t
)0x7FFF0000è

	)

4104 
	#CEC_CFGR_LSTN
 ((
ušt32_t
)0x80000000è

	)

4107 
	#CEC_TXDR_TXD
 ((
ušt32_t
)0x000000FFè

	)

4110 
	#CEC_TXDR_RXD
 ((
ušt32_t
)0x000000FFè

	)

4113 
	#CEC_ISR_RXBR
 ((
ušt32_t
)0x00000001è

	)

4114 
	#CEC_ISR_RXEND
 ((
ušt32_t
)0x00000002è

	)

4115 
	#CEC_ISR_RXOVR
 ((
ušt32_t
)0x00000004è

	)

4116 
	#CEC_ISR_BRE
 ((
ušt32_t
)0x00000008è

	)

4117 
	#CEC_ISR_SBPE
 ((
ušt32_t
)0x00000010è

	)

4118 
	#CEC_ISR_LBPE
 ((
ušt32_t
)0x00000020è

	)

4119 
	#CEC_ISR_RXACKE
 ((
ušt32_t
)0x00000040è

	)

4120 
	#CEC_ISR_ARBLST
 ((
ušt32_t
)0x00000080è

	)

4121 
	#CEC_ISR_TXBR
 ((
ušt32_t
)0x00000100è

	)

4122 
	#CEC_ISR_TXEND
 ((
ušt32_t
)0x00000200è

	)

4123 
	#CEC_ISR_TXUDR
 ((
ušt32_t
)0x00000400è

	)

4124 
	#CEC_ISR_TXERR
 ((
ušt32_t
)0x00000800è

	)

4125 
	#CEC_ISR_TXACKE
 ((
ušt32_t
)0x00001000è

	)

4128 
	#CEC_IER_RXBRIE
 ((
ušt32_t
)0x00000001è

	)

4129 
	#CEC_IER_RXENDIE
 ((
ušt32_t
)0x00000002è

	)

4130 
	#CEC_IER_RXOVRIE
 ((
ušt32_t
)0x00000004è

	)

4131 
	#CEC_IER_BREIEIE
 ((
ušt32_t
)0x00000008è

	)

4132 
	#CEC_IER_SBPEIE
 ((
ušt32_t
)0x00000010è

	)

4133 
	#CEC_IER_LBPEIE
 ((
ušt32_t
)0x00000020è

	)

4134 
	#CEC_IER_RXACKEIE
 ((
ušt32_t
)0x00000040è

	)

4135 
	#CEC_IER_ARBLSTIE
 ((
ušt32_t
)0x00000080è

	)

4136 
	#CEC_IER_TXBRIE
 ((
ušt32_t
)0x00000100è

	)

4137 
	#CEC_IER_TXENDIE
 ((
ušt32_t
)0x00000200è

	)

4138 
	#CEC_IER_TXUDRIE
 ((
ušt32_t
)0x00000400è

	)

4139 
	#CEC_IER_TXERRIE
 ((
ušt32_t
)0x00000800è

	)

4140 
	#CEC_IER_TXACKEIE
 ((
ušt32_t
)0x00001000è

	)

4149 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

4153 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

4157 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

4165 
	#CRYP_CR_ALGODIR
 ((
ušt32_t
)0x00000004)

	)

4167 
	#CRYP_CR_ALGOMODE
 ((
ušt32_t
)0x00080038)

	)

4168 
	#CRYP_CR_ALGOMODE_0
 ((
ušt32_t
)0x00000008)

	)

4169 
	#CRYP_CR_ALGOMODE_1
 ((
ušt32_t
)0x00000010)

	)

4170 
	#CRYP_CR_ALGOMODE_2
 ((
ušt32_t
)0x00000020)

	)

4171 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ušt32_t
)0x00000000)

	)

4172 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ušt32_t
)0x00000008)

	)

4173 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ušt32_t
)0x00000010)

	)

4174 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ušt32_t
)0x00000018)

	)

4175 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ušt32_t
)0x00000020)

	)

4176 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ušt32_t
)0x00000028)

	)

4177 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ušt32_t
)0x00000030)

	)

4178 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ušt32_t
)0x00000038)

	)

4180 
	#CRYP_CR_DATATYPE
 ((
ušt32_t
)0x000000C0)

	)

4181 
	#CRYP_CR_DATATYPE_0
 ((
ušt32_t
)0x00000040)

	)

4182 
	#CRYP_CR_DATATYPE_1
 ((
ušt32_t
)0x00000080)

	)

4183 
	#CRYP_CR_KEYSIZE
 ((
ušt32_t
)0x00000300)

	)

4184 
	#CRYP_CR_KEYSIZE_0
 ((
ušt32_t
)0x00000100)

	)

4185 
	#CRYP_CR_KEYSIZE_1
 ((
ušt32_t
)0x00000200)

	)

4186 
	#CRYP_CR_FFLUSH
 ((
ušt32_t
)0x00004000)

	)

4187 
	#CRYP_CR_CRYPEN
 ((
ušt32_t
)0x00008000)

	)

4189 
	#CRYP_CR_GCM_CCMPH
 ((
ušt32_t
)0x00030000)

	)

4190 
	#CRYP_CR_GCM_CCMPH_0
 ((
ušt32_t
)0x00010000)

	)

4191 
	#CRYP_CR_GCM_CCMPH_1
 ((
ušt32_t
)0x00020000)

	)

4192 
	#CRYP_CR_ALGOMODE_3
 ((
ušt32_t
)0x00080000)

	)

4195 
	#CRYP_SR_IFEM
 ((
ušt32_t
)0x00000001)

	)

4196 
	#CRYP_SR_IFNF
 ((
ušt32_t
)0x00000002)

	)

4197 
	#CRYP_SR_OFNE
 ((
ušt32_t
)0x00000004)

	)

4198 
	#CRYP_SR_OFFU
 ((
ušt32_t
)0x00000008)

	)

4199 
	#CRYP_SR_BUSY
 ((
ušt32_t
)0x00000010)

	)

4201 
	#CRYP_DMACR_DIEN
 ((
ušt32_t
)0x00000001)

	)

4202 
	#CRYP_DMACR_DOEN
 ((
ušt32_t
)0x00000002)

	)

4204 
	#CRYP_IMSCR_INIM
 ((
ušt32_t
)0x00000001)

	)

4205 
	#CRYP_IMSCR_OUTIM
 ((
ušt32_t
)0x00000002)

	)

4207 
	#CRYP_RISR_OUTRIS
 ((
ušt32_t
)0x00000001)

	)

4208 
	#CRYP_RISR_INRIS
 ((
ušt32_t
)0x00000002)

	)

4210 
	#CRYP_MISR_INMIS
 ((
ušt32_t
)0x00000001)

	)

4211 
	#CRYP_MISR_OUTMIS
 ((
ušt32_t
)0x00000002)

	)

4219 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4220 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4221 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4223 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4224 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4225 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4226 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4228 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4229 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4230 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4232 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4233 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4234 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4235 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4236 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4238 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4239 
	#DAC_CR_DMAUDRIE1
 ((
ušt32_t
)0x00002000è

	)

4240 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4241 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4242 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4244 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4245 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4246 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4247 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4249 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4250 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4251 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4253 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4254 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4255 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4256 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4257 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4259 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4260 
	#DAC_CR_DMAUDRIE2
 ((
ušt32_t
)0x20000000Uè

	)

4263 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4264 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4267 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4270 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4273 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4276 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4279 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4282 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4285 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4286 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4289 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4290 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4293 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4294 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4297 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4300 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4303 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4304 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4318 
	#DCMI_CR_CAPTURE
 ((
ušt32_t
)0x00000001)

	)

4319 
	#DCMI_CR_CM
 ((
ušt32_t
)0x00000002)

	)

4320 
	#DCMI_CR_CROP
 ((
ušt32_t
)0x00000004)

	)

4321 
	#DCMI_CR_JPEG
 ((
ušt32_t
)0x00000008)

	)

4322 
	#DCMI_CR_ESS
 ((
ušt32_t
)0x00000010)

	)

4323 
	#DCMI_CR_PCKPOL
 ((
ušt32_t
)0x00000020)

	)

4324 
	#DCMI_CR_HSPOL
 ((
ušt32_t
)0x00000040)

	)

4325 
	#DCMI_CR_VSPOL
 ((
ušt32_t
)0x00000080)

	)

4326 
	#DCMI_CR_FCRC_0
 ((
ušt32_t
)0x00000100)

	)

4327 
	#DCMI_CR_FCRC_1
 ((
ušt32_t
)0x00000200)

	)

4328 
	#DCMI_CR_EDM_0
 ((
ušt32_t
)0x00000400)

	)

4329 
	#DCMI_CR_EDM_1
 ((
ušt32_t
)0x00000800)

	)

4330 
	#DCMI_CR_CRE
 ((
ušt32_t
)0x00001000)

	)

4331 
	#DCMI_CR_ENABLE
 ((
ušt32_t
)0x00004000)

	)

4334 
	#DCMI_SR_HSYNC
 ((
ušt32_t
)0x00000001)

	)

4335 
	#DCMI_SR_VSYNC
 ((
ušt32_t
)0x00000002)

	)

4336 
	#DCMI_SR_FNE
 ((
ušt32_t
)0x00000004)

	)

4339 
	#DCMI_RIS_FRAME_RIS
 ((
ušt32_t
)0x00000001)

	)

4340 
	#DCMI_RIS_OVR_RIS
 ((
ušt32_t
)0x00000002)

	)

4341 
	#DCMI_RIS_ERR_RIS
 ((
ušt32_t
)0x00000004)

	)

4342 
	#DCMI_RIS_VSYNC_RIS
 ((
ušt32_t
)0x00000008)

	)

4343 
	#DCMI_RIS_LINE_RIS
 ((
ušt32_t
)0x00000010)

	)

4345 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4346 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4347 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4348 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4349 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4350 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4353 
	#DCMI_IER_FRAME_IE
 ((
ušt32_t
)0x00000001)

	)

4354 
	#DCMI_IER_OVR_IE
 ((
ušt32_t
)0x00000002)

	)

4355 
	#DCMI_IER_ERR_IE
 ((
ušt32_t
)0x00000004)

	)

4356 
	#DCMI_IER_VSYNC_IE
 ((
ušt32_t
)0x00000008)

	)

4357 
	#DCMI_IER_LINE_IE
 ((
ušt32_t
)0x00000010)

	)

4360 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4363 
	#DCMI_MIS_FRAME_MIS
 ((
ušt32_t
)0x00000001)

	)

4364 
	#DCMI_MIS_OVR_MIS
 ((
ušt32_t
)0x00000002)

	)

4365 
	#DCMI_MIS_ERR_MIS
 ((
ušt32_t
)0x00000004)

	)

4366 
	#DCMI_MIS_VSYNC_MIS
 ((
ušt32_t
)0x00000008)

	)

4367 
	#DCMI_MIS_LINE_MIS
 ((
ušt32_t
)0x00000010)

	)

4370 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4371 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4372 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4373 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4374 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4377 
	#DCMI_ICR_FRAME_ISC
 ((
ušt32_t
)0x00000001)

	)

4378 
	#DCMI_ICR_OVR_ISC
 ((
ušt32_t
)0x00000002)

	)

4379 
	#DCMI_ICR_ERR_ISC
 ((
ušt32_t
)0x00000004)

	)

4380 
	#DCMI_ICR_VSYNC_ISC
 ((
ušt32_t
)0x00000008)

	)

4381 
	#DCMI_ICR_LINE_ISC
 ((
ušt32_t
)0x00000010)

	)

4384 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4387 
	#DCMI_ESCR_FSC
 ((
ušt32_t
)0x000000FF)

	)

4388 
	#DCMI_ESCR_LSC
 ((
ušt32_t
)0x0000FF00)

	)

4389 
	#DCMI_ESCR_LEC
 ((
ušt32_t
)0x00FF0000)

	)

4390 
	#DCMI_ESCR_FEC
 ((
ušt32_t
)0xFF000000)

	)

4393 
	#DCMI_ESUR_FSU
 ((
ušt32_t
)0x000000FF)

	)

4394 
	#DCMI_ESUR_LSU
 ((
ušt32_t
)0x0000FF00)

	)

4395 
	#DCMI_ESUR_LEU
 ((
ušt32_t
)0x00FF0000)

	)

4396 
	#DCMI_ESUR_FEU
 ((
ušt32_t
)0xFF000000)

	)

4399 
	#DCMI_CWSTRT_HOFFCNT
 ((
ušt32_t
)0x00003FFF)

	)

4400 
	#DCMI_CWSTRT_VST
 ((
ušt32_t
)0x1FFF0000)

	)

4403 
	#DCMI_CWSIZE_CAPCNT
 ((
ušt32_t
)0x00003FFF)

	)

4404 
	#DCMI_CWSIZE_VLINE
 ((
ušt32_t
)0x3FFF0000)

	)

4407 
	#DCMI_DR_BYTE0
 ((
ušt32_t
)0x000000FF)

	)

4408 
	#DCMI_DR_BYTE1
 ((
ušt32_t
)0x0000FF00)

	)

4409 
	#DCMI_DR_BYTE2
 ((
ušt32_t
)0x00FF0000)

	)

4410 
	#DCMI_DR_BYTE3
 ((
ušt32_t
)0xFF000000)

	)

4421 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
ušt32_t
)0x80000000è

	)

4422 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
ušt32_t
)0x40000000è

	)

4423 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
ušt32_t
)0x00FF0000è

	)

4424 
	#DFSDM_CHCFGR1_DATPACK
 ((
ušt32_t
)0x0000C000è

	)

4425 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
ušt32_t
)0x00008000è

	)

4426 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
ušt32_t
)0x00004000è

	)

4427 
	#DFSDM_CHCFGR1_DATMPX
 ((
ušt32_t
)0x00003000è

	)

4428 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
ušt32_t
)0x00002000è

	)

4429 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
ušt32_t
)0x00001000è

	)

4430 
	#DFSDM_CHCFGR1_CHINSEL
 ((
ušt32_t
)0x00000100è

	)

4431 
	#DFSDM_CHCFGR1_CHEN
 ((
ušt32_t
)0x00000080è

	)

4432 
	#DFSDM_CHCFGR1_CKABEN
 ((
ušt32_t
)0x00000040è

	)

4433 
	#DFSDM_CHCFGR1_SCDEN
 ((
ušt32_t
)0x00000020è

	)

4434 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
ušt32_t
)0x0000000Cè

	)

4435 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
ušt32_t
)0x00000008è

	)

4436 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
ušt32_t
)0x00000004è

	)

4437 
	#DFSDM_CHCFGR1_SITP
 ((
ušt32_t
)0x00000003è

	)

4438 
	#DFSDM_CHCFGR1_SITP_1
 ((
ušt32_t
)0x00000002è

	)

4439 
	#DFSDM_CHCFGR1_SITP_0
 ((
ušt32_t
)0x00000001è

	)

4442 
	#DFSDM_CHCFGR2_OFFSET
 ((
ušt32_t
)0xFFFFFF00è

	)

4443 
	#DFSDM_CHCFGR2_DTRBS
 ((
ušt32_t
)0x000000F8è

	)

4446 
	#DFSDM_CHAWSCDR_AWFORD
 ((
ušt32_t
)0x00C00000è

	)

4447 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
ušt32_t
)0x00800000è

	)

4448 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
ušt32_t
)0x00400000è

	)

4449 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
ušt32_t
)0x001F0000è

	)

4450 
	#DFSDM_CHAWSCDR_BKSCD
 ((
ušt32_t
)0x0000F000è

	)

4451 
	#DFSDM_CHAWSCDR_SCDT
 ((
ušt32_t
)0x000000FFè

	)

4454 
	#DFSDM_CHWDATR_WDATA
 ((
ušt32_t
)0x0000FFFFè

	)

4457 
	#DFSDM_CHDATINR_INDAT0
 ((
ušt32_t
)0x0000FFFFè

	)

4458 
	#DFSDM_CHDATINR_INDAT1
 ((
ušt32_t
)0xFFFF0000è

	)

4463 
	#DFSDM_FLTCR1_AWFSEL
 ((
ušt32_t
)0x40000000è

	)

4464 
	#DFSDM_FLTCR1_FAST
 ((
ušt32_t
)0x20000000è

	)

4465 
	#DFSDM_FLTCR1_RCH
 ((
ušt32_t
)0x07000000è

	)

4466 
	#DFSDM_FLTCR1_RDMAEN
 ((
ušt32_t
)0x00200000è

	)

4467 
	#DFSDM_FLTCR1_RSYNC
 ((
ušt32_t
)0x00080000è

	)

4468 
	#DFSDM_FLTCR1_RCONT
 ((
ušt32_t
)0x00040000è

	)

4469 
	#DFSDM_FLTCR1_RSWSTART
 ((
ušt32_t
)0x00020000è

	)

4470 
	#DFSDM_FLTCR1_JEXTEN
 ((
ušt32_t
)0x00006000è

	)

4471 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
ušt32_t
)0x00004000è

	)

4472 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
ušt32_t
)0x00002000è

	)

4473 
	#DFSDM_FLTCR1_JEXTSEL
 ((
ušt32_t
)0x00000700è

	)

4474 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
ušt32_t
)0x00000400è

	)

4475 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
ušt32_t
)0x00000200è

	)

4476 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
ušt32_t
)0x00000100è

	)

4477 
	#DFSDM_FLTCR1_JDMAEN
 ((
ušt32_t
)0x00000020è

	)

4478 
	#DFSDM_FLTCR1_JSCAN
 ((
ušt32_t
)0x00000010è

	)

4479 
	#DFSDM_FLTCR1_JSYNC
 ((
ušt32_t
)0x00000008è

	)

4480 
	#DFSDM_FLTCR1_JSWSTART
 ((
ušt32_t
)0x00000002è

	)

4481 
	#DFSDM_FLTCR1_DFEN
 ((
ušt32_t
)0x00000001è

	)

4484 
	#DFSDM_FLTCR2_AWDCH
 ((
ušt32_t
)0x000F0000è

	)

4485 
	#DFSDM_FLTCR2_EXCH
 ((
ušt32_t
)0x00000F00è

	)

4486 
	#DFSDM_FLTCR2_CKABIE
 ((
ušt32_t
)0x00000040è

	)

4487 
	#DFSDM_FLTCR2_SCDIE
 ((
ušt32_t
)0x00000020è

	)

4488 
	#DFSDM_FLTCR2_AWDIE
 ((
ušt32_t
)0x00000010è

	)

4489 
	#DFSDM_FLTCR2_ROVRIE
 ((
ušt32_t
)0x00000008è

	)

4490 
	#DFSDM_FLTCR2_JOVRIE
 ((
ušt32_t
)0x00000004è

	)

4491 
	#DFSDM_FLTCR2_REOCIE
 ((
ušt32_t
)0x00000002è

	)

4492 
	#DFSDM_FLTCR2_JEOCIE
 ((
ušt32_t
)0x00000001è

	)

4495 
	#DFSDM_FLTISR_SCDF
 ((
ušt32_t
)0x0F000000è

	)

4496 
	#DFSDM_FLTISR_CKABF
 ((
ušt32_t
)0x000F0000è

	)

4497 
	#DFSDM_FLTISR_RCIP
 ((
ušt32_t
)0x00004000è

	)

4498 
	#DFSDM_FLTISR_JCIP
 ((
ušt32_t
)0x00002000è

	)

4499 
	#DFSDM_FLTISR_AWDF
 ((
ušt32_t
)0x00000010è

	)

4500 
	#DFSDM_FLTISR_ROVRF
 ((
ušt32_t
)0x00000008è

	)

4501 
	#DFSDM_FLTISR_JOVRF
 ((
ušt32_t
)0x00000004è

	)

4502 
	#DFSDM_FLTISR_REOCF
 ((
ušt32_t
)0x00000002è

	)

4503 
	#DFSDM_FLTISR_JEOCF
 ((
ušt32_t
)0x00000001è

	)

4506 
	#DFSDM_FLTICR_CLRSCSDF
 ((
ušt32_t
)0x0F000000è

	)

4507 
	#DFSDM_FLTICR_CLRCKABF
 ((
ušt32_t
)0x000F0000è

	)

4508 
	#DFSDM_FLTICR_CLRROVRF
 ((
ušt32_t
)0x00000008è

	)

4509 
	#DFSDM_FLTICR_CLRJOVRF
 ((
ušt32_t
)0x00000004è

	)

4512 
	#DFSDM_FLTJCHGR_JCHG
 ((
ušt32_t
)0x000000FFè

	)

4515 
	#DFSDM_FLTFCR_FORD
 ((
ušt32_t
)0xE0000000è

	)

4516 
	#DFSDM_FLTFCR_FORD_2
 ((
ušt32_t
)0x80000000è

	)

4517 
	#DFSDM_FLTFCR_FORD_1
 ((
ušt32_t
)0x40000000è

	)

4518 
	#DFSDM_FLTFCR_FORD_0
 ((
ušt32_t
)0x20000000è

	)

4519 
	#DFSDM_FLTFCR_FOSR
 ((
ušt32_t
)0x03FF0000è

	)

4520 
	#DFSDM_FLTFCR_IOSR
 ((
ušt32_t
)0x000000FFè

	)

4523 
	#DFSDM_FLTJDATAR_JDATA
 ((
ušt32_t
)0xFFFFFF00è

	)

4524 
	#DFSDM_FLTJDATAR_JDATACH
 ((
ušt32_t
)0x00000007è

	)

4527 
	#DFSDM_FLTRDATAR_RDATA
 ((
ušt32_t
)0xFFFFFF00è

	)

4528 
	#DFSDM_FLTRDATAR_RPEND
 ((
ušt32_t
)0x00000010è

	)

4529 
	#DFSDM_FLTRDATAR_RDATACH
 ((
ušt32_t
)0x00000007è

	)

4532 
	#DFSDM_FLTAWHTR_AWHT
 ((
ušt32_t
)0xFFFFFF00è

	)

4533 
	#DFSDM_FLTAWHTR_BKAWH
 ((
ušt32_t
)0x0000000Fè

	)

4536 
	#DFSDM_FLTAWLTR_AWLT
 ((
ušt32_t
)0xFFFFFF00è

	)

4537 
	#DFSDM_FLTAWLTR_BKAWL
 ((
ušt32_t
)0x0000000Fè

	)

4540 
	#DFSDM_FLTAWSR_AWHTF
 ((
ušt32_t
)0x00000F00è

	)

4541 
	#DFSDM_FLTAWSR_AWLTF
 ((
ušt32_t
)0x0000000Fè

	)

4544 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
ušt32_t
)0x00000F00è

	)

4545 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
ušt32_t
)0x0000000Fè

	)

4548 
	#DFSDM_FLTEXMAX_EXMAX
 ((
ušt32_t
)0xFFFFFF00è

	)

4549 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
ušt32_t
)0x00000007è

	)

4552 
	#DFSDM_FLTEXMIN_EXMIN
 ((
ušt32_t
)0xFFFFFF00è

	)

4553 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
ušt32_t
)0x00000007è

	)

4556 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
ušt32_t
)0xFFFFFFF0è

	)

4564 
	#DMA_SxCR_CHSEL
 ((
ušt32_t
)0x0E000000)

	)

4565 
	#DMA_SxCR_CHSEL_0
 ((
ušt32_t
)0x02000000)

	)

4566 
	#DMA_SxCR_CHSEL_1
 ((
ušt32_t
)0x04000000)

	)

4567 
	#DMA_SxCR_CHSEL_2
 ((
ušt32_t
)0x08000000)

	)

4568 
	#DMA_SxCR_MBURST
 ((
ušt32_t
)0x01800000)

	)

4569 
	#DMA_SxCR_MBURST_0
 ((
ušt32_t
)0x00800000)

	)

4570 
	#DMA_SxCR_MBURST_1
 ((
ušt32_t
)0x01000000)

	)

4571 
	#DMA_SxCR_PBURST
 ((
ušt32_t
)0x00600000)

	)

4572 
	#DMA_SxCR_PBURST_0
 ((
ušt32_t
)0x00200000)

	)

4573 
	#DMA_SxCR_PBURST_1
 ((
ušt32_t
)0x00400000)

	)

4574 
	#DMA_SxCR_ACK
 ((
ušt32_t
)0x00100000)

	)

4575 
	#DMA_SxCR_CT
 ((
ušt32_t
)0x00080000)

	)

4576 
	#DMA_SxCR_DBM
 ((
ušt32_t
)0x00040000)

	)

4577 
	#DMA_SxCR_PL
 ((
ušt32_t
)0x00030000)

	)

4578 
	#DMA_SxCR_PL_0
 ((
ušt32_t
)0x00010000)

	)

4579 
	#DMA_SxCR_PL_1
 ((
ušt32_t
)0x00020000)

	)

4580 
	#DMA_SxCR_PINCOS
 ((
ušt32_t
)0x00008000)

	)

4581 
	#DMA_SxCR_MSIZE
 ((
ušt32_t
)0x00006000)

	)

4582 
	#DMA_SxCR_MSIZE_0
 ((
ušt32_t
)0x00002000)

	)

4583 
	#DMA_SxCR_MSIZE_1
 ((
ušt32_t
)0x00004000)

	)

4584 
	#DMA_SxCR_PSIZE
 ((
ušt32_t
)0x00001800)

	)

4585 
	#DMA_SxCR_PSIZE_0
 ((
ušt32_t
)0x00000800)

	)

4586 
	#DMA_SxCR_PSIZE_1
 ((
ušt32_t
)0x00001000)

	)

4587 
	#DMA_SxCR_MINC
 ((
ušt32_t
)0x00000400)

	)

4588 
	#DMA_SxCR_PINC
 ((
ušt32_t
)0x00000200)

	)

4589 
	#DMA_SxCR_CIRC
 ((
ušt32_t
)0x00000100)

	)

4590 
	#DMA_SxCR_DIR
 ((
ušt32_t
)0x000000C0)

	)

4591 
	#DMA_SxCR_DIR_0
 ((
ušt32_t
)0x00000040)

	)

4592 
	#DMA_SxCR_DIR_1
 ((
ušt32_t
)0x00000080)

	)

4593 
	#DMA_SxCR_PFCTRL
 ((
ušt32_t
)0x00000020)

	)

4594 
	#DMA_SxCR_TCIE
 ((
ušt32_t
)0x00000010)

	)

4595 
	#DMA_SxCR_HTIE
 ((
ušt32_t
)0x00000008)

	)

4596 
	#DMA_SxCR_TEIE
 ((
ušt32_t
)0x00000004)

	)

4597 
	#DMA_SxCR_DMEIE
 ((
ušt32_t
)0x00000002)

	)

4598 
	#DMA_SxCR_EN
 ((
ušt32_t
)0x00000001)

	)

4601 
	#DMA_SxNDT
 ((
ušt32_t
)0x0000FFFF)

	)

4602 
	#DMA_SxNDT_0
 ((
ušt32_t
)0x00000001)

	)

4603 
	#DMA_SxNDT_1
 ((
ušt32_t
)0x00000002)

	)

4604 
	#DMA_SxNDT_2
 ((
ušt32_t
)0x00000004)

	)

4605 
	#DMA_SxNDT_3
 ((
ušt32_t
)0x00000008)

	)

4606 
	#DMA_SxNDT_4
 ((
ušt32_t
)0x00000010)

	)

4607 
	#DMA_SxNDT_5
 ((
ušt32_t
)0x00000020)

	)

4608 
	#DMA_SxNDT_6
 ((
ušt32_t
)0x00000040)

	)

4609 
	#DMA_SxNDT_7
 ((
ušt32_t
)0x00000080)

	)

4610 
	#DMA_SxNDT_8
 ((
ušt32_t
)0x00000100)

	)

4611 
	#DMA_SxNDT_9
 ((
ušt32_t
)0x00000200)

	)

4612 
	#DMA_SxNDT_10
 ((
ušt32_t
)0x00000400)

	)

4613 
	#DMA_SxNDT_11
 ((
ušt32_t
)0x00000800)

	)

4614 
	#DMA_SxNDT_12
 ((
ušt32_t
)0x00001000)

	)

4615 
	#DMA_SxNDT_13
 ((
ušt32_t
)0x00002000)

	)

4616 
	#DMA_SxNDT_14
 ((
ušt32_t
)0x00004000)

	)

4617 
	#DMA_SxNDT_15
 ((
ušt32_t
)0x00008000)

	)

4620 
	#DMA_SxFCR_FEIE
 ((
ušt32_t
)0x00000080)

	)

4621 
	#DMA_SxFCR_FS
 ((
ušt32_t
)0x00000038)

	)

4622 
	#DMA_SxFCR_FS_0
 ((
ušt32_t
)0x00000008)

	)

4623 
	#DMA_SxFCR_FS_1
 ((
ušt32_t
)0x00000010)

	)

4624 
	#DMA_SxFCR_FS_2
 ((
ušt32_t
)0x00000020)

	)

4625 
	#DMA_SxFCR_DMDIS
 ((
ušt32_t
)0x00000004)

	)

4626 
	#DMA_SxFCR_FTH
 ((
ušt32_t
)0x00000003)

	)

4627 
	#DMA_SxFCR_FTH_0
 ((
ušt32_t
)0x00000001)

	)

4628 
	#DMA_SxFCR_FTH_1
 ((
ušt32_t
)0x00000002)

	)

4631 
	#DMA_LISR_TCIF3
 ((
ušt32_t
)0x08000000)

	)

4632 
	#DMA_LISR_HTIF3
 ((
ušt32_t
)0x04000000)

	)

4633 
	#DMA_LISR_TEIF3
 ((
ušt32_t
)0x02000000)

	)

4634 
	#DMA_LISR_DMEIF3
 ((
ušt32_t
)0x01000000)

	)

4635 
	#DMA_LISR_FEIF3
 ((
ušt32_t
)0x00400000)

	)

4636 
	#DMA_LISR_TCIF2
 ((
ušt32_t
)0x00200000)

	)

4637 
	#DMA_LISR_HTIF2
 ((
ušt32_t
)0x00100000)

	)

4638 
	#DMA_LISR_TEIF2
 ((
ušt32_t
)0x00080000)

	)

4639 
	#DMA_LISR_DMEIF2
 ((
ušt32_t
)0x00040000)

	)

4640 
	#DMA_LISR_FEIF2
 ((
ušt32_t
)0x00010000)

	)

4641 
	#DMA_LISR_TCIF1
 ((
ušt32_t
)0x00000800)

	)

4642 
	#DMA_LISR_HTIF1
 ((
ušt32_t
)0x00000400)

	)

4643 
	#DMA_LISR_TEIF1
 ((
ušt32_t
)0x00000200)

	)

4644 
	#DMA_LISR_DMEIF1
 ((
ušt32_t
)0x00000100)

	)

4645 
	#DMA_LISR_FEIF1
 ((
ušt32_t
)0x00000040)

	)

4646 
	#DMA_LISR_TCIF0
 ((
ušt32_t
)0x00000020)

	)

4647 
	#DMA_LISR_HTIF0
 ((
ušt32_t
)0x00000010)

	)

4648 
	#DMA_LISR_TEIF0
 ((
ušt32_t
)0x00000008)

	)

4649 
	#DMA_LISR_DMEIF0
 ((
ušt32_t
)0x00000004)

	)

4650 
	#DMA_LISR_FEIF0
 ((
ušt32_t
)0x00000001)

	)

4653 
	#DMA_HISR_TCIF7
 ((
ušt32_t
)0x08000000)

	)

4654 
	#DMA_HISR_HTIF7
 ((
ušt32_t
)0x04000000)

	)

4655 
	#DMA_HISR_TEIF7
 ((
ušt32_t
)0x02000000)

	)

4656 
	#DMA_HISR_DMEIF7
 ((
ušt32_t
)0x01000000)

	)

4657 
	#DMA_HISR_FEIF7
 ((
ušt32_t
)0x00400000)

	)

4658 
	#DMA_HISR_TCIF6
 ((
ušt32_t
)0x00200000)

	)

4659 
	#DMA_HISR_HTIF6
 ((
ušt32_t
)0x00100000)

	)

4660 
	#DMA_HISR_TEIF6
 ((
ušt32_t
)0x00080000)

	)

4661 
	#DMA_HISR_DMEIF6
 ((
ušt32_t
)0x00040000)

	)

4662 
	#DMA_HISR_FEIF6
 ((
ušt32_t
)0x00010000)

	)

4663 
	#DMA_HISR_TCIF5
 ((
ušt32_t
)0x00000800)

	)

4664 
	#DMA_HISR_HTIF5
 ((
ušt32_t
)0x00000400)

	)

4665 
	#DMA_HISR_TEIF5
 ((
ušt32_t
)0x00000200)

	)

4666 
	#DMA_HISR_DMEIF5
 ((
ušt32_t
)0x00000100)

	)

4667 
	#DMA_HISR_FEIF5
 ((
ušt32_t
)0x00000040)

	)

4668 
	#DMA_HISR_TCIF4
 ((
ušt32_t
)0x00000020)

	)

4669 
	#DMA_HISR_HTIF4
 ((
ušt32_t
)0x00000010)

	)

4670 
	#DMA_HISR_TEIF4
 ((
ušt32_t
)0x00000008)

	)

4671 
	#DMA_HISR_DMEIF4
 ((
ušt32_t
)0x00000004)

	)

4672 
	#DMA_HISR_FEIF4
 ((
ušt32_t
)0x00000001)

	)

4675 
	#DMA_LIFCR_CTCIF3
 ((
ušt32_t
)0x08000000)

	)

4676 
	#DMA_LIFCR_CHTIF3
 ((
ušt32_t
)0x04000000)

	)

4677 
	#DMA_LIFCR_CTEIF3
 ((
ušt32_t
)0x02000000)

	)

4678 
	#DMA_LIFCR_CDMEIF3
 ((
ušt32_t
)0x01000000)

	)

4679 
	#DMA_LIFCR_CFEIF3
 ((
ušt32_t
)0x00400000)

	)

4680 
	#DMA_LIFCR_CTCIF2
 ((
ušt32_t
)0x00200000)

	)

4681 
	#DMA_LIFCR_CHTIF2
 ((
ušt32_t
)0x00100000)

	)

4682 
	#DMA_LIFCR_CTEIF2
 ((
ušt32_t
)0x00080000)

	)

4683 
	#DMA_LIFCR_CDMEIF2
 ((
ušt32_t
)0x00040000)

	)

4684 
	#DMA_LIFCR_CFEIF2
 ((
ušt32_t
)0x00010000)

	)

4685 
	#DMA_LIFCR_CTCIF1
 ((
ušt32_t
)0x00000800)

	)

4686 
	#DMA_LIFCR_CHTIF1
 ((
ušt32_t
)0x00000400)

	)

4687 
	#DMA_LIFCR_CTEIF1
 ((
ušt32_t
)0x00000200)

	)

4688 
	#DMA_LIFCR_CDMEIF1
 ((
ušt32_t
)0x00000100)

	)

4689 
	#DMA_LIFCR_CFEIF1
 ((
ušt32_t
)0x00000040)

	)

4690 
	#DMA_LIFCR_CTCIF0
 ((
ušt32_t
)0x00000020)

	)

4691 
	#DMA_LIFCR_CHTIF0
 ((
ušt32_t
)0x00000010)

	)

4692 
	#DMA_LIFCR_CTEIF0
 ((
ušt32_t
)0x00000008)

	)

4693 
	#DMA_LIFCR_CDMEIF0
 ((
ušt32_t
)0x00000004)

	)

4694 
	#DMA_LIFCR_CFEIF0
 ((
ušt32_t
)0x00000001)

	)

4697 
	#DMA_HIFCR_CTCIF7
 ((
ušt32_t
)0x08000000)

	)

4698 
	#DMA_HIFCR_CHTIF7
 ((
ušt32_t
)0x04000000)

	)

4699 
	#DMA_HIFCR_CTEIF7
 ((
ušt32_t
)0x02000000)

	)

4700 
	#DMA_HIFCR_CDMEIF7
 ((
ušt32_t
)0x01000000)

	)

4701 
	#DMA_HIFCR_CFEIF7
 ((
ušt32_t
)0x00400000)

	)

4702 
	#DMA_HIFCR_CTCIF6
 ((
ušt32_t
)0x00200000)

	)

4703 
	#DMA_HIFCR_CHTIF6
 ((
ušt32_t
)0x00100000)

	)

4704 
	#DMA_HIFCR_CTEIF6
 ((
ušt32_t
)0x00080000)

	)

4705 
	#DMA_HIFCR_CDMEIF6
 ((
ušt32_t
)0x00040000)

	)

4706 
	#DMA_HIFCR_CFEIF6
 ((
ušt32_t
)0x00010000)

	)

4707 
	#DMA_HIFCR_CTCIF5
 ((
ušt32_t
)0x00000800)

	)

4708 
	#DMA_HIFCR_CHTIF5
 ((
ušt32_t
)0x00000400)

	)

4709 
	#DMA_HIFCR_CTEIF5
 ((
ušt32_t
)0x00000200)

	)

4710 
	#DMA_HIFCR_CDMEIF5
 ((
ušt32_t
)0x00000100)

	)

4711 
	#DMA_HIFCR_CFEIF5
 ((
ušt32_t
)0x00000040)

	)

4712 
	#DMA_HIFCR_CTCIF4
 ((
ušt32_t
)0x00000020)

	)

4713 
	#DMA_HIFCR_CHTIF4
 ((
ušt32_t
)0x00000010)

	)

4714 
	#DMA_HIFCR_CTEIF4
 ((
ušt32_t
)0x00000008)

	)

4715 
	#DMA_HIFCR_CDMEIF4
 ((
ušt32_t
)0x00000004)

	)

4716 
	#DMA_HIFCR_CFEIF4
 ((
ušt32_t
)0x00000001)

	)

4726 
	#DMA2D_CR_START
 ((
ušt32_t
)0x00000001è

	)

4727 
	#DMA2D_CR_SUSP
 ((
ušt32_t
)0x00000002è

	)

4728 
	#DMA2D_CR_ABORT
 ((
ušt32_t
)0x00000004è

	)

4729 
	#DMA2D_CR_TEIE
 ((
ušt32_t
)0x00000100è

	)

4730 
	#DMA2D_CR_TCIE
 ((
ušt32_t
)0x00000200è

	)

4731 
	#DMA2D_CR_TWIE
 ((
ušt32_t
)0x00000400è

	)

4732 
	#DMA2D_CR_CAEIE
 ((
ušt32_t
)0x00000800è

	)

4733 
	#DMA2D_CR_CTCIE
 ((
ušt32_t
)0x00001000è

	)

4734 
	#DMA2D_CR_CEIE
 ((
ušt32_t
)0x00002000è

	)

4735 
	#DMA2D_CR_MODE
 ((
ušt32_t
)0x00030000è

	)

4739 
	#DMA2D_ISR_TEIF
 ((
ušt32_t
)0x00000001è

	)

4740 
	#DMA2D_ISR_TCIF
 ((
ušt32_t
)0x00000002è

	)

4741 
	#DMA2D_ISR_TWIF
 ((
ušt32_t
)0x00000004è

	)

4742 
	#DMA2D_ISR_CAEIF
 ((
ušt32_t
)0x00000008è

	)

4743 
	#DMA2D_ISR_CTCIF
 ((
ušt32_t
)0x00000010è

	)

4744 
	#DMA2D_ISR_CEIF
 ((
ušt32_t
)0x00000020è

	)

4748 
	#DMA2D_IFCR_CTEIF
 ((
ušt32_t
)0x00000001è

	)

4749 
	#DMA2D_IFCR_CTCIF
 ((
ušt32_t
)0x00000002è

	)

4750 
	#DMA2D_IFCR_CTWIF
 ((
ušt32_t
)0x00000004è

	)

4751 
	#DMA2D_IFCR_CAECIF
 ((
ušt32_t
)0x00000008è

	)

4752 
	#DMA2D_IFCR_CCTCIF
 ((
ušt32_t
)0x00000010è

	)

4753 
	#DMA2D_IFCR_CCEIF
 ((
ušt32_t
)0x00000020è

	)

4756 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4757 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4758 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4759 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4760 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4761 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4765 
	#DMA2D_FGMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4769 
	#DMA2D_FGOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4773 
	#DMA2D_BGMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4777 
	#DMA2D_BGOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4781 
	#DMA2D_FGPFCCR_CM
 ((
ušt32_t
)0x0000000Fè

	)

4782 
	#DMA2D_FGPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4783 
	#DMA2D_FGPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4784 
	#DMA2D_FGPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4785 
	#DMA2D_FGPFCCR_CM_3
 ((
ušt32_t
)0x00000008è

	)

4786 
	#DMA2D_FGPFCCR_CCM
 ((
ušt32_t
)0x00000010è

	)

4787 
	#DMA2D_FGPFCCR_START
 ((
ušt32_t
)0x00000020è

	)

4788 
	#DMA2D_FGPFCCR_CS
 ((
ušt32_t
)0x0000FF00è

	)

4789 
	#DMA2D_FGPFCCR_AM
 ((
ušt32_t
)0x00030000è

	)

4790 
	#DMA2D_FGPFCCR_AM_0
 ((
ušt32_t
)0x00010000è

	)

4791 
	#DMA2D_FGPFCCR_AM_1
 ((
ušt32_t
)0x00020000è

	)

4792 
	#DMA2D_FGPFCCR_ALPHA
 ((
ušt32_t
)0xFF000000è

	)

4796 
	#DMA2D_FGCOLR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

4797 
	#DMA2D_FGCOLR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

4798 
	#DMA2D_FGCOLR_RED
 ((
ušt32_t
)0x00FF0000è

	)

4802 
	#DMA2D_BGPFCCR_CM
 ((
ušt32_t
)0x0000000Fè

	)

4803 
	#DMA2D_BGPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4804 
	#DMA2D_BGPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4805 
	#DMA2D_BGPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4806 
	#DMA2D_FGPFCCR_CM_3
 ((
ušt32_t
)0x00000008è

	)

4807 
	#DMA2D_BGPFCCR_CCM
 ((
ušt32_t
)0x00000010è

	)

4808 
	#DMA2D_BGPFCCR_START
 ((
ušt32_t
)0x00000020è

	)

4809 
	#DMA2D_BGPFCCR_CS
 ((
ušt32_t
)0x0000FF00è

	)

4810 
	#DMA2D_BGPFCCR_AM
 ((
ušt32_t
)0x00030000è

	)

4811 
	#DMA2D_BGPFCCR_AM_0
 ((
ušt32_t
)0x00010000è

	)

4812 
	#DMA2D_BGPFCCR_AM_1
 ((
ušt32_t
)0x00020000è

	)

4813 
	#DMA2D_BGPFCCR_ALPHA
 ((
ušt32_t
)0xFF000000è

	)

4817 
	#DMA2D_BGCOLR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

4818 
	#DMA2D_BGCOLR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

4819 
	#DMA2D_BGCOLR_RED
 ((
ušt32_t
)0x00FF0000è

	)

4823 
	#DMA2D_FGCMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4827 
	#DMA2D_BGCMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4831 
	#DMA2D_OPFCCR_CM
 ((
ušt32_t
)0x00000007è

	)

4832 
	#DMA2D_OPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4833 
	#DMA2D_OPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4834 
	#DMA2D_OPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4840 
	#DMA2D_OCOLR_BLUE_1
 ((
ušt32_t
)0x000000FFè

	)

4841 
	#DMA2D_OCOLR_GREEN_1
 ((
ušt32_t
)0x0000FF00è

	)

4842 
	#DMA2D_OCOLR_RED_1
 ((
ušt32_t
)0x00FF0000è

	)

4843 
	#DMA2D_OCOLR_ALPHA_1
 ((
ušt32_t
)0xFF000000è

	)

4846 
	#DMA2D_OCOLR_BLUE_2
 ((
ušt32_t
)0x0000001Fè

	)

4847 
	#DMA2D_OCOLR_GREEN_2
 ((
ušt32_t
)0x000007E0è

	)

4848 
	#DMA2D_OCOLR_RED_2
 ((
ušt32_t
)0x0000F800è

	)

4851 
	#DMA2D_OCOLR_BLUE_3
 ((
ušt32_t
)0x0000001Fè

	)

4852 
	#DMA2D_OCOLR_GREEN_3
 ((
ušt32_t
)0x000003E0è

	)

4853 
	#DMA2D_OCOLR_RED_3
 ((
ušt32_t
)0x00007C00è

	)

4854 
	#DMA2D_OCOLR_ALPHA_3
 ((
ušt32_t
)0x00008000è

	)

4857 
	#DMA2D_OCOLR_BLUE_4
 ((
ušt32_t
)0x0000000Fè

	)

4858 
	#DMA2D_OCOLR_GREEN_4
 ((
ušt32_t
)0x000000F0è

	)

4859 
	#DMA2D_OCOLR_RED_4
 ((
ušt32_t
)0x00000F00è

	)

4860 
	#DMA2D_OCOLR_ALPHA_4
 ((
ušt32_t
)0x0000F000è

	)

4864 
	#DMA2D_OMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4868 
	#DMA2D_OOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4872 
	#DMA2D_NLR_NL
 ((
ušt32_t
)0x0000FFFFè

	)

4873 
	#DMA2D_NLR_PL
 ((
ušt32_t
)0x3FFF0000è

	)

4877 
	#DMA2D_LWR_LW
 ((
ušt32_t
)0x0000FFFFè

	)

4881 
	#DMA2D_AMTCR_EN
 ((
ušt32_t
)0x00000001è

	)

4882 
	#DMA2D_AMTCR_DT
 ((
ušt32_t
)0x0000FF00è

	)

4897 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4898 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4899 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4900 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4901 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4902 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4903 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4904 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4905 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4906 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4907 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4908 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4909 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4910 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4911 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4912 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4913 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4914 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4915 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4916 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4917 
	#EXTI_IMR_MR23
 ((
ušt32_t
)0x00800000è

	)

4920 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4921 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4922 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4923 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4924 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4925 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4926 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4927 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4928 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4929 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4930 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4931 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4932 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4933 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4934 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4935 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4936 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4937 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4938 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4939 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4940 
	#EXTI_EMR_MR23
 ((
ušt32_t
)0x00800000è

	)

4943 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4944 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4945 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4946 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4947 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4948 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4949 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4950 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4951 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4952 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4953 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4954 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4955 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4956 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4957 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4958 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4959 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4960 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4961 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4962 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4963 
	#EXTI_RTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

4966 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4967 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4968 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4969 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4970 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4971 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4972 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4973 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4974 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4975 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4976 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4977 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4978 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4979 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4980 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4981 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4982 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4983 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4984 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4985 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4986 
	#EXTI_FTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

4989 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

4990 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

4991 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

4992 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

4993 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

4994 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

4995 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

4996 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

4997 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

4998 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

4999 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

5000 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

5001 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

5002 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

5003 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

5004 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

5005 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

5006 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

5007 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

5008 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

5009 
	#EXTI_SWIER_SWIER23
 ((
ušt32_t
)0x00800000è

	)

5012 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

5013 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

5014 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

5015 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

5016 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

5017 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

5018 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

5019 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

5020 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

5021 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

5022 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

5023 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

5024 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

5025 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

5026 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

5027 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

5028 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

5029 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

5030 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

5031 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

5032 
	#EXTI_PR_PR23
 ((
ušt32_t
)0x00800000è

	)

5040 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x0000000F)

	)

5041 
	#FLASH_ACR_LATENCY_0WS
 ((
ušt32_t
)0x00000000)

	)

5042 
	#FLASH_ACR_LATENCY_1WS
 ((
ušt32_t
)0x00000001)

	)

5043 
	#FLASH_ACR_LATENCY_2WS
 ((
ušt32_t
)0x00000002)

	)

5044 
	#FLASH_ACR_LATENCY_3WS
 ((
ušt32_t
)0x00000003)

	)

5045 
	#FLASH_ACR_LATENCY_4WS
 ((
ušt32_t
)0x00000004)

	)

5046 
	#FLASH_ACR_LATENCY_5WS
 ((
ušt32_t
)0x00000005)

	)

5047 
	#FLASH_ACR_LATENCY_6WS
 ((
ušt32_t
)0x00000006)

	)

5048 
	#FLASH_ACR_LATENCY_7WS
 ((
ušt32_t
)0x00000007)

	)

5049 
	#FLASH_ACR_LATENCY_8WS
 ((
ušt32_t
)0x00000008)

	)

5050 
	#FLASH_ACR_LATENCY_9WS
 ((
ušt32_t
)0x00000009)

	)

5051 
	#FLASH_ACR_LATENCY_10WS
 ((
ušt32_t
)0x0000000A)

	)

5052 
	#FLASH_ACR_LATENCY_11WS
 ((
ušt32_t
)0x0000000B)

	)

5053 
	#FLASH_ACR_LATENCY_12WS
 ((
ušt32_t
)0x0000000C)

	)

5054 
	#FLASH_ACR_LATENCY_13WS
 ((
ušt32_t
)0x0000000D)

	)

5055 
	#FLASH_ACR_LATENCY_14WS
 ((
ušt32_t
)0x0000000E)

	)

5056 
	#FLASH_ACR_LATENCY_15WS
 ((
ušt32_t
)0x0000000F)

	)

5058 
	#FLASH_ACR_PRFTEN
 ((
ušt32_t
)0x00000100)

	)

5059 
	#FLASH_ACR_ICEN
 ((
ušt32_t
)0x00000200)

	)

5060 
	#FLASH_ACR_DCEN
 ((
ušt32_t
)0x00000400)

	)

5061 
	#FLASH_ACR_ICRST
 ((
ušt32_t
)0x00000800)

	)

5062 
	#FLASH_ACR_DCRST
 ((
ušt32_t
)0x00001000)

	)

5063 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

5064 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C03)

	)

5067 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000001)

	)

5068 
	#FLASH_SR_SOP
 ((
ušt32_t
)0x00000002)

	)

5069 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010)

	)

5070 
	#FLASH_SR_PGAERR
 ((
ušt32_t
)0x00000020)

	)

5071 
	#FLASH_SR_PGPERR
 ((
ušt32_t
)0x00000040)

	)

5072 
	#FLASH_SR_PGSERR
 ((
ušt32_t
)0x00000080)

	)

5073 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00010000)

	)

5076 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001)

	)

5077 
	#FLASH_CR_SER
 ((
ušt32_t
)0x00000002)

	)

5078 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004)

	)

5079 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5080 
	#FLASH_CR_SNB
 ((
ušt32_t
)0x000000F8)

	)

5081 
	#FLASH_CR_SNB_0
 ((
ušt32_t
)0x00000008)

	)

5082 
	#FLASH_CR_SNB_1
 ((
ušt32_t
)0x00000010)

	)

5083 
	#FLASH_CR_SNB_2
 ((
ušt32_t
)0x00000020)

	)

5084 
	#FLASH_CR_SNB_3
 ((
ušt32_t
)0x00000040)

	)

5085 
	#FLASH_CR_SNB_4
 ((
ušt32_t
)0x00000040)

	)

5086 
	#FLASH_CR_PSIZE
 ((
ušt32_t
)0x00000300)

	)

5087 
	#FLASH_CR_PSIZE_0
 ((
ušt32_t
)0x00000100)

	)

5088 
	#FLASH_CR_PSIZE_1
 ((
ušt32_t
)0x00000200)

	)

5089 
	#FLASH_CR_MER2
 ((
ušt32_t
)0x00008000)

	)

5090 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00010000)

	)

5091 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x01000000)

	)

5092 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x80000000)

	)

5095 
	#FLASH_OPTCR_OPTLOCK
 ((
ušt32_t
)0x00000001)

	)

5096 
	#FLASH_OPTCR_OPTSTRT
 ((
ušt32_t
)0x00000002)

	)

5097 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ušt32_t
)0x00000004)

	)

5098 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ušt32_t
)0x00000008)

	)

5099 
	#FLASH_OPTCR_BOR_LEV
 ((
ušt32_t
)0x0000000C)

	)

5100 
	#FLASH_OPTCR_BFB2
 ((
ušt32_t
)0x00000010)

	)

5102 
	#FLASH_OPTCR_WDG_SW
 ((
ušt32_t
)0x00000020)

	)

5103 
	#FLASH_OPTCR_nRST_STOP
 ((
ušt32_t
)0x00000040)

	)

5104 
	#FLASH_OPTCR_nRST_STDBY
 ((
ušt32_t
)0x00000080)

	)

5105 
	#FLASH_OPTCR_RDP
 ((
ušt32_t
)0x0000FF00)

	)

5106 
	#FLASH_OPTCR_RDP_0
 ((
ušt32_t
)0x00000100)

	)

5107 
	#FLASH_OPTCR_RDP_1
 ((
ušt32_t
)0x00000200)

	)

5108 
	#FLASH_OPTCR_RDP_2
 ((
ušt32_t
)0x00000400)

	)

5109 
	#FLASH_OPTCR_RDP_3
 ((
ušt32_t
)0x00000800)

	)

5110 
	#FLASH_OPTCR_RDP_4
 ((
ušt32_t
)0x00001000)

	)

5111 
	#FLASH_OPTCR_RDP_5
 ((
ušt32_t
)0x00002000)

	)

5112 
	#FLASH_OPTCR_RDP_6
 ((
ušt32_t
)0x00004000)

	)

5113 
	#FLASH_OPTCR_RDP_7
 ((
ušt32_t
)0x00008000)

	)

5114 
	#FLASH_OPTCR_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

5115 
	#FLASH_OPTCR_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

5116 
	#FLASH_OPTCR_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

5117 
	#FLASH_OPTCR_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

5118 
	#FLASH_OPTCR_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

5119 
	#FLASH_OPTCR_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

5120 
	#FLASH_OPTCR_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

5121 
	#FLASH_OPTCR_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

5122 
	#FLASH_OPTCR_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

5123 
	#FLASH_OPTCR_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

5124 
	#FLASH_OPTCR_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

5125 
	#FLASH_OPTCR_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

5126 
	#FLASH_OPTCR_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

5128 
	#FLASH_OPTCR_DB1M
 ((
ušt32_t
)0x40000000)

	)

5129 
	#FLASH_OPTCR_SPRMOD
 ((
ušt32_t
)0x80000000)

	)

5132 
	#FLASH_OPTCR1_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

5133 
	#FLASH_OPTCR1_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

5134 
	#FLASH_OPTCR1_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

5135 
	#FLASH_OPTCR1_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

5136 
	#FLASH_OPTCR1_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

5137 
	#FLASH_OPTCR1_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

5138 
	#FLASH_OPTCR1_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

5139 
	#FLASH_OPTCR1_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

5140 
	#FLASH_OPTCR1_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

5141 
	#FLASH_OPTCR1_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

5142 
	#FLASH_OPTCR1_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

5143 
	#FLASH_OPTCR1_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

5144 
	#FLASH_OPTCR1_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

5146 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

5153 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5154 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5156 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5157 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5158 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5160 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

5161 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5162 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5164 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5165 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5166 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5167 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5168 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5169 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

5170 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5171 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5172 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5173 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5176 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5177 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5179 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5180 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5181 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5183 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

5184 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5185 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5187 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5188 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5189 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5190 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5191 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5192 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

5193 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5194 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5195 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5196 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5199 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5200 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5202 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5203 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5204 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5206 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

5207 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5208 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5210 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5211 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5212 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5213 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5214 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5215 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

5216 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5217 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5218 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5219 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5222 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5223 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5225 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5226 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5227 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5229 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

5230 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5231 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5233 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5234 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5235 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5236 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5237 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5238 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

5239 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5240 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5241 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5242 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5245 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5246 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5247 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5248 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5249 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5251 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5252 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5253 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5254 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5255 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5257 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5258 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5259 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5260 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5261 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5263 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5264 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5265 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5266 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5267 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5269 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5270 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5271 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5272 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5273 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5275 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5276 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5277 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5278 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5279 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5281 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5282 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5283 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5286 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5287 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5288 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5289 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5290 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5292 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5293 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5294 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5295 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5296 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5298 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5299 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5300 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5301 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5302 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5304 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5305 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5306 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5307 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5308 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5310 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5311 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5312 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5313 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5314 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5316 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5317 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5318 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5319 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5320 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5322 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5323 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5324 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5327 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5328 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5329 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5330 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5331 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5333 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5334 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5335 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5336 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5337 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5339 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5340 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5341 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5342 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5343 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5345 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5346 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5347 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5348 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5349 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5351 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5352 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5353 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5354 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5355 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5357 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5358 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5359 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5360 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5361 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5363 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5364 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5365 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5368 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5369 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5370 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5371 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5372 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5374 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5375 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5376 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5377 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5378 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5380 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5381 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5382 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5383 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5384 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5386 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5387 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5388 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5389 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5390 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5392 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5393 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5394 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5395 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5396 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5398 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5399 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5400 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5401 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5402 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5404 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5405 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5406 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5409 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5410 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5411 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5412 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5413 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5415 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5416 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5417 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5418 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5419 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5421 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5422 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5423 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5424 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5425 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5427 
	#FSMC_BWTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5428 
	#FSMC_BWTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5429 
	#FSMC_BWTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5430 
	#FSMC_BWTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5431 
	#FSMC_BWTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5433 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5434 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5435 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5438 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5439 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5440 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5441 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5442 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5444 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5445 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5446 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5447 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5448 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5450 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5451 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5452 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5453 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5454 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5456 
	#FSMC_BWTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5457 
	#FSMC_BWTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5458 
	#FSMC_BWTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5459 
	#FSMC_BWTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5460 
	#FSMC_BWTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5462 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5463 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5464 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5467 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5468 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5469 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5470 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5471 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5473 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5474 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5475 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5476 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5477 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5479 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5480 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5481 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5482 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5483 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5485 
	#FSMC_BWTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5486 
	#FSMC_BWTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5487 
	#FSMC_BWTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5488 
	#FSMC_BWTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5489 
	#FSMC_BWTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5491 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5492 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5493 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5496 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5497 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5498 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5499 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5500 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5502 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5503 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5504 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5505 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5506 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5508 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5509 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5510 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5511 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5512 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5514 
	#FSMC_BWTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5515 
	#FSMC_BWTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5516 
	#FSMC_BWTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5517 
	#FSMC_BWTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5518 
	#FSMC_BWTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5520 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5521 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5522 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5525 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5526 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5527 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

5529 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

5530 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5531 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5533 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5535 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5536 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5537 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5538 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5539 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5541 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

5542 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5543 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5544 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5545 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5547 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5548 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5549 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5550 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5553 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5554 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5555 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5557 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5558 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5559 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5561 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5563 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5564 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5565 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5566 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5567 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5569 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5570 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5571 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5572 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5573 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5575 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5576 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5577 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5578 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5581 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5582 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5583 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5585 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5586 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5587 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5589 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5591 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5592 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5593 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5594 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5595 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5597 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5598 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5599 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5600 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5601 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5603 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5604 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5605 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5606 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5609 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5610 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5611 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5612 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5613 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5614 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5615 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5618 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5619 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5620 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5621 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5622 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5623 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5624 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5627 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5628 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5629 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5630 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5631 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5632 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5633 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5636 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5637 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5638 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5639 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5640 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5641 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5642 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5643 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5644 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5646 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5647 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5648 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5649 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5650 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5651 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5652 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5653 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5654 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5656 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5657 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5658 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5659 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5660 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5661 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5662 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5663 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5664 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5666 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5667 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5668 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5669 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5670 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5671 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5672 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5673 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5674 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5677 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5678 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5679 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5680 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5681 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5682 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5683 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5684 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5685 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5687 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5688 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5689 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5690 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5691 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5692 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5693 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5694 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5695 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5697 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5698 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5699 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5700 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5701 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5702 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5703 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5704 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5705 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5707 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5708 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5709 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5710 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5711 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5712 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5713 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5714 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5715 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5718 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5719 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5720 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5721 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5722 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5723 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5724 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5725 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5726 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5728 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5729 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5730 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5731 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5732 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5733 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5734 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5735 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5736 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5738 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5739 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5740 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5741 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5742 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5743 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5744 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5745 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5746 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5748 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5749 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5750 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5751 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5752 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5753 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5754 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5755 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5756 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5759 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5760 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5761 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5762 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5763 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5764 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5765 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5766 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5767 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5769 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5770 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5771 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5772 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5773 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5774 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5775 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5776 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5777 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5779 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5780 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5781 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5782 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5783 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5784 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5785 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5786 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5787 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5789 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5790 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5791 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5792 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5793 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5794 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5795 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5796 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5797 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5800 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5801 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5802 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5803 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5804 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5805 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5806 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5807 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5808 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5810 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5811 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5812 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5813 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5814 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5815 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5816 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5817 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5818 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5820 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5821 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5822 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5823 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5824 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5825 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5826 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5827 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5828 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5830 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5831 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5832 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5833 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5834 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5835 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5836 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5837 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5838 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5841 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5842 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5843 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5844 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5845 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5846 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5847 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5848 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5849 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5851 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5852 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5853 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5854 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5855 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5856 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5857 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5858 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5859 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5861 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5862 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5863 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5864 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5865 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5866 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5867 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5868 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5869 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5871 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5872 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5873 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5874 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5875 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5876 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5877 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5878 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5879 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5882 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5883 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5884 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5885 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5886 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5887 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5888 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5889 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5890 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5892 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5893 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5894 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5895 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5896 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5897 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5898 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5899 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5900 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5902 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5903 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5904 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5905 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5906 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5907 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5908 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5909 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5910 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5912 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5913 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5914 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5915 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5916 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5917 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5918 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5919 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5920 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5923 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5926 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5929 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

5936 
	#FMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5937 
	#FMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5939 
	#FMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5940 
	#FMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5941 
	#FMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5943 
	#FMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

5944 
	#FMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5945 
	#FMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5947 
	#FMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5948 
	#FMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5949 
	#FMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5950 
	#FMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5951 
	#FMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5952 
	#FMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

5953 
	#FMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5954 
	#FMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5955 
	#FMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5956 
	#FMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5957 
	#FMC_BCR1_CCLKEN
 ((
ušt32_t
)0x00100000è

	)

5960 
	#FMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5961 
	#FMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5963 
	#FMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5964 
	#FMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5965 
	#FMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5967 
	#FMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

5968 
	#FMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5969 
	#FMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5971 
	#FMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5972 
	#FMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5973 
	#FMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5974 
	#FMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5975 
	#FMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5976 
	#FMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

5977 
	#FMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5978 
	#FMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5979 
	#FMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5980 
	#FMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5983 
	#FMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5984 
	#FMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5986 
	#FMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5987 
	#FMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5988 
	#FMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5990 
	#FMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

5991 
	#FMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5992 
	#FMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5994 
	#FMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5995 
	#FMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5996 
	#FMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5997 
	#FMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5998 
	#FMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5999 
	#FMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

6000 
	#FMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

6001 
	#FMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

6002 
	#FMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

6003 
	#FMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

6006 
	#FMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

6007 
	#FMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

6009 
	#FMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

6010 
	#FMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

6011 
	#FMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

6013 
	#FMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

6014 
	#FMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6015 
	#FMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6017 
	#FMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

6018 
	#FMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

6019 
	#FMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

6020 
	#FMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

6021 
	#FMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

6022 
	#FMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

6023 
	#FMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

6024 
	#FMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

6025 
	#FMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

6026 
	#FMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

6029 
	#FMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6030 
	#FMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6031 
	#FMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6032 
	#FMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6033 
	#FMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6035 
	#FMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6036 
	#FMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6037 
	#FMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6038 
	#FMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6039 
	#FMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6041 
	#FMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6042 
	#FMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6043 
	#FMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6044 
	#FMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6045 
	#FMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6046 
	#FMC_BTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6047 
	#FMC_BTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6048 
	#FMC_BTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6049 
	#FMC_BTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6051 
	#FMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6052 
	#FMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6053 
	#FMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6054 
	#FMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6055 
	#FMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6057 
	#FMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6058 
	#FMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6059 
	#FMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6060 
	#FMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6061 
	#FMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6063 
	#FMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6064 
	#FMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6065 
	#FMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6066 
	#FMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6067 
	#FMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6069 
	#FMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6070 
	#FMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6071 
	#FMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6074 
	#FMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6075 
	#FMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6076 
	#FMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6077 
	#FMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6078 
	#FMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6080 
	#FMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6081 
	#FMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6082 
	#FMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6083 
	#FMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6084 
	#FMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6086 
	#FMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6087 
	#FMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6088 
	#FMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6089 
	#FMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6090 
	#FMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6091 
	#FMC_BTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6092 
	#FMC_BTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6093 
	#FMC_BTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6094 
	#FMC_BTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6096 
	#FMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6097 
	#FMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6098 
	#FMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6099 
	#FMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6100 
	#FMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6102 
	#FMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6103 
	#FMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6104 
	#FMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6105 
	#FMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6106 
	#FMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6108 
	#FMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6109 
	#FMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6110 
	#FMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6111 
	#FMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6112 
	#FMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6114 
	#FMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6115 
	#FMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6116 
	#FMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6119 
	#FMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6120 
	#FMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6121 
	#FMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6122 
	#FMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6123 
	#FMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6125 
	#FMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6126 
	#FMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6127 
	#FMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6128 
	#FMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6129 
	#FMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6131 
	#FMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6132 
	#FMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6133 
	#FMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6134 
	#FMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6135 
	#FMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6136 
	#FMC_BTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6137 
	#FMC_BTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6138 
	#FMC_BTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6139 
	#FMC_BTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6141 
	#FMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6142 
	#FMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6143 
	#FMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6144 
	#FMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6145 
	#FMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6147 
	#FMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6148 
	#FMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6149 
	#FMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6150 
	#FMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6151 
	#FMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6153 
	#FMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6154 
	#FMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6155 
	#FMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6156 
	#FMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6157 
	#FMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6159 
	#FMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6160 
	#FMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6161 
	#FMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6164 
	#FMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6165 
	#FMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6166 
	#FMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6167 
	#FMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6168 
	#FMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6170 
	#FMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6171 
	#FMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6172 
	#FMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6173 
	#FMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6174 
	#FMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6176 
	#FMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6177 
	#FMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6178 
	#FMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6179 
	#FMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6180 
	#FMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6181 
	#FMC_BTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6182 
	#FMC_BTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6183 
	#FMC_BTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6184 
	#FMC_BTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6186 
	#FMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6187 
	#FMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6188 
	#FMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6189 
	#FMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6190 
	#FMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6192 
	#FMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6193 
	#FMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6194 
	#FMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6195 
	#FMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6196 
	#FMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6198 
	#FMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6199 
	#FMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6200 
	#FMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6201 
	#FMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6202 
	#FMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6204 
	#FMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6205 
	#FMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6206 
	#FMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6209 
	#FMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6210 
	#FMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6211 
	#FMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6212 
	#FMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6213 
	#FMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6215 
	#FMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6216 
	#FMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6217 
	#FMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6218 
	#FMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6219 
	#FMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6221 
	#FMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6222 
	#FMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6223 
	#FMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6224 
	#FMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6225 
	#FMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6226 
	#FMC_BWTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6227 
	#FMC_BWTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6228 
	#FMC_BWTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6229 
	#FMC_BWTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6231 
	#FMC_BWTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6232 
	#FMC_BWTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6233 
	#FMC_BWTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6234 
	#FMC_BWTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6235 
	#FMC_BWTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6237 
	#FMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6238 
	#FMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6239 
	#FMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6242 
	#FMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6243 
	#FMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6244 
	#FMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6245 
	#FMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6246 
	#FMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6248 
	#FMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6249 
	#FMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6250 
	#FMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6251 
	#FMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6252 
	#FMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6254 
	#FMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6255 
	#FMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6256 
	#FMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6257 
	#FMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6258 
	#FMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6259 
	#FMC_BWTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6260 
	#FMC_BWTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6261 
	#FMC_BWTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6262 
	#FMC_BWTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6264 
	#FMC_BWTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6265 
	#FMC_BWTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6266 
	#FMC_BWTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6267 
	#FMC_BWTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6268 
	#FMC_BWTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6270 
	#FMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6271 
	#FMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6272 
	#FMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6275 
	#FMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6276 
	#FMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6277 
	#FMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6278 
	#FMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6279 
	#FMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6281 
	#FMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6282 
	#FMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6283 
	#FMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6284 
	#FMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6285 
	#FMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6287 
	#FMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6288 
	#FMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6289 
	#FMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6290 
	#FMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6291 
	#FMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6292 
	#FMC_BWTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6293 
	#FMC_BWTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6294 
	#FMC_BWTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6295 
	#FMC_BWTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6297 
	#FMC_BWTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6298 
	#FMC_BWTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6299 
	#FMC_BWTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6300 
	#FMC_BWTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6301 
	#FMC_BWTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6303 
	#FMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6304 
	#FMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6305 
	#FMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6308 
	#FMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6309 
	#FMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6310 
	#FMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6311 
	#FMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6312 
	#FMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6314 
	#FMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6315 
	#FMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6316 
	#FMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6317 
	#FMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6318 
	#FMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6320 
	#FMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6321 
	#FMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6322 
	#FMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6323 
	#FMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6324 
	#FMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6325 
	#FMC_BWTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6326 
	#FMC_BWTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6327 
	#FMC_BWTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6328 
	#FMC_BWTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6330 
	#FMC_BWTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6331 
	#FMC_BWTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6332 
	#FMC_BWTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6333 
	#FMC_BWTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6334 
	#FMC_BWTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6336 
	#FMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6337 
	#FMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6338 
	#FMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6341 
	#FMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6342 
	#FMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6343 
	#FMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

6345 
	#FMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

6346 
	#FMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6347 
	#FMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6349 
	#FMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6351 
	#FMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6352 
	#FMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6353 
	#FMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6354 
	#FMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6355 
	#FMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6357 
	#FMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

6358 
	#FMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6359 
	#FMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6360 
	#FMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6361 
	#FMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6363 
	#FMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6364 
	#FMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6365 
	#FMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6366 
	#FMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6369 
	#FMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6370 
	#FMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6371 
	#FMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

6373 
	#FMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

6374 
	#FMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6375 
	#FMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6377 
	#FMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6379 
	#FMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6380 
	#FMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6381 
	#FMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6382 
	#FMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6383 
	#FMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6385 
	#FMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

6386 
	#FMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6387 
	#FMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6388 
	#FMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6389 
	#FMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6391 
	#FMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6392 
	#FMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6393 
	#FMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6394 
	#FMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6397 
	#FMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6398 
	#FMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6399 
	#FMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

6401 
	#FMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

6402 
	#FMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6403 
	#FMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6405 
	#FMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6407 
	#FMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6408 
	#FMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6409 
	#FMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6410 
	#FMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6411 
	#FMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6413 
	#FMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

6414 
	#FMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6415 
	#FMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6416 
	#FMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6417 
	#FMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6419 
	#FMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6420 
	#FMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6421 
	#FMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6422 
	#FMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6425 
	#FMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

6426 
	#FMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

6427 
	#FMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

6428 
	#FMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

6429 
	#FMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

6430 
	#FMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

6431 
	#FMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

6434 
	#FMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

6435 
	#FMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

6436 
	#FMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

6437 
	#FMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

6438 
	#FMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

6439 
	#FMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

6440 
	#FMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

6443 
	#FMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

6444 
	#FMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

6445 
	#FMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

6446 
	#FMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

6447 
	#FMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

6448 
	#FMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

6449 
	#FMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

6452 
	#FMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

6453 
	#FMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

6454 
	#FMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

6455 
	#FMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

6456 
	#FMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

6457 
	#FMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

6458 
	#FMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

6459 
	#FMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

6460 
	#FMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

6462 
	#FMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

6463 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

6464 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

6465 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

6466 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

6467 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

6468 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

6469 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

6470 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

6472 
	#FMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

6473 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

6474 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

6475 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

6476 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

6477 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

6478 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

6479 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

6480 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

6482 
	#FMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

6483 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

6484 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

6485 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

6486 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

6487 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

6488 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

6489 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

6490 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

6493 
	#FMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

6494 
	#FMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

6495 
	#FMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

6496 
	#FMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

6497 
	#FMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

6498 
	#FMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

6499 
	#FMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

6500 
	#FMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

6501 
	#FMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

6503 
	#FMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

6504 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

6505 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

6506 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

6507 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

6508 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

6509 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

6510 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

6511 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

6513 
	#FMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

6514 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

6515 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

6516 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

6517 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

6518 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

6519 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

6520 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

6521 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

6523 
	#FMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

6524 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

6525 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

6526 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

6527 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

6528 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

6529 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

6530 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

6531 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

6534 
	#FMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

6535 
	#FMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

6536 
	#FMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

6537 
	#FMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

6538 
	#FMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

6539 
	#FMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

6540 
	#FMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

6541 
	#FMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

6542 
	#FMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

6544 
	#FMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6545 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6546 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6547 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6548 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6549 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6550 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6551 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6552 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6554 
	#FMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6555 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6556 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6557 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6558 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6559 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6560 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6561 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6562 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6564 
	#FMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6565 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6566 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6567 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6568 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6569 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6570 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6571 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6572 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6575 
	#FMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

6576 
	#FMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

6577 
	#FMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

6578 
	#FMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

6579 
	#FMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

6580 
	#FMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

6581 
	#FMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

6582 
	#FMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

6583 
	#FMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

6585 
	#FMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

6586 
	#FMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

6587 
	#FMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

6588 
	#FMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

6589 
	#FMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

6590 
	#FMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

6591 
	#FMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

6592 
	#FMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

6593 
	#FMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

6595 
	#FMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

6596 
	#FMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

6597 
	#FMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

6598 
	#FMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

6599 
	#FMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

6600 
	#FMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

6601 
	#FMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

6602 
	#FMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

6603 
	#FMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

6605 
	#FMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

6606 
	#FMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

6607 
	#FMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

6608 
	#FMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

6609 
	#FMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

6610 
	#FMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

6611 
	#FMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

6612 
	#FMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

6613 
	#FMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

6616 
	#FMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

6617 
	#FMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

6618 
	#FMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

6619 
	#FMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

6620 
	#FMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

6621 
	#FMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

6622 
	#FMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

6623 
	#FMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

6624 
	#FMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

6626 
	#FMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

6627 
	#FMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

6628 
	#FMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

6629 
	#FMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

6630 
	#FMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

6631 
	#FMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

6632 
	#FMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

6633 
	#FMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

6634 
	#FMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

6636 
	#FMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

6637 
	#FMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

6638 
	#FMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

6639 
	#FMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

6640 
	#FMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

6641 
	#FMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

6642 
	#FMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

6643 
	#FMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

6644 
	#FMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

6646 
	#FMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

6647 
	#FMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

6648 
	#FMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

6649 
	#FMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

6650 
	#FMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

6651 
	#FMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

6652 
	#FMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

6653 
	#FMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

6654 
	#FMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

6657 
	#FMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

6658 
	#FMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

6659 
	#FMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

6660 
	#FMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

6661 
	#FMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

6662 
	#FMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

6663 
	#FMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

6664 
	#FMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

6665 
	#FMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

6667 
	#FMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6668 
	#FMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6669 
	#FMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6670 
	#FMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6671 
	#FMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6672 
	#FMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6673 
	#FMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6674 
	#FMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6675 
	#FMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6677 
	#FMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6678 
	#FMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6679 
	#FMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6680 
	#FMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6681 
	#FMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6682 
	#FMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6683 
	#FMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6684 
	#FMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6685 
	#FMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6687 
	#FMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6688 
	#FMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6689 
	#FMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6690 
	#FMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6691 
	#FMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6692 
	#FMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6693 
	#FMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6694 
	#FMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6695 
	#FMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6698 
	#FMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

6699 
	#FMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

6700 
	#FMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

6701 
	#FMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

6702 
	#FMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

6703 
	#FMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

6704 
	#FMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

6705 
	#FMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

6706 
	#FMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

6708 
	#FMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6709 
	#FMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6710 
	#FMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6711 
	#FMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6712 
	#FMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6713 
	#FMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6714 
	#FMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6715 
	#FMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6716 
	#FMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6718 
	#FMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6719 
	#FMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6720 
	#FMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6721 
	#FMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6722 
	#FMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6723 
	#FMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6724 
	#FMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6725 
	#FMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6726 
	#FMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6728 
	#FMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6729 
	#FMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6730 
	#FMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6731 
	#FMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6732 
	#FMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6733 
	#FMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6734 
	#FMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6735 
	#FMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6736 
	#FMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6739 
	#FMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

6742 
	#FMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

6745 
	#FMC_SDCR1_NC
 ((
ušt32_t
)0x00000003è

	)

6746 
	#FMC_SDCR1_NC_0
 ((
ušt32_t
)0x00000001è

	)

6747 
	#FMC_SDCR1_NC_1
 ((
ušt32_t
)0x00000002è

	)

6749 
	#FMC_SDCR1_NR
 ((
ušt32_t
)0x0000000Cè

	)

6750 
	#FMC_SDCR1_NR_0
 ((
ušt32_t
)0x00000004è

	)

6751 
	#FMC_SDCR1_NR_1
 ((
ušt32_t
)0x00000008è

	)

6753 
	#FMC_SDCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

6754 
	#FMC_SDCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6755 
	#FMC_SDCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6757 
	#FMC_SDCR1_NB
 ((
ušt32_t
)0x00000040è

	)

6759 
	#FMC_SDCR1_CAS
 ((
ušt32_t
)0x00000180è

	)

6760 
	#FMC_SDCR1_CAS_0
 ((
ušt32_t
)0x00000080è

	)

6761 
	#FMC_SDCR1_CAS_1
 ((
ušt32_t
)0x00000100è

	)

6763 
	#FMC_SDCR1_WP
 ((
ušt32_t
)0x00000200è

	)

6765 
	#FMC_SDCR1_SDCLK
 ((
ušt32_t
)0x00000C00è

	)

6766 
	#FMC_SDCR1_SDCLK_0
 ((
ušt32_t
)0x00000400è

	)

6767 
	#FMC_SDCR1_SDCLK_1
 ((
ušt32_t
)0x00000800è

	)

6769 
	#FMC_SDCR1_RBURST
 ((
ušt32_t
)0x00001000è

	)

6771 
	#FMC_SDCR1_RPIPE
 ((
ušt32_t
)0x00006000è

	)

6772 
	#FMC_SDCR1_RPIPE_0
 ((
ušt32_t
)0x00002000è

	)

6773 
	#FMC_SDCR1_RPIPE_1
 ((
ušt32_t
)0x00004000è

	)

6776 
	#FMC_SDCR2_NC
 ((
ušt32_t
)0x00000003è

	)

6777 
	#FMC_SDCR2_NC_0
 ((
ušt32_t
)0x00000001è

	)

6778 
	#FMC_SDCR2_NC_1
 ((
ušt32_t
)0x00000002è

	)

6780 
	#FMC_SDCR2_NR
 ((
ušt32_t
)0x0000000Cè

	)

6781 
	#FMC_SDCR2_NR_0
 ((
ušt32_t
)0x00000004è

	)

6782 
	#FMC_SDCR2_NR_1
 ((
ušt32_t
)0x00000008è

	)

6784 
	#FMC_SDCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

6785 
	#FMC_SDCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6786 
	#FMC_SDCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6788 
	#FMC_SDCR2_NB
 ((
ušt32_t
)0x00000040è

	)

6790 
	#FMC_SDCR2_CAS
 ((
ušt32_t
)0x00000180è

	)

6791 
	#FMC_SDCR2_CAS_0
 ((
ušt32_t
)0x00000080è

	)

6792 
	#FMC_SDCR2_CAS_1
 ((
ušt32_t
)0x00000100è

	)

6794 
	#FMC_SDCR2_WP
 ((
ušt32_t
)0x00000200è

	)

6796 
	#FMC_SDCR2_SDCLK
 ((
ušt32_t
)0x00000C00è

	)

6797 
	#FMC_SDCR2_SDCLK_0
 ((
ušt32_t
)0x00000400è

	)

6798 
	#FMC_SDCR2_SDCLK_1
 ((
ušt32_t
)0x00000800è

	)

6800 
	#FMC_SDCR2_RBURST
 ((
ušt32_t
)0x00001000è

	)

6802 
	#FMC_SDCR2_RPIPE
 ((
ušt32_t
)0x00006000è

	)

6803 
	#FMC_SDCR2_RPIPE_0
 ((
ušt32_t
)0x00002000è

	)

6804 
	#FMC_SDCR2_RPIPE_1
 ((
ušt32_t
)0x00004000è

	)

6807 
	#FMC_SDTR1_TMRD
 ((
ušt32_t
)0x0000000Fè

	)

6808 
	#FMC_SDTR1_TMRD_0
 ((
ušt32_t
)0x00000001è

	)

6809 
	#FMC_SDTR1_TMRD_1
 ((
ušt32_t
)0x00000002è

	)

6810 
	#FMC_SDTR1_TMRD_2
 ((
ušt32_t
)0x00000004è

	)

6811 
	#FMC_SDTR1_TMRD_3
 ((
ušt32_t
)0x00000008è

	)

6813 
	#FMC_SDTR1_TXSR
 ((
ušt32_t
)0x000000F0è

	)

6814 
	#FMC_SDTR1_TXSR_0
 ((
ušt32_t
)0x00000010è

	)

6815 
	#FMC_SDTR1_TXSR_1
 ((
ušt32_t
)0x00000020è

	)

6816 
	#FMC_SDTR1_TXSR_2
 ((
ušt32_t
)0x00000040è

	)

6817 
	#FMC_SDTR1_TXSR_3
 ((
ušt32_t
)0x00000080è

	)

6819 
	#FMC_SDTR1_TRAS
 ((
ušt32_t
)0x00000F00è

	)

6820 
	#FMC_SDTR1_TRAS_0
 ((
ušt32_t
)0x00000100è

	)

6821 
	#FMC_SDTR1_TRAS_1
 ((
ušt32_t
)0x00000200è

	)

6822 
	#FMC_SDTR1_TRAS_2
 ((
ušt32_t
)0x00000400è

	)

6823 
	#FMC_SDTR1_TRAS_3
 ((
ušt32_t
)0x00000800è

	)

6825 
	#FMC_SDTR1_TRC
 ((
ušt32_t
)0x0000F000è

	)

6826 
	#FMC_SDTR1_TRC_0
 ((
ušt32_t
)0x00001000è

	)

6827 
	#FMC_SDTR1_TRC_1
 ((
ušt32_t
)0x00002000è

	)

6828 
	#FMC_SDTR1_TRC_2
 ((
ušt32_t
)0x00004000è

	)

6830 
	#FMC_SDTR1_TWR
 ((
ušt32_t
)0x000F0000è

	)

6831 
	#FMC_SDTR1_TWR_0
 ((
ušt32_t
)0x00010000è

	)

6832 
	#FMC_SDTR1_TWR_1
 ((
ušt32_t
)0x00020000è

	)

6833 
	#FMC_SDTR1_TWR_2
 ((
ušt32_t
)0x00040000è

	)

6835 
	#FMC_SDTR1_TRP
 ((
ušt32_t
)0x00F00000è

	)

6836 
	#FMC_SDTR1_TRP_0
 ((
ušt32_t
)0x00100000è

	)

6837 
	#FMC_SDTR1_TRP_1
 ((
ušt32_t
)0x00200000è

	)

6838 
	#FMC_SDTR1_TRP_2
 ((
ušt32_t
)0x00400000è

	)

6840 
	#FMC_SDTR1_TRCD
 ((
ušt32_t
)0x0F000000è

	)

6841 
	#FMC_SDTR1_TRCD_0
 ((
ušt32_t
)0x01000000è

	)

6842 
	#FMC_SDTR1_TRCD_1
 ((
ušt32_t
)0x02000000è

	)

6843 
	#FMC_SDTR1_TRCD_2
 ((
ušt32_t
)0x04000000è

	)

6846 
	#FMC_SDTR2_TMRD
 ((
ušt32_t
)0x0000000Fè

	)

6847 
	#FMC_SDTR2_TMRD_0
 ((
ušt32_t
)0x00000001è

	)

6848 
	#FMC_SDTR2_TMRD_1
 ((
ušt32_t
)0x00000002è

	)

6849 
	#FMC_SDTR2_TMRD_2
 ((
ušt32_t
)0x00000004è

	)

6850 
	#FMC_SDTR2_TMRD_3
 ((
ušt32_t
)0x00000008è

	)

6852 
	#FMC_SDTR2_TXSR
 ((
ušt32_t
)0x000000F0è

	)

6853 
	#FMC_SDTR2_TXSR_0
 ((
ušt32_t
)0x00000010è

	)

6854 
	#FMC_SDTR2_TXSR_1
 ((
ušt32_t
)0x00000020è

	)

6855 
	#FMC_SDTR2_TXSR_2
 ((
ušt32_t
)0x00000040è

	)

6856 
	#FMC_SDTR2_TXSR_3
 ((
ušt32_t
)0x00000080è

	)

6858 
	#FMC_SDTR2_TRAS
 ((
ušt32_t
)0x00000F00è

	)

6859 
	#FMC_SDTR2_TRAS_0
 ((
ušt32_t
)0x00000100è

	)

6860 
	#FMC_SDTR2_TRAS_1
 ((
ušt32_t
)0x00000200è

	)

6861 
	#FMC_SDTR2_TRAS_2
 ((
ušt32_t
)0x00000400è

	)

6862 
	#FMC_SDTR2_TRAS_3
 ((
ušt32_t
)0x00000800è

	)

6864 
	#FMC_SDTR2_TRC
 ((
ušt32_t
)0x0000F000è

	)

6865 
	#FMC_SDTR2_TRC_0
 ((
ušt32_t
)0x00001000è

	)

6866 
	#FMC_SDTR2_TRC_1
 ((
ušt32_t
)0x00002000è

	)

6867 
	#FMC_SDTR2_TRC_2
 ((
ušt32_t
)0x00004000è

	)

6869 
	#FMC_SDTR2_TWR
 ((
ušt32_t
)0x000F0000è

	)

6870 
	#FMC_SDTR2_TWR_0
 ((
ušt32_t
)0x00010000è

	)

6871 
	#FMC_SDTR2_TWR_1
 ((
ušt32_t
)0x00020000è

	)

6872 
	#FMC_SDTR2_TWR_2
 ((
ušt32_t
)0x00040000è

	)

6874 
	#FMC_SDTR2_TRP
 ((
ušt32_t
)0x00F00000è

	)

6875 
	#FMC_SDTR2_TRP_0
 ((
ušt32_t
)0x00100000è

	)

6876 
	#FMC_SDTR2_TRP_1
 ((
ušt32_t
)0x00200000è

	)

6877 
	#FMC_SDTR2_TRP_2
 ((
ušt32_t
)0x00400000è

	)

6879 
	#FMC_SDTR2_TRCD
 ((
ušt32_t
)0x0F000000è

	)

6880 
	#FMC_SDTR2_TRCD_0
 ((
ušt32_t
)0x01000000è

	)

6881 
	#FMC_SDTR2_TRCD_1
 ((
ušt32_t
)0x02000000è

	)

6882 
	#FMC_SDTR2_TRCD_2
 ((
ušt32_t
)0x04000000è

	)

6885 
	#FMC_SDCMR_MODE
 ((
ušt32_t
)0x00000007è

	)

6886 
	#FMC_SDCMR_MODE_0
 ((
ušt32_t
)0x00000001è

	)

6887 
	#FMC_SDCMR_MODE_1
 ((
ušt32_t
)0x00000002è

	)

6888 
	#FMC_SDCMR_MODE_2
 ((
ušt32_t
)0x00000003è

	)

6890 
	#FMC_SDCMR_CTB2
 ((
ušt32_t
)0x00000008è

	)

6892 
	#FMC_SDCMR_CTB1
 ((
ušt32_t
)0x00000010è

	)

6894 
	#FMC_SDCMR_NRFS
 ((
ušt32_t
)0x000001E0è

	)

6895 
	#FMC_SDCMR_NRFS_0
 ((
ušt32_t
)0x00000020è

	)

6896 
	#FMC_SDCMR_NRFS_1
 ((
ušt32_t
)0x00000040è

	)

6897 
	#FMC_SDCMR_NRFS_2
 ((
ušt32_t
)0x00000080è

	)

6898 
	#FMC_SDCMR_NRFS_3
 ((
ušt32_t
)0x00000100è

	)

6900 
	#FMC_SDCMR_MRD
 ((
ušt32_t
)0x003FFE00è

	)

6903 
	#FMC_SDRTR_CRE
 ((
ušt32_t
)0x00000001è

	)

6905 
	#FMC_SDRTR_COUNT
 ((
ušt32_t
)0x00003FFEè

	)

6907 
	#FMC_SDRTR_REIE
 ((
ušt32_t
)0x00004000è

	)

6910 
	#FMC_SDSR_RE
 ((
ušt32_t
)0x00000001è

	)

6912 
	#FMC_SDSR_MODES1
 ((
ušt32_t
)0x00000006è

	)

6913 
	#FMC_SDSR_MODES1_0
 ((
ušt32_t
)0x00000002è

	)

6914 
	#FMC_SDSR_MODES1_1
 ((
ušt32_t
)0x00000004è

	)

6916 
	#FMC_SDSR_MODES2
 ((
ušt32_t
)0x00000018è

	)

6917 
	#FMC_SDSR_MODES2_0
 ((
ušt32_t
)0x00000008è

	)

6918 
	#FMC_SDSR_MODES2_1
 ((
ušt32_t
)0x00000010è

	)

6920 
	#FMC_SDSR_BUSY
 ((
ušt32_t
)0x00000020è

	)

6930 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

6931 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

6932 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

6934 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

6935 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

6936 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

6938 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

6939 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

6940 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

6942 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

6943 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

6944 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

6946 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

6947 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

6948 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

6950 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

6951 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

6952 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

6954 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

6955 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

6956 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

6958 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

6959 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

6960 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

6962 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

6963 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

6964 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

6966 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

6967 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

6968 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

6970 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

6971 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

6972 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

6974 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

6975 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

6976 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

6978 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

6979 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

6980 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

6982 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

6983 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

6984 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

6986 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

6987 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

6988 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

6990 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

6991 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

6992 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

6995 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

6996 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

6997 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

6998 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

6999 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

7000 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

7001 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

7002 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

7003 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

7004 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

7005 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

7006 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

7007 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

7008 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

7009 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

7010 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

7015 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

7019 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

7023 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

7027 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

7031 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

7035 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

7039 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

7043 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

7047 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

7051 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

7055 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

7059 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

7063 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

7067 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

7069 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

7070 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

7071 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

7073 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

7074 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

7075 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

7078 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

7079 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

7080 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

7082 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

7083 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

7084 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

7086 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

7087 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

7088 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

7090 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

7091 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

7092 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

7094 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

7095 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

7096 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

7098 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

7099 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

7100 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

7102 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

7103 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

7104 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

7106 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

7107 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

7108 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

7110 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

7111 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

7112 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

7114 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

7115 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

7116 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

7118 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

7119 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

7120 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

7122 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

7123 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

7124 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

7126 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

7127 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

7128 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

7130 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

7131 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

7132 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

7134 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

7135 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

7136 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

7138 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

7139 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

7140 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

7143 
	#GPIO_IDR_IDR_0
 ((
ušt32_t
)0x00000001)

	)

7144 
	#GPIO_IDR_IDR_1
 ((
ušt32_t
)0x00000002)

	)

7145 
	#GPIO_IDR_IDR_2
 ((
ušt32_t
)0x00000004)

	)

7146 
	#GPIO_IDR_IDR_3
 ((
ušt32_t
)0x00000008)

	)

7147 
	#GPIO_IDR_IDR_4
 ((
ušt32_t
)0x00000010)

	)

7148 
	#GPIO_IDR_IDR_5
 ((
ušt32_t
)0x00000020)

	)

7149 
	#GPIO_IDR_IDR_6
 ((
ušt32_t
)0x00000040)

	)

7150 
	#GPIO_IDR_IDR_7
 ((
ušt32_t
)0x00000080)

	)

7151 
	#GPIO_IDR_IDR_8
 ((
ušt32_t
)0x00000100)

	)

7152 
	#GPIO_IDR_IDR_9
 ((
ušt32_t
)0x00000200)

	)

7153 
	#GPIO_IDR_IDR_10
 ((
ušt32_t
)0x00000400)

	)

7154 
	#GPIO_IDR_IDR_11
 ((
ušt32_t
)0x00000800)

	)

7155 
	#GPIO_IDR_IDR_12
 ((
ušt32_t
)0x00001000)

	)

7156 
	#GPIO_IDR_IDR_13
 ((
ušt32_t
)0x00002000)

	)

7157 
	#GPIO_IDR_IDR_14
 ((
ušt32_t
)0x00004000)

	)

7158 
	#GPIO_IDR_IDR_15
 ((
ušt32_t
)0x00008000)

	)

7160 
	#GPIO_IDR_IDR0
 
GPIO_IDR_IDR_0


	)

7161 
	#GPIO_IDR_IDR1
 
GPIO_IDR_IDR_1


	)

7162 
	#GPIO_IDR_IDR2
 
GPIO_IDR_IDR_2


	)

7163 
	#GPIO_IDR_IDR3
 
GPIO_IDR_IDR_3


	)

7164 
	#GPIO_IDR_IDR4
 
GPIO_IDR_IDR_4


	)

7165 
	#GPIO_IDR_IDR5
 
GPIO_IDR_IDR_5


	)

7166 
	#GPIO_IDR_IDR6
 
GPIO_IDR_IDR_6


	)

7167 
	#GPIO_IDR_IDR7
 
GPIO_IDR_IDR_7


	)

7168 
	#GPIO_IDR_IDR8
 
GPIO_IDR_IDR_8


	)

7169 
	#GPIO_IDR_IDR9
 
GPIO_IDR_IDR_9


	)

7170 
	#GPIO_IDR_IDR10
 
GPIO_IDR_IDR_10


	)

7171 
	#GPIO_IDR_IDR11
 
GPIO_IDR_IDR_11


	)

7172 
	#GPIO_IDR_IDR12
 
GPIO_IDR_IDR_12


	)

7173 
	#GPIO_IDR_IDR13
 
GPIO_IDR_IDR_13


	)

7174 
	#GPIO_IDR_IDR14
 
GPIO_IDR_IDR_14


	)

7175 
	#GPIO_IDR_IDR15
 
GPIO_IDR_IDR_15


	)

7178 
	#GPIO_ODR_ODR0
 ((
ušt32_t
)0x00000001)

	)

7179 
	#GPIO_ODR_ODR1
 ((
ušt32_t
)0x00000002)

	)

7180 
	#GPIO_ODR_ODR2
 ((
ušt32_t
)0x00000004)

	)

7181 
	#GPIO_ODR_ODR3
 ((
ušt32_t
)0x00000008)

	)

7182 
	#GPIO_ODR_ODR4
 ((
ušt32_t
)0x00000010)

	)

7183 
	#GPIO_ODR_ODR5
 ((
ušt32_t
)0x00000020)

	)

7184 
	#GPIO_ODR_ODR6
 ((
ušt32_t
)0x00000040)

	)

7185 
	#GPIO_ODR_ODR7
 ((
ušt32_t
)0x00000080)

	)

7186 
	#GPIO_ODR_ODR8
 ((
ušt32_t
)0x00000100)

	)

7187 
	#GPIO_ODR_ODR9
 ((
ušt32_t
)0x00000200)

	)

7188 
	#GPIO_ODR_ODR10
 ((
ušt32_t
)0x00000400)

	)

7189 
	#GPIO_ODR_ODR11
 ((
ušt32_t
)0x00000800)

	)

7190 
	#GPIO_ODR_ODR12
 ((
ušt32_t
)0x00001000)

	)

7191 
	#GPIO_ODR_ODR13
 ((
ušt32_t
)0x00002000)

	)

7192 
	#GPIO_ODR_ODR14
 ((
ušt32_t
)0x00004000)

	)

7193 
	#GPIO_ODR_ODR15
 ((
ušt32_t
)0x00008000)

	)

7195 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7196 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7197 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7198 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7199 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7200 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7201 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7202 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7203 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7204 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7205 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7206 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7207 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7208 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7209 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7210 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7213 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001)

	)

7214 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002)

	)

7215 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004)

	)

7216 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008)

	)

7217 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010)

	)

7218 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020)

	)

7219 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040)

	)

7220 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080)

	)

7221 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100)

	)

7222 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200)

	)

7223 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400)

	)

7224 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800)

	)

7225 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000)

	)

7226 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000)

	)

7227 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000)

	)

7228 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000)

	)

7229 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000)

	)

7230 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000)

	)

7231 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000)

	)

7232 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000)

	)

7233 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000)

	)

7234 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000)

	)

7235 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000)

	)

7236 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000)

	)

7237 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000)

	)

7238 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000)

	)

7239 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000)

	)

7240 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000)

	)

7241 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000)

	)

7242 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000)

	)

7243 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000)

	)

7244 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000)

	)

7252 
	#HASH_CR_INIT
 ((
ušt32_t
)0x00000004)

	)

7253 
	#HASH_CR_DMAE
 ((
ušt32_t
)0x00000008)

	)

7254 
	#HASH_CR_DATATYPE
 ((
ušt32_t
)0x00000030)

	)

7255 
	#HASH_CR_DATATYPE_0
 ((
ušt32_t
)0x00000010)

	)

7256 
	#HASH_CR_DATATYPE_1
 ((
ušt32_t
)0x00000020)

	)

7257 
	#HASH_CR_MODE
 ((
ušt32_t
)0x00000040)

	)

7258 
	#HASH_CR_ALGO
 ((
ušt32_t
)0x00040080)

	)

7259 
	#HASH_CR_ALGO_0
 ((
ušt32_t
)0x00000080)

	)

7260 
	#HASH_CR_ALGO_1
 ((
ušt32_t
)0x00040000)

	)

7261 
	#HASH_CR_NBW
 ((
ušt32_t
)0x00000F00)

	)

7262 
	#HASH_CR_NBW_0
 ((
ušt32_t
)0x00000100)

	)

7263 
	#HASH_CR_NBW_1
 ((
ušt32_t
)0x00000200)

	)

7264 
	#HASH_CR_NBW_2
 ((
ušt32_t
)0x00000400)

	)

7265 
	#HASH_CR_NBW_3
 ((
ušt32_t
)0x00000800)

	)

7266 
	#HASH_CR_DINNE
 ((
ušt32_t
)0x00001000)

	)

7267 
	#HASH_CR_MDMAT
 ((
ušt32_t
)0x00002000)

	)

7268 
	#HASH_CR_LKEY
 ((
ušt32_t
)0x00010000)

	)

7271 
	#HASH_STR_NBW
 ((
ušt32_t
)0x0000001F)

	)

7272 
	#HASH_STR_NBW_0
 ((
ušt32_t
)0x00000001)

	)

7273 
	#HASH_STR_NBW_1
 ((
ušt32_t
)0x00000002)

	)

7274 
	#HASH_STR_NBW_2
 ((
ušt32_t
)0x00000004)

	)

7275 
	#HASH_STR_NBW_3
 ((
ušt32_t
)0x00000008)

	)

7276 
	#HASH_STR_NBW_4
 ((
ušt32_t
)0x00000010)

	)

7277 
	#HASH_STR_DCAL
 ((
ušt32_t
)0x00000100)

	)

7280 
	#HASH_IMR_DINIM
 ((
ušt32_t
)0x00000001)

	)

7281 
	#HASH_IMR_DCIM
 ((
ušt32_t
)0x00000002)

	)

7284 
	#HASH_SR_DINIS
 ((
ušt32_t
)0x00000001)

	)

7285 
	#HASH_SR_DCIS
 ((
ušt32_t
)0x00000002)

	)

7286 
	#HASH_SR_DMAS
 ((
ušt32_t
)0x00000004)

	)

7287 
	#HASH_SR_BUSY
 ((
ušt32_t
)0x00000008)

	)

7295 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7296 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7297 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7298 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7299 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7300 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7301 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7302 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7303 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7304 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7305 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7306 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7307 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7308 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7311 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7312 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7313 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7314 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7315 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7316 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7317 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7319 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7320 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7321 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7322 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7323 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7326 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7327 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7329 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7330 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7331 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7332 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7333 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7334 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7335 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7336 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7337 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7338 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7340 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7343 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7344 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7347 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7350 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7351 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7352 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7353 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7354 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7355 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7356 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7357 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7358 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7359 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7360 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7361 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7362 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7363 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7366 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7367 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7368 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7369 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7370 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7371 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7372 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7373 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7376 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7377 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7378 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7381 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7384 
	#I2C_FLTR_DNF
 ((
ušt8_t
)0x0Fè

	)

7385 
	#I2C_FLTR_ANOFF
 ((
ušt8_t
)0x10è

	)

7387 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

7394 
	#FMPI2C_CR1_PE
 ((
ušt32_t
)0x00000001è

	)

7395 
	#FMPI2C_CR1_TXIE
 ((
ušt32_t
)0x00000002è

	)

7396 
	#FMPI2C_CR1_RXIE
 ((
ušt32_t
)0x00000004è

	)

7397 
	#FMPI2C_CR1_ADDRIE
 ((
ušt32_t
)0x00000008è

	)

7398 
	#FMPI2C_CR1_NACKIE
 ((
ušt32_t
)0x00000010è

	)

7399 
	#FMPI2C_CR1_STOPIE
 ((
ušt32_t
)0x00000020è

	)

7400 
	#FMPI2C_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

7401 
	#FMPI2C_CR1_ERRIE
 ((
ušt32_t
)0x00000080è

	)

7402 
	#FMPI2C_CR1_DFN
 ((
ušt32_t
)0x00000F00è

	)

7403 
	#FMPI2C_CR1_ANFOFF
 ((
ušt32_t
)0x00001000è

	)

7404 
	#FMPI2C_CR1_TXDMAEN
 ((
ušt32_t
)0x00004000è

	)

7405 
	#FMPI2C_CR1_RXDMAEN
 ((
ušt32_t
)0x00008000è

	)

7406 
	#FMPI2C_CR1_SBC
 ((
ušt32_t
)0x00010000è

	)

7407 
	#FMPI2C_CR1_NOSTRETCH
 ((
ušt32_t
)0x00020000è

	)

7408 
	#FMPI2C_CR1_GCEN
 ((
ušt32_t
)0x00080000è

	)

7409 
	#FMPI2C_CR1_SMBHEN
 ((
ušt32_t
)0x00100000è

	)

7410 
	#FMPI2C_CR1_SMBDEN
 ((
ušt32_t
)0x00200000è

	)

7411 
	#FMPI2C_CR1_ALERTEN
 ((
ušt32_t
)0x00400000è

	)

7412 
	#FMPI2C_CR1_PECEN
 ((
ušt32_t
)0x00800000è

	)

7415 
	#FMPI2C_CR2_SADD
 ((
ušt32_t
)0x000003FFè

	)

7416 
	#FMPI2C_CR2_RD_WRN
 ((
ušt32_t
)0x00000400è

	)

7417 
	#FMPI2C_CR2_ADD10
 ((
ušt32_t
)0x00000800è

	)

7418 
	#FMPI2C_CR2_HEAD10R
 ((
ušt32_t
)0x00001000è

	)

7419 
	#FMPI2C_CR2_START
 ((
ušt32_t
)0x00002000è

	)

7420 
	#FMPI2C_CR2_STOP
 ((
ušt32_t
)0x00004000è

	)

7421 
	#FMPI2C_CR2_NACK
 ((
ušt32_t
)0x00008000è

	)

7422 
	#FMPI2C_CR2_NBYTES
 ((
ušt32_t
)0x00FF0000è

	)

7423 
	#FMPI2C_CR2_RELOAD
 ((
ušt32_t
)0x01000000è

	)

7424 
	#FMPI2C_CR2_AUTOEND
 ((
ušt32_t
)0x02000000è

	)

7425 
	#FMPI2C_CR2_PECBYTE
 ((
ušt32_t
)0x04000000è

	)

7428 
	#FMPI2C_OAR1_OA1
 ((
ušt32_t
)0x000003FFè

	)

7429 
	#FMPI2C_OAR1_OA1MODE
 ((
ušt32_t
)0x00000400è

	)

7430 
	#FMPI2C_OAR1_OA1EN
 ((
ušt32_t
)0x00008000è

	)

7433 
	#FMPI2C_OAR2_OA2
 ((
ušt32_t
)0x000000FEè

	)

7434 
	#FMPI2C_OAR2_OA2MSK
 ((
ušt32_t
)0x00000700è

	)

7435 
	#FMPI2C_OAR2_OA2EN
 ((
ušt32_t
)0x00008000è

	)

7438 
	#FMPI2C_TIMINGR_SCLL
 ((
ušt32_t
)0x000000FFè

	)

7439 
	#FMPI2C_TIMINGR_SCLH
 ((
ušt32_t
)0x0000FF00è

	)

7440 
	#FMPI2C_TIMINGR_SDADEL
 ((
ušt32_t
)0x000F0000è

	)

7441 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ušt32_t
)0x00F00000è

	)

7442 
	#FMPI2C_TIMINGR_PRESC
 ((
ušt32_t
)0xF0000000è

	)

7445 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ušt32_t
)0x00000FFFè

	)

7446 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ušt32_t
)0x00001000è

	)

7447 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ušt32_t
)0x00008000è

	)

7448 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ušt32_t
)0x0FFF0000è

	)

7449 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ušt32_t
)0x80000000è

	)

7452 
	#FMPI2C_ISR_TXE
 ((
ušt32_t
)0x00000001è

	)

7453 
	#FMPI2C_ISR_TXIS
 ((
ušt32_t
)0x00000002è

	)

7454 
	#FMPI2C_ISR_RXNE
 ((
ušt32_t
)0x00000004è

	)

7455 
	#FMPI2C_ISR_ADDR
 ((
ušt32_t
)0x00000008è

	)

7456 
	#FMPI2C_ISR_NACKF
 ((
ušt32_t
)0x00000010è

	)

7457 
	#FMPI2C_ISR_STOPF
 ((
ušt32_t
)0x00000020è

	)

7458 
	#FMPI2C_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

7459 
	#FMPI2C_ISR_TCR
 ((
ušt32_t
)0x00000080è

	)

7460 
	#FMPI2C_ISR_BERR
 ((
ušt32_t
)0x00000100è

	)

7461 
	#FMPI2C_ISR_ARLO
 ((
ušt32_t
)0x00000200è

	)

7462 
	#FMPI2C_ISR_OVR
 ((
ušt32_t
)0x00000400è

	)

7463 
	#FMPI2C_ISR_PECERR
 ((
ušt32_t
)0x00000800è

	)

7464 
	#FMPI2C_ISR_TIMEOUT
 ((
ušt32_t
)0x00001000è

	)

7465 
	#FMPI2C_ISR_ALERT
 ((
ušt32_t
)0x00002000è

	)

7466 
	#FMPI2C_ISR_BUSY
 ((
ušt32_t
)0x00008000è

	)

7467 
	#FMPI2C_ISR_DIR
 ((
ušt32_t
)0x00010000è

	)

7468 
	#FMPI2C_ISR_ADDCODE
 ((
ušt32_t
)0x00FE0000è

	)

7471 
	#FMPI2C_ICR_ADDRCF
 ((
ušt32_t
)0x00000008è

	)

7472 
	#FMPI2C_ICR_NACKCF
 ((
ušt32_t
)0x00000010è

	)

7473 
	#FMPI2C_ICR_STOPCF
 ((
ušt32_t
)0x00000020è

	)

7474 
	#FMPI2C_ICR_BERRCF
 ((
ušt32_t
)0x00000100è

	)

7475 
	#FMPI2C_ICR_ARLOCF
 ((
ušt32_t
)0x00000200è

	)

7476 
	#FMPI2C_ICR_OVRCF
 ((
ušt32_t
)0x00000400è

	)

7477 
	#FMPI2C_ICR_PECCF
 ((
ušt32_t
)0x00000800è

	)

7478 
	#FMPI2C_ICR_TIMOUTCF
 ((
ušt32_t
)0x00001000è

	)

7479 
	#FMPI2C_ICR_ALERTCF
 ((
ušt32_t
)0x00002000è

	)

7482 
	#FMPI2C_PECR_PEC
 ((
ušt32_t
)0x000000FFè

	)

7485 
	#FMPI2C_RXDR_RXDATA
 ((
ušt32_t
)0x000000FFè

	)

7488 
	#FMPI2C_TXDR_TXDATA
 ((
ušt32_t
)0x000000FFè

	)

7496 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

7499 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

7500 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

7501 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

7502 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

7505 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

7508 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

7509 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

7519 
	#LTDC_SSCR_VSH
 ((
ušt32_t
)0x000007FFè

	)

7520 
	#LTDC_SSCR_HSW
 ((
ušt32_t
)0x0FFF0000è

	)

7524 
	#LTDC_BPCR_AVBP
 ((
ušt32_t
)0x000007FFè

	)

7525 
	#LTDC_BPCR_AHBP
 ((
ušt32_t
)0x0FFF0000è

	)

7529 
	#LTDC_AWCR_AAH
 ((
ušt32_t
)0x000007FFè

	)

7530 
	#LTDC_AWCR_AAW
 ((
ušt32_t
)0x0FFF0000è

	)

7534 
	#LTDC_TWCR_TOTALH
 ((
ušt32_t
)0x000007FFè

	)

7535 
	#LTDC_TWCR_TOTALW
 ((
ušt32_t
)0x0FFF0000è

	)

7539 
	#LTDC_GCR_LTDCEN
 ((
ušt32_t
)0x00000001è

	)

7540 
	#LTDC_GCR_DBW
 ((
ušt32_t
)0x00000070è

	)

7541 
	#LTDC_GCR_DGW
 ((
ušt32_t
)0x00000700è

	)

7542 
	#LTDC_GCR_DRW
 ((
ušt32_t
)0x00007000è

	)

7543 
	#LTDC_GCR_DEN
 ((
ušt32_t
)0x00010000è

	)

7544 
	#LTDC_GCR_PCPOL
 ((
ušt32_t
)0x10000000è

	)

7545 
	#LTDC_GCR_DEPOL
 ((
ušt32_t
)0x20000000è

	)

7546 
	#LTDC_GCR_VSPOL
 ((
ušt32_t
)0x40000000è

	)

7547 
	#LTDC_GCR_HSPOL
 ((
ušt32_t
)0x80000000è

	)

7550 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7554 
	#LTDC_SRCR_IMR
 ((
ušt32_t
)0x00000001è

	)

7555 
	#LTDC_SRCR_VBR
 ((
ušt32_t
)0x00000002è

	)

7559 
	#LTDC_BCCR_BCBLUE
 ((
ušt32_t
)0x000000FFè

	)

7560 
	#LTDC_BCCR_BCGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7561 
	#LTDC_BCCR_BCRED
 ((
ušt32_t
)0x00FF0000è

	)

7565 
	#LTDC_IER_LIE
 ((
ušt32_t
)0x00000001è

	)

7566 
	#LTDC_IER_FUIE
 ((
ušt32_t
)0x00000002è

	)

7567 
	#LTDC_IER_TERRIE
 ((
ušt32_t
)0x00000004è

	)

7568 
	#LTDC_IER_RRIE
 ((
ušt32_t
)0x00000008è

	)

7572 
	#LTDC_ISR_LIF
 ((
ušt32_t
)0x00000001è

	)

7573 
	#LTDC_ISR_FUIF
 ((
ušt32_t
)0x00000002è

	)

7574 
	#LTDC_ISR_TERRIF
 ((
ušt32_t
)0x00000004è

	)

7575 
	#LTDC_ISR_RRIF
 ((
ušt32_t
)0x00000008è

	)

7579 
	#LTDC_ICR_CLIF
 ((
ušt32_t
)0x00000001è

	)

7580 
	#LTDC_ICR_CFUIF
 ((
ušt32_t
)0x00000002è

	)

7581 
	#LTDC_ICR_CTERRIF
 ((
ušt32_t
)0x00000004è

	)

7582 
	#LTDC_ICR_CRRIF
 ((
ušt32_t
)0x00000008è

	)

7586 
	#LTDC_LIPCR_LIPOS
 ((
ušt32_t
)0x000007FFè

	)

7590 
	#LTDC_CPSR_CYPOS
 ((
ušt32_t
)0x0000FFFFè

	)

7591 
	#LTDC_CPSR_CXPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7595 
	#LTDC_CDSR_VDES
 ((
ušt32_t
)0x00000001è

	)

7596 
	#LTDC_CDSR_HDES
 ((
ušt32_t
)0x00000002è

	)

7597 
	#LTDC_CDSR_VSYNCS
 ((
ušt32_t
)0x00000004è

	)

7598 
	#LTDC_CDSR_HSYNCS
 ((
ušt32_t
)0x00000008è

	)

7602 
	#LTDC_LxCR_LEN
 ((
ušt32_t
)0x00000001è

	)

7603 
	#LTDC_LxCR_COLKEN
 ((
ušt32_t
)0x00000002è

	)

7604 
	#LTDC_LxCR_CLUTEN
 ((
ušt32_t
)0x00000010è

	)

7608 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ušt32_t
)0x00000FFFè

	)

7609 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7613 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ušt32_t
)0x00000FFFè

	)

7614 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7618 
	#LTDC_LxCKCR_CKBLUE
 ((
ušt32_t
)0x000000FFè

	)

7619 
	#LTDC_LxCKCR_CKGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7620 
	#LTDC_LxCKCR_CKRED
 ((
ušt32_t
)0x00FF0000è

	)

7624 
	#LTDC_LxPFCR_PF
 ((
ušt32_t
)0x00000007è

	)

7628 
	#LTDC_LxCACR_CONSTA
 ((
ušt32_t
)0x000000FFè

	)

7632 
	#LTDC_LxDCCR_DCBLUE
 ((
ušt32_t
)0x000000FFè

	)

7633 
	#LTDC_LxDCCR_DCGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7634 
	#LTDC_LxDCCR_DCRED
 ((
ušt32_t
)0x00FF0000è

	)

7635 
	#LTDC_LxDCCR_DCALPHA
 ((
ušt32_t
)0xFF000000è

	)

7639 
	#LTDC_LxBFCR_BF2
 ((
ušt32_t
)0x00000007è

	)

7640 
	#LTDC_LxBFCR_BF1
 ((
ušt32_t
)0x00000700è

	)

7644 
	#LTDC_LxCFBAR_CFBADD
 ((
ušt32_t
)0xFFFFFFFFè

	)

7648 
	#LTDC_LxCFBLR_CFBLL
 ((
ušt32_t
)0x00001FFFè

	)

7649 
	#LTDC_LxCFBLR_CFBP
 ((
ušt32_t
)0x1FFF0000è

	)

7653 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ušt32_t
)0x000007FFè

	)

7657 
	#LTDC_LxCLUTWR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

7658 
	#LTDC_LxCLUTWR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

7659 
	#LTDC_LxCLUTWR_RED
 ((
ušt32_t
)0x00FF0000è

	)

7660 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ušt32_t
)0xFF000000è

	)

7662 #ià
defšed
(
STM32F469_479xx
)

7669 
	#DSI_VR
 ((
ušt32_t
)0x3133302Aè

	)

7672 
	#DSI_CR_EN
 ((
ušt32_t
)0x00000001è

	)

7675 
	#DSI_CCR_TXECKDIV
 ((
ušt32_t
)0x000000FFè

	)

7676 
	#DSI_CCR_TXECKDIV0
 ((
ušt32_t
)0x00000001)

	)

7677 
	#DSI_CCR_TXECKDIV1
 ((
ušt32_t
)0x00000002)

	)

7678 
	#DSI_CCR_TXECKDIV2
 ((
ušt32_t
)0x00000004)

	)

7679 
	#DSI_CCR_TXECKDIV3
 ((
ušt32_t
)0x00000008)

	)

7680 
	#DSI_CCR_TXECKDIV4
 ((
ušt32_t
)0x00000010)

	)

7681 
	#DSI_CCR_TXECKDIV5
 ((
ušt32_t
)0x00000020)

	)

7682 
	#DSI_CCR_TXECKDIV6
 ((
ušt32_t
)0x00000040)

	)

7683 
	#DSI_CCR_TXECKDIV7
 ((
ušt32_t
)0x00000080)

	)

7685 
	#DSI_CCR_TOCKDIV
 ((
ušt32_t
)0x0000FF00è

	)

7686 
	#DSI_CCR_TOCKDIV0
 ((
ušt32_t
)0x00000100)

	)

7687 
	#DSI_CCR_TOCKDIV1
 ((
ušt32_t
)0x00000200)

	)

7688 
	#DSI_CCR_TOCKDIV2
 ((
ušt32_t
)0x00000400)

	)

7689 
	#DSI_CCR_TOCKDIV3
 ((
ušt32_t
)0x00000800)

	)

7690 
	#DSI_CCR_TOCKDIV4
 ((
ušt32_t
)0x00001000)

	)

7691 
	#DSI_CCR_TOCKDIV5
 ((
ušt32_t
)0x00002000)

	)

7692 
	#DSI_CCR_TOCKDIV6
 ((
ušt32_t
)0x00004000)

	)

7693 
	#DSI_CCR_TOCKDIV7
 ((
ušt32_t
)0x00008000)

	)

7696 
	#DSI_LVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

7697 
	#DSI_LVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

7698 
	#DSI_LVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

7701 
	#DSI_LCOLCR_COLC
 ((
ušt32_t
)0x0000000Fè

	)

7702 
	#DSI_LCOLCR_COLC0
 ((
ušt32_t
)0x00000001)

	)

7703 
	#DSI_LCOLCR_COLC1
 ((
ušt32_t
)0x00000020)

	)

7704 
	#DSI_LCOLCR_COLC2
 ((
ušt32_t
)0x00000040)

	)

7705 
	#DSI_LCOLCR_COLC3
 ((
ušt32_t
)0x00000080)

	)

7707 
	#DSI_LCOLCR_LPE
 ((
ušt32_t
)0x00000100è

	)

7710 
	#DSI_LPCR_DEP
 ((
ušt32_t
)0x00000001è

	)

7711 
	#DSI_LPCR_VSP
 ((
ušt32_t
)0x00000002è

	)

7712 
	#DSI_LPCR_HSP
 ((
ušt32_t
)0x00000004è

	)

7715 
	#DSI_LPMCR_VLPSIZE
 ((
ušt32_t
)0x000000FFè

	)

7716 
	#DSI_LPMCR_VLPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7717 
	#DSI_LPMCR_VLPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7718 
	#DSI_LPMCR_VLPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7719 
	#DSI_LPMCR_VLPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7720 
	#DSI_LPMCR_VLPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7721 
	#DSI_LPMCR_VLPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7722 
	#DSI_LPMCR_VLPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7723 
	#DSI_LPMCR_VLPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7725 
	#DSI_LPMCR_LPSIZE
 ((
ušt32_t
)0x00FF0000è

	)

7726 
	#DSI_LPMCR_LPSIZE0
 ((
ušt32_t
)0x00010000)

	)

7727 
	#DSI_LPMCR_LPSIZE1
 ((
ušt32_t
)0x00020000)

	)

7728 
	#DSI_LPMCR_LPSIZE2
 ((
ušt32_t
)0x00040000)

	)

7729 
	#DSI_LPMCR_LPSIZE3
 ((
ušt32_t
)0x00080000)

	)

7730 
	#DSI_LPMCR_LPSIZE4
 ((
ušt32_t
)0x00100000)

	)

7731 
	#DSI_LPMCR_LPSIZE5
 ((
ušt32_t
)0x00200000)

	)

7732 
	#DSI_LPMCR_LPSIZE6
 ((
ušt32_t
)0x00400000)

	)

7733 
	#DSI_LPMCR_LPSIZE7
 ((
ušt32_t
)0x00800000)

	)

7736 
	#DSI_PCR_ETTXE
 ((
ušt32_t
)0x00000001è

	)

7737 
	#DSI_PCR_ETRXE
 ((
ušt32_t
)0x00000002è

	)

7738 
	#DSI_PCR_BTAE
 ((
ušt32_t
)0x00000004è

	)

7739 
	#DSI_PCR_ECCRXE
 ((
ušt32_t
)0x00000008è

	)

7740 
	#DSI_PCR_CRCRXE
 ((
ušt32_t
)0x00000010è

	)

7743 
	#DSI_GVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

7744 
	#DSI_GVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

7745 
	#DSI_GVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

7748 
	#DSI_MCR_CMDM
 ((
ušt32_t
)0x00000001è

	)

7751 
	#DSI_VMCR_VMT
 ((
ušt32_t
)0x00000003è

	)

7752 
	#DSI_VMCR_VMT0
 ((
ušt32_t
)0x00000001)

	)

7753 
	#DSI_VMCR_VMT1
 ((
ušt32_t
)0x00000002)

	)

7755 
	#DSI_VMCR_LPVSAE
 ((
ušt32_t
)0x00000100è

	)

7756 
	#DSI_VMCR_LPVBPE
 ((
ušt32_t
)0x00000200è

	)

7757 
	#DSI_VMCR_LPVFPE
 ((
ušt32_t
)0x00000400è

	)

7758 
	#DSI_VMCR_LPVAE
 ((
ušt32_t
)0x00000800è

	)

7759 
	#DSI_VMCR_LPHBPE
 ((
ušt32_t
)0x00001000è

	)

7760 
	#DSI_VMCR_LPHFPE
 ((
ušt32_t
)0x00002000è

	)

7761 
	#DSI_VMCR_FBTAAE
 ((
ušt32_t
)0x00004000è

	)

7762 
	#DSI_VMCR_LPCE
 ((
ušt32_t
)0x00008000è

	)

7763 
	#DSI_VMCR_PGE
 ((
ušt32_t
)0x00010000è

	)

7764 
	#DSI_VMCR_PGM
 ((
ušt32_t
)0x00100000è

	)

7765 
	#DSI_VMCR_PGO
 ((
ušt32_t
)0x01000000è

	)

7768 
	#DSI_VPCR_VPSIZE
 ((
ušt32_t
)0x00003FFFè

	)

7769 
	#DSI_VPCR_VPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7770 
	#DSI_VPCR_VPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7771 
	#DSI_VPCR_VPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7772 
	#DSI_VPCR_VPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7773 
	#DSI_VPCR_VPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7774 
	#DSI_VPCR_VPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7775 
	#DSI_VPCR_VPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7776 
	#DSI_VPCR_VPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7777 
	#DSI_VPCR_VPSIZE8
 ((
ušt32_t
)0x00000100)

	)

7778 
	#DSI_VPCR_VPSIZE9
 ((
ušt32_t
)0x00000200)

	)

7779 
	#DSI_VPCR_VPSIZE10
 ((
ušt32_t
)0x00000400)

	)

7780 
	#DSI_VPCR_VPSIZE11
 ((
ušt32_t
)0x00000800)

	)

7781 
	#DSI_VPCR_VPSIZE12
 ((
ušt32_t
)0x00001000)

	)

7782 
	#DSI_VPCR_VPSIZE13
 ((
ušt32_t
)0x00002000)

	)

7785 
	#DSI_VCCR_NUMC
 ((
ušt32_t
)0x00001FFFè

	)

7786 
	#DSI_VCCR_NUMC0
 ((
ušt32_t
)0x00000001)

	)

7787 
	#DSI_VCCR_NUMC1
 ((
ušt32_t
)0x00000002)

	)

7788 
	#DSI_VCCR_NUMC2
 ((
ušt32_t
)0x00000004)

	)

7789 
	#DSI_VCCR_NUMC3
 ((
ušt32_t
)0x00000008)

	)

7790 
	#DSI_VCCR_NUMC4
 ((
ušt32_t
)0x00000010)

	)

7791 
	#DSI_VCCR_NUMC5
 ((
ušt32_t
)0x00000020)

	)

7792 
	#DSI_VCCR_NUMC6
 ((
ušt32_t
)0x00000040)

	)

7793 
	#DSI_VCCR_NUMC7
 ((
ušt32_t
)0x00000080)

	)

7794 
	#DSI_VCCR_NUMC8
 ((
ušt32_t
)0x00000100)

	)

7795 
	#DSI_VCCR_NUMC9
 ((
ušt32_t
)0x00000200)

	)

7796 
	#DSI_VCCR_NUMC10
 ((
ušt32_t
)0x00000400)

	)

7797 
	#DSI_VCCR_NUMC11
 ((
ušt32_t
)0x00000800)

	)

7798 
	#DSI_VCCR_NUMC12
 ((
ušt32_t
)0x00001000)

	)

7801 
	#DSI_VNPCR_NPSIZE
 ((
ušt32_t
)0x00001FFFè

	)

7802 
	#DSI_VNPCR_NPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7803 
	#DSI_VNPCR_NPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7804 
	#DSI_VNPCR_NPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7805 
	#DSI_VNPCR_NPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7806 
	#DSI_VNPCR_NPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7807 
	#DSI_VNPCR_NPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7808 
	#DSI_VNPCR_NPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7809 
	#DSI_VNPCR_NPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7810 
	#DSI_VNPCR_NPSIZE8
 ((
ušt32_t
)0x00000100)

	)

7811 
	#DSI_VNPCR_NPSIZE9
 ((
ušt32_t
)0x00000200)

	)

7812 
	#DSI_VNPCR_NPSIZE10
 ((
ušt32_t
)0x00000400)

	)

7813 
	#DSI_VNPCR_NPSIZE11
 ((
ušt32_t
)0x00000800)

	)

7814 
	#DSI_VNPCR_NPSIZE12
 ((
ušt32_t
)0x00001000)

	)

7817 
	#DSI_VHSACR_HSA
 ((
ušt32_t
)0x00000FFFè

	)

7818 
	#DSI_VHSACR_HSA0
 ((
ušt32_t
)0x00000001)

	)

7819 
	#DSI_VHSACR_HSA1
 ((
ušt32_t
)0x00000002)

	)

7820 
	#DSI_VHSACR_HSA2
 ((
ušt32_t
)0x00000004)

	)

7821 
	#DSI_VHSACR_HSA3
 ((
ušt32_t
)0x00000008)

	)

7822 
	#DSI_VHSACR_HSA4
 ((
ušt32_t
)0x00000010)

	)

7823 
	#DSI_VHSACR_HSA5
 ((
ušt32_t
)0x00000020)

	)

7824 
	#DSI_VHSACR_HSA6
 ((
ušt32_t
)0x00000040)

	)

7825 
	#DSI_VHSACR_HSA7
 ((
ušt32_t
)0x00000080)

	)

7826 
	#DSI_VHSACR_HSA8
 ((
ušt32_t
)0x00000100)

	)

7827 
	#DSI_VHSACR_HSA9
 ((
ušt32_t
)0x00000200)

	)

7828 
	#DSI_VHSACR_HSA10
 ((
ušt32_t
)0x00000400)

	)

7829 
	#DSI_VHSACR_HSA11
 ((
ušt32_t
)0x00000800)

	)

7832 
	#DSI_VHBPCR_HBP
 ((
ušt32_t
)0x00000FFFè

	)

7833 
	#DSI_VHBPCR_HBP0
 ((
ušt32_t
)0x00000001)

	)

7834 
	#DSI_VHBPCR_HBP1
 ((
ušt32_t
)0x00000002)

	)

7835 
	#DSI_VHBPCR_HBP2
 ((
ušt32_t
)0x00000004)

	)

7836 
	#DSI_VHBPCR_HBP3
 ((
ušt32_t
)0x00000008)

	)

7837 
	#DSI_VHBPCR_HBP4
 ((
ušt32_t
)0x00000010)

	)

7838 
	#DSI_VHBPCR_HBP5
 ((
ušt32_t
)0x00000020)

	)

7839 
	#DSI_VHBPCR_HBP6
 ((
ušt32_t
)0x00000040)

	)

7840 
	#DSI_VHBPCR_HBP7
 ((
ušt32_t
)0x00000080)

	)

7841 
	#DSI_VHBPCR_HBP8
 ((
ušt32_t
)0x00000100)

	)

7842 
	#DSI_VHBPCR_HBP9
 ((
ušt32_t
)0x00000200)

	)

7843 
	#DSI_VHBPCR_HBP10
 ((
ušt32_t
)0x00000400)

	)

7844 
	#DSI_VHBPCR_HBP11
 ((
ušt32_t
)0x00000800)

	)

7847 
	#DSI_VLCR_HLINE
 ((
ušt32_t
)0x00007FFFè

	)

7848 
	#DSI_VLCR_HLINE0
 ((
ušt32_t
)0x00000001)

	)

7849 
	#DSI_VLCR_HLINE1
 ((
ušt32_t
)0x00000002)

	)

7850 
	#DSI_VLCR_HLINE2
 ((
ušt32_t
)0x00000004)

	)

7851 
	#DSI_VLCR_HLINE3
 ((
ušt32_t
)0x00000008)

	)

7852 
	#DSI_VLCR_HLINE4
 ((
ušt32_t
)0x00000010)

	)

7853 
	#DSI_VLCR_HLINE5
 ((
ušt32_t
)0x00000020)

	)

7854 
	#DSI_VLCR_HLINE6
 ((
ušt32_t
)0x00000040)

	)

7855 
	#DSI_VLCR_HLINE7
 ((
ušt32_t
)0x00000080)

	)

7856 
	#DSI_VLCR_HLINE8
 ((
ušt32_t
)0x00000100)

	)

7857 
	#DSI_VLCR_HLINE9
 ((
ušt32_t
)0x00000200)

	)

7858 
	#DSI_VLCR_HLINE10
 ((
ušt32_t
)0x00000400)

	)

7859 
	#DSI_VLCR_HLINE11
 ((
ušt32_t
)0x00000800)

	)

7860 
	#DSI_VLCR_HLINE12
 ((
ušt32_t
)0x00001000)

	)

7861 
	#DSI_VLCR_HLINE13
 ((
ušt32_t
)0x00002000)

	)

7862 
	#DSI_VLCR_HLINE14
 ((
ušt32_t
)0x00004000)

	)

7865 
	#DSI_VVSACR_VSA
 ((
ušt32_t
)0x000003FFè

	)

7866 
	#DSI_VVSACR_VSA0
 ((
ušt32_t
)0x00000001)

	)

7867 
	#DSI_VVSACR_VSA1
 ((
ušt32_t
)0x00000002)

	)

7868 
	#DSI_VVSACR_VSA2
 ((
ušt32_t
)0x00000004)

	)

7869 
	#DSI_VVSACR_VSA3
 ((
ušt32_t
)0x00000008)

	)

7870 
	#DSI_VVSACR_VSA4
 ((
ušt32_t
)0x00000010)

	)

7871 
	#DSI_VVSACR_VSA5
 ((
ušt32_t
)0x00000020)

	)

7872 
	#DSI_VVSACR_VSA6
 ((
ušt32_t
)0x00000040)

	)

7873 
	#DSI_VVSACR_VSA7
 ((
ušt32_t
)0x00000080)

	)

7874 
	#DSI_VVSACR_VSA8
 ((
ušt32_t
)0x00000100)

	)

7875 
	#DSI_VVSACR_VSA9
 ((
ušt32_t
)0x00000200)

	)

7878 
	#DSI_VVBPCR_VBP
 ((
ušt32_t
)0x000003FFè

	)

7879 
	#DSI_VVBPCR_VBP0
 ((
ušt32_t
)0x00000001)

	)

7880 
	#DSI_VVBPCR_VBP1
 ((
ušt32_t
)0x00000002)

	)

7881 
	#DSI_VVBPCR_VBP2
 ((
ušt32_t
)0x00000004)

	)

7882 
	#DSI_VVBPCR_VBP3
 ((
ušt32_t
)0x00000008)

	)

7883 
	#DSI_VVBPCR_VBP4
 ((
ušt32_t
)0x00000010)

	)

7884 
	#DSI_VVBPCR_VBP5
 ((
ušt32_t
)0x00000020)

	)

7885 
	#DSI_VVBPCR_VBP6
 ((
ušt32_t
)0x00000040)

	)

7886 
	#DSI_VVBPCR_VBP7
 ((
ušt32_t
)0x00000080)

	)

7887 
	#DSI_VVBPCR_VBP8
 ((
ušt32_t
)0x00000100)

	)

7888 
	#DSI_VVBPCR_VBP9
 ((
ušt32_t
)0x00000200)

	)

7891 
	#DSI_VVFPCR_VFP
 ((
ušt32_t
)0x000003FFè

	)

7892 
	#DSI_VVFPCR_VFP0
 ((
ušt32_t
)0x00000001)

	)

7893 
	#DSI_VVFPCR_VFP1
 ((
ušt32_t
)0x00000002)

	)

7894 
	#DSI_VVFPCR_VFP2
 ((
ušt32_t
)0x00000004)

	)

7895 
	#DSI_VVFPCR_VFP3
 ((
ušt32_t
)0x00000008)

	)

7896 
	#DSI_VVFPCR_VFP4
 ((
ušt32_t
)0x00000010)

	)

7897 
	#DSI_VVFPCR_VFP5
 ((
ušt32_t
)0x00000020)

	)

7898 
	#DSI_VVFPCR_VFP6
 ((
ušt32_t
)0x00000040)

	)

7899 
	#DSI_VVFPCR_VFP7
 ((
ušt32_t
)0x00000080)

	)

7900 
	#DSI_VVFPCR_VFP8
 ((
ušt32_t
)0x00000100)

	)

7901 
	#DSI_VVFPCR_VFP9
 ((
ušt32_t
)0x00000200)

	)

7904 
	#DSI_VVACR_VA
 ((
ušt32_t
)0x00003FFFè

	)

7905 
	#DSI_VVACR_VA0
 ((
ušt32_t
)0x00000001)

	)

7906 
	#DSI_VVACR_VA1
 ((
ušt32_t
)0x00000002)

	)

7907 
	#DSI_VVACR_VA2
 ((
ušt32_t
)0x00000004)

	)

7908 
	#DSI_VVACR_VA3
 ((
ušt32_t
)0x00000008)

	)

7909 
	#DSI_VVACR_VA4
 ((
ušt32_t
)0x00000010)

	)

7910 
	#DSI_VVACR_VA5
 ((
ušt32_t
)0x00000020)

	)

7911 
	#DSI_VVACR_VA6
 ((
ušt32_t
)0x00000040)

	)

7912 
	#DSI_VVACR_VA7
 ((
ušt32_t
)0x00000080)

	)

7913 
	#DSI_VVACR_VA8
 ((
ušt32_t
)0x00000100)

	)

7914 
	#DSI_VVACR_VA9
 ((
ušt32_t
)0x00000200)

	)

7915 
	#DSI_VVACR_VA10
 ((
ušt32_t
)0x00000400)

	)

7916 
	#DSI_VVACR_VA11
 ((
ušt32_t
)0x00000800)

	)

7917 
	#DSI_VVACR_VA12
 ((
ušt32_t
)0x00001000)

	)

7918 
	#DSI_VVACR_VA13
 ((
ušt32_t
)0x00002000)

	)

7921 
	#DSI_LCCR_CMDSIZE
 ((
ušt32_t
)0x0000FFFFè

	)

7922 
	#DSI_LCCR_CMDSIZE0
 ((
ušt32_t
)0x00000001)

	)

7923 
	#DSI_LCCR_CMDSIZE1
 ((
ušt32_t
)0x00000002)

	)

7924 
	#DSI_LCCR_CMDSIZE2
 ((
ušt32_t
)0x00000004)

	)

7925 
	#DSI_LCCR_CMDSIZE3
 ((
ušt32_t
)0x00000008)

	)

7926 
	#DSI_LCCR_CMDSIZE4
 ((
ušt32_t
)0x00000010)

	)

7927 
	#DSI_LCCR_CMDSIZE5
 ((
ušt32_t
)0x00000020)

	)

7928 
	#DSI_LCCR_CMDSIZE6
 ((
ušt32_t
)0x00000040)

	)

7929 
	#DSI_LCCR_CMDSIZE7
 ((
ušt32_t
)0x00000080)

	)

7930 
	#DSI_LCCR_CMDSIZE8
 ((
ušt32_t
)0x00000100)

	)

7931 
	#DSI_LCCR_CMDSIZE9
 ((
ušt32_t
)0x00000200)

	)

7932 
	#DSI_LCCR_CMDSIZE10
 ((
ušt32_t
)0x00000400)

	)

7933 
	#DSI_LCCR_CMDSIZE11
 ((
ušt32_t
)0x00000800)

	)

7934 
	#DSI_LCCR_CMDSIZE12
 ((
ušt32_t
)0x00001000)

	)

7935 
	#DSI_LCCR_CMDSIZE13
 ((
ušt32_t
)0x00002000)

	)

7936 
	#DSI_LCCR_CMDSIZE14
 ((
ušt32_t
)0x00004000)

	)

7937 
	#DSI_LCCR_CMDSIZE15
 ((
ušt32_t
)0x00008000)

	)

7940 
	#DSI_CMCR_TEARE
 ((
ušt32_t
)0x00000001è

	)

7941 
	#DSI_CMCR_ARE
 ((
ušt32_t
)0x00000002è

	)

7942 
	#DSI_CMCR_GSW0TX
 ((
ušt32_t
)0x00000100è

	)

7943 
	#DSI_CMCR_GSW1TX
 ((
ušt32_t
)0x00000200è

	)

7944 
	#DSI_CMCR_GSW2TX
 ((
ušt32_t
)0x00000400è

	)

7945 
	#DSI_CMCR_GSR0TX
 ((
ušt32_t
)0x00000800è

	)

7946 
	#DSI_CMCR_GSR1TX
 ((
ušt32_t
)0x00001000è

	)

7947 
	#DSI_CMCR_GSR2TX
 ((
ušt32_t
)0x00002000è

	)

7948 
	#DSI_CMCR_GLWTX
 ((
ušt32_t
)0x00004000è

	)

7949 
	#DSI_CMCR_DSW0TX
 ((
ušt32_t
)0x00010000è

	)

7950 
	#DSI_CMCR_DSW1TX
 ((
ušt32_t
)0x00020000è

	)

7951 
	#DSI_CMCR_DSR0TX
 ((
ušt32_t
)0x00040000è

	)

7952 
	#DSI_CMCR_DLWTX
 ((
ušt32_t
)0x00080000è

	)

7953 
	#DSI_CMCR_MRDPS
 ((
ušt32_t
)0x01000000è

	)

7956 
	#DSI_GHCR_DT
 ((
ušt32_t
)0x0000003Fè

	)

7957 
	#DSI_GHCR_DT0
 ((
ušt32_t
)0x00000001)

	)

7958 
	#DSI_GHCR_DT1
 ((
ušt32_t
)0x00000002)

	)

7959 
	#DSI_GHCR_DT2
 ((
ušt32_t
)0x00000004)

	)

7960 
	#DSI_GHCR_DT3
 ((
ušt32_t
)0x00000008)

	)

7961 
	#DSI_GHCR_DT4
 ((
ušt32_t
)0x00000010)

	)

7962 
	#DSI_GHCR_DT5
 ((
ušt32_t
)0x00000020)

	)

7964 
	#DSI_GHCR_VCID
 ((
ušt32_t
)0x000000C0è

	)

7965 
	#DSI_GHCR_VCID0
 ((
ušt32_t
)0x00000040)

	)

7966 
	#DSI_GHCR_VCID1
 ((
ušt32_t
)0x00000080)

	)

7968 
	#DSI_GHCR_WCLSB
 ((
ušt32_t
)0x0000FF00è

	)

7969 
	#DSI_GHCR_WCLSB0
 ((
ušt32_t
)0x00000100)

	)

7970 
	#DSI_GHCR_WCLSB1
 ((
ušt32_t
)0x00000200)

	)

7971 
	#DSI_GHCR_WCLSB2
 ((
ušt32_t
)0x00000400)

	)

7972 
	#DSI_GHCR_WCLSB3
 ((
ušt32_t
)0x00000800)

	)

7973 
	#DSI_GHCR_WCLSB4
 ((
ušt32_t
)0x00001000)

	)

7974 
	#DSI_GHCR_WCLSB5
 ((
ušt32_t
)0x00002000)

	)

7975 
	#DSI_GHCR_WCLSB6
 ((
ušt32_t
)0x00004000)

	)

7976 
	#DSI_GHCR_WCLSB7
 ((
ušt32_t
)0x00008000)

	)

7978 
	#DSI_GHCR_WCMSB
 ((
ušt32_t
)0x00FF0000è

	)

7979 
	#DSI_GHCR_WCMSB0
 ((
ušt32_t
)0x00010000)

	)

7980 
	#DSI_GHCR_WCMSB1
 ((
ušt32_t
)0x00020000)

	)

7981 
	#DSI_GHCR_WCMSB2
 ((
ušt32_t
)0x00040000)

	)

7982 
	#DSI_GHCR_WCMSB3
 ((
ušt32_t
)0x00080000)

	)

7983 
	#DSI_GHCR_WCMSB4
 ((
ušt32_t
)0x00100000)

	)

7984 
	#DSI_GHCR_WCMSB5
 ((
ušt32_t
)0x00200000)

	)

7985 
	#DSI_GHCR_WCMSB6
 ((
ušt32_t
)0x00400000)

	)

7986 
	#DSI_GHCR_WCMSB7
 ((
ušt32_t
)0x00800000)

	)

7989 
	#DSI_GPDR_DATA1
 ((
ušt32_t
)0x000000FFè

	)

7990 
	#DSI_GPDR_DATA1_0
 ((
ušt32_t
)0x00000001)

	)

7991 
	#DSI_GPDR_DATA1_1
 ((
ušt32_t
)0x00000002)

	)

7992 
	#DSI_GPDR_DATA1_2
 ((
ušt32_t
)0x00000004)

	)

7993 
	#DSI_GPDR_DATA1_3
 ((
ušt32_t
)0x00000008)

	)

7994 
	#DSI_GPDR_DATA1_4
 ((
ušt32_t
)0x00000010)

	)

7995 
	#DSI_GPDR_DATA1_5
 ((
ušt32_t
)0x00000020)

	)

7996 
	#DSI_GPDR_DATA1_6
 ((
ušt32_t
)0x00000040)

	)

7997 
	#DSI_GPDR_DATA1_7
 ((
ušt32_t
)0x00000080)

	)

7999 
	#DSI_GPDR_DATA2
 ((
ušt32_t
)0x0000FF00è

	)

8000 
	#DSI_GPDR_DATA2_0
 ((
ušt32_t
)0x00000100)

	)

8001 
	#DSI_GPDR_DATA2_1
 ((
ušt32_t
)0x00000200)

	)

8002 
	#DSI_GPDR_DATA2_2
 ((
ušt32_t
)0x00000400)

	)

8003 
	#DSI_GPDR_DATA2_3
 ((
ušt32_t
)0x00000800)

	)

8004 
	#DSI_GPDR_DATA2_4
 ((
ušt32_t
)0x00001000)

	)

8005 
	#DSI_GPDR_DATA2_5
 ((
ušt32_t
)0x00002000)

	)

8006 
	#DSI_GPDR_DATA2_6
 ((
ušt32_t
)0x00004000)

	)

8007 
	#DSI_GPDR_DATA2_7
 ((
ušt32_t
)0x00008000)

	)

8009 
	#DSI_GPDR_DATA3
 ((
ušt32_t
)0x00FF0000è

	)

8010 
	#DSI_GPDR_DATA3_0
 ((
ušt32_t
)0x00010000)

	)

8011 
	#DSI_GPDR_DATA3_1
 ((
ušt32_t
)0x00020000)

	)

8012 
	#DSI_GPDR_DATA3_2
 ((
ušt32_t
)0x00040000)

	)

8013 
	#DSI_GPDR_DATA3_3
 ((
ušt32_t
)0x00080000)

	)

8014 
	#DSI_GPDR_DATA3_4
 ((
ušt32_t
)0x00100000)

	)

8015 
	#DSI_GPDR_DATA3_5
 ((
ušt32_t
)0x00200000)

	)

8016 
	#DSI_GPDR_DATA3_6
 ((
ušt32_t
)0x00400000)

	)

8017 
	#DSI_GPDR_DATA3_7
 ((
ušt32_t
)0x00800000)

	)

8019 
	#DSI_GPDR_DATA4
 ((
ušt32_t
)0xFF000000è

	)

8020 
	#DSI_GPDR_DATA4_0
 ((
ušt32_t
)0x01000000)

	)

8021 
	#DSI_GPDR_DATA4_1
 ((
ušt32_t
)0x02000000)

	)

8022 
	#DSI_GPDR_DATA4_2
 ((
ušt32_t
)0x04000000)

	)

8023 
	#DSI_GPDR_DATA4_3
 ((
ušt32_t
)0x08000000)

	)

8024 
	#DSI_GPDR_DATA4_4
 ((
ušt32_t
)0x10000000)

	)

8025 
	#DSI_GPDR_DATA4_5
 ((
ušt32_t
)0x20000000)

	)

8026 
	#DSI_GPDR_DATA4_6
 ((
ušt32_t
)0x40000000)

	)

8027 
	#DSI_GPDR_DATA4_7
 ((
ušt32_t
)0x80000000)

	)

8030 
	#DSI_GPSR_CMDFE
 ((
ušt32_t
)0x00000001è

	)

8031 
	#DSI_GPSR_CMDFF
 ((
ušt32_t
)0x00000002è

	)

8032 
	#DSI_GPSR_PWRFE
 ((
ušt32_t
)0x00000004è

	)

8033 
	#DSI_GPSR_PWRFF
 ((
ušt32_t
)0x00000008è

	)

8034 
	#DSI_GPSR_PRDFE
 ((
ušt32_t
)0x00000010è

	)

8035 
	#DSI_GPSR_PRDFF
 ((
ušt32_t
)0x00000020è

	)

8036 
	#DSI_GPSR_RCB
 ((
ušt32_t
)0x00000040è

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8047 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8048 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8049 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8050 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8051 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8052 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8053 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8054 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8055 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT
 ((
ušt32_t
)0xFFFF0000è

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
ušt32_t
)0x00010000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
ušt32_t
)0x00020000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
ušt32_t
)0x00040000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
ušt32_t
)0x00080000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
ušt32_t
)0x00100000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
ušt32_t
)0x00200000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
ušt32_t
)0x00400000)

	)

8065 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
ušt32_t
)0x00800000)

	)

8066 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
ušt32_t
)0x01000000)

	)

8067 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
ušt32_t
)0x02000000)

	)

8068 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
ušt32_t
)0x04000000)

	)

8069 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
ušt32_t
)0x08000000)

	)

8070 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
ušt32_t
)0x10000000)

	)

8071 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
ušt32_t
)0x20000000)

	)

8072 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
ušt32_t
)0x40000000)

	)

8073 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
ušt32_t
)0x80000000)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8084 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8085 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8086 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8087 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8088 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8089 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8090 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8091 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8092 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8103 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8104 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8105 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8106 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8107 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8108 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8109 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8110 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8111 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8122 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8123 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8124 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8125 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8126 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8127 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8128 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8129 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8130 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8132 
	#DSI_TCCR3_PM
 ((
ušt32_t
)0x01000000è

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8143 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8144 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8145 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8146 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8147 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8148 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8149 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8150 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8151 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8155 
	#DSI_TCCR5_BTA_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8162 
	#DSI_TCCR5_BTA_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8163 
	#DSI_TCCR5_BTA_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8164 
	#DSI_TCCR5_BTA_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8165 
	#DSI_TCCR5_BTA_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8166 
	#DSI_TCCR5_BTA_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8167 
	#DSI_TCCR5_BTA_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8168 
	#DSI_TCCR5_BTA_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8169 
	#DSI_TCCR5_BTA_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8170 
	#DSI_TCCR5_BTA_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8173 
	#DSI_TDCR_3DM
 ((
ušt32_t
)0x00000003è

	)

8174 
	#DSI_TDCR_3DM0
 ((
ušt32_t
)0x00000001)

	)

8175 
	#DSI_TDCR_3DM1
 ((
ušt32_t
)0x00000002)

	)

8177 
	#DSI_TDCR_3DF
 ((
ušt32_t
)0x0000000Cè

	)

8178 
	#DSI_TDCR_3DF0
 ((
ušt32_t
)0x00000004)

	)

8179 
	#DSI_TDCR_3DF1
 ((
ušt32_t
)0x00000008)

	)

8181 
	#DSI_TDCR_SVS
 ((
ušt32_t
)0x00000010è

	)

8182 
	#DSI_TDCR_RF
 ((
ušt32_t
)0x00000020è

	)

8183 
	#DSI_TDCR_S3DC
 ((
ušt32_t
)0x00010000è

	)

8186 
	#DSI_CLCR_DPCC
 ((
ušt32_t
)0x00000001è

	)

8187 
	#DSI_CLCR_ACR
 ((
ušt32_t
)0x00000002è

	)

8190 
	#DSI_CLTCR_LP2HS_TIME
 ((
ušt32_t
)0x000003FFè

	)

8191 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ušt32_t
)0x00000001)

	)

8192 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ušt32_t
)0x00000002)

	)

8193 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ušt32_t
)0x00000004)

	)

8194 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ušt32_t
)0x00000008)

	)

8195 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ušt32_t
)0x00000010)

	)

8196 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ušt32_t
)0x00000020)

	)

8197 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ušt32_t
)0x00000040)

	)

8198 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ušt32_t
)0x00000080)

	)

8199 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ušt32_t
)0x00000100)

	)

8200 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ušt32_t
)0x00000200)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME
 ((
ušt32_t
)0x03FF0000è

	)

8203 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ušt32_t
)0x00010000)

	)

8204 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ušt32_t
)0x00020000)

	)

8205 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ušt32_t
)0x00040000)

	)

8206 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ušt32_t
)0x00080000)

	)

8207 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ušt32_t
)0x00100000)

	)

8208 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ušt32_t
)0x00200000)

	)

8209 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ušt32_t
)0x00400000)

	)

8210 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ušt32_t
)0x00800000)

	)

8211 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ušt32_t
)0x01000000)

	)

8212 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ušt32_t
)0x02000000)

	)

8215 
	#DSI_DLTCR_MRD_TIME
 ((
ušt32_t
)0x00007FFFè

	)

8216 
	#DSI_DLTCR_MRD_TIME0
 ((
ušt32_t
)0x00000001)

	)

8217 
	#DSI_DLTCR_MRD_TIME1
 ((
ušt32_t
)0x00000002)

	)

8218 
	#DSI_DLTCR_MRD_TIME2
 ((
ušt32_t
)0x00000004)

	)

8219 
	#DSI_DLTCR_MRD_TIME3
 ((
ušt32_t
)0x00000008)

	)

8220 
	#DSI_DLTCR_MRD_TIME4
 ((
ušt32_t
)0x00000010)

	)

8221 
	#DSI_DLTCR_MRD_TIME5
 ((
ušt32_t
)0x00000020)

	)

8222 
	#DSI_DLTCR_MRD_TIME6
 ((
ušt32_t
)0x00000040)

	)

8223 
	#DSI_DLTCR_MRD_TIME7
 ((
ušt32_t
)0x00000080)

	)

8224 
	#DSI_DLTCR_MRD_TIME8
 ((
ušt32_t
)0x00000100)

	)

8225 
	#DSI_DLTCR_MRD_TIME9
 ((
ušt32_t
)0x00000200)

	)

8226 
	#DSI_DLTCR_MRD_TIME10
 ((
ušt32_t
)0x00000400)

	)

8227 
	#DSI_DLTCR_MRD_TIME11
 ((
ušt32_t
)0x00000800)

	)

8228 
	#DSI_DLTCR_MRD_TIME12
 ((
ušt32_t
)0x00001000)

	)

8229 
	#DSI_DLTCR_MRD_TIME13
 ((
ušt32_t
)0x00002000)

	)

8230 
	#DSI_DLTCR_MRD_TIME14
 ((
ušt32_t
)0x00004000)

	)

8232 
	#DSI_DLTCR_LP2HS_TIME
 ((
ušt32_t
)0x00FF0000è

	)

8233 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ušt32_t
)0x00010000)

	)

8234 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ušt32_t
)0x00020000)

	)

8235 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ušt32_t
)0x00040000)

	)

8236 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ušt32_t
)0x00080000)

	)

8237 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ušt32_t
)0x00100000)

	)

8238 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ušt32_t
)0x00200000)

	)

8239 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ušt32_t
)0x00400000)

	)

8240 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ušt32_t
)0x00800000)

	)

8242 
	#DSI_DLTCR_HS2LP_TIME
 ((
ušt32_t
)0xFF000000è

	)

8243 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ušt32_t
)0x01000000)

	)

8244 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ušt32_t
)0x02000000)

	)

8245 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ušt32_t
)0x04000000)

	)

8246 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ušt32_t
)0x08000000)

	)

8247 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ušt32_t
)0x10000000)

	)

8248 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ušt32_t
)0x20000000)

	)

8249 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ušt32_t
)0x40000000)

	)

8250 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ušt32_t
)0x80000000)

	)

8253 
	#DSI_PCTLR_DEN
 ((
ušt32_t
)0x00000002è

	)

8254 
	#DSI_PCTLR_CKE
 ((
ušt32_t
)0x00000004è

	)

8257 
	#DSI_PCONFR_NL
 ((
ušt32_t
)0x00000003è

	)

8258 
	#DSI_PCONFR_NL0
 ((
ušt32_t
)0x00000001)

	)

8259 
	#DSI_PCONFR_NL1
 ((
ušt32_t
)0x00000002)

	)

8261 
	#DSI_PCONFR_SW_TIME
 ((
ušt32_t
)0x0000FF00è

	)

8262 
	#DSI_PCONFR_SW_TIME0
 ((
ušt32_t
)0x00000100)

	)

8263 
	#DSI_PCONFR_SW_TIME1
 ((
ušt32_t
)0x00000200)

	)

8264 
	#DSI_PCONFR_SW_TIME2
 ((
ušt32_t
)0x00000400)

	)

8265 
	#DSI_PCONFR_SW_TIME3
 ((
ušt32_t
)0x00000800)

	)

8266 
	#DSI_PCONFR_SW_TIME4
 ((
ušt32_t
)0x00001000)

	)

8267 
	#DSI_PCONFR_SW_TIME5
 ((
ušt32_t
)0x00002000)

	)

8268 
	#DSI_PCONFR_SW_TIME6
 ((
ušt32_t
)0x00004000)

	)

8269 
	#DSI_PCONFR_SW_TIME7
 ((
ušt32_t
)0x00008000)

	)

8272 
	#DSI_PUCR_URCL
 ((
ušt32_t
)0x00000001è

	)

8273 
	#DSI_PUCR_UECL
 ((
ušt32_t
)0x00000002è

	)

8274 
	#DSI_PUCR_URDL
 ((
ušt32_t
)0x00000004è

	)

8275 
	#DSI_PUCR_UEDL
 ((
ušt32_t
)0x00000008è

	)

8278 
	#DSI_PTTCR_TX_TRIG
 ((
ušt32_t
)0x0000000Fè

	)

8279 
	#DSI_PTTCR_TX_TRIG0
 ((
ušt32_t
)0x00000001)

	)

8280 
	#DSI_PTTCR_TX_TRIG1
 ((
ušt32_t
)0x00000002)

	)

8281 
	#DSI_PTTCR_TX_TRIG2
 ((
ušt32_t
)0x00000004)

	)

8282 
	#DSI_PTTCR_TX_TRIG3
 ((
ušt32_t
)0x00000008)

	)

8285 
	#DSI_PSR_PD
 ((
ušt32_t
)0x00000002è

	)

8286 
	#DSI_PSR_PSSC
 ((
ušt32_t
)0x00000004è

	)

8287 
	#DSI_PSR_UANC
 ((
ušt32_t
)0x00000008è

	)

8288 
	#DSI_PSR_PSS0
 ((
ušt32_t
)0x00000010è

	)

8289 
	#DSI_PSR_UAN0
 ((
ušt32_t
)0x00000020è

	)

8290 
	#DSI_PSR_RUE0
 ((
ušt32_t
)0x00000040è

	)

8291 
	#DSI_PSR_PSS1
 ((
ušt32_t
)0x00000080è

	)

8292 
	#DSI_PSR_UAN1
 ((
ušt32_t
)0x00000100è

	)

8295 
	#DSI_ISR0_AE0
 ((
ušt32_t
)0x00000001è

	)

8296 
	#DSI_ISR0_AE1
 ((
ušt32_t
)0x00000002è

	)

8297 
	#DSI_ISR0_AE2
 ((
ušt32_t
)0x00000004è

	)

8298 
	#DSI_ISR0_AE3
 ((
ušt32_t
)0x00000008è

	)

8299 
	#DSI_ISR0_AE4
 ((
ušt32_t
)0x00000010è

	)

8300 
	#DSI_ISR0_AE5
 ((
ušt32_t
)0x00000020è

	)

8301 
	#DSI_ISR0_AE6
 ((
ušt32_t
)0x00000040è

	)

8302 
	#DSI_ISR0_AE7
 ((
ušt32_t
)0x00000080è

	)

8303 
	#DSI_ISR0_AE8
 ((
ušt32_t
)0x00000100è

	)

8304 
	#DSI_ISR0_AE9
 ((
ušt32_t
)0x00000200è

	)

8305 
	#DSI_ISR0_AE10
 ((
ušt32_t
)0x00000400è

	)

8306 
	#DSI_ISR0_AE11
 ((
ušt32_t
)0x00000800è

	)

8307 
	#DSI_ISR0_AE12
 ((
ušt32_t
)0x00001000è

	)

8308 
	#DSI_ISR0_AE13
 ((
ušt32_t
)0x00002000è

	)

8309 
	#DSI_ISR0_AE14
 ((
ušt32_t
)0x00004000è

	)

8310 
	#DSI_ISR0_AE15
 ((
ušt32_t
)0x00008000è

	)

8311 
	#DSI_ISR0_PE0
 ((
ušt32_t
)0x00010000è

	)

8312 
	#DSI_ISR0_PE1
 ((
ušt32_t
)0x00020000è

	)

8313 
	#DSI_ISR0_PE2
 ((
ušt32_t
)0x00040000è

	)

8314 
	#DSI_ISR0_PE3
 ((
ušt32_t
)0x00080000è

	)

8315 
	#DSI_ISR0_PE4
 ((
ušt32_t
)0x00100000è

	)

8318 
	#DSI_ISR1_TOHSTX
 ((
ušt32_t
)0x00000001è

	)

8319 
	#DSI_ISR1_TOLPRX
 ((
ušt32_t
)0x00000002è

	)

8320 
	#DSI_ISR1_ECCSE
 ((
ušt32_t
)0x00000004è

	)

8321 
	#DSI_ISR1_ECCME
 ((
ušt32_t
)0x00000008è

	)

8322 
	#DSI_ISR1_CRCE
 ((
ušt32_t
)0x00000010è

	)

8323 
	#DSI_ISR1_PSE
 ((
ušt32_t
)0x00000020è

	)

8324 
	#DSI_ISR1_EOTPE
 ((
ušt32_t
)0x00000040è

	)

8325 
	#DSI_ISR1_LPWRE
 ((
ušt32_t
)0x00000080è

	)

8326 
	#DSI_ISR1_GCWRE
 ((
ušt32_t
)0x00000100è

	)

8327 
	#DSI_ISR1_GPWRE
 ((
ušt32_t
)0x00000200è

	)

8328 
	#DSI_ISR1_GPTXE
 ((
ušt32_t
)0x00000400è

	)

8329 
	#DSI_ISR1_GPRDE
 ((
ušt32_t
)0x00000800è

	)

8330 
	#DSI_ISR1_GPRXE
 ((
ušt32_t
)0x00001000è

	)

8333 
	#DSI_IER0_AE0IE
 ((
ušt32_t
)0x00000001è

	)

8334 
	#DSI_IER0_AE1IE
 ((
ušt32_t
)0x00000002è

	)

8335 
	#DSI_IER0_AE2IE
 ((
ušt32_t
)0x00000004è

	)

8336 
	#DSI_IER0_AE3IE
 ((
ušt32_t
)0x00000008è

	)

8337 
	#DSI_IER0_AE4IE
 ((
ušt32_t
)0x00000010è

	)

8338 
	#DSI_IER0_AE5IE
 ((
ušt32_t
)0x00000020è

	)

8339 
	#DSI_IER0_AE6IE
 ((
ušt32_t
)0x00000040è

	)

8340 
	#DSI_IER0_AE7IE
 ((
ušt32_t
)0x00000080è

	)

8341 
	#DSI_IER0_AE8IE
 ((
ušt32_t
)0x00000100è

	)

8342 
	#DSI_IER0_AE9IE
 ((
ušt32_t
)0x00000200è

	)

8343 
	#DSI_IER0_AE10IE
 ((
ušt32_t
)0x00000400è

	)

8344 
	#DSI_IER0_AE11IE
 ((
ušt32_t
)0x00000800è

	)

8345 
	#DSI_IER0_AE12IE
 ((
ušt32_t
)0x00001000è

	)

8346 
	#DSI_IER0_AE13IE
 ((
ušt32_t
)0x00002000è

	)

8347 
	#DSI_IER0_AE14IE
 ((
ušt32_t
)0x00004000è

	)

8348 
	#DSI_IER0_AE15IE
 ((
ušt32_t
)0x00008000è

	)

8349 
	#DSI_IER0_PE0IE
 ((
ušt32_t
)0x00010000è

	)

8350 
	#DSI_IER0_PE1IE
 ((
ušt32_t
)0x00020000è

	)

8351 
	#DSI_IER0_PE2IE
 ((
ušt32_t
)0x00040000è

	)

8352 
	#DSI_IER0_PE3IE
 ((
ušt32_t
)0x00080000è

	)

8353 
	#DSI_IER0_PE4IE
 ((
ušt32_t
)0x00100000è

	)

8356 
	#DSI_IER1_TOHSTXIE
 ((
ušt32_t
)0x00000001è

	)

8357 
	#DSI_IER1_TOLPRXIE
 ((
ušt32_t
)0x00000002è

	)

8358 
	#DSI_IER1_ECCSEIE
 ((
ušt32_t
)0x00000004è

	)

8359 
	#DSI_IER1_ECCMEIE
 ((
ušt32_t
)0x00000008è

	)

8360 
	#DSI_IER1_CRCEIE
 ((
ušt32_t
)0x00000010è

	)

8361 
	#DSI_IER1_PSEIE
 ((
ušt32_t
)0x00000020è

	)

8362 
	#DSI_IER1_EOTPEIE
 ((
ušt32_t
)0x00000040è

	)

8363 
	#DSI_IER1_LPWREIE
 ((
ušt32_t
)0x00000080è

	)

8364 
	#DSI_IER1_GCWREIE
 ((
ušt32_t
)0x00000100è

	)

8365 
	#DSI_IER1_GPWREIE
 ((
ušt32_t
)0x00000200è

	)

8366 
	#DSI_IER1_GPTXEIE
 ((
ušt32_t
)0x00000400è

	)

8367 
	#DSI_IER1_GPRDEIE
 ((
ušt32_t
)0x00000800è

	)

8368 
	#DSI_IER1_GPRXEIE
 ((
ušt32_t
)0x00001000è

	)

8371 
	#DSI_FIR0_FAE0
 ((
ušt32_t
)0x00000001è

	)

8372 
	#DSI_FIR0_FAE1
 ((
ušt32_t
)0x00000002è

	)

8373 
	#DSI_FIR0_FAE2
 ((
ušt32_t
)0x00000004è

	)

8374 
	#DSI_FIR0_FAE3
 ((
ušt32_t
)0x00000008è

	)

8375 
	#DSI_FIR0_FAE4
 ((
ušt32_t
)0x00000010è

	)

8376 
	#DSI_FIR0_FAE5
 ((
ušt32_t
)0x00000020è

	)

8377 
	#DSI_FIR0_FAE6
 ((
ušt32_t
)0x00000040è

	)

8378 
	#DSI_FIR0_FAE7
 ((
ušt32_t
)0x00000080è

	)

8379 
	#DSI_FIR0_FAE8
 ((
ušt32_t
)0x00000100è

	)

8380 
	#DSI_FIR0_FAE9
 ((
ušt32_t
)0x00000200è

	)

8381 
	#DSI_FIR0_FAE10
 ((
ušt32_t
)0x00000400è

	)

8382 
	#DSI_FIR0_FAE11
 ((
ušt32_t
)0x00000800è

	)

8383 
	#DSI_FIR0_FAE12
 ((
ušt32_t
)0x00001000è

	)

8384 
	#DSI_FIR0_FAE13
 ((
ušt32_t
)0x00002000è

	)

8385 
	#DSI_FIR0_FAE14
 ((
ušt32_t
)0x00004000è

	)

8386 
	#DSI_FIR0_FAE15
 ((
ušt32_t
)0x00008000è

	)

8387 
	#DSI_FIR0_FPE0
 ((
ušt32_t
)0x00010000è

	)

8388 
	#DSI_FIR0_FPE1
 ((
ušt32_t
)0x00020000è

	)

8389 
	#DSI_FIR0_FPE2
 ((
ušt32_t
)0x00040000è

	)

8390 
	#DSI_FIR0_FPE3
 ((
ušt32_t
)0x00080000è

	)

8391 
	#DSI_FIR0_FPE4
 ((
ušt32_t
)0x00100000è

	)

8394 
	#DSI_FIR1_FTOHSTX
 ((
ušt32_t
)0x00000001è

	)

8395 
	#DSI_FIR1_FTOLPRX
 ((
ušt32_t
)0x00000002è

	)

8396 
	#DSI_FIR1_FECCSE
 ((
ušt32_t
)0x00000004è

	)

8397 
	#DSI_FIR1_FECCME
 ((
ušt32_t
)0x00000008è

	)

8398 
	#DSI_FIR1_FCRCE
 ((
ušt32_t
)0x00000010è

	)

8399 
	#DSI_FIR1_FPSE
 ((
ušt32_t
)0x00000020è

	)

8400 
	#DSI_FIR1_FEOTPE
 ((
ušt32_t
)0x00000040è

	)

8401 
	#DSI_FIR1_FLPWRE
 ((
ušt32_t
)0x00000080è

	)

8402 
	#DSI_FIR1_FGCWRE
 ((
ušt32_t
)0x00000100è

	)

8403 
	#DSI_FIR1_FGPWRE
 ((
ušt32_t
)0x00000200è

	)

8404 
	#DSI_FIR1_FGPTXE
 ((
ušt32_t
)0x00000400è

	)

8405 
	#DSI_FIR1_FGPRDE
 ((
ušt32_t
)0x00000800è

	)

8406 
	#DSI_FIR1_FGPRXE
 ((
ušt32_t
)0x00001000è

	)

8409 
	#DSI_VSCR_EN
 ((
ušt32_t
)0x00000001è

	)

8410 
	#DSI_VSCR_UR
 ((
ušt32_t
)0x00000100è

	)

8413 
	#DSI_LCVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

8414 
	#DSI_LCVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

8415 
	#DSI_LCVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

8418 
	#DSI_LCCCR_COLC
 ((
ušt32_t
)0x0000000Fè

	)

8419 
	#DSI_LCCCR_COLC0
 ((
ušt32_t
)0x00000001)

	)

8420 
	#DSI_LCCCR_COLC1
 ((
ušt32_t
)0x00000002)

	)

8421 
	#DSI_LCCCR_COLC2
 ((
ušt32_t
)0x00000004)

	)

8422 
	#DSI_LCCCR_COLC3
 ((
ušt32_t
)0x00000008)

	)

8424 
	#DSI_LCCCR_LPE
 ((
ušt32_t
)0x00000100è

	)

8427 
	#DSI_LPMCCR_VLPSIZE
 ((
ušt32_t
)0x000000FFè

	)

8428 
	#DSI_LPMCCR_VLPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8429 
	#DSI_LPMCCR_VLPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8430 
	#DSI_LPMCCR_VLPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8431 
	#DSI_LPMCCR_VLPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8432 
	#DSI_LPMCCR_VLPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8433 
	#DSI_LPMCCR_VLPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8434 
	#DSI_LPMCCR_VLPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8435 
	#DSI_LPMCCR_VLPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8437 
	#DSI_LPMCCR_LPSIZE
 ((
ušt32_t
)0x00FF0000è

	)

8438 
	#DSI_LPMCCR_LPSIZE0
 ((
ušt32_t
)0x00010000)

	)

8439 
	#DSI_LPMCCR_LPSIZE1
 ((
ušt32_t
)0x00020000)

	)

8440 
	#DSI_LPMCCR_LPSIZE2
 ((
ušt32_t
)0x00040000)

	)

8441 
	#DSI_LPMCCR_LPSIZE3
 ((
ušt32_t
)0x00080000)

	)

8442 
	#DSI_LPMCCR_LPSIZE4
 ((
ušt32_t
)0x00100000)

	)

8443 
	#DSI_LPMCCR_LPSIZE5
 ((
ušt32_t
)0x00200000)

	)

8444 
	#DSI_LPMCCR_LPSIZE6
 ((
ušt32_t
)0x00400000)

	)

8445 
	#DSI_LPMCCR_LPSIZE7
 ((
ušt32_t
)0x00800000)

	)

8448 
	#DSI_VMCCR_VMT
 ((
ušt32_t
)0x00000003è

	)

8449 
	#DSI_VMCCR_VMT0
 ((
ušt32_t
)0x00000001)

	)

8450 
	#DSI_VMCCR_VMT1
 ((
ušt32_t
)0x00000002)

	)

8452 
	#DSI_VMCCR_LPVSAE
 ((
ušt32_t
)0x00000100è

	)

8453 
	#DSI_VMCCR_LPVBPE
 ((
ušt32_t
)0x00000200è

	)

8454 
	#DSI_VMCCR_LPVFPE
 ((
ušt32_t
)0x00000400è

	)

8455 
	#DSI_VMCCR_LPVAE
 ((
ušt32_t
)0x00000800è

	)

8456 
	#DSI_VMCCR_LPHBPE
 ((
ušt32_t
)0x00001000è

	)

8457 
	#DSI_VMCCR_LPHFE
 ((
ušt32_t
)0x00002000è

	)

8458 
	#DSI_VMCCR_FBTAAE
 ((
ušt32_t
)0x00004000è

	)

8459 
	#DSI_VMCCR_LPCE
 ((
ušt32_t
)0x00008000è

	)

8462 
	#DSI_VPCCR_VPSIZE
 ((
ušt32_t
)0x00003FFFè

	)

8463 
	#DSI_VPCCR_VPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8464 
	#DSI_VPCCR_VPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8465 
	#DSI_VPCCR_VPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8466 
	#DSI_VPCCR_VPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8467 
	#DSI_VPCCR_VPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8468 
	#DSI_VPCCR_VPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8469 
	#DSI_VPCCR_VPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8470 
	#DSI_VPCCR_VPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8471 
	#DSI_VPCCR_VPSIZE8
 ((
ušt32_t
)0x00000100)

	)

8472 
	#DSI_VPCCR_VPSIZE9
 ((
ušt32_t
)0x00000200)

	)

8473 
	#DSI_VPCCR_VPSIZE10
 ((
ušt32_t
)0x00000400)

	)

8474 
	#DSI_VPCCR_VPSIZE11
 ((
ušt32_t
)0x00000800)

	)

8475 
	#DSI_VPCCR_VPSIZE12
 ((
ušt32_t
)0x00001000)

	)

8476 
	#DSI_VPCCR_VPSIZE13
 ((
ušt32_t
)0x00002000)

	)

8479 
	#DSI_VCCCR_NUMC
 ((
ušt32_t
)0x00001FFFè

	)

8480 
	#DSI_VCCCR_NUMC0
 ((
ušt32_t
)0x00000001)

	)

8481 
	#DSI_VCCCR_NUMC1
 ((
ušt32_t
)0x00000002)

	)

8482 
	#DSI_VCCCR_NUMC2
 ((
ušt32_t
)0x00000004)

	)

8483 
	#DSI_VCCCR_NUMC3
 ((
ušt32_t
)0x00000008)

	)

8484 
	#DSI_VCCCR_NUMC4
 ((
ušt32_t
)0x00000010)

	)

8485 
	#DSI_VCCCR_NUMC5
 ((
ušt32_t
)0x00000020)

	)

8486 
	#DSI_VCCCR_NUMC6
 ((
ušt32_t
)0x00000040)

	)

8487 
	#DSI_VCCCR_NUMC7
 ((
ušt32_t
)0x00000080)

	)

8488 
	#DSI_VCCCR_NUMC8
 ((
ušt32_t
)0x00000100)

	)

8489 
	#DSI_VCCCR_NUMC9
 ((
ušt32_t
)0x00000200)

	)

8490 
	#DSI_VCCCR_NUMC10
 ((
ušt32_t
)0x00000400)

	)

8491 
	#DSI_VCCCR_NUMC11
 ((
ušt32_t
)0x00000800)

	)

8492 
	#DSI_VCCCR_NUMC12
 ((
ušt32_t
)0x00001000)

	)

8495 
	#DSI_VNPCCR_NPSIZE
 ((
ušt32_t
)0x00001FFFè

	)

8496 
	#DSI_VNPCCR_NPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8497 
	#DSI_VNPCCR_NPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8498 
	#DSI_VNPCCR_NPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8499 
	#DSI_VNPCCR_NPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8500 
	#DSI_VNPCCR_NPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8501 
	#DSI_VNPCCR_NPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8502 
	#DSI_VNPCCR_NPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8503 
	#DSI_VNPCCR_NPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8504 
	#DSI_VNPCCR_NPSIZE8
 ((
ušt32_t
)0x00000100)

	)

8505 
	#DSI_VNPCCR_NPSIZE9
 ((
ušt32_t
)0x00000200)

	)

8506 
	#DSI_VNPCCR_NPSIZE10
 ((
ušt32_t
)0x00000400)

	)

8507 
	#DSI_VNPCCR_NPSIZE11
 ((
ušt32_t
)0x00000800)

	)

8508 
	#DSI_VNPCCR_NPSIZE12
 ((
ušt32_t
)0x00001000)

	)

8511 
	#DSI_VHSACCR_HSA
 ((
ušt32_t
)0x00000FFFè

	)

8512 
	#DSI_VHSACCR_HSA0
 ((
ušt32_t
)0x00000001)

	)

8513 
	#DSI_VHSACCR_HSA1
 ((
ušt32_t
)0x00000002)

	)

8514 
	#DSI_VHSACCR_HSA2
 ((
ušt32_t
)0x00000004)

	)

8515 
	#DSI_VHSACCR_HSA3
 ((
ušt32_t
)0x00000008)

	)

8516 
	#DSI_VHSACCR_HSA4
 ((
ušt32_t
)0x00000010)

	)

8517 
	#DSI_VHSACCR_HSA5
 ((
ušt32_t
)0x00000020)

	)

8518 
	#DSI_VHSACCR_HSA6
 ((
ušt32_t
)0x00000040)

	)

8519 
	#DSI_VHSACCR_HSA7
 ((
ušt32_t
)0x00000080)

	)

8520 
	#DSI_VHSACCR_HSA8
 ((
ušt32_t
)0x00000100)

	)

8521 
	#DSI_VHSACCR_HSA9
 ((
ušt32_t
)0x00000200)

	)

8522 
	#DSI_VHSACCR_HSA10
 ((
ušt32_t
)0x00000400)

	)

8523 
	#DSI_VHSACCR_HSA11
 ((
ušt32_t
)0x00000800)

	)

8526 
	#DSI_VHBPCCR_HBP
 ((
ušt32_t
)0x00000FFFè

	)

8527 
	#DSI_VHBPCCR_HBP0
 ((
ušt32_t
)0x00000001)

	)

8528 
	#DSI_VHBPCCR_HBP1
 ((
ušt32_t
)0x00000002)

	)

8529 
	#DSI_VHBPCCR_HBP2
 ((
ušt32_t
)0x00000004)

	)

8530 
	#DSI_VHBPCCR_HBP3
 ((
ušt32_t
)0x00000008)

	)

8531 
	#DSI_VHBPCCR_HBP4
 ((
ušt32_t
)0x00000010)

	)

8532 
	#DSI_VHBPCCR_HBP5
 ((
ušt32_t
)0x00000020)

	)

8533 
	#DSI_VHBPCCR_HBP6
 ((
ušt32_t
)0x00000040)

	)

8534 
	#DSI_VHBPCCR_HBP7
 ((
ušt32_t
)0x00000080)

	)

8535 
	#DSI_VHBPCCR_HBP8
 ((
ušt32_t
)0x00000100)

	)

8536 
	#DSI_VHBPCCR_HBP9
 ((
ušt32_t
)0x00000200)

	)

8537 
	#DSI_VHBPCCR_HBP10
 ((
ušt32_t
)0x00000400)

	)

8538 
	#DSI_VHBPCCR_HBP11
 ((
ušt32_t
)0x00000800)

	)

8541 
	#DSI_VLCCR_HLINE
 ((
ušt32_t
)0x00007FFFè

	)

8542 
	#DSI_VLCCR_HLINE0
 ((
ušt32_t
)0x00000001)

	)

8543 
	#DSI_VLCCR_HLINE1
 ((
ušt32_t
)0x00000002)

	)

8544 
	#DSI_VLCCR_HLINE2
 ((
ušt32_t
)0x00000004)

	)

8545 
	#DSI_VLCCR_HLINE3
 ((
ušt32_t
)0x00000008)

	)

8546 
	#DSI_VLCCR_HLINE4
 ((
ušt32_t
)0x00000010)

	)

8547 
	#DSI_VLCCR_HLINE5
 ((
ušt32_t
)0x00000020)

	)

8548 
	#DSI_VLCCR_HLINE6
 ((
ušt32_t
)0x00000040)

	)

8549 
	#DSI_VLCCR_HLINE7
 ((
ušt32_t
)0x00000080)

	)

8550 
	#DSI_VLCCR_HLINE8
 ((
ušt32_t
)0x00000100)

	)

8551 
	#DSI_VLCCR_HLINE9
 ((
ušt32_t
)0x00000200)

	)

8552 
	#DSI_VLCCR_HLINE10
 ((
ušt32_t
)0x00000400)

	)

8553 
	#DSI_VLCCR_HLINE11
 ((
ušt32_t
)0x00000800)

	)

8554 
	#DSI_VLCCR_HLINE12
 ((
ušt32_t
)0x00001000)

	)

8555 
	#DSI_VLCCR_HLINE13
 ((
ušt32_t
)0x00002000)

	)

8556 
	#DSI_VLCCR_HLINE14
 ((
ušt32_t
)0x00004000)

	)

8559 
	#DSI_VVSACCR_VSA
 ((
ušt32_t
)0x000003FFè

	)

8560 
	#DSI_VVSACCR_VSA0
 ((
ušt32_t
)0x00000001)

	)

8561 
	#DSI_VVSACCR_VSA1
 ((
ušt32_t
)0x00000002)

	)

8562 
	#DSI_VVSACCR_VSA2
 ((
ušt32_t
)0x00000004)

	)

8563 
	#DSI_VVSACCR_VSA3
 ((
ušt32_t
)0x00000008)

	)

8564 
	#DSI_VVSACCR_VSA4
 ((
ušt32_t
)0x00000010)

	)

8565 
	#DSI_VVSACCR_VSA5
 ((
ušt32_t
)0x00000020)

	)

8566 
	#DSI_VVSACCR_VSA6
 ((
ušt32_t
)0x00000040)

	)

8567 
	#DSI_VVSACCR_VSA7
 ((
ušt32_t
)0x00000080)

	)

8568 
	#DSI_VVSACCR_VSA8
 ((
ušt32_t
)0x00000100)

	)

8569 
	#DSI_VVSACCR_VSA9
 ((
ušt32_t
)0x00000200)

	)

8572 
	#DSI_VVBPCCR_VBP
 ((
ušt32_t
)0x000003FFè

	)

8573 
	#DSI_VVBPCCR_VBP0
 ((
ušt32_t
)0x00000001)

	)

8574 
	#DSI_VVBPCCR_VBP1
 ((
ušt32_t
)0x00000002)

	)

8575 
	#DSI_VVBPCCR_VBP2
 ((
ušt32_t
)0x00000004)

	)

8576 
	#DSI_VVBPCCR_VBP3
 ((
ušt32_t
)0x00000008)

	)

8577 
	#DSI_VVBPCCR_VBP4
 ((
ušt32_t
)0x00000010)

	)

8578 
	#DSI_VVBPCCR_VBP5
 ((
ušt32_t
)0x00000020)

	)

8579 
	#DSI_VVBPCCR_VBP6
 ((
ušt32_t
)0x00000040)

	)

8580 
	#DSI_VVBPCCR_VBP7
 ((
ušt32_t
)0x00000080)

	)

8581 
	#DSI_VVBPCCR_VBP8
 ((
ušt32_t
)0x00000100)

	)

8582 
	#DSI_VVBPCCR_VBP9
 ((
ušt32_t
)0x00000200)

	)

8585 
	#DSI_VVFPCCR_VFP
 ((
ušt32_t
)0x000003FFè

	)

8586 
	#DSI_VVFPCCR_VFP0
 ((
ušt32_t
)0x00000001)

	)

8587 
	#DSI_VVFPCCR_VFP1
 ((
ušt32_t
)0x00000002)

	)

8588 
	#DSI_VVFPCCR_VFP2
 ((
ušt32_t
)0x00000004)

	)

8589 
	#DSI_VVFPCCR_VFP3
 ((
ušt32_t
)0x00000008)

	)

8590 
	#DSI_VVFPCCR_VFP4
 ((
ušt32_t
)0x00000010)

	)

8591 
	#DSI_VVFPCCR_VFP5
 ((
ušt32_t
)0x00000020)

	)

8592 
	#DSI_VVFPCCR_VFP6
 ((
ušt32_t
)0x00000040)

	)

8593 
	#DSI_VVFPCCR_VFP7
 ((
ušt32_t
)0x00000080)

	)

8594 
	#DSI_VVFPCCR_VFP8
 ((
ušt32_t
)0x00000100)

	)

8595 
	#DSI_VVFPCCR_VFP9
 ((
ušt32_t
)0x00000200)

	)

8598 
	#DSI_VVACCR_VA
 ((
ušt32_t
)0x00003FFFè

	)

8599 
	#DSI_VVACCR_VA0
 ((
ušt32_t
)0x00000001)

	)

8600 
	#DSI_VVACCR_VA1
 ((
ušt32_t
)0x00000002)

	)

8601 
	#DSI_VVACCR_VA2
 ((
ušt32_t
)0x00000004)

	)

8602 
	#DSI_VVACCR_VA3
 ((
ušt32_t
)0x00000008)

	)

8603 
	#DSI_VVACCR_VA4
 ((
ušt32_t
)0x00000010)

	)

8604 
	#DSI_VVACCR_VA5
 ((
ušt32_t
)0x00000020)

	)

8605 
	#DSI_VVACCR_VA6
 ((
ušt32_t
)0x00000040)

	)

8606 
	#DSI_VVACCR_VA7
 ((
ušt32_t
)0x00000080)

	)

8607 
	#DSI_VVACCR_VA8
 ((
ušt32_t
)0x00000100)

	)

8608 
	#DSI_VVACCR_VA9
 ((
ušt32_t
)0x00000200)

	)

8609 
	#DSI_VVACCR_VA10
 ((
ušt32_t
)0x00000400)

	)

8610 
	#DSI_VVACCR_VA11
 ((
ušt32_t
)0x00000800)

	)

8611 
	#DSI_VVACCR_VA12
 ((
ušt32_t
)0x00001000)

	)

8612 
	#DSI_VVACCR_VA13
 ((
ušt32_t
)0x00002000)

	)

8615 
	#DSI_TDCCR_3DM
 ((
ušt32_t
)0x00000003è

	)

8616 
	#DSI_TDCCR_3DM0
 ((
ušt32_t
)0x00000001)

	)

8617 
	#DSI_TDCCR_3DM1
 ((
ušt32_t
)0x00000002)

	)

8619 
	#DSI_TDCCR_3DF
 ((
ušt32_t
)0x0000000Cè

	)

8620 
	#DSI_TDCCR_3DF0
 ((
ušt32_t
)0x00000004)

	)

8621 
	#DSI_TDCCR_3DF1
 ((
ušt32_t
)0x00000008)

	)

8623 
	#DSI_TDCCR_SVS
 ((
ušt32_t
)0x00000010è

	)

8624 
	#DSI_TDCCR_RF
 ((
ušt32_t
)0x00000020è

	)

8625 
	#DSI_TDCCR_S3DC
 ((
ušt32_t
)0x00010000è

	)

8628 
	#DSI_WCFGR_DSIM
 ((
ušt32_t
)0x00000001è

	)

8629 
	#DSI_WCFGR_COLMUX
 ((
ušt32_t
)0x0000000Eè

	)

8630 
	#DSI_WCFGR_COLMUX0
 ((
ušt32_t
)0x00000002)

	)

8631 
	#DSI_WCFGR_COLMUX1
 ((
ušt32_t
)0x00000004)

	)

8632 
	#DSI_WCFGR_COLMUX2
 ((
ušt32_t
)0x00000008)

	)

8634 
	#DSI_WCFGR_TESRC
 ((
ušt32_t
)0x00000010è

	)

8635 
	#DSI_WCFGR_TEPOL
 ((
ušt32_t
)0x00000020è

	)

8636 
	#DSI_WCFGR_AR
 ((
ušt32_t
)0x00000040è

	)

8637 
	#DSI_WCFGR_VSPOL
 ((
ušt32_t
)0x00000080è

	)

8640 
	#DSI_WCR_COLM
 ((
ušt32_t
)0x00000001è

	)

8641 
	#DSI_WCR_SHTDN
 ((
ušt32_t
)0x00000002è

	)

8642 
	#DSI_WCR_LTDCEN
 ((
ušt32_t
)0x00000004è

	)

8643 
	#DSI_WCR_DSIEN
 ((
ušt32_t
)0x00000008è

	)

8646 
	#DSI_WIER_TEIE
 ((
ušt32_t
)0x00000001è

	)

8647 
	#DSI_WIER_ERIE
 ((
ušt32_t
)0x00000002è

	)

8648 
	#DSI_WIER_PLLLIE
 ((
ušt32_t
)0x00000200è

	)

8649 
	#DSI_WIER_PLLUIE
 ((
ušt32_t
)0x00000400è

	)

8650 
	#DSI_WIER_RRIE
 ((
ušt32_t
)0x00002000è

	)

8653 
	#DSI_WISR_TEIF
 ((
ušt32_t
)0x00000001è

	)

8654 
	#DSI_WISR_ERIF
 ((
ušt32_t
)0x00000002è

	)

8655 
	#DSI_WISR_BUSY
 ((
ušt32_t
)0x00000004è

	)

8656 
	#DSI_WISR_PLLLS
 ((
ušt32_t
)0x00000100è

	)

8657 
	#DSI_WISR_PLLLIF
 ((
ušt32_t
)0x00000200è

	)

8658 
	#DSI_WISR_PLLUIF
 ((
ušt32_t
)0x00000400è

	)

8659 
	#DSI_WISR_RRS
 ((
ušt32_t
)0x00001000è

	)

8660 
	#DSI_WISR_RRIF
 ((
ušt32_t
)0x00002000è

	)

8663 
	#DSI_WIFCR_CTEIF
 ((
ušt32_t
)0x00000001è

	)

8664 
	#DSI_WIFCR_CERIF
 ((
ušt32_t
)0x00000002è

	)

8665 
	#DSI_WIFCR_CPLLLIF
 ((
ušt32_t
)0x00000200è

	)

8666 
	#DSI_WIFCR_CPLLUIF
 ((
ušt32_t
)0x00000400è

	)

8667 
	#DSI_WIFCR_CRRIF
 ((
ušt32_t
)0x00002000è

	)

8670 
	#DSI_WPCR0_UIX4
 ((
ušt32_t
)0x0000003Fè

	)

8671 
	#DSI_WPCR0_UIX4_0
 ((
ušt32_t
)0x00000001)

	)

8672 
	#DSI_WPCR0_UIX4_1
 ((
ušt32_t
)0x00000002)

	)

8673 
	#DSI_WPCR0_UIX4_2
 ((
ušt32_t
)0x00000004)

	)

8674 
	#DSI_WPCR0_UIX4_3
 ((
ušt32_t
)0x00000008)

	)

8675 
	#DSI_WPCR0_UIX4_4
 ((
ušt32_t
)0x00000010)

	)

8676 
	#DSI_WPCR0_UIX4_5
 ((
ušt32_t
)0x00000020)

	)

8678 
	#DSI_WPCR0_SWCL
 ((
ušt32_t
)0x00000040è

	)

8679 
	#DSI_WPCR0_SWDL0
 ((
ušt32_t
)0x00000080è

	)

8680 
	#DSI_WPCR0_SWDL1
 ((
ušt32_t
)0x00000100è

	)

8681 
	#DSI_WPCR0_HSICL
 ((
ušt32_t
)0x00000200è

	)

8682 
	#DSI_WPCR0_HSIDL0
 ((
ušt32_t
)0x00000400è

	)

8683 
	#DSI_WPCR0_HSIDL1
 ((
ušt32_t
)0x00000800è

	)

8684 
	#DSI_WPCR0_FTXSMCL
 ((
ušt32_t
)0x00001000è

	)

8685 
	#DSI_WPCR0_FTXSMDL
 ((
ušt32_t
)0x00002000è

	)

8686 
	#DSI_WPCR0_CDOFFDL
 ((
ušt32_t
)0x00004000è

	)

8687 
	#DSI_WPCR0_TDDL
 ((
ušt32_t
)0x00010000è

	)

8688 
	#DSI_WPCR0_PDEN
 ((
ušt32_t
)0x00040000è

	)

8689 
	#DSI_WPCR0_TCLKPREPEN
 ((
ušt32_t
)0x00080000è

	)

8690 
	#DSI_WPCR0_TCLKZEROEN
 ((
ušt32_t
)0x00100000è

	)

8691 
	#DSI_WPCR0_THSPREPEN
 ((
ušt32_t
)0x00200000è

	)

8692 
	#DSI_WPCR0_THSTRAILEN
 ((
ušt32_t
)0x00400000è

	)

8693 
	#DSI_WPCR0_THSZEROEN
 ((
ušt32_t
)0x00800000è

	)

8694 
	#DSI_WPCR0_TLPXDEN
 ((
ušt32_t
)0x01000000è

	)

8695 
	#DSI_WPCR0_THSEXITEN
 ((
ušt32_t
)0x02000000è

	)

8696 
	#DSI_WPCR0_TLPXCEN
 ((
ušt32_t
)0x04000000è

	)

8697 
	#DSI_WPCR0_TCLKPOSTEN
 ((
ušt32_t
)0x08000000è

	)

8700 
	#DSI_WPCR1_HSTXDCL
 ((
ušt32_t
)0x00000003è

	)

8701 
	#DSI_WPCR1_HSTXDCL0
 ((
ušt32_t
)0x00000001)

	)

8702 
	#DSI_WPCR1_HSTXDCL1
 ((
ušt32_t
)0x00000002)

	)

8704 
	#DSI_WPCR1_HSTXDDL
 ((
ušt32_t
)0x0000000Cè

	)

8705 
	#DSI_WPCR1_HSTXDDL0
 ((
ušt32_t
)0x00000004)

	)

8706 
	#DSI_WPCR1_HSTXDDL1
 ((
ušt32_t
)0x00000008)

	)

8708 
	#DSI_WPCR1_LPSRCCL
 ((
ušt32_t
)0x000000C0è

	)

8709 
	#DSI_WPCR1_LPSRCCL0
 ((
ušt32_t
)0x00000040)

	)

8710 
	#DSI_WPCR1_LPSRCCL1
 ((
ušt32_t
)0x00000080)

	)

8712 
	#DSI_WPCR1_LPSRCDL
 ((
ušt32_t
)0x00000300è

	)

8713 
	#DSI_WPCR1_LPSRCDL0
 ((
ušt32_t
)0x00000100)

	)

8714 
	#DSI_WPCR1_LPSRCDL1
 ((
ušt32_t
)0x00000200)

	)

8716 
	#DSI_WPCR1_SDDC
 ((
ušt32_t
)0x00001000è

	)

8718 
	#DSI_WPCR1_LPRXVCDL
 ((
ušt32_t
)0x0000C000è

	)

8719 
	#DSI_WPCR1_LPRXVCDL0
 ((
ušt32_t
)0x00004000)

	)

8720 
	#DSI_WPCR1_LPRXVCDL1
 ((
ušt32_t
)0x00008000)

	)

8722 
	#DSI_WPCR1_HSTXSRCCL
 ((
ušt32_t
)0x00030000è

	)

8723 
	#DSI_WPCR1_HSTXSRCCL0
 ((
ušt32_t
)0x00010000)

	)

8724 
	#DSI_WPCR1_HSTXSRCCL1
 ((
ušt32_t
)0x00020000)

	)

8726 
	#DSI_WPCR1_HSTXSRCDL
 ((
ušt32_t
)0x000C0000è

	)

8727 
	#DSI_WPCR1_HSTXSRCDL0
 ((
ušt32_t
)0x00040000)

	)

8728 
	#DSI_WPCR1_HSTXSRCDL1
 ((
ušt32_t
)0x00080000)

	)

8730 
	#DSI_WPCR1_FLPRXLPM
 ((
ušt32_t
)0x00400000è

	)

8732 
	#DSI_WPCR1_LPRXFT
 ((
ušt32_t
)0x06000000è

	)

8733 
	#DSI_WPCR1_LPRXFT0
 ((
ušt32_t
)0x02000000)

	)

8734 
	#DSI_WPCR1_LPRXFT1
 ((
ušt32_t
)0x04000000)

	)

8737 
	#DSI_WPCR2_TCLKPREP
 ((
ušt32_t
)0x000000FFè

	)

8738 
	#DSI_WPCR2_TCLKPREP0
 ((
ušt32_t
)0x00000001)

	)

8739 
	#DSI_WPCR2_TCLKPREP1
 ((
ušt32_t
)0x00000002)

	)

8740 
	#DSI_WPCR2_TCLKPREP2
 ((
ušt32_t
)0x00000004)

	)

8741 
	#DSI_WPCR2_TCLKPREP3
 ((
ušt32_t
)0x00000008)

	)

8742 
	#DSI_WPCR2_TCLKPREP4
 ((
ušt32_t
)0x00000010)

	)

8743 
	#DSI_WPCR2_TCLKPREP5
 ((
ušt32_t
)0x00000020)

	)

8744 
	#DSI_WPCR2_TCLKPREP6
 ((
ušt32_t
)0x00000040)

	)

8745 
	#DSI_WPCR2_TCLKPREP7
 ((
ušt32_t
)0x00000080)

	)

8747 
	#DSI_WPCR2_TCLKZERO
 ((
ušt32_t
)0x0000FF00è

	)

8748 
	#DSI_WPCR2_TCLKZERO0
 ((
ušt32_t
)0x00000100)

	)

8749 
	#DSI_WPCR2_TCLKZERO1
 ((
ušt32_t
)0x00000200)

	)

8750 
	#DSI_WPCR2_TCLKZERO2
 ((
ušt32_t
)0x00000400)

	)

8751 
	#DSI_WPCR2_TCLKZERO3
 ((
ušt32_t
)0x00000800)

	)

8752 
	#DSI_WPCR2_TCLKZERO4
 ((
ušt32_t
)0x00001000)

	)

8753 
	#DSI_WPCR2_TCLKZERO5
 ((
ušt32_t
)0x00002000)

	)

8754 
	#DSI_WPCR2_TCLKZERO6
 ((
ušt32_t
)0x00004000)

	)

8755 
	#DSI_WPCR2_TCLKZERO7
 ((
ušt32_t
)0x00008000)

	)

8757 
	#DSI_WPCR2_THSPREP
 ((
ušt32_t
)0x00FF0000è

	)

8758 
	#DSI_WPCR2_THSPREP0
 ((
ušt32_t
)0x00010000)

	)

8759 
	#DSI_WPCR2_THSPREP1
 ((
ušt32_t
)0x00020000)

	)

8760 
	#DSI_WPCR2_THSPREP2
 ((
ušt32_t
)0x00040000)

	)

8761 
	#DSI_WPCR2_THSPREP3
 ((
ušt32_t
)0x00080000)

	)

8762 
	#DSI_WPCR2_THSPREP4
 ((
ušt32_t
)0x00100000)

	)

8763 
	#DSI_WPCR2_THSPREP5
 ((
ušt32_t
)0x00200000)

	)

8764 
	#DSI_WPCR2_THSPREP6
 ((
ušt32_t
)0x00400000)

	)

8765 
	#DSI_WPCR2_THSPREP7
 ((
ušt32_t
)0x00800000)

	)

8767 
	#DSI_WPCR2_THSTRAIL
 ((
ušt32_t
)0xFF000000è

	)

8768 
	#DSI_WPCR2_THSTRAIL0
 ((
ušt32_t
)0x01000000)

	)

8769 
	#DSI_WPCR2_THSTRAIL1
 ((
ušt32_t
)0x02000000)

	)

8770 
	#DSI_WPCR2_THSTRAIL2
 ((
ušt32_t
)0x04000000)

	)

8771 
	#DSI_WPCR2_THSTRAIL3
 ((
ušt32_t
)0x08000000)

	)

8772 
	#DSI_WPCR2_THSTRAIL4
 ((
ušt32_t
)0x10000000)

	)

8773 
	#DSI_WPCR2_THSTRAIL5
 ((
ušt32_t
)0x20000000)

	)

8774 
	#DSI_WPCR2_THSTRAIL6
 ((
ušt32_t
)0x40000000)

	)

8775 
	#DSI_WPCR2_THSTRAIL7
 ((
ušt32_t
)0x80000000)

	)

8778 
	#DSI_WPCR3_THSZERO
 ((
ušt32_t
)0x000000FFè

	)

8779 
	#DSI_WPCR3_THSZERO0
 ((
ušt32_t
)0x00000001)

	)

8780 
	#DSI_WPCR3_THSZERO1
 ((
ušt32_t
)0x00000002)

	)

8781 
	#DSI_WPCR3_THSZERO2
 ((
ušt32_t
)0x00000004)

	)

8782 
	#DSI_WPCR3_THSZERO3
 ((
ušt32_t
)0x00000008)

	)

8783 
	#DSI_WPCR3_THSZERO4
 ((
ušt32_t
)0x00000010)

	)

8784 
	#DSI_WPCR3_THSZERO5
 ((
ušt32_t
)0x00000020)

	)

8785 
	#DSI_WPCR3_THSZERO6
 ((
ušt32_t
)0x00000040)

	)

8786 
	#DSI_WPCR3_THSZERO7
 ((
ušt32_t
)0x00000080)

	)

8788 
	#DSI_WPCR3_TLPXD
 ((
ušt32_t
)0x0000FF00è

	)

8789 
	#DSI_WPCR3_TLPXD0
 ((
ušt32_t
)0x00000100)

	)

8790 
	#DSI_WPCR3_TLPXD1
 ((
ušt32_t
)0x00000200)

	)

8791 
	#DSI_WPCR3_TLPXD2
 ((
ušt32_t
)0x00000400)

	)

8792 
	#DSI_WPCR3_TLPXD3
 ((
ušt32_t
)0x00000800)

	)

8793 
	#DSI_WPCR3_TLPXD4
 ((
ušt32_t
)0x00001000)

	)

8794 
	#DSI_WPCR3_TLPXD5
 ((
ušt32_t
)0x00002000)

	)

8795 
	#DSI_WPCR3_TLPXD6
 ((
ušt32_t
)0x00004000)

	)

8796 
	#DSI_WPCR3_TLPXD7
 ((
ušt32_t
)0x00008000)

	)

8798 
	#DSI_WPCR3_THSEXIT
 ((
ušt32_t
)0x00FF0000è

	)

8799 
	#DSI_WPCR3_THSEXIT0
 ((
ušt32_t
)0x00010000)

	)

8800 
	#DSI_WPCR3_THSEXIT1
 ((
ušt32_t
)0x00020000)

	)

8801 
	#DSI_WPCR3_THSEXIT2
 ((
ušt32_t
)0x00040000)

	)

8802 
	#DSI_WPCR3_THSEXIT3
 ((
ušt32_t
)0x00080000)

	)

8803 
	#DSI_WPCR3_THSEXIT4
 ((
ušt32_t
)0x00100000)

	)

8804 
	#DSI_WPCR3_THSEXIT5
 ((
ušt32_t
)0x00200000)

	)

8805 
	#DSI_WPCR3_THSEXIT6
 ((
ušt32_t
)0x00400000)

	)

8806 
	#DSI_WPCR3_THSEXIT7
 ((
ušt32_t
)0x00800000)

	)

8808 
	#DSI_WPCR3_TLPXC
 ((
ušt32_t
)0xFF000000è

	)

8809 
	#DSI_WPCR3_TLPXC0
 ((
ušt32_t
)0x01000000)

	)

8810 
	#DSI_WPCR3_TLPXC1
 ((
ušt32_t
)0x02000000)

	)

8811 
	#DSI_WPCR3_TLPXC2
 ((
ušt32_t
)0x04000000)

	)

8812 
	#DSI_WPCR3_TLPXC3
 ((
ušt32_t
)0x08000000)

	)

8813 
	#DSI_WPCR3_TLPXC4
 ((
ušt32_t
)0x10000000)

	)

8814 
	#DSI_WPCR3_TLPXC5
 ((
ušt32_t
)0x20000000)

	)

8815 
	#DSI_WPCR3_TLPXC6
 ((
ušt32_t
)0x40000000)

	)

8816 
	#DSI_WPCR3_TLPXC7
 ((
ušt32_t
)0x80000000)

	)

8819 
	#DSI_WPCR4_TCLKPOST
 ((
ušt32_t
)0x000000FFè

	)

8820 
	#DSI_WPCR4_TCLKPOST0
 ((
ušt32_t
)0x00000001)

	)

8821 
	#DSI_WPCR4_TCLKPOST1
 ((
ušt32_t
)0x00000002)

	)

8822 
	#DSI_WPCR4_TCLKPOST2
 ((
ušt32_t
)0x00000004)

	)

8823 
	#DSI_WPCR4_TCLKPOST3
 ((
ušt32_t
)0x00000008)

	)

8824 
	#DSI_WPCR4_TCLKPOST4
 ((
ušt32_t
)0x00000010)

	)

8825 
	#DSI_WPCR4_TCLKPOST5
 ((
ušt32_t
)0x00000020)

	)

8826 
	#DSI_WPCR4_TCLKPOST6
 ((
ušt32_t
)0x00000040)

	)

8827 
	#DSI_WPCR4_TCLKPOST7
 ((
ušt32_t
)0x00000080)

	)

8830 
	#DSI_WRPCR_PLLEN
 ((
ušt32_t
)0x00000001è

	)

8831 
	#DSI_WRPCR_PLL_NDIV
 ((
ušt32_t
)0x000001FCè

	)

8832 
	#DSI_WRPCR_PLL_NDIV0
 ((
ušt32_t
)0x00000004)

	)

8833 
	#DSI_WRPCR_PLL_NDIV1
 ((
ušt32_t
)0x00000008)

	)

8834 
	#DSI_WRPCR_PLL_NDIV2
 ((
ušt32_t
)0x00000010)

	)

8835 
	#DSI_WRPCR_PLL_NDIV3
 ((
ušt32_t
)0x00000020)

	)

8836 
	#DSI_WRPCR_PLL_NDIV4
 ((
ušt32_t
)0x00000040)

	)

8837 
	#DSI_WRPCR_PLL_NDIV5
 ((
ušt32_t
)0x00000080)

	)

8838 
	#DSI_WRPCR_PLL_NDIV6
 ((
ušt32_t
)0x00000100)

	)

8840 
	#DSI_WRPCR_PLL_IDF
 ((
ušt32_t
)0x00007800è

	)

8841 
	#DSI_WRPCR_PLL_IDF0
 ((
ušt32_t
)0x00000800)

	)

8842 
	#DSI_WRPCR_PLL_IDF1
 ((
ušt32_t
)0x00001000)

	)

8843 
	#DSI_WRPCR_PLL_IDF2
 ((
ušt32_t
)0x00002000)

	)

8844 
	#DSI_WRPCR_PLL_IDF3
 ((
ušt32_t
)0x00004000)

	)

8846 
	#DSI_WRPCR_PLL_ODF
 ((
ušt32_t
)0x00030000è

	)

8847 
	#DSI_WRPCR_PLL_ODF0
 ((
ušt32_t
)0x00010000)

	)

8848 
	#DSI_WRPCR_PLL_ODF1
 ((
ušt32_t
)0x00020000)

	)

8850 
	#DSI_WRPCR_REGEN
 ((
ušt32_t
)0x01000000è

	)

8859 
	#PWR_CR_LPDS
 ((
ušt32_t
)0x00000001è

	)

8860 
	#PWR_CR_PDDS
 ((
ušt32_t
)0x00000002è

	)

8861 
	#PWR_CR_CWUF
 ((
ušt32_t
)0x00000004è

	)

8862 
	#PWR_CR_CSBF
 ((
ušt32_t
)0x00000008è

	)

8863 
	#PWR_CR_PVDE
 ((
ušt32_t
)0x00000010è

	)

8865 
	#PWR_CR_PLS
 ((
ušt32_t
)0x000000E0è

	)

8866 
	#PWR_CR_PLS_0
 ((
ušt32_t
)0x00000020è

	)

8867 
	#PWR_CR_PLS_1
 ((
ušt32_t
)0x00000040è

	)

8868 
	#PWR_CR_PLS_2
 ((
ušt32_t
)0x00000080è

	)

8871 
	#PWR_CR_PLS_LEV0
 ((
ušt32_t
)0x00000000è

	)

8872 
	#PWR_CR_PLS_LEV1
 ((
ušt32_t
)0x00000020è

	)

8873 
	#PWR_CR_PLS_LEV2
 ((
ušt32_t
)0x00000040è

	)

8874 
	#PWR_CR_PLS_LEV3
 ((
ušt32_t
)0x00000060è

	)

8875 
	#PWR_CR_PLS_LEV4
 ((
ušt32_t
)0x00000080è

	)

8876 
	#PWR_CR_PLS_LEV5
 ((
ušt32_t
)0x000000A0è

	)

8877 
	#PWR_CR_PLS_LEV6
 ((
ušt32_t
)0x000000C0è

	)

8878 
	#PWR_CR_PLS_LEV7
 ((
ušt32_t
)0x000000E0è

	)

8880 
	#PWR_CR_DBP
 ((
ušt32_t
)0x00000100è

	)

8881 
	#PWR_CR_FPDS
 ((
ušt32_t
)0x00000200è

	)

8882 
	#PWR_CR_LPUDS
 ((
ušt32_t
)0x00000400è

	)

8883 
	#PWR_CR_MRUDS
 ((
ušt32_t
)0x00000800è

	)

8885 
	#PWR_CR_LPLVDS
 ((
ušt32_t
)0x00000400è

	)

8886 
	#PWR_CR_MRLVDS
 ((
ušt32_t
)0x00000800è

	)

8888 
	#PWR_CR_ADCDC1
 ((
ušt32_t
)0x00002000è

	)

8890 
	#PWR_CR_VOS
 ((
ušt32_t
)0x0000C000è

	)

8891 
	#PWR_CR_VOS_0
 ((
ušt32_t
)0x00004000è

	)

8892 
	#PWR_CR_VOS_1
 ((
ušt32_t
)0x00008000è

	)

8894 
	#PWR_CR_ODEN
 ((
ušt32_t
)0x00010000è

	)

8895 
	#PWR_CR_ODSWEN
 ((
ušt32_t
)0x00020000è

	)

8896 
	#PWR_CR_UDEN
 ((
ušt32_t
)0x000C0000è

	)

8897 
	#PWR_CR_UDEN_0
 ((
ušt32_t
)0x00040000è

	)

8898 
	#PWR_CR_UDEN_1
 ((
ušt32_t
)0x00080000è

	)

8900 
	#PWR_CR_FMSSR
 ((
ušt32_t
)0x00100000è

	)

8901 
	#PWR_CR_FISSR
 ((
ušt32_t
)0x00200000è

	)

8904 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8907 
	#PWR_CSR_WUF
 ((
ušt32_t
)0x00000001è

	)

8908 
	#PWR_CSR_SBF
 ((
ušt32_t
)0x00000002è

	)

8909 
	#PWR_CSR_PVDO
 ((
ušt32_t
)0x00000004è

	)

8910 
	#PWR_CSR_BRR
 ((
ušt32_t
)0x00000008è

	)

8911 
	#PWR_CSR_WUPP
 ((
ušt32_t
)0x00000080è

	)

8912 
	#PWR_CSR_EWUP
 ((
ušt32_t
)0x00000100è

	)

8913 
	#PWR_CSR_BRE
 ((
ušt32_t
)0x00000200è

	)

8914 
	#PWR_CSR_VOSRDY
 ((
ušt32_t
)0x00004000è

	)

8915 
	#PWR_CSR_ODRDY
 ((
ušt32_t
)0x00010000è

	)

8916 
	#PWR_CSR_ODSWRDY
 ((
ušt32_t
)0x00020000è

	)

8917 
	#PWR_CSR_UDSWRDY
 ((
ušt32_t
)0x000C0000è

	)

8920 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8922 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

8929 
	#QUADSPI_CR_EN
 ((
ušt32_t
)0x00000001è

	)

8930 
	#QUADSPI_CR_ABORT
 ((
ušt32_t
)0x00000002è

	)

8931 
	#QUADSPI_CR_DMAEN
 ((
ušt32_t
)0x00000004è

	)

8932 
	#QUADSPI_CR_TCEN
 ((
ušt32_t
)0x00000008è

	)

8933 
	#QUADSPI_CR_SSHIFT
 ((
ušt32_t
)0x00000010è

	)

8934 
	#QUADSPI_CR_DFM
 ((
ušt32_t
)0x00000040è

	)

8935 
	#QUADSPI_CR_FSEL
 ((
ušt32_t
)0x00000080è

	)

8936 
	#QUADSPI_CR_FTHRES
 ((
ušt32_t
)0x00001F00è

	)

8937 
	#QUADSPI_CR_FTHRES_0
 ((
ušt32_t
)0x00000100è

	)

8938 
	#QUADSPI_CR_FTHRES_1
 ((
ušt32_t
)0x00000200è

	)

8939 
	#QUADSPI_CR_FTHRES_2
 ((
ušt32_t
)0x00000400è

	)

8940 
	#QUADSPI_CR_FTHRES_3
 ((
ušt32_t
)0x00000800è

	)

8941 
	#QUADSPI_CR_FTHRES_4
 ((
ušt32_t
)0x00001000è

	)

8942 
	#QUADSPI_CR_TEIE
 ((
ušt32_t
)0x00010000è

	)

8943 
	#QUADSPI_CR_TCIE
 ((
ušt32_t
)0x00020000è

	)

8944 
	#QUADSPI_CR_FTIE
 ((
ušt32_t
)0x00040000è

	)

8945 
	#QUADSPI_CR_SMIE
 ((
ušt32_t
)0x00080000è

	)

8946 
	#QUADSPI_CR_TOIE
 ((
ušt32_t
)0x00100000è

	)

8947 
	#QUADSPI_CR_APMS
 ((
ušt32_t
)0x00400000è

	)

8948 
	#QUADSPI_CR_PMM
 ((
ušt32_t
)0x00800000è

	)

8949 
	#QUADSPI_CR_PRESCALER
 ((
ušt32_t
)0xFF000000è

	)

8950 
	#QUADSPI_CR_PRESCALER_0
 ((
ušt32_t
)0x01000000è

	)

8951 
	#QUADSPI_CR_PRESCALER_1
 ((
ušt32_t
)0x02000000è

	)

8952 
	#QUADSPI_CR_PRESCALER_2
 ((
ušt32_t
)0x04000000è

	)

8953 
	#QUADSPI_CR_PRESCALER_3
 ((
ušt32_t
)0x08000000è

	)

8954 
	#QUADSPI_CR_PRESCALER_4
 ((
ušt32_t
)0x10000000è

	)

8955 
	#QUADSPI_CR_PRESCALER_5
 ((
ušt32_t
)0x20000000è

	)

8956 
	#QUADSPI_CR_PRESCALER_6
 ((
ušt32_t
)0x40000000è

	)

8957 
	#QUADSPI_CR_PRESCALER_7
 ((
ušt32_t
)0x80000000è

	)

8960 
	#QUADSPI_DCR_CKMODE
 ((
ušt32_t
)0x00000001è

	)

8961 
	#QUADSPI_DCR_CSHT
 ((
ušt32_t
)0x00000700è

	)

8962 
	#QUADSPI_DCR_CSHT_0
 ((
ušt32_t
)0x00000100è

	)

8963 
	#QUADSPI_DCR_CSHT_1
 ((
ušt32_t
)0x00000200è

	)

8964 
	#QUADSPI_DCR_CSHT_2
 ((
ušt32_t
)0x00000400è

	)

8965 
	#QUADSPI_DCR_FSIZE
 ((
ušt32_t
)0x001F0000è

	)

8966 
	#QUADSPI_DCR_FSIZE_0
 ((
ušt32_t
)0x00010000è

	)

8967 
	#QUADSPI_DCR_FSIZE_1
 ((
ušt32_t
)0x00020000è

	)

8968 
	#QUADSPI_DCR_FSIZE_2
 ((
ušt32_t
)0x00040000è

	)

8969 
	#QUADSPI_DCR_FSIZE_3
 ((
ušt32_t
)0x00080000è

	)

8970 
	#QUADSPI_DCR_FSIZE_4
 ((
ušt32_t
)0x00100000è

	)

8973 
	#QUADSPI_SR_TEF
 ((
ušt32_t
)0x00000001è

	)

8974 
	#QUADSPI_SR_TCF
 ((
ušt32_t
)0x00000002è

	)

8975 
	#QUADSPI_SR_FTF
 ((
ušt32_t
)0x00000004è

	)

8976 
	#QUADSPI_SR_SMF
 ((
ušt32_t
)0x00000008è

	)

8977 
	#QUADSPI_SR_TOF
 ((
ušt32_t
)0x00000010è

	)

8978 
	#QUADSPI_SR_BUSY
 ((
ušt32_t
)0x00000020è

	)

8979 
	#QUADSPI_SR_FLEVEL
 ((
ušt32_t
)0x00003F00è

	)

8980 
	#QUADSPI_SR_FLEVEL_0
 ((
ušt32_t
)0x00000100è

	)

8981 
	#QUADSPI_SR_FLEVEL_1
 ((
ušt32_t
)0x00000200è

	)

8982 
	#QUADSPI_SR_FLEVEL_2
 ((
ušt32_t
)0x00000400è

	)

8983 
	#QUADSPI_SR_FLEVEL_3
 ((
ušt32_t
)0x00000800è

	)

8984 
	#QUADSPI_SR_FLEVEL_4
 ((
ušt32_t
)0x00001000è

	)

8985 
	#QUADSPI_SR_FLEVEL_5
 ((
ušt32_t
)0x00002000è

	)

8988 
	#QUADSPI_FCR_CTEF
 ((
ušt32_t
)0x00000001è

	)

8989 
	#QUADSPI_FCR_CTCF
 ((
ušt32_t
)0x00000002è

	)

8990 
	#QUADSPI_FCR_CSMF
 ((
ušt32_t
)0x00000008è

	)

8991 
	#QUADSPI_FCR_CTOF
 ((
ušt32_t
)0x00000010è

	)

8994 
	#QUADSPI_DLR_DL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8997 
	#QUADSPI_CCR_INSTRUCTION
 ((
ušt32_t
)0x000000FFè

	)

8998 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ušt32_t
)0x00000001è

	)

8999 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ušt32_t
)0x00000002è

	)

9000 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ušt32_t
)0x00000004è

	)

9001 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ušt32_t
)0x00000008è

	)

9002 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ušt32_t
)0x00000010è

	)

9003 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ušt32_t
)0x00000020è

	)

9004 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ušt32_t
)0x00000040è

	)

9005 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ušt32_t
)0x00000080è

	)

9006 
	#QUADSPI_CCR_IMODE
 ((
ušt32_t
)0x00000300è

	)

9007 
	#QUADSPI_CCR_IMODE_0
 ((
ušt32_t
)0x00000100è

	)

9008 
	#QUADSPI_CCR_IMODE_1
 ((
ušt32_t
)0x00000200è

	)

9009 
	#QUADSPI_CCR_ADMODE
 ((
ušt32_t
)0x00000C00è

	)

9010 
	#QUADSPI_CCR_ADMODE_0
 ((
ušt32_t
)0x00000400è

	)

9011 
	#QUADSPI_CCR_ADMODE_1
 ((
ušt32_t
)0x00000800è

	)

9012 
	#QUADSPI_CCR_ADSIZE
 ((
ušt32_t
)0x00003000è

	)

9013 
	#QUADSPI_CCR_ADSIZE_0
 ((
ušt32_t
)0x00001000è

	)

9014 
	#QUADSPI_CCR_ADSIZE_1
 ((
ušt32_t
)0x00002000è

	)

9015 
	#QUADSPI_CCR_ABMODE
 ((
ušt32_t
)0x0000C000è

	)

9016 
	#QUADSPI_CCR_ABMODE_0
 ((
ušt32_t
)0x00004000è

	)

9017 
	#QUADSPI_CCR_ABMODE_1
 ((
ušt32_t
)0x00008000è

	)

9018 
	#QUADSPI_CCR_ABSIZE
 ((
ušt32_t
)0x00030000è

	)

9019 
	#QUADSPI_CCR_ABSIZE_0
 ((
ušt32_t
)0x00010000è

	)

9020 
	#QUADSPI_CCR_ABSIZE_1
 ((
ušt32_t
)0x00020000è

	)

9021 
	#QUADSPI_CCR_DCYC
 ((
ušt32_t
)0x007C0000è

	)

9022 
	#QUADSPI_CCR_DCYC_0
 ((
ušt32_t
)0x00040000è

	)

9023 
	#QUADSPI_CCR_DCYC_1
 ((
ušt32_t
)0x00080000è

	)

9024 
	#QUADSPI_CCR_DCYC_2
 ((
ušt32_t
)0x00100000è

	)

9025 
	#QUADSPI_CCR_DCYC_3
 ((
ušt32_t
)0x00200000è

	)

9026 
	#QUADSPI_CCR_DCYC_4
 ((
ušt32_t
)0x00400000è

	)

9027 
	#QUADSPI_CCR_DMODE
 ((
ušt32_t
)0x03000000è

	)

9028 
	#QUADSPI_CCR_DMODE_0
 ((
ušt32_t
)0x01000000è

	)

9029 
	#QUADSPI_CCR_DMODE_1
 ((
ušt32_t
)0x02000000è

	)

9030 
	#QUADSPI_CCR_FMODE
 ((
ušt32_t
)0x0C000000è

	)

9031 
	#QUADSPI_CCR_FMODE_0
 ((
ušt32_t
)0x04000000è

	)

9032 
	#QUADSPI_CCR_FMODE_1
 ((
ušt32_t
)0x08000000è

	)

9033 
	#QUADSPI_CCR_SIOO
 ((
ušt32_t
)0x10000000è

	)

9034 
	#QUADSPI_CCR_DHHC
 ((
ušt32_t
)0x40000000è

	)

9035 
	#QUADSPI_CCR_DDRM
 ((
ušt32_t
)0x80000000è

	)

9037 
	#QUADSPI_AR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

9040 
	#QUADSPI_ABR_ALTERNATE
 ((
ušt32_t
)0xFFFFFFFFè

	)

9043 
	#QUADSPI_DR_DATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

9046 
	#QUADSPI_PSMKR_MASK
 ((
ušt32_t
)0xFFFFFFFFè

	)

9049 
	#QUADSPI_PSMAR_MATCH
 ((
ušt32_t
)0xFFFFFFFFè

	)

9052 
	#QUADSPI_PIR_INTERVAL
 ((
ušt32_t
)0x0000FFFFè

	)

9055 
	#QUADSPI_LPTR_TIMEOUT
 ((
ušt32_t
)0x0000FFFFè

	)

9064 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

9065 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

9067 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

9068 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

9069 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

9070 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

9071 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

9072 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

9074 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

9075 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

9076 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

9077 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

9078 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

9079 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

9080 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

9081 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

9082 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

9084 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

9085 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

9086 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

9087 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

9088 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

9089 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

9090 
	#RCC_CR_PLLI2SON
 ((
ušt32_t
)0x04000000)

	)

9091 
	#RCC_CR_PLLI2SRDY
 ((
ušt32_t
)0x08000000)

	)

9092 
	#RCC_CR_PLLSAION
 ((
ušt32_t
)0x10000000)

	)

9093 
	#RCC_CR_PLLSAIRDY
 ((
ušt32_t
)0x20000000)

	)

9096 
	#RCC_PLLCFGR_PLLM
 ((
ušt32_t
)0x0000003F)

	)

9097 
	#RCC_PLLCFGR_PLLM_0
 ((
ušt32_t
)0x00000001)

	)

9098 
	#RCC_PLLCFGR_PLLM_1
 ((
ušt32_t
)0x00000002)

	)

9099 
	#RCC_PLLCFGR_PLLM_2
 ((
ušt32_t
)0x00000004)

	)

9100 
	#RCC_PLLCFGR_PLLM_3
 ((
ušt32_t
)0x00000008)

	)

9101 
	#RCC_PLLCFGR_PLLM_4
 ((
ušt32_t
)0x00000010)

	)

9102 
	#RCC_PLLCFGR_PLLM_5
 ((
ušt32_t
)0x00000020)

	)

9104 
	#RCC_PLLCFGR_PLLN
 ((
ušt32_t
)0x00007FC0)

	)

9105 
	#RCC_PLLCFGR_PLLN_0
 ((
ušt32_t
)0x00000040)

	)

9106 
	#RCC_PLLCFGR_PLLN_1
 ((
ušt32_t
)0x00000080)

	)

9107 
	#RCC_PLLCFGR_PLLN_2
 ((
ušt32_t
)0x00000100)

	)

9108 
	#RCC_PLLCFGR_PLLN_3
 ((
ušt32_t
)0x00000200)

	)

9109 
	#RCC_PLLCFGR_PLLN_4
 ((
ušt32_t
)0x00000400)

	)

9110 
	#RCC_PLLCFGR_PLLN_5
 ((
ušt32_t
)0x00000800)

	)

9111 
	#RCC_PLLCFGR_PLLN_6
 ((
ušt32_t
)0x00001000)

	)

9112 
	#RCC_PLLCFGR_PLLN_7
 ((
ušt32_t
)0x00002000)

	)

9113 
	#RCC_PLLCFGR_PLLN_8
 ((
ušt32_t
)0x00004000)

	)

9115 
	#RCC_PLLCFGR_PLLP
 ((
ušt32_t
)0x00030000)

	)

9116 
	#RCC_PLLCFGR_PLLP_0
 ((
ušt32_t
)0x00010000)

	)

9117 
	#RCC_PLLCFGR_PLLP_1
 ((
ušt32_t
)0x00020000)

	)

9119 
	#RCC_PLLCFGR_PLLSRC
 ((
ušt32_t
)0x00400000)

	)

9120 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00400000)

	)

9121 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ušt32_t
)0x00000000)

	)

9123 
	#RCC_PLLCFGR_PLLQ
 ((
ušt32_t
)0x0F000000)

	)

9124 
	#RCC_PLLCFGR_PLLQ_0
 ((
ušt32_t
)0x01000000)

	)

9125 
	#RCC_PLLCFGR_PLLQ_1
 ((
ušt32_t
)0x02000000)

	)

9126 
	#RCC_PLLCFGR_PLLQ_2
 ((
ušt32_t
)0x04000000)

	)

9127 
	#RCC_PLLCFGR_PLLQ_3
 ((
ušt32_t
)0x08000000)

	)

9129 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9130 
	#RCC_PLLCFGR_PLLR
 ((
ušt32_t
)0x70000000)

	)

9131 
	#RCC_PLLCFGR_PLLR_0
 ((
ušt32_t
)0x10000000)

	)

9132 
	#RCC_PLLCFGR_PLLR_1
 ((
ušt32_t
)0x20000000)

	)

9133 
	#RCC_PLLCFGR_PLLR_2
 ((
ušt32_t
)0x40000000)

	)

9138 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

9139 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

9140 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

9142 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

9143 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

9144 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

9145 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9146 
	#RCC_CFGR_SW_PLLR
 ((
ušt32_t
)0x00000003è

	)

9150 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

9151 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

9152 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

9154 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

9155 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

9156 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

9157 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F469_479xx
è|| defšed(
STM32F446xx
)

9158 
	#RCC_CFGR_SWS_PLLR
 ((
ušt32_t
)0x0000000Cè

	)

9162 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

9163 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

9164 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

9165 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

9166 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

9168 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

9169 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

9170 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

9171 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

9172 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

9173 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

9174 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

9175 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

9176 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

9178 #ià
defšed
(
STM32F410xx
)

9180 
	#RCC_CFGR_MCO1EN
 ((
ušt32_t
)0x00000100è

	)

9182 
	#RCC_CFGR_MCO2EN
 ((
ušt32_t
)0x00000200è

	)

9185 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00001C00è

	)

9186 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000400è

	)

9187 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000800è

	)

9188 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00001000è

	)

9190 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

9191 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00001000è

	)

9192 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00001400è

	)

9193 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00001800è

	)

9194 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00001C00è

	)

9197 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x0000E000è

	)

9198 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00002000è

	)

9199 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00004000è

	)

9200 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00008000è

	)

9202 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

9203 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00008000è

	)

9204 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x0000A000è

	)

9205 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x0000C000è

	)

9206 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x0000E000è

	)

9209 
	#RCC_CFGR_RTCPRE
 ((
ušt32_t
)0x001F0000)

	)

9210 
	#RCC_CFGR_RTCPRE_0
 ((
ušt32_t
)0x00010000)

	)

9211 
	#RCC_CFGR_RTCPRE_1
 ((
ušt32_t
)0x00020000)

	)

9212 
	#RCC_CFGR_RTCPRE_2
 ((
ušt32_t
)0x00040000)

	)

9213 
	#RCC_CFGR_RTCPRE_3
 ((
ušt32_t
)0x00080000)

	)

9214 
	#RCC_CFGR_RTCPRE_4
 ((
ušt32_t
)0x00100000)

	)

9217 
	#RCC_CFGR_MCO1
 ((
ušt32_t
)0x00600000)

	)

9218 
	#RCC_CFGR_MCO1_0
 ((
ušt32_t
)0x00200000)

	)

9219 
	#RCC_CFGR_MCO1_1
 ((
ušt32_t
)0x00400000)

	)

9221 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000)

	)

9223 
	#RCC_CFGR_MCO1PRE
 ((
ušt32_t
)0x07000000)

	)

9224 
	#RCC_CFGR_MCO1PRE_0
 ((
ušt32_t
)0x01000000)

	)

9225 
	#RCC_CFGR_MCO1PRE_1
 ((
ušt32_t
)0x02000000)

	)

9226 
	#RCC_CFGR_MCO1PRE_2
 ((
ušt32_t
)0x04000000)

	)

9228 
	#RCC_CFGR_MCO2PRE
 ((
ušt32_t
)0x38000000)

	)

9229 
	#RCC_CFGR_MCO2PRE_0
 ((
ušt32_t
)0x08000000)

	)

9230 
	#RCC_CFGR_MCO2PRE_1
 ((
ušt32_t
)0x10000000)

	)

9231 
	#RCC_CFGR_MCO2PRE_2
 ((
ušt32_t
)0x20000000)

	)

9233 
	#RCC_CFGR_MCO2
 ((
ušt32_t
)0xC0000000)

	)

9234 
	#RCC_CFGR_MCO2_0
 ((
ušt32_t
)0x40000000)

	)

9235 
	#RCC_CFGR_MCO2_1
 ((
ušt32_t
)0x80000000)

	)

9238 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001)

	)

9239 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002)

	)

9240 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004)

	)

9241 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008)

	)

9242 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010)

	)

9243 
	#RCC_CIR_PLLI2SRDYF
 ((
ušt32_t
)0x00000020)

	)

9244 
	#RCC_CIR_PLLSAIRDYF
 ((
ušt32_t
)0x00000040)

	)

9245 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080)

	)

9246 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100)

	)

9247 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200)

	)

9248 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400)

	)

9249 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800)

	)

9250 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000)

	)

9251 
	#RCC_CIR_PLLI2SRDYIE
 ((
ušt32_t
)0x00002000)

	)

9252 
	#RCC_CIR_PLLSAIRDYIE
 ((
ušt32_t
)0x00004000)

	)

9253 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000)

	)

9254 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000)

	)

9255 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000)

	)

9256 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000)

	)

9257 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000)

	)

9258 
	#RCC_CIR_PLLI2SRDYC
 ((
ušt32_t
)0x00200000)

	)

9259 
	#RCC_CIR_PLLSAIRDYC
 ((
ušt32_t
)0x00400000)

	)

9260 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000)

	)

9263 
	#RCC_AHB1RSTR_GPIOARST
 ((
ušt32_t
)0x00000001)

	)

9264 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ušt32_t
)0x00000002)

	)

9265 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ušt32_t
)0x00000004)

	)

9266 
	#RCC_AHB1RSTR_GPIODRST
 ((
ušt32_t
)0x00000008)

	)

9267 
	#RCC_AHB1RSTR_GPIOERST
 ((
ušt32_t
)0x00000010)

	)

9268 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ušt32_t
)0x00000020)

	)

9269 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ušt32_t
)0x00000040)

	)

9270 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ušt32_t
)0x00000080)

	)

9271 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ušt32_t
)0x00000100)

	)

9272 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ušt32_t
)0x00000200)

	)

9273 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ušt32_t
)0x00000400)

	)

9274 
	#RCC_AHB1RSTR_CRCRST
 ((
ušt32_t
)0x00001000)

	)

9275 
	#RCC_AHB1RSTR_DMA1RST
 ((
ušt32_t
)0x00200000)

	)

9276 
	#RCC_AHB1RSTR_DMA2RST
 ((
ušt32_t
)0x00400000)

	)

9277 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ušt32_t
)0x00800000)

	)

9278 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ušt32_t
)0x02000000)

	)

9279 
	#RCC_AHB1RSTR_OTGHRST
 ((
ušt32_t
)0x10000000)

	)

9282 
	#RCC_AHB2RSTR_DCMIRST
 ((
ušt32_t
)0x00000001)

	)

9283 
	#RCC_AHB2RSTR_CRYPRST
 ((
ušt32_t
)0x00000010)

	)

9284 
	#RCC_AHB2RSTR_HASHRST
 ((
ušt32_t
)0x00000020)

	)

9286 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9287 
	#RCC_AHB2RSTR_RNGRST
 ((
ušt32_t
)0x00000040)

	)

9288 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ušt32_t
)0x00000080)

	)

9291 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9292 
	#RCC_AHB3RSTR_FSMCRST
 ((
ušt32_t
)0x00000001)

	)

9295 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9296 
	#RCC_AHB3RSTR_FMCRST
 ((
ušt32_t
)0x00000001)

	)

9298 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9299 
	#RCC_AHB3RSTR_QSPIRST
 ((
ušt32_t
)0x00000002)

	)

9303 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001)

	)

9304 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002)

	)

9305 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004)

	)

9306 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008)

	)

9307 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010)

	)

9308 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020)

	)

9309 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040)

	)

9310 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080)

	)

9311 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100)

	)

9312 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9313 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ušt32_t
)0x00000200)

	)

9315 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800)

	)

9316 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000)

	)

9317 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000)

	)

9318 #ià
defšed
(
STM32F446xx
)

9319 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ušt32_t
)0x00010000)

	)

9321 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000)

	)

9322 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000)

	)

9323 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000)

	)

9324 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000)

	)

9325 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000)

	)

9326 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000)

	)

9327 
	#RCC_APB1RSTR_I2C3RST
 ((
ušt32_t
)0x00800000)

	)

9328 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9329 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ušt32_t
)0x01000000)

	)

9331 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000)

	)

9332 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000)

	)

9333 #ià
defšed
(
STM32F446xx
)

9334 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x08000000)

	)

9336 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000)

	)

9337 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000)

	)

9338 
	#RCC_APB1RSTR_UART7RST
 ((
ušt32_t
)0x40000000)

	)

9339 
	#RCC_APB1RSTR_UART8RST
 ((
ušt32_t
)0x80000000)

	)

9342 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000001)

	)

9343 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00000002)

	)

9344 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00000010)

	)

9345 
	#RCC_APB2RSTR_USART6RST
 ((
ušt32_t
)0x00000020)

	)

9346 
	#RCC_APB2RSTR_UART9RST
 ((
ušt32_t
)0x00000040)

	)

9347 
	#RCC_APB2RSTR_UART10RST
 ((
ušt32_t
)0x00000080)

	)

9348 
	#RCC_APB2RSTR_ADCRST
 ((
ušt32_t
)0x00000100)

	)

9349 
	#RCC_APB2RSTR_SDIORST
 ((
ušt32_t
)0x00000800)

	)

9350 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000)

	)

9351 
	#RCC_APB2RSTR_SPI4RST
 ((
ušt32_t
)0x00002000)

	)

9352 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00004000)

	)

9353 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00010000)

	)

9354 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00020000)

	)

9355 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00040000)

	)

9356 
	#RCC_APB2RSTR_SPI5RST
 ((
ušt32_t
)0x00100000)

	)

9357 
	#RCC_APB2RSTR_SPI6RST
 ((
ušt32_t
)0x00200000)

	)

9358 
	#RCC_APB2RSTR_SAI1RST
 ((
ušt32_t
)0x00400000)

	)

9359 #ià
defšed
(
STM32F446xx
)

9360 
	#RCC_APB2RSTR_SAI2RST
 ((
ušt32_t
)0x00800000)

	)

9362 
	#RCC_APB2RSTR_LTDCRST
 ((
ušt32_t
)0x04000000)

	)

9363 #ià
defšed
(
STM32F469_479xx
)

9364 
	#RCC_APB2RSTR_DSIRST
 ((
ušt32_t
)0x08000000)

	)

9366 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9367 
	#RCC_APB2RSTR_DFSDM1RST
 ((
ušt32_t
)0x01000000)

	)

9370 #ià
defšed
(
STM32F413_423xx
)

9371 
	#RCC_APB2RSTR_DFSDM2RST
 ((
ušt32_t
)0x02000000)

	)

9374 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9375 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9378 
	#RCC_AHB1ENR_GPIOAEN
 ((
ušt32_t
)0x00000001)

	)

9379 
	#RCC_AHB1ENR_GPIOBEN
 ((
ušt32_t
)0x00000002)

	)

9380 
	#RCC_AHB1ENR_GPIOCEN
 ((
ušt32_t
)0x00000004)

	)

9381 
	#RCC_AHB1ENR_GPIODEN
 ((
ušt32_t
)0x00000008)

	)

9382 
	#RCC_AHB1ENR_GPIOEEN
 ((
ušt32_t
)0x00000010)

	)

9383 
	#RCC_AHB1ENR_GPIOFEN
 ((
ušt32_t
)0x00000020)

	)

9384 
	#RCC_AHB1ENR_GPIOGEN
 ((
ušt32_t
)0x00000040)

	)

9385 
	#RCC_AHB1ENR_GPIOHEN
 ((
ušt32_t
)0x00000080)

	)

9386 
	#RCC_AHB1ENR_GPIOIEN
 ((
ušt32_t
)0x00000100)

	)

9387 
	#RCC_AHB1ENR_GPIOJEN
 ((
ušt32_t
)0x00000200)

	)

9388 
	#RCC_AHB1ENR_GPIOKEN
 ((
ušt32_t
)0x00000400)

	)

9389 
	#RCC_AHB1ENR_CRCEN
 ((
ušt32_t
)0x00001000)

	)

9390 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ušt32_t
)0x00040000)

	)

9391 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

9392 
	#RCC_AHB1ENR_DMA1EN
 ((
ušt32_t
)0x00200000)

	)

9393 
	#RCC_AHB1ENR_DMA2EN
 ((
ušt32_t
)0x00400000)

	)

9394 
	#RCC_AHB1ENR_DMA2DEN
 ((
ušt32_t
)0x00800000)

	)

9395 
	#RCC_AHB1ENR_ETHMACEN
 ((
ušt32_t
)0x02000000)

	)

9396 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ušt32_t
)0x04000000)

	)

9397 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ušt32_t
)0x08000000)

	)

9398 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ušt32_t
)0x10000000)

	)

9399 
	#RCC_AHB1ENR_OTGHSEN
 ((
ušt32_t
)0x20000000)

	)

9400 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ušt32_t
)0x40000000)

	)

9403 
	#RCC_AHB2ENR_DCMIEN
 ((
ušt32_t
)0x00000001)

	)

9404 
	#RCC_AHB2ENR_CRYPEN
 ((
ušt32_t
)0x00000010)

	)

9405 
	#RCC_AHB2ENR_HASHEN
 ((
ušt32_t
)0x00000020)

	)

9406 
	#RCC_AHB2ENR_RNGEN
 ((
ušt32_t
)0x00000040)

	)

9407 
	#RCC_AHB2ENR_OTGFSEN
 ((
ušt32_t
)0x00000080)

	)

9411 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9412 
	#RCC_AHB3ENR_FSMCEN
 ((
ušt32_t
)0x00000001)

	)

9415 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9416 
	#RCC_AHB3ENR_FMCEN
 ((
ušt32_t
)0x00000001)

	)

9419 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9420 
	#RCC_AHB3ENR_QSPIEN
 ((
ušt32_t
)0x00000002)

	)

9424 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001)

	)

9425 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002)

	)

9426 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004)

	)

9427 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008)

	)

9428 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010)

	)

9429 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020)

	)

9430 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040)

	)

9431 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080)

	)

9432 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100)

	)

9433 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9434 
	#RCC_APB1ENR_LPTIM1EN
 ((
ušt32_t
)0x00000200)

	)

9436 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

9437 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000)

	)

9438 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000)

	)

9439 #ià
defšed
(
STM32F446xx
)

9440 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ušt32_t
)0x00010000)

	)

9442 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000)

	)

9443 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000)

	)

9444 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000)

	)

9445 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000)

	)

9446 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000)

	)

9447 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000)

	)

9448 
	#RCC_APB1ENR_I2C3EN
 ((
ušt32_t
)0x00800000)

	)

9449 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9450 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ušt32_t
)0x01000000)

	)

9452 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000)

	)

9453 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000)

	)

9454 #ià
defšed
(
STM32F446xx
)

9455 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x08000000)

	)

9457 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000)

	)

9458 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000)

	)

9459 
	#RCC_APB1ENR_UART7EN
 ((
ušt32_t
)0x40000000)

	)

9460 
	#RCC_APB1ENR_UART8EN
 ((
ušt32_t
)0x80000000)

	)

9463 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000001)

	)

9464 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00000002)

	)

9465 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00000010)

	)

9466 
	#RCC_APB2ENR_USART6EN
 ((
ušt32_t
)0x00000020)

	)

9467 
	#RCC_APB2ENR_UART9EN
 ((
ušt32_t
)0x00000040)

	)

9468 
	#RCC_APB2ENR_UART10EN
 ((
ušt32_t
)0x00000080)

	)

9469 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000100)

	)

9470 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000200)

	)

9471 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00000400)

	)

9472 
	#RCC_APB2ENR_SDIOEN
 ((
ušt32_t
)0x00000800)

	)

9473 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000)

	)

9474 
	#RCC_APB2ENR_SPI4EN
 ((
ušt32_t
)0x00002000)

	)

9475 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00004000)

	)

9476 
	#RCC_APB2ENR_EXTIEN
 ((
ušt32_t
)0x00008000)

	)

9477 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00010000)

	)

9478 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00020000)

	)

9479 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00040000)

	)

9480 
	#RCC_APB2ENR_SPI5EN
 ((
ušt32_t
)0x00100000)

	)

9481 
	#RCC_APB2ENR_SPI6EN
 ((
ušt32_t
)0x00200000)

	)

9482 
	#RCC_APB2ENR_SAI1EN
 ((
ušt32_t
)0x00400000)

	)

9483 #ià
defšed
(
STM32F446xx
)

9484 
	#RCC_APB2ENR_SAI2EN
 ((
ušt32_t
)0x00800000)

	)

9486 
	#RCC_APB2ENR_LTDCEN
 ((
ušt32_t
)0x04000000)

	)

9487 #ià
defšed
(
STM32F469_479xx
)

9488 
	#RCC_APB2ENR_DSIEN
 ((
ušt32_t
)0x08000000)

	)

9490 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9491 
	#RCC_APB2ENR_DFSDM1EN
 ((
ušt32_t
)0x01000000)

	)

9493 #ià
defšed
(
STM32F413_423xx
)

9494 
	#RCC_APB2ENR_DFSDM2EN
 ((
ušt32_t
)0x02000000)

	)

9497 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ušt32_t
)0x00000001)

	)

9498 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ušt32_t
)0x00000002)

	)

9499 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ušt32_t
)0x00000004)

	)

9500 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ušt32_t
)0x00000008)

	)

9501 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ušt32_t
)0x00000010)

	)

9502 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ušt32_t
)0x00000020)

	)

9503 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ušt32_t
)0x00000040)

	)

9504 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ušt32_t
)0x00000080)

	)

9505 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ušt32_t
)0x00000100)

	)

9506 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ušt32_t
)0x00000200)

	)

9507 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ušt32_t
)0x00000400)

	)

9508 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ušt32_t
)0x00001000)

	)

9509 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ušt32_t
)0x00008000)

	)

9510 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ušt32_t
)0x00010000)

	)

9511 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ušt32_t
)0x00020000)

	)

9512 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ušt32_t
)0x00040000)

	)

9513 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ušt32_t
)0x00080000)

	)

9514 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ušt32_t
)0x00200000)

	)

9515 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ušt32_t
)0x00400000)

	)

9516 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ušt32_t
)0x00800000)

	)

9517 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ušt32_t
)0x02000000)

	)

9518 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ušt32_t
)0x04000000)

	)

9519 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ušt32_t
)0x08000000)

	)

9520 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ušt32_t
)0x10000000)

	)

9521 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ušt32_t
)0x20000000)

	)

9522 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ušt32_t
)0x40000000)

	)

9525 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ušt32_t
)0x00000001)

	)

9526 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ušt32_t
)0x00000010)

	)

9527 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ušt32_t
)0x00000020)

	)

9528 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ušt32_t
)0x00000040)

	)

9529 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ušt32_t
)0x00000080)

	)

9532 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9533 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ušt32_t
)0x00000001)

	)

9536 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9537 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ušt32_t
)0x00000001)

	)

9539 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9540 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ušt32_t
)0x00000002)

	)

9544 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ušt32_t
)0x00000001)

	)

9545 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ušt32_t
)0x00000002)

	)

9546 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ušt32_t
)0x00000004)

	)

9547 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ušt32_t
)0x00000008)

	)

9548 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ušt32_t
)0x00000010)

	)

9549 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ušt32_t
)0x00000020)

	)

9550 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ušt32_t
)0x00000040)

	)

9551 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ušt32_t
)0x00000080)

	)

9552 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ušt32_t
)0x00000100)

	)

9553 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9554 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ušt32_t
)0x00000200)

	)

9556 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ušt32_t
)0x00000800)

	)

9557 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ušt32_t
)0x00004000)

	)

9558 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ušt32_t
)0x00008000)

	)

9559 #ià
defšed
(
STM32F446xx
)

9560 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ušt32_t
)0x00010000)

	)

9562 
	#RCC_APB1LPENR_USART2LPEN
 ((
ušt32_t
)0x00020000)

	)

9563 
	#RCC_APB1LPENR_USART3LPEN
 ((
ušt32_t
)0x00040000)

	)

9564 
	#RCC_APB1LPENR_UART4LPEN
 ((
ušt32_t
)0x00080000)

	)

9565 
	#RCC_APB1LPENR_UART5LPEN
 ((
ušt32_t
)0x00100000)

	)

9566 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ušt32_t
)0x00200000)

	)

9567 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ušt32_t
)0x00400000)

	)

9568 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ušt32_t
)0x00800000)

	)

9569 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9570 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ušt32_t
)0x01000000)

	)

9572 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ušt32_t
)0x02000000)

	)

9573 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ušt32_t
)0x04000000)

	)

9574 #ià
defšed
(
STM32F446xx
)

9575 
	#RCC_APB1LPENR_CECLPEN
 ((
ušt32_t
)0x08000000)

	)

9577 
	#RCC_APB1LPENR_PWRLPEN
 ((
ušt32_t
)0x10000000)

	)

9578 
	#RCC_APB1LPENR_DACLPEN
 ((
ušt32_t
)0x20000000)

	)

9579 
	#RCC_APB1LPENR_UART7LPEN
 ((
ušt32_t
)0x40000000)

	)

9580 
	#RCC_APB1LPENR_UART8LPEN
 ((
ušt32_t
)0x80000000)

	)

9583 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ušt32_t
)0x00000001)

	)

9584 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ušt32_t
)0x00000002)

	)

9585 
	#RCC_APB2LPENR_USART1LPEN
 ((
ušt32_t
)0x00000010)

	)

9586 
	#RCC_APB2LPENR_USART6LPEN
 ((
ušt32_t
)0x00000020)

	)

9587 
	#RCC_APB2LPENR_UART9LPEN
 ((
ušt32_t
)0x00000040)

	)

9588 
	#RCC_APB2LPENR_UART10LPEN
 ((
ušt32_t
)0x00000080)

	)

9589 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ušt32_t
)0x00000100)

	)

9590 
	#RCC_APB2LPENR_ADC2PEN
 ((
ušt32_t
)0x00000200)

	)

9591 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ušt32_t
)0x00000400)

	)

9592 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ušt32_t
)0x00000800)

	)

9593 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ušt32_t
)0x00001000)

	)

9594 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ušt32_t
)0x00002000)

	)

9595 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ušt32_t
)0x00004000)

	)

9596 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ušt32_t
)0x00010000)

	)

9597 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ušt32_t
)0x00020000)

	)

9598 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ušt32_t
)0x00040000)

	)

9599 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ušt32_t
)0x00100000)

	)

9600 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ušt32_t
)0x00200000)

	)

9601 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ušt32_t
)0x00400000)

	)

9602 #ià
defšed
(
STM32F446xx
)

9603 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ušt32_t
)0x00800000)

	)

9605 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ušt32_t
)0x04000000)

	)

9606 #ià
defšed
(
STM32F469_479xx
)

9607 
	#RCC_APB2LPENR_DSILPEN
 ((
ušt32_t
)0x08000000)

	)

9609 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9610 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
ušt32_t
)0x01000000)

	)

9612 #ià
defšed
(
STM32F413_423xx
)

9613 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
ušt32_t
)0x02000000)

	)

9617 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001)

	)

9618 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002)

	)

9619 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004)

	)

9620 
	#RCC_BDCR_LSEMOD
 ((
ušt32_t
)0x00000008)

	)

9622 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300)

	)

9623 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100)

	)

9624 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200)

	)

9626 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000)

	)

9627 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000)

	)

9630 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001)

	)

9631 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002)

	)

9632 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000)

	)

9633 
	#RCC_CSR_BORRSTF
 ((
ušt32_t
)0x02000000)

	)

9634 
	#RCC_CSR_PADRSTF
 ((
ušt32_t
)0x04000000)

	)

9635 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000)

	)

9636 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000)

	)

9637 
	#RCC_CSR_WDGRSTF
 ((
ušt32_t
)0x20000000)

	)

9638 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000)

	)

9639 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000)

	)

9642 
	#RCC_SSCGR_MODPER
 ((
ušt32_t
)0x00001FFF)

	)

9643 
	#RCC_SSCGR_INCSTEP
 ((
ušt32_t
)0x0FFFE000)

	)

9644 
	#RCC_SSCGR_SPREADSEL
 ((
ušt32_t
)0x40000000)

	)

9645 
	#RCC_SSCGR_SSCGEN
 ((
ušt32_t
)0x80000000)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ušt32_t
)0x0000003F)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ušt32_t
)0x00000001)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ušt32_t
)0x00000002)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ušt32_t
)0x00000004)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ušt32_t
)0x00000008)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ušt32_t
)0x00000010)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ušt32_t
)0x00000020)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ušt32_t
)0x00007FC0)

	)

9657 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ušt32_t
)0x00000040)

	)

9658 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ušt32_t
)0x00000080)

	)

9659 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ušt32_t
)0x00000100)

	)

9660 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ušt32_t
)0x00000200)

	)

9661 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ušt32_t
)0x00000400)

	)

9662 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ušt32_t
)0x00000800)

	)

9663 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ušt32_t
)0x00001000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ušt32_t
)0x00002000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ušt32_t
)0x00004000)

	)

9667 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9668 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
ušt32_t
)0x00400000)

	)

9671 #ià
defšed
(
STM32F446xx
)

9672 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ušt32_t
)0x00030000)

	)

9673 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ušt32_t
)0x00010000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ušt32_t
)0x00020000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ušt32_t
)0x0F000000)

	)

9678 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ušt32_t
)0x01000000)

	)

9679 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ušt32_t
)0x02000000)

	)

9680 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ušt32_t
)0x04000000)

	)

9681 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ušt32_t
)0x08000000)

	)

9683 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ušt32_t
)0x70000000)

	)

9684 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ušt32_t
)0x10000000)

	)

9685 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ušt32_t
)0x20000000)

	)

9686 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ušt32_t
)0x40000000)

	)

9689 #ià
defšed
(
STM32F446xx
)

9690 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ušt32_t
)0x0000003F)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ušt32_t
)0x00000001)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ušt32_t
)0x00000002)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ušt32_t
)0x00000004)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ušt32_t
)0x00000008)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ušt32_t
)0x00000010)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ušt32_t
)0x00000020)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ušt32_t
)0x00007FC0)

	)

9700 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ušt32_t
)0x00000040)

	)

9701 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ušt32_t
)0x00000080)

	)

9702 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ušt32_t
)0x00000100)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ušt32_t
)0x00000200)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ušt32_t
)0x00000400)

	)

9705 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ušt32_t
)0x00000800)

	)

9706 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ušt32_t
)0x00001000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ušt32_t
)0x00002000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ušt32_t
)0x00004000)

	)

9710 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9711 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ušt32_t
)0x00030000)

	)

9712 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ušt32_t
)0x00010000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ušt32_t
)0x00020000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ušt32_t
)0x0F000000)

	)

9717 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ušt32_t
)0x01000000)

	)

9718 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ušt32_t
)0x02000000)

	)

9719 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ušt32_t
)0x04000000)

	)

9720 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ušt32_t
)0x08000000)

	)

9722 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ušt32_t
)0x70000000)

	)

9723 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ušt32_t
)0x10000000)

	)

9724 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ušt32_t
)0x20000000)

	)

9725 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ušt32_t
)0x40000000)

	)

9728 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ušt32_t
)0x0000001F)

	)

9729 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ušt32_t
)0x00001F00)

	)

9730 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ušt32_t
)0x00030000)

	)

9732 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9733 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
ušt32_t
)0x80000000)

	)

9734 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
ušt32_t
)0x00008000)

	)

9737 #ià
defšed
(
STM32F413_423xx
)

9738 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
ušt32_t
)0x0000001F)

	)

9739 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
ušt32_t
)0x00000001)

	)

9740 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
ušt32_t
)0x00000002)

	)

9741 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
ušt32_t
)0x00000004)

	)

9742 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
ušt32_t
)0x00000008)

	)

9743 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
ušt32_t
)0x00000010)

	)

9745 
	#RCC_DCKCFGR_PLLDIVR
 ((
ušt32_t
)0x00001F00)

	)

9746 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
ušt32_t
)0x00000100)

	)

9747 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
ušt32_t
)0x00000200)

	)

9748 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
ušt32_t
)0x00000400)

	)

9749 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
ušt32_t
)0x00000800)

	)

9750 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
ušt32_t
)0x00001000)

	)

9751 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
ušt32_t
)0x00004000)

	)

9754 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ušt32_t
)0x00300000)

	)

9755 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ušt32_t
)0x00100000)

	)

9756 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ušt32_t
)0x00200000)

	)

9757 #ià
defšed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI1SRC
 ((
ušt32_t
)0x00300000)

	)

9759 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ušt32_t
)0x00100000)

	)

9760 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ušt32_t
)0x00200000)

	)

9763 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ušt32_t
)0x00C00000)

	)

9764 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ušt32_t
)0x00400000)

	)

9765 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ušt32_t
)0x00800000)

	)

9766 #ià
defšed
(
STM32F446xx
)

9767 
	#RCC_DCKCFGR_SAI2SRC
 ((
ušt32_t
)0x00C00000)

	)

9768 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ušt32_t
)0x00400000)

	)

9769 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ušt32_t
)0x00800000)

	)

9772 
	#RCC_DCKCFGR_TIMPRE
 ((
ušt32_t
)0x01000000)

	)

9773 #ià
defšed
(
STM32F469_479xx
)

9774 
	#RCC_DCKCFGR_CK48MSEL
 ((
ušt32_t
)0x08000000)

	)

9775 
	#RCC_DCKCFGR_SDIOSEL
 ((
ušt32_t
)0x10000000)

	)

9776 
	#RCC_DCKCFGR_DSISEL
 ((
ušt32_t
)0x20000000)

	)

9779 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9780 
	#RCC_DCKCFGR_I2S1SRC
 ((
ušt32_t
)0x06000000)

	)

9781 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ušt32_t
)0x02000000)

	)

9782 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ušt32_t
)0x04000000)

	)

9783 
	#RCC_DCKCFGR_I2S2SRC
 ((
ušt32_t
)0x18000000)

	)

9784 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ušt32_t
)0x08000000)

	)

9785 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ušt32_t
)0x10000000)

	)

9788 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ušt32_t
)0x00000001)

	)

9789 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ušt32_t
)0x00000002)

	)

9790 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ušt32_t
)0x00000004)

	)

9791 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ušt32_t
)0x00000008)

	)

9792 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ušt32_t
)0x00000010)

	)

9793 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ušt32_t
)0x00000020)

	)

9794 
	#RCC_CKGATENR_RCC_CKEN
 ((
ušt32_t
)0x00000040)

	)

9795 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9796 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
ušt32_t
)0x00000080)

	)

9800 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ušt32_t
)0x00C00000)

	)

9801 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ušt32_t
)0x00400000)

	)

9802 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ušt32_t
)0x00800000)

	)

9803 
	#RCC_DCKCFGR2_CECSEL
 ((
ušt32_t
)0x04000000)

	)

9804 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ušt32_t
)0x08000000)

	)

9805 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ušt32_t
)0x10000000)

	)

9806 #ià
defšed
(
STM32F446xx
)

9807 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ušt32_t
)0x20000000)

	)

9809 #ià
defšed
(
STM32F413_423xx
)

9810 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ušt32_t
)0xC0000000)

	)

9811 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ušt32_t
)0x40000000)

	)

9812 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ušt32_t
)0x80000000)

	)

9816 #ià
defšed
(
STM32F410xx
)

9817 
	#RCC_DCKCFGR_I2SSRC
 ((
ušt32_t
)0x06000000)

	)

9818 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ušt32_t
)0x02000000)

	)

9819 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ušt32_t
)0x04000000)

	)

9822 #ià
defšed
(
STM32F410xx
)

9824 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ušt32_t
)0x00C00000)

	)

9825 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ušt32_t
)0x00400000)

	)

9826 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ušt32_t
)0x00800000)

	)

9827 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ušt32_t
)0xC0000000)

	)

9828 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ušt32_t
)0x40000000)

	)

9829 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ušt32_t
)0x80000000)

	)

9837 
	#RNG_CR_RNGEN
 ((
ušt32_t
)0x00000004)

	)

9838 
	#RNG_CR_IE
 ((
ušt32_t
)0x00000008)

	)

9841 
	#RNG_SR_DRDY
 ((
ušt32_t
)0x00000001)

	)

9842 
	#RNG_SR_CECS
 ((
ušt32_t
)0x00000002)

	)

9843 
	#RNG_SR_SECS
 ((
ušt32_t
)0x00000004)

	)

9844 
	#RNG_SR_CEIS
 ((
ušt32_t
)0x00000020)

	)

9845 
	#RNG_SR_SEIS
 ((
ušt32_t
)0x00000040)

	)

9853 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

9854 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

9855 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

9856 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

9857 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

9858 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

9859 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

9860 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

9861 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

9862 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

9863 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

9864 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

9865 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

9866 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

9867 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

9868 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

9869 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

9870 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

9871 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

9872 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

9873 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

9874 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

9875 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

9876 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

9877 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

9878 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

9879 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

9882 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

9883 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

9884 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

9885 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

9886 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

9887 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

9888 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

9889 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

9890 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

9891 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

9892 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

9893 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

9894 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

9895 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

9896 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

9897 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

9898 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

9899 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

9900 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

9901 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

9902 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

9903 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

9904 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

9905 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

9906 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

9907 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

9908 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

9909 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

9912 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

9913 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

9914 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

9915 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

9916 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

9917 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

9918 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

9919 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

9920 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

9921 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

9922 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

9923 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

9924 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

9925 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

9926 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

9927 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

9928 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

9929 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

9930 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

9931 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

9932 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

9933 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

9934 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

9935 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

9936 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

9937 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

9940 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

9941 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

9942 
	#RTC_ISR_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

9943 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

9944 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

9945 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

9946 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

9947 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

9948 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

9949 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

9950 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

9951 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

9952 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

9953 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

9954 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

9955 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

9958 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

9959 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00001FFF)

	)

9962 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

9965 
	#RTC_CALIBR_DCS
 ((
ušt32_t
)0x00000080)

	)

9966 
	#RTC_CALIBR_DC
 ((
ušt32_t
)0x0000001F)

	)

9969 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

9970 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

9971 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

9972 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

9973 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

9974 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

9975 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

9976 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

9977 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

9978 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

9979 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

9980 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

9981 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

9982 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

9983 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

9984 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

9985 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

9986 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

9987 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

9988 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

9989 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

9990 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

9991 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

9992 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

9993 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

9994 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

9995 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

9996 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

9997 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

9998 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

9999 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

10000 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

10001 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10002 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10003 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10004 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

10005 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10006 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10007 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10008 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10011 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

10012 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

10013 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

10014 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

10015 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

10016 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

10017 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

10018 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

10019 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

10020 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

10021 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

10022 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

10023 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

10024 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

10025 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

10026 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

10027 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

10028 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

10029 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

10030 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

10031 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

10032 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

10033 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

10034 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

10035 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

10036 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

10037 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

10038 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

10039 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

10040 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

10041 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

10042 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

10043 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10044 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10045 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10046 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

10047 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10048 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10049 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10050 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10053 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

10056 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

10059 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

10060 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

10063 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

10064 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

10065 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

10066 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

10067 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

10068 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

10069 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

10070 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

10071 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

10072 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

10073 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

10074 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

10075 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

10076 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

10077 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

10078 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

10079 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

10080 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

10081 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

10082 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10083 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10084 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10085 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

10086 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10087 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10088 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10089 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10092 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

10093 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

10094 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

10095 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

10096 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

10097 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

10098 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

10099 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

10100 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

10101 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

10102 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

10103 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

10104 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

10105 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

10106 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

10107 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

10108 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

10109 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

10112 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

10115 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

10116 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

10117 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

10118 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

10119 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

10120 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

10121 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

10122 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

10123 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

10124 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

10125 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

10126 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

10127 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

10130 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

10131 
	#RTC_TAFCR_TSINSEL
 ((
ušt32_t
)0x00020000)

	)

10132 
	#RTC_TAFCR_TAMPINSEL
 ((
ušt32_t
)0x00010000)

	)

10133 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

10134 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

10135 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

10136 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

10137 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

10138 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

10139 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

10140 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

10141 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

10142 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

10143 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

10144 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

10145 
	#RTC_TAFCR_TAMP2TRG
 ((
ušt32_t
)0x00000010)

	)

10146 
	#RTC_TAFCR_TAMP2E
 ((
ušt32_t
)0x00000008)

	)

10147 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

10148 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

10149 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

10152 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

10153 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

10154 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

10155 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

10156 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

10157 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

10160 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

10161 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

10162 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

10163 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

10164 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

10165 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

10168 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP16R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10219 
	#RTC_BKP17R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10222 
	#RTC_BKP18R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10225 
	#RTC_BKP19R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10233 
	#SAI_GCR_SYNCIN
 ((
ušt32_t
)0x00000003è

	)

10234 
	#SAI_GCR_SYNCIN_0
 ((
ušt32_t
)0x00000001è

	)

10235 
	#SAI_GCR_SYNCIN_1
 ((
ušt32_t
)0x00000002è

	)

10237 
	#SAI_GCR_SYNCOUT
 ((
ušt32_t
)0x00000030è

	)

10238 
	#SAI_GCR_SYNCOUT_0
 ((
ušt32_t
)0x00000010è

	)

10239 
	#SAI_GCR_SYNCOUT_1
 ((
ušt32_t
)0x00000020è

	)

10242 
	#SAI_xCR1_MODE
 ((
ušt32_t
)0x00000003è

	)

10243 
	#SAI_xCR1_MODE_0
 ((
ušt32_t
)0x00000001è

	)

10244 
	#SAI_xCR1_MODE_1
 ((
ušt32_t
)0x00000002è

	)

10246 
	#SAI_xCR1_PRTCFG
 ((
ušt32_t
)0x0000000Cè

	)

10247 
	#SAI_xCR1_PRTCFG_0
 ((
ušt32_t
)0x00000004è

	)

10248 
	#SAI_xCR1_PRTCFG_1
 ((
ušt32_t
)0x00000008è

	)

10250 
	#SAI_xCR1_DS
 ((
ušt32_t
)0x000000E0è

	)

10251 
	#SAI_xCR1_DS_0
 ((
ušt32_t
)0x00000020è

	)

10252 
	#SAI_xCR1_DS_1
 ((
ušt32_t
)0x00000040è

	)

10253 
	#SAI_xCR1_DS_2
 ((
ušt32_t
)0x00000080è

	)

10255 
	#SAI_xCR1_LSBFIRST
 ((
ušt32_t
)0x00000100è

	)

10256 
	#SAI_xCR1_CKSTR
 ((
ušt32_t
)0x00000200è

	)

10258 
	#SAI_xCR1_SYNCEN
 ((
ušt32_t
)0x00000C00è

	)

10259 
	#SAI_xCR1_SYNCEN_0
 ((
ušt32_t
)0x00000400è

	)

10260 
	#SAI_xCR1_SYNCEN_1
 ((
ušt32_t
)0x00000800è

	)

10262 
	#SAI_xCR1_MONO
 ((
ušt32_t
)0x00001000è

	)

10263 
	#SAI_xCR1_OUTDRIV
 ((
ušt32_t
)0x00002000è

	)

10264 
	#SAI_xCR1_SAIEN
 ((
ušt32_t
)0x00010000è

	)

10265 
	#SAI_xCR1_DMAEN
 ((
ušt32_t
)0x00020000è

	)

10266 
	#SAI_xCR1_NODIV
 ((
ušt32_t
)0x00080000è

	)

10268 
	#SAI_xCR1_MCKDIV
 ((
ušt32_t
)0x00780000è

	)

10269 
	#SAI_xCR1_MCKDIV_0
 ((
ušt32_t
)0x00080000è

	)

10270 
	#SAI_xCR1_MCKDIV_1
 ((
ušt32_t
)0x00100000è

	)

10271 
	#SAI_xCR1_MCKDIV_2
 ((
ušt32_t
)0x00200000è

	)

10272 
	#SAI_xCR1_MCKDIV_3
 ((
ušt32_t
)0x00400000è

	)

10275 
	#SAI_xCR2_FTH
 ((
ušt32_t
)0x00000003è

	)

10276 
	#SAI_xCR2_FTH_0
 ((
ušt32_t
)0x00000001è

	)

10277 
	#SAI_xCR2_FTH_1
 ((
ušt32_t
)0x00000002è

	)

10279 
	#SAI_xCR2_FFLUSH
 ((
ušt32_t
)0x00000008è

	)

10280 
	#SAI_xCR2_TRIS
 ((
ušt32_t
)0x00000010è

	)

10281 
	#SAI_xCR2_MUTE
 ((
ušt32_t
)0x00000020è

	)

10282 
	#SAI_xCR2_MUTEVAL
 ((
ušt32_t
)0x00000040è

	)

10284 
	#SAI_xCR2_MUTECNT
 ((
ušt32_t
)0x00001F80è

	)

10285 
	#SAI_xCR2_MUTECNT_0
 ((
ušt32_t
)0x00000080è

	)

10286 
	#SAI_xCR2_MUTECNT_1
 ((
ušt32_t
)0x00000100è

	)

10287 
	#SAI_xCR2_MUTECNT_2
 ((
ušt32_t
)0x00000200è

	)

10288 
	#SAI_xCR2_MUTECNT_3
 ((
ušt32_t
)0x00000400è

	)

10289 
	#SAI_xCR2_MUTECNT_4
 ((
ušt32_t
)0x00000800è

	)

10290 
	#SAI_xCR2_MUTECNT_5
 ((
ušt32_t
)0x00001000è

	)

10292 
	#SAI_xCR2_CPL
 ((
ušt32_t
)0x00002000è

	)

10294 
	#SAI_xCR2_COMP
 ((
ušt32_t
)0x0000C000è

	)

10295 
	#SAI_xCR2_COMP_0
 ((
ušt32_t
)0x00004000è

	)

10296 
	#SAI_xCR2_COMP_1
 ((
ušt32_t
)0x00008000è

	)

10299 
	#SAI_xFRCR_FRL
 ((
ušt32_t
)0x000000FFè

	)

10300 
	#SAI_xFRCR_FRL_0
 ((
ušt32_t
)0x00000001è

	)

10301 
	#SAI_xFRCR_FRL_1
 ((
ušt32_t
)0x00000002è

	)

10302 
	#SAI_xFRCR_FRL_2
 ((
ušt32_t
)0x00000004è

	)

10303 
	#SAI_xFRCR_FRL_3
 ((
ušt32_t
)0x00000008è

	)

10304 
	#SAI_xFRCR_FRL_4
 ((
ušt32_t
)0x00000010è

	)

10305 
	#SAI_xFRCR_FRL_5
 ((
ušt32_t
)0x00000020è

	)

10306 
	#SAI_xFRCR_FRL_6
 ((
ušt32_t
)0x00000040è

	)

10307 
	#SAI_xFRCR_FRL_7
 ((
ušt32_t
)0x00000080è

	)

10309 
	#SAI_xFRCR_FSALL
 ((
ušt32_t
)0x00007F00è

	)

10310 
	#SAI_xFRCR_FSALL_0
 ((
ušt32_t
)0x00000100è

	)

10311 
	#SAI_xFRCR_FSALL_1
 ((
ušt32_t
)0x00000200è

	)

10312 
	#SAI_xFRCR_FSALL_2
 ((
ušt32_t
)0x00000400è

	)

10313 
	#SAI_xFRCR_FSALL_3
 ((
ušt32_t
)0x00000800è

	)

10314 
	#SAI_xFRCR_FSALL_4
 ((
ušt32_t
)0x00001000è

	)

10315 
	#SAI_xFRCR_FSALL_5
 ((
ušt32_t
)0x00002000è

	)

10316 
	#SAI_xFRCR_FSALL_6
 ((
ušt32_t
)0x00004000è

	)

10318 
	#SAI_xFRCR_FSDEF
 ((
ušt32_t
)0x00010000è

	)

10319 
	#SAI_xFRCR_FSPOL
 ((
ušt32_t
)0x00020000è

	)

10320 
	#SAI_xFRCR_FSOFF
 ((
ušt32_t
)0x00040000è

	)

10322 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10325 
	#SAI_xSLOTR_FBOFF
 ((
ušt32_t
)0x0000001Fè

	)

10326 
	#SAI_xSLOTR_FBOFF_0
 ((
ušt32_t
)0x00000001è

	)

10327 
	#SAI_xSLOTR_FBOFF_1
 ((
ušt32_t
)0x00000002è

	)

10328 
	#SAI_xSLOTR_FBOFF_2
 ((
ušt32_t
)0x00000004è

	)

10329 
	#SAI_xSLOTR_FBOFF_3
 ((
ušt32_t
)0x00000008è

	)

10330 
	#SAI_xSLOTR_FBOFF_4
 ((
ušt32_t
)0x00000010è

	)

10332 
	#SAI_xSLOTR_SLOTSZ
 ((
ušt32_t
)0x000000C0è

	)

10333 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ušt32_t
)0x00000040è

	)

10334 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ušt32_t
)0x00000080è

	)

10336 
	#SAI_xSLOTR_NBSLOT
 ((
ušt32_t
)0x00000F00è

	)

10337 
	#SAI_xSLOTR_NBSLOT_0
 ((
ušt32_t
)0x00000100è

	)

10338 
	#SAI_xSLOTR_NBSLOT_1
 ((
ušt32_t
)0x00000200è

	)

10339 
	#SAI_xSLOTR_NBSLOT_2
 ((
ušt32_t
)0x00000400è

	)

10340 
	#SAI_xSLOTR_NBSLOT_3
 ((
ušt32_t
)0x00000800è

	)

10342 
	#SAI_xSLOTR_SLOTEN
 ((
ušt32_t
)0xFFFF0000è

	)

10345 
	#SAI_xIMR_OVRUDRIE
 ((
ušt32_t
)0x00000001è

	)

10346 
	#SAI_xIMR_MUTEDETIE
 ((
ušt32_t
)0x00000002è

	)

10347 
	#SAI_xIMR_WCKCFGIE
 ((
ušt32_t
)0x00000004è

	)

10348 
	#SAI_xIMR_FREQIE
 ((
ušt32_t
)0x00000008è

	)

10349 
	#SAI_xIMR_CNRDYIE
 ((
ušt32_t
)0x00000010è

	)

10350 
	#SAI_xIMR_AFSDETIE
 ((
ušt32_t
)0x00000020è

	)

10351 
	#SAI_xIMR_LFSDETIE
 ((
ušt32_t
)0x00000040è

	)

10354 
	#SAI_xSR_OVRUDR
 ((
ušt32_t
)0x00000001è

	)

10355 
	#SAI_xSR_MUTEDET
 ((
ušt32_t
)0x00000002è

	)

10356 
	#SAI_xSR_WCKCFG
 ((
ušt32_t
)0x00000004è

	)

10357 
	#SAI_xSR_FREQ
 ((
ušt32_t
)0x00000008è

	)

10358 
	#SAI_xSR_CNRDY
 ((
ušt32_t
)0x00000010è

	)

10359 
	#SAI_xSR_AFSDET
 ((
ušt32_t
)0x00000020è

	)

10360 
	#SAI_xSR_LFSDET
 ((
ušt32_t
)0x00000040è

	)

10362 
	#SAI_xSR_FLVL
 ((
ušt32_t
)0x00070000è

	)

10363 
	#SAI_xSR_FLVL_0
 ((
ušt32_t
)0x00010000è

	)

10364 
	#SAI_xSR_FLVL_1
 ((
ušt32_t
)0x00020000è

	)

10365 
	#SAI_xSR_FLVL_2
 ((
ušt32_t
)0x00030000è

	)

10368 
	#SAI_xCLRFR_COVRUDR
 ((
ušt32_t
)0x00000001è

	)

10369 
	#SAI_xCLRFR_CMUTEDET
 ((
ušt32_t
)0x00000002è

	)

10370 
	#SAI_xCLRFR_CWCKCFG
 ((
ušt32_t
)0x00000004è

	)

10371 
	#SAI_xCLRFR_CFREQ
 ((
ušt32_t
)0x00000008è

	)

10372 
	#SAI_xCLRFR_CCNRDY
 ((
ušt32_t
)0x00000010è

	)

10373 
	#SAI_xCLRFR_CAFSDET
 ((
ušt32_t
)0x00000020è

	)

10374 
	#SAI_xCLRFR_CLFSDET
 ((
ušt32_t
)0x00000040è

	)

10377 
	#SAI_xDR_DATA
 ((
ušt32_t
)0xFFFFFFFF)

	)

10379 #ià
defšed
(
STM32F446xx
)

10386 
	#SPDIFRX_CR_SPDIFEN
 ((
ušt32_t
)0x00000003è

	)

10387 
	#SPDIFRX_CR_RXDMAEN
 ((
ušt32_t
)0x00000004è

	)

10388 
	#SPDIFRX_CR_RXSTEO
 ((
ušt32_t
)0x00000008è

	)

10389 
	#SPDIFRX_CR_DRFMT
 ((
ušt32_t
)0x00000030è

	)

10390 
	#SPDIFRX_CR_PMSK
 ((
ušt32_t
)0x00000040è

	)

10391 
	#SPDIFRX_CR_VMSK
 ((
ušt32_t
)0x00000080è

	)

10392 
	#SPDIFRX_CR_CUMSK
 ((
ušt32_t
)0x00000100è

	)

10393 
	#SPDIFRX_CR_PTMSK
 ((
ušt32_t
)0x00000200è

	)

10394 
	#SPDIFRX_CR_CBDMAEN
 ((
ušt32_t
)0x00000400è

	)

10395 
	#SPDIFRX_CR_CHSEL
 ((
ušt32_t
)0x00000800è

	)

10396 
	#SPDIFRX_CR_NBTR
 ((
ušt32_t
)0x00003000è

	)

10397 
	#SPDIFRX_CR_WFA
 ((
ušt32_t
)0x00004000è

	)

10398 
	#SPDIFRX_CR_INSEL
 ((
ušt32_t
)0x00070000è

	)

10401 
	#SPDIFRX_IMR_RXNEIE
 ((
ušt32_t
)0x00000001è

	)

10402 
	#SPDIFRX_IMR_CSRNEIE
 ((
ušt32_t
)0x00000002è

	)

10403 
	#SPDIFRX_IMR_PERRIE
 ((
ušt32_t
)0x00000004è

	)

10404 
	#SPDIFRX_IMR_OVRIE
 ((
ušt32_t
)0x00000008è

	)

10405 
	#SPDIFRX_IMR_SBLKIE
 ((
ušt32_t
)0x00000010è

	)

10406 
	#SPDIFRX_IMR_SYNCDIE
 ((
ušt32_t
)0x00000020è

	)

10407 
	#SPDIFRX_IMR_IFEIE
 ((
ušt32_t
)0x00000040è

	)

10410 
	#SPDIFRX_SR_RXNE
 ((
ušt32_t
)0x00000001è

	)

10411 
	#SPDIFRX_SR_CSRNE
 ((
ušt32_t
)0x00000002è

	)

10412 
	#SPDIFRX_SR_PERR
 ((
ušt32_t
)0x00000004è

	)

10413 
	#SPDIFRX_SR_OVR
 ((
ušt32_t
)0x00000008è

	)

10414 
	#SPDIFRX_SR_SBD
 ((
ušt32_t
)0x00000010è

	)

10415 
	#SPDIFRX_SR_SYNCD
 ((
ušt32_t
)0x00000020è

	)

10416 
	#SPDIFRX_SR_FERR
 ((
ušt32_t
)0x00000040è

	)

10417 
	#SPDIFRX_SR_SERR
 ((
ušt32_t
)0x00000080è

	)

10418 
	#SPDIFRX_SR_TERR
 ((
ušt32_t
)0x00000100è

	)

10419 
	#SPDIFRX_SR_WIDTH5
 ((
ušt32_t
)0x7FFF0000è

	)

10422 
	#SPDIFRX_IFCR_PERRCF
 ((
ušt32_t
)0x00000004è

	)

10423 
	#SPDIFRX_IFCR_OVRCF
 ((
ušt32_t
)0x00000008è

	)

10424 
	#SPDIFRX_IFCR_SBDCF
 ((
ušt32_t
)0x00000010è

	)

10425 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ušt32_t
)0x00000020è

	)

10428 
	#SPDIFRX_DR0_DR
 ((
ušt32_t
)0x00FFFFFFè

	)

10429 
	#SPDIFRX_DR0_PE
 ((
ušt32_t
)0x01000000è

	)

10430 
	#SPDIFRX_DR0_V
 ((
ušt32_t
)0x02000000è

	)

10431 
	#SPDIFRX_DR0_U
 ((
ušt32_t
)0x04000000è

	)

10432 
	#SPDIFRX_DR0_C
 ((
ušt32_t
)0x08000000è

	)

10433 
	#SPDIFRX_DR0_PT
 ((
ušt32_t
)0x30000000è

	)

10436 
	#SPDIFRX_DR1_DR
 ((
ušt32_t
)0xFFFFFF00è

	)

10437 
	#SPDIFRX_DR1_PT
 ((
ušt32_t
)0x00000030è

	)

10438 
	#SPDIFRX_DR1_C
 ((
ušt32_t
)0x00000008è

	)

10439 
	#SPDIFRX_DR1_U
 ((
ušt32_t
)0x00000004è

	)

10440 
	#SPDIFRX_DR1_V
 ((
ušt32_t
)0x00000002è

	)

10441 
	#SPDIFRX_DR1_PE
 ((
ušt32_t
)0x00000001è

	)

10444 
	#SPDIFRX_DR1_DRNL1
 ((
ušt32_t
)0xFFFF0000è

	)

10445 
	#SPDIFRX_DR1_DRNL2
 ((
ušt32_t
)0x0000FFFFè

	)

10448 
	#SPDIFRX_CSR_USR
 ((
ušt32_t
)0x0000FFFFè

	)

10449 
	#SPDIFRX_CSR_CS
 ((
ušt32_t
)0x00FF0000è

	)

10450 
	#SPDIFRX_CSR_SOB
 ((
ušt32_t
)0x01000000è

	)

10453 
	#SPDIFRX_DIR_THI
 ((
ušt32_t
)0x000013FFè

	)

10454 
	#SPDIFRX_DIR_TLO
 ((
ušt32_t
)0x1FFF0000è

	)

10463 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

10464 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

10465 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

10468 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

10469 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

10470 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

10471 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

10473 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

10474 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

10475 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

10477 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

10478 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

10481 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

10484 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

10486 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

10487 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

10488 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

10490 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

10491 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

10492 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

10493 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

10494 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

10495 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

10496 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

10499 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

10502 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

10505 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

10508 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

10511 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

10514 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

10517 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

10520 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

10523 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

10524 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

10525 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

10526 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

10528 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

10529 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

10530 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

10531 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

10532 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

10534 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

10535 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

10536 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

10537 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

10540 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

10543 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

10544 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

10545 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

10546 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

10547 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

10548 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

10549 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

10550 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

10551 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

10552 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

10553 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

10554 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

10555 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

10556 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

10557 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

10558 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

10559 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

10560 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

10561 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

10562 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

10563 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

10564 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

10565 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

10566 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

10569 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

10570 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

10571 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

10572 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

10573 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

10574 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

10575 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

10576 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

10577 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

10578 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

10579 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

10580 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

10581 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

10584 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

10585 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

10586 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

10587 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

10588 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

10589 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

10590 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

10591 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

10592 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

10593 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

10594 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

10595 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

10596 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

10597 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

10598 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

10599 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

10600 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

10601 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

10602 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

10603 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

10604 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

10605 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

10606 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

10607 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

10610 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

10613 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

10621 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

10622 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

10623 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

10625 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

10626 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

10627 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

10628 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

10630 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

10631 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

10632 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

10633 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

10634 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

10635 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

10636 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

10637 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

10638 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

10639 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

10642 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

10643 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

10644 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

10645 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

10646 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

10647 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

10650 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

10651 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

10652 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

10653 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

10654 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

10655 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

10656 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

10657 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

10660 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

10663 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

10666 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

10669 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

10672 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

10674 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

10675 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

10676 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

10678 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

10680 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

10681 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

10682 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

10684 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

10686 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

10687 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

10688 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

10690 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

10691 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

10692 #ià
defšed
(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

10693 
	#SPI_I2SCFGR_ASTRTEN
 ((
ušt16_t
)0x1000è

	)

10697 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

10698 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

10699 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

10707 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ušt32_t
)0x00000007è

	)

10708 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ušt32_t
)0x00000001è

	)

10709 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ušt32_t
)0x00000002è

	)

10710 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ušt32_t
)0x00000004è

	)

10712 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ušt32_t
)0x00000100è

	)

10714 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ušt32_t
)0x00000C00è

	)

10715 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ušt32_t
)0x00000400è

	)

10716 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ušt32_t
)0x00000800è

	)

10720 
	#SYSCFG_PMC_ADCxDC2
 ((
ušt32_t
)0x00070000è

	)

10721 
	#SYSCFG_PMC_ADC1DC2
 ((
ušt32_t
)0x00010000è

	)

10722 
	#SYSCFG_PMC_ADC2DC2
 ((
ušt32_t
)0x00020000è

	)

10723 
	#SYSCFG_PMC_ADC3DC2
 ((
ušt32_t
)0x00040000è

	)

10725 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

10727 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10730 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

10731 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

10732 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

10733 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

10739 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

10740 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

10741 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

10742 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

10743 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

10744 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ušt16_t
)0x0007è

	)

10745 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ušt16_t
)0x0008è

	)

10746 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ušt16_t
)0x0009è

	)

10747 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ušt16_t
)0x000Aè

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

10754 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

10755 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

10756 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

10757 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

10758 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

10759 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ušt16_t
)0x0070è

	)

10760 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ušt16_t
)0x0080è

	)

10761 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ušt16_t
)0x0090è

	)

10762 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ušt16_t
)0x00A0è

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

10769 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

10770 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

10771 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

10772 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

10773 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

10774 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ušt16_t
)0x0700è

	)

10775 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ušt16_t
)0x0800è

	)

10776 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ušt16_t
)0x0900è

	)

10777 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ušt16_t
)0x0A00è

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

10784 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

10785 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

10786 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

10787 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

10788 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

10789 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ušt16_t
)0x7000è

	)

10790 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ušt16_t
)0x8000è

	)

10791 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ušt16_t
)0x9000è

	)

10792 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ušt16_t
)0xA000è

	)

10795 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

10796 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

10797 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

10798 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

10804 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

10805 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

10806 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

10807 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

10808 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

10809 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ušt16_t
)0x0007è

	)

10810 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ušt16_t
)0x0008è

	)

10811 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ušt16_t
)0x0009è

	)

10812 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ušt16_t
)0x000Aè

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

10819 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

10820 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

10821 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

10822 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

10823 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

10824 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ušt16_t
)0x0070è

	)

10825 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ušt16_t
)0x0080è

	)

10826 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ušt16_t
)0x0090è

	)

10827 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ušt16_t
)0x00A0è

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

10834 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

10835 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

10836 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

10837 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

10838 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

10839 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ušt16_t
)0x0700è

	)

10840 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ušt16_t
)0x0800è

	)

10841 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ušt16_t
)0x0900è

	)

10842 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ušt16_t
)0x0A00è

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

10849 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

10850 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

10851 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

10852 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

10853 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

10854 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ušt16_t
)0x7000è

	)

10855 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ušt16_t
)0x8000è

	)

10856 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ušt16_t
)0x9000è

	)

10857 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ušt16_t
)0xA000è

	)

10860 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

10861 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

10862 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

10863 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

10869 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

10870 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

10871 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

10872 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

10873 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

10874 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

10875 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ušt16_t
)0x0007è

	)

10876 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ušt16_t
)0x0008è

	)

10877 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ušt16_t
)0x0009è

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

10883 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

10884 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

10885 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

10886 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

10887 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

10888 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

10889 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ušt16_t
)0x0070è

	)

10890 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ušt16_t
)0x0080è

	)

10891 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ušt16_t
)0x0090è

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

10897 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

10898 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

10899 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

10900 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

10901 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

10902 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

10903 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ušt16_t
)0x0700è

	)

10904 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ušt16_t
)0x0800è

	)

10905 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ušt16_t
)0x0900è

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

10911 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

10912 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

10913 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

10914 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

10915 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

10916 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

10917 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ušt16_t
)0x7000è

	)

10918 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ušt16_t
)0x8000è

	)

10919 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ušt16_t
)0x9000è

	)

10922 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

10923 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

10924 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

10925 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

10930 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

10931 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

10932 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

10933 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

10934 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

10935 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

10936 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ušt16_t
)0x0007è

	)

10937 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ušt16_t
)0x0008è

	)

10938 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ušt16_t
)0x0009è

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

10944 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

10945 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

10946 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

10947 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

10948 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

10949 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

10950 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ušt16_t
)0x0070è

	)

10951 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ušt16_t
)0x0008è

	)

10952 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ušt16_t
)0x0009è

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

10958 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

10959 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

10960 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

10961 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

10962 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

10963 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

10964 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ušt16_t
)0x0700è

	)

10965 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ušt16_t
)0x0800è

	)

10966 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ušt16_t
)0x0900è

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

10972 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

10973 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

10974 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

10975 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

10976 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

10977 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

10978 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ušt16_t
)0x7000è

	)

10979 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ušt16_t
)0x8000è

	)

10980 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ušt16_t
)0x9000è

	)

10982 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

10984 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
ušt32_t
)0x00000001è

	)

10985 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
ušt32_t
)0x00000002è

	)

10988 #ià
defšed
 (
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

10990 
	#SYSCFG_CFGR2_CLL
 ((
ušt32_t
)0x00000001è

	)

10991 
	#SYSCFG_CFGR2_PVDL
 ((
ušt32_t
)0x00000004è

	)

10994 
	#SYSCFG_CMPCR_CMP_PD
 ((
ušt32_t
)0x00000001è

	)

10995 
	#SYSCFG_CMPCR_READY
 ((
ušt32_t
)0x00000100è

	)

10997 #ià
defšed
(
STM32F413_423xx
)

10999 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
ušt32_t
)0x00000001è

	)

11000 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
ušt32_t
)0x00000002è

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
ušt32_t
)0x00000004è

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
ušt32_t
)0x00000008è

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
ušt32_t
)0x00000010è

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
ušt32_t
)0x00000020è

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
ušt32_t
)0x00000040è

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
ušt32_t
)0x00000080è

	)

11007 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
ušt32_t
)0x00000100è

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
ušt32_t
)0x00000200è

	)

11009 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
ušt32_t
)0x00000400è

	)

11010 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
ušt32_t
)0x00000800è

	)

11011 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
ušt32_t
)0x00001000è

	)

11012 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
ušt32_t
)0x00002000è

	)

11013 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
ušt32_t
)0x00004000è

	)

11014 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
ušt32_t
)0x00008000è

	)

11015 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
ušt32_t
)0x00010000è

	)

11016 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
ušt32_t
)0x00020000è

	)

11017 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
ušt32_t
)0x00040000è

	)

11026 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

11027 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

11028 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

11029 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

11030 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

11032 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

11033 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

11034 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

11036 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

11038 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

11039 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

11040 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

11043 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

11044 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

11045 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

11047 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

11048 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

11049 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

11050 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

11052 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

11053 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

11054 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

11055 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

11056 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

11057 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

11058 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

11059 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

11062 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

11063 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

11064 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

11065 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

11067 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

11068 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

11069 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

11070 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

11072 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

11074 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

11075 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

11076 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

11077 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

11078 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

11080 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

11081 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

11082 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

11084 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

11085 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

11088 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

11089 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

11090 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

11091 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

11092 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

11093 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

11094 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

11095 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

11096 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

11097 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

11098 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

11099 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

11100 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

11101 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

11102 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

11105 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

11106 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

11107 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

11108 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

11109 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

11110 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

11111 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

11112 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

11113 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

11114 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

11115 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

11116 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

11119 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

11120 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

11121 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

11122 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

11123 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

11124 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

11125 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

11126 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

11129 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

11130 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

11131 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

11133 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

11134 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

11136 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

11137 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

11138 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

11139 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

11141 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

11143 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

11144 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

11145 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

11147 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

11148 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

11150 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

11151 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

11152 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

11153 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

11155 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

11159 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

11160 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

11161 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

11163 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

11164 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

11165 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

11166 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

11167 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

11169 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

11170 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

11171 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

11173 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

11174 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

11175 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

11176 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

11177 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

11180 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

11181 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

11182 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

11184 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

11185 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

11187 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

11188 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

11189 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

11190 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

11192 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

11194 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

11195 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

11196 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

11198 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

11199 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

11201 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

11202 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

11203 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

11204 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

11206 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

11210 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

11211 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

11212 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

11214 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

11215 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

11216 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

11217 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

11218 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

11220 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

11221 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

11222 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

11224 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

11225 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

11226 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

11227 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

11228 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

11231 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

11232 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

11233 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

11234 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

11235 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

11236 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

11237 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

11238 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

11239 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

11240 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

11241 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

11242 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

11243 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

11244 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

11245 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

11248 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

11251 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

11254 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

11257 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

11260 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

11263 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

11266 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

11269 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

11272 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

11273 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

11274 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

11275 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

11276 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

11277 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

11278 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

11279 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

11280 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

11282 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

11283 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

11284 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

11286 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

11287 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

11288 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

11289 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

11290 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

11291 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

11294 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

11295 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

11296 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

11297 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

11298 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

11299 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

11301 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

11302 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

11303 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

11304 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

11305 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

11306 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

11309 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

11312 
	#TIM_OR_TI4_RMP
 ((
ušt16_t
)0x00C0è

	)

11313 
	#TIM_OR_TI4_RMP_0
 ((
ušt16_t
)0x0040è

	)

11314 
	#TIM_OR_TI4_RMP_1
 ((
ušt16_t
)0x0080è

	)

11315 
	#TIM_OR_ITR1_RMP
 ((
ušt16_t
)0x0C00è

	)

11316 
	#TIM_OR_ITR1_RMP_0
 ((
ušt16_t
)0x0400è

	)

11317 
	#TIM_OR_ITR1_RMP_1
 ((
ušt16_t
)0x0800è

	)

11319 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

11326 
	#LPTIM_ISR_CMPM
 ((
ušt32_t
)0x00000001è

	)

11327 
	#LPTIM_ISR_ARRM
 ((
ušt32_t
)0x00000002è

	)

11328 
	#LPTIM_ISR_EXTTRIG
 ((
ušt32_t
)0x00000004è

	)

11329 
	#LPTIM_ISR_CMPOK
 ((
ušt32_t
)0x00000008è

	)

11330 
	#LPTIM_ISR_ARROK
 ((
ušt32_t
)0x00000010è

	)

11331 
	#LPTIM_ISR_UP
 ((
ušt32_t
)0x00000020è

	)

11332 
	#LPTIM_ISR_DOWN
 ((
ušt32_t
)0x00000040è

	)

11335 
	#LPTIM_ICR_CMPMCF
 ((
ušt32_t
)0x00000001è

	)

11336 
	#LPTIM_ICR_ARRMCF
 ((
ušt32_t
)0x00000002è

	)

11337 
	#LPTIM_ICR_EXTTRIGCF
 ((
ušt32_t
)0x00000004è

	)

11338 
	#LPTIM_ICR_CMPOKCF
 ((
ušt32_t
)0x00000008è

	)

11339 
	#LPTIM_ICR_ARROKCF
 ((
ušt32_t
)0x00000010è

	)

11340 
	#LPTIM_ICR_UPCF
 ((
ušt32_t
)0x00000020è

	)

11341 
	#LPTIM_ICR_DOWNCF
 ((
ušt32_t
)0x00000040è

	)

11344 
	#LPTIM_IER_CMPMIE
 ((
ušt32_t
)0x00000001è

	)

11345 
	#LPTIM_IER_ARRMIE
 ((
ušt32_t
)0x00000002è

	)

11346 
	#LPTIM_IER_EXTTRIGIE
 ((
ušt32_t
)0x00000004è

	)

11347 
	#LPTIM_IER_CMPOKIE
 ((
ušt32_t
)0x00000008è

	)

11348 
	#LPTIM_IER_ARROKIE
 ((
ušt32_t
)0x00000010è

	)

11349 
	#LPTIM_IER_UPIE
 ((
ušt32_t
)0x00000020è

	)

11350 
	#LPTIM_IER_DOWNIE
 ((
ušt32_t
)0x00000040è

	)

11353 
	#LPTIM_CFGR_CKSEL
 ((
ušt32_t
)0x00000001è

	)

11355 
	#LPTIM_CFGR_CKPOL
 ((
ušt32_t
)0x00000006è

	)

11356 
	#LPTIM_CFGR_CKPOL_0
 ((
ušt32_t
)0x00000002è

	)

11357 
	#LPTIM_CFGR_CKPOL_1
 ((
ušt32_t
)0x00000004è

	)

11359 
	#LPTIM_CFGR_CKFLT
 ((
ušt32_t
)0x00000018è

	)

11360 
	#LPTIM_CFGR_CKFLT_0
 ((
ušt32_t
)0x00000008è

	)

11361 
	#LPTIM_CFGR_CKFLT_1
 ((
ušt32_t
)0x00000010è

	)

11363 
	#LPTIM_CFGR_TRGFLT
 ((
ušt32_t
)0x000000C0è

	)

11364 
	#LPTIM_CFGR_TRGFLT_0
 ((
ušt32_t
)0x00000040è

	)

11365 
	#LPTIM_CFGR_TRGFLT_1
 ((
ušt32_t
)0x00000080è

	)

11367 
	#LPTIM_CFGR_PRESC
 ((
ušt32_t
)0x00000E00è

	)

11368 
	#LPTIM_CFGR_PRESC_0
 ((
ušt32_t
)0x00000200è

	)

11369 
	#LPTIM_CFGR_PRESC_1
 ((
ušt32_t
)0x00000400è

	)

11370 
	#LPTIM_CFGR_PRESC_2
 ((
ušt32_t
)0x00000800è

	)

11372 
	#LPTIM_CFGR_TRIGSEL
 ((
ušt32_t
)0x0000E000è

	)

11373 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ušt32_t
)0x00002000è

	)

11374 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ušt32_t
)0x00004000è

	)

11375 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ušt32_t
)0x00008000è

	)

11377 
	#LPTIM_CFGR_TRIGEN
 ((
ušt32_t
)0x00060000è

	)

11378 
	#LPTIM_CFGR_TRIGEN_0
 ((
ušt32_t
)0x00020000è

	)

11379 
	#LPTIM_CFGR_TRIGEN_1
 ((
ušt32_t
)0x00040000è

	)

11381 
	#LPTIM_CFGR_TIMOUT
 ((
ušt32_t
)0x00080000è

	)

11382 
	#LPTIM_CFGR_WAVE
 ((
ušt32_t
)0x00100000è

	)

11383 
	#LPTIM_CFGR_WAVPOL
 ((
ušt32_t
)0x00200000è

	)

11384 
	#LPTIM_CFGR_PRELOAD
 ((
ušt32_t
)0x00400000è

	)

11385 
	#LPTIM_CFGR_COUNTMODE
 ((
ušt32_t
)0x00800000è

	)

11386 
	#LPTIM_CFGR_ENC
 ((
ušt32_t
)0x01000000è

	)

11389 
	#LPTIM_CR_ENABLE
 ((
ušt32_t
)0x00000001è

	)

11390 
	#LPTIM_CR_SNGSTRT
 ((
ušt32_t
)0x00000002è

	)

11391 
	#LPTIM_CR_CNTSTRT
 ((
ušt32_t
)0x00000004è

	)

11394 
	#LPTIM_CMP_CMP
 ((
ušt32_t
)0x0000FFFFè

	)

11397 
	#LPTIM_ARR_ARR
 ((
ušt32_t
)0x0000FFFFè

	)

11400 
	#LPTIM_CNT_CNT
 ((
ušt32_t
)0x0000FFFFè

	)

11403 
	#LPTIM_OR_OR
 ((
ušt32_t
)0x00000003è

	)

11404 
	#LPTIM_OR_OR_0
 ((
ušt32_t
)0x00000001è

	)

11405 
	#LPTIM_OR_OR_1
 ((
ušt32_t
)0x00000002è

	)

11414 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

11415 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

11416 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

11417 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

11418 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

11419 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

11420 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

11421 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

11422 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

11423 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

11426 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

11429 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

11430 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

11433 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

11434 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

11435 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

11436 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

11437 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

11438 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

11439 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

11440 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

11441 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

11442 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

11443 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

11444 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

11445 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

11446 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

11447 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

11450 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

11451 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

11452 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

11453 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

11454 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

11455 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

11456 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

11458 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

11459 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

11460 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

11462 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

11465 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

11466 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

11467 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

11468 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

11469 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

11470 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

11471 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

11472 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

11473 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

11474 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

11475 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

11476 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

11479 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

11480 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

11481 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

11482 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

11483 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

11484 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

11485 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

11486 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

11487 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

11489 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

11497 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

11498 
	#WWDG_CR_T_0
 ((
ušt8_t
)0x01è

	)

11499 
	#WWDG_CR_T_1
 ((
ušt8_t
)0x02è

	)

11500 
	#WWDG_CR_T_2
 ((
ušt8_t
)0x04è

	)

11501 
	#WWDG_CR_T_3
 ((
ušt8_t
)0x08è

	)

11502 
	#WWDG_CR_T_4
 ((
ušt8_t
)0x10è

	)

11503 
	#WWDG_CR_T_5
 ((
ušt8_t
)0x20è

	)

11504 
	#WWDG_CR_T_6
 ((
ušt8_t
)0x40è

	)

11506 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11507 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11508 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11509 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11510 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11511 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11512 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11514 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

11517 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

11518 
	#WWDG_CFR_W_0
 ((
ušt16_t
)0x0001è

	)

11519 
	#WWDG_CFR_W_1
 ((
ušt16_t
)0x0002è

	)

11520 
	#WWDG_CFR_W_2
 ((
ušt16_t
)0x0004è

	)

11521 
	#WWDG_CFR_W_3
 ((
ušt16_t
)0x0008è

	)

11522 
	#WWDG_CFR_W_4
 ((
ušt16_t
)0x0010è

	)

11523 
	#WWDG_CFR_W_5
 ((
ušt16_t
)0x0020è

	)

11524 
	#WWDG_CFR_W_6
 ((
ušt16_t
)0x0040è

	)

11526 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11527 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11528 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11529 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11530 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11531 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11532 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11534 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

11535 
	#WWDG_CFR_WDGTB_0
 ((
ušt16_t
)0x0080è

	)

11536 
	#WWDG_CFR_WDGTB_1
 ((
ušt16_t
)0x0100è

	)

11538 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11539 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11541 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

11544 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

11553 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

11554 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

11557 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

11558 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

11559 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

11560 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

11562 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

11563 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

11564 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

11575 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

11577 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

11578 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

11579 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

11585 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11588 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

11589 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

11590 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

11591 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

11592 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

11600 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

11601 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

11602 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

11603 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

11604 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

11605 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

11606 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

11607 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

11608 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

11609 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

11610 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

11611 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

11612 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

11613 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

11614 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

11615 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

11616 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

11617 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

11618 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

11619 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

11621 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

11622 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

11623 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

11624 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

11625 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

11626 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

11627 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

11630 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

11631 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

11632 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

11633 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

11634 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

11635 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

11636 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

11637 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrF‹r
 ((
ušt32_t
)0x000000C0è

	)

11638 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

11639 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

11640 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

11641 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

11642 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

11643 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

11646 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

11649 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11652 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

11653 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

11654 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

11655 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

11656 
	#ETH_MACMIIAR_CR_Div62
 ((
ušt32_t
)0x00000004è

	)

11657 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

11658 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

11659 
	#ETH_MACMIIAR_CR_Div102
 ((
ušt32_t
)0x00000010è

	)

11660 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

11661 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

11664 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

11667 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

11668 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

11669 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

11670 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

11671 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

11672 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

11673 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

11674 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

11675 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

11676 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

11677 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

11680 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

11681 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

11684 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

11698 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

11699 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

11700 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

11701 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

11702 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

11703 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

11704 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

11707 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

11708 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

11709 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

11710 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

11711 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

11714 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

11715 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

11718 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

11721 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11724 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

11725 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

11726 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11727 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11728 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11729 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11730 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11731 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11732 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11733 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

11736 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11739 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

11740 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

11741 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11742 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11743 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11744 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11745 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11746 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11747 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11748 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

11751 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11754 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

11755 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

11756 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11757 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11758 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11759 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11760 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11761 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11762 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11763 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

11766 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11773 
	#ETH_MMCCR_MCFHP
 ((
ušt32_t
)0x00000020è

	)

11774 
	#ETH_MMCCR_MCP
 ((
ušt32_t
)0x00000010è

	)

11775 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

11776 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

11777 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

11778 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

11781 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

11782 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

11783 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

11786 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

11787 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

11788 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

11791 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

11792 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

11793 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

11796 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

11797 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

11798 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

11801 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11804 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11807 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11810 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11813 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11816 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11823 
	#ETH_PTPTSCR_TSCNT
 ((
ušt32_t
)0x00030000è

	)

11824 
	#ETH_PTPTSSR_TSSMRME
 ((
ušt32_t
)0x00008000è

	)

11825 
	#ETH_PTPTSSR_TSSEME
 ((
ušt32_t
)0x00004000è

	)

11826 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ušt32_t
)0x00002000è

	)

11827 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ušt32_t
)0x00001000è

	)

11828 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ušt32_t
)0x00000800è

	)

11829 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ušt32_t
)0x00000400è

	)

11830 
	#ETH_PTPTSSR_TSSSR
 ((
ušt32_t
)0x00000200è

	)

11831 
	#ETH_PTPTSSR_TSSARFE
 ((
ušt32_t
)0x00000100è

	)

11833 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

11834 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

11835 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

11836 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

11837 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

11838 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

11841 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

11844 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

11847 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

11848 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

11851 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

11854 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

11855 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

11858 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

11861 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

11864 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11867 
	#ETH_PTPTSSR_TSTTR
 ((
ušt32_t
)0x00000020è

	)

11868 
	#ETH_PTPTSSR_TSSO
 ((
ušt32_t
)0x00000010è

	)

11875 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

11876 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

11877 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

11878 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

11879 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

11880 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

11881 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

11882 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

11883 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

11884 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

11885 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

11886 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

11887 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

11888 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

11889 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

11890 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

11891 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

11892 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

11893 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

11894 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

11895 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

11896 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

11897 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

11898 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

11899 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

11900 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

11901 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

11902 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

11903 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

11904 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

11905 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

11906 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

11907 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

11908 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

11909 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

11910 
	#ETH_DMABMR_EDE
 ((
ušt32_t
)0x00000080è

	)

11911 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

11912 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

11913 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

11916 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

11919 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

11922 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11925 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11928 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

11929 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

11930 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

11931 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

11933 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

11934 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

11935 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

11936 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

11937 
	#ETH_DMASR_TPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

11938 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

11939 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

11940 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

11941 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

11942 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

11943 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

11944 
	#ETH_DMASR_RPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

11945 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

11946 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

11947 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

11948 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

11949 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

11950 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

11951 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

11952 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

11953 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

11954 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

11955 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

11956 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

11957 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

11958 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

11959 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

11960 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

11961 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

11962 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

11963 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

11964 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

11967 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

11968 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

11969 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

11970 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

11971 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

11972 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

11973 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

11974 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

11975 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

11976 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

11977 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

11978 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

11979 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

11980 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

11981 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

11982 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

11983 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

11984 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

11985 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

11986 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

11987 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

11988 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

11989 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

11990 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

11993 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

11994 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

11995 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

11996 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

11997 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

11998 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

11999 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

12000 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

12001 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

12002 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

12003 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

12004 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

12005 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

12006 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

12007 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

12010 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

12011 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

12012 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

12013 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

12016 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12019 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12022 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12025 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12035 #ifdeà
USE_STDPERIPH_DRIVER


12037 
	~"¡m32f4xx_adc.h
"

12038 
	~"¡m32f4xx_üc.h
"

12039 
	~"¡m32f4xx_dbgmcu.h
"

12040 
	~"¡m32f4xx_dma.h
"

12041 
	~"¡m32f4xx_exti.h
"

12042 
	~"¡m32f4xx_æash.h
"

12043 
	~"¡m32f4xx_gpio.h
"

12044 
	~"¡m32f4xx_i2c.h
"

12045 
	~"¡m32f4xx_iwdg.h
"

12046 
	~"¡m32f4xx_pwr.h
"

12047 
	~"¡m32f4xx_rcc.h
"

12048 
	~"¡m32f4xx_¹c.h
"

12049 
	~"¡m32f4xx_sdio.h
"

12050 
	~"¡m32f4xx_¥i.h
"

12051 
	~"¡m32f4xx_syscfg.h
"

12052 
	~"¡m32f4xx_tim.h
"

12053 
	~"¡m32f4xx_u§¹.h
"

12054 
	~"¡m32f4xx_wwdg.h
"

12055 
	~"misc.h
"

12056 
	~"¡m32f4xx_üyp.h
"

12057 
	~"¡m32f4xx_hash.h
"

12058 
	~"¡m32f4xx_ºg.h
"

12059 
	~"¡m32f4xx_ÿn.h
"

12060 
	~"¡m32f4xx_dac.h
"

12061 
	~"¡m32f4xx_dcmi.h
"

12062 
	~"¡m32f4xx_fsmc.h
"

12069 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ğ(BIT))

	)

12071 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ğ~(BIT))

	)

12073 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

12075 
	#CLEAR_REG
(
REG
è((REGèğ(0x0))

	)

12077 
	#WRITE_REG
(
REG
, 
VAL
è((REGèğ(VAL))

	)

12079 
	#READ_REG
(
REG
è((REG))

	)

12081 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

12087 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/system_hse100_stm32f410.c

123 
	~"¡m32f4xx.h
"

141 
__©Œibu‹
 ((
w—k
))
	$_š™
()

144 
	}
}

150 
	#VECT_TAB_OFFSET
 0x00

	)

157 
	#PLL_M
 8

	)

158 
	#PLL_N
 400

	)

161 
	#PLL_P
 4

	)

164 
	#PLL_Q
 7

	)

185 
ušt32_t
 
	gSy¡emCÜeClock
 = 100000000;

188 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

198 
S‘SysClock
();

215 
	$Sy¡emIn™
()

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |ğ(
ušt32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &ğ(
ušt32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &ğ(
ušt32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

242 
	`S‘SysClock
();

245 
SCB
->
VTOR
ğ
FLASH_BASE
;

247 
	}
}

252 
	$Sy¡emCÜeClockUpd©e
()

254 
Sy¡emCÜeClock
 = 100000000;

255 
	}
}

267 
	$S‘SysClock
()

273 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

276 
RCC
->
CR
 |ğ((
ušt32_t
)
RCC_CR_HSEON
);

281 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

282 
S¹UpCouÁ”
++;

283 } (
HSEStus
 =ğ0è&& (
S¹UpCouÁ”
 !ğ
HSE_STARTUP_TIMEOUT
));

285 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ğ
RESET
)

287 
HSEStus
 = (
ušt32_t
)0x01;

291 
HSEStus
 = (
ušt32_t
)0x00;

294 ià(
HSEStus
 =ğ(
ušt32_t
)0x01)

297 
RCC
->
APB1ENR
 |ğ
RCC_APB1ENR_PWREN
;

298 
PWR
->
CR
 |ğ
PWR_CR_VOS
;

301 
RCC
->
CFGR
 |ğ
RCC_CFGR_HPRE_DIV1
;

304 
RCC
->
CFGR
 |ğ
RCC_CFGR_PPRE2_DIV1
;

307 
RCC
->
CFGR
 |ğ
RCC_CFGR_PPRE1_DIV2
;

310 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6è| (((
PLL_P
 >> 1è-1è<< 16è| (
RCC_PLLCFGR_PLLSRC_HSE
è| (
PLL_Q
 << 24);

313 
RCC
->
CR
 |ğ
RCC_CR_PLLON
;

316 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

321 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

324 
RCC
->
CFGR
 &ğ(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

325 
RCC
->
CFGR
 |ğ
RCC_CFGR_SW_PLL
;

328 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
 ) !ğ
RCC_CFGR_SWS_PLL
)

339 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/system_stm32f4xx.h

39 #iâdeà
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifdeà
__ılu¥lus


59 
ušt32_t
 
Sy¡emCÜeClock
;

86 
Sy¡emIn™
();

87 
Sy¡emCÜeClockUpd©e
();

92 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

118 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

121 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

125 
	}
}

136 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

138 
ušt8_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

142 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

143 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

145 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ğ
DISABLE
)

148 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

149 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

150 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

152 
tmµriÜ™y
 = 
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

153 
tmµriÜ™y
 |ğ(
ušt8_t
)(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
);

155 
tmµriÜ™y
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

160 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

161 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

167 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

183 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

184 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

202 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

203 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

205 ià(
NewS‹
 !ğ
DISABLE
)

207 
SCB
->
SCR
 |ğ
LowPow”Mode
;

211 
SCB
->
SCR
 &ğ(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

213 
	}
}

223 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

226 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

227 ià(
SysTick_CLKSourû
 =ğ
SysTick_CLKSourû_HCLK
)

229 
SysTick
->
CTRL
 |ğ
SysTick_CLKSourû_HCLK
;

233 
SysTick
->
CTRL
 &ğ
SysTick_CLKSourû_HCLK_Div8
;

235 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/misc.h

30 #iâdeà
__MISC_H


31 
	#__MISC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt8_t
 
NVIC_IRQChªÃl
;

61 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

66 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

71 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

74 } 
	tNVIC_In™Ty³Def
;

86 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

87 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ğ
NVIC_VeùTab_RAM
è|| \

	)

89 ((
VECTTAB
è=ğ
NVIC_VeùTab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
è(((LPè=ğ
NVIC_LP_SEVONPEND
è|| \

	)

102 ((
LP
è=ğ
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
è=ğ
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

114 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

116 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

118 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

120 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ğ
NVIC_PriÜ™yGroup_0
è|| \

	)

124 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_1
) || \

125 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_2
) || \

126 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_3
) || \

127 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

143 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
SysTick_CLKSourû_HCLK
è|| \

	)

146 ((
SOURCE
è=ğ
SysTick_CLKSourû_HCLK_Div8
))

158 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

159 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

160 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

161 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

162 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

164 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_adc.c

106 
	~"¡m32f4xx_adc.h
"

107 
	~"¡m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ušt32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ušt32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ušt32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ušt32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ušt32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ušt32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ušt32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ušt32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ušt32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ušt8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ušt32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn™
()

216 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
ENABLE
);

219 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

237 
ušt32_t
 
tm´eg1
 = 0;

238 
ušt8_t
 
tm´eg2
 = 0;

240 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as£¹_·¿m
(
	`IS_ADC_RESOLUTION
(
ADC_In™SŒuù
->
ADC_ResŞutiÚ
));

242 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

243 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

244 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
));

245 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

246 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

247 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
));

251 
tm´eg1
 = 
ADCx
->
CR1
;

254 
tm´eg1
 &ğ
CR1_CLEAR_MASK
;

259 
tm´eg1
 |ğ(
ušt32_t
)(((ušt32_t)
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 << 8) | \

260 
ADC_In™SŒuù
->
ADC_ResŞutiÚ
);

262 
ADCx
->
CR1
 = 
tm´eg1
;

265 
tm´eg1
 = 
ADCx
->
CR2
;

268 
tm´eg1
 &ğ
CR2_CLEAR_MASK
;

276 
tm´eg1
 |ğ(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | \

277 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 |

278 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 | \

279 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

282 
ADCx
->
CR2
 = 
tm´eg1
;

285 
tm´eg1
 = 
ADCx
->
SQR1
;

288 
tm´eg1
 &ğ
SQR1_L_RESET
;

292 
tm´eg2
 |ğ(
ušt8_t
)(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 - (uint8_t)1);

293 
tm´eg1
 |ğ((
ušt32_t
)
tm´eg2
 << 20);

296 
ADCx
->
SQR1
 = 
tm´eg1
;

297 
	}
}

310 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

313 
ADC_In™SŒuù
->
ADC_ResŞutiÚ
 = 
ADC_ResŞutiÚ_12b
;

316 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

319 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

322 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 = 
ADC_Ex‹º®TrigCÚvEdge_NÚe
;

325 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

328 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

331 
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 = 1;

332 
	}
}

341 
	$ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

343 
ušt32_t
 
tm´eg1
 = 0;

345 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_Mode
));

346 
	`as£¹_·¿m
(
	`IS_ADC_PRESCALER
(
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
));

347 
	`as£¹_·¿m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
));

348 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
));

351 
tm´eg1
 = 
ADC
->
CCR
;

354 
tm´eg1
 &ğ
CR_CLEAR_MASK
;

362 
tm´eg1
 |ğ(
ušt32_t
)(
ADC_CommÚIn™SŒuù
->
ADC_Mode
 |

363 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 |

364 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 |

365 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
);

368 
ADC
->
CCR
 = 
tm´eg1
;

369 
	}
}

377 
	$ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

380 
ADC_CommÚIn™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

383 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 = 
ADC_P»sÿËr_Div2
;

386 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 = 
ADC_DMAAcûssMode_Di§bËd
;

389 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
 = 
ADC_TwoSam¶šgD–ay_5Cyşes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

402 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

404 ià(
NewS‹
 !ğ
DISABLE
)

407 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

457 
ušt32_t
 
tm´eg
 = 0;

459 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

463 
tm´eg
 = 
ADCx
->
CR1
;

466 
tm´eg
 &ğ
CR1_AWDMode_RESET
;

469 
tm´eg
 |ğ
ADC_AÇlogW©chdog
;

472 
ADCx
->
CR1
 = 
tm´eg
;

473 
	}
}

484 
	$ADC_AÇlogW©chdogTh»shŞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shŞd
,

485 
ušt16_t
 
LowTh»shŞd
)

488 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shŞd
));

490 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shŞd
));

493 
ADCx
->
HTR
 = 
HighTh»shŞd
;

496 
ADCx
->
LTR
 = 
LowTh»shŞd
;

497 
	}
}

525 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

527 
ušt32_t
 
tm´eg
 = 0;

529 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

533 
tm´eg
 = 
ADCx
->
CR1
;

536 
tm´eg
 &ğ
CR1_AWDCH_RESET
;

539 
tm´eg
 |ğ
ADC_ChªÃl
;

542 
ADCx
->
CR1
 = 
tm´eg
;

543 
	}
}

589 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

592 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

593 ià(
NewS‹
 !ğ
DISABLE
)

596 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
)

618 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

619 ià(
NewS‹
 !ğ
DISABLE
)

622 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

717 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

719 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

721 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

722 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

725 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

728 
tm´eg1
 = 
ADCx
->
SMPR1
;

731 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_ChªÃl
 - 10));

734 
tm´eg1
 &ğ~
tm´eg2
;

737 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

740 
tm´eg1
 |ğ
tm´eg2
;

743 
ADCx
->
SMPR1
 = 
tm´eg1
;

748 
tm´eg1
 = 
ADCx
->
SMPR2
;

751 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

754 
tm´eg1
 &ğ~
tm´eg2
;

757 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

760 
tm´eg1
 |ğ
tm´eg2
;

763 
ADCx
->
SMPR2
 = 
tm´eg1
;

766 ià(
Rªk
 < 7)

769 
tm´eg1
 = 
ADCx
->
SQR3
;

772 
tm´eg2
 = 
SQR3_SQ_SET
 << (5 * (
Rªk
 - 1));

775 
tm´eg1
 &ğ~
tm´eg2
;

778 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

781 
tm´eg1
 |ğ
tm´eg2
;

784 
ADCx
->
SQR3
 = 
tm´eg1
;

787 ià(
Rªk
 < 13)

790 
tm´eg1
 = 
ADCx
->
SQR2
;

793 
tm´eg2
 = 
SQR2_SQ_SET
 << (5 * (
Rªk
 - 7));

796 
tm´eg1
 &ğ~
tm´eg2
;

799 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

802 
tm´eg1
 |ğ
tm´eg2
;

805 
ADCx
->
SQR2
 = 
tm´eg1
;

811 
tm´eg1
 = 
ADCx
->
SQR1
;

814 
tm´eg2
 = 
SQR1_SQ_SET
 << (5 * (
Rªk
 - 13));

817 
tm´eg1
 &ğ~
tm´eg2
;

820 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

823 
tm´eg1
 |ğ
tm´eg2
;

826 
ADCx
->
SQR1
 = 
tm´eg1
;

828 
	}
}

835 
	$ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
)

838 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

851 
FÏgStus
 
b™¡©us
 = 
RESET
;

853 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 ià((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
è!ğ(
ušt32_t
)
RESET
)

859 
b™¡©us
 = 
SET
;

864 
b™¡©us
 = 
RESET
;

868  
b™¡©us
;

869 
	}
}

879 
	$ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

882 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

885 ià(
NewS‹
 !ğ
DISABLE
)

888 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

907 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

910 ià(
NewS‹
 !ğ
DISABLE
)

913 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

932 
ušt32_t
 
tm´eg1
 = 0;

933 
ušt32_t
 
tm´eg2
 = 0;

936 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

940 
tm´eg1
 = 
ADCx
->
CR1
;

943 
tm´eg1
 &ğ
CR1_DISCNUM_RESET
;

946 
tm´eg2
 = 
Numb”
 - 1;

947 
tm´eg1
 |ğ
tm´eg2
 << 13;

950 
ADCx
->
CR1
 = 
tm´eg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

965 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

968 ià(
NewS‹
 !ğ
DISABLE
)

971 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

988 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ušt16_t
è
ADCx
->
DR
;

992 
	}
}

1006 
ušt32_t
 
	$ADC_G‘MuÉiModeCÚv”siÚV®ue
()

1009  (*(
__IO
 
ušt32_t
 *è
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1055 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1057 ià(
NewS‹
 !ğ
DISABLE
)

1060 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1079 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1081 ià(
NewS‹
 !ğ
DISABLE
)

1084 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

1106 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1107 ià(
NewS‹
 !ğ
DISABLE
)

1110 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

1192 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

1194 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1196 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

1197 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

1199 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

1202 
tm´eg1
 = 
ADCx
->
SMPR1
;

1204 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_ChªÃl
 - 10));

1206 
tm´eg1
 &ğ~
tm´eg2
;

1208 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

1210 
tm´eg1
 |ğ
tm´eg2
;

1212 
ADCx
->
SMPR1
 = 
tm´eg1
;

1217 
tm´eg1
 = 
ADCx
->
SMPR2
;

1219 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

1221 
tm´eg1
 &ğ~
tm´eg2
;

1223 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

1225 
tm´eg1
 |ğ
tm´eg2
;

1227 
ADCx
->
SMPR2
 = 
tm´eg1
;

1231 
tm´eg1
 = 
ADCx
->
JSQR
;

1233 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tm´eg2
 = 
JSQR_JSQ_SET
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1237 
tm´eg1
 &ğ~
tm´eg2
;

1239 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1241 
tm´eg1
 |ğ
tm´eg2
;

1243 
ADCx
->
JSQR
 = 
tm´eg1
;

1244 
	}
}

1253 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

1255 
ušt32_t
 
tm´eg1
 = 0;

1256 
ušt32_t
 
tm´eg2
 = 0;

1258 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1262 
tm´eg1
 = 
ADCx
->
JSQR
;

1265 
tm´eg1
 &ğ
JSQR_JL_RESET
;

1268 
tm´eg2
 = 
L’gth
 - 1;

1269 
tm´eg1
 |ğ
tm´eg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tm´eg1
;

1273 
	}
}

1288 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1290 
__IO
 
ušt32_t
 
tmp
 = 0;

1292 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1294 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1296 
tmp
 = (
ušt32_t
)
ADCx
;

1297 
tmp
 +ğ
ADC_InjeùedChªÃl
;

1300 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1301 
	}
}

1326 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

1328 
ušt32_t
 
tm´eg
 = 0;

1330 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

1334 
tm´eg
 = 
ADCx
->
CR2
;

1337 
tm´eg
 &ğ
CR2_JEXTSEL_RESET
;

1340 
tm´eg
 |ğ
ADC_Ex‹º®TrigInjecCÚv
;

1343 
ADCx
->
CR2
 = 
tm´eg
;

1344 
	}
}

1360 
	$ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
)

1362 
ušt32_t
 
tm´eg
 = 0;

1364 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Ex‹º®TrigInjecCÚvEdge
));

1367 
tm´eg
 = 
ADCx
->
CR2
;

1369 
tm´eg
 &ğ
CR2_JEXTEN_RESET
;

1371 
tm´eg
 |ğ
ADC_Ex‹º®TrigInjecCÚvEdge
;

1373 
ADCx
->
CR2
 = 
tm´eg
;

1374 
	}
}

1381 
	$ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
)

1384 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

1396 
FÏgStus
 
b™¡©us
 = 
RESET
;

1398 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 ià((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
è!ğ(
ušt32_t
)
RESET
)

1404 
b™¡©us
 = 
SET
;

1409 
b™¡©us
 = 
RESET
;

1412  
b™¡©us
;

1413 
	}
}

1423 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1426 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1428 ià(
NewS‹
 !ğ
DISABLE
)

1431 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1452 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1454 ià(
NewS‹
 !ğ
DISABLE
)

1457 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1479 
__IO
 
ušt32_t
 
tmp
 = 0;

1482 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1485 
tmp
 = (
ušt32_t
)
ADCx
;

1486 
tmp
 +ğ
ADC_InjeùedChªÃl
 + 
JDR_OFFSET
;

1489  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1490 
	}
}

1584 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1586 
ušt32_t
 
™mask
 = 0;

1588 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1590 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
™mask
 = (
ušt8_t
)
ADC_IT
;

1594 
™mask
 = (
ušt32_t
)0x01 << itmask;

1596 ià(
NewS‹
 !ğ
DISABLE
)

1599 
ADCx
->
CR1
 |ğ
™mask
;

1604 
ADCx
->
CR1
 &ğ(~(
ušt32_t
)
™mask
);

1606 
	}
}

1621 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1623 
FÏgStus
 
b™¡©us
 = 
RESET
;

1625 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ğ(
ušt8_t
)
RESET
)

1632 
b™¡©us
 = 
SET
;

1637 
b™¡©us
 = 
RESET
;

1640  
b™¡©us
;

1641 
	}
}

1656 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1659 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1679 
ITStus
 
b™¡©us
 = 
RESET
;

1680 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1683 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
™mask
 = 
ADC_IT
 >> 8;

1690 
’abË¡©us
 = (
ADCx
->
CR1
 & ((
ušt32_t
)0x01 << (
ušt8_t
)
ADC_IT
)) ;

1693 ià(((
ADCx
->
SR
 & 
™mask
è!ğ(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1696 
b™¡©us
 = 
SET
;

1701 
b™¡©us
 = 
RESET
;

1704  
b™¡©us
;

1705 
	}
}

1718 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1720 
ušt8_t
 
™mask
 = 0;

1722 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1728 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_adc.h

30 #iâdeà
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
ADC_ResŞutiÚ
;

57 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

61 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

64 
ušt32_t
 
ADC_Ex‹º®TrigCÚvEdge
;

68 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

72 
ušt32_t
 
ADC_D©aAlign
;

75 
ušt8_t
 
ADC_NbrOfCÚv”siÚ
;

79 }
	tADC_In™Ty³Def
;

86 
ušt32_t
 
ADC_Mode
;

89 
ušt32_t
 
ADC_P»sÿËr
;

92 
ušt32_t
 
ADC_DMAAcûssMode
;

96 
ušt32_t
 
ADC_TwoSam¶šgD–ay
;

100 }
	tADC_CommÚIn™Ty³Def
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
ADC1
è|| \

	)

109 ((
PERIPH
è=ğ
ADC2
) || \

110 ((
PERIPH
è=ğ
ADC3
))

115 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

116 
	#ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000001)

	)

117 
	#ADC_Du®Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000002)

	)

118 
	#ADC_Du®Mode_InjecSimuÉ
 ((
ušt32_t
)0x00000005)

	)

119 
	#ADC_Du®Mode_RegSimuÉ
 ((
ušt32_t
)0x00000006)

	)

120 
	#ADC_Du®Mode_IÁ”l
 ((
ušt32_t
)0x00000007)

	)

121 
	#ADC_Du®Mode_AÉ”Trig
 ((
ušt32_t
)0x00000009)

	)

122 
	#ADC_TrËMode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000011)

	)

123 
	#ADC_TrËMode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000012)

	)

124 
	#ADC_TrËMode_InjecSimuÉ
 ((
ušt32_t
)0x00000015)

	)

125 
	#ADC_TrËMode_RegSimuÉ
 ((
ušt32_t
)0x00000016)

	)

126 
	#ADC_TrËMode_IÁ”l
 ((
ušt32_t
)0x00000017)

	)

127 
	#ADC_TrËMode_AÉ”Trig
 ((
ušt32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ğ
ADC_Mode_Ind•’d’t
è|| \

	)

129 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
) || \

130 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ_AÉ”Trig
) || \

131 ((
MODE
è=ğ
ADC_Du®Mode_InjecSimuÉ
) || \

132 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ
) || \

133 ((
MODE
è=ğ
ADC_Du®Mode_IÁ”l
) || \

134 ((
MODE
è=ğ
ADC_Du®Mode_AÉ”Trig
) || \

135 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ_InjecSimuÉ
) || \

136 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ_AÉ”Trig
) || \

137 ((
MODE
è=ğ
ADC_TrËMode_InjecSimuÉ
) || \

138 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ
) || \

139 ((
MODE
è=ğ
ADC_TrËMode_IÁ”l
) || \

140 ((
MODE
è=ğ
ADC_TrËMode_AÉ”Trig
))

149 
	#ADC_P»sÿËr_Div2
 ((
ušt32_t
)0x00000000)

	)

150 
	#ADC_P»sÿËr_Div4
 ((
ušt32_t
)0x00010000)

	)

151 
	#ADC_P»sÿËr_Div6
 ((
ušt32_t
)0x00020000)

	)

152 
	#ADC_P»sÿËr_Div8
 ((
ušt32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
ADC_P»sÿËr_Div2
è|| \

	)

154 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div4
) || \

155 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div6
) || \

156 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div8
))

165 
	#ADC_DMAAcûssMode_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

166 
	#ADC_DMAAcûssMode_1
 ((
ušt32_t
)0x00004000è

	)

167 
	#ADC_DMAAcûssMode_2
 ((
ušt32_t
)0x00008000è

	)

168 
	#ADC_DMAAcûssMode_3
 ((
ušt32_t
)0x0000C000è

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ğ
ADC_DMAAcûssMode_Di§bËd
è|| \

	)

170 ((
MODE
è=ğ
ADC_DMAAcûssMode_1
) || \

171 ((
MODE
è=ğ
ADC_DMAAcûssMode_2
) || \

172 ((
MODE
è=ğ
ADC_DMAAcûssMode_3
))

182 
	#ADC_TwoSam¶šgD–ay_5Cyşes
 ((
ušt32_t
)0x00000000)

	)

183 
	#ADC_TwoSam¶šgD–ay_6Cyşes
 ((
ušt32_t
)0x00000100)

	)

184 
	#ADC_TwoSam¶šgD–ay_7Cyşes
 ((
ušt32_t
)0x00000200)

	)

185 
	#ADC_TwoSam¶šgD–ay_8Cyşes
 ((
ušt32_t
)0x00000300)

	)

186 
	#ADC_TwoSam¶šgD–ay_9Cyşes
 ((
ušt32_t
)0x00000400)

	)

187 
	#ADC_TwoSam¶šgD–ay_10Cyşes
 ((
ušt32_t
)0x00000500)

	)

188 
	#ADC_TwoSam¶šgD–ay_11Cyşes
 ((
ušt32_t
)0x00000600)

	)

189 
	#ADC_TwoSam¶šgD–ay_12Cyşes
 ((
ušt32_t
)0x00000700)

	)

190 
	#ADC_TwoSam¶šgD–ay_13Cyşes
 ((
ušt32_t
)0x00000800)

	)

191 
	#ADC_TwoSam¶šgD–ay_14Cyşes
 ((
ušt32_t
)0x00000900)

	)

192 
	#ADC_TwoSam¶šgD–ay_15Cyşes
 ((
ušt32_t
)0x00000A00)

	)

193 
	#ADC_TwoSam¶šgD–ay_16Cyşes
 ((
ušt32_t
)0x00000B00)

	)

194 
	#ADC_TwoSam¶šgD–ay_17Cyşes
 ((
ušt32_t
)0x00000C00)

	)

195 
	#ADC_TwoSam¶šgD–ay_18Cyşes
 ((
ušt32_t
)0x00000D00)

	)

196 
	#ADC_TwoSam¶šgD–ay_19Cyşes
 ((
ušt32_t
)0x00000E00)

	)

197 
	#ADC_TwoSam¶šgD–ay_20Cyşes
 ((
ušt32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
è(((DELAYè=ğ
ADC_TwoSam¶šgD–ay_5Cyşes
è|| \

	)

199 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_6Cyşes
) || \

200 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_7Cyşes
) || \

201 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_8Cyşes
) || \

202 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_9Cyşes
) || \

203 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_10Cyşes
) || \

204 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_11Cyşes
) || \

205 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_12Cyşes
) || \

206 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_13Cyşes
) || \

207 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_14Cyşes
) || \

208 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_15Cyşes
) || \

209 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_16Cyşes
) || \

210 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_17Cyşes
) || \

211 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_18Cyşes
) || \

212 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_19Cyşes
) || \

213 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_20Cyşes
))

223 
	#ADC_ResŞutiÚ_12b
 ((
ušt32_t
)0x00000000)

	)

224 
	#ADC_ResŞutiÚ_10b
 ((
ušt32_t
)0x01000000)

	)

225 
	#ADC_ResŞutiÚ_8b
 ((
ušt32_t
)0x02000000)

	)

226 
	#ADC_ResŞutiÚ_6b
 ((
ušt32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ğ
ADC_ResŞutiÚ_12b
è|| \

	)

228 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_10b
) || \

229 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_8b
) || \

230 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_6b
))

240 
	#ADC_Ex‹º®TrigCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

241 
	#ADC_Ex‹º®TrigCÚvEdge_Risšg
 ((
ušt32_t
)0x10000000)

	)

242 
	#ADC_Ex‹º®TrigCÚvEdge_F®lšg
 ((
ušt32_t
)0x20000000)

	)

243 
	#ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
è(((EDGEè=ğ
ADC_Ex‹º®TrigCÚvEdge_NÚe
è|| \

	)

245 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_Risšg
) || \

246 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_F®lšg
) || \

247 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
))

256 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000)

	)

257 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x01000000)

	)

258 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x02000000)

	)

259 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x03000000)

	)

260 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x04000000)

	)

261 
	#ADC_Ex‹º®TrigCÚv_T2_CC4
 ((
ušt32_t
)0x05000000)

	)

262 
	#ADC_Ex‹º®TrigCÚv_T2_TRGO
 ((
ušt32_t
)0x06000000)

	)

263 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x07000000)

	)

264 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x08000000)

	)

265 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x09000000)

	)

266 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x0A000000)

	)

267 
	#ADC_Ex‹º®TrigCÚv_T5_CC2
 ((
ušt32_t
)0x0B000000)

	)

268 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x0C000000)

	)

269 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x0D000000)

	)

270 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x0E000000)

	)

271 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11
 ((
ušt32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ğ
ADC_Ex‹º®TrigCÚv_T1_CC1
è|| \

	)

273 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

274 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

275 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

276 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

277 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC4
) || \

278 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_TRGO
) || \

279 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

280 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

281 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

282 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

283 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC2
) || \

284 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC3
) || \

285 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

286 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

287 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_Ext_IT11
))

296 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

297 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ğ
ADC_D©aAlign_Right
è|| \

	)

299 ((
ALIGN
è=ğ
ADC_D©aAlign_Leá
))

308 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

309 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

310 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

311 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

312 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

313 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

314 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

315 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

316 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

317 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

318 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

319 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

320 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

321 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

322 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

323 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

324 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

325 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

326 
	#ADC_ChªÃl_18
 ((
ušt8_t
)0x12)

	)

328 #ià
defšed
 (
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

329 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

332 #ià
defšed
 (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
è|| defšed (
STM32F401xx
è|| defšed (
STM32F410xx
è|| defšed (
STM32F411xE
)

333 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_18
)

	)

336 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

337 
	#ADC_ChªÃl_Vb©
 ((
ušt8_t
)
ADC_ChªÃl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_ChªÃl_0
è|| \

	)

340 ((
CHANNEL
è=ğ
ADC_ChªÃl_1
) || \

341 ((
CHANNEL
è=ğ
ADC_ChªÃl_2
) || \

342 ((
CHANNEL
è=ğ
ADC_ChªÃl_3
) || \

343 ((
CHANNEL
è=ğ
ADC_ChªÃl_4
) || \

344 ((
CHANNEL
è=ğ
ADC_ChªÃl_5
) || \

345 ((
CHANNEL
è=ğ
ADC_ChªÃl_6
) || \

346 ((
CHANNEL
è=ğ
ADC_ChªÃl_7
) || \

347 ((
CHANNEL
è=ğ
ADC_ChªÃl_8
) || \

348 ((
CHANNEL
è=ğ
ADC_ChªÃl_9
) || \

349 ((
CHANNEL
è=ğ
ADC_ChªÃl_10
) || \

350 ((
CHANNEL
è=ğ
ADC_ChªÃl_11
) || \

351 ((
CHANNEL
è=ğ
ADC_ChªÃl_12
) || \

352 ((
CHANNEL
è=ğ
ADC_ChªÃl_13
) || \

353 ((
CHANNEL
è=ğ
ADC_ChªÃl_14
) || \

354 ((
CHANNEL
è=ğ
ADC_ChªÃl_15
) || \

355 ((
CHANNEL
è=ğ
ADC_ChªÃl_16
) || \

356 ((
CHANNEL
è=ğ
ADC_ChªÃl_17
) || \

357 ((
CHANNEL
è=ğ
ADC_ChªÃl_18
))

366 
	#ADC_Sam¶eTime_3Cyşes
 ((
ušt8_t
)0x00)

	)

367 
	#ADC_Sam¶eTime_15Cyşes
 ((
ušt8_t
)0x01)

	)

368 
	#ADC_Sam¶eTime_28Cyşes
 ((
ušt8_t
)0x02)

	)

369 
	#ADC_Sam¶eTime_56Cyşes
 ((
ušt8_t
)0x03)

	)

370 
	#ADC_Sam¶eTime_84Cyşes
 ((
ušt8_t
)0x04)

	)

371 
	#ADC_Sam¶eTime_112Cyşes
 ((
ušt8_t
)0x05)

	)

372 
	#ADC_Sam¶eTime_144Cyşes
 ((
ušt8_t
)0x06)

	)

373 
	#ADC_Sam¶eTime_480Cyşes
 ((
ušt8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ğ
ADC_Sam¶eTime_3Cyşes
è|| \

	)

375 ((
TIME
è=ğ
ADC_Sam¶eTime_15Cyşes
) || \

376 ((
TIME
è=ğ
ADC_Sam¶eTime_28Cyşes
) || \

377 ((
TIME
è=ğ
ADC_Sam¶eTime_56Cyşes
) || \

378 ((
TIME
è=ğ
ADC_Sam¶eTime_84Cyşes
) || \

379 ((
TIME
è=ğ
ADC_Sam¶eTime_112Cyşes
) || \

380 ((
TIME
è=ğ
ADC_Sam¶eTime_144Cyşes
) || \

381 ((
TIME
è=ğ
ADC_Sam¶eTime_480Cyşes
))

390 
	#ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

391 
	#ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
 ((
ušt32_t
)0x00100000)

	)

392 
	#ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
 ((
ušt32_t
)0x00200000)

	)

393 
	#ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
è(((EDGEè=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
è|| \

	)

395 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
) || \

396 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
) || \

397 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
))

407 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00000000)

	)

408 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00010000)

	)

409 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00020000)

	)

410 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00030000)

	)

411 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC2
 ((
ušt32_t
)0x00040000)

	)

412 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00050000)

	)

413 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC1
 ((
ušt32_t
)0x00060000)

	)

414 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC2
 ((
ušt32_t
)0x00070000)

	)

415 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00080000)

	)

416 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00090000)

	)

417 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x000A0000)

	)

418 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x000B0000)

	)

419 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x000C0000)

	)

420 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC3
 ((
ušt32_t
)0x000D0000)

	)

421 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x000E0000)

	)

422 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
 ((
ušt32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
è|| \

	)

424 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
) || \

425 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

426 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

427 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T3_CC2
) || \

428 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

429 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC1
) || \

430 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC2
) || \

431 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

432 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

433 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
) || \

434 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

435 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

436 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC3
) || \

437 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

438 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
))

447 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

448 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

449 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

450 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_InjeùedChªÃl_1
è|| \

	)

452 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_2
) || \

453 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_3
) || \

454 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_4
))

463 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

464 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

465 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

466 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

467 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

468 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

469 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ğ
ADC_AÇlogW©chdog_SšgËRegEÇbË
è|| \

	)

471 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

472 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

473 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

474 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

475 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

476 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_NÚe
))

485 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ušt16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
è(((ITè=ğ
ADC_IT_EOC
è|| ((ITè=ğ
ADC_IT_AWD
è|| \

	)

490 ((
IT
è=ğ
ADC_IT_JEOC
)|| ((ITè=ğ
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ušt8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xC0è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
ADC_FLAG_AWD
è|| \

	)

508 ((
FLAG
è=ğ
ADC_FLAG_EOC
) || \

509 ((
FLAG
è=ğ
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=ğ
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
è=ğ
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=ğ
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ğ0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ğ0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ğ0x1è&& ((NUMBERè<ğ0x8))

	)

589 
ADC_DeIn™
();

592 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

593 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

594 
ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

595 
ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

596 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

599 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

600 
ADC_AÇlogW©chdogTh»shŞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shŞd
,ušt16_ˆ
LowTh»shŞd
);

601 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

604 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

605 
ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
);

608 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

609 
ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
);

610 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

611 
ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

612 
ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

613 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

614 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

615 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

616 
ušt32_t
 
ADC_G‘MuÉiModeCÚv”siÚV®ue
();

619 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

620 
ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

621 
ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

624 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

625 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

626 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

627 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

628 
ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
);

629 
ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
);

630 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

631 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

632 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

633 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

636 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

637 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

638 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

640 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

642 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_can.h

30 #iâdeà
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

49 #ià
defšed
(
STM32F413_423xx
)

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
CAN1
è|| \

	)

51 ((
PERIPH
è=ğ
CAN2
) || \

52 ((
PERIPH
è=ğ
CAN3
))

54 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
CAN1
è|| \

	)

55 ((
PERIPH
è=ğ
CAN2
))

63 
ušt16_t
 
CAN_P»sÿËr
;

66 
ušt8_t
 
CAN_Mode
;

69 
ušt8_t
 
CAN_SJW
;

74 
ušt8_t
 
CAN_BS1
;

78 
ušt8_t
 
CAN_BS2
;

81 
FunùiÚ®S‹
 
CAN_TTCM
;

84 
FunùiÚ®S‹
 
CAN_ABOM
;

87 
FunùiÚ®S‹
 
CAN_AWUM
;

90 
FunùiÚ®S‹
 
CAN_NART
;

93 
FunùiÚ®S‹
 
CAN_RFLM
;

96 
FunùiÚ®S‹
 
CAN_TXFP
;

98 } 
	tCAN_In™Ty³Def
;

105 
ušt16_t
 
CAN_F‹rIdHigh
;

109 
ušt16_t
 
CAN_F‹rIdLow
;

113 
ušt16_t
 
CAN_F‹rMaskIdHigh
;

118 
ušt16_t
 
CAN_F‹rMaskIdLow
;

123 
ušt16_t
 
CAN_F‹rFIFOAssignm’t
;

126 
ušt8_t
 
CAN_F‹rNumb”
;

128 
ušt8_t
 
CAN_F‹rMode
;

131 
ušt8_t
 
CAN_F‹rSÿË
;

134 
FunùiÚ®S‹
 
CAN_F‹rAùiv©iÚ
;

136 } 
	tCAN_F‹rIn™Ty³Def
;

143 
ušt32_t
 
StdId
;

146 
ušt32_t
 
ExtId
;

149 
ušt8_t
 
IDE
;

153 
ušt8_t
 
RTR
;

157 
ušt8_t
 
DLC
;

161 
ušt8_t
 
D©a
[8];

163 } 
	tCªTxMsg
;

170 
ušt32_t
 
StdId
;

173 
ušt32_t
 
ExtId
;

176 
ušt8_t
 
IDE
;

180 
ušt8_t
 
RTR
;

184 
ušt8_t
 
DLC
;

187 
ušt8_t
 
D©a
[8];

190 
ušt8_t
 
FMI
;

193 } 
	tCªRxMsg
;

205 
	#CAN_In™Stus_Faed
 ((
ušt8_t
)0x00è

	)

206 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

210 
	#CANINITFAILED
 
CAN_In™Stus_Faed


	)

211 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

220 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

221 
	#CAN_Mode_LoİBack
 ((
ušt8_t
)0x01è

	)

222 
	#CAN_Mode_S’t
 ((
ušt8_t
)0x02è

	)

223 
	#CAN_Mode_S’t_LoİBack
 ((
ušt8_t
)0x03è

	)

225 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ğ
CAN_Mode_NÜm®
è|| \

	)

226 ((
MODE
è=ğ
CAN_Mode_LoİBack
)|| \

227 ((
MODE
è=ğ
CAN_Mode_S’t
) || \

228 ((
MODE
è=ğ
CAN_Mode_S’t_LoİBack
))

238 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

239 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

240 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

243 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ğ
CAN_O³¿tšgMode_In™Ÿliz©iÚ
è||\

	)

244 ((
MODE
è=ğ
CAN_O³¿tšgMode_NÜm®
)|| \

245 ((
MODE
è=ğ
CAN_O³¿tšgMode_SË•
))

255 
	#CAN_ModeStus_Faed
 ((
ušt8_t
)0x00è

	)

256 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Faed
è

	)

264 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

265 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

266 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

267 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

269 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ğ
CAN_SJW_1tq
è|| ((SJWè=ğ
CAN_SJW_2tq
)|| \

	)

270 ((
SJW
è=ğ
CAN_SJW_3tq
è|| ((SJWè=ğ
CAN_SJW_4tq
))

278 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

279 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

280 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

281 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

282 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

283 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

284 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

285 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

286 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

287 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

288 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

289 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

290 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

291 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

292 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

293 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

295 
	#IS_CAN_BS1
(
BS1
è((BS1è<ğ
CAN_BS1_16tq
)

	)

303 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

304 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

305 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

306 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

307 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

308 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

309 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

310 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

312 
	#IS_CAN_BS2
(
BS2
è((BS2è<ğ
CAN_BS2_8tq
)

	)

320 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ğ1è&& ((PRESCALERè<ğ1024))

	)

328 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ğ27)

	)

336 
	#CAN_F‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

337 
	#CAN_F‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

339 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ğ
CAN_F‹rMode_IdMask
è|| \

	)

340 ((
MODE
è=ğ
CAN_F‹rMode_IdLi¡
))

348 
	#CAN_F‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

349 
	#CAN_F‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

351 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ğ
CAN_F‹rSÿË_16b™
è|| \

	)

352 ((
SCALE
è=ğ
CAN_F‹rSÿË_32b™
))

360 
	#CAN_F‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

361 
	#CAN_F‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

362 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_F‹rFIFO0
è|| \

	)

363 ((
FIFO
è=ğ
CAN_F‹rFIFO1
))

366 
	#CAN_F‹rFIFO0
 
CAN_F‹r_FIFO0


	)

367 
	#CAN_F‹rFIFO1
 
CAN_F‹r_FIFO1


	)

375 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ğ1è&& ((BANKNUMBERè<ğ27))

	)

383 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ğ((
ušt8_t
)0x02))

	)

384 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ğ((
ušt32_t
)0x7FF))

	)

385 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ğ((
ušt32_t
)0x1FFFFFFF))

	)

386 
	#IS_CAN_DLC
(
DLC
è((DLCè<ğ((
ušt8_t
)0x08))

	)

394 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

395 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

396 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ğ
CAN_Id_Snd¬d
è|| \

	)

397 ((
IDTYPE
è=ğ
CAN_Id_Ex‹nded
))

400 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

401 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

409 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

410 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

411 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ğ
CAN_RTR_D©a
è|| ((RTRè=ğ
CAN_RTR_RemÙe
))

	)

414 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

415 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

423 
	#CAN_TxStus_Faed
 ((
ušt8_t
)0x00)

	)

424 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

425 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

426 
	#CAN_TxStus_NoMaBox
 ((
ušt8_t
)0x04è

	)

429 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

430 
	#CANTXOK
 
CAN_TxStus_Ok


	)

431 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

432 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

440 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

441 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

443 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_FIFO0
è|| ((FIFOè=ğ
CAN_FIFO1
))

	)

451 
	#CAN_SË•_Faed
 ((
ušt8_t
)0x00è

	)

452 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

455 
	#CANSLEEPFAILED
 
CAN_SË•_Faed


	)

456 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

464 
	#CAN_WakeUp_Faed
 ((
ušt8_t
)0x00è

	)

465 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

468 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

469 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

478 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

479 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

480 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

481 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

482 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

483 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

484 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

485 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

499 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

500 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

501 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

504 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

505 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

506 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

507 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

508 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

509 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

512 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

513 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

518 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

519 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

520 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

521 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

523 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_BOF
è|| \

	)

524 ((
FLAG
è=ğ
CAN_FLAG_EPV
è|| ((FLAGè=ğ
CAN_FLAG_EWG
) || \

525 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) || \

526 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FMP0
) || \

527 ((
FLAG
è=ğ
CAN_FLAG_FOV1
è|| ((FLAGè=ğ
CAN_FLAG_FF1
) || \

528 ((
FLAG
è=ğ
CAN_FLAG_FMP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
) || \

529 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
)|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

530 ((
FLAG
è=ğ
CAN_FLAG_SLAK
 ))

532 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
è|| \

	)

533 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

534 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) ||\

535 ((
FLAG
è=ğ
CAN_FLAG_FF1
è|| ((FLAGè=ğ
CAN_FLAG_FOV1
) || \

536 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_SLAK
))

545 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

548 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

549 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

550 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

551 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

552 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

553 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

556 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

557 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

560 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

561 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

562 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

563 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

564 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

567 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

568 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

569 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

572 
	#IS_CAN_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FMP0
è||\

	)

573 ((
IT
è=ğ
CAN_IT_FF0
è|| ((ITè=ğ
CAN_IT_FOV0
) ||\

574 ((
IT
è=ğ
CAN_IT_FMP1
è|| ((ITè=ğ
CAN_IT_FF1
) ||\

575 ((
IT
è=ğ
CAN_IT_FOV1
è|| ((ITè=ğ
CAN_IT_EWG
) ||\

576 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

577 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

578 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

580 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FF0
è||\

	)

581 ((
IT
è=ğ
CAN_IT_FOV0
)|| ((ITè=ğ
CAN_IT_FF1
) ||\

582 ((
IT
è=ğ
CAN_IT_FOV1
)|| ((ITè=ğ
CAN_IT_EWG
) ||\

583 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

584 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

585 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

598 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

601 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

602 #ià
defšed
(
STM32F413_423xx
)

603 
CAN_F‹rIn™
(
CAN_Ty³Def
* 
CANx
, 
CAN_F‹rIn™Ty³Def
* 
CAN_F‹rIn™SŒuù
);

605 
CAN_F‹rIn™
(
CAN_F‹rIn™Ty³Def
* 
CAN_F‹rIn™SŒuù
);

607 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

608 #ià
defšed
(
STM32F413_423xx
)

609 
CAN_SÏveS¹Bªk
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_BªkNumb”
);

611 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

613 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

614 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

617 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

618 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mabox
);

619 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mabox
);

622 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

623 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

624 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

627 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

628 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

629 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

632 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

633 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

634 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

637 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

638 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

639 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

640 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

641 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

643 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_cec.h

30 #iâdeà
__STM32F4XX_CEC_H


31 
	#__STM32F4XX_CEC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F446xx
)

55 
ušt32_t
 
CEC_SigÇlF»eTime
;

57 
ušt32_t
 
CEC_RxTŞ”ªû
;

59 
ušt32_t
 
CEC_StİReû±iÚ
;

61 
ušt32_t
 
CEC_B™RisšgE¼Ü
;

63 
ušt32_t
 
CEC_LÚgB™P”iodE¼Ü
;

65 
ušt32_t
 
CEC_BRDNoG’
;

67 
ušt32_t
 
CEC_SFTO±iÚ
;

70 }
	tCEC_In™Ty³Def
;

81 
	#CEC_SigÇlF»eTime_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

82 
	#CEC_SigÇlF»eTime_1T
 ((
ušt32_t
)0x00000001è

	)

83 
	#CEC_SigÇlF»eTime_2T
 ((
ušt32_t
)0x00000002è

	)

84 
	#CEC_SigÇlF»eTime_3T
 ((
ušt32_t
)0x00000003è

	)

85 
	#CEC_SigÇlF»eTime_4T
 ((
ušt32_t
)0x00000004è

	)

86 
	#CEC_SigÇlF»eTime_5T
 ((
ušt32_t
)0x00000005è

	)

87 
	#CEC_SigÇlF»eTime_6T
 ((
ušt32_t
)0x00000006è

	)

88 
	#CEC_SigÇlF»eTime_7T
 ((
ušt32_t
)0x00000007è

	)

90 
	#IS_CEC_SIGNAL_FREE_TIME
(
TIME
è(((TIMEè=ğ
CEC_SigÇlF»eTime_Snd¬d
è|| \

	)

91 ((
TIME
è=ğ
CEC_SigÇlF»eTime_1T
)|| \

92 ((
TIME
è=ğ
CEC_SigÇlF»eTime_2T
)|| \

93 ((
TIME
è=ğ
CEC_SigÇlF»eTime_3T
)|| \

94 ((
TIME
è=ğ
CEC_SigÇlF»eTime_4T
)|| \

95 ((
TIME
è=ğ
CEC_SigÇlF»eTime_5T
)|| \

96 ((
TIME
è=ğ
CEC_SigÇlF»eTime_6T
)|| \

97 ((
TIME
è=ğ
CEC_SigÇlF»eTime_7T
))

105 
	#CEC_RxTŞ”ªû_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

106 
	#CEC_RxTŞ”ªû_Ex‹nded
 
CEC_CFGR_RXTOL


	)

108 
	#IS_CEC_RX_TOLERANCE
(
TOLERANCE
è(((TOLERANCEè=ğ
CEC_RxTŞ”ªû_Snd¬d
è|| \

	)

109 ((
TOLERANCE
è=ğ
CEC_RxTŞ”ªû_Ex‹nded
))

117 
	#CEC_StİReû±iÚ_Off
 ((
ušt32_t
)0x00000000è

	)

118 
	#CEC_StİReû±iÚ_On
 
CEC_CFGR_BRESTP


	)

120 
	#IS_CEC_STOP_RECEPTION
(
RECEPTION
è(((RECEPTIONè=ğ
CEC_StİReû±iÚ_On
è|| \

	)

121 ((
RECEPTION
è=ğ
CEC_StİReû±iÚ_Off
))

129 
	#CEC_B™RisšgE¼Ü_Off
 ((
ušt32_t
)0x00000000è

	)

130 
	#CEC_B™RisšgE¼Ü_On
 
CEC_CFGR_BREGEN


	)

132 
	#IS_CEC_BIT_RISING_ERROR
(
ERROR
è(((ERRORè=ğ
CEC_B™RisšgE¼Ü_Off
è|| \

	)

133 ((
ERROR
è=ğ
CEC_B™RisšgE¼Ü_On
))

141 
	#CEC_LÚgB™P”iodE¼Ü_Off
 ((
ušt32_t
)0x00000000è

	)

142 
	#CEC_LÚgB™P”iodE¼Ü_On
 
CEC_CFGR_LREGEN


	)

144 
	#IS_CEC_LONG_BIT_PERIOD_ERROR
(
ERROR
è(((ERRORè=ğ
CEC_LÚgB™P”iodE¼Ü_Off
è|| \

	)

145 ((
ERROR
è=ğ
CEC_LÚgB™P”iodE¼Ü_On
))

154 
	#CEC_BRDNoG’_Off
 ((
ušt32_t
)0x00000000è

	)

155 
	#CEC_BRDNoG’_On
 
CEC_CFGR_BRDNOGEN


	)

157 
	#IS_CEC_BDR_NO_GEN_ERROR
(
ERROR
è(((ERRORè=ğ
CEC_BRDNoG’_Off
è|| \

	)

158 ((
ERROR
è=ğ
CEC_BRDNoG’_On
))

166 
	#CEC_SFTO±iÚ_Off
 ((
ušt32_t
)0x00000000è

	)

167 
	#CEC_SFTO±iÚ_On
 
CEC_CFGR_SFTOPT


	)

169 
	#IS_CEC_SFT_OPTION
(
OPTION
è(((OPTIONè=ğ
CEC_SFTO±iÚ_Off
è|| \

	)

170 ((
OPTION
è=ğ
CEC_SFTO±iÚ_On
))

178 
	#IS_CEC_ADDRESS
(
ADDRESS
è((ADDRESSè< 0x10)

	)

187 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

188 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

189 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

190 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

191 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

192 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

193 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

194 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

195 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

196 
	#CEC_IT_BRE
 
CEC_IER_BREIEIE


	)

197 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

198 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

199 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

201 
	#IS_CEC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFE000è=ğ0x00è&& ((ITè!ğ0x00))

	)

203 
	#IS_CEC_GET_IT
(
IT
è(((ITè=ğ
CEC_IT_TXACKE
è|| \

	)

204 ((
IT
è=ğ
CEC_IT_TXERR
)|| \

205 ((
IT
è=ğ
CEC_IT_TXUDR
)|| \

206 ((
IT
è=ğ
CEC_IT_TXEND
)|| \

207 ((
IT
è=ğ
CEC_IT_TXBR
)|| \

208 ((
IT
è=ğ
CEC_IT_ARBLST
)|| \

209 ((
IT
è=ğ
CEC_IT_RXACKE
)|| \

210 ((
IT
è=ğ
CEC_IT_LBPE
)|| \

211 ((
IT
è=ğ
CEC_IT_SBPE
)|| \

212 ((
IT
è=ğ
CEC_IT_BRE
)|| \

213 ((
IT
è=ğ
CEC_IT_RXOVR
)|| \

214 ((
IT
è=ğ
CEC_IT_RXEND
)|| \

215 ((
IT
è=ğ
CEC_IT_RXBR
))

223 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

224 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

225 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

226 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

227 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

228 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

229 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

230 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

231 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

232 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

233 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

234 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

235 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

237 
	#IS_CEC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFE000è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

239 
	#IS_CEC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CEC_FLAG_TXACKE
è|| \

	)

240 ((
FLAG
è=ğ
CEC_FLAG_TXERR
)|| \

241 ((
FLAG
è=ğ
CEC_FLAG_TXUDR
)|| \

242 ((
FLAG
è=ğ
CEC_FLAG_TXEND
)|| \

243 ((
FLAG
è=ğ
CEC_FLAG_TXBR
)|| \

244 ((
FLAG
è=ğ
CEC_FLAG_ARBLST
)|| \

245 ((
FLAG
è=ğ
CEC_FLAG_RXACKE
)|| \

246 ((
FLAG
è=ğ
CEC_FLAG_LBPE
)|| \

247 ((
FLAG
è=ğ
CEC_FLAG_SBPE
)|| \

248 ((
FLAG
è=ğ
CEC_FLAG_BRE
)|| \

249 ((
FLAG
è=ğ
CEC_FLAG_RXOVR
)|| \

250 ((
FLAG
è=ğ
CEC_FLAG_RXEND
)|| \

251 ((
FLAG
è=ğ
CEC_FLAG_RXBR
))

264 
CEC_DeIn™
();

267 
CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

268 
CEC_SŒuùIn™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

269 
CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

270 
CEC_Li¡’ModeCmd
(
FunùiÚ®S‹
 
NewS‹
);

271 
CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
);

272 
CEC_OwnAdd»ssCË¬
();

275 
CEC_S’dD©a
(
ušt8_t
 
D©a
);

276 
ušt8_t
 
CEC_ReûiveD©a
();

277 
CEC_S¹OfMes§ge
();

278 
CEC_EndOfMes§ge
();

281 
CEC_ITCÚfig
(
ušt16_t
 
CEC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

282 
FÏgStus
 
CEC_G‘FÏgStus
(
ušt16_t
 
CEC_FLAG
);

283 
CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
);

284 
ITStus
 
CEC_G‘ITStus
(
ušt16_t
 
CEC_IT
);

285 
CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
);

295 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_crc.h

30 #iâdeà
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

62 
CRC_Re£tDR
();

63 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

64 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

65 
ušt32_t
 
CRC_G‘CRC
();

66 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

67 
ušt8_t
 
CRC_G‘IDRegi¡”
();

69 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_cryp.h

30 #iâdeà
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
CRYP_AlgoDœ
;

57 
ušt32_t
 
CRYP_AlgoMode
;

60 
ušt32_t
 
CRYP_D©aTy³
;

62 
ušt32_t
 
CRYP_KeySize
;

65 }
	tCRYP_In™Ty³Def
;

72 
ušt32_t
 
CRYP_Key0Leá
;

73 
ušt32_t
 
CRYP_Key0Right
;

74 
ušt32_t
 
CRYP_Key1Leá
;

75 
ušt32_t
 
CRYP_Key1Right
;

76 
ušt32_t
 
CRYP_Key2Leá
;

77 
ušt32_t
 
CRYP_Key2Right
;

78 
ušt32_t
 
CRYP_Key3Leá
;

79 
ušt32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyIn™Ty³Def
;

86 
ušt32_t
 
CRYP_IV0Leá
;

87 
ušt32_t
 
CRYP_IV0Right
;

88 
ušt32_t
 
CRYP_IV1Leá
;

89 
ušt32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVIn™Ty³Def
;

98 
ušt32_t
 
CR_Cu¼’tCÚfig
;

100 
ušt32_t
 
CRYP_IV0LR
;

101 
ušt32_t
 
CRYP_IV0RR
;

102 
ušt32_t
 
CRYP_IV1LR
;

103 
ušt32_t
 
CRYP_IV1RR
;

105 
ušt32_t
 
CRYP_K0LR
;

106 
ušt32_t
 
CRYP_K0RR
;

107 
ušt32_t
 
CRYP_K1LR
;

108 
ušt32_t
 
CRYP_K1RR
;

109 
ušt32_t
 
CRYP_K2LR
;

110 
ušt32_t
 
CRYP_K2RR
;

111 
ušt32_t
 
CRYP_K3LR
;

112 
ušt32_t
 
CRYP_K3RR
;

113 
ušt32_t
 
CRYP_CSGCMCCMR
[8];

114 
ušt32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_CÚ‹xt
;

127 
	#CRYP_AlgoDœ_Enüy±
 ((
ušt16_t
)0x0000)

	)

128 
	#CRYP_AlgoDœ_Deüy±
 ((
ušt16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
è(((ALGODIRè=ğ
CRYP_AlgoDœ_Enüy±
è|| \

	)

130 ((
ALGODIR
è=ğ
CRYP_AlgoDœ_Deüy±
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ušt32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ušt32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ušt32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ušt32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ušt32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ušt32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ušt32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ušt32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ušt32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ušt32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ğ
CRYP_AlgoMode_TDES_ECB
è|| \

	)

157 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha£_In™
 ((
ušt32_t
)0x00000000)

	)

176 
	#CRYP_Pha£_H—d”
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha£_Paylßd
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha£_Fš®
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
è(((PHASEè=ğ
CRYP_Pha£_In™
è|| \

	)

181 ((
PHASE
è=ğ
CRYP_Pha£_H—d”
) || \

182 ((
PHASE
è=ğ
CRYP_Pha£_Paylßd
) || \

183 ((
PHASE
è=ğ
CRYP_Pha£_Fš®
))

192 
	#CRYP_D©aTy³_32b
 ((
ušt16_t
)0x0000)

	)

193 
	#CRYP_D©aTy³_16b
 ((
ušt16_t
)0x0040)

	)

194 
	#CRYP_D©aTy³_8b
 ((
ušt16_t
)0x0080)

	)

195 
	#CRYP_D©aTy³_1b
 ((
ušt16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
è(((DATATYPEè=ğ
CRYP_D©aTy³_32b
è|| \

	)

197 ((
DATATYPE
è=ğ
CRYP_D©aTy³_16b
)|| \

198 ((
DATATYPE
è=ğ
CRYP_D©aTy³_8b
)|| \

199 ((
DATATYPE
è=ğ
CRYP_D©aTy³_1b
))

207 
	#CRYP_KeySize_128b
 ((
ušt16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ušt16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ušt16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
è(((KEYSIZEè=ğ
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
è=ğ
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
è=ğ
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
ušt8_t
)0x10è

	)

224 
	#CRYP_FLAG_IFEM
 ((
ušt8_t
)0x01è

	)

225 
	#CRYP_FLAG_IFNF
 ((
ušt8_t
)0x02è

	)

226 
	#CRYP_FLAG_INRIS
 ((
ušt8_t
)0x22è

	)

227 
	#CRYP_FLAG_OFNE
 ((
ušt8_t
)0x04è

	)

229 
	#CRYP_FLAG_OFFU
 ((
ušt8_t
)0x08è

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ušt8_t
)0x21è

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CRYP_FLAG_IFEM
è|| \

	)

234 ((
FLAG
è=ğ
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
è=ğ
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
è=ğ
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
è=ğ
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
è=ğ
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
è=ğ
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
ušt8_t
)0x01è

	)

248 
	#CRYP_IT_OUTI
 ((
ušt8_t
)0x02è

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
è((((ITè& (
ušt8_t
)0xFCè=ğ0x00è&& ((ITè!ğ0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
è(((ITè=ğ
CRYP_IT_INI
è|| ((ITè=ğ
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ušt8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ušt8_t
)0x00)

	)

269 
	#CRYP_DMAReq_D©aIN
 ((
ušt8_t
)0x01)

	)

270 
	#CRYP_DMAReq_D©aOUT
 ((
ušt8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt8_t
)0xFCè=ğ0x00è&& ((DMAREQè!ğ0x00))

	)

284 
CRYP_DeIn™
();

287 
CRYP_In™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

288 
CRYP_SŒuùIn™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

289 
CRYP_KeyIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

290 
CRYP_KeySŒuùIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

291 
CRYP_IVIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

292 
CRYP_IVSŒuùIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

293 
CRYP_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

294 
CRYP_Pha£CÚfig
(
ušt32_t
 
CRYP_Pha£
);

295 
CRYP_FIFOFlush
();

297 
CRYP_D©aIn
(
ušt32_t
 
D©a
);

298 
ušt32_t
 
CRYP_D©aOut
();

301 
E¼ÜStus
 
CRYP_SaveCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtSave
,

302 
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

303 
CRYP_Re¡ÜeCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtRe¡Üe
);

306 
CRYP_DMACmd
(
ušt8_t
 
CRYP_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

309 
CRYP_ITCÚfig
(
ušt8_t
 
CRYP_IT
, 
FunùiÚ®S‹
 
NewS‹
);

310 
ITStus
 
CRYP_G‘ITStus
(
ušt8_t
 
CRYP_IT
);

311 
FunùiÚ®S‹
 
CRYP_G‘CmdStus
();

312 
FÏgStus
 
CRYP_G‘FÏgStus
(
ušt8_t
 
CRYP_FLAG
);

315 
E¼ÜStus
 
CRYP_AES_ECB
(
ušt8_t
 
Mode
,

316 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

317 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

318 
ušt8_t
 *
Ouut
);

320 
E¼ÜStus
 
CRYP_AES_CBC
(
ušt8_t
 
Mode
,

321 
ušt8_t
 
In™VeùÜs
[16],

322 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

323 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

324 
ušt8_t
 *
Ouut
);

326 
E¼ÜStus
 
CRYP_AES_CTR
(
ušt8_t
 
Mode
,

327 
ušt8_t
 
In™VeùÜs
[16],

328 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

329 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

330 
ušt8_t
 *
Ouut
);

332 
E¼ÜStus
 
CRYP_AES_GCM
(
ušt8_t
 
Mode
, ušt8_ˆ
In™VeùÜs
[16],

333 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

334 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IL’gth
,

335 
ušt8_t
 *
H—d”
, 
ušt32_t
 
HL’gth
,

336 
ušt8_t
 *
Ouut
, ušt8_ˆ*
AuthTAG
);

338 
E¼ÜStus
 
CRYP_AES_CCM
(
ušt8_t
 
Mode
,

339 
ušt8_t
* 
NÚû
, 
ušt32_t
 
NÚûSize
,

340 
ušt8_t
* 
Key
, 
ušt16_t
 
Keysize
,

341 
ušt8_t
* 
IÅut
, 
ušt32_t
 
IL’gth
,

342 
ušt8_t
* 
H—d”
, 
ušt32_t
 
HL’gth
, ušt8_ˆ*
HBufãr
,

343 
ušt8_t
* 
Ouut
,

344 
ušt8_t
* 
AuthTAG
, 
ušt32_t
 
TAGSize
);

347 
E¼ÜStus
 
CRYP_TDES_ECB
(
ušt8_t
 
Mode
,

348 
ušt8_t
 
Key
[24],

349 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

350 
ušt8_t
 *
Ouut
);

352 
E¼ÜStus
 
CRYP_TDES_CBC
(
ušt8_t
 
Mode
,

353 
ušt8_t
 
Key
[24],

354 
ušt8_t
 
In™VeùÜs
[8],

355 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

356 
ušt8_t
 *
Ouut
);

359 
E¼ÜStus
 
CRYP_DES_ECB
(
ušt8_t
 
Mode
,

360 
ušt8_t
 
Key
[8],

361 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

362 
ušt8_t
 *
Ouut
);

364 
E¼ÜStus
 
CRYP_DES_CBC
(
ušt8_t
 
Mode
,

365 
ušt8_t
 
Key
[8],

366 
ušt8_t
 
In™VeùÜs
[8],

367 
ušt8_t
 *
IÅut
,
ušt32_t
 
IËngth
,

368 
ušt8_t
 *
Ouut
);

370 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dac.h

30 #iâdeà
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
DAC_Trigg”
;

59 
ušt32_t
 
DAC_WaveG’”©iÚ
;

63 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

67 
ušt32_t
 
DAC_OuutBufãr
;

69 }
	tDAC_In™Ty³Def
;

81 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

83 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

84 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

85 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

86 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

87 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

88 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

90 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

91 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
DAC_Trigg”_NÚe
è|| \

	)

94 ((
TRIGGER
è=ğ
DAC_Trigg”_T6_TRGO
) || \

95 ((
TRIGGER
è=ğ
DAC_Trigg”_T8_TRGO
) || \

96 ((
TRIGGER
è=ğ
DAC_Trigg”_T7_TRGO
) || \

97 ((
TRIGGER
è=ğ
DAC_Trigg”_T5_TRGO
) || \

98 ((
TRIGGER
è=ğ
DAC_Trigg”_T2_TRGO
) || \

99 ((
TRIGGER
è=ğ
DAC_Trigg”_T4_TRGO
) || \

100 ((
TRIGGER
è=ğ
DAC_Trigg”_Ext_IT9
) || \

101 ((
TRIGGER
è=ğ
DAC_Trigg”_Soáw¬e
))

111 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

112 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

113 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_WaveG’”©iÚ_NÚe
è|| \

	)

115 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_Noi£
) || \

116 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_TrŸngË
))

125 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

126 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

127 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

128 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

129 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

130 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

131 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

132 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

133 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

134 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

135 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

136 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

137 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

138 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

139 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

140 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

141 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

142 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

143 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

144 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

145 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

146 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

147 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

148 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ğ
DAC_LFSRUnmask_B™0
è|| \

	)

151 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s1_0
) || \

152 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s2_0
) || \

153 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s3_0
) || \

154 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s4_0
) || \

155 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s5_0
) || \

156 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s6_0
) || \

157 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s7_0
) || \

158 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s8_0
) || \

159 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s9_0
) || \

160 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s10_0
) || \

161 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s11_0
) || \

162 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1
) || \

163 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_3
) || \

164 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_7
) || \

165 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_15
) || \

166 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_31
) || \

167 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_63
) || \

168 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_127
) || \

169 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_255
) || \

170 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_511
) || \

171 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1023
) || \

172 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_2047
) || \

173 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_4095
))

182 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

183 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ğ
DAC_OuutBufãr_EÇbË
è|| \

	)

185 ((
STATE
è=ğ
DAC_OuutBufãr_Di§bË
))

194 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

195 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DAC_ChªÃl_1
è|| \

	)

197 ((
CHANNEL
è=ğ
DAC_ChªÃl_2
))

206 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ğ
DAC_Align_12b_R
è|| \

	)

210 ((
ALIGN
è=ğ
DAC_Align_12b_L
) || \

211 ((
ALIGN
è=ğ
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

221 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_Wave_Noi£
è|| \

	)

223 ((
WAVE
è=ğ
DAC_Wave_TrŸngË
))

232 
	#IS_DAC_DATA
(
DATA
è((DATAè<ğ0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
è(((ITè=ğ
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ğ
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn™
();

269 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

270 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

271 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

272 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

273 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

274 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

275 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

276 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

277 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

278 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

281 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

284 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

285 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

286 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

287 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

288 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

290 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dbgmcu.c

29 
	~"¡m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

58 
ušt32_t
 
	$DBGMCU_G‘REVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

87 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

88 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

89 ià(
NewS‹
 !ğ
DISABLE
)

91 
DBGMCU
->
CR
 |ğ
DBGMCU_P”h
;

95 
DBGMCU
->
CR
 &ğ~
DBGMCU_P”h
;

97 
	}
}

123 
	$DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

126 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_P”h
));

127 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

129 ià(
NewS‹
 !ğ
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |ğ
DBGMCU_P”h
;

135 
DBGMCU
->
APB1FZ
 &ğ~
DBGMCU_P”h
;

137 
	}
}

152 
	$DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

155 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_P”h
));

156 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

158 ià(
NewS‹
 !ğ
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |ğ
DBGMCU_P”h
;

164 
DBGMCU
->
APB2FZ
 &ğ~
DBGMCU_P”h
;

166 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dbgmcu.h

29 #iâdeà
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifdeà
__ılu¥lus


37 
	~"¡m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFF8è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
è((((PERIPHè& 0xF91FE200è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8FFFCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

89 
ušt32_t
 
DBGMCU_G‘REVID
();

90 
ušt32_t
 
DBGMCU_G‘DEVID
();

91 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

92 
DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

93 
DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

95 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dcmi.h

29 #iâdeà
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifdeà
__ılu¥lus


37 
	~"¡m32f4xx.h
"

53 
ušt16_t
 
DCMI_C­tu»Mode
;

56 
ušt16_t
 
DCMI_SynchroMode
;

59 
ušt16_t
 
DCMI_PCKPŞ¬™y
;

62 
ušt16_t
 
DCMI_VSPŞ¬™y
;

65 
ušt16_t
 
DCMI_HSPŞ¬™y
;

68 
ušt16_t
 
DCMI_C­tu»R©e
;

71 
ušt16_t
 
DCMI_Ex‹ndedD©aMode
;

73 } 
	tDCMI_In™Ty³Def
;

80 
ušt16_t
 
DCMI_V”tiÿlS¹Lše
;

83 
ušt16_t
 
DCMI_HÜizÚlOff£tCouÁ
;

86 
ušt16_t
 
DCMI_V”tiÿlLšeCouÁ
;

89 
ušt16_t
 
DCMI_C­tu»CouÁ
;

92 } 
	tDCMI_CROPIn™Ty³Def
;

99 
ušt8_t
 
DCMI_F¿meS¹Code
;

100 
ušt8_t
 
DCMI_LšeS¹Code
;

101 
ušt8_t
 
DCMI_LšeEndCode
;

102 
ušt8_t
 
DCMI_F¿meEndCode
;

103 } 
	tDCMI_CodesIn™Ty³Def
;

114 
	#DCMI_C­tu»Mode_CÚtšuous
 ((
ušt16_t
)0x0000è

	)

116 
	#DCMI_C­tu»Mode_SÇpShÙ
 ((
ušt16_t
)0x0002è

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEè=ğ
DCMI_C­tu»Mode_CÚtšuous
è|| \

	)

119 ((
MODE
è=ğ
DCMI_C­tu»Mode_SÇpShÙ
))

128 
	#DCMI_SynchroMode_H¬dw¬e
 ((
ušt16_t
)0x0000è

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ušt16_t
)0x0010è

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEè=ğ
DCMI_SynchroMode_H¬dw¬e
è|| \

	)

133 ((
MODE
è=ğ
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPŞ¬™y_F®lšg
 ((
ušt16_t
)0x0000è

	)

143 
	#DCMI_PCKPŞ¬™y_Risšg
 ((
ušt16_t
)0x0020è

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_PCKPŞ¬™y_F®lšg
è|| \

	)

145 ((
POLARITY
è=ğ
DCMI_PCKPŞ¬™y_Risšg
))

154 
	#DCMI_VSPŞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

155 
	#DCMI_VSPŞ¬™y_High
 ((
ušt16_t
)0x0080è

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_VSPŞ¬™y_Low
è|| \

	)

157 ((
POLARITY
è=ğ
DCMI_VSPŞ¬™y_High
))

166 
	#DCMI_HSPŞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

167 
	#DCMI_HSPŞ¬™y_High
 ((
ušt16_t
)0x0040è

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_HSPŞ¬™y_Low
è|| \

	)

169 ((
POLARITY
è=ğ
DCMI_HSPŞ¬™y_High
))

178 
	#DCMI_C­tu»R©e_AÎ_F¿me
 ((
ušt16_t
)0x0000è

	)

179 
	#DCMI_C­tu»R©e_1of2_F¿me
 ((
ušt16_t
)0x0100è

	)

180 
	#DCMI_C­tu»R©e_1of4_F¿me
 ((
ušt16_t
)0x0200è

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
è(((RATEè=ğ
DCMI_C­tu»R©e_AÎ_F¿me
è|| \

	)

182 ((
RATE
è=ğ
DCMI_C­tu»R©e_1of2_F¿me
) ||\

183 ((
RATE
è=ğ
DCMI_C­tu»R©e_1of4_F¿me
))

192 
	#DCMI_Ex‹ndedD©aMode_8b
 ((
ušt16_t
)0x0000è

	)

193 
	#DCMI_Ex‹ndedD©aMode_10b
 ((
ušt16_t
)0x0400è

	)

194 
	#DCMI_Ex‹ndedD©aMode_12b
 ((
ušt16_t
)0x0800è

	)

195 
	#DCMI_Ex‹ndedD©aMode_14b
 ((
ušt16_t
)0x0C00è

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAè=ğ
DCMI_Ex‹ndedD©aMode_8b
è|| \

	)

197 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_10b
) ||\

198 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_12b
) ||\

199 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
ušt16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ušt16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ušt16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ušt16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ušt16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFE0è=ğ0x0000è&& ((ITè!ğ0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
è(((ITè=ğ
DCMI_IT_FRAME
è|| \

	)

215 ((
IT
è=ğ
DCMI_IT_OVF
) || \

216 ((
IT
è=ğ
DCMI_IT_ERR
) || \

217 ((
IT
è=ğ
DCMI_IT_VSYNC
) || \

218 ((
IT
è=ğ
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
ušt16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ušt16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ušt16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ušt16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ušt16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ušt16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ušt16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ušt16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ušt16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ušt16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ušt16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ušt16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ušt16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DCMI_FLAG_HSYNC
è|| \

	)

250 ((
FLAG
è=ğ
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
è=ğ
DCMI_FLAG_FNE
) || \

252 ((
FLAG
è=ğ
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
è=ğ
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
è=ğ
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
è=ğ
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
è=ğ
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
è=ğ
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
è=ğ
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
è=ğ
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
è=ğ
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
è=ğ
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFE0è=ğ0x0000è&& ((FLAGè!ğ0x0000))

	)

276 
DCMI_DeIn™
();

279 
DCMI_In™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

280 
DCMI_SŒuùIn™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

281 
DCMI_CROPCÚfig
(
DCMI_CROPIn™Ty³Def
* 
DCMI_CROPIn™SŒuù
);

282 
DCMI_CROPCmd
(
FunùiÚ®S‹
 
NewS‹
);

283 
DCMI_S‘EmbeddedSynchroCodes
(
DCMI_CodesIn™Ty³Def
* 
DCMI_CodesIn™SŒuù
);

284 
DCMI_JPEGCmd
(
FunùiÚ®S‹
 
NewS‹
);

287 
DCMI_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

288 
DCMI_C­tu»Cmd
(
FunùiÚ®S‹
 
NewS‹
);

289 
ušt32_t
 
DCMI_R—dD©a
();

292 
DCMI_ITCÚfig
(
ušt16_t
 
DCMI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

293 
FÏgStus
 
DCMI_G‘FÏgStus
(
ušt16_t
 
DCMI_FLAG
);

294 
DCMI_CË¬FÏg
(
ušt16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_G‘ITStus
(
ušt16_t
 
DCMI_IT
);

296 
DCMI_CË¬ITP’dšgB™
(
ušt16_t
 
DCMI_IT
);

298 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dfsdm.h

30 #iâdeà
__STM32F4XX_DFSDM_H


31 
	#__STM32F4XX_DFSDM_H


	)

33 #ifdeà
__ılu¥lus


37 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

39 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
DFSDM_IÁ”çû
;

59 
ušt32_t
 
DFSDM_Clock
;

62 
ušt32_t
 
DFSDM_IÅut
;

65 
ušt32_t
 
DFSDM_RedœeùiÚ
;

68 
ušt32_t
 
DFSDM_PackšgMode
;

71 
ušt32_t
 
DFSDM_D©aRightShiá
;

74 
ušt32_t
 
DFSDM_Off£t
;

77 
ušt32_t
 
DFSDM_CLKAb£nûD‘eùÜ
;

80 
ušt32_t
 
DFSDM_ShÜtCœcu™D‘eùÜ
;

82 }
	tDFSDM_T¿nsûiv”In™Ty³Def
;

89 
ušt32_t
 
	mDFSDM_SšcOrd”
;

92 
ušt32_t
 
	mDFSDM_F‹rOv”§m¶šgR©io
;

95 
ušt32_t
 
	mDFSDM_IÁeg¿tÜOv”§m¶šgR©io
;

97 }
	tDFSDM_F‹rIn™Ty³Def
;

103 
	#DFSDM_IÁ”çû_SPI_RisšgEdge
 ((
ušt32_t
)0x00000000è

	)

104 
	#DFSDM_IÁ”çû_SPI_F®lšgEdge
 ((
ušt32_t
)0x00000001è

	)

105 
	#DFSDM_IÁ”çû_Mªche¡”1
 ((
ušt32_t
)0x00000002è

	)

106 
	#DFSDM_IÁ”çû_Mªche¡”2
 ((
ušt32_t
)0x00000003è

	)

108 
	#IS_DFSDM_INTERFACE
(
INTERFACE
è(((INTERFACEè=ğ
DFSDM_IÁ”çû_SPI_RisšgEdge
è|| \

	)

109 ((
	gINTERFACE
è=ğ
DFSDM_IÁ”çû_SPI_F®lšgEdge
) || \

110 ((
INTERFACE
è=ğ
DFSDM_IÁ”çû_Mªche¡”1
) || \

111 ((
INTERFACE
è=ğ
DFSDM_IÁ”çû_Mªche¡”2
))

119 
	#DFSDM_Clock_Ex‹º®
 ((
ušt32_t
)0x00000000è

	)

120 
	#DFSDM_Clock_IÁ”Çl
 ((
ušt32_t
)0x00000004è

	)

121 
	#DFSDM_Clock_IÁ”ÇlDiv2_Mode1
 ((
ušt32_t
)0x00000008è

	)

123 
	#DFSDM_Clock_IÁ”ÇlDiv2_Mode2
 ((
ušt32_t
)0x0000000Cè

	)

126 
	#IS_DFSDM_CLOCK
(
CLOCK
è(((CLOCKè=ğ
DFSDM_Clock_Ex‹º®
è|| \

	)

127 ((
CLOCK
è=ğ
DFSDM_Clock_IÁ”Çl
) || \

128 ((
CLOCK
è=ğ
DFSDM_Clock_IÁ”ÇlDiv2_Mode1
) || \

129 ((
CLOCK
è=ğ
DFSDM_Clock_IÁ”ÇlDiv2_Mode2
))

137 
	#DFSDM_IÅut_Ex‹º®
 ((
ušt32_t
)0x00000000è

	)

138 
	#DFSDM_IÅut_ADC
 ((
ušt32_t
)0x00001000è

	)

139 
	#DFSDM_IÅut_IÁ”Çl
 ((
ušt32_t
)0x00002000è

	)

142 
	#IS_DFSDM_IÅut_MODE
(
INPUT
è(((INPUTè=ğ
DFSDM_IÅut_Ex‹º®
è|| \

	)

143 ((
INPUT
è=ğ
DFSDM_IÅut_ADC
) || \

144 ((
INPUT
è=ğ
DFSDM_IÅut_IÁ”Çl
))

152 
	#DFSDM_RedœeùiÚ_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

153 
	#DFSDM_RedœeùiÚ_EÇbËd
 
DFSDM_CHCFGR1_CHINSEL


	)

155 
	#IS_DFSDM_RedœeùiÚ_STATE
(
STATE
è(((STATEè=ğ
DFSDM_RedœeùiÚ_Di§bËd
è|| \

	)

156 ((
STATE
è=ğ
DFSDM_RedœeùiÚ_EÇbËd
))

164 
	#DFSDM_PackšgMode_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

165 
	#DFSDM_PackšgMode_IÁ”Ëaved
 ((
ušt32_t
)0x00004000è

	)

168 
	#DFSDM_PackšgMode_Du®
 ((
ušt32_t
)0x00008000è

	)

172 
	#IS_DFSDM_PACK_MODE
(
MODE
è(((MODEè=ğ
DFSDM_PackšgMode_Snd¬d
è|| \

	)

173 ((
MODE
è=ğ
DFSDM_PackšgMode_IÁ”Ëaved
) || \

174 ((
MODE
è=ğ
DFSDM_PackšgMode_Du®
))

182 
	#DFSDM_CLKAb£nûD‘eùÜ_EÇbË
 
DFSDM_CHCFGR1_CKABEN


	)

183 
	#DFSDM_CLKAb£nûD‘eùÜ_Di§bË
 ((
ušt32_t
)0x00000000è

	)

185 
	#IS_DFSDM_CLK_DETECTOR_STATE
(
STATE
è(((STATEè=ğ
DFSDM_CLKAb£nûD‘eùÜ_EÇbË
è|| \

	)

186 ((
STATE
è=ğ
DFSDM_CLKAb£nûD‘eùÜ_Di§bË
))

194 
	#DFSDM_ShÜtCœcu™D‘eùÜ_EÇbË
 
DFSDM_CHCFGR1_SCDEN


	)

195 
	#DFSDM_ShÜtCœcu™D‘eùÜ_Di§bË
 ((
ušt32_t
)0x00000000è

	)

197 
	#IS_DFSDM_SC_DETECTOR_STATE
(
STATE
è(((STATEè=ğ
DFSDM_ShÜtCœcu™D‘eùÜ_EÇbË
è|| \

	)

198 ((
STATE
è=ğ
DFSDM_ShÜtCœcu™D‘eùÜ_Di§bË
))

206 
	#DFSDM_SšcOrd”_Fa¡Sšc
 ((
ušt32_t
)0x00000000è

	)

207 
	#DFSDM_SšcOrd”_Sšc1
 ((
ušt32_t
)0x20000000è

	)

208 
	#DFSDM_SšcOrd”_Sšc2
 ((
ušt32_t
)0x40000000è

	)

209 
	#DFSDM_SšcOrd”_Sšc3
 ((
ušt32_t
)0x60000000è

	)

210 
	#DFSDM_SšcOrd”_Sšc4
 ((
ušt32_t
)0x80000000è

	)

211 
	#DFSDM_SšcOrd”_Sšc5
 ((
ušt32_t
)0xA0000000è

	)

213 
	#IS_DFSDM_SINC_ORDER
(
ORDER
è(((ORDERè=ğ
DFSDM_SšcOrd”_Fa¡Sšc
è|| \

	)

214 ((
ORDER
è=ğ
DFSDM_SšcOrd”_Sšc1
) || \

215 ((
ORDER
è=ğ
DFSDM_SšcOrd”_Sšc2
) || \

216 ((
ORDER
è=ğ
DFSDM_SšcOrd”_Sšc3
) || \

217 ((
ORDER
è=ğ
DFSDM_SšcOrd”_Sšc4
) || \

218 ((
ORDER
è=ğ
DFSDM_SšcOrd”_Sšc5
))

226 
	#DFSDM_SCDB»ak_0
 ((
ušt32_t
)0x00001000è

	)

227 
	#DFSDM_SCDB»ak_1
 ((
ušt32_t
)0x00002000è

	)

228 
	#DFSDM_SCDB»ak_2
 ((
ušt32_t
)0x00004000è

	)

229 
	#DFSDM_SCDB»ak_3
 ((
ušt32_t
)0x00008000è

	)

231 
	#IS_DFSDM_SCD_BREAK_SIGNAL
(
RANK
è(((RANKè=ğ
DFSDM_SCDB»ak_0
è|| \

	)

232 ((
RANK
è=ğ
DFSDM_SCDB»ak_1
) || \

233 ((
RANK
è=ğ
DFSDM_SCDB»ak_2
) || \

234 ((
RANK
è=ğ
DFSDM_SCDB»ak_3
))

242 
	#DFSDM_AWDSšcOrd”_Fa¡
 ((
ušt32_t
)0x00000000è

	)

243 
	#DFSDM_AWDSšcOrd”_Sšc1
 ((
ušt32_t
)0x00400000è

	)

244 
	#DFSDM_AWDSšcOrd”_Sšc2
 ((
ušt32_t
)0x00800000è

	)

245 
	#DFSDM_AWDSšcOrd”_Sšc3
 ((
ušt32_t
)0x00C00000è

	)

247 
	#IS_DFSDM_AWD_SINC_ORDER
(
ORDER
è(((ORDERè=ğ
DFSDM_AWDSšcOrd”_Fa¡
è|| \

	)

248 ((
ORDER
è=ğ
DFSDM_AWDSšcOrd”_Sšc1
) || \

249 ((
ORDER
è=ğ
DFSDM_AWDSšcOrd”_Sšc2
) || \

250 ((
ORDER
è=ğ
DFSDM_AWDSšcOrd”_Sšc3
))

258 
	#DFSDM_AWDChªÃl0
 ((
ušt32_t
)0x00010000è

	)

259 
	#DFSDM_AWDChªÃl1
 ((
ušt32_t
)0x00020000è

	)

260 
	#DFSDM_AWDChªÃl2
 ((
ušt32_t
)0x00040000è

	)

261 
	#DFSDM_AWDChªÃl3
 ((
ušt32_t
)0x00080000è

	)

262 
	#DFSDM_AWDChªÃl4
 ((
ušt32_t
)0x00100000è

	)

263 
	#DFSDM_AWDChªÃl5
 ((
ušt32_t
)0x00200000è

	)

264 
	#DFSDM_AWDChªÃl6
 ((
ušt32_t
)0x00400000è

	)

265 
	#DFSDM_AWDChªÃl7
 ((
ušt32_t
)0x00800000è

	)

267 
	#IS_DFSDM_AWD_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM_AWDChªÃl0
è|| \

	)

268 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl1
) || \

269 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl2
) || \

270 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl3
) || \

271 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl4
) || \

272 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl5
) || \

273 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl6
) || \

274 ((
CHANNEL
è=ğ
DFSDM_AWDChªÃl7
))

282 
	#DFSDM_Th»shŞd_Low
 ((
ušt8_t
)0x00è

	)

283 
	#DFSDM_Th»shŞd_High
 ((
ušt8_t
)0x08è

	)

285 
	#IS_DFSDM_Th»shŞd
(
THR
è(((THRè=ğ
DFSDM_Th»shŞd_Low
è|| \

	)

286 ((
THR
è=ğ
DFSDM_Th»shŞd_High
))

294 
	#DFSDM_AWDFa¡Mode_Di§bË
 ((
ušt32_t
)0x00000000è

	)

295 
	#DFSDM_AWDFa¡Mode_EÇbË
 ((
ušt32_t
)0x40000000è

	)

297 
	#IS_DFSDM_AWD_MODE
(
MODE
è(((MODEè=ğ
DFSDM_AWDFa¡Mode_Di§bË
è|| \

	)

298 ((
MODE
è=ğ
DFSDM_AWDFa¡Mode_EÇbË
))

306 
	#DFSDM_ClkOutSourû_SysClock
 ((
ušt32_t
)0x00000000è

	)

307 
	#DFSDM_ClkOutSourû_AudioClock
 
DFSDM_CHCFGR1_CKOUTSRC


	)

309 
	#IS_DFSDM_CLOCK_OUT_SOURCE
(
SRC
è(((SRCè=ğ
DFSDM_ClkOutSourû_SysClock
è|| \

	)

310 ((
SRC
è=ğ
DFSDM_ClkOutSourû_AudioClock
))

318 
	#DFSDM_DMACÚv”siÚMode_ReguÏr
 ((
ušt32_t
)0x00000010è

	)

319 
	#DFSDM_DMACÚv”siÚMode_Injeùed
 ((
ušt32_t
)0x00000000è

	)

321 
	#IS_DFSDM_CONVERSION_MODE
(
MODE
è(((MODEè=ğ
DFSDM_DMACÚv”siÚMode_ReguÏr
è|| \

	)

322 ((
MODE
è=ğ
DFSDM_DMACÚv”siÚMode_Injeùed
))

330 
	#DFSDM_ExŒemChªÃl0
 ((
ušt32_t
)0x00000100è

	)

331 
	#DFSDM_ExŒemChªÃl1
 ((
ušt32_t
)0x00000200è

	)

332 
	#DFSDM_ExŒemChªÃl2
 ((
ušt32_t
)0x00000400è

	)

333 
	#DFSDM_ExŒemChªÃl3
 ((
ušt32_t
)0x00000800è

	)

334 
	#DFSDM_ExŒemChªÃl4
 ((
ušt32_t
)0x00001000è

	)

335 
	#DFSDM_ExŒemChªÃl5
 ((
ušt32_t
)0x00002000è

	)

336 
	#DFSDM_ExŒemChªÃl6
 ((
ušt32_t
)0x00004000è

	)

337 
	#DFSDM_ExŒemChªÃl7
 ((
ušt32_t
)0x00008000è

	)

339 
	#IS_DFSDM_EXTREM_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM_ExŒemChªÃl0
è|| \

	)

340 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl1
) || \

341 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl2
) || \

342 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl3
) || \

343 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl4
) || \

344 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl5
) || \

345 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl6
) || \

346 ((
CHANNEL
è=ğ
DFSDM_ExŒemChªÃl7
))

354 
	#DFSDM_InjeùedChªÃl0
 ((
ušt32_t
)0x00000001è

	)

355 
	#DFSDM_InjeùedChªÃl1
 ((
ušt32_t
)0x00000002è

	)

356 
	#DFSDM_InjeùedChªÃl2
 ((
ušt32_t
)0x00000004è

	)

357 
	#DFSDM_InjeùedChªÃl3
 ((
ušt32_t
)0x00000008è

	)

358 
	#DFSDM_InjeùedChªÃl4
 ((
ušt32_t
)0x00000010è

	)

359 
	#DFSDM_InjeùedChªÃl5
 ((
ušt32_t
)0x00000020è

	)

360 
	#DFSDM_InjeùedChªÃl6
 ((
ušt32_t
)0x00000040è

	)

361 
	#DFSDM_InjeùedChªÃl7
 ((
ušt32_t
)0x00000080è

	)

363 
	#IS_DFSDM_INJECT_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM_InjeùedChªÃl0
è|| \

	)

364 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl1
) || \

365 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl2
) || \

366 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl3
) || \

367 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl4
) || \

368 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl5
) || \

369 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl6
) || \

370 ((
CHANNEL
è=ğ
DFSDM_InjeùedChªÃl7
))

378 
	#DFSDM_ReguÏrChªÃl0
 ((
ušt32_t
)0x00000000è

	)

379 
	#DFSDM_ReguÏrChªÃl1
 ((
ušt32_t
)0x01000000è

	)

380 
	#DFSDM_ReguÏrChªÃl2
 ((
ušt32_t
)0x02000000è

	)

381 
	#DFSDM_ReguÏrChªÃl3
 ((
ušt32_t
)0x03000000è

	)

382 
	#DFSDM_ReguÏrChªÃl4
 ((
ušt32_t
)0x04000000è

	)

383 
	#DFSDM_ReguÏrChªÃl5
 ((
ušt32_t
)0x05000000è

	)

384 
	#DFSDM_ReguÏrChªÃl6
 ((
ušt32_t
)0x06000000è

	)

385 
	#DFSDM_ReguÏrChªÃl7
 ((
ušt32_t
)0x07000000è

	)

387 
	#IS_DFSDM_REGULAR_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM_ReguÏrChªÃl0
è|| \

	)

388 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl1
) || \

389 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl2
) || \

390 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl3
) || \

391 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl4
) || \

392 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl5
) || \

393 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl6
) || \

394 ((
CHANNEL
è=ğ
DFSDM_ReguÏrChªÃl7
))

402 
	#DFSDM_Trigg”_TIM1_TRGO
 ((
ušt32_t
)0x00000000è

	)

403 
	#DFSDM_Trigg”_TIM1_TRGO2
 ((
ušt32_t
)0x00000100è

	)

404 
	#DFSDM_Trigg”_TIM8_TRGO
 ((
ušt32_t
)0x00000200è

	)

405 
	#DFSDM_Trigg”_TIM8_TRGO2
 ((
ušt32_t
)0x00000300è

	)

406 
	#DFSDM_Trigg”_TIM3_TRGO
 ((
ušt32_t
)0x00000300è

	)

407 
	#DFSDM_Trigg”_TIM4_TRGO
 ((
ušt32_t
)0x00000400è

	)

408 
	#DFSDM_Trigg”_TIM16_OC1
 ((
ušt32_t
)0x00000400è

	)

409 
	#DFSDM_Trigg”_TIM6_TRGO
 ((
ušt32_t
)0x00000500è

	)

410 
	#DFSDM_Trigg”_TIM7_TRGO
 ((
ušt32_t
)0x00000500è

	)

411 
	#DFSDM_Trigg”_EXTI11
 ((
ušt32_t
)0x00000600è

	)

412 
	#DFSDM_Trigg”_EXTI15
 ((
ušt32_t
)0x00000700è

	)

414 
	#IS_DFSDM0_INJ_TRIGGER
(
TRIG
è(((TRIGè=ğ
DFSDM_Trigg”_TIM1_TRGO
è|| \

	)

415 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM1_TRGO2
) || \

416 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM8_TRGO
) || \

417 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM8_TRGO2
) || \

418 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM4_TRGO
) || \

419 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM6_TRGO
) || \

420 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM7_TRGO
) || \

421 ((
TRIG
è=ğ
DFSDM_Trigg”_EXTI15
) || \

422 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM3_TRGO
) || \

423 ((
TRIG
è=ğ
DFSDM_Trigg”_TIM16_OC1
) || \

424 ((
TRIG
è=ğ
DFSDM_Trigg”_EXTI11
))

426 
	#IS_DFSDM1_INJ_TRIGGER
(
TRIG
è
	`IS_DFSDM0_INJ_TRIGGER
(TRIG)

	)

434 
	#DFSDM_Trigg”Edge_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

435 
	#DFSDM_Trigg”Edge_Risšg
 ((
ušt32_t
)0x00002000è

	)

436 
	#DFSDM_Trigg”Edge_F®lšg
 ((
ušt32_t
)0x00004000è

	)

437 
	#DFSDM_Trigg”Edge_BÙhEdges
 ((
ušt32_t
)0x00006000è

	)

439 
	#IS_DFSDM_TRIGGER_EDGE
(
EDGE
è(((EDGEè=ğ
DFSDM_Trigg”Edge_Di§bËd
è|| \

	)

440 ((
EDGE
è=ğ
DFSDM_Trigg”Edge_Risšg
) || \

441 ((
EDGE
è=ğ
DFSDM_Trigg”Edge_F®lšg
) || \

442 ((
EDGE
è=ğ
DFSDM_Trigg”Edge_BÙhEdges
))

450 
	#DFSDM_InjeùCÚvMode_SšgË
 ((
ušt32_t
)0x00000000è

	)

451 
	#DFSDM_InjeùCÚvMode_Sÿn
 ((
ušt32_t
)0x00000010è

	)

453 
	#IS_DFSDM_INJ_CONV_MODE
(
MODE
è(((MODEè=ğ
DFSDM_InjeùCÚvMode_SšgË
è|| \

	)

454 ((
MODE
è=ğ
DFSDM_InjeùCÚvMode_Sÿn
))

462 
	#DFSDM_IT_JEOC
 
DFSDM_FLTCR2_JEOCIE


	)

463 
	#DFSDM_IT_REOC
 
DFSDM_FLTCR2_REOCIE


	)

464 
	#DFSDM_IT_JOVR
 
DFSDM_FLTCR2_JOVRIE


	)

465 
	#DFSDM_IT_ROVR
 
DFSDM_FLTCR2_ROVRIE


	)

466 
	#DFSDM_IT_AWD
 
DFSDM_FLTCR2_AWDIE


	)

467 
	#DFSDM_IT_SCD
 
DFSDM_FLTCR2_SCDIE


	)

468 
	#DFSDM_IT_CKAB
 
DFSDM_FLTCR2_CKABIE


	)

470 
	#IS_DFSDM_IT
(
IT
è(((ITè=ğ
DFSDM_IT_JEOC
è|| \

	)

471 ((
IT
è=ğ
DFSDM_IT_REOC
) || \

472 ((
IT
è=ğ
DFSDM_IT_JOVR
) || \

473 ((
IT
è=ğ
DFSDM_IT_ROVR
) || \

474 ((
IT
è=ğ
DFSDM_IT_AWD
) || \

475 ((
IT
è=ğ
DFSDM_IT_SCD
) || \

476 ((
IT
è=ğ
DFSDM_IT_CKAB
))

484 
	#DFSDM_FLAG_JEOC
 
DFSDM_FLTISR_JEOCF


	)

485 
	#DFSDM_FLAG_REOC
 
DFSDM_FLTISR_REOCF


	)

486 
	#DFSDM_FLAG_JOVR
 
DFSDM_FLTISR_JOVRF


	)

487 
	#DFSDM_FLAG_ROVR
 
DFSDM_FLTISR_ROVRF


	)

488 
	#DFSDM_FLAG_AWD
 
DFSDM_FLTISR_AWDF


	)

489 
	#DFSDM_FLAG_JCIP
 
DFSDM_FLTISR_JCIP


	)

490 
	#DFSDM_FLAG_RCIP
 
DFSDM_FLTISR_RCIP


	)

492 
	#IS_DFSDM_FLAG
(
FLAG
è(((FLAGè=ğ
DFSDM_FLAG_JEOC
è|| \

	)

493 ((
FLAG
è=ğ
DFSDM_FLAG_REOC
) || \

494 ((
FLAG
è=ğ
DFSDM_FLAG_JOVR
) || \

495 ((
FLAG
è=ğ
DFSDM_FLAG_ROVR
) || \

496 ((
FLAG
è=ğ
DFSDM_FLAG_AWD
) || \

497 ((
FLAG
è=ğ
DFSDM_FLAG_JCIP
) || \

498 ((
FLAG
è=ğ
DFSDM_FLAG_RCIP
))

506 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl0
 ((
ušt32_t
)0x00010000)

	)

507 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl1
 ((
ušt32_t
)0x00020000)

	)

508 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl2
 ((
ušt32_t
)0x00040000)

	)

509 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl3
 ((
ušt32_t
)0x00080000)

	)

510 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl4
 ((
ušt32_t
)0x00100000)

	)

511 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl5
 ((
ušt32_t
)0x00200000)

	)

512 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl6
 ((
ušt32_t
)0x00400000)

	)

513 
	#DFSDM_FLAG_CLKAb£nû_ChªÃl7
 ((
ušt32_t
)0x00800000)

	)

515 
	#IS_DFSDM_CLK_ABS_FLAG
(
FLAG
è(((FLAGè=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl0
è|| \

	)

516 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl1
) || \

517 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl2
) || \

518 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl3
) || \

519 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl4
) || \

520 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl5
) || \

521 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl6
) || \

522 ((
FLAG
è=ğ
DFSDM_FLAG_CLKAb£nû_ChªÃl7
))

530 
	#DFSDM_FLAG_SCD_ChªÃl0
 ((
ušt32_t
)0x01000000)

	)

531 
	#DFSDM_FLAG_SCD_ChªÃl1
 ((
ušt32_t
)0x02000000)

	)

532 
	#DFSDM_FLAG_SCD_ChªÃl2
 ((
ušt32_t
)0x04000000)

	)

533 
	#DFSDM_FLAG_SCD_ChªÃl3
 ((
ušt32_t
)0x08000000)

	)

534 
	#DFSDM_FLAG_SCD_ChªÃl4
 ((
ušt32_t
)0x10000000)

	)

535 
	#DFSDM_FLAG_SCD_ChªÃl5
 ((
ušt32_t
)0x20000000)

	)

536 
	#DFSDM_FLAG_SCD_ChªÃl6
 ((
ušt32_t
)0x40000000)

	)

537 
	#DFSDM_FLAG_SCD_ChªÃl7
 ((
ušt32_t
)0x80000000)

	)

539 
	#IS_DFSDM_SCD_FLAG
(
FLAG
è(((FLAGè=ğ
DFSDM_FLAG_SCD_ChªÃl0
è|| \

	)

540 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl1
) || \

541 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl2
) || \

542 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl3
) || \

543 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl4
) || \

544 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl5
) || \

545 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl6
) || \

546 ((
FLAG
è=ğ
DFSDM_FLAG_SCD_ChªÃl7
))

554 
	#DFSDM_CLEARF_JOVR
 
DFSDM_FLTICR_CLRJOVRF


	)

555 
	#DFSDM_CLEARF_ROVR
 
DFSDM_FLTICR_CLRROVRF


	)

557 
	#IS_DFSDM_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
DFSDM_CLEARF_JOVR
è|| \

	)

558 ((
FLAG
è=ğ
DFSDM_CLEARF_ROVR
))

566 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl0
 ((
ušt32_t
)0x00010000)

	)

567 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl1
 ((
ušt32_t
)0x00020000)

	)

568 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl2
 ((
ušt32_t
)0x00040000)

	)

569 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl3
 ((
ušt32_t
)0x00080000)

	)

570 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl4
 ((
ušt32_t
)0x00100000)

	)

571 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl5
 ((
ušt32_t
)0x00200000)

	)

572 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl6
 ((
ušt32_t
)0x00400000)

	)

573 
	#DFSDM_CLEARF_CLKAb£nû_ChªÃl7
 ((
ušt32_t
)0x00800000)

	)

575 
	#IS_DFSDM_CLK_ABS_CLEARF
(
FLAG
è(((FLAGè=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl0
è|| \

	)

576 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl1
) || \

577 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl2
) || \

578 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl3
) || \

579 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl4
) || \

580 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl5
) || \

581 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl6
) || \

582 ((
FLAG
è=ğ
DFSDM_CLEARF_CLKAb£nû_ChªÃl7
))

590 
	#DFSDM_CLEARF_SCD_ChªÃl0
 ((
ušt32_t
)0x01000000)

	)

591 
	#DFSDM_CLEARF_SCD_ChªÃl1
 ((
ušt32_t
)0x02000000)

	)

592 
	#DFSDM_CLEARF_SCD_ChªÃl2
 ((
ušt32_t
)0x04000000)

	)

593 
	#DFSDM_CLEARF_SCD_ChªÃl3
 ((
ušt32_t
)0x08000000)

	)

594 
	#DFSDM_CLEARF_SCD_ChªÃl4
 ((
ušt32_t
)0x10000000)

	)

595 
	#DFSDM_CLEARF_SCD_ChªÃl5
 ((
ušt32_t
)0x20000000)

	)

596 
	#DFSDM_CLEARF_SCD_ChªÃl6
 ((
ušt32_t
)0x40000000)

	)

597 
	#DFSDM_CLEARF_SCD_ChªÃl7
 ((
ušt32_t
)0x80000000)

	)

599 
	#IS_DFSDM_SCD_CHANNEL_FLAG
(
FLAG
è(((FLAGè=ğ
DFSDM_CLEARF_SCD_ChªÃl0
è|| \

	)

600 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl1
) || \

601 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl2
) || \

602 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl3
) || \

603 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl4
) || \

604 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl5
) || \

605 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl6
) || \

606 ((
FLAG
è=ğ
DFSDM_CLEARF_SCD_ChªÃl7
))

614 
	#DFSDM_IT_CLKAb£nû_ChªÃl0
 ((
ušt32_t
)0x00010000)

	)

615 
	#DFSDM_IT_CLKAb£nû_ChªÃl1
 ((
ušt32_t
)0x00020000)

	)

616 
	#DFSDM_IT_CLKAb£nû_ChªÃl2
 ((
ušt32_t
)0x00040000)

	)

617 
	#DFSDM_IT_CLKAb£nû_ChªÃl3
 ((
ušt32_t
)0x00080000)

	)

618 
	#DFSDM_IT_CLKAb£nû_ChªÃl4
 ((
ušt32_t
)0x00100000)

	)

619 
	#DFSDM_IT_CLKAb£nû_ChªÃl5
 ((
ušt32_t
)0x00200000)

	)

620 
	#DFSDM_IT_CLKAb£nû_ChªÃl6
 ((
ušt32_t
)0x00400000)

	)

621 
	#DFSDM_IT_CLKAb£nû_ChªÃl7
 ((
ušt32_t
)0x00800000)

	)

623 
	#IS_DFSDM_CLK_ABS_IT
(
IT
è(((ITè=ğ
DFSDM_IT_CLKAb£nû_ChªÃl0
è|| \

	)

624 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl1
) || \

625 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl2
) || \

626 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl3
) || \

627 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl4
) || \

628 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl5
) || \

629 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl6
) || \

630 ((
IT
è=ğ
DFSDM_IT_CLKAb£nû_ChªÃl7
))

638 
	#DFSDM_IT_SCD_ChªÃl0
 ((
ušt32_t
)0x01000000)

	)

639 
	#DFSDM_IT_SCD_ChªÃl1
 ((
ušt32_t
)0x02000000)

	)

640 
	#DFSDM_IT_SCD_ChªÃl2
 ((
ušt32_t
)0x04000000)

	)

641 
	#DFSDM_IT_SCD_ChªÃl3
 ((
ušt32_t
)0x08000000)

	)

642 
	#DFSDM_IT_SCD_ChªÃl4
 ((
ušt32_t
)0x10000000)

	)

643 
	#DFSDM_IT_SCD_ChªÃl5
 ((
ušt32_t
)0x20000000)

	)

644 
	#DFSDM_IT_SCD_ChªÃl6
 ((
ušt32_t
)0x40000000)

	)

645 
	#DFSDM_IT_SCD_ChªÃl7
 ((
ušt32_t
)0x80000000)

	)

647 
	#IS_DFSDM_SCD_IT
(
IT
è(((ITè=ğ
DFSDM_IT_SCD_ChªÃl0
è|| \

	)

648 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl1
) || \

649 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl2
) || \

650 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl3
) || \

651 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl4
) || \

652 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl5
) || \

653 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl6
) || \

654 ((
IT
è=ğ
DFSDM_IT_SCD_ChªÃl7
))

659 
	#IS_DFSDM_DATA_RIGHT_BIT_SHIFT
(
SHIFT
è((SHIFTè< 0x20 )

	)

661 
	#IS_DFSDM_OFFSET
(
OFFSET
è((OFFSETè< 0x01000000 )

	)

663 #ià
defšed
(
STM32F413_423xx
)

664 
	#IS_DFSDM_ALL_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM1_ChªÃl0
è|| \

	)

665 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl1
) || \

666 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl2
) || \

667 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl3
) || \

668 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl0
) || \

669 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl1
) || \

670 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl2
) || \

671 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl3
) || \

672 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl4
) || \

673 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl5
) || \

674 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl6
) || \

675 ((
CHANNEL
è=ğ
DFSDM2_ChªÃl7
))

677 
	#IS_DFSDM_ALL_FILTER
(
FILTER
è(((FILTERè=ğ
DFSDM1_0
è|| \

	)

678 ((
FILTER
è=ğ
DFSDM1_1
) || \

679 ((
FILTER
è=ğ
DFSDM2_0
) || \

680 ((
FILTER
è=ğ
DFSDM2_1
) || \

681 ((
FILTER
è=ğ
DFSDM2_2
) || \

682 ((
FILTER
è=ğ
DFSDM2_3
))

684 
	#IS_DFSDM_SYNC_FILTER
(
FILTER
è(((FILTERè=ğ
DFSDM1_0
è|| \

	)

685 ((
FILTER
è=ğ
DFSDM1_1
) || \

686 ((
FILTER
è=ğ
DFSDM2_0
) || \

687 ((
FILTER
è=ğ
DFSDM2_1
) || \

688 ((
FILTER
è=ğ
DFSDM2_2
) || \

689 ((
FILTER
è=ğ
DFSDM2_3
))

691 
	#IS_DFSDM_ALL_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DFSDM1_ChªÃl0
è|| \

	)

692 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl1
) || \

693 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl2
) || \

694 ((
CHANNEL
è=ğ
DFSDM1_ChªÃl3
))

696 
	#IS_DFSDM_ALL_FILTER
(
FILTER
è(((FILTERè=ğ
DFSDM1_0
è|| \

	)

697 ((
FILTER
è=ğ
DFSDM1_1
))

699 
	#IS_DFSDM_SYNC_FILTER
(
FILTER
è(((FILTERè=ğ
DFSDM1_0
è|| \

	)

700 ((
FILTER
è=ğ
DFSDM1_1
))

706 
	#IS_DFSDM_SINC_OVRSMPL_RATIO
(
RATIO
è(((RATIOè< 0x401è&& ((RATIOè>ğ0x001))

	)

708 
	#IS_DFSDM_INTG_OVRSMPL_RATIO
(
RATIO
è(((RATIOè< 0x101 ) && ((RATIOè>ğ0x001))

	)

710 
	#IS_DFSDM_CLOCK_OUT_DIVIDER
(
DIVIDER
è((DIVIDERè< 0x101 )

	)

712 
	#IS_DFSDM_CSD_THRESHOLD_VALUE
(
VALUE
è((VALUEè< 256)

	)

714 
	#IS_DFSDM_AWD_OVRSMPL_RATIO
(
RATIO
è((RATIOè< 33è&& ((RATIOè>ğ0x001)

	)

716 
	#IS_DFSDM_HIGH_THRESHOLD
(
VALUE
è((VALUEè< 0x1000000)

	)

717 
	#IS_DFSDM_LOW_THRESHOLD
(
VALUE
è((VALUEè< 0x1000000)

	)

726 
DFSDM_DeIn™
();

727 
DFSDM_T¿nsûiv”In™
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
DFSDM_T¿nsûiv”In™Ty³Def
* 
DFSDM_T¿nsûiv”In™SŒuù
);

728 
DFSDM_T¿nsûiv”SŒuùIn™
(
DFSDM_T¿nsûiv”In™Ty³Def
* 
DFSDM_T¿nsûiv”In™SŒuù
);

729 
DFSDM_F‹rIn™
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
DFSDM_F‹rIn™Ty³Def
* 
DFSDM_F‹rIn™SŒuù
);

730 
DFSDM_F‹rSŒuùIn™
(
DFSDM_F‹rIn™Ty³Def
* 
DFSDM_F‹rIn™SŒuù
);

733 #ià
defšed
(
STM32F412xG
)

734 
DFSDM_Commªd
(
FunùiÚ®S‹
 
NewS‹
);

736 
DFSDM_Cmd
(
ušt32_t
 
In¡ªû
, 
FunùiÚ®S‹
 
NewS‹
);

738 
DFSDM_ChªÃlCmd
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

739 
DFSDM_F‹rCmd
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
FunùiÚ®S‹
 
NewS‹
);

740 #ià
defšed
(
STM32F412xG
)

741 
DFSDM_CÚfigClkOuutDivid”
(
ušt32_t
 
DFSDM_ClkOutDivisiÚ
);

742 
DFSDM_CÚfigClkOuutSourû
(
ušt32_t
 
DFSDM_ClkOutSourû
);

744 
DFSDM_CÚfigClkOuutDivid”
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_ClkOutDivisiÚ
);

745 
DFSDM_CÚfigClkOuutSourû
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_ClkOutSourû
);

747 
DFSDM_S–eùInjeùedCÚv”siÚMode
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_InjeùCÚvMode
);

748 
DFSDM_S–eùInjeùedChªÃl
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_InjeùedChªÃlx
);

749 
DFSDM_S–eùReguÏrChªÃl
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_ReguÏrChªÃlx
);

750 
DFSDM_S¹Soáw¬eInjeùedCÚv”siÚ
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

751 
DFSDM_S¹Soáw¬eReguÏrCÚv”siÚ
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

752 
DFSDM_SynchrÚousF‹r0InjeùedS¹
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

753 
DFSDM_SynchrÚousF‹r0ReguÏrS¹
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

754 
DFSDM_ReguÏrCÚtšuousModeCmd
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
FunùiÚ®S‹
 
NewS‹
);

755 
DFSDM_InjeùedCÚtšuousModeCmd
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
FunùiÚ®S‹
 
NewS‹
);

756 
DFSDM_Fa¡ModeCmd
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
FunùiÚ®S‹
 
NewS‹
);

757 
DFSDM_CÚfigInjeùedTrigg”
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_Trigg”
, ušt32_ˆ
DFSDM_Trigg”Edge
);

758 
DFSDM_CÚfigBRKShÜtCœcu™D‘eùÜ
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
ušt32_t
 
DFSDM_SCDB»ak_i
, 
FunùiÚ®S‹
 
NewS‹
);

759 
DFSDM_CÚfigBRKAÇlogW©chDog
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
ušt32_t
 
DFSDM_SCDB»ak_i
, 
FunùiÚ®S‹
 
NewS‹
);

760 
DFSDM_CÚfigShÜtCœcu™Th»shŞd
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
ušt32_t
 
DFSDM_SCDTh»shŞd
);

761 
DFSDM_CÚfigAÇlogW©chdog
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_AWDChªÃlx
, ušt32_ˆ
DFSDM_AWDFa¡Mode
);

762 
DFSDM_CÚfigAWDF‹r
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
, 
ušt32_t
 
DFSDM_AWDSšcOrd”
, ušt32_ˆ
DFSDM_AWDSšcOv”Sam¶eR©io
);

763 
ušt32_t
 
DFSDM_G‘AWDCÚv”siÚV®ue
(
DFSDM_ChªÃl_Ty³Def
* 
DFSDM_ChªÃlx
);

764 
DFSDM_S‘AWDTh»shŞd
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_HighTh»shŞd
, ušt32_ˆ
DFSDM_LowTh»shŞd
);

765 
DFSDM_S–eùExŒemesD‘eùÜChªÃl
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_ExŒemChªÃlx
);

766 
št32_t
 
DFSDM_G‘ReguÏrCÚv”siÚD©a
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

767 
št32_t
 
DFSDM_G‘InjeùedCÚv”siÚD©a
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

768 
št32_t
 
DFSDM_G‘MaxV®ue
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

769 
št32_t
 
DFSDM_G‘MšV®ue
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

770 
št32_t
 
DFSDM_G‘MaxV®ueChªÃl
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

771 
št32_t
 
DFSDM_G‘MšV®ueChªÃl
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

772 
ušt32_t
 
DFSDM_G‘CÚv”siÚTime
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
);

773 
DFSDM_DMAT¿nsãrCÚfig
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_DMACÚv”siÚMode
, 
FunùiÚ®S‹
 
NewS‹
);

775 
DFSDM_ITCÚfig
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

776 #ià
defšed
(
STM32F412xG
)

777 
DFSDM_ITClockAb£nûCmd
(
FunùiÚ®S‹
 
NewS‹
);

778 
DFSDM_ITShÜtCœcu™D‘eùÜCmd
(
FunùiÚ®S‹
 
NewS‹
);

780 
DFSDM_ITClockAb£nûCmd
(
ušt32_t
 
In¡ªû
, 
FunùiÚ®S‹
 
NewS‹
);

781 
DFSDM_ITShÜtCœcu™D‘eùÜCmd
(
ušt32_t
 
In¡ªû
, 
FunùiÚ®S‹
 
NewS‹
);

784 
FÏgStus
 
DFSDM_G‘FÏgStus
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_FLAG
);

785 #ià
defšed
(
STM32F412xG
)

786 
FÏgStus
 
DFSDM_G‘ClockAb£nûFÏgStus
(
ušt32_t
 
DFSDM_FLAG_CLKAb£nû
);

787 
FÏgStus
 
DFSDM_G‘ShÜtCœcu™FÏgStus
(
ušt32_t
 
DFSDM_FLAG_SCD
);

789 
FÏgStus
 
DFSDM_G‘ClockAb£nûFÏgStus
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_FLAG_CLKAb£nû
);

790 
FÏgStus
 
DFSDM_G‘ShÜtCœcu™FÏgStus
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_FLAG_SCD
);

792 
FÏgStus
 
DFSDM_G‘W©chdogFÏgStus
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_AWDChªÃlx
, 
ušt8_t
 
DFSDM_Th»shŞd
);

794 
DFSDM_CË¬FÏg
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_CLEARF
);

795 #ià
defšed
(
STM32F412xG
)

796 
DFSDM_CË¬ClockAb£nûFÏg
(
ušt32_t
 
DFSDM_CLEARF_CLKAb£nû
);

797 
DFSDM_CË¬ShÜtCœcu™FÏg
(
ušt32_t
 
DFSDM_CLEARF_SCD
);

799 
DFSDM_CË¬ClockAb£nûFÏg
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_CLEARF_CLKAb£nû
);

800 
DFSDM_CË¬ShÜtCœcu™FÏg
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_CLEARF_SCD
);

802 
DFSDM_CË¬AÇlogW©chdogFÏg
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_AWDChªÃlx
, 
ušt8_t
 
DFSDM_Th»shŞd
);

804 
ITStus
 
DFSDM_G‘ITStus
(
DFSDM_F‹r_Ty³Def
* 
DFSDMx
, 
ušt32_t
 
DFSDM_IT
);

805 #ià
defšed
(
STM32F412xG
)

806 
ITStus
 
DFSDM_G‘ClockAb£nûITStus
(
ušt32_t
 
DFSDM_IT_CLKAb£nû
);

807 
ITStus
 
DFSDM_G‘ShÜtCœcu™ITStus
(
ušt32_t
 
DFSDM_IT_SCR
);

809 
ITStus
 
DFSDM_G‘ClockAb£nûITStus
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_IT_CLKAb£nû
);

810 
ITStus
 
DFSDM_G‘ShÜtCœcu™ITStus
(
ušt32_t
 
In¡ªû
, ušt32_ˆ
DFSDM_IT_SCR
);

815 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.c

124 
	~"¡m32f4xx_dma.h
"

125 
	~"¡m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ušt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_SŒ—m0_IT_MASK
 (
ušt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_SŒ—m1_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 6)

	)

148 
	#DMA_SŒ—m2_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 16)

	)

149 
	#DMA_SŒ—m3_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 22)

	)

150 
	#DMA_SŒ—m4_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 | (ušt32_t)0x20000000)

	)

151 
	#DMA_SŒ—m5_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m1_IT_MASK
 | (ušt32_t)0x20000000)

	)

152 
	#DMA_SŒ—m6_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m2_IT_MASK
 | (ušt32_t)0x20000000)

	)

153 
	#DMA_SŒ—m7_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m3_IT_MASK
 | (ušt32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ušt32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ušt32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ušt32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

199 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

202 
DMAy_SŒ—mx
->
CR
 &ğ~((
ušt32_t
)
DMA_SxCR_EN
);

205 
DMAy_SŒ—mx
->
CR
 = 0;

208 
DMAy_SŒ—mx
->
NDTR
 = 0;

211 
DMAy_SŒ—mx
->
PAR
 = 0;

214 
DMAy_SŒ—mx
->
M0AR
 = 0;

217 
DMAy_SŒ—mx
->
M1AR
 = 0;

220 
DMAy_SŒ—mx
->
FCR
 = (
ušt32_t
)0x00000021;

223 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m0
)

226 
DMA1
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

228 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m1
)

231 
DMA1
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

233 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m2
)

236 
DMA1
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

238 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m3
)

241 
DMA1
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

243 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m4
)

246 
DMA1
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

248 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m5
)

251 
DMA1
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

253 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m6
)

256 
DMA1
->
HIFCR
 = (
ušt32_t
)
DMA_SŒ—m6_IT_MASK
;

258 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m7
)

261 
DMA1
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

263 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m0
)

266 
DMA2
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

268 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m1
)

271 
DMA2
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

273 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m2
)

276 
DMA2
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

278 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m3
)

281 
DMA2
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

283 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m4
)

286 
DMA2
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

288 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m5
)

291 
DMA2
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

293 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m6
)

296 
DMA2
->
HIFCR
 = 
DMA_SŒ—m6_IT_MASK
;

300 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m7
)

303 
DMA2
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

306 
	}
}

319 
	$DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

321 
ušt32_t
 
tm´eg
 = 0;

324 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

325 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
DMA_In™SŒuù
->
DMA_ChªÃl
));

326 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
DMA_In™SŒuù
->
DMA_DIR
));

327 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

328 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

329 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

330 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

331 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

332 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

333 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

334 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_In™SŒuù
->
DMA_FIFOMode
));

335 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_In™SŒuù
->
DMA_FIFOTh»shŞd
));

336 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
DMA_In™SŒuù
->
DMA_MemÜyBur¡
));

337 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
));

341 
tm´eg
 = 
DMAy_SŒ—mx
->
CR
;

344 
tm´eg
 &ğ((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tm´eg
 |ğ
DMA_In™SŒuù
->
DMA_ChªÃl
 | DMA_In™SŒuù->
DMA_DIR
 |

361 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

362 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

363 
DMA_In™SŒuù
->
DMA_Mode
 | DMA_In™SŒuù->
DMA_PriÜ™y
 |

364 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 | DMA_In™SŒuù->
DMA_P”h”®Bur¡
;

367 
DMAy_SŒ—mx
->
CR
 = 
tm´eg
;

371 
tm´eg
 = 
DMAy_SŒ—mx
->
FCR
;

374 
tm´eg
 &ğ(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tm´eg
 |ğ
DMA_In™SŒuù
->
DMA_FIFOMode
 | DMA_In™SŒuù->
DMA_FIFOTh»shŞd
;

382 
DMAy_SŒ—mx
->
FCR
 = 
tm´eg
;

386 
DMAy_SŒ—mx
->
NDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

390 
DMAy_SŒ—mx
->
PAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

394 
DMAy_SŒ—mx
->
M0AR
 = 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
;

395 
	}
}

403 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

407 
DMA_In™SŒuù
->
DMA_ChªÃl
 = 0;

410 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

413 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
 = 0;

416 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®ToMemÜy
;

419 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

422 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

425 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

428 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

431 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

434 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

437 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

440 
DMA_In™SŒuù
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Di§bË
;

443 
DMA_In™SŒuù
->
DMA_FIFOTh»shŞd
 = 
DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
;

446 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 = 
DMA_MemÜyBur¡_SšgË
;

449 
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
 = 
DMA_P”h”®Bur¡_SšgË
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

481 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

482 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

484 ià(
NewS‹
 !ğ
DISABLE
)

487 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_EN
;

492 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
)

517 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

518 
	`as£¹_·¿m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pšcos
));

521 if(
DMA_Pšcos
 !ğ
DMA_PINCOS_Psize
)

524 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCÚŒŞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
)

553 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

554 
	`as£¹_·¿m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCŒl
));

557 if(
DMA_FlowCŒl
 !ğ
DMA_FlowCŒl_MemÜy
)

560 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
)

635 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

638 
DMAy_SŒ—mx
->
NDTR
 = (
ušt16_t
)
CouÁ”
;

639 
	}
}

647 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

650 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

653  ((
ušt16_t
)(
DMAy_SŒ—mx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

731 
ušt32_t
 
DMA_Cu¼’tMemÜy
)

734 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

735 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_Cu¼’tMemÜy
));

737 ià(
DMA_Cu¼’tMemÜy
 !ğ
DMA_MemÜy_0
)

740 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)(
DMA_SxCR_CT
);

745 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)(
DMA_SxCR_CT
);

749 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜy1Ba£Addr
;

750 
	}
}

761 
	$DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

764 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

765 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

768 ià(
NewS‹
 !ğ
DISABLE
)

771 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_DBM
;

776 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

803 
ušt32_t
 
DMA_MemÜyT¬g‘
)

806 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

807 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemÜyT¬g‘
));

810 ià(
DMA_MemÜyT¬g‘
 !ğ
DMA_MemÜy_0
)

813 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜyBa£Addr
;

818 
DMAy_SŒ—mx
->
M0AR
 = 
MemÜyBa£Addr
;

820 
	}
}

828 
ušt32_t
 
	$DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

830 
ušt32_t
 
tmp
 = 0;

833 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

836 ià((
DMAy_SŒ—mx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FunùiÚ®S‹
 
	$DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

945 
FunùiÚ®S‹
 
¡©e
 = 
DISABLE
;

948 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

950 ià((
DMAy_SŒ—mx
->
CR
 & (
ušt32_t
)
DMA_SxCR_EN
) != 0)

953 
¡©e
 = 
ENABLE
;

959 
¡©e
 = 
DISABLE
;

961  
¡©e
;

962 
	}
}

977 
ušt32_t
 
	$DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

979 
ušt32_t
 
tm´eg
 = 0;

982 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

985 
tm´eg
 = (
ušt32_t
)((
DMAy_SŒ—mx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tm´eg
;

988 
	}
}

1004 
FÏgStus
 
	$DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

1006 
FÏgStus
 
b™¡©us
 = 
RESET
;

1007 
DMA_Ty³Def
* 
DMAy
;

1008 
ušt32_t
 
tm´eg
 = 0;

1011 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1012 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1030 
tm´eg
 = 
DMAy
->
HISR
;

1035 
tm´eg
 = 
DMAy
->
LISR
;

1039 
tm´eg
 &ğ(
ušt32_t
)
RESERVED_MASK
;

1042 ià((
tm´eg
 & 
DMA_FLAG
è!ğ(
ušt32_t
)
RESET
)

1045 
b™¡©us
 = 
SET
;

1050 
b™¡©us
 = 
RESET
;

1054  
b™¡©us
;

1055 
	}
}

1071 
	$DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

1073 
DMA_Ty³Def
* 
DMAy
;

1076 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1077 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1121 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1122 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1126 ià((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 ià(
NewS‹
 !ğ
DISABLE
)

1131 
DMAy_SŒ—mx
->
FCR
 |ğ(
ušt32_t
)
DMA_IT_FE
;

1136 
DMAy_SŒ—mx
->
FCR
 &ğ~(
ušt32_t
)
DMA_IT_FE
;

1141 ià(
DMA_IT
 !ğ
DMA_IT_FE
)

1143 ià(
NewS‹
 !ğ
DISABLE
)

1146 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1172 
ITStus
 
b™¡©us
 = 
RESET
;

1173 
DMA_Ty³Def
* 
DMAy
;

1174 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

1177 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1178 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 ià((
DMA_IT
 & 
TRANSFER_IT_MASK
è!ğ(
ušt32_t
)
RESET
)

1196 
tm´eg
 = (
ušt32_t
)((
DMA_IT
 >> 11è& 
TRANSFER_IT_ENABLE_MASK
);

1199 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
CR
 & 
tm´eg
);

1204 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
FCR
 & 
DMA_IT_FE
);

1208 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1211 
tm´eg
 = 
DMAy
->
HISR
 ;

1216 
tm´eg
 = 
DMAy
->
LISR
 ;

1220 
tm´eg
 &ğ(
ušt32_t
)
RESERVED_MASK
;

1223 ià(((
tm´eg
 & 
DMA_IT
è!ğ(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

1226 
b™¡©us
 = 
SET
;

1231 
b™¡©us
 = 
RESET
;

1235  
b™¡©us
;

1236 
	}
}

1252 
	$DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1254 
DMA_Ty³Def
* 
DMAy
;

1257 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1258 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.h

30 #iâdeà
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
DMA_ChªÃl
;

59 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

61 
ušt32_t
 
DMA_MemÜy0Ba£Addr
;

65 
ušt32_t
 
DMA_DIR
;

69 
ušt32_t
 
DMA_BufãrSize
;

73 
ušt32_t
 
DMA_P”h”®Inc
;

76 
ušt32_t
 
DMA_MemÜyInc
;

79 
ušt32_t
 
DMA_P”h”®D©aSize
;

82 
ušt32_t
 
DMA_MemÜyD©aSize
;

85 
ušt32_t
 
DMA_Mode
;

90 
ušt32_t
 
DMA_PriÜ™y
;

93 
ušt32_t
 
DMA_FIFOMode
;

98 
ušt32_t
 
DMA_FIFOTh»shŞd
;

101 
ušt32_t
 
DMA_MemÜyBur¡
;

106 
ušt32_t
 
DMA_P”h”®Bur¡
;

110 }
	tDMA_In™Ty³Def
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
DMA1_SŒ—m0
è|| \

	)

119 ((
PERIPH
è=ğ
DMA1_SŒ—m1
) || \

120 ((
PERIPH
è=ğ
DMA1_SŒ—m2
) || \

121 ((
PERIPH
è=ğ
DMA1_SŒ—m3
) || \

122 ((
PERIPH
è=ğ
DMA1_SŒ—m4
) || \

123 ((
PERIPH
è=ğ
DMA1_SŒ—m5
) || \

124 ((
PERIPH
è=ğ
DMA1_SŒ—m6
) || \

125 ((
PERIPH
è=ğ
DMA1_SŒ—m7
) || \

126 ((
PERIPH
è=ğ
DMA2_SŒ—m0
) || \

127 ((
PERIPH
è=ğ
DMA2_SŒ—m1
) || \

128 ((
PERIPH
è=ğ
DMA2_SŒ—m2
) || \

129 ((
PERIPH
è=ğ
DMA2_SŒ—m3
) || \

130 ((
PERIPH
è=ğ
DMA2_SŒ—m4
) || \

131 ((
PERIPH
è=ğ
DMA2_SŒ—m5
) || \

132 ((
PERIPH
è=ğ
DMA2_SŒ—m6
) || \

133 ((
PERIPH
è=ğ
DMA2_SŒ—m7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
è(((CONTROLLERè=ğ
DMA1
è|| \

	)

136 ((
CONTROLLER
è=ğ
DMA2
))

141 
	#DMA_ChªÃl_0
 ((
ušt32_t
)0x00000000)

	)

142 
	#DMA_ChªÃl_1
 ((
ušt32_t
)0x02000000)

	)

143 
	#DMA_ChªÃl_2
 ((
ušt32_t
)0x04000000)

	)

144 
	#DMA_ChªÃl_3
 ((
ušt32_t
)0x06000000)

	)

145 
	#DMA_ChªÃl_4
 ((
ušt32_t
)0x08000000)

	)

146 
	#DMA_ChªÃl_5
 ((
ušt32_t
)0x0A000000)

	)

147 
	#DMA_ChªÃl_6
 ((
ušt32_t
)0x0C000000)

	)

148 
	#DMA_ChªÃl_7
 ((
ušt32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DMA_ChªÃl_0
è|| \

	)

151 ((
CHANNEL
è=ğ
DMA_ChªÃl_1
) || \

152 ((
CHANNEL
è=ğ
DMA_ChªÃl_2
) || \

153 ((
CHANNEL
è=ğ
DMA_ChªÃl_3
) || \

154 ((
CHANNEL
è=ğ
DMA_ChªÃl_4
) || \

155 ((
CHANNEL
è=ğ
DMA_ChªÃl_5
) || \

156 ((
CHANNEL
è=ğ
DMA_ChªÃl_6
) || \

157 ((
CHANNEL
è=ğ
DMA_ChªÃl_7
))

166 
	#DMA_DIR_P”h”®ToMemÜy
 ((
ušt32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemÜyToP”h”®
 ((
ušt32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemÜyToMemÜy
 ((
ušt32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
DMA_DIR_P”h”®ToMemÜy
 ) || \

	)

171 ((
DIRECTION
è=ğ
DMA_DIR_MemÜyToP”h”®
) || \

172 ((
DIRECTION
è=ğ
DMA_DIR_MemÜyToMemÜy
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ğ0x1è&& ((SIZEè< 0x10000))

	)

190 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000200)

	)

191 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_P”h”®Inc_EÇbË
è|| \

	)

194 ((
STATE
è=ğ
DMA_P”h”®Inc_Di§bË
))

203 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000400)

	)

204 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_MemÜyInc_EÇbË
è|| \

	)

207 ((
STATE
è=ğ
DMA_MemÜyInc_Di§bË
))

216 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

217 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000800)

	)

218 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_P”h”®D©aSize_By‹
è|| \

	)

221 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_H®fWÜd
) || \

222 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_WÜd
))

231 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

232 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00002000)

	)

233 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_MemÜyD©aSize_By‹
è|| \

	)

236 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_H®fWÜd
) || \

237 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_WÜd
 ))

246 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

247 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ğ
DMA_Mode_NÜm®
 ) || \

	)

250 ((
MODE
è=ğ
DMA_Mode_CœcuÏr
))

259 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

260 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00010000)

	)

261 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00020000)

	)

262 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ğ
DMA_PriÜ™y_Low
 ) || \

	)

265 ((
PRIORITY
è=ğ
DMA_PriÜ™y_Medium
) || \

266 ((
PRIORITY
è=ğ
DMA_PriÜ™y_High
) || \

267 ((
PRIORITY
è=ğ
DMA_PriÜ™y_V”yHigh
))

276 
	#DMA_FIFOMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_EÇbË
 ((
ušt32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ğ
DMA_FIFOMode_Di§bË
 ) || \

	)

280 ((
STATE
è=ğ
DMA_FIFOMode_EÇbË
))

289 
	#DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000)

	)

290 
	#DMA_FIFOTh»shŞd_H®fFuÎ
 ((
ušt32_t
)0x00000001)

	)

291 
	#DMA_FIFOTh»shŞd_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000002)

	)

292 
	#DMA_FIFOTh»shŞd_FuÎ
 ((
ušt32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ğ
DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
 ) || \

	)

295 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_H®fFuÎ
) || \

296 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_3Qu¬‹rsFuÎ
) || \

297 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_FuÎ
))

306 
	#DMA_MemÜyBur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

307 
	#DMA_MemÜyBur¡_INC4
 ((
ušt32_t
)0x00800000)

	)

308 
	#DMA_MemÜyBur¡_INC8
 ((
ušt32_t
)0x01000000)

	)

309 
	#DMA_MemÜyBur¡_INC16
 ((
ušt32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ğ
DMA_MemÜyBur¡_SšgË
è|| \

	)

312 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC4
) || \

313 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC8
) || \

314 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC16
))

323 
	#DMA_P”h”®Bur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

324 
	#DMA_P”h”®Bur¡_INC4
 ((
ušt32_t
)0x00200000)

	)

325 
	#DMA_P”h”®Bur¡_INC8
 ((
ušt32_t
)0x00400000)

	)

326 
	#DMA_P”h”®Bur¡_INC16
 ((
ušt32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ğ
DMA_P”h”®Bur¡_SšgË
è|| \

	)

329 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC4
) || \

330 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC8
) || \

331 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC16
))

340 
	#DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_H®fFuÎ
 ((
ušt32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Em±y
 ((
ušt32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_FuÎ
 ((
ušt32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
è(((STATUSè=ğ
DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ) || \

	)

348 ((
STATUS
è=ğ
DMA_FIFOStus_H®fFuÎ
) || \

349 ((
STATUS
è=ğ
DMA_FIFOStus_1Qu¬‹rFuÎ
) || \

350 ((
STATUS
è=ğ
DMA_FIFOStus_3Qu¬‹rsFuÎ
) || \

351 ((
STATUS
è=ğ
DMA_FIFOStus_FuÎ
) || \

352 ((
STATUS
è=ğ
DMA_FIFOStus_Em±y
))

360 
	#DMA_FLAG_FEIF0
 ((
ušt32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ušt32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ušt32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ušt32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ušt32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ušt32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ušt32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ušt32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ušt32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ušt32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ušt32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ušt32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ušt32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ušt32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ušt32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ušt32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ušt32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ušt32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ušt32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ušt32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ušt32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ušt32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ušt32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ušt32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ušt32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ušt32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ušt32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ušt32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ušt32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ušt32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ušt32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ušt32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ušt32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ušt32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ušt32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ušt32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ušt32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ušt32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ušt32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ušt32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è((((FLAGè& 0x30000000è!ğ0x30000000è&& (((FLAGè& 0x30000000è!ğ0è&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DMA_FLAG_TCIF0
è|| ((FLAGè=ğ
DMA_FLAG_HTIF0
è|| \

	)

405 ((
FLAG
è=ğ
DMA_FLAG_TEIF0
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
è=ğ
DMA_FLAG_FEIF0
è|| ((FLAGè=ğ
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
è=ğ
DMA_FLAG_HTIF1
è|| ((FLAGè=ğ
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
è=ğ
DMA_FLAG_DMEIF1
è|| ((FLAGè=ğ
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
è=ğ
DMA_FLAG_TCIF2
è|| ((FLAGè=ğ
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
è=ğ
DMA_FLAG_TEIF2
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
è=ğ
DMA_FLAG_FEIF2
è|| ((FLAGè=ğ
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
è=ğ
DMA_FLAG_HTIF3
è|| ((FLAGè=ğ
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
è=ğ
DMA_FLAG_DMEIF3
è|| ((FLAGè=ğ
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
è=ğ
DMA_FLAG_TCIF4
è|| ((FLAGè=ğ
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
è=ğ
DMA_FLAG_TEIF4
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
è=ğ
DMA_FLAG_FEIF4
è|| ((FLAGè=ğ
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
è=ğ
DMA_FLAG_HTIF5
è|| ((FLAGè=ğ
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
è=ğ
DMA_FLAG_DMEIF5
è|| ((FLAGè=ğ
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
è=ğ
DMA_FLAG_TCIF6
è|| ((FLAGè=ğ
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
è=ğ
DMA_FLAG_TEIF6
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
è=ğ
DMA_FLAG_FEIF6
è|| ((FLAGè=ğ
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
è=ğ
DMA_FLAG_HTIF7
è|| ((FLAGè=ğ
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
è=ğ
DMA_FLAG_DMEIF7
è|| ((FLAGè=ğ
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ušt32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ušt32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFF61è=ğ0x00è&& ((ITè!ğ0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ušt32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ušt32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ušt32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ušt32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ušt32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ušt32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ušt32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ušt32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ušt32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ušt32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ušt32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ušt32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ušt32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ušt32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ušt32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ušt32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ušt32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ušt32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ušt32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ušt32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ušt32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ušt32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ušt32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ušt32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ušt32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ušt32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ušt32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ušt32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ušt32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ušt32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ušt32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ušt32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ušt32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ušt32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ušt32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ušt32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ušt32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ušt32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ušt32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ušt32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
è((((ITè& 0x30000000è!ğ0x30000000è&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ğ
DMA_IT_TCIF0
è|| ((ITè=ğ
DMA_IT_HTIF0
è|| \

	)

493 ((
IT
è=ğ
DMA_IT_TEIF0
è|| ((ITè=ğ
DMA_IT_DMEIF0
) || \

494 ((
IT
è=ğ
DMA_IT_FEIF0
è|| ((ITè=ğ
DMA_IT_TCIF1
) || \

495 ((
IT
è=ğ
DMA_IT_HTIF1
è|| ((ITè=ğ
DMA_IT_TEIF1
) || \

496 ((
IT
è=ğ
DMA_IT_DMEIF1
)|| ((ITè=ğ
DMA_IT_FEIF1
) || \

497 ((
IT
è=ğ
DMA_IT_TCIF2
è|| ((ITè=ğ
DMA_IT_HTIF2
) || \

498 ((
IT
è=ğ
DMA_IT_TEIF2
è|| ((ITè=ğ
DMA_IT_DMEIF2
) || \

499 ((
IT
è=ğ
DMA_IT_FEIF2
è|| ((ITè=ğ
DMA_IT_TCIF3
) || \

500 ((
IT
è=ğ
DMA_IT_HTIF3
è|| ((ITè=ğ
DMA_IT_TEIF3
) || \

501 ((
IT
è=ğ
DMA_IT_DMEIF3
)|| ((ITè=ğ
DMA_IT_FEIF3
) || \

502 ((
IT
è=ğ
DMA_IT_TCIF4
è|| ((ITè=ğ
DMA_IT_HTIF4
) || \

503 ((
IT
è=ğ
DMA_IT_TEIF4
è|| ((ITè=ğ
DMA_IT_DMEIF4
) || \

504 ((
IT
è=ğ
DMA_IT_FEIF4
è|| ((ITè=ğ
DMA_IT_TCIF5
) || \

505 ((
IT
è=ğ
DMA_IT_HTIF5
è|| ((ITè=ğ
DMA_IT_TEIF5
) || \

506 ((
IT
è=ğ
DMA_IT_DMEIF5
)|| ((ITè=ğ
DMA_IT_FEIF5
) || \

507 ((
IT
è=ğ
DMA_IT_TCIF6
è|| ((ITè=ğ
DMA_IT_HTIF6
) || \

508 ((
IT
è=ğ
DMA_IT_TEIF6
è|| ((ITè=ğ
DMA_IT_DMEIF6
) || \

509 ((
IT
è=ğ
DMA_IT_FEIF6
è|| ((ITè=ğ
DMA_IT_TCIF7
) || \

510 ((
IT
è=ğ
DMA_IT_HTIF7
è|| ((ITè=ğ
DMA_IT_TEIF7
) || \

511 ((
IT
è=ğ
DMA_IT_DMEIF7
)|| ((ITè=ğ
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
ušt32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WÜdAligÃd
 ((
ušt32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_PINCOS_Psize
è|| \

	)

524 ((
SIZE
è=ğ
DMA_PINCOS_WÜdAligÃd
))

533 
	#DMA_FlowCŒl_MemÜy
 ((
ušt32_t
)0x00000000)

	)

534 
	#DMA_FlowCŒl_P”h”®
 ((
ušt32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
è(((CTRLè=ğ
DMA_FlowCŒl_MemÜy
è|| \

	)

537 ((
CTRL
è=ğ
DMA_FlowCŒl_P”h”®
))

546 
	#DMA_MemÜy_0
 ((
ušt32_t
)0x00000000)

	)

547 
	#DMA_MemÜy_1
 ((
ušt32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
è(((MEMè=ğ
DMA_MemÜy_0
è|| ((MEMè=ğ
DMA_MemÜy_1
))

	)

562 
DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

565 
DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

566 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

567 
DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

570 
DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
);

571 
DMA_FlowCÚŒŞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
);

574 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
);

575 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

578 
DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

579 
ušt32_t
 
DMA_Cu¼’tMemÜy
);

580 
DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

581 
DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

582 
ušt32_t
 
DMA_MemÜyT¬g‘
);

583 
ušt32_t
 
DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

586 
FunùiÚ®S‹
 
DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

587 
ušt32_t
 
DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

588 
FÏgStus
 
DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

589 
DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

590 
DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

591 
ITStus
 
DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

592 
DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

594 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma2d.h

30 #iâdeà
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
DMA2D_Mode
;

59 
ušt32_t
 
DMA2D_CMode
;

62 
ušt32_t
 
DMA2D_OuutBlue
;

70 
ušt32_t
 
DMA2D_OuutG»’
;

78 
ušt32_t
 
DMA2D_OuutRed
;

86 
ušt32_t
 
DMA2D_OuutAÍha
;

92 
ušt32_t
 
DMA2D_OuutMemÜyAdd
;

95 
ušt32_t
 
DMA2D_OuutOff£t
;

98 
ušt32_t
 
DMA2D_Numb”OfLše
;

101 
ušt32_t
 
DMA2D_Pix–P”Lše
;

103 } 
	tDMA2D_In™Ty³Def
;

109 
ušt32_t
 
DMA2D_FGMA
;

112 
ušt32_t
 
DMA2D_FGO
;

115 
ušt32_t
 
DMA2D_FGCM
;

118 
ušt32_t
 
DMA2D_FG_CLUT_CM
;

121 
ušt32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ušt32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ušt32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ušt32_t
 
DMA2D_FGC_BLUE
;

133 
ušt32_t
 
DMA2D_FGC_GREEN
;

136 
ušt32_t
 
DMA2D_FGC_RED
;

139 
ušt32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_In™Ty³Def
;

146 
ušt32_t
 
DMA2D_BGMA
;

149 
ušt32_t
 
DMA2D_BGO
;

152 
ušt32_t
 
DMA2D_BGCM
;

155 
ušt32_t
 
DMA2D_BG_CLUT_CM
;

158 
ušt32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ušt32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ušt32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ušt32_t
 
DMA2D_BGC_BLUE
;

170 
ušt32_t
 
DMA2D_BGC_GREEN
;

173 
ušt32_t
 
DMA2D_BGC_RED
;

176 
ušt32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_In™Ty³Def
;

193 
	#DMA2D_M2M
 ((
ušt32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ušt32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ušt32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ušt32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
è(((MODEè=ğ
DMA2D_M2M
è|| ((MODEè=ğ
DMA2D_M2M_PFC
è|| \

	)

199 ((
MODE
è=ğ
DMA2D_M2M_BLEND
è|| ((MODEè=ğ
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
ušt32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ušt32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ušt32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ušt32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ušt32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
è(((MODE_ARGBè=ğ
DMA2D_ARGB8888
è|| ((MODE_ARGBè=ğ
DMA2D_RGB888
è|| \

	)

216 ((
MODE_ARGB
è=ğ
DMA2D_RGB565
è|| ((MODE_ARGBè=ğ
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
è=ğ
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouut_CŞÜ
 ((
ušt32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
è((OGREENè<ğ
DMA2D_Ouut_CŞÜ
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
è((OREDè<ğ
DMA2D_Ouut_CŞÜ
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
è((OBLUEè<ğ
DMA2D_Ouut_CŞÜ
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
è((OALPHAè<ğ
DMA2D_Ouut_CŞÜ
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ušt32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
è((OOFFSETè<ğ
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix–
 ((
ušt32_t
)0x00003FFF)

	)

255 
	#DMA2D_Lše
 ((
ušt32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
è((LINEè<ğ
DMA2D_Lše
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
è((PIXELè<ğ
DMA2D_pix–
)

	)

268 
	#OFFSET
 ((
ušt32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
è((FGOè<ğ
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
è((BGOè<ğ
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ušt32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ušt32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ušt32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ušt32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ušt32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ušt32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ušt32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ušt32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ušt32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ušt32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ušt32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
è(((FGCMè=ğ
CM_ARGB8888
è|| ((FGCMè=ğ
CM_RGB888
è|| \

	)

296 ((
FGCM
è=ğ
CM_RGB565
è|| ((FGCMè=ğ
CM_ARGB1555
) || \

297 ((
FGCM
è=ğ
CM_ARGB4444
è|| ((FGCMè=ğ
CM_L8
) || \

298 ((
FGCM
è=ğ
CM_AL44
è|| ((FGCMè=ğ
CM_AL88
) || \

299 ((
FGCM
è=ğ
CM_L4
è|| ((FGCMè=ğ
CM_A8
) || \

300 ((
FGCM
è=ğ
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
è(((BGCMè=ğ
CM_ARGB8888
è|| ((BGCMè=ğ
CM_RGB888
è|| \

	)

303 ((
BGCM
è=ğ
CM_RGB565
è|| ((BGCMè=ğ
CM_ARGB1555
) || \

304 ((
BGCM
è=ğ
CM_ARGB4444
è|| ((BGCMè=ğ
CM_L8
) || \

305 ((
BGCM
è=ğ
CM_AL44
è|| ((BGCMè=ğ
CM_AL88
) || \

306 ((
BGCM
è=ğ
CM_L4
è|| ((BGCMè=ğ
CM_A8
) || \

307 ((
BGCM
è=ğ
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
ušt32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ušt32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
è(((FG_CLUT_CMè=ğ
CLUT_CM_ARGB8888
è|| ((FG_CLUT_CMè=ğ
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
è(((BG_CLUT_CMè=ğ
CLUT_CM_ARGB8888
è|| ((BG_CLUT_CMè=ğ
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ušt32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
è((FG_CLUT_SIZEè<ğ
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
è((FG_ALPHA_VALUEè<ğ
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
è((FGC_BLUEè<ğ
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
è((FGC_GREENè<ğ
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
è((FGC_REDè<ğ
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
è((BG_CLUT_SIZEè<ğ
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
è((BG_ALPHA_VALUEè<ğ
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
è((BGC_BLUEè<ğ
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
è((BGC_GREENè<ğ
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
è((BGC_REDè<ğ
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ušt32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ušt32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ušt32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
è(((FG_ALPHA_MODEè=ğ
NO_MODIF_ALPHA_VALUE
è|| \

	)

361 ((
FG_ALPHA_MODE
è=ğ
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
è=ğ
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
è(((BG_ALPHA_MODEè=ğ
NO_MODIF_ALPHA_VALUE
è|| \

	)

365 ((
BG_ALPHA_MODE
è=ğ
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
è=ğ
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
è(((ITè=ğ
DMA2D_IT_CTC
è|| ((ITè=ğ
DMA2D_IT_CAE
è|| \

	)

384 ((
IT
è=ğ
DMA2D_IT_TW
è|| ((ITè=ğ
DMA2D_IT_TC
) || \

385 ((
IT
è=ğ
DMA2D_IT_TE
è|| ((ITè=ğ
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DMA2D_FLAG_CTC
è|| ((FLAGè=ğ
DMA2D_FLAG_CAE
è|| \

	)

404 ((
FLAG
è=ğ
DMA2D_FLAG_TW
è|| ((FLAGè=ğ
DMA2D_FLAG_TC
) || \

405 ((
FLAG
è=ğ
DMA2D_FLAG_TE
è|| ((FLAGè=ğ
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
ušt32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
è((DEAD_TIMEè<ğ
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LšeW©”m¬k
(
LšeW©”m¬k
è((LšeW©”m¬kè<ğ
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn™
();

440 
DMA2D_In™
(
DMA2D_In™Ty³Def
* 
DMA2D_In™SŒuù
);

441 
DMA2D_SŒuùIn™
(
DMA2D_In™Ty³Def
* 
DMA2D_In™SŒuù
);

442 
DMA2D_S¹T¿nsãr
();

443 
DMA2D_AbÜtT¿nsãr
();

444 
DMA2D_Su¥’d
(
FunùiÚ®S‹
 
NewS‹
);

445 
DMA2D_FGCÚfig
(
DMA2D_FG_In™Ty³Def
* 
DMA2D_FG_In™SŒuù
);

446 
DMA2D_FG_SŒuùIn™
(
DMA2D_FG_In™Ty³Def
* 
DMA2D_FG_In™SŒuù
);

447 
DMA2D_BGCÚfig
(
DMA2D_BG_In™Ty³Def
* 
DMA2D_BG_In™SŒuù
);

448 
DMA2D_BG_SŒuùIn™
(
DMA2D_BG_In™Ty³Def
* 
DMA2D_BG_In™SŒuù
);

449 
DMA2D_FGS¹
(
FunùiÚ®S‹
 
NewS‹
);

450 
DMA2D_BGS¹
(
FunùiÚ®S‹
 
NewS‹
);

451 
DMA2D_D—dTimeCÚfig
(
ušt32_t
 
DMA2D_D—dTime
, 
FunùiÚ®S‹
 
NewS‹
);

452 
DMA2D_LšeW©”m¬kCÚfig
(
ušt32_t
 
DMA2D_LW©”m¬kCÚfig
);

455 
DMA2D_ITCÚfig
(
ušt32_t
 
DMA2D_IT
, 
FunùiÚ®S‹
 
NewS‹
);

456 
FÏgStus
 
DMA2D_G‘FÏgStus
(
ušt32_t
 
DMA2D_FLAG
);

457 
DMA2D_CË¬FÏg
(
ušt32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_G‘ITStus
(
ušt32_t
 
DMA2D_IT
);

459 
DMA2D_CË¬ITP’dšgB™
(
ušt32_t
 
DMA2D_IT
);

461 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dsi.h

29 #iâdeà
__STM32F4xx_DSI_H


30 
	#__STM32F4xx_DSI_H


	)

32 #ifdeà
__ılu¥lus


37 
	~"¡m32f4xx.h
"

46 #ià
defšed
(
STM32F469_479xx
)

53 
ušt32_t
 
Autom©icClockLªeCÚŒŞ
;

56 
ušt32_t
 
TXEsÿ³Ckdiv
;

59 
ušt32_t
 
Numb”OfLªes
;

62 }
	tDSI_In™Ty³Def
;

69 
ušt32_t
 
PLLNDIV
;

72 
ušt32_t
 
PLLIDF
;

75 
ušt32_t
 
PLLODF
;

78 }
	tDSI_PLLIn™Ty³Def
;

85 
ušt32_t
 
Vœtu®ChªÃlID
;

87 
ušt32_t
 
CŞÜCodšg
;

90 
ušt32_t
 
Loo£lyPacked
;

94 
ušt32_t
 
Mode
;

97 
ušt32_t
 
Pack‘Size
;

99 
ušt32_t
 
Numb”OfChunks
;

101 
ušt32_t
 
NuÎPack‘Size
;

103 
ušt32_t
 
HSPŞ¬™y
;

106 
ušt32_t
 
VSPŞ¬™y
;

109 
ušt32_t
 
DEPŞ¬™y
;

112 
ušt32_t
 
HÜizÚlSyncAùive
;

114 
ušt32_t
 
HÜizÚlBackPÜch
;

116 
ušt32_t
 
HÜizÚlLše
;

118 
ušt32_t
 
V”tiÿlSyncAùive
;

120 
ušt32_t
 
V”tiÿlBackPÜch
;

122 
ušt32_t
 
V”tiÿlFrÚtPÜch
;

124 
ušt32_t
 
V”tiÿlAùive
;

126 
ušt32_t
 
LPCommªdEÇbË
;

129 
ušt32_t
 
LPL¬ge¡Pack‘Size
;

132 
ušt32_t
 
LPVACTL¬ge¡Pack‘Size
;

135 
ušt32_t
 
LPHÜizÚlFrÚtPÜchEÇbË
;

138 
ušt32_t
 
LPHÜizÚlBackPÜchEÇbË
;

141 
ušt32_t
 
LPV”tiÿlAùiveEÇbË
;

144 
ušt32_t
 
LPV”tiÿlFrÚtPÜchEÇbË
;

147 
ušt32_t
 
LPV”tiÿlBackPÜchEÇbË
;

150 
ušt32_t
 
LPV”tiÿlSyncAùiveEÇbË
;

153 
ušt32_t
 
F¿meBTAAcknowËdgeEÇbË
;

156 }
	tDSI_VidCfgTy³Def
;

163 
ušt32_t
 
Vœtu®ChªÃlID
;

165 
ušt32_t
 
CŞÜCodšg
;

168 
ušt32_t
 
CommªdSize
;

171 
ušt32_t
 
T—ršgEfãùSourû
;

174 
ušt32_t
 
T—ršgEfãùPŞ¬™y
;

177 
ušt32_t
 
HSPŞ¬™y
;

180 
ušt32_t
 
VSPŞ¬™y
;

183 
ušt32_t
 
DEPŞ¬™y
;

186 
ušt32_t
 
VSyncPŞ
;

189 
ušt32_t
 
Autom©icReäesh
;

192 
ušt32_t
 
TEAcknowËdgeReque¡
;

195 }
	tDSI_CmdCfgTy³Def
;

202 
ušt32_t
 
LPG’ShÜtWr™eNoP
;

205 
ušt32_t
 
LPG’ShÜtWr™eOÃP
;

208 
ušt32_t
 
LPG’ShÜtWr™eTwoP
;

211 
ušt32_t
 
LPG’ShÜtR—dNoP
;

214 
ušt32_t
 
LPG’ShÜtR—dOÃP
;

217 
ušt32_t
 
LPG’ShÜtR—dTwoP
;

220 
ušt32_t
 
LPG’LÚgWr™e
;

223 
ušt32_t
 
LPDcsShÜtWr™eNoP
;

226 
ušt32_t
 
LPDcsShÜtWr™eOÃP
;

229 
ušt32_t
 
LPDcsShÜtR—dNoP
;

232 
ušt32_t
 
LPDcsLÚgWr™e
;

235 
ušt32_t
 
LPMaxR—dPack‘
;

238 
ušt32_t
 
AcknowËdgeReque¡
;

241 }
	tDSI_LPCmdTy³Def
;

248 
ušt32_t
 
ClockLªeHS2LPTime
;

251 
ušt32_t
 
ClockLªeLP2HSTime
;

254 
ušt32_t
 
D©aLªeHS2LPTime
;

257 
ušt32_t
 
D©aLªeLP2HSTime
;

260 
ušt32_t
 
D©aLªeMaxR—dTime
;

262 
ušt32_t
 
StİWa™Time
;

265 }
	tDSI_PHY_Tim”Ty³Def
;

272 
ušt32_t
 
TimeoutCkdiv
;

274 
ušt32_t
 
HighS³edT¿nsmissiÚTimeout
;

276 
ušt32_t
 
LowPow”Reû±iÚTimeout
;

278 
ušt32_t
 
HighS³edR—dTimeout
;

280 
ušt32_t
 
LowPow”R—dTimeout
;

282 
ušt32_t
 
HighS³edWr™eTimeout
;

284 
ušt32_t
 
HighS³edWr™eP»¥Mode
;

287 
ušt32_t
 
LowPow”Wr™eTimeout
;

289 
ušt32_t
 
BTATimeout
;

291 }
	tDSI_HOST_TimeoutTy³Def
;

297 
	#DSI_ENTER_IDLE_MODE
 0x39

	)

298 
	#DSI_ENTER_INVERT_MODE
 0x21

	)

299 
	#DSI_ENTER_NORMAL_MODE
 0x13

	)

300 
	#DSI_ENTER_PARTIAL_MODE
 0x12

	)

301 
	#DSI_ENTER_SLEEP_MODE
 0x10

	)

302 
	#DSI_EXIT_IDLE_MODE
 0x38

	)

303 
	#DSI_EXIT_INVERT_MODE
 0x20

	)

304 
	#DSI_EXIT_SLEEP_MODE
 0x11

	)

305 
	#DSI_GET_3D_CONTROL
 0x3F

	)

306 
	#DSI_GET_ADDRESS_MODE
 0x0B

	)

307 
	#DSI_GET_BLUE_CHANNEL
 0x08

	)

308 
	#DSI_GET_DIAGNOSTIC_RESULT
 0x0F

	)

309 
	#DSI_GET_DISPLAY_MODE
 0x0D

	)

310 
	#DSI_GET_GREEN_CHANNEL
 0x07

	)

311 
	#DSI_GET_PIXEL_FORMAT
 0x0C

	)

312 
	#DSI_GET_POWER_MODE
 0x0A

	)

313 
	#DSI_GET_RED_CHANNEL
 0x06

	)

314 
	#DSI_GET_SCANLINE
 0x45

	)

315 
	#DSI_GET_SIGNAL_MODE
 0x0E

	)

316 
	#DSI_NOP
 0x00

	)

317 
	#DSI_READ_DDB_CONTINUE
 0xA8

	)

318 
	#DSI_READ_DDB_START
 0xA1

	)

319 
	#DSI_READ_MEMORY_CONTINUE
 0x3E

	)

320 
	#DSI_READ_MEMORY_START
 0x2E

	)

321 
	#DSI_SET_3D_CONTROL
 0x3D

	)

322 
	#DSI_SET_ADDRESS_MODE
 0x36

	)

323 
	#DSI_SET_COLUMN_ADDRESS
 0x2A

	)

324 
	#DSI_SET_DISPLAY_OFF
 0x28

	)

325 
	#DSI_SET_DISPLAY_ON
 0x29

	)

326 
	#DSI_SET_GAMMA_CURVE
 0x26

	)

327 
	#DSI_SET_PAGE_ADDRESS
 0x2B

	)

328 
	#DSI_SET_PARTIAL_COLUMNS
 0x31

	)

329 
	#DSI_SET_PARTIAL_ROWS
 0x30

	)

330 
	#DSI_SET_PIXEL_FORMAT
 0x3A

	)

331 
	#DSI_SET_SCROLL_AREA
 0x33

	)

332 
	#DSI_SET_SCROLL_START
 0x37

	)

333 
	#DSI_SET_TEAR_OFF
 0x34

	)

334 
	#DSI_SET_TEAR_ON
 0x35

	)

335 
	#DSI_SET_TEAR_SCANLINE
 0x44

	)

336 
	#DSI_SET_VSYNC_TIMING
 0x40

	)

337 
	#DSI_SOFT_RESET
 0x01

	)

338 
	#DSI_WRITE_LUT
 0x2D

	)

339 
	#DSI_WRITE_MEMORY_CONTINUE
 0x3C

	)

340 
	#DSI_WRITE_MEMORY_START
 0x2C

	)

348 
	#DSI_VID_MODE_NB_PULSES
 0

	)

349 
	#DSI_VID_MODE_NB_EVENTS
 1

	)

350 
	#DSI_VID_MODE_BURST
 2

	)

351 
	#IS_DSI_VIDEO_MODE_TYPE
(
VideoModeTy³
è(((VideoModeTy³è=ğ
DSI_VID_MODE_NB_PULSES
è|| \

	)

352 ((
VideoModeTy³
è=ğ
DSI_VID_MODE_NB_EVENTS
) || \

353 ((
VideoModeTy³
è=ğ
DSI_VID_MODE_BURST
))

361 
	#DSI_COLOR_MODE_FULL
 0

	)

362 
	#DSI_COLOR_MODE_EIGHT
 
DSI_WCR_COLM


	)

363 
	#IS_DSI_COLOR_MODE
(
CŞÜMode
è(((CŞÜModeè=ğ
DSI_COLOR_MODE_FULL
è|| ((CŞÜModeè=ğ
DSI_COLOR_MODE_EIGHT
))

	)

371 
	#DSI_DISPLAY_ON
 0

	)

372 
	#DSI_DISPLAY_OFF
 
DSI_WCR_SHTDN


	)

373 
	#IS_DSI_SHUT_DOWN
(
ShutDown
è(((ShutDownè=ğ
DSI_DISPLAY_ON
è|| ((ShutDownè=ğ
DSI_DISPLAY_OFF
))

	)

381 
	#DSI_LP_COMMAND_DISABLE
 0

	)

382 
	#DSI_LP_COMMAND_ENABLE
 
DSI_VMCR_LPCE


	)

383 
	#IS_DSI_LP_COMMAND
(
LPCommªd
è(((LPCommªdè=ğ
DSI_LP_COMMAND_DISABLE
è|| ((LPCommªdè=ğ
DSI_LP_COMMAND_ENABLE
))

	)

391 
	#DSI_LP_HFP_DISABLE
 0

	)

392 
	#DSI_LP_HFP_ENABLE
 
DSI_VMCR_LPHFPE


	)

393 
	#IS_DSI_LP_HFP
(
LPHFP
è(((LPHFPè=ğ
DSI_LP_HFP_DISABLE
è|| ((LPHFPè=ğ
DSI_LP_HFP_ENABLE
))

	)

401 
	#DSI_LP_HBP_DISABLE
 0

	)

402 
	#DSI_LP_HBP_ENABLE
 
DSI_VMCR_LPHBPE


	)

403 
	#IS_DSI_LP_HBP
(
LPHBP
è(((LPHBPè=ğ
DSI_LP_HBP_DISABLE
è|| ((LPHBPè=ğ
DSI_LP_HBP_ENABLE
))

	)

411 
	#DSI_LP_VACT_DISABLE
 0

	)

412 
	#DSI_LP_VACT_ENABLE
 
DSI_VMCR_LPVAE


	)

413 
	#IS_DSI_LP_VACTIVE
(
LPVAùive
è(((LPVAùiveè=ğ
DSI_LP_VACT_DISABLE
è|| ((LPVAùiveè=ğ
DSI_LP_VACT_ENABLE
))

	)

421 
	#DSI_LP_VFP_DISABLE
 0

	)

422 
	#DSI_LP_VFP_ENABLE
 
DSI_VMCR_LPVFPE


	)

423 
	#IS_DSI_LP_VFP
(
LPVFP
è(((LPVFPè=ğ
DSI_LP_VFP_DISABLE
è|| ((LPVFPè=ğ
DSI_LP_VFP_ENABLE
))

	)

431 
	#DSI_LP_VBP_DISABLE
 0

	)

432 
	#DSI_LP_VBP_ENABLE
 
DSI_VMCR_LPVBPE


	)

433 
	#IS_DSI_LP_VBP
(
LPVBP
è(((LPVBPè=ğ
DSI_LP_VBP_DISABLE
è|| ((LPVBPè=ğ
DSI_LP_VBP_ENABLE
))

	)

441 
	#DSI_LP_VSYNC_DISABLE
 0

	)

442 
	#DSI_LP_VSYNC_ENABLE
 
DSI_VMCR_LPVSAE


	)

443 
	#IS_DSI_LP_VSYNC
(
LPVSYNC
è(((LPVSYNCè=ğ
DSI_LP_VSYNC_DISABLE
è|| ((LPVSYNCè=ğ
DSI_LP_VSYNC_ENABLE
))

	)

451 
	#DSI_FBTAA_DISABLE
 0

	)

452 
	#DSI_FBTAA_ENABLE
 
DSI_VMCR_FBTAAE


	)

453 
	#IS_DSI_FBTAA
(
F¿meBTAAcknowËdge
è(((F¿meBTAAcknowËdgeè=ğ
DSI_FBTAA_DISABLE
è|| ((F¿meBTAAcknowËdgeè=ğ
DSI_FBTAA_ENABLE
))

	)

461 
	#DSI_TE_DSILINK
 0

	)

462 
	#DSI_TE_EXTERNAL
 
DSI_WCFGR_TESRC


	)

463 
	#IS_DSI_TE_SOURCE
(
TESourû
è(((TESourûè=ğ
DSI_TE_DSILINK
è|| ((TESourûè=ğ
DSI_TE_EXTERNAL
))

	)

471 
	#DSI_TE_RISING_EDGE
 0

	)

472 
	#DSI_TE_FALLING_EDGE
 
DSI_WCFGR_TEPOL


	)

473 
	#IS_DSI_TE_POLARITY
(
TEPŞ¬™y
è(((TEPŞ¬™yè=ğ
DSI_TE_RISING_EDGE
è|| ((TEPŞ¬™yè=ğ
DSI_TE_FALLING_EDGE
))

	)

481 
	#DSI_VSYNC_FALLING
 0

	)

482 
	#DSI_VSYNC_RISING
 
DSI_WCFGR_VSPOL


	)

483 
	#IS_DSI_VS_POLARITY
(
VSPŞ¬™y
è(((VSPŞ¬™yè=ğ
DSI_VSYNC_FALLING
è|| ((VSPŞ¬™yè=ğ
DSI_VSYNC_RISING
))

	)

491 
	#DSI_AR_DISABLE
 0

	)

492 
	#DSI_AR_ENABLE
 
DSI_WCFGR_AR


	)

493 
	#IS_DSI_AUTOMATIC_REFRESH
(
Autom©icReäesh
è(((Autom©icReäeshè=ğ
DSI_AR_DISABLE
è|| ((Autom©icReäeshè=ğ
DSI_AR_ENABLE
))

	)

501 
	#DSI_TE_ACKNOWLEDGE_DISABLE
 0

	)

502 
	#DSI_TE_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_TEARE


	)

503 
	#IS_DSI_TE_ACK_REQUEST
(
TEAcknowËdgeReque¡
è(((TEAcknowËdgeReque¡è=ğ
DSI_TE_ACKNOWLEDGE_DISABLE
è|| ((TEAcknowËdgeReque¡è=ğ
DSI_TE_ACKNOWLEDGE_ENABLE
))

	)

511 
	#DSI_ACKNOWLEDGE_DISABLE
 0

	)

512 
	#DSI_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_ARE


	)

513 
	#IS_DSI_ACK_REQUEST
(
AcknowËdgeReque¡
è(((AcknowËdgeReque¡è=ğ
DSI_ACKNOWLEDGE_DISABLE
è|| ((AcknowËdgeReque¡è=ğ
DSI_ACKNOWLEDGE_ENABLE
))

	)

522 
	#DSI_LP_GSW0P_DISABLE
 0

	)

523 
	#DSI_LP_GSW0P_ENABLE
 
DSI_CMCR_GSW0TX


	)

524 
	#IS_DSI_LP_GSW0P
(
LP_GSW0P
è(((LP_GSW0Pè=ğ
DSI_LP_GSW0P_DISABLE
è|| ((LP_GSW0Pè=ğ
DSI_LP_GSW0P_ENABLE
))

	)

532 
	#DSI_LP_GSW1P_DISABLE
 0

	)

533 
	#DSI_LP_GSW1P_ENABLE
 
DSI_CMCR_GSW1TX


	)

534 
	#IS_DSI_LP_GSW1P
(
LP_GSW1P
è(((LP_GSW1Pè=ğ
DSI_LP_GSW1P_DISABLE
è|| ((LP_GSW1Pè=ğ
DSI_LP_GSW1P_ENABLE
))

	)

542 
	#DSI_LP_GSW2P_DISABLE
 0

	)

543 
	#DSI_LP_GSW2P_ENABLE
 
DSI_CMCR_GSW2TX


	)

544 
	#IS_DSI_LP_GSW2P
(
LP_GSW2P
è(((LP_GSW2Pè=ğ
DSI_LP_GSW2P_DISABLE
è|| ((LP_GSW2Pè=ğ
DSI_LP_GSW2P_ENABLE
))

	)

552 
	#DSI_LP_GSR0P_DISABLE
 0

	)

553 
	#DSI_LP_GSR0P_ENABLE
 
DSI_CMCR_GSR0TX


	)

554 
	#IS_DSI_LP_GSR0P
(
LP_GSR0P
è(((LP_GSR0Pè=ğ
DSI_LP_GSR0P_DISABLE
è|| ((LP_GSR0Pè=ğ
DSI_LP_GSR0P_ENABLE
))

	)

562 
	#DSI_LP_GSR1P_DISABLE
 0

	)

563 
	#DSI_LP_GSR1P_ENABLE
 
DSI_CMCR_GSR1TX


	)

564 
	#IS_DSI_LP_GSR1P
(
LP_GSR1P
è(((LP_GSR1Pè=ğ
DSI_LP_GSR1P_DISABLE
è|| ((LP_GSR1Pè=ğ
DSI_LP_GSR1P_ENABLE
))

	)

572 
	#DSI_LP_GSR2P_DISABLE
 0

	)

573 
	#DSI_LP_GSR2P_ENABLE
 
DSI_CMCR_GSR2TX


	)

574 
	#IS_DSI_LP_GSR2P
(
LP_GSR2P
è(((LP_GSR2Pè=ğ
DSI_LP_GSR2P_DISABLE
è|| ((LP_GSR2Pè=ğ
DSI_LP_GSR2P_ENABLE
))

	)

582 
	#DSI_LP_GLW_DISABLE
 0

	)

583 
	#DSI_LP_GLW_ENABLE
 
DSI_CMCR_GLWTX


	)

584 
	#IS_DSI_LP_GLW
(
LP_GLW
è(((LP_GLWè=ğ
DSI_LP_GLW_DISABLE
è|| ((LP_GLWè=ğ
DSI_LP_GLW_ENABLE
))

	)

592 
	#DSI_LP_DSW0P_DISABLE
 0

	)

593 
	#DSI_LP_DSW0P_ENABLE
 
DSI_CMCR_DSW0TX


	)

594 
	#IS_DSI_LP_DSW0P
(
LP_DSW0P
è(((LP_DSW0Pè=ğ
DSI_LP_DSW0P_DISABLE
è|| ((LP_DSW0Pè=ğ
DSI_LP_DSW0P_ENABLE
))

	)

602 
	#DSI_LP_DSW1P_DISABLE
 0

	)

603 
	#DSI_LP_DSW1P_ENABLE
 
DSI_CMCR_DSW1TX


	)

604 
	#IS_DSI_LP_DSW1P
(
LP_DSW1P
è(((LP_DSW1Pè=ğ
DSI_LP_DSW1P_DISABLE
è|| ((LP_DSW1Pè=ğ
DSI_LP_DSW1P_ENABLE
))

	)

612 
	#DSI_LP_DSR0P_DISABLE
 0

	)

613 
	#DSI_LP_DSR0P_ENABLE
 
DSI_CMCR_DSR0TX


	)

614 
	#IS_DSI_LP_DSR0P
(
LP_DSR0P
è(((LP_DSR0Pè=ğ
DSI_LP_DSR0P_DISABLE
è|| ((LP_DSR0Pè=ğ
DSI_LP_DSR0P_ENABLE
))

	)

622 
	#DSI_LP_DLW_DISABLE
 0

	)

623 
	#DSI_LP_DLW_ENABLE
 
DSI_CMCR_DLWTX


	)

624 
	#IS_DSI_LP_DLW
(
LP_DLW
è(((LP_DLWè=ğ
DSI_LP_DLW_DISABLE
è|| ((LP_DLWè=ğ
DSI_LP_DLW_ENABLE
))

	)

632 
	#DSI_LP_MRDP_DISABLE
 0

	)

633 
	#DSI_LP_MRDP_ENABLE
 
DSI_CMCR_MRDPS


	)

634 
	#IS_DSI_LP_MRDP
(
LP_MRDP
è(((LP_MRDPè=ğ
DSI_LP_MRDP_DISABLE
è|| ((LP_MRDPè=ğ
DSI_LP_MRDP_ENABLE
))

	)

642 
	#DSI_HS_PM_DISABLE
 0

	)

643 
	#DSI_HS_PM_ENABLE
 
DSI_TCCR3_PM


	)

652 
	#DSI_AUTO_CLK_LANE_CTRL_DISABLE
 0

	)

653 
	#DSI_AUTO_CLK_LANE_CTRL_ENABLE
 
DSI_CLCR_ACR


	)

654 
	#IS_DSI_AUTO_CLKLANE_CONTROL
(
AutoClkLªe
è(((AutoClkLªeè=ğ
DSI_AUTO_CLK_LANE_CTRL_DISABLE
è|| ((AutoClkLªeè=ğ
DSI_AUTO_CLK_LANE_CTRL_ENABLE
))

	)

662 
	#DSI_ONE_DATA_LANE
 0

	)

663 
	#DSI_TWO_DATA_LANES
 1

	)

664 
	#IS_DSI_NUMBER_OF_LANES
(
Numb”OfLªes
è(((Numb”OfLªesè=ğ
DSI_ONE_DATA_LANE
è|| ((Numb”OfLªesè=ğ
DSI_TWO_DATA_LANES
))

	)

672 
	#DSI_FLOW_CONTROL_CRC_RX
 
DSI_PCR_CRCRXE


	)

673 
	#DSI_FLOW_CONTROL_ECC_RX
 
DSI_PCR_ECCRXE


	)

674 
	#DSI_FLOW_CONTROL_BTA
 
DSI_PCR_BTAE


	)

675 
	#DSI_FLOW_CONTROL_EOTP_RX
 
DSI_PCR_ETRXE


	)

676 
	#DSI_FLOW_CONTROL_EOTP_TX
 
DSI_PCR_ETTXE


	)

677 
	#DSI_FLOW_CONTROL_ALL
 (
DSI_FLOW_CONTROL_CRC_RX
 | 
DSI_FLOW_CONTROL_ECC_RX
 | \

	)

678 
DSI_FLOW_CONTROL_BTA
 | 
DSI_FLOW_CONTROL_EOTP_RX
 | \

679 
DSI_FLOW_CONTROL_EOTP_TX
)

680 
	#IS_DSI_FLOW_CONTROL
(
FlowCÚŒŞ
è(((FlowCÚŒŞè| 
DSI_FLOW_CONTROL_ALL
è=ğDSI_FLOW_CONTROL_ALL)

	)

688 
	#DSI_RGB565
 ((
ušt32_t
)0x00000000è

	)

689 
	#DSI_RGB666
 ((
ušt32_t
)0x00000003è

	)

690 
	#DSI_RGB888
 ((
ušt32_t
)0x00000005)

	)

691 
	#IS_DSI_COLOR_CODING
(
CŞÜCodšg
è((CŞÜCodšgè<ğ5)

	)

700 
	#DSI_LOOSELY_PACKED_ENABLE
 
DSI_LCOLCR_LPE


	)

701 
	#DSI_LOOSELY_PACKED_DISABLE
 0

	)

702 
	#IS_DSI_LOOSELY_PACKED
(
Loo£lyPacked
è(((Loo£lyPackedè=ğ
DSI_LOOSELY_PACKED_ENABLE
è|| ((Loo£lyPackedè=ğ
DSI_LOOSELY_PACKED_DISABLE
))

	)

711 
	#DSI_HSYNC_ACTIVE_HIGH
 0

	)

712 
	#DSI_HSYNC_ACTIVE_LOW
 
DSI_LPCR_HSP


	)

713 
	#IS_DSI_HSYNC_POLARITY
(
HSYNC
è(((HSYNCè=ğ
DSI_HSYNC_ACTIVE_HIGH
è|| ((HSYNCè=ğ
DSI_HSYNC_ACTIVE_LOW
))

	)

721 
	#DSI_VSYNC_ACTIVE_HIGH
 0

	)

722 
	#DSI_VSYNC_ACTIVE_LOW
 
DSI_LPCR_VSP


	)

723 
	#IS_DSI_VSYNC_POLARITY
(
VSYNC
è(((VSYNCè=ğ
DSI_VSYNC_ACTIVE_HIGH
è|| ((VSYNCè=ğ
DSI_VSYNC_ACTIVE_LOW
))

	)

731 
	#DSI_DATA_ENABLE_ACTIVE_HIGH
 0

	)

732 
	#DSI_DATA_ENABLE_ACTIVE_LOW
 
DSI_LPCR_DEP


	)

733 
	#IS_DSI_DE_POLARITY
(
D©aEÇbË
è(((D©aEÇbËè=ğ
DSI_DATA_ENABLE_ACTIVE_HIGH
è|| ((D©aEÇbËè=ğ
DSI_DATA_ENABLE_ACTIVE_LOW
))

	)

741 
	#DSI_PLL_IN_DIV1
 ((
ušt32_t
)0x00000001)

	)

742 
	#DSI_PLL_IN_DIV2
 ((
ušt32_t
)0x00000002)

	)

743 
	#DSI_PLL_IN_DIV3
 ((
ušt32_t
)0x00000003)

	)

744 
	#DSI_PLL_IN_DIV4
 ((
ušt32_t
)0x00000004)

	)

745 
	#DSI_PLL_IN_DIV5
 ((
ušt32_t
)0x00000005)

	)

746 
	#DSI_PLL_IN_DIV6
 ((
ušt32_t
)0x00000006)

	)

747 
	#DSI_PLL_IN_DIV7
 ((
ušt32_t
)0x00000007)

	)

748 
	#IS_DSI_PLL_IDF
(
IDF
è(((IDFè=ğ
DSI_PLL_IN_DIV1
è|| \

	)

749 ((
IDF
è=ğ
DSI_PLL_IN_DIV2
) || \

750 ((
IDF
è=ğ
DSI_PLL_IN_DIV3
) || \

751 ((
IDF
è=ğ
DSI_PLL_IN_DIV4
) || \

752 ((
IDF
è=ğ
DSI_PLL_IN_DIV5
) || \

753 ((
IDF
è=ğ
DSI_PLL_IN_DIV6
) || \

754 ((
IDF
è=ğ
DSI_PLL_IN_DIV7
))

762 
	#DSI_PLL_OUT_DIV1
 ((
ušt32_t
)0x00000000)

	)

763 
	#DSI_PLL_OUT_DIV2
 ((
ušt32_t
)0x00000001)

	)

764 
	#DSI_PLL_OUT_DIV4
 ((
ušt32_t
)0x00000002)

	)

765 
	#DSI_PLL_OUT_DIV8
 ((
ušt32_t
)0x00000003)

	)

766 
	#IS_DSI_PLL_ODF
(
ODF
è(((ODFè=ğ
DSI_PLL_OUT_DIV1
è|| \

	)

767 ((
ODF
è=ğ
DSI_PLL_OUT_DIV2
) || \

768 ((
ODF
è=ğ
DSI_PLL_OUT_DIV4
) || \

769 ((
ODF
è=ğ
DSI_PLL_OUT_DIV8
))

770 
	#IS_DSI_PLL_NDIV
(
NDIV
è((10 <ğ(NDIV)è&& ((NDIVè<ğ125))

	)

778 
	#DSI_FLAG_TE
 
DSI_WISR_TEIF


	)

779 
	#DSI_FLAG_ER
 
DSI_WISR_ERIF


	)

780 
	#DSI_FLAG_BUSY
 
DSI_WISR_BUSY


	)

781 
	#DSI_FLAG_PLLLS
 
DSI_WISR_PLLLS


	)

782 
	#DSI_FLAG_PLLL
 
DSI_WISR_PLLLIF


	)

783 
	#DSI_FLAG_PLLU
 
DSI_WISR_PLLUIF


	)

784 
	#DSI_FLAG_RRS
 
DSI_WISR_RRS


	)

785 
	#DSI_FLAG_RR
 
DSI_WISR_RRIF


	)

787 
	#IS_DSI_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
DSI_FLAG_TE
è|| ((FLAGè=ğ
DSI_FLAG_ER
è|| \

	)

788 ((
FLAG
è=ğ
DSI_FLAG_PLLL
è|| ((FLAGè=ğ
DSI_FLAG_PLLU
) || \

789 ((
FLAG
è=ğ
DSI_FLAG_RR
))

790 
	#IS_DSI_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DSI_FLAG_TE
è|| ((FLAGè=ğ
DSI_FLAG_ER
è|| \

	)

791 ((
FLAG
è=ğ
DSI_FLAG_BUSY
è|| ((FLAGè=ğ
DSI_FLAG_PLLLS
) || \

792 ((
FLAG
è=ğ
DSI_FLAG_PLLL
è|| ((FLAGè=ğ
DSI_FLAG_PLLU
) || \

793 ((
FLAG
è=ğ
DSI_FLAG_RRS
è|| ((FLAGè=ğ
DSI_FLAG_RR
))

801 
	#DSI_IT_TE
 
DSI_WIER_TEIE


	)

802 
	#DSI_IT_ER
 
DSI_WIER_ERIE


	)

803 
	#DSI_IT_PLLL
 
DSI_WIER_PLLLIE


	)

804 
	#DSI_IT_PLLU
 
DSI_WIER_PLLUIE


	)

805 
	#DSI_IT_RR
 
DSI_WIER_RRIE


	)

807 
	#IS_DSI_IT
(
IT
è(((ITè=ğ
DSI_IT_TE
è|| ((ITè=ğ
DSI_IT_ER
è|| \

	)

808 ((
IT
è=ğ
DSI_IT_PLLL
è|| ((ITè=ğ
DSI_IT_PLLU
) || \

809 ((
IT
è=ğ
DSI_IT_RR
))

817 
	#DSI_DCS_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000005è

	)

818 
	#DSI_DCS_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000015è

	)

819 
	#DSI_GEN_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000003è

	)

820 
	#DSI_GEN_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000013è

	)

821 
	#DSI_GEN_SHORT_PKT_WRITE_P2
 ((
ušt32_t
)0x00000023è

	)

822 
	#IS_DSI_SHORT_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ğ
DSI_DCS_SHORT_PKT_WRITE_P0
è|| \

	)

823 ((
MODE
è=ğ
DSI_DCS_SHORT_PKT_WRITE_P1
) || \

824 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_WRITE_P0
) || \

825 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_WRITE_P1
) || \

826 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_WRITE_P2
))

834 
	#DSI_DCS_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000039è

	)

835 
	#DSI_GEN_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000029è

	)

836 
	#IS_DSI_LONG_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ğ
DSI_DCS_LONG_PKT_WRITE
è|| \

	)

837 ((
MODE
è=ğ
DSI_GEN_LONG_PKT_WRITE
))

845 
	#DSI_DCS_SHORT_PKT_READ
 ((
ušt32_t
)0x00000006è

	)

846 
	#DSI_GEN_SHORT_PKT_READ_P0
 ((
ušt32_t
)0x00000004è

	)

847 
	#DSI_GEN_SHORT_PKT_READ_P1
 ((
ušt32_t
)0x00000014è

	)

848 
	#DSI_GEN_SHORT_PKT_READ_P2
 ((
ušt32_t
)0x00000024è

	)

849 
	#IS_DSI_READ_PACKET_TYPE
(
MODE
è(((MODEè=ğ
DSI_DCS_SHORT_PKT_READ
è|| \

	)

850 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_READ_P0
) || \

851 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_READ_P1
) || \

852 ((
MODE
è=ğ
DSI_GEN_SHORT_PKT_READ_P2
))

860 
	#DSI_ERROR_NONE
 0

	)

861 
	#DSI_ERROR_ACK
 ((
ušt32_t
)0x00000001è

	)

862 
	#DSI_ERROR_PHY
 ((
ušt32_t
)0x00000002è

	)

863 
	#DSI_ERROR_TX
 ((
ušt32_t
)0x00000004è

	)

864 
	#DSI_ERROR_RX
 ((
ušt32_t
)0x00000008è

	)

865 
	#DSI_ERROR_ECC
 ((
ušt32_t
)0x00000010è

	)

866 
	#DSI_ERROR_CRC
 ((
ušt32_t
)0x00000020è

	)

867 
	#DSI_ERROR_PSE
 ((
ušt32_t
)0x00000040è

	)

868 
	#DSI_ERROR_EOT
 ((
ušt32_t
)0x00000080è

	)

869 
	#DSI_ERROR_OVF
 ((
ušt32_t
)0x00000100è

	)

870 
	#DSI_ERROR_GEN
 ((
ušt32_t
)0x00000200è

	)

878 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000)

	)

879 
	#DSI_DATA_LANES
 ((
ušt32_t
)0x00000001)

	)

880 
	#IS_DSI_LANE_GROUP
(
Lªe
è(((Lªeè=ğ
DSI_CLOCK_LANE
è|| ((Lªeè=ğ
DSI_DATA_LANES
))

	)

888 
	#DSI_SLEW_RATE_HSTX
 ((
ušt32_t
)0x00000000)

	)

889 
	#DSI_SLEW_RATE_LPTX
 ((
ušt32_t
)0x00000001)

	)

890 
	#DSI_HS_DELAY
 ((
ušt32_t
)0x00000002)

	)

891 
	#IS_DSI_COMMUNICATION_DELAY
(
CommD–ay
è(((CommD–ayè=ğ
DSI_SLEW_RATE_HSTX
è|| ((CommD–ayè=ğ
DSI_SLEW_RATE_LPTX
è|| ((CommD–ayè=ğ
DSI_HS_DELAY
))

	)

899 
	#DSI_SWAP_LANE_PINS
 ((
ušt32_t
)0x00000000)

	)

900 
	#DSI_INVERT_HS_SIGNAL
 ((
ušt32_t
)0x00000001)

	)

901 
	#IS_DSI_CUSTOM_LANE
(
Cu¡omLªe
è(((Cu¡omLªeè=ğ
DSI_SWAP_LANE_PINS
è|| ((Cu¡omLªeè=ğ
DSI_INVERT_HS_SIGNAL
))

	)

909 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000)

	)

910 
	#DSI_DATA_LANE0
 ((
ušt32_t
)0x00000001)

	)

911 
	#DSI_DATA_LANE1
 ((
ušt32_t
)0x00000002)

	)

912 
	#IS_DSI_LANE
(
Lªe
è(((Lªeè=ğ
DSI_CLOCK_LANE
è|| ((Lªeè=ğ
DSI_DATA_LANE0
è|| ((Lªeè=ğ
DSI_DATA_LANE1
))

	)

920 
	#DSI_TCLK_POST
 ((
ušt32_t
)0x00000000)

	)

921 
	#DSI_TLPX_CLK
 ((
ušt32_t
)0x00000001)

	)

922 
	#DSI_THS_EXIT
 ((
ušt32_t
)0x00000002)

	)

923 
	#DSI_TLPX_DATA
 ((
ušt32_t
)0x00000003)

	)

924 
	#DSI_THS_ZERO
 ((
ušt32_t
)0x00000004)

	)

925 
	#DSI_THS_TRAIL
 ((
ušt32_t
)0x00000005)

	)

926 
	#DSI_THS_PREPARE
 ((
ušt32_t
)0x00000006)

	)

927 
	#DSI_TCLK_ZERO
 ((
ušt32_t
)0x00000007)

	)

928 
	#DSI_TCLK_PREPARE
 ((
ušt32_t
)0x00000008)

	)

929 
	#IS_DSI_PHY_TIMING
(
Timšg
è(((Timšgè=ğ
DSI_TCLK_POST
 ) || \

	)

930 ((
Timšg
è=ğ
DSI_TLPX_CLK
 ) || \

931 ((
Timšg
è=ğ
DSI_THS_EXIT
 ) || \

932 ((
Timšg
è=ğ
DSI_TLPX_DATA
 ) || \

933 ((
Timšg
è=ğ
DSI_THS_ZERO
 ) || \

934 ((
Timšg
è=ğ
DSI_THS_TRAIL
 ) || \

935 ((
Timšg
è=ğ
DSI_THS_PREPARE
 ) || \

936 ((
Timšg
è=ğ
DSI_TCLK_ZERO
 ) || \

937 ((
Timšg
è=ğ
DSI_TCLK_PREPARE
))

941 
	#IS_DSI_ALL_PERIPH
(
PERIPH
è((PERIPHè=ğ
DSI
)

	)

946 
DSI_DeIn™
(
DSI_Ty³Def
 *
DSIx
);

947 
DSI_In™
(
DSI_Ty³Def
 *
DSIx
,
DSI_In™Ty³Def
* 
DSI_In™SŒuù
, 
DSI_PLLIn™Ty³Def
 *
PLLIn™
);

948 
DSI_SŒuùIn™
(
DSI_In™Ty³Def
* 
DSI_In™SŒuù
, 
DSI_HOST_TimeoutTy³Def
* 
DSI_HOST_TimeoutIn™SŒuù
);

949 
DSI_S‘G’”icVCID
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Vœtu®ChªÃlID
);

950 
DSI_CÚfigVideoMode
(
DSI_Ty³Def
 *
DSIx
, 
DSI_VidCfgTy³Def
 *
VidCfg
);

951 
DSI_CÚfigAd­‹dCommªdMode
(
DSI_Ty³Def
 *
DSIx
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
);

952 
DSI_CÚfigCommªd
(
DSI_Ty³Def
 *
DSIx
, 
DSI_LPCmdTy³Def
 *
LPCmd
);

953 
DSI_CÚfigFlowCÚŒŞ
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
FlowCÚŒŞ
);

954 
DSI_CÚfigPhyTim”
(
DSI_Ty³Def
 *
DSIx
, 
DSI_PHY_Tim”Ty³Def
 *
PhyTim”s
);

955 
DSI_CÚfigHo¡Timeouts
(
DSI_Ty³Def
 *
DSIx
, 
DSI_HOST_TimeoutTy³Def
 *
Ho¡Timeouts
);

956 
DSI_P©‹ºG’”©ÜS¹
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Mode
, ušt32_ˆ
Or›Á©iÚ
);

957 
DSI_P©‹ºG’”©ÜStİ
(
DSI_Ty³Def
 *
DSIx
);

958 
DSI_S¹
(
DSI_Ty³Def
 *
DSIx
);

959 
DSI_Stİ
(
DSI_Ty³Def
 *
DSIx
);

960 
DSI_Reäesh
(
DSI_Ty³Def
 *
DSIx
);

961 
DSI_CŞÜMode
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
CŞÜMode
);

962 
DSI_Shutdown
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Shutdown
);

965 
	#DSI_CÚfigLowPow”Commªd
 
DSI_CÚfigCommªd


	)

968 
DSI_ShÜtWr™e
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
ChªÃlID
, ušt32_ˆ
Mode
, ušt32_ˆ
P¬am1
, ušt32_ˆ
P¬am2
);

969 
DSI_LÚgWr™e
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
ChªÃlID
, ušt32_ˆ
Mode
, ušt32_ˆ
NbP¬ams
, ušt32_ˆ
P¬am1
, 
ušt8_t
* 
P¬am‘”sTabË
);

970 
DSI_R—d
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
ChªÃlNbr
, 
ušt8_t
* 
A¼ay
, ušt32_ˆ
Size
, ušt32_ˆ
Mode
, ušt32_ˆ
DCSCmd
, ušt8_t* 
P¬am‘”sTabË
);

973 
DSI_EÁ”ULPMD©a
(
DSI_Ty³Def
 *
DSIx
);

974 
DSI_Ex™ULPMD©a
(
DSI_Ty³Def
 *
DSIx
);

975 
DSI_EÁ”ULPM
(
DSI_Ty³Def
 *
DSIx
);

976 
DSI_Ex™ULPM
(
DSI_Ty³Def
 *
DSIx
);

977 
DSI_S‘SËwR©eAndD–ayTunšg
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
CommD–ay
, ušt32_ˆ
Lªe
, ušt32_ˆ
V®ue
);

978 
DSI_S‘LowPow”RXF‹r
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
F»qu’cy
);

979 
DSI_S‘SDD
(
DSI_Ty³Def
 *
DSIx
, 
FunùiÚ®S‹
 
S‹
);

980 
DSI_S‘LªePšsCÚfigu¿tiÚ
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Cu¡omLªe
, ušt32_ˆ
Lªe
, 
FunùiÚ®S‹
 
S‹
);

981 
DSI_S‘PHYTimšgs
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Timšg
, 
FunùiÚ®S‹
 
S‹
, ušt32_ˆ
V®ue
);

982 
DSI_FÜûTXStİMode
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
Lªe
, 
FunùiÚ®S‹
 
S‹
);

983 
DSI_FÜûRXLowPow”
(
DSI_Ty³Def
 *
DSIx
, 
FunùiÚ®S‹
 
S‹
);

984 
DSI_FÜûD©aLªesInRX
(
DSI_Ty³Def
 *
DSIx
, 
FunùiÚ®S‹
 
S‹
);

985 
DSI_S‘PuÎDown
(
DSI_Ty³Def
 *
DSIx
, 
FunùiÚ®S‹
 
S‹
);

986 
DSI_S‘CÚ‹ÁiÚD‘eùiÚOff
(
DSI_Ty³Def
 *
DSIx
, 
FunùiÚ®S‹
 
S‹
);

989 
DSI_ITCÚfig
(
DSI_Ty³Def
* 
DSIx
, 
ušt32_t
 
DSI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

990 
FÏgStus
 
DSI_G‘FÏgStus
(
DSI_Ty³Def
* 
DSIx
, 
ušt16_t
 
DSI_FLAG
);

991 
DSI_CË¬FÏg
(
DSI_Ty³Def
* 
DSIx
, 
ušt16_t
 
DSI_FLAG
);

992 
ITStus
 
DSI_G‘ITStus
(
DSI_Ty³Def
* 
DSIx
, 
ušt32_t
 
DSI_IT
);

993 
DSI_CË¬ITP’dšgB™
(
DSI_Ty³Def
* 
DSIx
, 
ušt32_t
 
DSI_IT
);

994 
DSI_CÚfigE¼ÜMÚ™Ü
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
AùiveE¼Üs
);

1005 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_exti.h

30 #iâdeà
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
EXTI_Mode_IÁ”ru±
 = 0x00,

57 
EXTI_Mode_Ev’t
 = 0x04

58 }
	tEXTIMode_Ty³Def
;

60 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ğ
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ğ
EXTI_Mode_Ev’t
))

	)

68 
EXTI_Trigg”_Risšg
 = 0x08,

69 
EXTI_Trigg”_F®lšg
 = 0x0C,

70 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

71 }
	tEXTITrigg”_Ty³Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
EXTI_Trigg”_Risšg
è|| \

	)

74 ((
TRIGGER
è=ğ
EXTI_Trigg”_F®lšg
) || \

75 ((
TRIGGER
è=ğ
EXTI_Trigg”_Risšg_F®lšg
))

82 
ušt32_t
 
EXTI_Lše
;

85 
EXTIMode_Ty³Def
 
EXTI_Mode
;

88 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

91 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

93 }
	tEXTI_In™Ty³Def
;

105 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

106 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

107 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

108 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

109 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

110 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

111 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

112 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

113 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

114 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

115 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

116 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

117 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

118 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

119 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

120 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

121 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

122 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

123 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

124 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

125 
	#EXTI_Lše20
 ((
ušt32_t
)0x00100000è

	)

126 
	#EXTI_Lše21
 ((
ušt32_t
)0x00200000è

	)

127 
	#EXTI_Lše22
 ((
ušt32_t
)0x00400000è

	)

128 
	#EXTI_Lše23
 ((
ušt32_t
)0x00800000è

	)

131 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFF800000è=ğ0x00è&& ((LINEè!ğ(
ušt16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ğ
EXTI_Lše0
è|| ((LINEè=ğ
EXTI_Lše1
è|| \

	)

134 ((
LINE
è=ğ
EXTI_Lše2
è|| ((LINEè=ğ
EXTI_Lše3
) || \

135 ((
LINE
è=ğ
EXTI_Lše4
è|| ((LINEè=ğ
EXTI_Lše5
) || \

136 ((
LINE
è=ğ
EXTI_Lše6
è|| ((LINEè=ğ
EXTI_Lše7
) || \

137 ((
LINE
è=ğ
EXTI_Lše8
è|| ((LINEè=ğ
EXTI_Lše9
) || \

138 ((
LINE
è=ğ
EXTI_Lše10
è|| ((LINEè=ğ
EXTI_Lše11
) || \

139 ((
LINE
è=ğ
EXTI_Lše12
è|| ((LINEè=ğ
EXTI_Lše13
) || \

140 ((
LINE
è=ğ
EXTI_Lše14
è|| ((LINEè=ğ
EXTI_Lše15
) || \

141 ((
LINE
è=ğ
EXTI_Lše16
è|| ((LINEè=ğ
EXTI_Lše17
) || \

142 ((
LINE
è=ğ
EXTI_Lše18
è|| ((LINEè=ğ
EXTI_Lše19
) || \

143 ((
LINE
è=ğ
EXTI_Lše20
è|| ((LINEè=ğ
EXTI_Lše21
) ||\

144 ((
LINE
è=ğ
EXTI_Lše22
è|| ((LINEè=ğ
EXTI_Lše23
))

158 
EXTI_DeIn™
();

161 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

162 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

163 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

166 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

167 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

168 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

169 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

171 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_flash.h

30 #iâdeà
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_L©’cy_0
 ((
ušt8_t
)0x0000è

	)

75 
	#FLASH_L©’cy_1
 ((
ušt8_t
)0x0001è

	)

76 
	#FLASH_L©’cy_2
 ((
ušt8_t
)0x0002è

	)

77 
	#FLASH_L©’cy_3
 ((
ušt8_t
)0x0003è

	)

78 
	#FLASH_L©’cy_4
 ((
ušt8_t
)0x0004è

	)

79 
	#FLASH_L©’cy_5
 ((
ušt8_t
)0x0005è

	)

80 
	#FLASH_L©’cy_6
 ((
ušt8_t
)0x0006è

	)

81 
	#FLASH_L©’cy_7
 ((
ušt8_t
)0x0007è

	)

82 
	#FLASH_L©’cy_8
 ((
ušt8_t
)0x0008è

	)

83 
	#FLASH_L©’cy_9
 ((
ušt8_t
)0x0009è

	)

84 
	#FLASH_L©’cy_10
 ((
ušt8_t
)0x000Aè

	)

85 
	#FLASH_L©’cy_11
 ((
ušt8_t
)0x000Bè

	)

86 
	#FLASH_L©’cy_12
 ((
ušt8_t
)0x000Cè

	)

87 
	#FLASH_L©’cy_13
 ((
ušt8_t
)0x000Dè

	)

88 
	#FLASH_L©’cy_14
 ((
ušt8_t
)0x000Eè

	)

89 
	#FLASH_L©’cy_15
 ((
ušt8_t
)0x000Fè

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ğ
FLASH_L©’cy_0
è|| \

	)

93 ((
LATENCY
è=ğ
FLASH_L©’cy_1
) || \

94 ((
LATENCY
è=ğ
FLASH_L©’cy_2
) || \

95 ((
LATENCY
è=ğ
FLASH_L©’cy_3
) || \

96 ((
LATENCY
è=ğ
FLASH_L©’cy_4
) || \

97 ((
LATENCY
è=ğ
FLASH_L©’cy_5
) || \

98 ((
LATENCY
è=ğ
FLASH_L©’cy_6
) || \

99 ((
LATENCY
è=ğ
FLASH_L©’cy_7
) || \

100 ((
LATENCY
è=ğ
FLASH_L©’cy_8
) || \

101 ((
LATENCY
è=ğ
FLASH_L©’cy_9
) || \

102 ((
LATENCY
è=ğ
FLASH_L©’cy_10
) || \

103 ((
LATENCY
è=ğ
FLASH_L©’cy_11
) || \

104 ((
LATENCY
è=ğ
FLASH_L©’cy_12
) || \

105 ((
LATENCY
è=ğ
FLASH_L©’cy_13
) || \

106 ((
LATENCY
è=ğ
FLASH_L©’cy_14
) || \

107 ((
LATENCY
è=ğ
FLASH_L©’cy_15
))

115 
	#VŞgeRªge_1
 ((
ušt8_t
)0x00è

	)

116 
	#VŞgeRªge_2
 ((
ušt8_t
)0x01è

	)

117 
	#VŞgeRªge_3
 ((
ušt8_t
)0x02è

	)

118 
	#VŞgeRªge_4
 ((
ušt8_t
)0x03è

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ğ
VŞgeRªge_1
è|| \

	)

121 ((
RANGE
è=ğ
VŞgeRªge_2
) || \

122 ((
RANGE
è=ğ
VŞgeRªge_3
) || \

123 ((
RANGE
è=ğ
VŞgeRªge_4
))

131 
	#FLASH_SeùÜ_0
 ((
ušt16_t
)0x0000è

	)

132 
	#FLASH_SeùÜ_1
 ((
ušt16_t
)0x0008è

	)

133 
	#FLASH_SeùÜ_2
 ((
ušt16_t
)0x0010è

	)

134 
	#FLASH_SeùÜ_3
 ((
ušt16_t
)0x0018è

	)

135 
	#FLASH_SeùÜ_4
 ((
ušt16_t
)0x0020è

	)

136 
	#FLASH_SeùÜ_5
 ((
ušt16_t
)0x0028è

	)

137 
	#FLASH_SeùÜ_6
 ((
ušt16_t
)0x0030è

	)

138 
	#FLASH_SeùÜ_7
 ((
ušt16_t
)0x0038è

	)

139 
	#FLASH_SeùÜ_8
 ((
ušt16_t
)0x0040è

	)

140 
	#FLASH_SeùÜ_9
 ((
ušt16_t
)0x0048è

	)

141 
	#FLASH_SeùÜ_10
 ((
ušt16_t
)0x0050è

	)

142 
	#FLASH_SeùÜ_11
 ((
ušt16_t
)0x0058è

	)

143 
	#FLASH_SeùÜ_12
 ((
ušt16_t
)0x0080è

	)

144 
	#FLASH_SeùÜ_13
 ((
ušt16_t
)0x0088è

	)

145 
	#FLASH_SeùÜ_14
 ((
ušt16_t
)0x0090è

	)

146 
	#FLASH_SeùÜ_15
 ((
ušt16_t
)0x0098è

	)

147 
	#FLASH_SeùÜ_16
 ((
ušt16_t
)0x00A0è

	)

148 
	#FLASH_SeùÜ_17
 ((
ušt16_t
)0x00A8è

	)

149 
	#FLASH_SeùÜ_18
 ((
ušt16_t
)0x00B0è

	)

150 
	#FLASH_SeùÜ_19
 ((
ušt16_t
)0x00B8è

	)

151 
	#FLASH_SeùÜ_20
 ((
ušt16_t
)0x00C0è

	)

152 
	#FLASH_SeùÜ_21
 ((
ušt16_t
)0x00C8è

	)

153 
	#FLASH_SeùÜ_22
 ((
ušt16_t
)0x00D0è

	)

154 
	#FLASH_SeùÜ_23
 ((
ušt16_t
)0x00D8è

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ğ
FLASH_SeùÜ_0
è|| ((SECTORè=ğ
FLASH_SeùÜ_1
è||\

	)

157 ((
SECTOR
è=ğ
FLASH_SeùÜ_2
è|| ((SECTORè=ğ
FLASH_SeùÜ_3
) ||\

158 ((
SECTOR
è=ğ
FLASH_SeùÜ_4
è|| ((SECTORè=ğ
FLASH_SeùÜ_5
) ||\

159 ((
SECTOR
è=ğ
FLASH_SeùÜ_6
è|| ((SECTORè=ğ
FLASH_SeùÜ_7
) ||\

160 ((
SECTOR
è=ğ
FLASH_SeùÜ_8
è|| ((SECTORè=ğ
FLASH_SeùÜ_9
) ||\

161 ((
SECTOR
è=ğ
FLASH_SeùÜ_10
è|| ((SECTORè=ğ
FLASH_SeùÜ_11
) ||\

162 ((
SECTOR
è=ğ
FLASH_SeùÜ_12
è|| ((SECTORè=ğ
FLASH_SeùÜ_13
) ||\

163 ((
SECTOR
è=ğ
FLASH_SeùÜ_14
è|| ((SECTORè=ğ
FLASH_SeùÜ_15
) ||\

164 ((
SECTOR
è=ğ
FLASH_SeùÜ_16
è|| ((SECTORè=ğ
FLASH_SeùÜ_17
) ||\

165 ((
SECTOR
è=ğ
FLASH_SeùÜ_18
è|| ((SECTORè=ğ
FLASH_SeùÜ_19
) ||\

166 ((
SECTOR
è=ğ
FLASH_SeùÜ_20
è|| ((SECTORè=ğ
FLASH_SeùÜ_21
) ||\

167 ((
SECTOR
è=ğ
FLASH_SeùÜ_22
è|| ((SECTORè=ğ
FLASH_SeùÜ_23
))

169 #ià
defšed
 (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
è|| defšed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x081FFFFF)è||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #ià
defšed
 (
STM32F40_41xxx
è|| defšed(
STM32F412xG
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x080FFFFF)è||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #ià
defšed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x0803FFFF)è||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #ià
defšed
 (
STM32F411xE
è|| defšed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x0807FFFF)è||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

189 #ià
defšed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x0801FFFF)è||\

	)

191 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

194 #ià
defšed
(
STM32F413_423xx
)

195 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ğ0x08000000è&& ((ADDRESSè<ğ0x0817FFFF)è||\

	)

196 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7BDF)))

205 
	#OB_WRP_SeùÜ_0
 ((
ušt32_t
)0x00000001è

	)

206 
	#OB_WRP_SeùÜ_1
 ((
ušt32_t
)0x00000002è

	)

207 
	#OB_WRP_SeùÜ_2
 ((
ušt32_t
)0x00000004è

	)

208 
	#OB_WRP_SeùÜ_3
 ((
ušt32_t
)0x00000008è

	)

209 
	#OB_WRP_SeùÜ_4
 ((
ušt32_t
)0x00000010è

	)

210 
	#OB_WRP_SeùÜ_5
 ((
ušt32_t
)0x00000020è

	)

211 
	#OB_WRP_SeùÜ_6
 ((
ušt32_t
)0x00000040è

	)

212 
	#OB_WRP_SeùÜ_7
 ((
ušt32_t
)0x00000080è

	)

213 
	#OB_WRP_SeùÜ_8
 ((
ušt32_t
)0x00000100è

	)

214 
	#OB_WRP_SeùÜ_9
 ((
ušt32_t
)0x00000200è

	)

215 
	#OB_WRP_SeùÜ_10
 ((
ušt32_t
)0x00000400è

	)

216 
	#OB_WRP_SeùÜ_11
 ((
ušt32_t
)0x00000800è

	)

217 
	#OB_WRP_SeùÜ_12
 ((
ušt32_t
)0x00000001è

	)

218 
	#OB_WRP_SeùÜ_13
 ((
ušt32_t
)0x00000002è

	)

219 
	#OB_WRP_SeùÜ_14
 ((
ušt32_t
)0x00000004è

	)

220 
	#OB_WRP_SeùÜ_15
 ((
ušt32_t
)0x00000008è

	)

221 
	#OB_WRP_SeùÜ_16
 ((
ušt32_t
)0x00000010è

	)

222 
	#OB_WRP_SeùÜ_17
 ((
ušt32_t
)0x00000020è

	)

223 
	#OB_WRP_SeùÜ_18
 ((
ušt32_t
)0x00000040è

	)

224 
	#OB_WRP_SeùÜ_19
 ((
ušt32_t
)0x00000080è

	)

225 
	#OB_WRP_SeùÜ_20
 ((
ušt32_t
)0x00000100è

	)

226 
	#OB_WRP_SeùÜ_21
 ((
ušt32_t
)0x00000200è

	)

227 
	#OB_WRP_SeùÜ_22
 ((
ušt32_t
)0x00000400è

	)

228 
	#OB_WRP_SeùÜ_23
 ((
ušt32_t
)0x00000800è

	)

229 
	#OB_WRP_SeùÜ_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

231 
	#IS_OB_WRP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ğ0x00000000è&& ((SECTORè!ğ0x00000000))

	)

239 
	#OB_PcROP_Di§bË
 ((
ušt8_t
)0x00è

	)

240 
	#OB_PcROP_EÇbË
 ((
ušt8_t
)0x80è

	)

241 
	#IS_OB_PCROP_SELECT
(
PCROP
è(((PCROPè=ğ
OB_PcROP_Di§bË
è|| ((PCROPè=ğ
OB_PcROP_EÇbË
))

	)

249 
	#OB_PCROP_SeùÜ_0
 ((
ušt32_t
)0x00000001è

	)

250 
	#OB_PCROP_SeùÜ_1
 ((
ušt32_t
)0x00000002è

	)

251 
	#OB_PCROP_SeùÜ_2
 ((
ušt32_t
)0x00000004è

	)

252 
	#OB_PCROP_SeùÜ_3
 ((
ušt32_t
)0x00000008è

	)

253 
	#OB_PCROP_SeùÜ_4
 ((
ušt32_t
)0x00000010è

	)

254 
	#OB_PCROP_SeùÜ_5
 ((
ušt32_t
)0x00000020è

	)

255 
	#OB_PCROP_SeùÜ_6
 ((
ušt32_t
)0x00000040è

	)

256 
	#OB_PCROP_SeùÜ_7
 ((
ušt32_t
)0x00000080è

	)

257 
	#OB_PCROP_SeùÜ_8
 ((
ušt32_t
)0x00000100è

	)

258 
	#OB_PCROP_SeùÜ_9
 ((
ušt32_t
)0x00000200è

	)

259 
	#OB_PCROP_SeùÜ_10
 ((
ušt32_t
)0x00000400è

	)

260 
	#OB_PCROP_SeùÜ_11
 ((
ušt32_t
)0x00000800è

	)

261 
	#OB_PCROP_SeùÜ_12
 ((
ušt32_t
)0x00000001è

	)

262 
	#OB_PCROP_SeùÜ_13
 ((
ušt32_t
)0x00000002è

	)

263 
	#OB_PCROP_SeùÜ_14
 ((
ušt32_t
)0x00000004è

	)

264 
	#OB_PCROP_SeùÜ_15
 ((
ušt32_t
)0x00000008è

	)

265 
	#OB_PCROP_SeùÜ_16
 ((
ušt32_t
)0x00000010è

	)

266 
	#OB_PCROP_SeùÜ_17
 ((
ušt32_t
)0x00000020è

	)

267 
	#OB_PCROP_SeùÜ_18
 ((
ušt32_t
)0x00000040è

	)

268 
	#OB_PCROP_SeùÜ_19
 ((
ušt32_t
)0x00000080è

	)

269 
	#OB_PCROP_SeùÜ_20
 ((
ušt32_t
)0x00000100è

	)

270 
	#OB_PCROP_SeùÜ_21
 ((
ušt32_t
)0x00000200è

	)

271 
	#OB_PCROP_SeùÜ_22
 ((
ušt32_t
)0x00000400è

	)

272 
	#OB_PCROP_SeùÜ_23
 ((
ušt32_t
)0x00000800è

	)

273 
	#OB_PCROP_SeùÜ_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

275 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ğ0x00000000è&& ((SECTORè!ğ0x00000000))

	)

283 
	#OB_RDP_Lev–_0
 ((
ušt8_t
)0xAA)

	)

284 
	#OB_RDP_Lev–_1
 ((
ušt8_t
)0x55)

	)

287 
	#IS_OB_RDP
(
LEVEL
è(((LEVELè=ğ
OB_RDP_Lev–_0
)||\

	)

288 ((
LEVEL
è=ğ
OB_RDP_Lev–_1
))

297 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

298 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

299 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_IWDG_SW
è|| ((SOURCEè=ğ
OB_IWDG_HW
))

	)

307 
	#OB_STOP_NoRST
 ((
ušt8_t
)0x40è

	)

308 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

309 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STOP_NoRST
è|| ((SOURCEè=ğ
OB_STOP_RST
))

	)

318 
	#OB_STDBY_NoRST
 ((
ušt8_t
)0x80è

	)

319 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

320 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STDBY_NoRST
è|| ((SOURCEè=ğ
OB_STDBY_RST
))

	)

328 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

329 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

330 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

331 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

332 
	#IS_OB_BOR
(
LEVEL
è(((LEVELè=ğ
OB_BOR_LEVEL1
è|| ((LEVELè=ğ
OB_BOR_LEVEL2
è||\

	)

333 ((
LEVEL
è=ğ
OB_BOR_LEVEL3
è|| ((LEVELè=ğ
OB_BOR_OFF
))

341 
	#OB_Du®_BoÙEÇbËd
 ((
ušt8_t
)0x10è

	)

342 
	#OB_Du®_BoÙDi§bËd
 ((
ušt8_t
)0x00è

	)

343 
	#IS_OB_BOOT
(
BOOT
è(((BOOTè=ğ
OB_Du®_BoÙEÇbËd
è|| ((BOOTè=ğ
OB_Du®_BoÙDi§bËd
))

	)

351 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x01000000è

	)

352 
	#FLASH_IT_ERR
 ((
ušt32_t
)0x02000000è

	)

353 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFCFFFFFFè=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

361 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000001è

	)

362 
	#FLASH_FLAG_OPERR
 ((
ušt32_t
)0x00000002è

	)

363 
	#FLASH_FLAG_WRPERR
 ((
ušt32_t
)0x00000010è

	)

364 
	#FLASH_FLAG_PGAERR
 ((
ušt32_t
)0x00000020è

	)

365 
	#FLASH_FLAG_PGPERR
 ((
ušt32_t
)0x00000040è

	)

366 
	#FLASH_FLAG_PGSERR
 ((
ušt32_t
)0x00000080è

	)

367 
	#FLASH_FLAG_RDERR
 ((
ušt32_t
)0x00000100è

	)

368 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00010000è

	)

369 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFE0Cè=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

370 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FLASH_FLAG_EOP
è|| ((FLAGè=ğ
FLASH_FLAG_OPERR
è|| \

	)

371 ((
FLAG
è=ğ
FLASH_FLAG_WRPERR
è|| ((FLAGè=ğ
FLASH_FLAG_PGAERR
) || \

372 ((
FLAG
è=ğ
FLASH_FLAG_PGPERR
è|| ((FLAGè=ğ
FLASH_FLAG_PGSERR
) || \

373 ((
FLAG
è=ğ
FLASH_FLAG_BSY
è|| ((FLAGè=ğ
FLASH_FLAG_RDERR
))

381 
	#FLASH_PSIZE_BYTE
 ((
ušt32_t
)0x00000000)

	)

382 
	#FLASH_PSIZE_HALF_WORD
 ((
ušt32_t
)0x00000100)

	)

383 
	#FLASH_PSIZE_WORD
 ((
ušt32_t
)0x00000200)

	)

384 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ušt32_t
)0x00000300)

	)

385 
	#CR_PSIZE_MASK
 ((
ušt32_t
)0xFFFFFCFF)

	)

393 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

394 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

395 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

396 
	#FLASH_OPT_KEY1
 ((
ušt32_t
)0x08192A3B)

	)

397 
	#FLASH_OPT_KEY2
 ((
ušt32_t
)0x4C5D6E7F)

	)

405 
	#ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

409 
	#OPTCR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C14)

	)

413 
	#OPTCR_BYTE1_ADDRESS
 ((
ušt32_t
)0x40023C15)

	)

417 
	#OPTCR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C16)

	)

421 
	#OPTCR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40023C17)

	)

426 
	#OPTCR1_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C1A)

	)

436 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

437 
FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

438 
FLASH_In¡ruùiÚCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

439 
FLASH_D©aCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

440 
FLASH_In¡ruùiÚCacheRe£t
();

441 
FLASH_D©aCacheRe£t
();

444 
FLASH_UÆock
();

445 
FLASH_Lock
();

446 
FLASH_Stus
 
FLASH_E¿£SeùÜ
(
ušt32_t
 
FLASH_SeùÜ
, 
ušt8_t
 
VŞgeRªge
);

447 
FLASH_Stus
 
FLASH_E¿£AÎSeùÜs
(
ušt8_t
 
VŞgeRªge
);

448 
FLASH_Stus
 
FLASH_E¿£AÎBªk1SeùÜs
(
ušt8_t
 
VŞgeRªge
);

449 
FLASH_Stus
 
FLASH_E¿£AÎBªk2SeùÜs
(
ušt8_t
 
VŞgeRªge
);

450 
FLASH_Stus
 
FLASH_Prog¿mDoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

451 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

452 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

453 
FLASH_Stus
 
FLASH_Prog¿mBy‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

456 
FLASH_OB_UÆock
();

457 
FLASH_OB_Lock
();

458 
FLASH_OB_WRPCÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
);

459 
FLASH_OB_WRP1CÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
);

460 
FLASH_OB_PCROPS–eùiÚCÚfig
(
ušt8_t
 
OB_PcROP
);

461 
FLASH_OB_PCROPCÚfig
(
ušt32_t
 
OB_PCROP
, 
FunùiÚ®S‹
 
NewS‹
);

462 
FLASH_OB_PCROP1CÚfig
(
ušt32_t
 
OB_PCROP
, 
FunùiÚ®S‹
 
NewS‹
);

463 
FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
);

464 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
);

465 
FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
);

466 
FLASH_OB_BoÙCÚfig
(
ušt8_t
 
OB_BOOT
);

467 
FLASH_Stus
 
FLASH_OB_Launch
();

468 
ušt8_t
 
FLASH_OB_G‘U£r
();

469 
ušt16_t
 
FLASH_OB_G‘WRP
();

470 
ušt16_t
 
FLASH_OB_G‘WRP1
();

471 
ušt16_t
 
FLASH_OB_G‘PCROP
();

472 
ušt16_t
 
FLASH_OB_G‘PCROP1
();

473 
FÏgStus
 
FLASH_OB_G‘RDP
();

474 
ušt8_t
 
FLASH_OB_G‘BOR
();

477 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

478 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

479 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

480 
FLASH_Stus
 
FLASH_G‘Stus
();

481 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
();

483 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_flash_ramfunc.h

30 #iâdeà
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

53 #ià
defšed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #–ià
defšed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__¿mfunc
 

	)

72 #–ià
defšed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FÏshIÁ”çûCmd
(
FunùiÚ®S‹
 
NewS‹
);

85 
__RAM_FUNC
 
FLASH_FÏshSË•ModeCmd
(
FunùiÚ®S‹
 
NewS‹
);

88 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fmc.h

30 #iâdeà
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
FMC_Add»ssS‘upTime
;

60 
ušt32_t
 
FMC_Add»ssHŞdTime
;

65 
ušt32_t
 
FMC_D©aS‘upTime
;

70 
ušt32_t
 
FMC_BusTuºAroundDu¿tiÚ
;

75 
ušt32_t
 
FMC_CLKDivisiÚ
;

79 
ušt32_t
 
FMC_D©aL©’cy
;

87 
ušt32_t
 
FMC_AcûssMode
;

89 }
	tFMC_NORSRAMTimšgIn™Ty³Def
;

96 
ušt32_t
 
FMC_Bªk
;

99 
ušt32_t
 
FMC_D©aAdd»ssMux
;

103 
ušt32_t
 
FMC_MemÜyTy³
;

107 
ušt32_t
 
FMC_MemÜyD©aWidth
;

110 
ušt32_t
 
FMC_Bur¡AcûssMode
;

114 
ušt32_t
 
FMC_Wa™SigÇlPŞ¬™y
;

118 
ušt32_t
 
FMC_W¿pMode
;

122 
ušt32_t
 
FMC_Wa™SigÇlAùive
;

127 
ušt32_t
 
FMC_Wr™eO³¿tiÚ
;

130 
ušt32_t
 
FMC_Wa™SigÇl
;

134 
ušt32_t
 
FMC_Ex‹ndedMode
;

137 
ušt32_t
 
FMC_AsynchrÚousWa™
;

141 
ušt32_t
 
FMC_Wr™eBur¡
;

144 
ušt32_t
 
FMC_CÚtšousClock
;

150 
FMC_NORSRAMTimšgIn™Ty³Def
* 
FMC_R—dWr™eTimšgSŒuù
;

152 
FMC_NORSRAMTimšgIn™Ty³Def
* 
FMC_Wr™eTimšgSŒuù
;

153 }
	tFMC_NORSRAMIn™Ty³Def
;

160 
ušt32_t
 
FMC_S‘upTime
;

166 
ušt32_t
 
FMC_Wa™S‘upTime
;

172 
ušt32_t
 
FMC_HŞdS‘upTime
;

179 
ušt32_t
 
FMC_HiZS‘upTime
;

184 }
	tFMC_NAND_PCCARDTimšgIn™Ty³Def
;

191 
ušt32_t
 
FMC_Bªk
;

194 
ušt32_t
 
FMC_Wa™ã©u»
;

197 
ušt32_t
 
FMC_MemÜyD©aWidth
;

200 
ušt32_t
 
FMC_ECC
;

203 
ušt32_t
 
FMC_ECCPageSize
;

206 
ušt32_t
 
FMC_TCLRS‘upTime
;

210 
ušt32_t
 
FMC_TARS‘upTime
;

214 
FMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FMC_CommÚS·ûTimšgSŒuù
;

216 
FMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FMC_A‰ribu‹S·ûTimšgSŒuù
;

217 }
	tFMC_NANDIn™Ty³Def
;

225 
ušt32_t
 
FMC_Wa™ã©u»
;

228 
ušt32_t
 
FMC_TCLRS‘upTime
;

232 
ušt32_t
 
FMC_TARS‘upTime
;

237 
FMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FMC_CommÚS·ûTimšgSŒuù
;

239 
FMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FMC_A‰ribu‹S·ûTimšgSŒuù
;

241 
FMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FMC_IOS·ûTimšgSŒuù
;

242 }
	tFMC_PCCARDIn™Ty³Def
;

250 
ušt32_t
 
FMC_LßdToAùiveD–ay
;

254 
ušt32_t
 
FMC_Ex™S–fReäeshD–ay
;

258 
ušt32_t
 
FMC_S–fReäeshTime
;

262 
ušt32_t
 
FMC_RowCyşeD–ay
;

267 
ušt32_t
 
FMC_Wr™eRecov”yTime
;

270 
ušt32_t
 
FMC_RPD–ay
;

274 
ušt32_t
 
FMC_RCDD–ay
;

278 }
	tFMC_SDRAMTimšgIn™Ty³Def
;

287 
ušt32_t
 
FMC_CommªdMode
;

290 
ušt32_t
 
FMC_CommªdT¬g‘
;

293 
ušt32_t
 
FMC_AutoReäeshNumb”
;

297 
ušt32_t
 
FMC_ModeRegi¡”Defš™iÚ
;

299 }
	tFMC_SDRAMCommªdTy³Def
;

307 
ušt32_t
 
FMC_Bªk
;

310 
ušt32_t
 
FMC_CŞumnB™sNumb”
;

313 
ušt32_t
 
FMC_RowB™sNumb”
;

316 
ušt32_t
 
FMC_SDMemÜyD©aWidth
;

319 
ušt32_t
 
FMC_IÁ”ÇlBªkNumb”
;

322 
ušt32_t
 
FMC_CASL©’cy
;

325 
ušt32_t
 
FMC_Wr™ePrÙeùiÚ
;

328 
ušt32_t
 
FMC_SDClockP”iod
;

332 
ušt32_t
 
FMC_R—dBur¡
;

336 
ušt32_t
 
FMC_R—dPeD–ay
;

339 
FMC_SDRAMTimšgIn™Ty³Def
* 
FMC_SDRAMTimšgSŒuù
;

341 }
	tFMC_SDRAMIn™Ty³Def
;

353 
	#FMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

354 
	#FMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

355 
	#FMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

356 
	#FMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
è(((BANKè=ğ
FMC_Bªk1_NORSRAM1
è|| \

	)

359 ((
BANK
è=ğ
FMC_Bªk1_NORSRAM2
) || \

360 ((
BANK
è=ğ
FMC_Bªk1_NORSRAM3
) || \

361 ((
BANK
è=ğ
FMC_Bªk1_NORSRAM4
))

369 
	#FMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

370 
	#FMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
è(((BANKè=ğ
FMC_Bªk2_NAND
è|| \

	)

373 ((
BANK
è=ğ
FMC_Bªk3_NAND
))

381 
	#FMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

389 
	#FMC_Bªk1_SDRAM
 ((
ušt32_t
)0x00000000)

	)

390 
	#FMC_Bªk2_SDRAM
 ((
ušt32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
è(((BANKè=ğ
FMC_Bªk1_SDRAM
è|| \

	)

393 ((
BANK
è=ğ
FMC_Bªk2_SDRAM
))

408 
	#FMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

409 
	#FMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
è(((MUXè=ğ
FMC_D©aAdd»ssMux_Di§bË
è|| \

	)

412 ((
MUX
è=ğ
FMC_D©aAdd»ssMux_EÇbË
))

421 
	#FMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

422 
	#FMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

423 
	#FMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
è(((MEMORYè=ğ
FMC_MemÜyTy³_SRAM
è|| \

	)

426 ((
MEMORY
è=ğ
FMC_MemÜyTy³_PSRAM
)|| \

427 ((
MEMORY
è=ğ
FMC_MemÜyTy³_NOR
))

436 
	#FMC_NORSRAM_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemÜyD©aWidth_32b
 ((
ušt32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FMC_NORSRAM_MemÜyD©aWidth_8b
è|| \

	)

441 ((
WIDTH
è=ğ
FMC_NORSRAM_MemÜyD©aWidth_16b
) || \

442 ((
WIDTH
è=ğ
FMC_NORSRAM_MemÜyD©aWidth_32b
))

451 
	#FMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

452 
	#FMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
è(((STATEè=ğ
FMC_Bur¡AcûssMode_Di§bË
è|| \

	)

455 ((
STATE
è=ğ
FMC_Bur¡AcûssMode_EÇbË
))

463 
	#FMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

464 
	#FMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
è(((STATEè=ğ
FMC_AsynchrÚousWa™_Di§bË
è|| \

	)

467 ((
STATE
è=ğ
FMC_AsynchrÚousWa™_EÇbË
))

475 
	#FMC_Wa™SigÇlPŞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

476 
	#FMC_Wa™SigÇlPŞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
FMC_Wa™SigÇlPŞ¬™y_Low
è|| \

	)

479 ((
POLARITY
è=ğ
FMC_Wa™SigÇlPŞ¬™y_High
))

487 
	#FMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

488 
	#FMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
è(((MODEè=ğ
FMC_W¿pMode_Di§bË
è|| \

	)

491 ((
MODE
è=ğ
FMC_W¿pMode_EÇbË
))

499 
	#FMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

500 
	#FMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ğ
FMC_Wa™SigÇlAùive_BefÜeWa™S‹
è|| \

	)

503 ((
ACTIVE
è=ğ
FMC_Wa™SigÇlAùive_DuršgWa™S‹
))

511 
	#FMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

512 
	#FMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
FMC_Wr™eO³¿tiÚ_Di§bË
è|| \

	)

515 ((
OPERATION
è=ğ
FMC_Wr™eO³¿tiÚ_EÇbË
))

523 
	#FMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

524 
	#FMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ğ
FMC_Wa™SigÇl_Di§bË
è|| \

	)

527 ((
SIGNAL
è=ğ
FMC_Wa™SigÇl_EÇbË
))

535 
	#FMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

536 
	#FMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
è(((MODEè=ğ
FMC_Ex‹ndedMode_Di§bË
è|| \

	)

539 ((
MODE
è=ğ
FMC_Ex‹ndedMode_EÇbË
))

548 
	#FMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

549 
	#FMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
è(((BURSTè=ğ
FMC_Wr™eBur¡_Di§bË
è|| \

	)

552 ((
BURST
è=ğ
FMC_Wr™eBur¡_EÇbË
))

561 
	#FMC_CClock_SyncOÆy
 ((
ušt32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ušt32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
è(((CCLOCKè=ğ
FMC_CClock_SyncOÆy
è|| \

	)

565 ((
CCLOCK
è=ğ
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ğ15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ğ15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
è(((DIVè> 0è&& ((DIVè<ğ15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ğ15)

	)

621 
	#FMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

622 
	#FMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

623 
	#FMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

624 
	#FMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
è(((MODEè=ğ
FMC_AcûssMode_A
è|| \

	)

627 ((
MODE
è=ğ
FMC_AcûssMode_B
) || \

628 ((
MODE
è=ğ
FMC_AcûssMode_C
) || \

629 ((
MODE
è=ğ
FMC_AcûssMode_D
))

645 
	#FMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

646 
	#FMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ğ
FMC_Wa™ã©u»_Di§bË
è|| \

	)

649 ((
FEATURE
è=ğ
FMC_Wa™ã©u»_EÇbË
))

657 
	#FMC_NAND_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FMC_NAND_MemÜyD©aWidth_8b
è|| \

	)

661 ((
WIDTH
è=ğ
FMC_NAND_MemÜyD©aWidth_16b
))

669 
	#FMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

670 
	#FMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
è(((STATEè=ğ
FMC_ECC_Di§bË
è|| \

	)

673 ((
STATE
è=ğ
FMC_ECC_EÇbË
))

681 
	#FMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ğ
FMC_ECCPageSize_256By‹s
è|| \

	)

689 ((
SIZE
è=ğ
FMC_ECCPageSize_512By‹s
) || \

690 ((
SIZE
è=ğ
FMC_ECCPageSize_1024By‹s
) || \

691 ((
SIZE
è=ğ
FMC_ECCPageSize_2048By‹s
) || \

692 ((
SIZE
è=ğ
FMC_ECCPageSize_4096By‹s
) || \

693 ((
SIZE
è=ğ
FMC_ECCPageSize_8192By‹s
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
è((TIMEè<ğ255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
è((TIMEè<ğ255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
è((TIMEè<ğ255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
è((TIMEè<ğ255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
è((TIMEè<ğ255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
è((TIMEè<ğ255)

	)

758 
	#FMC_CŞumnB™s_Numb”_8b
 ((
ušt32_t
)0x00000000)

	)

759 
	#FMC_CŞumnB™s_Numb”_9b
 ((
ušt32_t
)0x00000001)

	)

760 
	#FMC_CŞumnB™s_Numb”_10b
 ((
ušt32_t
)0x00000002)

	)

761 
	#FMC_CŞumnB™s_Numb”_11b
 ((
ušt32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
è(((COLUMNè=ğ
FMC_CŞumnB™s_Numb”_8b
è|| \

	)

764 ((
COLUMN
è=ğ
FMC_CŞumnB™s_Numb”_9b
) || \

765 ((
COLUMN
è=ğ
FMC_CŞumnB™s_Numb”_10b
) || \

766 ((
COLUMN
è=ğ
FMC_CŞumnB™s_Numb”_11b
))

775 
	#FMC_RowB™s_Numb”_11b
 ((
ušt32_t
)0x00000000)

	)

776 
	#FMC_RowB™s_Numb”_12b
 ((
ušt32_t
)0x00000004)

	)

777 
	#FMC_RowB™s_Numb”_13b
 ((
ušt32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
è(((ROWè=ğ
FMC_RowB™s_Numb”_11b
è|| \

	)

780 ((
ROW
è=ğ
FMC_RowB™s_Numb”_12b
) || \

781 ((
ROW
è=ğ
FMC_RowB™s_Numb”_13b
))

790 
	#FMC_SDMemÜy_Width_8b
 ((
ušt32_t
)0x00000000)

	)

791 
	#FMC_SDMemÜy_Width_16b
 ((
ušt32_t
)0x00000010)

	)

792 
	#FMC_SDMemÜy_Width_32b
 ((
ušt32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FMC_SDMemÜy_Width_8b
è|| \

	)

795 ((
WIDTH
è=ğ
FMC_SDMemÜy_Width_16b
) || \

796 ((
WIDTH
è=ğ
FMC_SDMemÜy_Width_32b
))

805 
	#FMC_IÁ”ÇlBªk_Numb”_2
 ((
ušt32_t
)0x00000000)

	)

806 
	#FMC_IÁ”ÇlBªk_Numb”_4
 ((
ušt32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
è(((NUMBERè=ğ
FMC_IÁ”ÇlBªk_Numb”_2
è|| \

	)

809 ((
NUMBER
è=ğ
FMC_IÁ”ÇlBªk_Numb”_4
))

819 
	#FMC_CAS_L©’cy_1
 ((
ušt32_t
)0x00000080)

	)

820 
	#FMC_CAS_L©’cy_2
 ((
ušt32_t
)0x00000100)

	)

821 
	#FMC_CAS_L©’cy_3
 ((
ušt32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
è(((LATENCYè=ğ
FMC_CAS_L©’cy_1
è|| \

	)

824 ((
LATENCY
è=ğ
FMC_CAS_L©’cy_2
) || \

825 ((
LATENCY
è=ğ
FMC_CAS_L©’cy_3
))

834 
	#FMC_Wr™e_PrÙeùiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

835 
	#FMC_Wr™e_PrÙeùiÚ_EÇbË
 ((
ušt32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
è(((WRITEè=ğ
FMC_Wr™e_PrÙeùiÚ_Di§bË
è|| \

	)

838 ((
WRITE
è=ğ
FMC_Wr™e_PrÙeùiÚ_EÇbË
))

848 
	#FMC_SDClock_Di§bË
 ((
ušt32_t
)0x00000000)

	)

849 
	#FMC_SDClock_P”iod_2
 ((
ušt32_t
)0x00000800)

	)

850 
	#FMC_SDClock_P”iod_3
 ((
ušt32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
è(((PERIODè=ğ
FMC_SDClock_Di§bË
è|| \

	)

853 ((
PERIOD
è=ğ
FMC_SDClock_P”iod_2
) || \

854 ((
PERIOD
è=ğ
FMC_SDClock_P”iod_3
))

863 
	#FMC_R—d_Bur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

864 
	#FMC_R—d_Bur¡_EÇbË
 ((
ušt32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
è(((RBURSTè=ğ
FMC_R—d_Bur¡_Di§bË
è|| \

	)

867 ((
RBURST
è=ğ
FMC_R—d_Bur¡_EÇbË
))

876 
	#FMC_R—dPe_D–ay_0
 ((
ušt32_t
)0x00000000)

	)

877 
	#FMC_R—dPe_D–ay_1
 ((
ušt32_t
)0x00002000)

	)

878 
	#FMC_R—dPe_D–ay_2
 ((
ušt32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
è(((DELAYè=ğ
FMC_R—dPe_D–ay_0
è|| \

	)

881 ((
DELAY
è=ğ
FMC_R—dPe_D–ay_1
) || \

882 ((
DELAY
è=ğ
FMC_R—dPe_D–ay_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ğ16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ğ16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ğ16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ğ16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ğ16))

	)

948 
	#FMC_Commªd_Mode_nÜm®
 ((
ušt32_t
)0x00000000)

	)

949 
	#FMC_Commªd_Mode_CLK_EÇbËd
 ((
ušt32_t
)0x00000001)

	)

950 
	#FMC_Commªd_Mode_PALL
 ((
ušt32_t
)0x00000002)

	)

951 
	#FMC_Commªd_Mode_AutoReäesh
 ((
ušt32_t
)0x00000003)

	)

952 
	#FMC_Commªd_Mode_LßdMode
 ((
ušt32_t
)0x00000004)

	)

953 
	#FMC_Commªd_Mode_S–äeäesh
 ((
ušt32_t
)0x00000005)

	)

954 
	#FMC_Commªd_Mode_Pow”Down
 ((
ušt32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
è(((COMMANDè=ğ
FMC_Commªd_Mode_nÜm®
è|| \

	)

957 ((
COMMAND
è=ğ
FMC_Commªd_Mode_CLK_EÇbËd
) || \

958 ((
COMMAND
è=ğ
FMC_Commªd_Mode_PALL
) || \

959 ((
COMMAND
è=ğ
FMC_Commªd_Mode_AutoReäesh
) || \

960 ((
COMMAND
è=ğ
FMC_Commªd_Mode_LßdMode
) || \

961 ((
COMMAND
è=ğ
FMC_Commªd_Mode_S–äeäesh
) || \

962 ((
COMMAND
è=ğ
FMC_Commªd_Mode_Pow”Down
))

971 
	#FMC_Commªd_T¬g‘_bªk2
 ((
ušt32_t
)0x00000008)

	)

972 
	#FMC_Commªd_T¬g‘_bªk1
 ((
ušt32_t
)0x00000010)

	)

973 
	#FMC_Commªd_T¬g‘_bªk1_2
 ((
ušt32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
è(((TARGETè=ğ
FMC_Commªd_T¬g‘_bªk1
è|| \

	)

976 ((
TARGET
è=ğ
FMC_Commªd_T¬g‘_bªk2
) || \

977 ((
TARGET
è=ğ
FMC_Commªd_T¬g‘_bªk1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
è(((NUMBERè> 0è&& ((NUMBERè<ğ16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
è((CONTENTè<ğ8191)

	)

1005 
	#FMC_NÜm®Mode_Stus
 ((
ušt32_t
)0x00000000)

	)

1006 
	#FMC_S–fReäeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_Pow”DownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
è(((STATUSè=ğ
FMC_NÜm®Mode_Stus
è|| \

	)

1010 ((
STATUS
è=ğ
FMC_S–fReäeshMode_Stus
) || \

1011 ((
STATUS
è=ğ
FMC_Pow”DownMode_Stus
))

1025 
	#FMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

1027 
	#FMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reäesh
 ((
ušt32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFBFC7è=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
è(((ITè=ğ
FMC_IT_RisšgEdge
è|| \

	)

1032 ((
IT
è=ğ
FMC_IT_Lev–
) || \

1033 ((
IT
è=ğ
FMC_IT_F®lšgEdge
) || \

1034 ((
IT
è=ğ
FMC_IT_Reäesh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
è(((BANKè=ğ
FMC_Bªk2_NAND
è|| \

	)

1037 ((
BANK
è=ğ
FMC_Bªk3_NAND
) || \

1038 ((
BANK
è=ğ
FMC_Bªk4_PCCARD
) || \

1039 ((
BANK
è=ğ
FMC_Bªk1_SDRAM
) || \

1040 ((
BANK
è=ğ
FMC_Bªk2_SDRAM
))

1048 
	#FMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reäesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FMC_FLAG_RisšgEdge
è|| \

	)

1056 ((
FLAG
è=ğ
FMC_FLAG_Lev–
) || \

1057 ((
FLAG
è=ğ
FMC_FLAG_F®lšgEdge
) || \

1058 ((
FLAG
è=ğ
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
è=ğ
FMC_FLAG_Reäesh
) || \

1060 ((
FLAG
è=ğ
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
è(((BANKè=ğ
FMC_Bªk2_NAND
è|| \

	)

1063 ((
BANK
è=ğ
FMC_Bªk3_NAND
) || \

1064 ((
BANK
è=ğ
FMC_Bªk4_PCCARD
) || \

1065 ((
BANK
è=ğ
FMC_Bªk1_SDRAM
) || \

1066 ((
BANK
è=ğ
FMC_Bªk2_SDRAM
) || \

1067 ((
BANK
è=ğ(
FMC_Bªk1_SDRAM
 | 
FMC_Bªk2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
è((COUNTè<ğ8191)

	)

1094 
FMC_NORSRAMDeIn™
(
ušt32_t
 
FMC_Bªk
);

1095 
FMC_NORSRAMIn™
(
FMC_NORSRAMIn™Ty³Def
* 
FMC_NORSRAMIn™SŒuù
);

1096 
FMC_NORSRAMSŒuùIn™
(
FMC_NORSRAMIn™Ty³Def
* 
FMC_NORSRAMIn™SŒuù
);

1097 
FMC_NORSRAMCmd
(
ušt32_t
 
FMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

1100 
FMC_NANDDeIn™
(
ušt32_t
 
FMC_Bªk
);

1101 
FMC_NANDIn™
(
FMC_NANDIn™Ty³Def
* 
FMC_NANDIn™SŒuù
);

1102 
FMC_NANDSŒuùIn™
(
FMC_NANDIn™Ty³Def
* 
FMC_NANDIn™SŒuù
);

1103 
FMC_NANDCmd
(
ušt32_t
 
FMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

1104 
FMC_NANDECCCmd
(
ušt32_t
 
FMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

1105 
ušt32_t
 
FMC_G‘ECC
(ušt32_ˆ
FMC_Bªk
);

1108 
FMC_PCCARDDeIn™
();

1109 
FMC_PCCARDIn™
(
FMC_PCCARDIn™Ty³Def
* 
FMC_PCCARDIn™SŒuù
);

1110 
FMC_PCCARDSŒuùIn™
(
FMC_PCCARDIn™Ty³Def
* 
FMC_PCCARDIn™SŒuù
);

1111 
FMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

1114 
FMC_SDRAMDeIn™
(
ušt32_t
 
FMC_Bªk
);

1115 
FMC_SDRAMIn™
(
FMC_SDRAMIn™Ty³Def
* 
FMC_SDRAMIn™SŒuù
);

1116 
FMC_SDRAMSŒuùIn™
(
FMC_SDRAMIn™Ty³Def
* 
FMC_SDRAMIn™SŒuù
);

1117 
FMC_SDRAMCmdCÚfig
(
FMC_SDRAMCommªdTy³Def
* 
FMC_SDRAMCommªdSŒuù
);

1118 
ušt32_t
 
FMC_G‘ModeStus
(ušt32_ˆ
SDRAM_Bªk
);

1119 
FMC_S‘ReäeshCouÁ
(
ušt32_t
 
FMC_CouÁ
);

1120 
FMC_S‘AutoReäesh_Numb”
(
ušt32_t
 
FMC_Numb”
);

1121 
FMC_SDRAMWr™ePrÙeùiÚCÚfig
(
ušt32_t
 
SDRAM_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

1124 
FMC_ITCÚfig
(
ušt32_t
 
FMC_Bªk
, ušt32_ˆ
FMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1125 
FÏgStus
 
FMC_G‘FÏgStus
(
ušt32_t
 
FMC_Bªk
, ušt32_ˆ
FMC_FLAG
);

1126 
FMC_CË¬FÏg
(
ušt32_t
 
FMC_Bªk
, ušt32_ˆ
FMC_FLAG
);

1127 
ITStus
 
FMC_G‘ITStus
(
ušt32_t
 
FMC_Bªk
, ušt32_ˆ
FMC_IT
);

1128 
FMC_CË¬ITP’dšgB™
(
ušt32_t
 
FMC_Bªk
, ušt32_ˆ
FMC_IT
);

1130 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fmpi2c.h

30 #iâdeà
__STM32F4xx_FMPI2C_H


31 
	#__STM32F4xx_FMPI2C_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

56 
ušt32_t
 
FMPI2C_Timšg
;

60 
ušt32_t
 
FMPI2C_AÇlogF‹r
;

63 
ušt32_t
 
FMPI2C_Dig™®F‹r
;

66 
ušt32_t
 
FMPI2C_Mode
;

69 
ušt32_t
 
FMPI2C_OwnAdd»ss1
;

72 
ušt32_t
 
FMPI2C_Ack
;

75 
ušt32_t
 
FMPI2C_AcknowËdgedAdd»ss
;

77 }
	tFMPI2C_In™Ty³Def
;

86 
	#IS_FMPI2C_ALL_PERIPH
(
PERIPH
è((PERIPHè=ğ
FMPI2C1
)

	)

92 
	#FMPI2C_AÇlogF‹r_EÇbË
 ((
ušt32_t
)0x00000000)

	)

93 
	#FMPI2C_AÇlogF‹r_Di§bË
 
FMPI2C_CR1_ANFOFF


	)

95 
	#IS_FMPI2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ğ
FMPI2C_AÇlogF‹r_EÇbË
è|| \

	)

96 ((
FILTER
è=ğ
FMPI2C_AÇlogF‹r_Di§bË
))

105 
	#IS_FMPI2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ğ0x0000000F)

	)

114 
	#FMPI2C_Mode_FMPI2C
 ((
ušt32_t
)0x00000000)

	)

115 
	#FMPI2C_Mode_SMBusDeviû
 
FMPI2C_CR1_SMBDEN


	)

116 
	#FMPI2C_Mode_SMBusHo¡
 
FMPI2C_CR1_SMBHEN


	)

118 
	#IS_FMPI2C_MODE
(
MODE
è(((MODEè=ğ
FMPI2C_Mode_FMPI2C
è|| \

	)

119 ((
MODE
è=ğ
FMPI2C_Mode_SMBusDeviû
) || \

120 ((
MODE
è=ğ
FMPI2C_Mode_SMBusHo¡
))

129 
	#FMPI2C_Ack_EÇbË
 ((
ušt32_t
)0x00000000)

	)

130 
	#FMPI2C_Ack_Di§bË
 
FMPI2C_CR2_NACK


	)

132 
	#IS_FMPI2C_ACK
(
ACK
è(((ACKè=ğ
FMPI2C_Ack_EÇbË
è|| \

	)

133 ((
ACK
è=ğ
FMPI2C_Ack_Di§bË
))

142 
	#FMPI2C_AcknowËdgedAdd»ss_7b™
 ((
ušt32_t
)0x00000000)

	)

143 
	#FMPI2C_AcknowËdgedAdd»ss_10b™
 
FMPI2C_OAR1_OA1MODE


	)

145 
	#IS_FMPI2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ğ
FMPI2C_AcknowËdgedAdd»ss_7b™
è|| \

	)

146 ((
ADDRESS
è=ğ
FMPI2C_AcknowËdgedAdd»ss_10b™
))

155 
	#IS_FMPI2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ğ(
ušt32_t
)0x000003FF)

	)

164 
	#FMPI2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt16_t
)0x0000)

	)

165 
	#FMPI2C_DœeùiÚ_Reûiv”
 ((
ušt16_t
)0x0400)

	)

167 
	#IS_FMPI2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
FMPI2C_DœeùiÚ_T¿nsm™‹r
è|| \

	)

168 ((
DIRECTION
è=ğ
FMPI2C_DœeùiÚ_Reûiv”
))

177 
	#FMPI2C_DMAReq_Tx
 
FMPI2C_CR1_TXDMAEN


	)

178 
	#FMPI2C_DMAReq_Rx
 
FMPI2C_CR1_RXDMAEN


	)

180 
	#IS_FMPI2C_DMA_REQ
(
REQ
è((((REQè& (
ušt32_t
)0xFFFF3FFFè=ğ0x00è&& ((REQè!ğ0x00))

	)

189 
	#IS_FMPI2C_SLAVE_ADDRESS
(
ADDRESS
è((ADDRESSè<ğ(
ušt16_t
)0x03FF)

	)

199 
	#IS_FMPI2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ğ(
ušt16_t
)0x00FF)

	)

209 
	#FMPI2C_OA2_NoMask
 ((
ušt8_t
)0x00)

	)

210 
	#FMPI2C_OA2_Mask01
 ((
ušt8_t
)0x01)

	)

211 
	#FMPI2C_OA2_Mask02
 ((
ušt8_t
)0x02)

	)

212 
	#FMPI2C_OA2_Mask03
 ((
ušt8_t
)0x03)

	)

213 
	#FMPI2C_OA2_Mask04
 ((
ušt8_t
)0x04)

	)

214 
	#FMPI2C_OA2_Mask05
 ((
ušt8_t
)0x05)

	)

215 
	#FMPI2C_OA2_Mask06
 ((
ušt8_t
)0x06)

	)

216 
	#FMPI2C_OA2_Mask07
 ((
ušt8_t
)0x07)

	)

218 
	#IS_FMPI2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ğ
FMPI2C_OA2_NoMask
è|| \

	)

219 ((
MASK
è=ğ
FMPI2C_OA2_Mask01
) || \

220 ((
MASK
è=ğ
FMPI2C_OA2_Mask02
) || \

221 ((
MASK
è=ğ
FMPI2C_OA2_Mask03
) || \

222 ((
MASK
è=ğ
FMPI2C_OA2_Mask04
) || \

223 ((
MASK
è=ğ
FMPI2C_OA2_Mask05
) || \

224 ((
MASK
è=ğ
FMPI2C_OA2_Mask06
) || \

225 ((
MASK
è=ğ
FMPI2C_OA2_Mask07
))

235 
	#IS_FMPI2C_TIMEOUT
(
TIMEOUT
è((TIMEOUTè<ğ(
ušt16_t
)0x0FFF)

	)

245 
	#FMPI2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

246 
	#FMPI2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

247 
	#FMPI2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

248 
	#FMPI2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

249 
	#FMPI2C_Regi¡”_TIMINGR
 ((
ušt8_t
)0x10)

	)

250 
	#FMPI2C_Regi¡”_TIMEOUTR
 ((
ušt8_t
)0x14)

	)

251 
	#FMPI2C_Regi¡”_ISR
 ((
ušt8_t
)0x18)

	)

252 
	#FMPI2C_Regi¡”_ICR
 ((
ušt8_t
)0x1C)

	)

253 
	#FMPI2C_Regi¡”_PECR
 ((
ušt8_t
)0x20)

	)

254 
	#FMPI2C_Regi¡”_RXDR
 ((
ušt8_t
)0x24)

	)

255 
	#FMPI2C_Regi¡”_TXDR
 ((
ušt8_t
)0x28)

	)

257 
	#IS_FMPI2C_REGISTER
(
REGISTER
è(((REGISTERè=ğ
FMPI2C_Regi¡”_CR1
è|| \

	)

258 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_CR2
) || \

259 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_OAR1
) || \

260 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_OAR2
) || \

261 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_TIMINGR
) || \

262 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_TIMEOUTR
) || \

263 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_ISR
) || \

264 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_ICR
) || \

265 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_PECR
) || \

266 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_RXDR
) || \

267 ((
REGISTER
è=ğ
FMPI2C_Regi¡”_TXDR
))

276 
	#FMPI2C_IT_ERRI
 
FMPI2C_CR1_ERRIE


	)

277 
	#FMPI2C_IT_TCI
 
FMPI2C_CR1_TCIE


	)

278 
	#FMPI2C_IT_STOPI
 
FMPI2C_CR1_STOPIE


	)

279 
	#FMPI2C_IT_NACKI
 
FMPI2C_CR1_NACKIE


	)

280 
	#FMPI2C_IT_ADDRI
 
FMPI2C_CR1_ADDRIE


	)

281 
	#FMPI2C_IT_RXI
 
FMPI2C_CR1_RXIE


	)

282 
	#FMPI2C_IT_TXI
 
FMPI2C_CR1_TXIE


	)

284 
	#IS_FMPI2C_CONFIG_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFF01è=ğ0x00è&& ((ITè!ğ0x00))

	)

294 
	#FMPI2C_FLAG_TXE
 
FMPI2C_ISR_TXE


	)

295 
	#FMPI2C_FLAG_TXIS
 
FMPI2C_ISR_TXIS


	)

296 
	#FMPI2C_FLAG_RXNE
 
FMPI2C_ISR_RXNE


	)

297 
	#FMPI2C_FLAG_ADDR
 
FMPI2C_ISR_ADDR


	)

298 
	#FMPI2C_FLAG_NACKF
 
FMPI2C_ISR_NACKF


	)

299 
	#FMPI2C_FLAG_STOPF
 
FMPI2C_ISR_STOPF


	)

300 
	#FMPI2C_FLAG_TC
 
FMPI2C_ISR_TC


	)

301 
	#FMPI2C_FLAG_TCR
 
FMPI2C_ISR_TCR


	)

302 
	#FMPI2C_FLAG_BERR
 
FMPI2C_ISR_BERR


	)

303 
	#FMPI2C_FLAG_ARLO
 
FMPI2C_ISR_ARLO


	)

304 
	#FMPI2C_FLAG_OVR
 
FMPI2C_ISR_OVR


	)

305 
	#FMPI2C_FLAG_PECERR
 
FMPI2C_ISR_PECERR


	)

306 
	#FMPI2C_FLAG_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

307 
	#FMPI2C_FLAG_ALERT
 
FMPI2C_ISR_ALERT


	)

308 
	#FMPI2C_FLAG_BUSY
 
FMPI2C_ISR_BUSY


	)

310 
	#IS_FMPI2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFF4000è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

312 
	#IS_FMPI2C_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FMPI2C_FLAG_TXE
è|| ((FLAGè=ğ
FMPI2C_FLAG_TXIS
è|| \

	)

313 ((
FLAG
è=ğ
FMPI2C_FLAG_RXNE
è|| ((FLAGè=ğ
FMPI2C_FLAG_ADDR
) || \

314 ((
FLAG
è=ğ
FMPI2C_FLAG_NACKF
è|| ((FLAGè=ğ
FMPI2C_FLAG_STOPF
) || \

315 ((
FLAG
è=ğ
FMPI2C_FLAG_TC
è|| ((FLAGè=ğ
FMPI2C_FLAG_TCR
) || \

316 ((
FLAG
è=ğ
FMPI2C_FLAG_BERR
è|| ((FLAGè=ğ
FMPI2C_FLAG_ARLO
) || \

317 ((
FLAG
è=ğ
FMPI2C_FLAG_OVR
è|| ((FLAGè=ğ
FMPI2C_FLAG_PECERR
) || \

318 ((
FLAG
è=ğ
FMPI2C_FLAG_TIMEOUT
è|| ((FLAGè=ğ
FMPI2C_FLAG_ALERT
) || \

319 ((
FLAG
è=ğ
FMPI2C_FLAG_BUSY
))

330 
	#FMPI2C_IT_TXIS
 
FMPI2C_ISR_TXIS


	)

331 
	#FMPI2C_IT_RXNE
 
FMPI2C_ISR_RXNE


	)

332 
	#FMPI2C_IT_ADDR
 
FMPI2C_ISR_ADDR


	)

333 
	#FMPI2C_IT_NACKF
 
FMPI2C_ISR_NACKF


	)

334 
	#FMPI2C_IT_STOPF
 
FMPI2C_ISR_STOPF


	)

335 
	#FMPI2C_IT_TC
 
FMPI2C_ISR_TC


	)

336 
	#FMPI2C_IT_TCR
 
FMPI2C_ISR_TCR


	)

337 
	#FMPI2C_IT_BERR
 
FMPI2C_ISR_BERR


	)

338 
	#FMPI2C_IT_ARLO
 
FMPI2C_ISR_ARLO


	)

339 
	#FMPI2C_IT_OVR
 
FMPI2C_ISR_OVR


	)

340 
	#FMPI2C_IT_PECERR
 
FMPI2C_ISR_PECERR


	)

341 
	#FMPI2C_IT_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

342 
	#FMPI2C_IT_ALERT
 
FMPI2C_ISR_ALERT


	)

344 
	#IS_FMPI2C_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFC001è=ğ0x00è&& ((ITè!ğ0x00))

	)

346 
	#IS_FMPI2C_GET_IT
(
IT
è(((ITè=ğ
FMPI2C_IT_TXIS
è|| ((ITè=ğ
FMPI2C_IT_RXNE
è|| \

	)

347 ((
IT
è=ğ
FMPI2C_IT_ADDR
è|| ((ITè=ğ
FMPI2C_IT_NACKF
) || \

348 ((
IT
è=ğ
FMPI2C_IT_STOPF
è|| ((ITè=ğ
FMPI2C_IT_TC
) || \

349 ((
IT
è=ğ
FMPI2C_IT_TCR
è|| ((ITè=ğ
FMPI2C_IT_BERR
) || \

350 ((
IT
è=ğ
FMPI2C_IT_ARLO
è|| ((ITè=ğ
FMPI2C_IT_OVR
) || \

351 ((
IT
è=ğ
FMPI2C_IT_PECERR
è|| ((ITè=ğ
FMPI2C_IT_TIMEOUT
) || \

352 ((
IT
è=ğ
FMPI2C_IT_ALERT
))

362 
	#FMPI2C_R–ßd_Mode
 
FMPI2C_CR2_RELOAD


	)

363 
	#FMPI2C_AutoEnd_Mode
 
FMPI2C_CR2_AUTOEND


	)

364 
	#FMPI2C_SoáEnd_Mode
 ((
ušt32_t
)0x00000000)

	)

367 
	#IS_RELOAD_END_MODE
(
MODE
è(((MODEè=ğ
FMPI2C_R–ßd_Mode
è|| \

	)

368 ((
MODE
è=ğ
FMPI2C_AutoEnd_Mode
) || \

369 ((
MODE
è=ğ
FMPI2C_SoáEnd_Mode
))

380 
	#FMPI2C_No_S¹Stİ
 ((
ušt32_t
)0x00000000)

	)

381 
	#FMPI2C_G’”©e_Stİ
 
FMPI2C_CR2_STOP


	)

382 
	#FMPI2C_G’”©e_S¹_R—d
 (
ušt32_t
)(
FMPI2C_CR2_START
 | 
FMPI2C_CR2_RD_WRN
)

	)

383 
	#FMPI2C_G’”©e_S¹_Wr™e
 
FMPI2C_CR2_START


	)

386 
	#IS_START_STOP_MODE
(
MODE
è(((MODEè=ğ
FMPI2C_G’”©e_Stİ
è|| \

	)

387 ((
MODE
è=ğ
FMPI2C_G’”©e_S¹_R—d
) || \

388 ((
MODE
è=ğ
FMPI2C_G’”©e_S¹_Wr™e
) || \

389 ((
MODE
è=ğ
FMPI2C_No_S¹Stİ
))

405 
FMPI2C_DeIn™
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

406 
FMPI2C_In™
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FMPI2C_In™Ty³Def
* 
FMPI2C_In™SŒuù
);

407 
FMPI2C_SŒuùIn™
(
FMPI2C_In™Ty³Def
* 
FMPI2C_In™SŒuù
);

408 
FMPI2C_Cmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

409 
FMPI2C_Soáw¬eRe£tCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

410 
FMPI2C_ITCÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

411 
FMPI2C_SŒ‘chClockCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

412 
FMPI2C_Du®Add»ssCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

413 
FMPI2C_OwnAdd»ss2CÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Mask
);

414 
FMPI2C_G’”®C®lCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

415 
FMPI2C_SÏveBy‹CÚŒŞCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

416 
FMPI2C_SÏveAdd»ssCÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
Add»ss
);

417 
FMPI2C_10B™Add»ssšgModeCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

420 
FMPI2C_AutoEndCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

421 
FMPI2C_R–ßdCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

422 
FMPI2C_Numb”OfBy‹sCÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt8_t
 
Numb”_By‹s
);

423 
FMPI2C_Ma¡”Reque¡CÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
FMPI2C_DœeùiÚ
);

424 
FMPI2C_G’”©eSTART
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

425 
FMPI2C_G’”©eSTOP
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

426 
FMPI2C_10B™Add»ssH—d”Cmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

427 
FMPI2C_AcknowËdgeCÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

428 
ušt8_t
 
FMPI2C_G‘Add»ssM©ched
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

429 
ušt16_t
 
FMPI2C_G‘T¿nsãrDœeùiÚ
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

430 
FMPI2C_T¿nsãrHªdlšg
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Numb”_By‹s
, 
ušt32_t
 
R–ßdEndMode
, ušt32_ˆ
S¹StİMode
);

433 
FMPI2C_SMBusAË¹Cmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

434 
FMPI2C_ClockTimeoutCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

435 
FMPI2C_Ex‹ndedClockTimeoutCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

436 
FMPI2C_IdËClockTimeoutCmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

437 
FMPI2C_TimeoutACÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
Timeout
);

438 
FMPI2C_TimeoutBCÚfig
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt16_t
 
Timeout
);

439 
FMPI2C_C®cuÏ‹PEC
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

440 
FMPI2C_PECReque¡Cmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

441 
ušt8_t
 
FMPI2C_G‘PEC
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

444 
ušt32_t
 
FMPI2C_R—dRegi¡”
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt8_t
 
FMPI2C_Regi¡”
);

447 
FMPI2C_S’dD©a
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt8_t
 
D©a
);

448 
ušt8_t
 
FMPI2C_ReûiveD©a
(
FMPI2C_Ty³Def
* 
FMPI2Cx
);

451 
FMPI2C_DMACmd
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

454 
FÏgStus
 
FMPI2C_G‘FÏgStus
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_FLAG
);

455 
FMPI2C_CË¬FÏg
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_FLAG
);

456 
ITStus
 
FMPI2C_G‘ITStus
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_IT
);

457 
FMPI2C_CË¬ITP’dšgB™
(
FMPI2C_Ty³Def
* 
FMPI2Cx
, 
ušt32_t
 
FMPI2C_IT
);

468 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fsmc.h

30 #iâdeà
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

60 
ušt32_t
 
FSMC_Add»ssHŞdTime
;

65 
ušt32_t
 
FSMC_D©aS‘upTime
;

70 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

75 
ušt32_t
 
FSMC_CLKDivisiÚ
;

79 
ušt32_t
 
FSMC_D©aL©’cy
;

87 
ušt32_t
 
FSMC_AcûssMode
;

89 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

96 
ušt32_t
 
FSMC_Bªk
;

99 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

103 
ušt32_t
 
FSMC_MemÜyTy³
;

107 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

110 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

114 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

118 
ušt32_t
 
FSMC_Wa™SigÇlPŞ¬™y
;

122 
ušt32_t
 
FSMC_W¿pMode
;

126 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

131 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

134 
ušt32_t
 
FSMC_Wa™SigÇl
;

138 
ušt32_t
 
FSMC_Ex‹ndedMode
;

141 
ušt32_t
 
FSMC_Wr™eBur¡
;

144 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

146 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

147 }
	tFSMC_NORSRAMIn™Ty³Def
;

154 
ušt32_t
 
FSMC_S‘upTime
;

160 
ušt32_t
 
FSMC_Wa™S‘upTime
;

166 
ušt32_t
 
FSMC_HŞdS‘upTime
;

173 
ušt32_t
 
FSMC_HiZS‘upTime
;

178 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

185 
ušt32_t
 
FSMC_Bªk
;

188 
ušt32_t
 
FSMC_Wa™ã©u»
;

191 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

194 
ušt32_t
 
FSMC_ECC
;

197 
ušt32_t
 
FSMC_ECCPageSize
;

200 
ušt32_t
 
FSMC_TCLRS‘upTime
;

204 
ušt32_t
 
FSMC_TARS‘upTime
;

208 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

210 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

211 }
	tFSMC_NANDIn™Ty³Def
;

219 
ušt32_t
 
FSMC_Wa™ã©u»
;

222 
ušt32_t
 
FSMC_TCLRS‘upTime
;

226 
ušt32_t
 
FSMC_TARS‘upTime
;

231 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

233 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

235 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

236 }
	tFSMC_PCCARDIn™Ty³Def
;

247 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

248 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

249 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

250 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

258 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

259 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

267 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk1_NORSRAM1
è|| \

	)

273 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM2
) || \

274 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM3
) || \

275 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

278 ((
BANK
è=ğ
FSMC_Bªk3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

281 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

282 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
è|| \

	)

285 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

286 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

296 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

297 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ğ
FSMC_D©aAdd»ssMux_Di§bË
è|| \

	)

299 ((
MUX
è=ğ
FSMC_D©aAdd»ssMux_EÇbË
))

308 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

309 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

310 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ğ
FSMC_MemÜyTy³_SRAM
è|| \

	)

312 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_PSRAM
)|| \

313 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_NOR
))

322 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

323 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FSMC_MemÜyD©aWidth_8b
è|| \

	)

325 ((
WIDTH
è=ğ
FSMC_MemÜyD©aWidth_16b
))

334 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

335 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ğ
FSMC_Bur¡AcûssMode_Di§bË
è|| \

	)

337 ((
STATE
è=ğ
FSMC_Bur¡AcûssMode_EÇbË
))

345 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ğ
FSMC_AsynchrÚousWa™_Di§bË
è|| \

	)

348 ((
STATE
è=ğ
FSMC_AsynchrÚousWa™_EÇbË
))

356 
	#FSMC_Wa™SigÇlPŞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

357 
	#FSMC_Wa™SigÇlPŞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
FSMC_Wa™SigÇlPŞ¬™y_Low
è|| \

	)

359 ((
POLARITY
è=ğ
FSMC_Wa™SigÇlPŞ¬™y_High
))

367 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

368 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ğ
FSMC_W¿pMode_Di§bË
è|| \

	)

370 ((
MODE
è=ğ
FSMC_W¿pMode_EÇbË
))

378 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

379 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ğ
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
è|| \

	)

381 ((
ACTIVE
è=ğ
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

389 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

390 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
FSMC_Wr™eO³¿tiÚ_Di§bË
è|| \

	)

392 ((
OPERATION
è=ğ
FSMC_Wr™eO³¿tiÚ_EÇbË
))

400 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

401 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ğ
FSMC_Wa™SigÇl_Di§bË
è|| \

	)

403 ((
SIGNAL
è=ğ
FSMC_Wa™SigÇl_EÇbË
))

411 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

412 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ğ
FSMC_Ex‹ndedMode_Di§bË
è|| \

	)

415 ((
MODE
è=ğ
FSMC_Ex‹ndedMode_EÇbË
))

424 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

425 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ğ
FSMC_Wr™eBur¡_Di§bË
è|| \

	)

427 ((
BURST
è=ğ
FSMC_Wr™eBur¡_EÇbË
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ğ0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ğ0xF)

	)

483 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

484 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

485 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

486 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ğ
FSMC_AcûssMode_A
è|| \

	)

488 ((
MODE
è=ğ
FSMC_AcûssMode_B
) || \

489 ((
MODE
è=ğ
FSMC_AcûssMode_C
) || \

490 ((
MODE
è=ğ
FSMC_AcûssMode_D
))

506 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

507 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ğ
FSMC_Wa™ã©u»_Di§bË
è|| \

	)

509 ((
FEATURE
è=ğ
FSMC_Wa™ã©u»_EÇbË
))

518 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

519 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ğ
FSMC_ECC_Di§bË
è|| \

	)

521 ((
STATE
è=ğ
FSMC_ECC_EÇbË
))

529 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ğ
FSMC_ECCPageSize_256By‹s
è|| \

	)

536 ((
SIZE
è=ğ
FSMC_ECCPageSize_512By‹s
) || \

537 ((
SIZE
è=ğ
FSMC_ECCPageSize_1024By‹s
) || \

538 ((
SIZE
è=ğ
FSMC_ECCPageSize_2048By‹s
) || \

539 ((
SIZE
è=ğ
FSMC_ECCPageSize_4096By‹s
) || \

540 ((
SIZE
è=ğ
FSMC_ECCPageSize_8192By‹s
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

596 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

598 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ğ
FSMC_IT_RisšgEdge
è|| \

	)

601 ((
IT
è=ğ
FSMC_IT_Lev–
) || \

602 ((
IT
è=ğ
FSMC_IT_F®lšgEdge
))

610 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FSMC_FLAG_RisšgEdge
è|| \

	)

615 ((
FLAG
è=ğ
FSMC_FLAG_Lev–
) || \

616 ((
FLAG
è=ğ
FSMC_FLAG_F®lšgEdge
) || \

617 ((
FLAG
è=ğ
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

636 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

637 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

638 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

639 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

642 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

643 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

644 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

645 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

646 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

647 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

650 
FSMC_PCCARDDeIn™
();

651 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

652 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

653 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

656 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

657 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

658 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

659 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

660 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

662 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_gpio.h

30 #iâdeà
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
GPIOA
è|| \

	)

51 ((
PERIPH
è=ğ
GPIOB
) || \

52 ((
PERIPH
è=ğ
GPIOC
) || \

53 ((
PERIPH
è=ğ
GPIOD
) || \

54 ((
PERIPH
è=ğ
GPIOE
) || \

55 ((
PERIPH
è=ğ
GPIOF
) || \

56 ((
PERIPH
è=ğ
GPIOG
) || \

57 ((
PERIPH
è=ğ
GPIOH
) || \

58 ((
PERIPH
è=ğ
GPIOI
) || \

59 ((
PERIPH
è=ğ
GPIOJ
) || \

60 ((
PERIPH
è=ğ
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_Ty³Def
;

72 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ğ
GPIO_Mode_IN
è|| ((MODEè=ğ
GPIO_Mode_OUT
è|| \

	)

73 ((
MODE
è=ğ
GPIO_Mode_AF
)|| ((MODEè=ğ
GPIO_Mode_AN
))

80 
GPIO_OTy³_PP
 = 0x00,

81 
GPIO_OTy³_OD
 = 0x01

82 }
	tGPIOOTy³_Ty³Def
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
è(((OTYPEè=ğ
GPIO_OTy³_PP
è|| ((OTYPEè=ğ
GPIO_OTy³_OD
))

	)

91 
GPIO_Low_S³ed
 = 0x00,

92 
GPIO_Medium_S³ed
 = 0x01,

93 
GPIO_Fa¡_S³ed
 = 0x02,

94 
GPIO_High_S³ed
 = 0x03

95 }
	tGPIOS³ed_Ty³Def
;

98 
	#GPIO_S³ed_2MHz
 
GPIO_Low_S³ed


	)

99 
	#GPIO_S³ed_25MHz
 
GPIO_Medium_S³ed


	)

100 
	#GPIO_S³ed_50MHz
 
GPIO_Fa¡_S³ed


	)

101 
	#GPIO_S³ed_100MHz
 
GPIO_High_S³ed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ğ
GPIO_Low_S³ed
è|| ((SPEEDè=ğ
GPIO_Medium_S³ed
è|| \

	)

104 ((
SPEED
è=ğ
GPIO_Fa¡_S³ed
)|| ((SPEEDè=ğ
GPIO_High_S³ed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_Ty³Def
;

115 
	#IS_GPIO_PUPD
(
PUPD
è(((PUPDè=ğ
GPIO_PuPd_NOPULL
è|| ((PUPDè=ğ
GPIO_PuPd_UP
è|| \

	)

116 ((
PUPD
è=ğ
GPIO_PuPd_DOWN
))

123 
B™_RESET
 = 0,

124 
B™_SET


125 }
	tB™AùiÚ
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ğ
B™_RESET
è|| ((ACTIONè=ğ
B™_SET
))

	)

134 
ušt32_t
 
GPIO_Pš
;

137 
GPIOMode_Ty³Def
 
GPIO_Mode
;

140 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

143 
GPIOOTy³_Ty³Def
 
GPIO_OTy³
;

146 
GPIOPuPd_Ty³Def
 
GPIO_PuPd
;

148 }
	tGPIO_In™Ty³Def
;

159 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

160 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

161 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

162 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

163 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

164 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

165 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

166 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

167 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

168 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

169 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

170 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

171 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

172 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

173 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

174 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

175 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

177 
	#GPIO_PIN_MASK
 ((
ušt32_t
)0x0000FFFFè

	)

178 
	#IS_GPIO_PIN
(
PIN
è(((PINè& 
GPIO_PIN_MASK
 ) !ğ(
ušt32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ğ
GPIO_Pš_0
è|| \

	)

180 ((
PIN
è=ğ
GPIO_Pš_1
) || \

181 ((
PIN
è=ğ
GPIO_Pš_2
) || \

182 ((
PIN
è=ğ
GPIO_Pš_3
) || \

183 ((
PIN
è=ğ
GPIO_Pš_4
) || \

184 ((
PIN
è=ğ
GPIO_Pš_5
) || \

185 ((
PIN
è=ğ
GPIO_Pš_6
) || \

186 ((
PIN
è=ğ
GPIO_Pš_7
) || \

187 ((
PIN
è=ğ
GPIO_Pš_8
) || \

188 ((
PIN
è=ğ
GPIO_Pš_9
) || \

189 ((
PIN
è=ğ
GPIO_Pš_10
) || \

190 ((
PIN
è=ğ
GPIO_Pš_11
) || \

191 ((
PIN
è=ğ
GPIO_Pš_12
) || \

192 ((
PIN
è=ğ
GPIO_Pš_13
) || \

193 ((
PIN
è=ğ
GPIO_Pš_14
) || \

194 ((
PIN
è=ğ
GPIO_Pš_15
))

203 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

204 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

205 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

206 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

207 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

208 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

209 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

210 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

211 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

212 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

213 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

214 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

215 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

216 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

217 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

218 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ğ
GPIO_PšSourû0
è|| \

	)

221 ((
PINSOURCE
è=ğ
GPIO_PšSourû1
) || \

222 ((
PINSOURCE
è=ğ
GPIO_PšSourû2
) || \

223 ((
PINSOURCE
è=ğ
GPIO_PšSourû3
) || \

224 ((
PINSOURCE
è=ğ
GPIO_PšSourû4
) || \

225 ((
PINSOURCE
è=ğ
GPIO_PšSourû5
) || \

226 ((
PINSOURCE
è=ğ
GPIO_PšSourû6
) || \

227 ((
PINSOURCE
è=ğ
GPIO_PšSourû7
) || \

228 ((
PINSOURCE
è=ğ
GPIO_PšSourû8
) || \

229 ((
PINSOURCE
è=ğ
GPIO_PšSourû9
) || \

230 ((
PINSOURCE
è=ğ
GPIO_PšSourû10
) || \

231 ((
PINSOURCE
è=ğ
GPIO_PšSourû11
) || \

232 ((
PINSOURCE
è=ğ
GPIO_PšSourû12
) || \

233 ((
PINSOURCE
è=ğ
GPIO_PšSourû13
) || \

234 ((
PINSOURCE
è=ğ
GPIO_PšSourû14
) || \

235 ((
PINSOURCE
è=ğ
GPIO_PšSourû15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

247 
	#GPIO_AF_MCO
 ((
ušt8_t
)0x00è

	)

248 
	#GPIO_AF_TAMPER
 ((
ušt8_t
)0x00è

	)

249 
	#GPIO_AF_SWJ
 ((
ušt8_t
)0x00è

	)

250 
	#GPIO_AF_TRACE
 ((
ušt8_t
)0x00è

	)

251 #ià
defšed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00è

	)

258 
	#GPIO_AF_TIM1
 ((
ušt8_t
)0x01è

	)

259 
	#GPIO_AF_TIM2
 ((
ušt8_t
)0x01è

	)

260 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

261 
	#GPIO_AF_LPTIM
 ((
ušt8_t
)0x01è

	)

266 
	#GPIO_AF_TIM3
 ((
ušt8_t
)0x02è

	)

267 
	#GPIO_AF_TIM4
 ((
ušt8_t
)0x02è

	)

268 
	#GPIO_AF_TIM5
 ((
ušt8_t
)0x02è

	)

273 
	#GPIO_AF_TIM8
 ((
ušt8_t
)0x03è

	)

274 
	#GPIO_AF_TIM9
 ((
ušt8_t
)0x03è

	)

275 
	#GPIO_AF_TIM10
 ((
ušt8_t
)0x03è

	)

276 
	#GPIO_AF_TIM11
 ((
ušt8_t
)0x03è

	)

277 #ià
defšed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
ušt8_t
)0x03è

	)

280 #ià
defšed
(
STM32F413_423xx
)

281 
	#GPIO_AF3_DFSDM2
 ((
ušt8_t
)0x03è

	)

286 
	#GPIO_AF_I2C1
 ((
ušt8_t
)0x04è

	)

287 
	#GPIO_AF_I2C2
 ((
ušt8_t
)0x04è

	)

288 
	#GPIO_AF_I2C3
 ((
ušt8_t
)0x04è

	)

289 #ià
defšed
(
STM32F446xx
)

290 
	#GPIO_AF4_CEC
 ((
ušt8_t
)0x04è

	)

292 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

293 
	#GPIO_AF_FMPI2C
 ((
ušt8_t
)0x04è

	)

299 
	#GPIO_AF_SPI1
 ((
ušt8_t
)0x05è

	)

300 
	#GPIO_AF_SPI2
 ((
ušt8_t
)0x05è

	)

301 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

302 
	#GPIO_AF_SPI4
 ((
ušt8_t
)0x05è

	)

303 
	#GPIO_AF_SPI5
 ((
ušt8_t
)0x05è

	)

304 
	#GPIO_AF_SPI6
 ((
ušt8_t
)0x05è

	)

309 
	#GPIO_AF_SPI3
 ((
ušt8_t
)0x06è

	)

310 
	#GPIO_AF6_SPI1
 ((
ušt8_t
)0x06è

	)

311 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

312 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

313 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

314 
	#GPIO_AF_SAI1
 ((
ušt8_t
)0x06è

	)

315 
	#GPIO_AF_I2S2ext
 ((
ušt8_t
)0x06è

	)

316 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

317 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

319 #ià
defšed
(
STM32F413_423xx
)

320 
	#GPIO_AF6_DFSDM2
 ((
ušt8_t
)0x06è

	)

326 
	#GPIO_AF_USART1
 ((
ušt8_t
)0x07è

	)

327 
	#GPIO_AF_USART2
 ((
ušt8_t
)0x07è

	)

328 
	#GPIO_AF_USART3
 ((
ušt8_t
)0x07è

	)

329 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

330 #ià
defšed
(
STM32F413_423xx
)

331 
	#GPIO_AF7_DFSDM2
 ((
ušt8_t
)0x07è

	)

332 
	#GPIO_AF7_SAI1
 ((
ušt8_t
)0x07è

	)

338 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

343 
	#GPIO_AF_UART4
 ((
ušt8_t
)0x08è

	)

344 
	#GPIO_AF_UART5
 ((
ušt8_t
)0x08è

	)

345 
	#GPIO_AF_USART6
 ((
ušt8_t
)0x08è

	)

346 
	#GPIO_AF_UART7
 ((
ušt8_t
)0x08è

	)

347 
	#GPIO_AF_UART8
 ((
ušt8_t
)0x08è

	)

348 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

349 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

350 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

351 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

353 #ià
defšed
(
STM32F446xx
)

354 
	#GPIO_AF8_SAI2
 ((
ušt8_t
)0x08è

	)

355 
	#GPIO_AF_SPDIF
 ((
ušt8_t
)0x08è

	)

361 
	#GPIO_AF_CAN1
 ((
ušt8_t
)0x09è

	)

362 
	#GPIO_AF_CAN2
 ((
ušt8_t
)0x09è

	)

363 
	#GPIO_AF_TIM12
 ((
ušt8_t
)0x09è

	)

364 
	#GPIO_AF_TIM13
 ((
ušt8_t
)0x09è

	)

365 
	#GPIO_AF_TIM14
 ((
ušt8_t
)0x09è

	)

366 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

367 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

368 #ià
defšed
(
STM32F446xx
)

369 
	#GPIO_AF9_SAI2
 ((
ušt8_t
)0x09è

	)

371 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

372 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

373 
	#GPIO_AF9_QUADSPI
 ((
ušt8_t
)0x09è

	)

375 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

376 
	#GPIO_AF9_FMPI2C
 ((
ušt8_t
)0x09è

	)

382 
	#GPIO_AF_OTG_FS
 ((
ušt8_t
)0xAè

	)

383 
	#GPIO_AF_OTG_HS
 ((
ušt8_t
)0xAè

	)

384 #ià
defšed
(
STM32F446xx
)

385 
	#GPIO_AF10_SAI2
 ((
ušt8_t
)0x0Aè

	)

387 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

388 
	#GPIO_AF10_QUADSPI
 ((
ušt8_t
)0x0Aè

	)

390 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

391 
	#GPIO_AF10_FMC
 ((
ušt8_t
)0xAè

	)

392 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0xAè

	)

394 #ià
defšed
(
STM32F413_423xx
)

395 
	#GPIO_AF10_DFSDM2
 ((
ušt8_t
)0x0Aè

	)

396 
	#GPIO_AF10_SAI1
 ((
ušt8_t
)0x0Aè

	)

401 
	#GPIO_AF_ETH
 ((
ušt8_t
)0x0Bè

	)

402 #ià
defšed
(
STM32F413_423xx
)

403 
	#GPIO_AF11_UART4
 ((
ušt8_t
)0x0Bè

	)

404 
	#GPIO_AF11_UART5
 ((
ušt8_t
)0x0Bè

	)

405 
	#GPIO_AF11_UART9
 ((
ušt8_t
)0x0Bè

	)

406 
	#GPIO_AF11_UART10
 ((
ušt8_t
)0x0Bè

	)

407 
	#GPIO_AF11_CAN3
 ((
ušt8_t
)0x0Bè

	)

413 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

414 
	#GPIO_AF_FSMC
 ((
ušt8_t
)0xCè

	)

417 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

418 
	#GPIO_AF_FMC
 ((
ušt8_t
)0xCè

	)

421 
	#GPIO_AF_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

422 
	#GPIO_AF_SDIO
 ((
ušt8_t
)0xCè

	)

427 
	#GPIO_AF_DCMI
 ((
ušt8_t
)0x0Dè

	)

428 #ià
defšed
(
STM32F469_479xx
)

429 
	#GPIO_AF_DSI
 ((
ušt8_t
)0x0Dè

	)

434 
	#GPIO_AF_LTDC
 ((
ušt8_t
)0x0Eè

	)

435 #ià
defšed
(
STM32F413_423xx
)

436 
	#GPIO_AF14_RNG
 ((
ušt8_t
)0x0Eè

	)

442 
	#GPIO_AF_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

444 #ià
defšed
(
STM32F40_41xxx
)

445 
	#IS_GPIO_AF
(
AF
è(((AFè=ğ
GPIO_AF_RTC_50Hz
è|| ((AFè=ğ
GPIO_AF_TIM14
è|| \

	)

446 ((
AF
è=ğ
GPIO_AF_MCO
è|| ((AFè=ğ
GPIO_AF_TAMPER
) || \

447 ((
AF
è=ğ
GPIO_AF_SWJ
è|| ((AFè=ğ
GPIO_AF_TRACE
) || \

448 ((
AF
è=ğ
GPIO_AF_TIM1
è|| ((AFè=ğ
GPIO_AF_TIM2
) || \

449 ((
AF
è=ğ
GPIO_AF_TIM3
è|| ((AFè=ğ
GPIO_AF_TIM4
) || \

450 ((
AF
è=ğ
GPIO_AF_TIM5
è|| ((AFè=ğ
GPIO_AF_TIM8
) || \

451 ((
AF
è=ğ
GPIO_AF_I2C1
è|| ((AFè=ğ
GPIO_AF_I2C2
) || \

452 ((
AF
è=ğ
GPIO_AF_I2C3
è|| ((AFè=ğ
GPIO_AF_SPI1
) || \

453 ((
AF
è=ğ
GPIO_AF_SPI2
è|| ((AFè=ğ
GPIO_AF_TIM13
) || \

454 ((
AF
è=ğ
GPIO_AF_SPI3
è|| ((AFè=ğ
GPIO_AF_TIM14
) || \

455 ((
AF
è=ğ
GPIO_AF_USART1
è|| ((AFè=ğ
GPIO_AF_USART2
) || \

456 ((
AF
è=ğ
GPIO_AF_USART3
è|| ((AFè=ğ
GPIO_AF_UART4
) || \

457 ((
AF
è=ğ
GPIO_AF_UART5
è|| ((AFè=ğ
GPIO_AF_USART6
) || \

458 ((
AF
è=ğ
GPIO_AF_CAN1
è|| ((AFè=ğ
GPIO_AF_CAN2
) || \

459 ((
AF
è=ğ
GPIO_AF_OTG_FS
è|| ((AFè=ğ
GPIO_AF_OTG_HS
) || \

460 ((
AF
è=ğ
GPIO_AF_ETH
è|| ((AFè=ğ
GPIO_AF_OTG_HS_FS
) || \

461 ((
AF
è=ğ
GPIO_AF_SDIO
è|| ((AFè=ğ
GPIO_AF_DCMI
) || \

462 ((
AF
è=ğ
GPIO_AF_EVENTOUT
è|| ((AFè=ğ
GPIO_AF_FSMC
))

465 #ià
defšed
(
STM32F401xx
)

466 
	#IS_GPIO_AF
(
AF
è(((AFè=ğ
GPIO_AF_RTC_50Hz
è|| ((AFè=ğ
GPIO_AF_TIM14
è|| \

	)

467 ((
AF
è=ğ
GPIO_AF_MCO
è|| ((AFè=ğ
GPIO_AF_TAMPER
) || \

468 ((
AF
è=ğ
GPIO_AF_SWJ
è|| ((AFè=ğ
GPIO_AF_TRACE
) || \

469 ((
AF
è=ğ
GPIO_AF_TIM1
è|| ((AFè=ğ
GPIO_AF_TIM2
) || \

470 ((
AF
è=ğ
GPIO_AF_TIM3
è|| ((AFè=ğ
GPIO_AF_TIM4
) || \

471 ((
AF
è=ğ
GPIO_AF_TIM5
è|| ((AFè=ğ
GPIO_AF_TIM8
) || \

472 ((
AF
è=ğ
GPIO_AF_I2C1
è|| ((AFè=ğ
GPIO_AF_I2C2
) || \

473 ((
AF
è=ğ
GPIO_AF_I2C3
è|| ((AFè=ğ
GPIO_AF_SPI1
) || \

474 ((
AF
è=ğ
GPIO_AF_SPI2
è|| ((AFè=ğ
GPIO_AF_TIM13
) || \

475 ((
AF
è=ğ
GPIO_AF_SPI3
è|| ((AFè=ğ
GPIO_AF_TIM14
) || \

476 ((
AF
è=ğ
GPIO_AF_USART1
è|| ((AFè=ğ
GPIO_AF_USART2
) || \

477 ((
AF
è=ğ
GPIO_AF_SDIO
è|| ((AFè=ğ
GPIO_AF_USART6
) || \

478 ((
AF
è=ğ
GPIO_AF_OTG_FS
è|| ((AFè=ğ
GPIO_AF_OTG_HS
) || \

479 ((
AF
è=ğ
GPIO_AF_EVENTOUT
è|| ((AFè=ğ
GPIO_AF_SPI4
))

482 #ià
defšed
(
STM32F411xE
)

483 
	#IS_GPIO_AF
(
AF
è(((AFè< 16è&& ((AFè!ğ11è&& ((AFè!ğ13è&& ((AFè!ğ14))

	)

486 #ià
defšed
(
STM32F410xx
)

487 
	#IS_GPIO_AF
(
AF
è(((AFè< 10è|| ((AFè=ğ15))

	)

490 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
)

491 
	#IS_GPIO_AF
(
AF
è(((AFè=ğ
GPIO_AF_RTC_50Hz
è|| ((AFè=ğ
GPIO_AF_TIM14
è|| \

	)

492 ((
AF
è=ğ
GPIO_AF_MCO
è|| ((AFè=ğ
GPIO_AF_TAMPER
) || \

493 ((
AF
è=ğ
GPIO_AF_SWJ
è|| ((AFè=ğ
GPIO_AF_TRACE
) || \

494 ((
AF
è=ğ
GPIO_AF_TIM1
è|| ((AFè=ğ
GPIO_AF_TIM2
) || \

495 ((
AF
è=ğ
GPIO_AF_TIM3
è|| ((AFè=ğ
GPIO_AF_TIM4
) || \

496 ((
AF
è=ğ
GPIO_AF_TIM5
è|| ((AFè=ğ
GPIO_AF_TIM8
) || \

497 ((
AF
è=ğ
GPIO_AF_I2C1
è|| ((AFè=ğ
GPIO_AF_I2C2
) || \

498 ((
AF
è=ğ
GPIO_AF_I2C3
è|| ((AFè=ğ
GPIO_AF_SPI1
) || \

499 ((
AF
è=ğ
GPIO_AF_SPI2
è|| ((AFè=ğ
GPIO_AF_TIM13
) || \

500 ((
AF
è=ğ
GPIO_AF_SPI3
è|| ((AFè=ğ
GPIO_AF_TIM14
) || \

501 ((
AF
è=ğ
GPIO_AF_USART1
è|| ((AFè=ğ
GPIO_AF_USART2
) || \

502 ((
AF
è=ğ
GPIO_AF_USART3
è|| ((AFè=ğ
GPIO_AF_UART4
) || \

503 ((
AF
è=ğ
GPIO_AF_UART5
è|| ((AFè=ğ
GPIO_AF_USART6
) || \

504 ((
AF
è=ğ
GPIO_AF_CAN1
è|| ((AFè=ğ
GPIO_AF_CAN2
) || \

505 ((
AF
è=ğ
GPIO_AF_OTG_FS
è|| ((AFè=ğ
GPIO_AF_OTG_HS
) || \

506 ((
AF
è=ğ
GPIO_AF_ETH
è|| ((AFè=ğ
GPIO_AF_OTG_HS_FS
) || \

507 ((
AF
è=ğ
GPIO_AF_SDIO
è|| ((AFè=ğ
GPIO_AF_DCMI
) || \

508 ((
AF
è=ğ
GPIO_AF_EVENTOUT
è|| ((AFè=ğ
GPIO_AF_SPI4
) || \

509 ((
AF
è=ğ
GPIO_AF_SPI5
è|| ((AFè=ğ
GPIO_AF_SPI6
) || \

510 ((
AF
è=ğ
GPIO_AF_UART7
è|| ((AFè=ğ
GPIO_AF_UART8
) || \

511 ((
AF
è=ğ
GPIO_AF_FMC
è|| ((AFè=ğ
GPIO_AF_SAI1
) || \

512 ((
AF
è=ğ
GPIO_AF_LTDC
))

515 #ià
defšed
(
STM32F412xG
)

516 
	#IS_GPIO_AF
(
AF
è(((AFè< 16è&& ((AFè!ğ11è&& ((AFè!ğ14))

	)

519 #ià
defšed
(
STM32F413_423xx
)

520 
	#IS_GPIO_AF
(
AF
è(((AFè< 16è&& ((AFè!ğ13))

	)

523 #ià
defšed
(
STM32F446xx
)

524 
	#IS_GPIO_AF
(
AF
è(((AFè< 16è&& ((AFè!ğ11è&& ((AFè!ğ14))

	)

527 #ià
defšed
(
STM32F469_479xx
)

528 
	#IS_GPIO_AF
(
AF
è((AFè< 16)

	)

539 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

541 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

542 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

543 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

557 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

560 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

561 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

562 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

565 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

566 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

567 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

568 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

569 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

570 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

571 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

572 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

573 
GPIO_ToggËB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

576 
GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
);

578 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_hash.h

30 #iâdeà
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
HASH_AlgoS–eùiÚ
;

57 
ušt32_t
 
HASH_AlgoMode
;

59 
ušt32_t
 
HASH_D©aTy³
;

62 
ušt32_t
 
HASH_HMACKeyTy³
;

64 }
	tHASH_In™Ty³Def
;

71 
ušt32_t
 
D©a
[8];

75 } 
	tHASH_MsgDige¡
;

82 
ušt32_t
 
HASH_IMR
;

83 
ušt32_t
 
HASH_STR
;

84 
ušt32_t
 
HASH_CR
;

85 
ušt32_t
 
HASH_CSR
[54];

86 }
	tHASH_CÚ‹xt
;

97 
	#HASH_AlgoS–eùiÚ_SHA1
 ((
ušt32_t
)0x0000è

	)

98 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
è(((ALGOSELECTIONè=ğ
HASH_AlgoS–eùiÚ_SHA1
è|| \

	)

103 ((
ALGOSELECTION
è=ğ
HASH_AlgoS–eùiÚ_SHA224
) || \

104 ((
ALGOSELECTION
è=ğ
HASH_AlgoS–eùiÚ_SHA256
) || \

105 ((
ALGOSELECTION
è=ğ
HASH_AlgoS–eùiÚ_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
ušt32_t
)0x00000000è

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ğ
HASH_AlgoMode_HASH
è|| \

	)

117 ((
ALGOMODE
è=ğ
HASH_AlgoMode_HMAC
))

125 
	#HASH_D©aTy³_32b
 ((
ušt32_t
)0x0000è

	)

126 
	#HASH_D©aTy³_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_D©aTy³_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_D©aTy³_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
è(((DATATYPEè=ğ
HASH_D©aTy³_32b
)|| \

	)

131 ((
DATATYPE
è=ğ
HASH_D©aTy³_16b
)|| \

132 ((
DATATYPE
è=ğ
HASH_D©aTy³_8b
) || \

133 ((
DATATYPE
è=ğ
HASH_D©aTy³_1b
))

141 
	#HASH_HMACKeyTy³_ShÜtKey
 ((
ušt32_t
)0x00000000è

	)

142 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
è(((KEYTYPEè=ğ
HASH_HMACKeyTy³_ShÜtKey
è|| \

	)

145 ((
KEYTYPE
è=ğ
HASH_HMACKeyTy³_LÚgKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
è((VALIDBITSè<ğ0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFFCè=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
è(((ITè=ğ
HASH_IT_DINI
è|| ((ITè=ğ
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
HASH_FLAG_DINIS
è|| \

	)

182 ((
FLAG
è=ğ
HASH_FLAG_DCIS
) || \

183 ((
FLAG
è=ğ
HASH_FLAG_DMAS
) || \

184 ((
FLAG
è=ğ
HASH_FLAG_BUSY
) || \

185 ((
FLAG
è=ğ
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGè=ğ
HASH_FLAG_DINIS
è|| \

	)

188 ((
FLAG
è=ğ
HASH_FLAG_DCIS
))

202 
HASH_DeIn™
();

205 
HASH_In™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

206 
HASH_SŒuùIn™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

207 
HASH_Re£t
();

210 
HASH_D©aIn
(
ušt32_t
 
D©a
);

211 
ušt8_t
 
HASH_G‘InFIFOWÜdsNbr
();

212 
HASH_S‘La¡WÜdV®idB™sNbr
(
ušt16_t
 
V®idNumb”
);

213 
HASH_S¹Dige¡
();

214 
HASH_AutoS¹Dige¡
(
FunùiÚ®S‹
 
NewS‹
);

215 
HASH_G‘Dige¡
(
HASH_MsgDige¡
* 
HASH_Mes§geDige¡
);

218 
HASH_SaveCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtSave
);

219 
HASH_Re¡ÜeCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtRe¡Üe
);

222 
HASH_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

225 
HASH_ITCÚfig
(
ušt32_t
 
HASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

226 
FÏgStus
 
HASH_G‘FÏgStus
(
ušt32_t
 
HASH_FLAG
);

227 
HASH_CË¬FÏg
(
ušt32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_G‘ITStus
(
ušt32_t
 
HASH_IT
);

229 
HASH_CË¬ITP’dšgB™
(
ušt32_t
 
HASH_IT
);

232 
E¼ÜStus
 
HASH_SHA1
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[20]);

233 
E¼ÜStus
 
HMAC_SHA1
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

234 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

235 
ušt8_t
 
Ouut
[20]);

238 
E¼ÜStus
 
HASH_MD5
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[16]);

239 
E¼ÜStus
 
HMAC_MD5
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

240 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

241 
ušt8_t
 
Ouut
[16]);

243 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.c

92 
	~"¡m32f4xx_i2c.h
"

93 
	~"¡m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0xFBF5è

	)

108 
	#FLAG_MASK
 ((
ušt32_t
)0x00FFFFFFè

	)

109 
	#ITEN_MASK
 ((
ušt32_t
)0x07000000è

	)

137 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

140 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 ià(
I2Cx
 =ğ
I2C1
)

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

147 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

149 ià(
I2Cx
 =ğ
I2C2
)

152 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

154 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

158 ià(
I2Cx
 =ğ
I2C3
)

161 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
ENABLE
);

163 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

182 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

183 
ušt16_t
 
»suÉ
 = 0x04;

184 
ušt32_t
 
pşk1
 = 8000000;

185 
RCC_ClocksTy³Def
 
rcc_şocks
;

187 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

189 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

190 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyşe
));

191 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

192 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

193 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

197 
tm´eg
 = 
I2Cx
->
CR2
;

199 
tm´eg
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_FREQ
);

201 
	`RCC_G‘ClocksF»q
(&
rcc_şocks
);

202 
pşk1
 = 
rcc_şocks
.
PCLK1_F»qu’cy
;

204 
äeq¿nge
 = (
ušt16_t
)(
pşk1
 / 1000000);

205 
tm´eg
 |ğ
äeq¿nge
;

207 
I2Cx
->
CR2
 = 
tm´eg
;

211 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

214 
tm´eg
 = 0;

217 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

220 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

222 ià(
»suÉ
 < 0x04)

225 
»suÉ
 = 0x04;

228 
tm´eg
 |ğ
»suÉ
;

230 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

237 ià(
I2C_In™SŒuù
->
I2C_DutyCyşe
 =ğ
I2C_DutyCyşe_2
)

240 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

245 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

247 
»suÉ
 |ğ
I2C_DutyCyşe_16_9
;

251 ià((
»suÉ
 & 
I2C_CCR_CCR
) == 0)

254 
»suÉ
 |ğ(
ušt16_t
)0x0001;

257 
tm´eg
 |ğ(
ušt16_t
)(
»suÉ
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tm´eg
;

265 
I2Cx
->
CR1
 |ğ
I2C_CR1_PE
;

269 
tm´eg
 = 
I2Cx
->
CR1
;

271 
tm´eg
 &ğ
CR1_CLEAR_MASK
;

275 
tm´eg
 |ğ(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tm´eg
;

281 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

282 
	}
}

289 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

293 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

295 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_In™SŒuù
->
I2C_DutyCyşe
 = 
I2C_DutyCyşe_2
;

299 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

301 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

303 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

316 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

318 ià(
NewS‹
 !ğ
DISABLE
)

321 
I2Cx
->
CR1
 |ğ
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AÇlogF‹rCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

345 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

347 ià(
NewS‹
 !ğ
DISABLE
)

350 
I2Cx
->
FLTR
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |ğ
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_Dig™®F‹rCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_Dig™®F‹r
)

373 
ušt16_t
 
tm´eg
 = 0;

376 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_Dig™®F‹r
));

380 
tm´eg
 = 
I2Cx
->
FLTR
;

383 
tm´eg
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_FLTR_DNF
);

386 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
I2C_Dig™®F‹r
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tm´eg
;

390 
	}
}

399 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

402 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

404 ià(
NewS‹
 !ğ
DISABLE
)

407 
I2Cx
->
CR1
 |ğ
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

426 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

428 ià(
NewS‹
 !ğ
DISABLE
)

431 
I2Cx
->
CR1
 |ğ
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

454 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

457 ià(
I2C_DœeùiÚ
 !ğ
I2C_DœeùiÚ_T¿nsm™‹r
)

460 
Add»ss
 |ğ
I2C_OAR1_ADD0
;

465 
Add»ss
 &ğ(
ušt8_t
)~((ušt8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Add»ss
;

469 
	}
}

478 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

481 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

483 ià(
NewS‹
 !ğ
DISABLE
)

486 
I2Cx
->
CR1
 |ğ
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

503 
ušt16_t
 
tm´eg
 = 0;

506 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tm´eg
 = 
I2Cx
->
OAR2
;

512 
tm´eg
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ADD2
);

515 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tm´eg
;

519 
	}
}

528 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

531 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

533 ià(
NewS‹
 !ğ
DISABLE
)

536 
I2Cx
->
OAR2
 |ğ
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

555 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

557 ià(
NewS‹
 !ğ
DISABLE
)

560 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

581 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

583 ià(
NewS‹
 !ğ
DISABLE
)

586 
I2Cx
->
CR1
 |ğ
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

605 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

607 ià(
NewS‹
 =ğ
DISABLE
)

610 
I2Cx
->
CR1
 |ğ
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_Fa¡ModeDutyCyşeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyşe
)

631 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyşe
));

633 ià(
I2C_DutyCyşe
 !ğ
I2C_DutyCyşe_16_9
)

636 
I2Cx
->
CCR
 &ğ
I2C_DutyCyşe_2
;

641 
I2Cx
->
CCR
 |ğ
I2C_DutyCyşe_16_9
;

643 
	}
}

666 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

669 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

673 ià(
I2C_NACKPos™iÚ
 =ğ
I2C_NACKPos™iÚ_Next
)

676 
I2Cx
->
CR1
 |ğ
I2C_NACKPos™iÚ_Next
;

681 
I2Cx
->
CR1
 &ğ
I2C_NACKPos™iÚ_Cu¼’t
;

683 
	}
}

694 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

697 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

699 ià(
I2C_SMBusAË¹
 =ğ
I2C_SMBusAË¹_Low
)

702 
I2Cx
->
CR1
 |ğ
I2C_SMBusAË¹_Low
;

707 
I2Cx
->
CR1
 &ğ
I2C_SMBusAË¹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

721 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

723 ià(
NewS‹
 !ğ
DISABLE
)

726 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

759 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
D©a
;

762 
	}
}

769 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

772 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ušt8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

803 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

805 ià(
NewS‹
 !ğ
DISABLE
)

808 
I2Cx
->
CR1
 |ğ
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

834 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

836 ià(
I2C_PECPos™iÚ
 =ğ
I2C_PECPos™iÚ_Next
)

839 
I2Cx
->
CR1
 |ğ
I2C_PECPos™iÚ_Next
;

844 
I2Cx
->
CR1
 &ğ
I2C_PECPos™iÚ_Cu¼’t
;

846 
	}
}

855 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

858 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

860 ià(
NewS‹
 !ğ
DISABLE
)

863 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

880 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

913 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

915 ià(
NewS‹
 !ğ
DISABLE
)

918 
I2Cx
->
CR2
 |ğ
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

937 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

939 ià(
NewS‹
 !ğ
DISABLE
)

942 
I2Cx
->
CR2
 |ğ
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

1074 
__IO
 
ušt32_t
 
tmp
 = 0;

1077 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

1080 
tmp
 = (
ušt32_t
è
I2Cx
;

1081 
tmp
 +ğ
I2C_Regi¡”
;

1084  (*(
__IO
 
ušt16_t
 *è
tmp
);

1085 
	}
}

1099 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1102 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1104 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 ià(
NewS‹
 !ğ
DISABLE
)

1109 
I2Cx
->
CR2
 |ğ
I2C_IT
;

1114 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~
I2C_IT
;

1116 
	}
}

1158 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1160 
ušt32_t
 
Ï¡ev’t
 = 0;

1161 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1162 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1165 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
æag1
 = 
I2Cx
->
SR1
;

1170 
æag2
 = 
I2Cx
->
SR2
;

1171 
æag2
 = flag2 << 16;

1174 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1177 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
¡©us
 = 
SUCCESS
;

1185 
¡©us
 = 
ERROR
;

1188  
¡©us
;

1189 
	}
}

1206 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1208 
ušt32_t
 
Ï¡ev’t
 = 0;

1209 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1212 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
æag1
 = 
I2Cx
->
SR1
;

1216 
æag2
 = 
I2Cx
->
SR2
;

1217 
æag2
 = flag2 << 16;

1220 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1223  
Ï¡ev’t
;

1224 
	}
}

1261 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1263 
FÏgStus
 
b™¡©us
 = 
RESET
;

1264 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1267 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1274 
i2üeg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &ğ
FLAG_MASK
;

1279 if(
i2üeg
 != 0)

1282 
i2cxba£
 += 0x14;

1287 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1289 
i2cxba£
 += 0x18;

1292 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ğ(ušt32_t)
RESET
)

1295 
b™¡©us
 = 
SET
;

1300 
b™¡©us
 = 
RESET
;

1304  
b™¡©us
;

1305 
	}
}

1338 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1340 
ušt32_t
 
æagpos
 = 0;

1342 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
æagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1374 
ITStus
 
b™¡©us
 = 
RESET
;

1375 
ušt32_t
 
’abË¡©us
 = 0;

1378 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_MASK
è>> 16è& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &ğ
FLAG_MASK
;

1388 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ğ(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1391 
b™¡©us
 = 
SET
;

1396 
b™¡©us
 = 
RESET
;

1399  
b™¡©us
;

1400 
	}
}

1432 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1434 
ušt32_t
 
æagpos
 = 0;

1436 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
æagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1444 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.h

30 #iâdeà
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
I2C_ClockS³ed
;

59 
ušt16_t
 
I2C_Mode
;

62 
ušt16_t
 
I2C_DutyCyşe
;

65 
ušt16_t
 
I2C_OwnAdd»ss1
;

68 
ušt16_t
 
I2C_Ack
;

71 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

73 }
	tI2C_In™Ty³Def
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
I2C1
è|| \

	)

82 ((
PERIPH
è=ğ
I2C2
) || \

83 ((
PERIPH
è=ğ
I2C3
))

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ğ0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ğ
I2C_Mode_I2C
è|| \

	)

102 ((
MODE
è=ğ
I2C_Mode_SMBusDeviû
) || \

103 ((
MODE
è=ğ
I2C_Mode_SMBusHo¡
))

112 
	#I2C_DutyCyşe_16_9
 ((
ušt16_t
)0x4000è

	)

113 
	#I2C_DutyCyşe_2
 ((
ušt16_t
)0xBFFFè

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ğ
I2C_DutyCyşe_16_9
è|| \

	)

115 ((
CYCLE
è=ğ
I2C_DutyCyşe_2
))

124 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

125 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ğ
I2C_Ack_EÇbË
è|| \

	)

127 ((
STATE
è=ğ
I2C_Ack_Di§bË
))

136 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

137 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
I2C_DœeùiÚ_T¿nsm™‹r
è|| \

	)

139 ((
DIRECTION
è=ğ
I2C_DœeùiÚ_Reûiv”
))

148 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

149 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ğ
I2C_AcknowËdgedAdd»ss_7b™
è|| \

	)

151 ((
ADDRESS
è=ğ
I2C_AcknowËdgedAdd»ss_10b™
))

160 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

161 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

162 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

163 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

164 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

165 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

166 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

167 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

168 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ğ
I2C_Regi¡”_CR1
è|| \

	)

170 ((
REGISTER
è=ğ
I2C_Regi¡”_CR2
) || \

171 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR1
) || \

172 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR2
) || \

173 ((
REGISTER
è=ğ
I2C_Regi¡”_DR
) || \

174 ((
REGISTER
è=ğ
I2C_Regi¡”_SR1
) || \

175 ((
REGISTER
è=ğ
I2C_Regi¡”_SR2
) || \

176 ((
REGISTER
è=ğ
I2C_Regi¡”_CCR
) || \

177 ((
REGISTER
è=ğ
I2C_Regi¡”_TRISE
))

186 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

187 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_NACKPos™iÚ_Next
è|| \

	)

189 ((
POSITION
è=ğ
I2C_NACKPos™iÚ_Cu¼’t
))

198 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

199 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ğ
I2C_SMBusAË¹_Low
è|| \

	)

201 ((
ALERT
è=ğ
I2C_SMBusAË¹_High
))

210 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

211 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_PECPos™iÚ_Next
è|| \

	)

213 ((
POSITION
è=ğ
I2C_PECPos™iÚ_Cu¼’t
))

222 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ğ0x00è&& ((ITè!ğ0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((ITè!ğ(ušt16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ğ
I2C_IT_SMBALERT
è|| ((ITè=ğ
I2C_IT_TIMEOUT
è|| \

	)

252 ((
IT
è=ğ
I2C_IT_PECERR
è|| ((ITè=ğ
I2C_IT_OVR
) || \

253 ((
IT
è=ğ
I2C_IT_AF
è|| ((ITè=ğ
I2C_IT_ARLO
) || \

254 ((
IT
è=ğ
I2C_IT_BERR
è|| ((ITè=ğ
I2C_IT_TXE
) || \

255 ((
IT
è=ğ
I2C_IT_RXNE
è|| ((ITè=ğ
I2C_IT_STOPF
) || \

256 ((
IT
è=ğ
I2C_IT_ADD10
è|| ((ITè=ğ
I2C_IT_BTF
) || \

257 ((
IT
è=ğ
I2C_IT_ADDR
è|| ((ITè=ğ
I2C_IT_SB
))

270 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ğ
I2C_FLAG_DUALF
è|| ((FLAGè=ğ
I2C_FLAG_SMBHOST
è|| \

	)

300 ((
FLAG
è=ğ
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ğ
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
è=ğ
I2C_FLAG_TRA
è|| ((FLAGè=ğ
I2C_FLAG_BUSY
) || \

302 ((
FLAG
è=ğ
I2C_FLAG_MSL
è|| ((FLAGè=ğ
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
è=ğ
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ğ
I2C_FLAG_PECERR
) || \

304 ((
FLAG
è=ğ
I2C_FLAG_OVR
è|| ((FLAGè=ğ
I2C_FLAG_AF
) || \

305 ((
FLAG
è=ğ
I2C_FLAG_ARLO
è|| ((FLAGè=ğ
I2C_FLAG_BERR
) || \

306 ((
FLAG
è=ğ
I2C_FLAG_TXE
è|| ((FLAGè=ğ
I2C_FLAG_RXNE
) || \

307 ((
FLAG
è=ğ
I2C_FLAG_STOPF
è|| ((FLAGè=ğ
I2C_FLAG_ADD10
) || \

308 ((
FLAG
è=ğ
I2C_FLAG_BTF
è|| ((FLAGè=ğ
I2C_FLAG_ADDR
) || \

309 ((
FLAG
è=ğ
I2C_FLAG_SB
))

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

496 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ğ
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
è|| \

	)

497 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
è=ğ
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
è=ğ
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_ACK_FAILURE
))

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ğ0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ğ0x1è&& ((SPEEDè<ğ400000))

	)

546 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

549 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

550 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

551 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_Dig™®F‹rCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_Dig™®F‹r
);

553 
I2C_AÇlogF‹rCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

554 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

555 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

556 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

557 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

558 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

559 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

560 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

561 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

562 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

563 
I2C_Fa¡ModeDutyCyşeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyşe
);

564 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

565 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

566 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

569 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

570 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

573 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

574 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

575 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

576 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

580 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

583 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

584 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

676 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

682 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

688 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

691 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

692 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

693 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

695 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_iwdg.h

30 #iâdeà
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

58 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

59 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ğ
IWDG_Wr™eAcûss_EÇbË
è|| \

	)

61 ((
ACCESS
è=ğ
IWDG_Wr™eAcûss_Di§bË
))

69 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

70 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

71 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

72 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

73 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

74 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

75 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
IWDG_P»sÿËr_4
è|| \

	)

77 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_8
) || \

78 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_16
) || \

79 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_32
) || \

80 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_64
) || \

81 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_128
)|| \

82 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_256
))

90 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ğ
IWDG_FLAG_PVU
è|| ((FLAGè=ğ
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ğ0xFFF)

	)

106 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

107 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

108 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

109 
IWDG_R–ßdCouÁ”
();

112 
IWDG_EÇbË
();

115 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

117 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_lptim.h

30 #iâdeà
__STM32F4XX_LPTIM_H


31 
	#__STM32F4XX_LPTIM_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

55 
ušt32_t
 
LPTIM_ClockSourû
;

58 
ušt32_t
 
LPTIM_P»sÿËr
;

61 
ušt32_t
 
LPTIM_WavefÜm
;

64 
ušt32_t
 
LPTIM_OuutPŞ¬™y
;

66 }
	tLPTIM_In™Ty³Def
;

73 
	#IS_LPTIM_ALL_PERIPH
(
PERIPH
è((PERIPHè=ğ
LPTIM1
)

	)

79 
	#LPTIM_ClockSourû_APBClock_LPosc
 ((
ušt32_t
)0x00000000)

	)

80 
	#LPTIM_ClockSourû_ULPTIM
 ((
ušt32_t
)0x00000001)

	)

81 
	#IS_LPTIM_CLOCK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
LPTIM_ClockSourû_ULPTIM
è|| \

	)

82 ((
SOURCE
è=ğ
LPTIM_ClockSourû_APBClock_LPosc
))

90 
	#LPTIM_P»sÿËr_DIV1
 ((
ušt32_t
)0x00000000)

	)

91 
	#LPTIM_P»sÿËr_DIV2
 ((
ušt32_t
)0x00000200)

	)

92 
	#LPTIM_P»sÿËr_DIV4
 ((
ušt32_t
)0x00000400)

	)

93 
	#LPTIM_P»sÿËr_DIV8
 ((
ušt32_t
)0x00000600)

	)

94 
	#LPTIM_P»sÿËr_DIV16
 ((
ušt32_t
)0x00000800)

	)

95 
	#LPTIM_P»sÿËr_DIV32
 ((
ušt32_t
)0x00000A00)

	)

96 
	#LPTIM_P»sÿËr_DIV64
 ((
ušt32_t
)0x00000C00)

	)

97 
	#LPTIM_P»sÿËr_DIV128
 ((
ušt32_t
)0x00000E00)

	)

98 
	#IS_LPTIM_CLOCK_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
LPTIM_P»sÿËr_DIV1
è|| \

	)

99 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV2
) || \

100 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV4
) || \

101 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV8
) || \

102 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV16
) || \

103 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV32
) || \

104 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV64
) || \

105 ((
PRESCALER
è=ğ
LPTIM_P»sÿËr_DIV128
))

113 
	#LPTIM_WavefÜm_PWM_OÃPul£
 ((
ušt32_t
)0x00000000)

	)

114 
	#LPTIM_WavefÜm_S‘Onû
 ((
ušt32_t
)0x00100000)

	)

115 
	#IS_LPTIM_WAVEFORM
(
WAVE
è(((WAVEè=ğ
LPTIM_WavefÜm_S‘Onû
è|| \

	)

116 ((
WAVE
è=ğ
LPTIM_WavefÜm_PWM_OÃPul£
))

124 
	#LPTIM_OuutPŞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

125 
	#LPTIM_OuutPŞ¬™y_Low
 ((
ušt32_t
)0x00200000)

	)

126 
	#IS_LPTIM_OUTPUT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
LPTIM_OuutPŞ¬™y_Low
 ) || \

	)

127 ((
POLARITY
è=ğ
LPTIM_OuutPŞ¬™y_High
))

135 
	#LPTIM_ClockPŞ¬™y_RisšgEdge
 ((
ušt32_t
)0x00000000)

	)

136 
	#LPTIM_ClockPŞ¬™y_F®lšgEdge
 ((
ušt32_t
)0x00000002)

	)

137 
	#LPTIM_ClockPŞ¬™y_BÙhEdges
 ((
ušt32_t
)0x00000004)

	)

138 
	#IS_LPTIM_CLOCK_POLARITY
(
POLARITY
è(((POLARITYè=ğ
LPTIM_ClockPŞ¬™y_RisšgEdge
 ) || \

	)

139 ((
POLARITY
è=ğ
LPTIM_ClockPŞ¬™y_F®lšgEdge
 ) || \

140 ((
POLARITY
è=ğ
LPTIM_ClockPŞ¬™y_BÙhEdges
))

148 
	#LPTIM_ExtTRGSourû_0
 ((
ušt32_t
)0x00000000)

	)

149 
	#LPTIM_ExtTRGSourû_1
 ((
ušt32_t
)0x00002000)

	)

150 
	#LPTIM_ExtTRGSourû_2
 ((
ušt32_t
)0x00004000)

	)

151 
	#LPTIM_ExtTRGSourû_3
 ((
ušt32_t
)0x00006000)

	)

152 
	#LPTIM_ExtTRGSourû_4
 ((
ušt32_t
)0x00008000)

	)

153 
	#LPTIM_ExtTRGSourû_5
 ((
ušt32_t
)0x0000A000)

	)

154 
	#LPTIM_ExtTRGSourû_6
 ((
ušt32_t
)0x0000C000)

	)

155 
	#LPTIM_ExtTRGSourû_7
 ((
ušt32_t
)0x0000E000)

	)

156 
	#IS_LPTIM_EXT_TRG_SOURCE
(
TRIG
è(((TRIGè=ğ
LPTIM_ExtTRGSourû_0
è|| \

	)

157 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_1
) || \

158 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_2
) || \

159 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_3
) || \

160 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_4
) || \

161 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_5
) || \

162 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_6
) || \

163 ((
TRIG
è=ğ
LPTIM_ExtTRGSourû_7
))

171 
	#LPTIM_ExtTRGPŞ¬™y_RisšgEdge
 ((
ušt32_t
)0x00020000)

	)

172 
	#LPTIM_ExtTRGPŞ¬™y_F®lšgEdge
 ((
ušt32_t
)0x00040000)

	)

173 
	#LPTIM_ExtTRGPŞ¬™y_BÙhEdges
 ((
ušt32_t
)0x00060000)

	)

174 
	#IS_LPTIM_EXT_TRG_POLARITY
(
POLAR
è(((POLARè=ğ
LPTIM_ExtTRGPŞ¬™y_RisšgEdge
è|| \

	)

175 ((
POLAR
è=ğ
LPTIM_ExtTRGPŞ¬™y_F®lšgEdge
) || \

176 ((
POLAR
è=ğ
LPTIM_ExtTRGPŞ¬™y_BÙhEdges
))

184 
	#LPTIM_ClockSam¶eTime_DœeùT¿nsi¡iÚ
 ((
ušt32_t
)0x00000000)

	)

185 
	#LPTIM_ClockSam¶eTime_2T¿nsi¡iÚs
 ((
ušt32_t
)0x00000008)

	)

186 
	#LPTIM_ClockSam¶eTime_4T¿nsi¡iÚs
 ((
ušt32_t
)0x00000010)

	)

187 
	#LPTIM_ClockSam¶eTime_8T¿nsi¡iÚs
 ((
ušt32_t
)0x00000018)

	)

188 
	#IS_LPTIM_CLOCK_SAMPLE_TIME
(
SAMPLETIME
è(((SAMPLETIMEè=ğ
LPTIM_ClockSam¶eTime_DœeùT¿nsi¡iÚ
è|| \

	)

189 ((
SAMPLETIME
è=ğ
LPTIM_ClockSam¶eTime_2T¿nsi¡iÚs
) || \

190 ((
SAMPLETIME
è=ğ
LPTIM_ClockSam¶eTime_4T¿nsi¡iÚs
) || \

191 ((
SAMPLETIME
è=ğ
LPTIM_ClockSam¶eTime_8T¿nsi¡iÚs
))

199 
	#LPTIM_TrigSam¶eTime_DœeùT¿nsi¡iÚ
 ((
ušt32_t
)0x00000000)

	)

200 
	#LPTIM_TrigSam¶eTime_2T¿nsi¡iÚs
 ((
ušt32_t
)0x00000040)

	)

201 
	#LPTIM_TrigSam¶eTime_4T¿nsi¡iÚs
 ((
ušt32_t
)0x00000080)

	)

202 
	#LPTIM_TrigSam¶eTime_8T¿nsi¡iÚs
 ((
ušt32_t
)0x000000C0)

	)

203 
	#IS_LPTIM_TRIG_SAMPLE_TIME
(
SAMPLETIME
è(((SAMPLETIMEè=ğ
LPTIM_TrigSam¶eTime_DœeùT¿nsi¡iÚ
è|| \

	)

204 ((
SAMPLETIME
è=ğ
LPTIM_TrigSam¶eTime_2T¿nsi¡iÚs
) || \

205 ((
SAMPLETIME
è=ğ
LPTIM_TrigSam¶eTime_4T¿nsi¡iÚs
) || \

206 ((
SAMPLETIME
è=ğ
LPTIM_TrigSam¶eTime_8T¿nsi¡iÚs
))

214 
	#LPTIM_Mode_CÚtšuous
 ((
ušt32_t
)0x00000004)

	)

215 
	#LPTIM_Mode_SšgË
 ((
ušt32_t
)0x00000002)

	)

216 
	#IS_LPTIM_MODE
(
MODE
è(((MODEè=ğ
LPTIM_Mode_CÚtšuous
è|| \

	)

217 ((
MODE
è=ğ
LPTIM_Mode_SšgË
))

225 
	#LPTIM_Upd©e_ImmedŸ‹
 ((
ušt32_t
)0x00000000)

	)

226 
	#LPTIM_Upd©e_EndOfP”iod
 ((
ušt32_t
)0x00400000)

	)

227 
	#IS_LPTIM_UPDATE
(
UPDATE
è(((UPDATEè=ğ
LPTIM_Upd©e_ImmedŸ‹
è|| \

	)

228 ((
UPDATE
è=ğ
LPTIM_Upd©e_EndOfP”iod
))

236 
	#LPTIM_IT_DOWN
 
LPTIM_IER_DOWNIE


	)

237 
	#LPTIM_IT_UP
 
LPTIM_IER_UPIE


	)

238 
	#LPTIM_IT_ARROK
 
LPTIM_IER_ARROKIE


	)

239 
	#LPTIM_IT_CMPOK
 
LPTIM_IER_CMPOKIE


	)

240 
	#LPTIM_IT_EXTTRIG
 
LPTIM_IER_EXTTRIGIE


	)

241 
	#LPTIM_IT_ARRM
 
LPTIM_IER_ARRMIE


	)

242 
	#LPTIM_IT_CMPM
 
LPTIM_IER_CMPMIE


	)

243 
	#IS_LPTIM_IT
(
IT
è(((ITè=ğ
LPTIM_IT_DOWN
è|| \

	)

244 ((
IT
è=ğ
LPTIM_IT_UP
) || \

245 ((
IT
è=ğ
LPTIM_IT_ARROK
) || \

246 ((
IT
è=ğ
LPTIM_IT_CMPOK
) || \

247 ((
IT
è=ğ
LPTIM_IT_EXTTRIG
) || \

248 ((
IT
è=ğ
LPTIM_IT_ARRM
) || \

249 ((
IT
è=ğ
LPTIM_IT_CMPM
))

251 
	#IS_LPTIM_GET_IT
(
IT
è(((ITè=ğ
LPTIM_IT_DOWN
è|| \

	)

252 ((
IT
è=ğ
LPTIM_IT_UP
) || \

253 ((
IT
è=ğ
LPTIM_IT_ARROK
) || \

254 ((
IT
è=ğ
LPTIM_IT_CMPOK
) || \

255 ((
IT
è=ğ
LPTIM_IT_EXTTRIG
) || \

256 ((
IT
è=ğ
LPTIM_IT_ARRM
) || \

257 ((
IT
è=ğ
LPTIM_IT_CMPM
))

265 
	#LPTIM_FLAG_DOWN
 
LPTIM_ISR_DOWN


	)

266 
	#LPTIM_FLAG_UP
 
LPTIM_ISR_UP


	)

267 
	#LPTIM_FLAG_ARROK
 
LPTIM_ISR_ARROK


	)

268 
	#LPTIM_FLAG_CMPOK
 
LPTIM_ISR_CMPOK


	)

269 
	#LPTIM_FLAG_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

270 
	#LPTIM_FLAG_ARRM
 
LPTIM_ISR_ARRM


	)

271 
	#LPTIM_FLAG_CMPM
 
LPTIM_ISR_CMPM


	)

272 
	#IS_LPTIM_GET_FLAG
(
FLAG
è(((FLAGè=ğ
LPTIM_FLAG_DOWN
è|| \

	)

273 ((
FLAG
è=ğ
LPTIM_FLAG_UP
) || \

274 ((
FLAG
è=ğ
LPTIM_FLAG_ARROK
) || \

275 ((
FLAG
è=ğ
LPTIM_FLAG_CMPOK
) || \

276 ((
FLAG
è=ğ
LPTIM_FLAG_EXTTRIG
) || \

277 ((
FLAG
è=ğ
LPTIM_FLAG_ARRM
) || \

278 ((
FLAG
è=ğ
LPTIM_FLAG_CMPM
))

286 
	#LPTIM_CLEAR_DOWN
 
LPTIM_ICR_DOWNCF


	)

287 
	#LPTIM_CLEAR_UP
 
LPTIM_ICR_UPCF


	)

288 
	#LPTIM_CLEAR_ARROK
 
LPTIM_ICR_ARROKCF


	)

289 
	#LPTIM_CLEAR_CMPOK
 
LPTIM_ICR_CMPOKCF


	)

290 
	#LPTIM_CLEAR_EXTTRIG
 
LPTIM_ICR_EXTTRIGCF


	)

291 
	#LPTIM_CLEAR_ARRM
 
LPTIM_ICR_ARRMCF


	)

292 
	#LPTIM_CLEAR_CMPM
 
LPTIM_ICR_CMPMCF


	)

293 
	#IS_LPTIM_CLEAR_FLAG
(
CLEARF
è(((CLEARFè=ğ
LPTIM_CLEAR_DOWN
è|| \

	)

294 ((
CLEARF
è=ğ
LPTIM_CLEAR_UP
) || \

295 ((
CLEARF
è=ğ
LPTIM_CLEAR_ARROK
) || \

296 ((
CLEARF
è=ğ
LPTIM_CLEAR_CMPOK
) || \

297 ((
CLEARF
è=ğ
LPTIM_CLEAR_EXTTRIG
) || \

298 ((
CLEARF
è=ğ
LPTIM_CLEAR_ARRM
 ) || \

299 ((
CLEARF
è=ğ
LPTIM_CLEAR_CMPM
))

307 
	#IS_LPTIM_AUTORELOAD
(
AUTORELOAD
è((AUTORELOADè<ğ0x0000FFFF)

	)

315 
	#IS_LPTIM_COMPARE
(
COMPARE
è((COMPAREè<ğ0x0000FFFF)

	)

323 
	#LPTIM_OP_PAD_AF
 ((
ušt32_t
)0x00000000)

	)

324 
	#LPTIM_OP_PAD_PA4
 
LPTIM_OR_OR_0


	)

325 
	#LPTIM_OP_PAD_PB9
 
LPTIM_OR_OR_1


	)

326 
	#LPTIM_OP_TIM_DAC
 
LPTIM_OR_OR


	)

339 
LPTIM_DeIn™
(
LPTIM_Ty³Def
* 
LPTIMx
);

340 
LPTIM_In™
(
LPTIM_Ty³Def
* 
LPTIMx
, 
LPTIM_In™Ty³Def
* 
LPTIM_In™SŒuù
);

341 
LPTIM_SŒuùIn™
(
LPTIM_In™Ty³Def
* 
LPTIM_In™SŒuù
);

344 
LPTIM_Cmd
(
LPTIM_Ty³Def
* 
LPTIMx
, 
FunùiÚ®S‹
 
NewS‹
);

345 
LPTIM_S–eùClockSourû
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_ClockSourû
);

346 
LPTIM_S–eùULPTIMClockPŞ¬™y
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_ClockPŞ¬™y
);

347 
LPTIM_CÚfigP»sÿËr
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_P»sÿËr
);

348 
LPTIM_CÚfigEx‹º®Trigg”
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_ExtTRGSourû
, ušt32_ˆ
LPTIM_ExtTRGPŞ¬™y
);

349 
LPTIM_S–eùSoáw¬eS¹
(
LPTIM_Ty³Def
* 
LPTIMx
);

350 
LPTIM_CÚfigTrigg”Gl™chF‹r
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_TrigSam¶eTime
);

351 
LPTIM_CÚfigClockGl™chF‹r
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_ClockSam¶eTime
);

352 
LPTIM_S–eùO³¿tšgMode
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_Mode
);

353 
LPTIM_TimoutCmd
(
LPTIM_Ty³Def
* 
LPTIMx
, 
FunùiÚ®S‹
 
NewS‹
);

354 
LPTIM_CÚfigWavefÜm
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_WavefÜm
);

355 
LPTIM_CÚfigUpd©e
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_Upd©e
);

356 
LPTIM_S‘AutÜ–ßdV®ue
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_AutÜ–ßd
);

357 
LPTIM_S‘Com·»V®ue
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_Com·»
);

358 
LPTIM_S–eùCouÁ”Mode
(
LPTIM_Ty³Def
* 
LPTIMx
, 
FunùiÚ®S‹
 
NewS‹
);

359 
LPTIM_S–eùEncod”Mode
(
LPTIM_Ty³Def
* 
LPTIMx
, 
FunùiÚ®S‹
 
NewS‹
);

360 
LPTIM_Rem­CÚfig
(
LPTIM_Ty³Def
* 
LPTIMx
,
ušt32_t
 
LPTIM_OPTR
);

361 
ušt32_t
 
LPTIM_G‘CouÁ”V®ue
(
LPTIM_Ty³Def
* 
LPTIMx
);

362 
ušt32_t
 
LPTIM_G‘AutÜ–ßdV®ue
(
LPTIM_Ty³Def
* 
LPTIMx
);

363 
ušt32_t
 
LPTIM_G‘Com·»V®ue
(
LPTIM_Ty³Def
* 
LPTIMx
);

366 
LPTIM_ITCÚfig
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

367 
FÏgStus
 
LPTIM_G‘FÏgStus
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_FLAG
);

368 
LPTIM_CË¬FÏg
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_CLEARF
);

369 
ITStus
 
LPTIM_G‘ITStus
(
LPTIM_Ty³Def
* 
LPTIMx
, 
ušt32_t
 
LPTIM_IT
);

380 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_ltdc.h

30 #iâdeà
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
LTDC_HSPŞ¬™y
;

59 
ušt32_t
 
LTDC_VSPŞ¬™y
;

62 
ušt32_t
 
LTDC_DEPŞ¬™y
;

65 
ušt32_t
 
LTDC_PCPŞ¬™y
;

68 
ušt32_t
 
LTDC_HÜizÚlSync
;

71 
ušt32_t
 
LTDC_V”tiÿlSync
;

74 
ušt32_t
 
LTDC_AccumuÏ‹dHBP
;

77 
ušt32_t
 
LTDC_AccumuÏ‹dVBP
;

80 
ušt32_t
 
LTDC_AccumuÏ‹dAùiveW
;

83 
ušt32_t
 
LTDC_AccumuÏ‹dAùiveH
;

86 
ušt32_t
 
LTDC_TÙ®Width
;

89 
ušt32_t
 
LTDC_TÙ®Heigh
;

92 
ušt32_t
 
LTDC_BackgroundRedV®ue
;

95 
ušt32_t
 
LTDC_BackgroundG»’V®ue
;

98 
ušt32_t
 
LTDC_BackgroundBlueV®ue
;

100 } 
	tLTDC_In™Ty³Def
;

108 
ušt32_t
 
LTDC_HÜizÚlS¹
;

111 
ušt32_t
 
LTDC_HÜizÚlStİ
;

114 
ušt32_t
 
LTDC_V”tiÿlS¹
;

117 
ušt32_t
 
LTDC_V”tiÿlStİ
;

120 
ušt32_t
 
LTDC_Pix–FÜm©
;

123 
ušt32_t
 
LTDC_CÚ¡ªtAÍha
;

126 
ušt32_t
 
LTDC_DeçuÉCŞÜBlue
;

129 
ušt32_t
 
LTDC_DeçuÉCŞÜG»’
;

132 
ušt32_t
 
LTDC_DeçuÉCŞÜRed
;

135 
ušt32_t
 
LTDC_DeçuÉCŞÜAÍha
;

138 
ušt32_t
 
LTDC_BËndšgFaùÜ_1
;

141 
ušt32_t
 
LTDC_BËndšgFaùÜ_2
;

144 
ušt32_t
 
LTDC_CFBS¹Ad»ss
;

146 
ušt32_t
 
LTDC_CFBLšeL’gth
;

149 
ušt32_t
 
LTDC_CFBP™ch
;

152 
ušt32_t
 
LTDC_CFBLšeNumb”
;

154 } 
	tLTDC_Lay”_In™Ty³Def
;

161 
ušt32_t
 
LTDC_POSX
;

162 
ušt32_t
 
LTDC_POSY
;

163 } 
	tLTDC_PosTy³Def
;

170 
ušt32_t
 
LTDC_BlueWidth
;

171 
ušt32_t
 
LTDC_G»’Width
;

172 
ušt32_t
 
LTDC_RedWidth
;

173 } 
	tLTDC_RGBTy³Def
;

180 
ušt32_t
 
LTDC_CŞÜKeyBlue
;

183 
ušt32_t
 
LTDC_CŞÜKeyG»’
;

186 
ušt32_t
 
LTDC_CŞÜKeyRed
;

188 } 
	tLTDC_CŞÜKeyšg_In™Ty³Def
;

195 
ušt32_t
 
LTDC_CLUTAd»ss
;

198 
ušt32_t
 
LTDC_BlueV®ue
;

201 
ušt32_t
 
LTDC_G»’V®ue
;

204 
ušt32_t
 
LTDC_RedV®ue
;

206 } 
	tLTDC_CLUT_In™Ty³Def
;

217 
	#LTDC_HÜizÚlSYNC
 ((
ušt32_t
)0x00000FFF)

	)

218 
	#LTDC_V”tiÿlSYNC
 ((
ušt32_t
)0x000007FF)

	)

220 
	#IS_LTDC_HSYNC
(
HSYNC
è((HSYNCè<ğ
LTDC_HÜizÚlSYNC
)

	)

221 
	#IS_LTDC_VSYNC
(
VSYNC
è((VSYNCè<ğ
LTDC_V”tiÿlSYNC
)

	)

222 
	#IS_LTDC_AHBP
(
AHBP
è((AHBPè<ğ
LTDC_HÜizÚlSYNC
)

	)

223 
	#IS_LTDC_AVBP
(
AVBP
è((AVBPè<ğ
LTDC_V”tiÿlSYNC
)

	)

224 
	#IS_LTDC_AAW
(
AAW
è((AAWè<ğ
LTDC_HÜizÚlSYNC
)

	)

225 
	#IS_LTDC_AAH
(
AAH
è((AAHè<ğ
LTDC_V”tiÿlSYNC
)

	)

226 
	#IS_LTDC_TOTALW
(
TOTALW
è((TOTALWè<ğ
LTDC_HÜizÚlSYNC
)

	)

227 
	#IS_LTDC_TOTALH
(
TOTALH
è((TOTALHè<ğ
LTDC_V”tiÿlSYNC
)

	)

235 
	#LTDC_HSPŞ¬™y_AL
 ((
ušt32_t
)0x00000000è

	)

236 
	#LTDC_HSPŞ¬™y_AH
 
LTDC_GCR_HSPOL


	)

238 
	#IS_LTDC_HSPOL
(
HSPOL
è(((HSPOLè=ğ
LTDC_HSPŞ¬™y_AL
è|| \

	)

239 ((
HSPOL
è=ğ
LTDC_HSPŞ¬™y_AH
))

247 
	#LTDC_VSPŞ¬™y_AL
 ((
ušt32_t
)0x00000000è

	)

248 
	#LTDC_VSPŞ¬™y_AH
 
LTDC_GCR_VSPOL


	)

250 
	#IS_LTDC_VSPOL
(
VSPOL
è(((VSPOLè=ğ
LTDC_VSPŞ¬™y_AL
è|| \

	)

251 ((
VSPOL
è=ğ
LTDC_VSPŞ¬™y_AH
))

259 
	#LTDC_DEPŞ¬™y_AL
 ((
ušt32_t
)0x00000000è

	)

260 
	#LTDC_DEPŞ¬™y_AH
 
LTDC_GCR_DEPOL


	)

262 
	#IS_LTDC_DEPOL
(
DEPOL
è(((DEPOLè=ğ
LTDC_VSPŞ¬™y_AL
è|| \

	)

263 ((
DEPOL
è=ğ
LTDC_DEPŞ¬™y_AH
))

271 
	#LTDC_PCPŞ¬™y_IPC
 ((
ušt32_t
)0x00000000è

	)

272 
	#LTDC_PCPŞ¬™y_IIPC
 
LTDC_GCR_PCPOL


	)

274 
	#IS_LTDC_PCPOL
(
PCPOL
è(((PCPOLè=ğ
LTDC_PCPŞ¬™y_IPC
è|| \

	)

275 ((
PCPOL
è=ğ
LTDC_PCPŞ¬™y_IIPC
))

283 
	#LTDC_IMR–ßd
 
LTDC_SRCR_IMR


	)

284 
	#LTDC_VBR–ßd
 
LTDC_SRCR_VBR


	)

286 
	#IS_LTDC_RELOAD
(
RELOAD
è(((RELOADè=ğ
LTDC_IMR–ßd
è|| \

	)

287 ((
RELOAD
è=ğ
LTDC_VBR–ßd
))

295 
	#LTDC_Back_CŞÜ
 ((
ušt32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueV®ue
(
BBLUE
è((BBLUEè<ğ
LTDC_Back_CŞÜ
)

	)

298 
	#IS_LTDC_BackG»’V®ue
(
BGREEN
è((BGREENè<ğ
LTDC_Back_CŞÜ
)

	)

299 
	#IS_LTDC_BackRedV®ue
(
BRED
è((BREDè<ğ
LTDC_Back_CŞÜ
)

	)

307 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

308 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

310 
	#IS_LTDC_GET_POS
(
POS
è(((POSè<ğ
LTDC_POS_CY
))

	)

318 
	#IS_LTDC_LIPOS
(
LIPOS
è((LIPOSè<ğ0x7FF)

	)

326 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

327 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

328 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

329 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

331 
	#IS_LTDC_GET_CD
(
CD
è(((CDè=ğ
LTDC_CD_VDES
è|| ((CDè=ğ
LTDC_CD_HDES
è|| \

	)

332 ((
CD
è=ğ
LTDC_CD_VSYNC
è|| ((CDè=ğ
LTDC_CD_HSYNC
))

340 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

341 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

342 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

343 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

345 
	#IS_LTDC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFF0è=ğ0x00è&& ((ITè!ğ0x00))

	)

354 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

355 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

356 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

357 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

359 
	#IS_LTDC_FLAG
(
FLAG
è(((FLAGè=ğ
LTDC_FLAG_LI
è|| ((FLAGè=ğ
LTDC_FLAG_FU
è|| \

	)

360 ((
FLAG
è=ğ
LTDC_FLAG_TERR
è|| ((FLAGè=ğ
LTDC_FLAG_RR
))

368 
	#LTDC_Pix–fÜm©_ARGB8888
 ((
ušt32_t
)0x00000000)

	)

369 
	#LTDC_Pix–fÜm©_RGB888
 ((
ušt32_t
)0x00000001)

	)

370 
	#LTDC_Pix–fÜm©_RGB565
 ((
ušt32_t
)0x00000002)

	)

371 
	#LTDC_Pix–fÜm©_ARGB1555
 ((
ušt32_t
)0x00000003)

	)

372 
	#LTDC_Pix–fÜm©_ARGB4444
 ((
ušt32_t
)0x00000004)

	)

373 
	#LTDC_Pix–fÜm©_L8
 ((
ušt32_t
)0x00000005)

	)

374 
	#LTDC_Pix–fÜm©_AL44
 ((
ušt32_t
)0x00000006)

	)

375 
	#LTDC_Pix–fÜm©_AL88
 ((
ušt32_t
)0x00000007)

	)

377 
	#IS_LTDC_Pix–fÜm©
(
Pix–fÜm©
è(((Pix–fÜm©è=ğ
LTDC_Pix–fÜm©_ARGB8888
è|| ((Pix–fÜm©è=ğ
LTDC_Pix–fÜm©_RGB888
è|| \

	)

378 ((
Pix–fÜm©
è=ğ
LTDC_Pix–fÜm©_RGB565
è|| ((Pix–fÜm©è=ğ
LTDC_Pix–fÜm©_ARGB1555
) || \

379 ((
Pix–fÜm©
è=ğ
LTDC_Pix–fÜm©_ARGB4444
è|| ((Pix–fÜm©è=ğ
LTDC_Pix–fÜm©_L8
) || \

380 ((
Pix–fÜm©
è=ğ
LTDC_Pix–fÜm©_AL44
è|| ((Pix–fÜm©è=ğ
LTDC_Pix–fÜm©_AL88
))

389 
	#LTDC_BËndšgFaùÜ1_CA
 ((
ušt32_t
)0x00000400)

	)

390 
	#LTDC_BËndšgFaùÜ1_PAxCA
 ((
ušt32_t
)0x00000600)

	)

392 
	#IS_LTDC_BËndšgFaùÜ1
(
BËndšgFaùÜ1
è(((BËndšgFaùÜ1è=ğ
LTDC_BËndšgFaùÜ1_CA
è|| ((BËndšgFaùÜ1è=ğ
LTDC_BËndšgFaùÜ1_PAxCA
))

	)

400 
	#LTDC_BËndšgFaùÜ2_CA
 ((
ušt32_t
)0x00000005)

	)

401 
	#LTDC_BËndšgFaùÜ2_PAxCA
 ((
ušt32_t
)0x00000007)

	)

403 
	#IS_LTDC_BËndšgFaùÜ2
(
BËndšgFaùÜ2
è(((BËndšgFaùÜ2è=ğ
LTDC_BËndšgFaùÜ2_CA
è|| ((BËndšgFaùÜ2è=ğ
LTDC_BËndšgFaùÜ2_PAxCA
))

	)

411 
	#LTDC_STOPPos™iÚ
 ((
ušt32_t
)0x0000FFFF)

	)

412 
	#LTDC_STARTPos™iÚ
 ((
ušt32_t
)0x00000FFF)

	)

414 
	#LTDC_DeçuÉCŞÜCÚfig
 ((
ušt32_t
)0x000000FF)

	)

415 
	#LTDC_CŞÜF¿meBufãr
 ((
ušt32_t
)0x00001FFF)

	)

416 
	#LTDC_LšeNumb”
 ((
ušt32_t
)0x000007FF)

	)

418 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
è((HCONFIGSTè<ğ
LTDC_STARTPos™iÚ
)

	)

419 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
è((HCONFIGSPè<ğ
LTDC_STOPPos™iÚ
)

	)

420 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
è((VCONFIGSTè<ğ
LTDC_STARTPos™iÚ
)

	)

421 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
è((VCONFIGSPè<ğ
LTDC_STOPPos™iÚ
)

	)

423 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
è((DEFAULTCOLORè<ğ
LTDC_DeçuÉCŞÜCÚfig
)

	)

425 
	#IS_LTDC_CFBP
(
CFBP
è((CFBPè<ğ
LTDC_CŞÜF¿meBufãr
)

	)

426 
	#IS_LTDC_CFBLL
(
CFBLL
è((CFBLLè<ğ
LTDC_CŞÜF¿meBufãr
)

	)

428 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
è((CFBLNBRè<ğ
LTDC_LšeNumb”
)

	)

436 
	#LTDC_cŞÜkeyšgCÚfig
 ((
ušt32_t
)0x000000FF)

	)

438 
	#IS_LTDC_CKEYING
(
CKEYING
è((CKEYINGè<ğ
LTDC_cŞÜkeyšgCÚfig
)

	)

447 
	#LTDC_CLUTWR
 ((
ušt32_t
)0x000000FF)

	)

449 
	#IS_LTDC_CLUTWR
(
CLUTWR
è((CLUTWRè<ğ
LTDC_CLUTWR
)

	)

454 
LTDC_DeIn™
();

457 
LTDC_In™
(
LTDC_In™Ty³Def
* 
LTDC_In™SŒuù
);

458 
LTDC_SŒuùIn™
(
LTDC_In™Ty³Def
* 
LTDC_In™SŒuù
);

459 
LTDC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

460 
LTDC_D™h”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

461 
LTDC_RGBTy³Def
 
LTDC_G‘RGBWidth
();

462 
LTDC_RGBSŒuùIn™
(
LTDC_RGBTy³Def
* 
LTDC_RGB_In™SŒuù
);

463 
LTDC_LIPCÚfig
(
ušt32_t
 
LTDC_LIPos™iÚCÚfig
);

464 
LTDC_R–ßdCÚfig
(
ušt32_t
 
LTDC_R–ßd
);

465 
LTDC_Lay”In™
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
LTDC_Lay”_In™Ty³Def
* 
LTDC_Lay”_In™SŒuù
);

466 
LTDC_Lay”SŒuùIn™
(
LTDC_Lay”_In™Ty³Def
 * 
LTDC_Lay”_In™SŒuù
);

467 
LTDC_Lay”Cmd
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
FunùiÚ®S‹
 
NewS‹
);

468 
LTDC_PosTy³Def
 
LTDC_G‘PosStus
();

469 
LTDC_PosSŒuùIn™
(
LTDC_PosTy³Def
* 
LTDC_Pos_In™SŒuù
);

470 
FÏgStus
 
LTDC_G‘CDStus
(
ušt32_t
 
LTDC_CD
);

471 
LTDC_CŞÜKeyšgCÚfig
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
LTDC_CŞÜKeyšg_In™Ty³Def
* 
LTDC_cŞÜkeyšg_In™SŒuù
, 
FunùiÚ®S‹
 
NewS‹
);

472 
LTDC_CŞÜKeyšgSŒuùIn™
(
LTDC_CŞÜKeyšg_In™Ty³Def
* 
LTDC_cŞÜkeyšg_In™SŒuù
);

473 
LTDC_CLUTCmd
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
FunùiÚ®S‹
 
NewS‹
);

474 
LTDC_CLUTIn™
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
LTDC_CLUT_In™Ty³Def
* 
LTDC_CLUT_In™SŒuù
);

475 
LTDC_CLUTSŒuùIn™
(
LTDC_CLUT_In™Ty³Def
* 
LTDC_CLUT_In™SŒuù
);

476 
LTDC_Lay”Pos™iÚ
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
ušt16_t
 
Off£tX
, ušt16_ˆ
Off£tY
);

477 
LTDC_Lay”AÍha
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
ušt8_t
 
CÚ¡ªtAÍha
);

478 
LTDC_Lay”Add»ss
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
ušt32_t
 
Add»ss
);

479 
LTDC_Lay”Size
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
ušt32_t
 
Width
, ušt32_ˆ
Height
);

480 
LTDC_Lay”Pix–FÜm©
(
LTDC_Lay”_Ty³Def
* 
LTDC_Lay”x
, 
ušt32_t
 
Pix–FÜm©
);

483 
LTDC_ITCÚfig
(
ušt32_t
 
LTDC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

484 
FÏgStus
 
LTDC_G‘FÏgStus
(
ušt32_t
 
LTDC_FLAG
);

485 
LTDC_CË¬FÏg
(
ušt32_t
 
LTDC_FLAG
);

486 
ITStus
 
LTDC_G‘ITStus
(
ušt32_t
 
LTDC_IT
);

487 
LTDC_CË¬ITP’dšgB™
(
ušt32_t
 
LTDC_IT
);

489 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_pwr.h

30 #iâdeà
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

58 
	#PWR_PVDLev–_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev–_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev–_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev–_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev–_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev–_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev–_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev–_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ğ
PWR_PVDLev–_0
è|| ((LEVELè=ğ
PWR_PVDLev–_1
)|| \

	)

68 ((
LEVEL
è=ğ
PWR_PVDLev–_2
è|| ((LEVELè=ğ
PWR_PVDLev–_3
)|| \

69 ((
LEVEL
è=ğ
PWR_PVDLev–_4
è|| ((LEVELè=ğ
PWR_PVDLev–_5
)|| \

70 ((
LEVEL
è=ğ
PWR_PVDLev–_6
è|| ((LEVELè=ğ
PWR_PVDLev–_7
))

79 
	#PWR_MašReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

80 
	#PWR_LowPow”ReguÏtÜ_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_ReguÏtÜ_ON
 
PWR_MašReguÏtÜ_ON


	)

84 
	#PWR_ReguÏtÜ_LowPow”
 
PWR_LowPow”ReguÏtÜ_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ğ
PWR_MašReguÏtÜ_ON
è|| \

	)

87 ((
REGULATOR
è=ğ
PWR_LowPow”ReguÏtÜ_ON
))

96 
	#PWR_MašReguÏtÜ_Und”Drive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPow”ReguÏtÜ_Und”Drive_ON
 ((
ušt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
è(((REGULATORè=ğ
PWR_MašReguÏtÜ_Und”Drive_ON
è|| \

	)

100 ((
REGULATOR
è=ğ
PWR_LowPow”ReguÏtÜ_Und”Drive_ON
))

105 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

109 
	#PWR_WakeUp_Pš1
 ((
ušt32_t
)0x00)

	)

110 
	#PWR_WakeUp_Pš2
 ((
ušt32_t
)0x01)

	)

111 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

112 
	#PWR_WakeUp_Pš3
 ((
ušt32_t
)0x02)

	)

115 #ià
defšed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ğ
PWR_WakeUp_Pš1
è|| \

	)

117 ((
PIN
è=ğ
PWR_WakeUp_Pš2
))

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ğ
PWR_WakeUp_Pš1
è|| ((PINè=ğ
PWR_WakeUp_Pš2
è|| \

	)

120 ((
PIN
è=ğ
PWR_WakeUp_Pš3
))

130 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

131 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ğ
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ğ
PWR_STOPEÁry_WFE
))

	)

140 
	#PWR_ReguÏtÜ_VŞge_SÿË1
 ((
ušt32_t
)0x0000C000)

	)

141 
	#PWR_ReguÏtÜ_VŞge_SÿË2
 ((
ušt32_t
)0x00008000)

	)

142 
	#PWR_ReguÏtÜ_VŞge_SÿË3
 ((
ušt32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
è(((VOLTAGEè=ğ
PWR_ReguÏtÜ_VŞge_SÿË1
è|| \

	)

144 ((
VOLTAGE
è=ğ
PWR_ReguÏtÜ_VŞge_SÿË2
) || \

145 ((
VOLTAGE
è=ğ
PWR_ReguÏtÜ_VŞge_SÿË3
))

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
è|| \

	)

166 ((
FLAG
è=ğ
PWR_FLAG_PVDO
è|| ((FLAGè=ğ
PWR_FLAG_BRR
) || \

167 ((
FLAG
è=ğ
PWR_FLAG_VOSRDY
è|| ((FLAGè=ğ
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
è=ğ
PWR_FLAG_ODSWRDY
è|| ((FLAGè=ğ
PWR_FLAG_UDRDY
))

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
è|| \

	)

172 ((
FLAG
è=ğ
PWR_FLAG_UDRDY
))

186 
PWR_DeIn™
();

189 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

192 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

193 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

196 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
)

197 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

199 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è||defšed(
STM32F446xx
)

200 
PWR_WakeUpPšCmd
(
ušt32_t
 
PWR_WakeUpPšx
, 
FunùiÚ®S‹
 
NewS‹
);

203 
PWR_BackupReguÏtÜCmd
(
FunùiÚ®S‹
 
NewS‹
);

204 
PWR_MašReguÏtÜModeCÚfig
(
ušt32_t
 
PWR_ReguÏtÜ_VŞge
);

205 
PWR_Ov”DriveCmd
(
FunùiÚ®S‹
 
NewS‹
);

206 
PWR_Ov”DriveSWCmd
(
FunùiÚ®S‹
 
NewS‹
);

207 
PWR_Und”DriveCmd
(
FunùiÚ®S‹
 
NewS‹
);

209 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
)

210 
PWR_MašReguÏtÜUnd”DriveCmd
(
FunùiÚ®S‹
 
NewS‹
);

211 
PWR_LowReguÏtÜUnd”DriveCmd
(
FunùiÚ®S‹
 
NewS‹
);

214 #ià
defšed
(
STM32F401xx
è|| defšed(
STM32F410xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

215 
PWR_MašReguÏtÜLowVŞgeCmd
(
FunùiÚ®S‹
 
NewS‹
);

216 
PWR_LowReguÏtÜLowVŞgeCmd
(
FunùiÚ®S‹
 
NewS‹
);

220 
PWR_FÏshPow”DownCmd
(
FunùiÚ®S‹
 
NewS‹
);

223 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

224 
PWR_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

225 
PWR_EÁ”STANDBYMode
();

228 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

229 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

231 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_qspi.h

30 #iâdeà
__STM32F4XX_QUADSPI_H


31 
	#__STM32F4XX_QUADSPI_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

57 
ušt32_t
 
QSPI_ComCÚfig_FMode
;

60 
ušt32_t
 
QSPI_ComCÚfig_DDRMode
;

63 
ušt32_t
 
QSPI_ComCÚfig_DHHC
;

66 
ušt32_t
 
QSPI_ComCÚfig_SIOOMode
;

69 
ušt32_t
 
QSPI_ComCÚfig_DMode
;

72 
ušt32_t
 
QSPI_ComCÚfig_DummyCyşes
;

75 
ušt32_t
 
QSPI_ComCÚfig_ABSize
;

78 
ušt32_t
 
QSPI_ComCÚfig_ABMode
;

81 
ušt32_t
 
QSPI_ComCÚfig_ADSize
;

84 
ušt32_t
 
QSPI_ComCÚfig_ADMode
;

87 
ušt32_t
 
QSPI_ComCÚfig_IMode
;

90 
ušt32_t
 
QSPI_ComCÚfig_Ins
;

93 }
	tQSPI_ComCÚfig_In™Ty³Def
;

101 
ušt32_t
 
QSPI_SShiá
;

104 
ušt32_t
 
QSPI_P»sÿËr
;

107 
ušt32_t
 
QSPI_CKMode
;

110 
ušt32_t
 
QSPI_CSHTime
;

113 
ušt32_t
 
QSPI_FSize
;

118 
ušt32_t
 
QSPI_FS–eù
;

120 
ušt32_t
 
QSPI_DFÏsh
;

122 }
	tQSPI_In™Ty³Def
;

133 
	#QSPI_SShiá_NoShiá
 ((
ušt32_t
)0x00000000)

	)

134 
	#QSPI_SShiá_H®fCyşeShiá
 ((
ušt32_t
)
QUADSPI_CR_SSHIFT
)

	)

135 
	#IS_QSPI_SSHIFT
(
SSHIFT
è(((SSHIFTè=ğ
QSPI_SShiá_NoShiá
è|| ((SSHIFTè=ğ
QSPI_SShiá_H®fCyşeShiá
))

	)

137 
	#QUADSPI_CR_SSHIFT_0
 
QUADSPI_CR_SSHIFT


	)

145 
	#IS_QSPI_PRESCALER
(
PRESCALER
è(((PRESCALERè<ğ0xFF))

	)

153 
	#QSPI_CKMode_Mode0
 ((
ušt32_t
)0x00000000)

	)

154 
	#QSPI_CKMode_Mode3
 ((
ušt32_t
)
QUADSPI_DCR_CKMODE
)

	)

155 
	#IS_QSPI_CKMODE
(
CKMode
è(((CKModeè=ğ
QSPI_CKMode_Mode0
è|| ((CKModeè=ğ
QSPI_CKMode_Mode3
))

	)

163 
	#QSPI_CSHTime_1Cyşe
 ((
ušt32_t
)0x00000000)

	)

164 
	#QSPI_CSHTime_2Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
)

	)

165 
	#QSPI_CSHTime_3Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_1
)

	)

166 
	#QSPI_CSHTime_4Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
 | 
QUADSPI_DCR_CSHT_1
)

	)

167 
	#QSPI_CSHTime_5Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
)

	)

168 
	#QSPI_CSHTime_6Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_0
)

	)

169 
	#QSPI_CSHTime_7Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_1
)

	)

170 
	#QSPI_CSHTime_8Cyşe
 ((
ušt32_t
)
QUADSPI_DCR_CSHT
)

	)

171 
	#IS_QSPI_CSHTIME
(
CSHTIME
è(((CSHTIMEè=ğ
QSPI_CSHTime_1Cyşe
è|| \

	)

172 ((
CSHTIME
è=ğ
QSPI_CSHTime_2Cyşe
) || \

173 ((
CSHTIME
è=ğ
QSPI_CSHTime_3Cyşe
) || \

174 ((
CSHTIME
è=ğ
QSPI_CSHTime_4Cyşe
) || \

175 ((
CSHTIME
è=ğ
QSPI_CSHTime_5Cyşe
) || \

176 ((
CSHTIME
è=ğ
QSPI_CSHTime_6Cyşe
) || \

177 ((
CSHTIME
è=ğ
QSPI_CSHTime_7Cyşe
) || \

178 ((
CSHTIME
è=ğ
QSPI_CSHTime_8Cyşe
))

186 
	#IS_QSPI_FSIZE
(
FSIZE
è(((FSIZEè<ğ0x1F))

	)

194 
	#QSPI_FS–eù_1
 ((
ušt32_t
)0x00000000)

	)

195 
	#QSPI_FS–eù_2
 ((
ušt32_t
)
QUADSPI_CR_FSEL
)

	)

196 
	#IS_QSPI_FSEL
(
FLA
è(((FLAè=ğ
QSPI_FS–eù_1
è|| ((FLAè=ğ
QSPI_FS–eù_2
))

	)

204 
	#QSPI_DFÏsh_Di§bË
 ((
ušt32_t
)0x00000000)

	)

205 
	#QSPI_DFÏsh_EÇbË
 ((
ušt32_t
)
QUADSPI_CR_DFM
)

	)

206 
	#IS_QSPI_DFM
(
FLA
è(((FLAè=ğ
QSPI_DFÏsh_EÇbË
è|| ((FLAè=ğ
QSPI_DFÏsh_Di§bË
))

	)

214 
	#QSPI_ComCÚfig_FMode_Indœeù_Wr™e
 ((
ušt32_t
)0x00000000)

	)

215 
	#QSPI_ComCÚfig_FMode_Indœeù_R—d
 ((
ušt32_t
)
QUADSPI_CCR_FMODE_0
)

	)

216 
	#QSPI_ComCÚfig_FMode_Auto_PŞlšg
 ((
ušt32_t
)
QUADSPI_CCR_FMODE_1
)

	)

217 
	#QSPI_ComCÚfig_FMode_MemÜy_M­³d
 ((
ušt32_t
)
QUADSPI_CCR_FMODE
)

	)

218 
	#IS_QSPI_FMODE
(
FMODE
è(((FMODEè=ğ
QSPI_ComCÚfig_FMode_Indœeù_Wr™e
è|| \

	)

219 ((
FMODE
è=ğ
QSPI_ComCÚfig_FMode_Indœeù_R—d
) || \

220 ((
FMODE
è=ğ
QSPI_ComCÚfig_FMode_Auto_PŞlšg
) || \

221 ((
FMODE
è=ğ
QSPI_ComCÚfig_FMode_MemÜy_M­³d
))

229 
	#QSPI_ComCÚfig_DDRMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

230 
	#QSPI_ComCÚfig_DDRMode_EÇbË
 ((
ušt32_t
)
QUADSPI_CCR_DDRM
)

	)

231 
	#IS_QSPI_DDRMODE
(
DDRMODE
è(((DDRMODEè=ğ
QSPI_ComCÚfig_DDRMode_Di§bË
è|| \

	)

232 ((
DDRMODE
è=ğ
QSPI_ComCÚfig_DDRMode_EÇbË
))

240 
	#QSPI_ComCÚfig_DHHC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

241 
	#QSPI_ComCÚfig_DHHC_EÇbË
 ((
ušt32_t
)
QUADSPI_CCR_DHHC
)

	)

242 
	#IS_QSPI_DHHC
(
DHHC
è(((DHHCè=ğ
QSPI_ComCÚfig_DHHC_Di§bË
è|| \

	)

243 ((
DHHC
è=ğ
QSPI_ComCÚfig_DHHC_EÇbË
))

251 
	#QSPI_ComCÚfig_SIOOMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

252 
	#QSPI_ComCÚfig_SIOOMode_EÇbË
 ((
ušt32_t
)
QUADSPI_CCR_SIOO
)

	)

253 
	#IS_QSPI_SIOOMODE
(
SIOOMODE
è(((SIOOMODEè=ğ
QSPI_ComCÚfig_SIOOMode_Di§bË
è|| \

	)

254 ((
SIOOMODE
è=ğ
QSPI_ComCÚfig_SIOOMode_EÇbË
))

262 
	#QSPI_ComCÚfig_DMode_NoD©a
 ((
ušt32_t
)0x00000000)

	)

263 
	#QSPI_ComCÚfig_DMode_1Lše
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_0
)

	)

264 
	#QSPI_ComCÚfig_DMode_2Lše
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_1
)

	)

265 
	#QSPI_ComCÚfig_DMode_4Lše
 ((
ušt32_t
)
QUADSPI_CCR_DMODE
)

	)

266 
	#IS_QSPI_DMODE
(
DMODE
è(((DMODEè=ğ
QSPI_ComCÚfig_DMode_NoD©a
è|| \

	)

267 ((
DMODE
è=ğ
QSPI_ComCÚfig_DMode_1Lše
) || \

268 ((
DMODE
è=ğ
QSPI_ComCÚfig_DMode_2Lše
) || \

269 ((
DMODE
è=ğ
QSPI_ComCÚfig_DMode_4Lše
))

277 
	#QSPI_ComCÚfig_ABSize_8b™
 ((
ušt32_t
)0x00000000)

	)

278 
	#QSPI_ComCÚfig_ABSize_16b™
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_0
)

	)

279 
	#QSPI_ComCÚfig_ABSize_24b™
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_1
)

	)

280 
	#QSPI_ComCÚfig_ABSize_32b™
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE
)

	)

281 
	#IS_QSPI_ABSIZE
(
ABSIZE
è(((ABSIZEè=ğ
QSPI_ComCÚfig_ABSize_8b™
è|| \

	)

282 ((
ABSIZE
è=ğ
QSPI_ComCÚfig_ABSize_16b™
) || \

283 ((
ABSIZE
è=ğ
QSPI_ComCÚfig_ABSize_24b™
) || \

284 ((
ABSIZE
è=ğ
QSPI_ComCÚfig_ABSize_32b™
))

292 
	#QSPI_ComCÚfig_ABMode_NoAÉ”Ç‹By‹
 ((
ušt32_t
)0x00000000)

	)

293 
	#QSPI_ComCÚfig_ABMode_1Lše
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_0
)

	)

294 
	#QSPI_ComCÚfig_ABMode_2Lše
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_1
)

	)

295 
	#QSPI_ComCÚfig_ABMode_4Lše
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE
)

	)

296 
	#IS_QSPI_ABMODE
(
ABMODE
è(((ABMODEè=ğ
QSPI_ComCÚfig_ABMode_NoAÉ”Ç‹By‹
è|| \

	)

297 ((
ABMODE
è=ğ
QSPI_ComCÚfig_ABMode_1Lše
) || \

298 ((
ABMODE
è=ğ
QSPI_ComCÚfig_ABMode_2Lše
) || \

299 ((
ABMODE
è=ğ
QSPI_ComCÚfig_ABMode_4Lše
))

307 
	#QSPI_ComCÚfig_ADSize_8b™
 ((
ušt32_t
)0x00000000)

	)

308 
	#QSPI_ComCÚfig_ADSize_16b™
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_0
)

	)

309 
	#QSPI_ComCÚfig_ADSize_24b™
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_1
)

	)

310 
	#QSPI_ComCÚfig_ADSize_32b™
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE
)

	)

311 
	#IS_QSPI_ADSIZE
(
ADSIZE
è(((ADSIZEè=ğ
QSPI_ComCÚfig_ADSize_8b™
è|| \

	)

312 ((
ADSIZE
è=ğ
QSPI_ComCÚfig_ADSize_16b™
) || \

313 ((
ADSIZE
è=ğ
QSPI_ComCÚfig_ADSize_24b™
) || \

314 ((
ADSIZE
è=ğ
QSPI_ComCÚfig_ADSize_32b™
))

322 
	#QSPI_ComCÚfig_ADMode_NoAdd»ss
 ((
ušt32_t
)0x00000000)

	)

323 
	#QSPI_ComCÚfig_ADMode_1Lše
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_0
)

	)

324 
	#QSPI_ComCÚfig_ADMode_2Lše
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_1
)

	)

325 
	#QSPI_ComCÚfig_ADMode_4Lše
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE
)

	)

326 
	#IS_QSPI_ADMODE
(
ADMODE
è(((ADMODEè=ğ
QSPI_ComCÚfig_ADMode_NoAdd»ss
è|| \

	)

327 ((
ADMODE
è=ğ
QSPI_ComCÚfig_ADMode_1Lše
) || \

328 ((
ADMODE
è=ğ
QSPI_ComCÚfig_ADMode_2Lše
) || \

329 ((
ADMODE
è=ğ
QSPI_ComCÚfig_ADMode_4Lše
))

337 
	#QSPI_ComCÚfig_IMode_NoIn¡ruùiÚ
 ((
ušt32_t
)0x00000000)

	)

338 
	#QSPI_ComCÚfig_IMode_1Lše
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_0
)

	)

339 
	#QSPI_ComCÚfig_IMode_2Lše
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_1
)

	)

340 
	#QSPI_ComCÚfig_IMode_4Lše
 ((
ušt32_t
)
QUADSPI_CCR_IMODE
)

	)

341 
	#IS_QSPI_IMODE
(
IMODE
è(((IMODEè=ğ
QSPI_ComCÚfig_IMode_NoIn¡ruùiÚ
è|| \

	)

342 ((
IMODE
è=ğ
QSPI_ComCÚfig_IMode_1Lše
) || \

343 ((
IMODE
è=ğ
QSPI_ComCÚfig_IMode_2Lše
) || \

344 ((
IMODE
è=ğ
QSPI_ComCÚfig_IMode_4Lše
))

352 
	#IS_QSPI_INSTRUCTION
(
INSTRUCTION
è((INSTRUCTIONè<ğ0xFF)

	)

360 
	#QSPI_IT_TO
 (
ušt32_t
)(
QUADSPI_CR_TOIE
 | 
QUADSPI_SR_TOF
)

	)

361 
	#QSPI_IT_SM
 (
ušt32_t
)(
QUADSPI_CR_SMIE
 | 
QUADSPI_SR_SMF
)

	)

362 
	#QSPI_IT_FT
 (
ušt32_t
)(
QUADSPI_CR_FTIE
 | 
QUADSPI_SR_FTF
)

	)

363 
	#QSPI_IT_TC
 (
ušt32_t
)(
QUADSPI_CR_TCIE
 | 
QUADSPI_SR_TCF
)

	)

364 
	#QSPI_IT_TE
 (
ušt32_t
)(
QUADSPI_CR_TEIE
 | 
QUADSPI_SR_TEF
)

	)

365 
	#IS_QSPI_IT
(
IT
è((((ITè& 0xFFE0FFE0è=ğ0è&& ((ITè!ğ0))

	)

366 
	#IS_QSPI_CLEAR_IT
(
IT
è((((ITè& 0xFFE4FFE4è=ğ0è&& ((ITè!ğ0))

	)

374 
	#QSPI_FLAG_TO
 
QUADSPI_SR_TOF


	)

375 
	#QSPI_FLAG_SM
 
QUADSPI_SR_SMF


	)

376 
	#QSPI_FLAG_FT
 
QUADSPI_SR_FTF


	)

377 
	#QSPI_FLAG_TC
 
QUADSPI_SR_TCF


	)

378 
	#QSPI_FLAG_TE
 
QUADSPI_SR_TEF


	)

379 
	#QSPI_FLAG_BUSY
 
QUADSPI_SR_BUSY


	)

380 
	#IS_QSPI_GET_FLAG
(
FLAG
è(((FLAGè=ğ
QSPI_FLAG_TO
è|| ((FLAGè=ğ
QSPI_FLAG_SM
è|| \

	)

381 ((
FLAG
è=ğ
QSPI_FLAG_FT
è|| ((FLAGè=ğ
QSPI_FLAG_TC
) || \

382 ((
FLAG
è=ğ
QSPI_FLAG_TE
è|| ((FLAGè=ğ
QSPI_FLAG_BUSY
))

383 
	#IS_QSPI_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
QSPI_FLAG_TO
è|| ((FLAGè=ğ
QSPI_FLAG_SM
è|| \

	)

384 ((
FLAG
è=ğ
QSPI_FLAG_TC
è|| ((FLAGè=ğ
QSPI_FLAG_TE
))

393 
	#QSPI_PMM_AND
 ((
ušt32_t
)0x00000000)

	)

394 
	#QSPI_PMM_OR
 ((
ušt32_t
)
QUADSPI_CR_PMM
)

	)

395 
	#IS_QSPI_PMM
(
PMM
è(((PMMè=ğ
QSPI_PMM_AND
è|| ((PMMè=ğ
QSPI_PMM_OR
))

	)

403 
	#IS_QSPI_PIR
(
PIR
è((PIRè<ğ
QUADSPI_PIR_INTERVAL
)

	)

411 
	#IS_QSPI_TIMEOUT
(
TIMEOUT
è((TIMEOUTè<ğ
QUADSPI_LPTR_TIMEOUT
)

	)

419 
	#IS_QSPI_DCY
(
DCY
è((DCYè<ğ0x1F)

	)

427 
	#IS_QSPI_FIFOTHRESHOLD
(
FIFOTHRESHOLD
è((FIFOTHRESHOLDè<ğ0x0F)

	)

440 
QSPI_DeIn™
();

441 
QSPI_In™
(
QSPI_In™Ty³Def
* 
QSPI_In™SŒuù
);

442 
QSPI_SŒuùIn™
(
QSPI_In™Ty³Def
* 
QSPI_In™SŒuù
);

443 
QSPI_ComCÚfig_In™
(
QSPI_ComCÚfig_In™Ty³Def
* 
QSPI_ComCÚfig_In™SŒuù
);

444 
QSPI_ComCÚfig_SŒuùIn™
(
QSPI_ComCÚfig_In™Ty³Def
* 
QSPI_ComCÚfig_In™SŒuù
);

445 
QSPI_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

446 
QSPI_AutoPŞlšgMode_CÚfig
(
ušt32_t
 
QSPI_M©ch
, ušt32_ˆ
QSPI_Mask
 , ušt32_ˆ
QSPI_M©ch_Mode
);

447 
QSPI_AutoPŞlšgMode_S‘IÁ”v®
(
ušt32_t
 
QSPI_IÁ”v®
);

448 
QSPI_MemÜyM­³dMode_S‘Timeout
(
ušt32_t
 
QSPI_Timeout
);

449 
QSPI_S‘Add»ss
(
ušt32_t
 
QSPI_Add»ss
);

450 
QSPI_S‘AÉ”Ç‹By‹
(
ušt32_t
 
QSPI_AÉ”Ç‹By‹
);

451 
QSPI_S‘FIFOTh»shŞd
(
ušt32_t
 
QSPI_FIFOTh»shŞd
);

452 
QSPI_S‘D©aL’gth
(
ušt32_t
 
QSPI_D©aL’gth
);

453 
QSPI_TimeoutCouÁ”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

454 
QSPI_AutoPŞlšgModeStİCmd
(
FunùiÚ®S‹
 
NewS‹
);

455 
QSPI_AbÜtReque¡
();

456 
QSPI_Du®FÏshMode_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

459 
QSPI_S’dD©a8
(
ušt8_t
 
D©a
);

460 
QSPI_S’dD©a16
(
ušt16_t
 
D©a
);

461 
QSPI_S’dD©a32
(
ušt32_t
 
D©a
);

462 
ušt8_t
 
QSPI_ReûiveD©a8
();

463 
ušt16_t
 
QSPI_ReûiveD©a16
();

464 
ušt32_t
 
QSPI_ReûiveD©a32
();

467 
QSPI_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

470 
QSPI_ITCÚfig
(
ušt32_t
 
QSPI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

471 
ušt32_t
 
QSPI_G‘FIFOLev–
();

472 
FÏgStus
 
QSPI_G‘FÏgStus
(
ušt32_t
 
QSPI_FLAG
);

473 
QSPI_CË¬FÏg
(
ušt32_t
 
QSPI_FLAG
);

474 
ITStus
 
QSPI_G‘ITStus
(
ušt32_t
 
QSPI_IT
);

475 
QSPI_CË¬ITP’dšgB™
(
ušt32_t
 
QSPI_IT
);

476 
ušt32_t
 
QSPI_G‘FMode
();

487 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.c

59 
	~"¡m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_B™Numb”
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

80 
	#CSSON_B™Numb”
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

83 
	#PLLON_B™Numb”
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

86 
	#PLLI2SON_B™Numb”
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLI2SON_B™Numb”
 * 4))

	)

90 
	#PLLSAION_B™Numb”
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLSAION_B™Numb”
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_B™Numb”
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
I2SSRC_B™Numb”
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_B™Numb”
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

105 
	#BDRST_B™Numb”
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_B™Numb”
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_B™Numb”
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32è+ (
TIMPRE_B™Numb”
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #ià
defšed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32è+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32è+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
ušt32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
ušt32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeIn™
()

228 
RCC
->
CR
 |ğ(
ušt32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &ğ(
ušt32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #ià
	`defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #ià
	`defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &ğ(
ušt32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #ià
	`defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
)

287 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

310 
__IO
 
ušt32_t
 
¡¬tupcouÁ”
 = 0;

311 
E¼ÜStus
 
¡©us
 = 
ERROR
;

312 
FÏgStus
 
h£¡©us
 = 
RESET
;

316 
h£¡©us
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

317 
¡¬tupcouÁ”
++;

318 } (
¡¬tupcouÁ”
 !ğ
HSE_STARTUP_TIMEOUT
è&& (
h£¡©us
 =ğ
RESET
));

320 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ğ
RESET
)

322 
¡©us
 = 
SUCCESS
;

326 
¡©us
 = 
ERROR
;

328  (
¡©us
);

329 
	}
}

339 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

341 
ušt32_t
 
tm´eg
 = 0;

343 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

345 
tm´eg
 = 
RCC
->
CR
;

348 
tm´eg
 &ğ~
RCC_CR_HSITRIM
;

351 
tm´eg
 |ğ(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

354 
RCC
->
CR
 = 
tm´eg
;

355 
	}
}

375 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

378 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

380 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

381 
	}
}

400 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

403 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_By·ss
:

421 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

443 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

445 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

446 
	}
}

448 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

488 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
, ušt32_ˆ
PLLR
)

491 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

492 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as£¹_·¿m
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6è| (((
PLLP
 >> 1è-1è<< 16è| (
RCC_PLLSourû
) |

499 (
PLLQ
 << 24è| (
PLLR
 << 28);

500 
	}
}

503 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
)

539 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
)

542 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

543 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6è| (((
PLLP
 >> 1è-1è<< 16è| (
RCC_PLLSourû
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

566 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

567 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

568 
	}
}

570 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F401xx
)

593 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
)

596 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6è| (
PLLI2SR
 << 28);

600 
	}
}

603 #ià
defšed
(
STM32F411xE
)

631 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
, ušt32_ˆ
PLLI2SM
)

634 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6è| (
PLLI2SR
 << 28è| 
PLLI2SM
;

639 
	}
}

642 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SQ
, ušt32_ˆ
PLLI2SR
)

670 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6è| (
PLLI2SQ
 << 24è| (
PLLI2SR
 << 28);

675 
	}
}

678 #ià
defšed
(
STM32F412xG
 ) || defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

713 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SM
, ušt32_ˆ
PLLI2SN
, ušt32_ˆ
PLLI2SP
, ušt32_ˆ
PLLI2SQ
, ušt32_ˆ
PLLI2SR
)

716 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6è| (((
PLLI2SP
 >> 1è-1è<< 16è| (
PLLI2SQ
 << 24è| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
)

735 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

736 *(
__IO
 
ušt32_t
 *è
CR_PLLI2SON_BB
 = (ušt32_t)
NewS‹
;

737 
	}
}

739 #ià
defšed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIN
, ušt32_ˆ
PLLSAIP
, ušt32_ˆ
PLLSAIQ
, ušt32_ˆ
PLLSAIR
)

768 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6è| (((
PLLSAIP
 >> 1è-1è<< 16è| (
PLLSAIQ
 << 24è| (
PLLSAIR
 << 28);

774 
	}
}

777 #ià
defšed
(
STM32F446xx
)

806 
	$RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIM
, ušt32_ˆ
PLLSAIN
, ušt32_ˆ
PLLSAIP
, ušt32_ˆ
PLLSAIQ
)

809 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6è| (((
PLLSAIP
 >> 1è-1è<< 16è| (
PLLSAIQ
 << 24);

815 
	}
}

818 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
)

841 
	$RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIN
, ušt32_ˆ
PLLSAIQ
, ušt32_ˆ
PLLSAIR
)

844 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6è| (
PLLSAIQ
 << 24è| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
FunùiÚ®S‹
 
NewS‹
)

864 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

865 *(
__IO
 
ušt32_t
 *è
CR_PLLSAION_BB
 = (ušt32_t)
NewS‹
;

866 
	}
}

879 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

882 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

883 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

884 
	}
}

904 
	$RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
)

906 
ušt32_t
 
tm´eg
 = 0;

909 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sourû
));

910 
	`as£¹_·¿m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tm´eg
 = 
RCC
->
CFGR
;

915 
tm´eg
 &ğ
CFGR_MCO1_RESET_MASK
;

918 
tm´eg
 |ğ
RCC_MCO1Sourû
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tm´eg
;

923 #ià
	`defšed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
)

951 
ušt32_t
 
tm´eg
 = 0;

954 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sourû
));

955 
	`as£¹_·¿m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tm´eg
 = 
RCC
->
CFGR
;

960 
tm´eg
 &ğ
CFGR_MCO2_RESET_MASK
;

963 
tm´eg
 |ğ
RCC_MCO2Sourû
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tm´eg
;

968 #ià
	`defšed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

1151 
ušt32_t
 
tm´eg
 = 0;

1154 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

1156 
tm´eg
 = 
RCC
->
CFGR
;

1159 
tm´eg
 &ğ~
RCC_CFGR_SW
;

1162 
tm´eg
 |ğ
RCC_SYSCLKSourû
;

1165 
RCC
->
CFGR
 = 
tm´eg
;

1166 
	}
}

1178 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

1180  ((
ušt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

1205 
ušt32_t
 
tm´eg
 = 0;

1208 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tm´eg
 = 
RCC
->
CFGR
;

1213 
tm´eg
 &ğ~
RCC_CFGR_HPRE
;

1216 
tm´eg
 |ğ
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tm´eg
;

1220 
	}
}

1234 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

1236 
ušt32_t
 
tm´eg
 = 0;

1239 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tm´eg
 = 
RCC
->
CFGR
;

1244 
tm´eg
 &ğ~
RCC_CFGR_PPRE1
;

1247 
tm´eg
 |ğ
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tm´eg
;

1251 
	}
}

1265 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

1267 
ušt32_t
 
tm´eg
 = 0;

1270 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tm´eg
 = 
RCC
->
CFGR
;

1275 
tm´eg
 &ğ~
RCC_CFGR_PPRE2
;

1278 
tm´eg
 |ğ
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tm´eg
;

1282 
	}
}

1317 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

1319 
ušt32_t
 
tmp
 = 0, 
´esc
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

1320 #ià
	`defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1321 
ušt32_t
 
¶Ì
 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

1340 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 ià(
¶lsourû
 != 0)

1346 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
¶lvco
/
¶Í
;

1358 #ià
	`defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1363 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 ià(
¶lsourû
 != 0)

1369 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 
¶Ì
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
¶lvco
/
¶Ì
;

1383 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =mp >> 4;

1391 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1393 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =mp >> 10;

1398 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =mp >> 13;

1405 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

1472 
ušt32_t
 
tm´eg
 = 0;

1475 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

1477 ià((
RCC_RTCCLKSourû
 & 0x00000300) == 0x00000300)

1479 
tm´eg
 = 
RCC
->
CFGR
;

1482 
tm´eg
 &ğ~
RCC_CFGR_RTCPRE
;

1485 
tm´eg
 |ğ(
RCC_RTCCLKSourû
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tm´eg
;

1492 
RCC
->
BDCR
 |ğ(
RCC_RTCCLKSourû
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

1505 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1507 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

1508 
	}
}

1519 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1523 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1524 
	}
}

1526 #ià
defšed
 (
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1545 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SAPBx
, ušt32_ˆ
RCC_I2SCLKSourû
)

1548 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1549 
	`as£¹_·¿m
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =ğ
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &ğ~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |ğ
RCC_I2SCLKSourû
;

1561 
RCC
->
DCKCFGR
 &ğ~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |ğ(
RCC_I2SCLKSourû
 << 2);

1565 
	}
}

1566 #ià
defšed
(
STM32F446xx
)

1584 
	$RCC_SAICLKCÚfig
(
ušt32_t
 
RCC_SAIIn¡ªû
, ušt32_ˆ
RCC_SAICLKSourû
)

1587 
	`as£¹_·¿m
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSourû
));

1588 
	`as£¹_·¿m
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn¡ªû
));

1590 if(
RCC_SAIIn¡ªû
 =ğ
RCC_SAIIn¡ªû_SAI1
)

1593 
RCC
->
DCKCFGR
 &ğ~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |ğ
RCC_SAICLKSourû
;

1600 
RCC
->
DCKCFGR
 &ğ~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |ğ(
RCC_SAICLKSourû
 << 2);

1604 
	}
}

1607 #ià
defšed
(
STM32F413_423xx
)

1620 
	$RCC_SAIBlockACLKCÚfig
(
ušt32_t
 
RCC_SAIBlockACLKSourû
)

1622 
ušt32_t
 
tm´eg
 = 0;

1625 
	`as£¹_·¿m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSourû
));

1627 
tm´eg
 = 
RCC
->
DCKCFGR
;

1630 
tm´eg
 &ğ~
RCC_DCKCFGR_SAI1ASRC
;

1633 
tm´eg
 |ğ
RCC_SAIBlockACLKSourû
;

1636 
RCC
->
DCKCFGR
 = 
tm´eg
;

1637 
	}
}

1651 
	$RCC_SAIBlockBCLKCÚfig
(
ušt32_t
 
RCC_SAIBlockBCLKSourû
)

1653 
ušt32_t
 
tm´eg
 = 0;

1656 
	`as£¹_·¿m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSourû
));

1658 
tm´eg
 = 
RCC
->
DCKCFGR
;

1661 
tm´eg
 &ğ~
RCC_DCKCFGR_SAI1BSRC
;

1664 
tm´eg
 |ğ
RCC_SAIBlockBCLKSourû
;

1667 
RCC
->
DCKCFGR
 = 
tm´eg
;

1668 
	}
}

1672 #ià
defšed
(
STM32F410xx
)

1684 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
)

1687 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1690 
RCC
->
DCKCFGR
 &ğ~
RCC_DCKCFGR_I2SSRC
;

1692 
RCC
->
DCKCFGR
 |ğ
RCC_I2SCLKSourû
;

1693 
	}
}

1696 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

1707 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
)

1710 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1712 *(
__IO
 
ušt32_t
 *è
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSourû
;

1713 
	}
}

1716 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

1734 
	$RCC_SAIBlockACLKCÚfig
(
ušt32_t
 
RCC_SAIBlockACLKSourû
)

1736 
ušt32_t
 
tm´eg
 = 0;

1739 
	`as£¹_·¿m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSourû
));

1741 
tm´eg
 = 
RCC
->
DCKCFGR
;

1744 
tm´eg
 &ğ~
RCC_DCKCFGR_SAI1ASRC
;

1747 
tm´eg
 |ğ
RCC_SAIBlockACLKSourû
;

1750 
RCC
->
DCKCFGR
 = 
tm´eg
;

1751 
	}
}

1770 
	$RCC_SAIBlockBCLKCÚfig
(
ušt32_t
 
RCC_SAIBlockBCLKSourû
)

1772 
ušt32_t
 
tm´eg
 = 0;

1775 
	`as£¹_·¿m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSourû
));

1777 
tm´eg
 = 
RCC
->
DCKCFGR
;

1780 
tm´eg
 &ğ~
RCC_DCKCFGR_SAI1BSRC
;

1783 
tm´eg
 |ğ
RCC_SAIBlockBCLKSourû
;

1786 
RCC
->
DCKCFGR
 = 
tm´eg
;

1787 
	}
}

1803 
	$RCC_SAIPLLI2SClkDivCÚfig
(
ušt32_t
 
RCC_PLLI2SDivQ
)

1805 
ušt32_t
 
tm´eg
 = 0;

1808 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1810 
tm´eg
 = 
RCC
->
DCKCFGR
;

1813 
tm´eg
 &ğ~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1816 
tm´eg
 |ğ(
RCC_PLLI2SDivQ
 - 1);

1819 
RCC
->
DCKCFGR
 = 
tm´eg
;

1820 
	}
}

1835 
	$RCC_SAIPLLSAIClkDivCÚfig
(
ušt32_t
 
RCC_PLLSAIDivQ
)

1837 
ušt32_t
 
tm´eg
 = 0;

1840 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1842 
tm´eg
 = 
RCC
->
DCKCFGR
;

1845 
tm´eg
 &ğ~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1848 
tm´eg
 |ğ((
RCC_PLLSAIDivQ
 - 1) << 8);

1851 
RCC
->
DCKCFGR
 = 
tm´eg
;

1852 
	}
}

1854 #ià
defšed
(
STM32F413_423xx
)

1865 
	$RCC_SAIPLLI2SRClkDivCÚfig
(
ušt32_t
 
RCC_PLLI2SDivR
)

1867 
ušt32_t
 
tm´eg
 = 0;

1870 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
RCC_PLLI2SDivR
));

1872 
tm´eg
 = 
RCC
->
DCKCFGR
;

1875 
tm´eg
 &ğ~(
RCC_DCKCFGR_PLLI2SDIVR
);

1878 
tm´eg
 |ğ(
RCC_PLLI2SDivR
-1);

1881 
RCC
->
DCKCFGR
 = 
tm´eg
;

1882 
	}
}

1897 
	$RCC_SAIPLLRClkDivCÚfig
(
ušt32_t
 
RCC_PLLDivR
)

1899 
ušt32_t
 
tm´eg
 = 0;

1902 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
RCC_PLLDivR
));

1904 
tm´eg
 = 
RCC
->
DCKCFGR
;

1907 
tm´eg
 &ğ~(
RCC_DCKCFGR_PLLDIVR
);

1910 
tm´eg
 |ğ((
RCC_PLLDivR
 - 1 ) << 8);

1913 
RCC
->
DCKCFGR
 = 
tm´eg
;

1914 
	}
}

1934 
	$RCC_LTDCCLKDivCÚfig
(
ušt32_t
 
RCC_PLLSAIDivR
)

1936 
ušt32_t
 
tm´eg
 = 0;

1939 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1941 
tm´eg
 = 
RCC
->
DCKCFGR
;

1944 
tm´eg
 &ğ~
RCC_DCKCFGR_PLLSAIDIVR
;

1947 
tm´eg
 |ğ
RCC_PLLSAIDivR
;

1950 
RCC
->
DCKCFGR
 = 
tm´eg
;

1951 
	}
}

1953 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1964 
	$RCC_DFSDM1CLKCÚfig
(
ušt32_t
 
RCC_DFSDMCLKSourû
)

1966 
ušt32_t
 
tm´eg
 = 0;

1969 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1CLK_SOURCE
(
RCC_DFSDMCLKSourû
));

1971 
tm´eg
 = 
RCC
->
DCKCFGR
;

1974 
tm´eg
 &ğ~
RCC_DCKCFGR_CKDFSDM1SEL
;

1977 
tm´eg
 |ğ(
RCC_DFSDMCLKSourû
 << 31) ;

1980 
RCC
->
DCKCFGR
 = 
tm´eg
;

1981 
	}
}

1993 
	$RCC_DFSDM1ACLKCÚfig
(
ušt32_t
 
RCC_DFSDM1ACLKSourû
)

1995 
ušt32_t
 
tm´eg
 = 0;

1998 
	`as£¹_·¿m
(
	`IS_RCC_DFSDMACLK_SOURCE
(
RCC_DFSDM1ACLKSourû
));

2000 
tm´eg
 = 
RCC
->
DCKCFGR
;

2003 
tm´eg
 &ğ~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2006 
tm´eg
 |ğ
RCC_DFSDM1ACLKSourû
;

2009 
RCC
->
DCKCFGR
 = 
tm´eg
;

2010 
	}
}

2012 #ià
defšed
(
STM32F413_423xx
)

2023 
	$RCC_DFSDM2ACLKCÚfig
(
ušt32_t
 
RCC_DFSDMACLKSourû
)

2025 
ušt32_t
 
tm´eg
 = 0;

2028 
	`as£¹_·¿m
(
	`IS_RCC_DFSDMCLK_SOURCE
(
RCC_DFSDMACLKSourû
));

2030 
tm´eg
 = 
RCC
->
DCKCFGR
;

2033 
tm´eg
 &ğ~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2036 
tm´eg
 |ğ
RCC_DFSDMACLKSourû
;

2039 
RCC
->
DCKCFGR
 = 
tm´eg
;

2040 
	}
}

2062 
	$RCC_TIMCLKP»sCÚfig
(
ušt32_t
 
RCC_TIMCLKP»sÿËr
)

2065 
	`as£¹_·¿m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKP»sÿËr
));

2067 *(
__IO
 
ušt32_t
 *è
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKP»sÿËr
;

2068 
	}
}

2104 
	$RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2107 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1P”h
));

2109 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2110 ià(
NewS‹
 !ğ
DISABLE
)

2112 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1P”h
;

2116 
RCC
->
AHB1ENR
 &ğ~
RCC_AHB1P”h
;

2118 
	}
}

2136 
	$RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2139 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

2140 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2142 ià(
NewS‹
 !ğ
DISABLE
)

2144 
RCC
->
AHB2ENR
 |ğ
RCC_AHB2P”h
;

2148 
RCC
->
AHB2ENR
 &ğ~
RCC_AHB2P”h
;

2150 
	}
}

2152 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2166 
	$RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2169 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

2170 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2172 ià(
NewS‹
 !ğ
DISABLE
)

2174 
RCC
->
AHB3ENR
 |ğ
RCC_AHB3P”h
;

2178 
RCC
->
AHB3ENR
 &ğ~
RCC_AHB3P”h
;

2180 
	}
}

2223 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2226 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

2227 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2229 ià(
NewS‹
 !ğ
DISABLE
)

2231 
RCC
->
APB1ENR
 |ğ
RCC_APB1P”h
;

2235 
RCC
->
APB1ENR
 &ğ~
RCC_APB1P”h
;

2237 
	}
}

2275 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2278 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

2279 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2281 ià(
NewS‹
 !ğ
DISABLE
)

2283 
RCC
->
APB2ENR
 |ğ
RCC_APB2P”h
;

2287 
RCC
->
APB2ENR
 &ğ~
RCC_APB2P”h
;

2289 
	}
}

2317 
	$RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2320 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1P”h
));

2321 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2323 ià(
NewS‹
 !ğ
DISABLE
)

2325 
RCC
->
AHB1RSTR
 |ğ
RCC_AHB1P”h
;

2329 
RCC
->
AHB1RSTR
 &ğ~
RCC_AHB1P”h
;

2331 
	}
}

2346 
	$RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2349 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

2350 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2352 ià(
NewS‹
 !ğ
DISABLE
)

2354 
RCC
->
AHB2RSTR
 |ğ
RCC_AHB2P”h
;

2358 
RCC
->
AHB2RSTR
 &ğ~
RCC_AHB2P”h
;

2360 
	}
}

2362 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2373 
	$RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2376 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

2377 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2379 ià(
NewS‹
 !ğ
DISABLE
)

2381 
RCC
->
AHB3RSTR
 |ğ
RCC_AHB3P”h
;

2385 
RCC
->
AHB3RSTR
 &ğ~
RCC_AHB3P”h
;

2387 
	}
}

2427 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2430 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

2431 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2432 ià(
NewS‹
 !ğ
DISABLE
)

2434 
RCC
->
APB1RSTR
 |ğ
RCC_APB1P”h
;

2438 
RCC
->
APB1RSTR
 &ğ~
RCC_APB1P”h
;

2440 
	}
}

2474 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2477 
	`as£¹_·¿m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2P”h
));

2478 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2479 ià(
NewS‹
 !ğ
DISABLE
)

2481 
RCC
->
APB2RSTR
 |ğ
RCC_APB2P”h
;

2485 
RCC
->
APB2RSTR
 &ğ~
RCC_APB2P”h
;

2487 
	}
}

2523 
	$RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2526 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1P”h
));

2527 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2528 ià(
NewS‹
 !ğ
DISABLE
)

2530 
RCC
->
AHB1LPENR
 |ğ
RCC_AHB1P”h
;

2534 
RCC
->
AHB1LPENR
 &ğ~
RCC_AHB1P”h
;

2536 
	}
}

2555 
	$RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2558 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

2559 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2560 ià(
NewS‹
 !ğ
DISABLE
)

2562 
RCC
->
AHB2LPENR
 |ğ
RCC_AHB2P”h
;

2566 
RCC
->
AHB2LPENR
 &ğ~
RCC_AHB2P”h
;

2568 
	}
}

2570 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2585 
	$RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2588 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

2589 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2590 ià(
NewS‹
 !ğ
DISABLE
)

2592 
RCC
->
AHB3LPENR
 |ğ
RCC_AHB3P”h
;

2596 
RCC
->
AHB3LPENR
 &ğ~
RCC_AHB3P”h
;

2598 
	}
}

2642 
	$RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2645 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

2646 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2647 ià(
NewS‹
 !ğ
DISABLE
)

2649 
RCC
->
APB1LPENR
 |ğ
RCC_APB1P”h
;

2653 
RCC
->
APB1LPENR
 &ğ~
RCC_APB1P”h
;

2655 
	}
}

2694 
	$RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

2697 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

2698 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2699 ià(
NewS‹
 !ğ
DISABLE
)

2701 
RCC
->
APB2LPENR
 |ğ
RCC_APB2P”h
;

2705 
RCC
->
APB2LPENR
 &ğ~
RCC_APB2P”h
;

2707 
	}
}

2718 
	$RCC_LSEModeCÚfig
(
ušt8_t
 
RCC_Mode
)

2721 
	`as£¹_·¿m
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2723 if(
RCC_Mode
 =ğ
RCC_LSE_HIGHDRIVE_MODE
)

2725 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2729 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2731 
	}
}

2733 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2745 
	$RCC_LPTIM1ClockSourûCÚfig
(
ušt32_t
 
RCC_ClockSourû
)

2748 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSourû
));

2751 
RCC
->
DCKCFGR2
 &ğ~
RCC_DCKCFGR2_LPTIM1SEL
;

2753 
RCC
->
DCKCFGR2
 |ğ
RCC_ClockSourû
;

2754 
	}
}

2757 #ià
defšed
(
STM32F469_479xx
)

2767 
	$RCC_DSIClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
)

2770 
	`as£¹_·¿m
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSourû
));

2772 if(
RCC_ClockSourû
 =ğ
RCC_DSICLKSourû_PLLR
)

2774 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2778 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2780 
	}
}

2783 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2794 
	$RCC_48MHzClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
)

2797 
	`as£¹_·¿m
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSourû
));

2798 #ià
	`defšed
(
STM32F469_479xx
)

2799 if(
RCC_ClockSourû
 =ğ
RCC_48MHZCLKSourû_PLLSAI
)

2801 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2805 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2807 #–ià 
	`defšed
(
STM32F446xx
)

2808 if(
RCC_ClockSourû
 =ğ
RCC_48MHZCLKSourû_PLLSAI
)

2810 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2814 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2816 #–ià
	`defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2817 if(
RCC_ClockSourû
 =ğ
RCC_CK48CLKSOURCE_PLLI2SQ
)

2819 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2823 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2827 
	}
}

2838 
	$RCC_SDIOClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
)

2841 
	`as£¹_·¿m
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSourû
));

2842 #ià
	`defšed
(
STM32F469_479xx
)

2843 if(
RCC_ClockSourû
 =ğ
RCC_SDIOCLKSourû_SYSCLK
)

2845 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2849 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2851 #–ià
	`defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2852 if(
RCC_ClockSourû
 =ğ
RCC_SDIOCLKSourû_SYSCLK
)

2854 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2858 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2862 
	}
}

2865 #ià
defšed
(
STM32F446xx
)

2882 
	$RCC_AHB1ClockG©šgCmd
(
ušt32_t
 
RCC_AHB1ClockG©šg
, 
FunùiÚ®S‹
 
NewS‹
)

2885 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockG©šg
));

2887 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2888 ià(
NewS‹
 !ğ
DISABLE
)

2890 
RCC
->
CKGATENR
 &ğ~
RCC_AHB1ClockG©šg
;

2894 
RCC
->
CKGATENR
 |ğ
RCC_AHB1ClockG©šg
;

2896 
	}
}

2907 
	$RCC_SPDIFRXClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
)

2910 
	`as£¹_·¿m
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSourû
));

2912 if(
RCC_ClockSourû
 =ğ
RCC_SPDIFRXCLKSourû_PLLI2SP
)

2914 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2918 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2920 
	}
}

2931 
	$RCC_CECClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
)

2934 
	`as£¹_·¿m
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSourû
));

2936 if(
RCC_ClockSourû
 =ğ
RCC_CECCLKSourû_LSE
)

2938 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2942 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2944 
	}
}

2947 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2958 
	$RCC_FMPI2C1ClockSourûCÚfig
(
ušt32_t
 
RCC_ClockSourû
)

2961 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSourû
));

2964 
RCC
->
DCKCFGR2
 &ğ~
RCC_DCKCFGR2_FMPI2C1SEL
;

2966 
RCC
->
DCKCFGR2
 |ğ
RCC_ClockSourû
;

2967 
	}
}

2973 #ià
defšed
(
STM32F410xx
)

2980 
	$RCC_MCO1Cmd
(
FunùiÚ®S‹
 
NewS‹
)

2983 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2985 *(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = (ušt32_t)
NewS‹
;

2986 
	}
}

2994 
	$RCC_MCO2Cmd
(
FunùiÚ®S‹
 
NewS‹
)

2997 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2999 *(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = (ušt32_t)
NewS‹
;

3000 
	}
}

3030 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

3033 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

3034 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3035 ià(
NewS‹
 !ğ
DISABLE
)

3038 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ğ
RCC_IT
;

3043 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ğ(ušt8_t)~
RCC_IT
;

3045 
	}
}

3067 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

3069 
ušt32_t
 
tmp
 = 0;

3070 
ušt32_t
 
¡©u¤eg
 = 0;

3071 
FÏgStus
 
b™¡©us
 = 
RESET
;

3074 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

3077 
tmp
 = 
RCC_FLAG
 >> 5;

3078 ià(
tmp
 == 1)

3080 
¡©u¤eg
 = 
RCC
->
CR
;

3082 ià(
tmp
 == 2)

3084 
¡©u¤eg
 = 
RCC
->
BDCR
;

3088 
¡©u¤eg
 = 
RCC
->
CSR
;

3092 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

3093 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ğ(ušt32_t)
RESET
)

3095 
b™¡©us
 = 
SET
;

3099 
b™¡©us
 = 
RESET
;

3102  
b™¡©us
;

3103 
	}
}

3112 
	$RCC_CË¬FÏg
()

3115 
RCC
->
CSR
 |ğ
RCC_CSR_RMVF
;

3116 
	}
}

3132 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

3134 
ITStus
 
b™¡©us
 = 
RESET
;

3137 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

3140 ià((
RCC
->
CIR
 & 
RCC_IT
è!ğ(
ušt32_t
)
RESET
)

3142 
b™¡©us
 = 
SET
;

3146 
b™¡©us
 = 
RESET
;

3149  
b™¡©us
;

3150 
	}
}

3166 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

3169 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

3173 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

3174 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.h

29 #iâdeà
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifdeà
__ılu¥lus


37 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
SYSCLK_F»qu’cy
;

51 
ušt32_t
 
HCLK_F»qu’cy
;

52 
ušt32_t
 
PCLK1_F»qu’cy
;

53 
ušt32_t
 
PCLK2_F»qu’cy
;

54 }
	tRCC_ClocksTy³Def
;

65 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

67 
	#RCC_HSE_By·ss
 ((
ušt8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ğ
RCC_HSE_OFF
è|| ((HSEè=ğ
RCC_HSE_ON
è|| \

	)

69 ((
HSE
è=ğ
RCC_HSE_By·ss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ušt8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ušt8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ğ
RCC_LSE_LOWPOWER_MODE
è|| \

	)

80 ((
MODE
è=ğ
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSAIDivR_Div2
 ((
ušt32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
ušt32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
ušt32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
ušt32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
è(((VALUEè=ğ
RCC_PLLSAIDivR_Div2
è||\

	)

93 ((
VALUE
è=ğ
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
è=ğ
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
è=ğ
RCC_PLLSAIDivR_Div16
))

103 
	#RCC_PLLSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

104 
	#RCC_PLLSourû_HSE
 ((
ušt32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PLLSourû_HSI
è|| \

	)

106 ((
SOURCE
è=ğ
RCC_PLLSourû_HSE
))

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ğ63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((50 <ğ(VALUE)è&& ((VALUEè<ğ432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ğ2è|| ((VALUEè=ğ4è|| ((VALUEè=ğ6è|| ((VALUEè=ğ8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((4 <ğ(VALUE)è&& ((VALUEè<ğ15))

	)

111 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((50 <ğ(VALUE)è&& ((VALUEè<ğ432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ63))

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ15))

	)

119 #ià
defšed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ğ2è|| ((VALUEè=ğ4è|| ((VALUEè=ğ6è|| ((VALUEè=ğ8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
è((VALUEè<ğ63)

	)

122 #–ià 
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

123 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ğ2è|| ((VALUEè=ğ4è|| ((VALUEè=ğ6è|| ((VALUEè=ğ8))

	)

126 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
è((50 <ğ(VALUE)è&& ((VALUEè<ğ432))

	)

127 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

128 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ğ2è|| ((VALUEè=ğ4è|| ((VALUEè=ğ6è|| ((VALUEè=ğ8))

	)

130 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ15))

	)

131 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ7))

	)

133 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
è((1 <ğ(VALUE)è&& ((VALUEè<ğ32))

	)

134 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
è((1 <ğ(VALUE)è&& ((VALUEè<ğ32))

	)

136 #ià
defšed
(
STM32F413_423xx
)

137 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
è((1 <ğ(VALUE)è&& ((VALUEè<ğ32))

	)

138 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
è((1 <ğ(VALUE)è&& ((VALUEè<ğ32))

	)

148 #ià 
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

149 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

150 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

151 
	#RCC_SYSCLKSourû_PLLPCLK
 ((
ušt32_t
)0x00000002)

	)

152 
	#RCC_SYSCLKSourû_PLLRCLK
 ((
ušt32_t
)0x00000003)

	)

153 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SYSCLKSourû_HSI
è|| \

	)

154 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_HSE
) || \

155 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_PLLPCLK
) || \

156 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_PLLRCLK
))

158 
	#RCC_SYSCLKSourû_PLLCLK
 
RCC_SYSCLKSourû_PLLPCLK


	)

161 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F410xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

162 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

163 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

164 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

165 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SYSCLKSourû_HSI
è|| \

	)

166 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_HSE
) || \

167 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_PLLCLK
))

176 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

177 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

178 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

179 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

180 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

181 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

182 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

183 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

184 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

185 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ğ
RCC_SYSCLK_Div1
è|| ((HCLKè=ğ
RCC_SYSCLK_Div2
è|| \

	)

186 ((
HCLK
è=ğ
RCC_SYSCLK_Div4
è|| ((HCLKè=ğ
RCC_SYSCLK_Div8
) || \

187 ((
HCLK
è=ğ
RCC_SYSCLK_Div16
è|| ((HCLKè=ğ
RCC_SYSCLK_Div64
) || \

188 ((
HCLK
è=ğ
RCC_SYSCLK_Div128
è|| ((HCLKè=ğ
RCC_SYSCLK_Div256
) || \

189 ((
HCLK
è=ğ
RCC_SYSCLK_Div512
))

197 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

198 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00001000)

	)

199 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00001400)

	)

200 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00001800)

	)

201 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00001C00)

	)

202 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ğ
RCC_HCLK_Div1
è|| ((PCLKè=ğ
RCC_HCLK_Div2
è|| \

	)

203 ((
PCLK
è=ğ
RCC_HCLK_Div4
è|| ((PCLKè=ğ
RCC_HCLK_Div8
) || \

204 ((
PCLK
è=ğ
RCC_HCLK_Div16
))

212 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

213 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

214 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

215 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

216 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

217 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

218 
	#RCC_IT_PLLSAIRDY
 ((
ušt8_t
)0x40)

	)

219 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

221 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0x80è=ğ0x00è&& ((ITè!ğ0x00))

	)

222 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ğ
RCC_IT_LSIRDY
è|| ((ITè=ğ
RCC_IT_LSERDY
è|| \

	)

223 ((
IT
è=ğ
RCC_IT_HSIRDY
è|| ((ITè=ğ
RCC_IT_HSERDY
) || \

224 ((
IT
è=ğ
RCC_IT_PLLRDY
è|| ((ITè=ğ
RCC_IT_CSS
) || \

225 ((
IT
è=ğ
RCC_IT_PLLSAIRDY
è|| ((ITè=ğ
RCC_IT_PLLI2SRDY
))

226 
	#IS_RCC_CLEAR_IT
(
IT
)((ITè!ğ0x00)

	)

235 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

236 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

237 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

238 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ğ
RCC_LSE_OFF
è|| ((LSEè=ğ
RCC_LSE_ON
è|| \

	)

239 ((
LSE
è=ğ
RCC_LSE_By·ss
))

247 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

248 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

249 
	#RCC_RTCCLKSourû_HSE_Div2
 ((
ušt32_t
)0x00020300)

	)

250 
	#RCC_RTCCLKSourû_HSE_Div3
 ((
ušt32_t
)0x00030300)

	)

251 
	#RCC_RTCCLKSourû_HSE_Div4
 ((
ušt32_t
)0x00040300)

	)

252 
	#RCC_RTCCLKSourû_HSE_Div5
 ((
ušt32_t
)0x00050300)

	)

253 
	#RCC_RTCCLKSourû_HSE_Div6
 ((
ušt32_t
)0x00060300)

	)

254 
	#RCC_RTCCLKSourû_HSE_Div7
 ((
ušt32_t
)0x00070300)

	)

255 
	#RCC_RTCCLKSourû_HSE_Div8
 ((
ušt32_t
)0x00080300)

	)

256 
	#RCC_RTCCLKSourû_HSE_Div9
 ((
ušt32_t
)0x00090300)

	)

257 
	#RCC_RTCCLKSourû_HSE_Div10
 ((
ušt32_t
)0x000A0300)

	)

258 
	#RCC_RTCCLKSourû_HSE_Div11
 ((
ušt32_t
)0x000B0300)

	)

259 
	#RCC_RTCCLKSourû_HSE_Div12
 ((
ušt32_t
)0x000C0300)

	)

260 
	#RCC_RTCCLKSourû_HSE_Div13
 ((
ušt32_t
)0x000D0300)

	)

261 
	#RCC_RTCCLKSourû_HSE_Div14
 ((
ušt32_t
)0x000E0300)

	)

262 
	#RCC_RTCCLKSourû_HSE_Div15
 ((
ušt32_t
)0x000F0300)

	)

263 
	#RCC_RTCCLKSourû_HSE_Div16
 ((
ušt32_t
)0x00100300)

	)

264 
	#RCC_RTCCLKSourû_HSE_Div17
 ((
ušt32_t
)0x00110300)

	)

265 
	#RCC_RTCCLKSourû_HSE_Div18
 ((
ušt32_t
)0x00120300)

	)

266 
	#RCC_RTCCLKSourû_HSE_Div19
 ((
ušt32_t
)0x00130300)

	)

267 
	#RCC_RTCCLKSourû_HSE_Div20
 ((
ušt32_t
)0x00140300)

	)

268 
	#RCC_RTCCLKSourû_HSE_Div21
 ((
ušt32_t
)0x00150300)

	)

269 
	#RCC_RTCCLKSourû_HSE_Div22
 ((
ušt32_t
)0x00160300)

	)

270 
	#RCC_RTCCLKSourû_HSE_Div23
 ((
ušt32_t
)0x00170300)

	)

271 
	#RCC_RTCCLKSourû_HSE_Div24
 ((
ušt32_t
)0x00180300)

	)

272 
	#RCC_RTCCLKSourû_HSE_Div25
 ((
ušt32_t
)0x00190300)

	)

273 
	#RCC_RTCCLKSourû_HSE_Div26
 ((
ušt32_t
)0x001A0300)

	)

274 
	#RCC_RTCCLKSourû_HSE_Div27
 ((
ušt32_t
)0x001B0300)

	)

275 
	#RCC_RTCCLKSourû_HSE_Div28
 ((
ušt32_t
)0x001C0300)

	)

276 
	#RCC_RTCCLKSourû_HSE_Div29
 ((
ušt32_t
)0x001D0300)

	)

277 
	#RCC_RTCCLKSourû_HSE_Div30
 ((
ušt32_t
)0x001E0300)

	)

278 
	#RCC_RTCCLKSourû_HSE_Div31
 ((
ušt32_t
)0x001F0300)

	)

279 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_RTCCLKSourû_LSE
è|| \

	)

280 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_LSI
) || \

281 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div2
) || \

282 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div3
) || \

283 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div4
) || \

284 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div5
) || \

285 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div6
) || \

286 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div7
) || \

287 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div8
) || \

288 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div9
) || \

289 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div10
) || \

290 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div11
) || \

291 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div12
) || \

292 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div13
) || \

293 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div14
) || \

294 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div15
) || \

295 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div16
) || \

296 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div17
) || \

297 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div18
) || \

298 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div19
) || \

299 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div20
) || \

300 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div21
) || \

301 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div22
) || \

302 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div23
) || \

303 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div24
) || \

304 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div25
) || \

305 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div26
) || \

306 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div27
) || \

307 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div28
) || \

308 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div29
) || \

309 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div30
) || \

310 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div31
))

315 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

319 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
ušt32_t
)0x00000000)

	)

320 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

321 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

322 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

324 
	#IS_RCC_LPTIM1_CLOCKSOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_LPTIM1CLKSOURCE_PCLK
è|| ((SOURCEè=ğ
RCC_LPTIM1CLKSOURCE_HSI
è|| \

	)

325 ((
SOURCE
è=ğ
RCC_LPTIM1CLKSOURCE_LSI
è|| ((SOURCEè=ğ
RCC_LPTIM1CLKSOURCE_LSE
))

327 
	#IS_RCC_LPTIM1_SOURCE
 
IS_RCC_LPTIM1_CLOCKSOURCE


	)

329 #ià
defšed
(
STM32F410xx
)

337 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
ušt32_t
)0x00000000)

	)

338 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

339 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

340 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2SAPBCLKSOURCE_PLLR
è|| ((SOURCEè=ğ
RCC_I2SAPBCLKSOURCE_EXT
è|| \

	)

341 ((
SOURCE
è=ğ
RCC_I2SAPBCLKSOURCE_PLLSRC
))

348 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

352 
	#RCC_I2SCLKSourû_PLLI2S
 ((
ušt32_t
)0x00)

	)

353 
	#RCC_I2SCLKSourû_Ext
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

354 
	#RCC_I2SCLKSourû_PLL
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

355 
	#RCC_I2SCLKSourû_HSI_HSE
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

357 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2SCLKSourû_PLLI2S
è|| ((SOURCEè=ğ
RCC_I2SCLKSourû_Ext
è|| \

	)

358 ((
SOURCE
è=ğ
RCC_I2SCLKSourû_PLL
è|| ((SOURCEè=ğ
RCC_I2SCLKSourû_HSI_HSE
))

366 
	#RCC_I2SBus_APB1
 ((
ušt8_t
)0x00)

	)

367 
	#RCC_I2SBus_APB2
 ((
ušt8_t
)0x01)

	)

368 
	#IS_RCC_I2S_APBx
(
BUS
è(((BUSè=ğ
RCC_I2SBus_APB1
è|| ((BUSè=ğ
RCC_I2SBus_APB2
))

	)

372 #ià
defšed
(
STM32F446xx
)

376 
	#RCC_SAICLKSourû_PLLSAI
 ((
ušt32_t
)0x00)

	)

377 
	#RCC_SAICLKSourû_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

378 
	#RCC_SAICLKSourû_PLL
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

379 
	#RCC_SAICLKSourû_HSI_HSE
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

381 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SAICLKSourû_PLLSAI
è|| ((SOURCEè=ğ
RCC_SAICLKSourû_PLLI2S
è|| \

	)

382 ((
SOURCE
è=ğ
RCC_SAICLKSourû_PLL
è|| ((SOURCEè=ğ
RCC_SAICLKSourû_HSI_HSE
))

390 
	#RCC_SAIIn¡ªû_SAI1
 ((
ušt8_t
)0x00)

	)

391 
	#RCC_SAIIn¡ªû_SAI2
 ((
ušt8_t
)0x01)

	)

392 
	#IS_RCC_SAI_INSTANCE
(
BUS
è(((BUSè=ğ
RCC_SAIIn¡ªû_SAI1
è|| ((BUSè=ğ
RCC_SAIIn¡ªû_SAI2
))

	)

397 #ià
defšed
(
STM32F413_423xx
)

402 
	#RCC_SAIACLKSourû_PLLI2S_R
 ((
ušt32_t
)0x00000000)

	)

403 
	#RCC_SAIACLKSourû_I2SCKIN
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

404 
	#RCC_SAIACLKSourû_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

405 
	#RCC_SAIACLKSourû_HSI_HSE
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

407 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SAIACLKSourû_PLLI2S_R
è|| ((SOURCEè=ğ
RCC_SAIACLKSourû_I2SCKIN
è|| \

	)

408 ((
SOURCE
è=ğ
RCC_SAIACLKSourû_PLLR
è|| ((SOURCEè=ğ
RCC_SAIACLKSourû_HSI_HSE
))

416 
	#RCC_SAIBCLKSourû_PLLI2S_R
 ((
ušt32_t
)0x00000000)

	)

417 
	#RCC_SAIBCLKSourû_I2SCKIN
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

418 
	#RCC_SAIBCLKSourû_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

419 
	#RCC_SAIBCLKSourû_HSI_HSE
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

421 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SAIBCLKSourû_PLLI2S_R
è|| ((SOURCEè=ğ
RCC_SAIBCLKSourû_I2SCKIN
è|| \

	)

422 ((
SOURCE
è=ğ
RCC_SAIBCLKSourû_PLLR
è|| ((SOURCEè=ğ
RCC_SAIBCLKSourû_HSI_HSE
))

429 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

433 
	#RCC_I2S2CLKSourû_PLLI2S
 ((
ušt8_t
)0x00)

	)

434 
	#RCC_I2S2CLKSourû_Ext
 ((
ušt8_t
)0x01)

	)

436 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2S2CLKSourû_PLLI2S
è|| ((SOURCEè=ğ
RCC_I2S2CLKSourû_Ext
))

	)

444 
	#RCC_SAIACLKSourû_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

445 
	#RCC_SAIACLKSourû_PLLI2S
 ((
ušt32_t
)0x00100000)

	)

446 
	#RCC_SAIACLKSourû_Ext
 ((
ušt32_t
)0x00200000)

	)

448 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SAIACLKSourû_PLLI2S
è||\

	)

449 ((
SOURCE
è=ğ
RCC_SAIACLKSourû_PLLSAI
) ||\

450 ((
SOURCE
è=ğ
RCC_SAIACLKSourû_Ext
))

458 
	#RCC_SAIBCLKSourû_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

459 
	#RCC_SAIBCLKSourû_PLLI2S
 ((
ušt32_t
)0x00400000)

	)

460 
	#RCC_SAIBCLKSourû_Ext
 ((
ušt32_t
)0x00800000)

	)

462 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SAIBCLKSourû_PLLI2S
è||\

	)

463 ((
SOURCE
è=ğ
RCC_SAIBCLKSourû_PLLSAI
) ||\

464 ((
SOURCE
è=ğ
RCC_SAIBCLKSourû_Ext
))

473 
	#RCC_TIMP»scDe§ùiv©ed
 ((
ušt8_t
)0x00)

	)

474 
	#RCC_TIMP»scAùiv©ed
 ((
ušt8_t
)0x01)

	)

476 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
è(((VALUEè=ğ
RCC_TIMP»scDe§ùiv©ed
è|| ((VALUEè=ğ
RCC_TIMP»scAùiv©ed
))

	)

481 #ià
defšed
(
STM32F469_479xx
)

485 
	#RCC_DSICLKSourû_PHY
 ((
ušt8_t
)0x00)

	)

486 
	#RCC_DSICLKSourû_PLLR
 ((
ušt8_t
)0x01)

	)

487 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_DSICLKSourû_PHY
è|| \

	)

488 ((
CLKSOURCE
è=ğ
RCC_DSICLKSourû_PLLR
))

494 #ià 
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

498 
	#RCC_SDIOCLKSourû_48MHZ
 ((
ušt8_t
)0x00)

	)

499 
	#RCC_SDIOCLKSourû_SYSCLK
 ((
ušt8_t
)0x01)

	)

500 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_SDIOCLKSourû_48MHZ
è|| \

	)

501 ((
CLKSOURCE
è=ğ
RCC_SDIOCLKSourû_SYSCLK
))

510 #ià 
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

511 
	#RCC_48MHZCLKSourû_PLL
 ((
ušt8_t
)0x00)

	)

512 
	#RCC_48MHZCLKSourû_PLLSAI
 ((
ušt8_t
)0x01)

	)

513 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_48MHZCLKSourû_PLL
è|| \

	)

514 ((
CLKSOURCE
è=ğ
RCC_48MHZCLKSourû_PLLSAI
))

516 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

517 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
ušt8_t
)0x00)

	)

518 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 ((
ušt8_t
)0x01è

	)

519 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_CK48CLKSOURCE_PLLQ
è|| \

	)

520 ((
CLKSOURCE
è=ğ
RCC_CK48CLKSOURCE_PLLI2SQ
))

527 #ià
defšed
(
STM32F446xx
)

531 
	#RCC_SPDIFRXCLKSourû_PLLR
 ((
ušt8_t
)0x00)

	)

532 
	#RCC_SPDIFRXCLKSourû_PLLI2SP
 ((
ušt8_t
)0x01)

	)

533 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_SPDIFRXCLKSourû_PLLR
è|| \

	)

534 ((
CLKSOURCE
è=ğ
RCC_SPDIFRXCLKSourû_PLLI2SP
))

542 
	#RCC_CECCLKSourû_HSIDiv488
 ((
ušt8_t
)0x00)

	)

543 
	#RCC_CECCLKSourû_LSE
 ((
ušt8_t
)0x01)

	)

544 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
è(((CLKSOURCEè=ğ
RCC_CECCLKSourû_HSIDiv488
è|| \

	)

545 ((
CLKSOURCE
è=ğ
RCC_CECCLKSourû_LSE
))

553 
	#RCC_AHB1ClockG©šg_APB1Bridge
 ((
ušt32_t
)0x00000001)

	)

554 
	#RCC_AHB1ClockG©šg_APB2Bridge
 ((
ušt32_t
)0x00000002)

	)

555 
	#RCC_AHB1ClockG©šg_CM4DBG
 ((
ušt32_t
)0x00000004)

	)

556 
	#RCC_AHB1ClockG©šg_SPARE
 ((
ušt32_t
)0x00000008)

	)

557 
	#RCC_AHB1ClockG©šg_SRAM
 ((
ušt32_t
)0x00000010)

	)

558 
	#RCC_AHB1ClockG©šg_FLITF
 ((
ušt32_t
)0x00000020)

	)

559 
	#RCC_AHB1ClockG©šg_RCC
 ((
ušt32_t
)0x00000040)

	)

561 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
è((((PERIPHè& 0xFFFFFF80è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

568 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

572 
	#RCC_FMPI2C1CLKSourû_APB1
 ((
ušt32_t
)0x00)

	)

573 
	#RCC_FMPI2C1CLKSourû_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

574 
	#RCC_FMPI2C1CLKSourû_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

576 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_FMPI2C1CLKSourû_APB1
è|| ((SOURCEè=ğ
RCC_FMPI2C1CLKSourû_SYSCLK
è|| \

	)

577 ((
SOURCE
è=ğ
RCC_FMPI2C1CLKSourû_HSI
))

583 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

587 
	#RCC_DFSDMCLKSourû_APB
 ((
ušt8_t
)0x00)

	)

588 
	#RCC_DFSDMCLKSourû_SYS
 ((
ušt8_t
)0x01)

	)

589 
	#IS_RCC_DFSDMCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_DFSDMCLKSourû_APB
è|| ((SOURCEè=ğ
RCC_DFSDMCLKSourû_SYS
))

	)

592 
	#RCC_DFSDM1CLKSourû_APB
 
RCC_DFSDMCLKSourû_APB


	)

593 
	#RCC_DFSDM1CLKSourû_SYS
 
RCC_DFSDMCLKSourû_SYS


	)

594 
	#IS_RCC_DFSDM1CLK_SOURCE
 
IS_RCC_DFSDMCLK_SOURCE


	)

602 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 ((
ušt32_t
)0x00000000)

	)

603 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

604 
	#IS_RCC_DFSDM1ACLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
è|| ((SOURCEè=ğ
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
))

	)

607 
	#IS_RCC_DFSDMACLK_SOURCE
 
IS_RCC_DFSDM1ACLK_SOURCE


	)

612 #ià
defšed
(
STM32F413_423xx
)

616 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 ((
ušt32_t
)0x00000000)

	)

617 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

618 
	#IS_RCC_DFSDM2ACLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
è|| ((SOURCEè=ğ
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
))

	)

628 
	#RCC_AHB1P”h_GPIOA
 ((
ušt32_t
)0x00000001)

	)

629 
	#RCC_AHB1P”h_GPIOB
 ((
ušt32_t
)0x00000002)

	)

630 
	#RCC_AHB1P”h_GPIOC
 ((
ušt32_t
)0x00000004)

	)

631 
	#RCC_AHB1P”h_GPIOD
 ((
ušt32_t
)0x00000008)

	)

632 
	#RCC_AHB1P”h_GPIOE
 ((
ušt32_t
)0x00000010)

	)

633 
	#RCC_AHB1P”h_GPIOF
 ((
ušt32_t
)0x00000020)

	)

634 
	#RCC_AHB1P”h_GPIOG
 ((
ušt32_t
)0x00000040)

	)

635 
	#RCC_AHB1P”h_GPIOH
 ((
ušt32_t
)0x00000080)

	)

636 
	#RCC_AHB1P”h_GPIOI
 ((
ušt32_t
)0x00000100)

	)

637 
	#RCC_AHB1P”h_GPIOJ
 ((
ušt32_t
)0x00000200)

	)

638 
	#RCC_AHB1P”h_GPIOK
 ((
ušt32_t
)0x00000400)

	)

639 
	#RCC_AHB1P”h_CRC
 ((
ušt32_t
)0x00001000)

	)

640 
	#RCC_AHB1P”h_FLITF
 ((
ušt32_t
)0x00008000)

	)

641 
	#RCC_AHB1P”h_SRAM1
 ((
ušt32_t
)0x00010000)

	)

642 
	#RCC_AHB1P”h_SRAM2
 ((
ušt32_t
)0x00020000)

	)

643 
	#RCC_AHB1P”h_BKPSRAM
 ((
ušt32_t
)0x00040000)

	)

644 
	#RCC_AHB1P”h_SRAM3
 ((
ušt32_t
)0x00080000)

	)

645 
	#RCC_AHB1P”h_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

646 
	#RCC_AHB1P”h_DMA1
 ((
ušt32_t
)0x00200000)

	)

647 
	#RCC_AHB1P”h_DMA2
 ((
ušt32_t
)0x00400000)

	)

648 
	#RCC_AHB1P”h_DMA2D
 ((
ušt32_t
)0x00800000)

	)

649 
	#RCC_AHB1P”h_ETH_MAC
 ((
ušt32_t
)0x02000000)

	)

650 
	#RCC_AHB1P”h_ETH_MAC_Tx
 ((
ušt32_t
)0x04000000)

	)

651 
	#RCC_AHB1P”h_ETH_MAC_Rx
 ((
ušt32_t
)0x08000000)

	)

652 
	#RCC_AHB1P”h_ETH_MAC_PTP
 ((
ušt32_t
)0x10000000)

	)

653 
	#RCC_AHB1P”h_OTG_HS
 ((
ušt32_t
)0x20000000)

	)

654 
	#RCC_AHB1P”h_OTG_HS_ULPI
 ((
ušt32_t
)0x40000000)

	)

655 #ià
defšed
(
STM32F410xx
)

656 
	#RCC_AHB1P”h_RNG
 ((
ušt32_t
)0x80000000)

	)

658 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
è((((PERIPHè& 0x010BE800è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

659 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0x51FE800è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

660 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
è((((PERIPHè& 0x01106800è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

669 
	#RCC_AHB2P”h_DCMI
 ((
ušt32_t
)0x00000001)

	)

670 
	#RCC_AHB2P”h_CRYP
 ((
ušt32_t
)0x00000010)

	)

671 
	#RCC_AHB2P”h_HASH
 ((
ušt32_t
)0x00000020)

	)

672 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

673 
	#RCC_AHB2P”h_RNG
 ((
ušt32_t
)0x00000040)

	)

675 
	#RCC_AHB2P”h_OTG_FS
 ((
ušt32_t
)0x00000080)

	)

676 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFF0Eè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

684 #ià
defšed
(
STM32F40_41xxx
)

685 
	#RCC_AHB3P”h_FSMC
 ((
ušt32_t
)0x00000001)

	)

686 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFEè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

689 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
)

690 
	#RCC_AHB3P”h_FMC
 ((
ušt32_t
)0x00000001)

	)

691 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFEè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

694 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

695 
	#RCC_AHB3P”h_FMC
 ((
ušt32_t
)0x00000001)

	)

696 
	#RCC_AHB3P”h_QSPI
 ((
ušt32_t
)0x00000002)

	)

697 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

700 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

701 
	#RCC_AHB3P”h_FSMC
 ((
ušt32_t
)0x00000001)

	)

702 
	#RCC_AHB3P”h_QSPI
 ((
ušt32_t
)0x00000002)

	)

703 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

713 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

714 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

715 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

716 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

717 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

718 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

719 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

720 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

721 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

722 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

723 
	#RCC_APB1P”h_LPTIM1
 ((
ušt32_t
)0x00000200)

	)

725 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

726 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

727 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

728 #ià
defšed
(
STM32F446xx
)

729 
	#RCC_APB1P”h_SPDIFRX
 ((
ušt32_t
)0x00010000)

	)

731 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

732 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

733 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

734 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

735 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

736 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

737 
	#RCC_APB1P”h_I2C3
 ((
ušt32_t
)0x00800000)

	)

738 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

739 
	#RCC_APB1P”h_FMPI2C1
 ((
ušt32_t
)0x01000000)

	)

741 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

742 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

743 #ià
defšed
(
STM32F413_423xx
)

744 
	#RCC_APB1P”h_CAN3
 ((
ušt32_t
)0x08000000)

	)

746 #ià
defšed
(
STM32F446xx
)

747 
	#RCC_APB1P”h_CEC
 ((
ušt32_t
)0x08000000)

	)

749 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

750 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

751 
	#RCC_APB1P”h_UART7
 ((
ušt32_t
)0x40000000)

	)

752 
	#RCC_APB1P”h_UART8
 ((
ušt32_t
)0x80000000)

	)

753 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x00003600è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

761 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000001)

	)

762 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00000002)

	)

763 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00000010)

	)

764 
	#RCC_APB2P”h_USART6
 ((
ušt32_t
)0x00000020)

	)

765 
	#RCC_APB2P”h_ADC
 ((
ušt32_t
)0x00000100)

	)

766 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000100)

	)

767 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000200)

	)

768 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00000400)

	)

769 
	#RCC_APB2P”h_SDIO
 ((
ušt32_t
)0x00000800)

	)

770 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

771 
	#RCC_APB2P”h_SPI4
 ((
ušt32_t
)0x00002000)

	)

772 
	#RCC_APB2P”h_SYSCFG
 ((
ušt32_t
)0x00004000)

	)

773 
	#RCC_APB2P”h_EXTIT
 ((
ušt32_t
)0x00008000)

	)

774 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00010000)

	)

775 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00020000)

	)

776 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00040000)

	)

777 
	#RCC_APB2P”h_SPI5
 ((
ušt32_t
)0x00100000)

	)

778 
	#RCC_APB2P”h_SPI6
 ((
ušt32_t
)0x00200000)

	)

779 
	#RCC_APB2P”h_SAI1
 ((
ušt32_t
)0x00400000)

	)

780 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

781 
	#RCC_APB2P”h_SAI2
 ((
ušt32_t
)0x00800000)

	)

783 
	#RCC_APB2P”h_LTDC
 ((
ušt32_t
)0x04000000)

	)

784 #ià
defšed
(
STM32F469_479xx
)

785 
	#RCC_APB2P”h_DSI
 ((
ušt32_t
)0x08000000)

	)

787 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

788 
	#RCC_APB2P”h_DFSDM1
 ((
ušt32_t
)0x01000000)

	)

790 #ià
defšed
(
STM32F413_423xx
)

791 
	#RCC_APB2P”h_DFSDM2
 ((
ušt32_t
)0x02000000)

	)

792 
	#RCC_APB2P”h_UART9
 ((
ušt32_t
)0x02000040)

	)

793 
	#RCC_APB2P”h_UART10
 ((
ušt32_t
)0x00000080)

	)

797 
	#RCC_APB2P”h_DFSDM
 
RCC_APB2P”h_DFSDM1


	)

799 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xF008000Cè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

800 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0xF208860Cè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

809 
	#RCC_MCO1Sourû_HSI
 ((
ušt32_t
)0x00000000)

	)

810 
	#RCC_MCO1Sourû_LSE
 ((
ušt32_t
)0x00200000)

	)

811 
	#RCC_MCO1Sourû_HSE
 ((
ušt32_t
)0x00400000)

	)

812 
	#RCC_MCO1Sourû_PLLCLK
 ((
ušt32_t
)0x00600000)

	)

813 
	#RCC_MCO1Div_1
 ((
ušt32_t
)0x00000000)

	)

814 
	#RCC_MCO1Div_2
 ((
ušt32_t
)0x04000000)

	)

815 
	#RCC_MCO1Div_3
 ((
ušt32_t
)0x05000000)

	)

816 
	#RCC_MCO1Div_4
 ((
ušt32_t
)0x06000000)

	)

817 
	#RCC_MCO1Div_5
 ((
ušt32_t
)0x07000000)

	)

818 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_MCO1Sourû_HSI
è|| ((SOURCEè=ğ
RCC_MCO1Sourû_LSE
è|| \

	)

819 ((
SOURCE
è=ğ
RCC_MCO1Sourû_HSE
è|| ((SOURCEè=ğ
RCC_MCO1Sourû_PLLCLK
))

821 
	#IS_RCC_MCO1DIV
(
DIV
è(((DIVè=ğ
RCC_MCO1Div_1
è|| ((DIVè=ğ
RCC_MCO1Div_2
è|| \

	)

822 ((
DIV
è=ğ
RCC_MCO1Div_3
è|| ((DIVè=ğ
RCC_MCO1Div_4
) || \

823 ((
DIV
è=ğ
RCC_MCO1Div_5
))

831 
	#RCC_MCO2Sourû_SYSCLK
 ((
ušt32_t
)0x00000000)

	)

832 
	#RCC_MCO2Sourû_PLLI2SCLK
 ((
ušt32_t
)0x40000000)

	)

833 
	#RCC_MCO2Sourû_HSE
 ((
ušt32_t
)0x80000000)

	)

834 
	#RCC_MCO2Sourû_PLLCLK
 ((
ušt32_t
)0xC0000000)

	)

835 
	#RCC_MCO2Div_1
 ((
ušt32_t
)0x00000000)

	)

836 
	#RCC_MCO2Div_2
 ((
ušt32_t
)0x20000000)

	)

837 
	#RCC_MCO2Div_3
 ((
ušt32_t
)0x28000000)

	)

838 
	#RCC_MCO2Div_4
 ((
ušt32_t
)0x30000000)

	)

839 
	#RCC_MCO2Div_5
 ((
ušt32_t
)0x38000000)

	)

840 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_MCO2Sourû_SYSCLK
è|| ((SOURCEè=ğ
RCC_MCO2Sourû_PLLI2SCLK
)|| \

	)

841 ((
SOURCE
è=ğ
RCC_MCO2Sourû_HSE
è|| ((SOURCEè=ğ
RCC_MCO2Sourû_PLLCLK
))

843 
	#IS_RCC_MCO2DIV
(
DIV
è(((DIVè=ğ
RCC_MCO2Div_1
è|| ((DIVè=ğ
RCC_MCO2Div_2
è|| \

	)

844 ((
DIV
è=ğ
RCC_MCO2Div_3
è|| ((DIVè=ğ
RCC_MCO2Div_4
) || \

845 ((
DIV
è=ğ
RCC_MCO2Div_5
))

853 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

854 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

855 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

856 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

857 
	#RCC_FLAG_PLLSAIRDY
 ((
ušt8_t
)0x3D)

	)

858 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

859 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

860 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

861 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

862 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

863 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

864 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

865 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

866 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

868 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ğ
RCC_FLAG_HSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_HSERDY
è|| \

	)

869 ((
FLAG
è=ğ
RCC_FLAG_PLLRDY
è|| ((FLAGè=ğ
RCC_FLAG_LSERDY
) || \

870 ((
FLAG
è=ğ
RCC_FLAG_LSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_BORRST
) || \

871 ((
FLAG
è=ğ
RCC_FLAG_PINRST
è|| ((FLAGè=ğ
RCC_FLAG_PORRST
) || \

872 ((
FLAG
è=ğ
RCC_FLAG_SFTRST
è|| ((FLAGè=ğ
RCC_FLAG_IWDGRST
)|| \

873 ((
FLAG
è=ğ
RCC_FLAG_WWDGRST
è|| ((FLAGè=ğ
RCC_FLAG_LPWRRST
)|| \

874 ((
FLAG
è=ğ
RCC_FLAG_PLLI2SRDY
)|| ((FLAGè=ğ
RCC_FLAG_PLLSAIRDY
))

876 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ğ0x1F)

	)

889 
RCC_DeIn™
();

892 
RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
);

893 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

894 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

895 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

896 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

897 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

899 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

901 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

902 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
, ušt32_ˆ
PLLR
);

905 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
)

906 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
);

909 
RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
);

911 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F401xx
)

912 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
);

914 #ià
defšed
(
STM32F411xE
)

915 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
, ušt32_ˆ
PLLI2SM
);

917 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

918 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SQ
, ušt32_ˆ
PLLI2SR
);

920 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

921 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SM
, ušt32_ˆ
PLLI2SN
, ušt32_ˆ
PLLI2SP
, ušt32_ˆ
PLLI2SQ
, ušt32_ˆ
PLLI2SR
);

924 
RCC_PLLSAICmd
(
FunùiÚ®S‹
 
NewS‹
);

925 #ià
defšed
(
STM32F469_479xx
)

926 
RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIN
, ušt32_ˆ
PLLSAIP
, ušt32_ˆ
PLLSAIQ
, ušt32_ˆ
PLLSAIR
);

928 #ià
defšed
(
STM32F446xx
)

929 
RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIM
, ušt32_ˆ
PLLSAIN
, ušt32_ˆ
PLLSAIP
, ušt32_ˆ
PLLSAIQ
);

931 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F411xE
)

932 
RCC_PLLSAICÚfig
(
ušt32_t
 
PLLSAIN
, ušt32_ˆ
PLLSAIQ
, ušt32_ˆ
PLLSAIR
);

935 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

936 
RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
);

937 
RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
);

940 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

941 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

942 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

943 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

944 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

945 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

948 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

949 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

950 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

952 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

953 
RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SAPBx
, ušt32_ˆ
RCC_I2SCLKSourû
);

954 #ià
defšed
(
STM32F446xx
)

955 
RCC_SAICLKCÚfig
(
ušt32_t
 
RCC_SAIIn¡ªû
, ušt32_ˆ
RCC_SAICLKSourû
);

957 #ià
defšed
(
STM32F413_423xx
)

958 
RCC_SAIBlockACLKCÚfig
(
ušt32_t
 
RCC_SAIBlockACLKSourû
);

959 
RCC_SAIBlockBCLKCÚfig
(
ušt32_t
 
RCC_SAIBlockBCLKSourû
);

963 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
è|| defšed(
STM32F410xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

964 
RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
);

967 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

968 
RCC_SAIBlockACLKCÚfig
(
ušt32_t
 
RCC_SAIBlockACLKSourû
);

969 
RCC_SAIBlockBCLKCÚfig
(
ušt32_t
 
RCC_SAIBlockBCLKSourû
);

972 
RCC_SAIPLLI2SClkDivCÚfig
(
ušt32_t
 
RCC_PLLI2SDivQ
);

973 
RCC_SAIPLLSAIClkDivCÚfig
(
ušt32_t
 
RCC_PLLSAIDivQ
);

975 #ià
defšed
(
STM32F413_423xx
)

976 
RCC_SAIPLLI2SRClkDivCÚfig
(
ušt32_t
 
RCC_PLLI2SDivR
);

977 
RCC_SAIPLLRClkDivCÚfig
(
ušt32_t
 
RCC_PLLDivR
);

980 
RCC_LTDCCLKDivCÚfig
(
ušt32_t
 
RCC_PLLSAIDivR
);

981 
RCC_TIMCLKP»sCÚfig
(
ušt32_t
 
RCC_TIMCLKP»sÿËr
);

983 
RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

984 
RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

985 
RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

986 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

987 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

989 
RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

990 
RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

991 
RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

992 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

993 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

995 
RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

996 
RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

997 
RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

998 
RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

999 
RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

1002 
RCC_LSEModeCÚfig
(
ušt8_t
 
RCC_Mode
);

1005 #ià
defšed
(
STM32F469_479xx
)

1006 
RCC_DSIClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
);

1010 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

1011 
RCC_48MHzClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
);

1012 
RCC_SDIOClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
);

1016 #ià
defšed
(
STM32F446xx
)

1017 
RCC_AHB1ClockG©šgCmd
(
ušt32_t
 
RCC_AHB1ClockG©šg
, 
FunùiÚ®S‹
 
NewS‹
);

1018 
RCC_SPDIFRXClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
);

1019 
RCC_CECClockSourûCÚfig
(
ušt8_t
 
RCC_ClockSourû
);

1023 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1024 
RCC_FMPI2C1ClockSourûCÚfig
(
ušt32_t
 
RCC_ClockSourû
);

1028 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

1029 
RCC_LPTIM1ClockSourûCÚfig
(
ušt32_t
 
RCC_ClockSourû
);

1030 #ià
defšed
(
STM32F410xx
)

1031 
RCC_MCO1Cmd
(
FunùiÚ®S‹
 
NewS‹
);

1032 
RCC_MCO2Cmd
(
FunùiÚ®S‹
 
NewS‹
);

1036 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1037 
RCC_DFSDMCLKCÚfig
(
ušt32_t
 
RCC_DFSDMCLKSourû
);

1038 
RCC_DFSDM1ACLKCÚfig
(
ušt32_t
 
RCC_DFSDM1ACLKSourû
);

1039 #ià
defšed
(
STM32F413_423xx
)

1040 
RCC_DFSDM2ACLKCÚfig
(
ušt32_t
 
RCC_DFSDMACLKSourû
);

1043 
	#RCC_DFSDM1CLKCÚfig
 
RCC_DFSDMCLKCÚfig


	)

1046 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1047 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

1048 
RCC_CË¬FÏg
();

1049 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

1050 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

1052 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rng.h

30 #iâdeà
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
ušt8_t
)0x0001è

	)

59 
	#RNG_FLAG_CECS
 ((
ušt8_t
)0x0002è

	)

60 
	#RNG_FLAG_SECS
 ((
ušt8_t
)0x0004è

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ğ
RNG_FLAG_DRDY
è|| \

	)

63 ((
RNG_FLAG
è=ğ
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
è=ğ
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ğ
RNG_FLAG_CECS
è|| \

	)

66 ((
RNG_FLAG
è=ğ
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
ušt8_t
)0x20è

	)

75 
	#RNG_IT_SEI
 ((
ušt8_t
)0x40è

	)

77 
	#IS_RNG_IT
(
IT
è((((ITè& (
ušt8_t
)0x9Fè=ğ0x00è&& ((ITè!ğ0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
è(((RNG_ITè=ğ
RNG_IT_CEI
è|| ((RNG_ITè=ğ
RNG_IT_SEI
))

	)

91 
RNG_DeIn™
();

94 
RNG_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

97 
ušt32_t
 
RNG_G‘RªdomNumb”
();

100 
RNG_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

101 
FÏgStus
 
RNG_G‘FÏgStus
(
ušt8_t
 
RNG_FLAG
);

102 
RNG_CË¬FÏg
(
ušt8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_G‘ITStus
(
ušt8_t
 
RNG_IT
);

104 
RNG_CË¬ITP’dšgB™
(
ušt8_t
 
RNG_IT
);

107 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rtc.h

30 #iâdeà
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

55 
ušt32_t
 
RTC_HourFÜm©
;

58 
ušt32_t
 
RTC_AsynchP»div
;

61 
ušt32_t
 
RTC_SynchP»div
;

63 }
	tRTC_In™Ty³Def
;

70 
ušt8_t
 
RTC_Hours
;

75 
ušt8_t
 
RTC_Mšu‹s
;

78 
ušt8_t
 
RTC_SecÚds
;

81 
ušt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy³Def
;

90 
ušt8_t
 
RTC_W“kDay
;

93 
ušt8_t
 
RTC_MÚth
;

96 
ušt8_t
 
RTC_D©e
;

99 
ušt8_t
 
RTC_Y—r
;

101 }
	tRTC_D©eTy³Def
;

108 
RTC_TimeTy³Def
 
RTC_AÏrmTime
;

110 
ušt32_t
 
RTC_AÏrmMask
;

113 
ušt32_t
 
RTC_AÏrmD©eW“kDayS–
;

116 
ušt8_t
 
RTC_AÏrmD©eW“kDay
;

121 }
	tRTC_AÏrmTy³Def
;

133 
	#RTC_HourFÜm©_24
 ((
ušt32_t
)0x00000000)

	)

134 
	#RTC_HourFÜm©_12
 ((
ušt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ğ
RTC_HourFÜm©_12
è|| \

	)

136 ((
FORMAT
è=ğ
RTC_HourFÜm©_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ğ0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ğ0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> 0è&& ((HOURè<ğ12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ğ23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ğ59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ğ59)

	)

175 
	#RTC_H12_AM
 ((
ušt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ušt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
è(((PMè=ğ
RTC_H12_AM
è|| ((PMè=ğ
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ğ99)

	)

197 
	#RTC_MÚth_Jªu¬y
 ((
ušt8_t
)0x01)

	)

198 
	#RTC_MÚth_Febru¬y
 ((
ušt8_t
)0x02)

	)

199 
	#RTC_MÚth_M¬ch
 ((
ušt8_t
)0x03)

	)

200 
	#RTC_MÚth_A´
 ((
ušt8_t
)0x04)

	)

201 
	#RTC_MÚth_May
 ((
ušt8_t
)0x05)

	)

202 
	#RTC_MÚth_JuÃ
 ((
ušt8_t
)0x06)

	)

203 
	#RTC_MÚth_July
 ((
ušt8_t
)0x07)

	)

204 
	#RTC_MÚth_Augu¡
 ((
ušt8_t
)0x08)

	)

205 
	#RTC_MÚth_S•‹mb”
 ((
ušt8_t
)0x09)

	)

206 
	#RTC_MÚth_Oùob”
 ((
ušt8_t
)0x10)

	)

207 
	#RTC_MÚth_Novemb”
 ((
ušt8_t
)0x11)

	)

208 
	#RTC_MÚth_Deûmb”
 ((
ušt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ğ1è&& ((MONTHè<ğ12))

	)

210 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ğ1è&& ((DATEè<ğ31))

	)

220 
	#RTC_W“kday_MÚday
 ((
ušt8_t
)0x01)

	)

221 
	#RTC_W“kday_Tuesday
 ((
ušt8_t
)0x02)

	)

222 
	#RTC_W“kday_WedÃsday
 ((
ušt8_t
)0x03)

	)

223 
	#RTC_W“kday_Thursday
 ((
ušt8_t
)0x04)

	)

224 
	#RTC_W“kday_Friday
 ((
ušt8_t
)0x05)

	)

225 
	#RTC_W“kday_S©urday
 ((
ušt8_t
)0x06)

	)

226 
	#RTC_W“kday_Sunday
 ((
ušt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ğ
RTC_W“kday_MÚday
è|| \

	)

228 ((
WEEKDAY
è=ğ
RTC_W“kday_Tuesday
) || \

229 ((
WEEKDAY
è=ğ
RTC_W“kday_WedÃsday
) || \

230 ((
WEEKDAY
è=ğ
RTC_W“kday_Thursday
) || \

231 ((
WEEKDAY
è=ğ
RTC_W“kday_Friday
) || \

232 ((
WEEKDAY
è=ğ
RTC_W“kday_S©urday
) || \

233 ((
WEEKDAY
è=ğ
RTC_W“kday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè> 0è&& ((DATEè<ğ31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ğ
RTC_W“kday_MÚday
è|| \

	)

244 ((
WEEKDAY
è=ğ
RTC_W“kday_Tuesday
) || \

245 ((
WEEKDAY
è=ğ
RTC_W“kday_WedÃsday
) || \

246 ((
WEEKDAY
è=ğ
RTC_W“kday_Thursday
) || \

247 ((
WEEKDAY
è=ğ
RTC_W“kday_Friday
) || \

248 ((
WEEKDAY
è=ğ
RTC_W“kday_S©urday
) || \

249 ((
WEEKDAY
è=ğ
RTC_W“kday_Sunday
))

259 
	#RTC_AÏrmD©eW“kDayS–_D©e
 ((
ušt32_t
)0x00000000)

	)

260 
	#RTC_AÏrmD©eW“kDayS–_W“kDay
 ((
ušt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ğ
RTC_AÏrmD©eW“kDayS–_D©e
è|| \

	)

263 ((
SEL
è=ğ
RTC_AÏrmD©eW“kDayS–_W“kDay
))

273 
	#RTC_AÏrmMask_NÚe
 ((
ušt32_t
)0x00000000)

	)

274 
	#RTC_AÏrmMask_D©eW“kDay
 ((
ušt32_t
)0x80000000)

	)

275 
	#RTC_AÏrmMask_Hours
 ((
ušt32_t
)0x00800000)

	)

276 
	#RTC_AÏrmMask_Mšu‹s
 ((
ušt32_t
)0x00008000)

	)

277 
	#RTC_AÏrmMask_SecÚds
 ((
ušt32_t
)0x00000080)

	)

278 
	#RTC_AÏrmMask_AÎ
 ((
ušt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7Fè=ğ(
ušt32_t
)
RESET
)

	)

288 
	#RTC_AÏrm_A
 ((
ušt32_t
)0x00000100)

	)

289 
	#RTC_AÏrm_B
 ((
ušt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ğ
RTC_AÏrm_A
è|| ((ALARMè=ğ
RTC_AÏrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
è(((ALARMè& (
RTC_AÏrm_A
 | 
RTC_AÏrm_B
)è!ğ(
ušt32_t
)
RESET
)

	)

300 
	#RTC_AÏrmSubSecÚdMask_AÎ
 ((
ušt32_t
)0x00000000è

	)

303 
	#RTC_AÏrmSubSecÚdMask_SS14_1
 ((
ušt32_t
)0x01000000è

	)

305 
	#RTC_AÏrmSubSecÚdMask_SS14_2
 ((
ušt32_t
)0x02000000è

	)

307 
	#RTC_AÏrmSubSecÚdMask_SS14_3
 ((
ušt32_t
)0x03000000è

	)

309 
	#RTC_AÏrmSubSecÚdMask_SS14_4
 ((
ušt32_t
)0x04000000è

	)

311 
	#RTC_AÏrmSubSecÚdMask_SS14_5
 ((
ušt32_t
)0x05000000è

	)

313 
	#RTC_AÏrmSubSecÚdMask_SS14_6
 ((
ušt32_t
)0x06000000è

	)

315 
	#RTC_AÏrmSubSecÚdMask_SS14_7
 ((
ušt32_t
)0x07000000è

	)

317 
	#RTC_AÏrmSubSecÚdMask_SS14_8
 ((
ušt32_t
)0x08000000è

	)

319 
	#RTC_AÏrmSubSecÚdMask_SS14_9
 ((
ušt32_t
)0x09000000è

	)

321 
	#RTC_AÏrmSubSecÚdMask_SS14_10
 ((
ušt32_t
)0x0A000000è

	)

323 
	#RTC_AÏrmSubSecÚdMask_SS14_11
 ((
ušt32_t
)0x0B000000è

	)

325 
	#RTC_AÏrmSubSecÚdMask_SS14_12
 ((
ušt32_t
)0x0C000000è

	)

327 
	#RTC_AÏrmSubSecÚdMask_SS14_13
 ((
ušt32_t
)0x0D000000è

	)

329 
	#RTC_AÏrmSubSecÚdMask_SS14
 ((
ušt32_t
)0x0E000000è

	)

331 
	#RTC_AÏrmSubSecÚdMask_NÚe
 ((
ušt32_t
)0x0F000000è

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ğ
RTC_AÏrmSubSecÚdMask_AÎ
è|| \

	)

334 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_1
) || \

335 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_2
) || \

336 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_3
) || \

337 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_4
) || \

338 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_5
) || \

339 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_6
) || \

340 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_7
) || \

341 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_8
) || \

342 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_9
) || \

343 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_10
) || \

344 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_11
) || \

345 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_12
) || \

346 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_13
) || \

347 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14
) || \

348 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_NÚe
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ğ0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ušt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ušt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ušt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ušt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16b™s
 ((
ušt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17b™s
 ((
ušt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ğ
RTC_WakeUpClock_RTCCLK_Div16
è|| \

	)

373 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
è=ğ
RTC_WakeUpClock_CK_SPRE_16b™s
) || \

377 ((
CLOCK
è=ğ
RTC_WakeUpClock_CK_SPRE_17b™s
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ğ0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_F®lšg
 ((
ušt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ğ
RTC_TimeSmpEdge_Risšg
è|| \

	)

389 ((
EDGE
è=ğ
RTC_TimeSmpEdge_F®lšg
))

397 
	#RTC_Ouut_Di§bË
 ((
ušt32_t
)0x00000000)

	)

398 
	#RTC_Ouut_AÏrmA
 ((
ušt32_t
)0x00200000)

	)

399 
	#RTC_Ouut_AÏrmB
 ((
ušt32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ušt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
RTC_Ouut_Di§bË
è|| \

	)

403 ((
OUTPUT
è=ğ
RTC_Ouut_AÏrmA
) || \

404 ((
OUTPUT
è=ğ
RTC_Ouut_AÏrmB
) || \

405 ((
OUTPUT
è=ğ
RTC_Ouut_WakeUp
))

414 
	#RTC_OuutPŞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

415 
	#RTC_OuutPŞ¬™y_Low
 ((
ušt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ğ
RTC_OuutPŞ¬™y_High
è|| \

	)

417 ((
POL
è=ğ
RTC_OuutPŞ¬™y_Low
))

426 
	#RTC_C®ibSign_Pos™ive
 ((
ušt32_t
)0x00000000)

	)

427 
	#RTC_C®ibSign_Neg©ive
 ((
ušt32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ğ
RTC_C®ibSign_Pos™ive
è|| \

	)

429 ((
SIGN
è=ğ
RTC_C®ibSign_Neg©ive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20)

	)

439 
	#RTC_C®ibOuut_512Hz
 ((
ušt32_t
)0x00000000)

	)

440 
	#RTC_C®ibOuut_1Hz
 ((
ušt32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
RTC_C®ibOuut_512Hz
è|| \

	)

442 ((
OUTPUT
è=ğ
RTC_C®ibOuut_1Hz
))

450 
	#RTC_SmoÙhC®ibP”iod_32£c
 ((
ušt32_t
)0x00000000è

	)

452 
	#RTC_SmoÙhC®ibP”iod_16£c
 ((
ušt32_t
)0x00002000è

	)

454 
	#RTC_SmoÙhC®ibP”iod_8£c
 ((
ušt32_t
)0x00004000è

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ğ
RTC_SmoÙhC®ibP”iod_32£c
è|| \

	)

457 ((
PERIOD
è=ğ
RTC_SmoÙhC®ibP”iod_16£c
) || \

458 ((
PERIOD
è=ğ
RTC_SmoÙhC®ibP”iod_8£c
))

467 
	#RTC_SmoÙhC®ibPlusPul£s_S‘
 ((
ušt32_t
)0x00008000è

	)

470 
	#RTC_SmoÙhC®ibPlusPul£s_Re£t
 ((
ušt32_t
)0x00000000è

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ğ
RTC_SmoÙhC®ibPlusPul£s_S‘
è|| \

	)

473 ((
PLUS
è=ğ
RTC_SmoÙhC®ibPlusPul£s_Re£t
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ğ0x000001FF)

	)

491 
	#RTC_DayLightSavšg_SUB1H
 ((
ušt32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavšg_ADD1H
 ((
ušt32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ğ
RTC_DayLightSavšg_SUB1H
è|| \

	)

494 ((
SAVE
è=ğ
RTC_DayLightSavšg_ADD1H
))

496 
	#RTC_StÜeO³¿tiÚ_Re£t
 ((
ušt32_t
)0x00000000)

	)

497 
	#RTC_StÜeO³¿tiÚ_S‘
 ((
ušt32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
RTC_StÜeO³¿tiÚ_Re£t
è|| \

	)

499 ((
OPERATION
è=ğ
RTC_StÜeO³¿tiÚ_S‘
))

507 
	#RTC_Tam³rTrigg”_RisšgEdge
 ((
ušt32_t
)0x00000000)

	)

508 
	#RTC_Tam³rTrigg”_F®lšgEdge
 ((
ušt32_t
)0x00000001)

	)

509 
	#RTC_Tam³rTrigg”_LowLev–
 ((
ušt32_t
)0x00000000)

	)

510 
	#RTC_Tam³rTrigg”_HighLev–
 ((
ušt32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
RTC_Tam³rTrigg”_RisšgEdge
è|| \

	)

512 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_F®lšgEdge
) || \

513 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_LowLev–
) || \

514 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_HighLev–
))

523 
	#RTC_Tam³rF‹r_Di§bË
 ((
ušt32_t
)0x00000000è

	)

525 
	#RTC_Tam³rF‹r_2Sam¶e
 ((
ušt32_t
)0x00000800è

	)

527 
	#RTC_Tam³rF‹r_4Sam¶e
 ((
ušt32_t
)0x00001000è

	)

529 
	#RTC_Tam³rF‹r_8Sam¶e
 ((
ušt32_t
)0x00001800è

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ğ
RTC_Tam³rF‹r_Di§bË
è|| \

	)

532 ((
FILTER
è=ğ
RTC_Tam³rF‹r_2Sam¶e
) || \

533 ((
FILTER
è=ğ
RTC_Tam³rF‹r_4Sam¶e
) || \

534 ((
FILTER
è=ğ
RTC_Tam³rF‹r_8Sam¶e
))

542 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
 ((
ušt32_t
)0x00000000è

	)

544 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
 ((
ušt32_t
)0x000000100è

	)

546 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
 ((
ušt32_t
)0x00000200è

	)

548 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
 ((
ušt32_t
)0x00000300è

	)

550 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
 ((
ušt32_t
)0x00000400è

	)

552 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
 ((
ušt32_t
)0x00000500è

	)

554 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
 ((
ušt32_t
)0x00000600è

	)

556 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
 ((
ušt32_t
)0x00000700è

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
è|| \

	)

559 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
) || \

560 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
) || \

561 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
) || \

562 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
) || \

563 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
) || \

564 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
) || \

565 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
))

574 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
 ((
ušt32_t
)0x00000000è

	)

576 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
 ((
ušt32_t
)0x00002000è

	)

578 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
 ((
ušt32_t
)0x00004000è

	)

580 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
 ((
ušt32_t
)0x00006000è

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
è|| \

	)

584 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
) || \

585 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
) || \

586 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
))

594 
	#RTC_Tam³r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tam³r_2
 
RTC_TAFCR_TAMP2E


	)

596 
	#IS_RTC_TAMPER
(
TAMPER
è(((TAMPERè=ğ
RTC_Tam³r_1
è|| ((TAMPERè=ğ
RTC_Tam³r_2
))

	)

605 
	#RTC_Tam³rPš_DeçuÉ
 ((
ušt32_t
)0x00000000)

	)

606 
	#RTC_Tam³rPš_Pos1
 ((
ušt32_t
)0x00010000)

	)

607 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ğ
RTC_Tam³rPš_DeçuÉ
è|| \

	)

608 ((
PIN
è=ğ
RTC_Tam³rPš_Pos1
))

610 
	#RTC_Tam³rPš_PC13
 
RTC_Tam³rPš_DeçuÉ


	)

611 
	#RTC_Tam³rPš_PI8
 
RTC_Tam³rPš_Pos1


	)

619 
	#RTC_TimeSmpPš_PC13
 ((
ušt32_t
)0x00000000)

	)

620 
	#RTC_TimeSmpPš_PI8
 ((
ušt32_t
)0x00020000)

	)

621 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ğ
RTC_TimeSmpPš_PC13
è|| \

	)

622 ((
PIN
è=ğ
RTC_TimeSmpPš_PI8
))

631 
	#RTC_OuutTy³_O³nD¿š
 ((
ušt32_t
)0x00000000)

	)

632 
	#RTC_OuutTy³_PushPuÎ
 ((
ušt32_t
)0x00040000)

	)

633 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ğ
RTC_OuutTy³_O³nD¿š
è|| \

	)

634 ((
TYPE
è=ğ
RTC_OuutTy³_PushPuÎ
))

643 
	#RTC_ShiáAdd1S_Re£t
 ((
ušt32_t
)0x00000000)

	)

644 
	#RTC_ShiáAdd1S_S‘
 ((
ušt32_t
)0x80000000)

	)

645 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ğ
RTC_ShiáAdd1S_Re£t
è|| \

	)

646 ((
SEL
è=ğ
RTC_ShiáAdd1S_S‘
))

654 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ğ0x00007FFF)

	)

664 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000)

	)

665 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001)

	)

666 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002)

	)

667 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003)

	)

668 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004)

	)

669 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005)

	)

670 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006)

	)

671 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007)

	)

672 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008)

	)

673 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009)

	)

674 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000A)

	)

675 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000B)

	)

676 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000C)

	)

677 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000D)

	)

678 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000E)

	)

679 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000F)

	)

680 
	#RTC_BKP_DR16
 ((
ušt32_t
)0x00000010)

	)

681 
	#RTC_BKP_DR17
 ((
ušt32_t
)0x00000011)

	)

682 
	#RTC_BKP_DR18
 ((
ušt32_t
)0x00000012)

	)

683 
	#RTC_BKP_DR19
 ((
ušt32_t
)0x00000013)

	)

684 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ğ
RTC_BKP_DR0
è|| \

	)

685 ((
BKP
è=ğ
RTC_BKP_DR1
) || \

686 ((
BKP
è=ğ
RTC_BKP_DR2
) || \

687 ((
BKP
è=ğ
RTC_BKP_DR3
) || \

688 ((
BKP
è=ğ
RTC_BKP_DR4
) || \

689 ((
BKP
è=ğ
RTC_BKP_DR5
) || \

690 ((
BKP
è=ğ
RTC_BKP_DR6
) || \

691 ((
BKP
è=ğ
RTC_BKP_DR7
) || \

692 ((
BKP
è=ğ
RTC_BKP_DR8
) || \

693 ((
BKP
è=ğ
RTC_BKP_DR9
) || \

694 ((
BKP
è=ğ
RTC_BKP_DR10
) || \

695 ((
BKP
è=ğ
RTC_BKP_DR11
) || \

696 ((
BKP
è=ğ
RTC_BKP_DR12
) || \

697 ((
BKP
è=ğ
RTC_BKP_DR13
) || \

698 ((
BKP
è=ğ
RTC_BKP_DR14
) || \

699 ((
BKP
è=ğ
RTC_BKP_DR15
) || \

700 ((
BKP
è=ğ
RTC_BKP_DR16
) || \

701 ((
BKP
è=ğ
RTC_BKP_DR17
) || \

702 ((
BKP
è=ğ
RTC_BKP_DR18
) || \

703 ((
BKP
è=ğ
RTC_BKP_DR19
))

711 
	#RTC_FÜm©_BIN
 ((
ušt32_t
)0x000000000)

	)

712 
	#RTC_FÜm©_BCD
 ((
ušt32_t
)0x000000001)

	)

713 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ğ
RTC_FÜm©_BIN
è|| ((FORMATè=ğ
RTC_FÜm©_BCD
))

	)

722 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000)

	)

723 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

724 
	#RTC_FLAG_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

725 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000)

	)

726 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800)

	)

727 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400)

	)

728 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200)

	)

729 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100)

	)

730 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040)

	)

731 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020)

	)

732 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010)

	)

733 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008)

	)

734 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004)

	)

735 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

736 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

737 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
RTC_FLAG_TSOVF
è|| ((FLAGè=ğ
RTC_FLAG_TSF
è|| \

	)

738 ((
FLAG
è=ğ
RTC_FLAG_WUTF
è|| ((FLAGè=ğ
RTC_FLAG_ALRBF
) || \

739 ((
FLAG
è=ğ
RTC_FLAG_ALRAF
è|| ((FLAGè=ğ
RTC_FLAG_INITF
) || \

740 ((
FLAG
è=ğ
RTC_FLAG_RSF
è|| ((FLAGè=ğ
RTC_FLAG_WUTWF
) || \

741 ((
FLAG
è=ğ
RTC_FLAG_ALRBWF
è|| ((FLAGè=ğ
RTC_FLAG_ALRAWF
) || \

742 ((
FLAG
è=ğ
RTC_FLAG_TAMP1F
è|| ((FLAGè=ğ
RTC_FLAG_RECALPF
) || \

743 ((
FLAG
è=ğ
RTC_FLAG_TAMP2F
è||((FLAGè=ğ
RTC_FLAG_SHPF
))

744 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è(((FLAGè!ğ(
ušt32_t
)
RESET
è&& (((FLAGè& 0xFFFF00DFè=ğ(ušt32_t)RESET))

	)

752 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000)

	)

753 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000)

	)

754 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000)

	)

755 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000)

	)

756 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004è

	)

757 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000)

	)

758 
	#RTC_IT_TAMP2
 ((
ušt32_t
)0x00040000)

	)

760 
	#IS_RTC_CONFIG_IT
(
IT
è(((ITè!ğ(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFF0FFBè=ğ(ušt32_t)RESET))

	)

761 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ğ
RTC_IT_TS
è|| ((ITè=ğ
RTC_IT_WUT
è|| \

	)

762 ((
IT
è=ğ
RTC_IT_ALRB
è|| ((ITè=ğ
RTC_IT_ALRA
) || \

763 ((
IT
è=ğ
RTC_IT_TAMP1
è|| ((ITè=ğ
RTC_IT_TAMP2
))

764 
	#IS_RTC_CLEAR_IT
(
IT
è(((ITè!ğ(
ušt32_t
)
RESET
è&& (((ITè& 0xFFF90FFFè=ğ(ušt32_t)RESET))

	)

773 
	#RTC_Dig™®C®ibCÚfig
 
RTC_Cßr£C®ibCÚfig


	)

774 
	#RTC_Dig™®C®ibCmd
 
RTC_Cßr£C®ibCmd


	)

788 
E¼ÜStus
 
RTC_DeIn™
();

791 
E¼ÜStus
 
RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

792 
RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

793 
RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

794 
E¼ÜStus
 
RTC_EÁ”In™Mode
();

795 
RTC_Ex™In™Mode
();

796 
E¼ÜStus
 
RTC_Wa™FÜSynchro
();

797 
E¼ÜStus
 
RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

798 
RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
);

801 
E¼ÜStus
 
RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

802 
RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

803 
RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

804 
ušt32_t
 
RTC_G‘SubSecÚd
();

805 
E¼ÜStus
 
RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

806 
RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

807 
RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

810 
RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

811 
RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

812 
RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

813 
E¼ÜStus
 
RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
);

814 
RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
);

815 
ušt32_t
 
RTC_G‘AÏrmSubSecÚd
(ušt32_ˆ
RTC_AÏrm
);

818 
RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
);

819 
RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
);

820 
ušt32_t
 
RTC_G‘WakeUpCouÁ”
();

821 
E¼ÜStus
 
RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

824 
RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
);

825 
ušt32_t
 
RTC_G‘StÜeO³¿tiÚ
();

828 
RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPŞ¬™y
);

831 
E¼ÜStus
 
RTC_Cßr£C®ibCÚfig
(
ušt32_t
 
RTC_C®ibSign
, ušt32_ˆ
V®ue
);

832 
E¼ÜStus
 
RTC_Cßr£C®ibCmd
(
FunùiÚ®S‹
 
NewS‹
);

833 
RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

834 
RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
);

835 
E¼ÜStus
 
RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

836 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

837 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
);

840 
RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
);

841 
RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

842 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
);

843 
ušt32_t
 
RTC_G‘TimeSmpSubSecÚd
();

846 
RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
);

847 
RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
);

848 
RTC_Tam³rF‹rCÚfig
(
ušt32_t
 
RTC_Tam³rF‹r
);

849 
RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
);

850 
RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
);

851 
RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

852 
RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

855 
RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
);

856 
ušt32_t
 
RTC_R—dBackupRegi¡”
(ušt32_ˆ
RTC_BKP_DR
);

860 
RTC_Tam³rPšS–eùiÚ
(
ušt32_t
 
RTC_Tam³rPš
);

861 
RTC_TimeSmpPšS–eùiÚ
(
ušt32_t
 
RTC_TimeSmpPš
);

862 
RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
);

865 
E¼ÜStus
 
RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
);

868 
RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

869 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
);

870 
RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
);

871 
ITStus
 
RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
);

872 
RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
);

874 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_sai.h

30 #iâdeà
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
 (
STM32F40_41xxx
è|| defšed (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
) || \

48 
defšed
 (
STM32F401xx
è|| defšed (
STM32F411xE
è|| defšed (
STM32F446xx
è|| defšed (
STM32F469_479xx
) || \

49 
defšed
 (
STM32F413_423xx
)

58 
ušt32_t
 
SAI_AudioMode
;

61 
ušt32_t
 
SAI_PrÙocŞ
;

64 
ušt32_t
 
SAI_D©aSize
;

68 
ušt32_t
 
SAI_Fœ¡B™
;

72 
ušt32_t
 
SAI_ClockSŒobšg
;

75 
ušt32_t
 
SAI_Synchro
;

78 
ušt32_t
 
SAI_SynchroExt
;

84 
ušt32_t
 
SAI_OUTDRIV
;

89 
ušt32_t
 
SAI_NoDivid”
;

92 
ušt32_t
 
SAI_Ma¡”Divid”
;

96 
ušt32_t
 
SAI_FIFOTh»shŞd
;

98 }
	tSAI_In™Ty³Def
;

107 
ušt32_t
 
SAI_F¿meL’gth
;

115 
ušt32_t
 
SAI_AùiveF¿meL’gth
;

121 
ušt32_t
 
SAI_FSDefš™iÚ
;

125 
ušt32_t
 
SAI_FSPŞ¬™y
;

129 
ušt32_t
 
SAI_FSOff£t
;

133 }
	tSAI_F¿meIn™Ty³Def
;

141 
ušt32_t
 
SAI_Fœ¡B™Off£t
;

145 
ušt32_t
 
SAI_SlÙSize
;

149 
ušt32_t
 
SAI_SlÙNumb”
;

153 
ušt32_t
 
SAI_SlÙAùive
;

156 }
	tSAI_SlÙIn™Ty³Def
;

164 #ià
defšed
(
STM32F446xx
)

165 
	#IS_SAI_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SAI1
è|| ((PERIPHè=ğ
SAI2
))

	)

167 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SAI1_Block_A
è|| \

	)

168 ((
PERIPH
è=ğ
SAI1_Block_B
) || \

169 ((
PERIPH
è=ğ
SAI2_Block_A
) || \

170 ((
PERIPH
è=ğ
SAI2_Block_B
))

173 #ià
defšed
 (
STM32F40_41xxx
è|| defšed (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
è|| defšed (
STM32F401xx
è|| defšed (
STM32F411xE
è|| defšed(
STM32F413_423xx
è|| defšed (
STM32F469_479xx
)

175 
	#IS_SAI_PERIPH
(
PERIPH
è((PERIPHè=ğ
SAI1
)

	)

177 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SAI1_Block_A
è|| \

	)

178 ((
PERIPH
è=ğ
SAI1_Block_B
))

184 
	#SAI_Mode_Ma¡”Tx
 ((
ušt32_t
)0x00000000)

	)

185 
	#SAI_Mode_Ma¡”Rx
 ((
ušt32_t
)0x00000001)

	)

186 
	#SAI_Mode_SÏveTx
 ((
ušt32_t
)0x00000002)

	)

187 
	#SAI_Mode_SÏveRx
 ((
ušt32_t
)0x00000003)

	)

188 
	#IS_SAI_BLOCK_MODE
(
MODE
è(((MODEè=ğ
SAI_Mode_Ma¡”Tx
è|| \

	)

189 ((
MODE
è=ğ
SAI_Mode_Ma¡”Rx
) || \

190 ((
MODE
è=ğ
SAI_Mode_SÏveTx
) || \

191 ((
MODE
è=ğ
SAI_Mode_SÏveRx
))

200 
	#SAI_F»e_PrÙocŞ
 ((
ušt32_t
)0x00000000)

	)

201 
	#SAI_SPDIF_PrÙocŞ
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_0
)

	)

202 
	#SAI_AC97_PrÙocŞ
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_1
)

	)

203 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
è(((PROTOCOLè=ğ
SAI_F»e_PrÙocŞ
è|| \

	)

204 ((
PROTOCOL
è=ğ
SAI_SPDIF_PrÙocŞ
) || \

205 ((
PROTOCOL
è=ğ
SAI_AC97_PrÙocŞ
))

214 
	#SAI_D©aSize_8b
 ((
ušt32_t
)0x00000040)

	)

215 
	#SAI_D©aSize_10b
 ((
ušt32_t
)0x00000060)

	)

216 
	#SAI_D©aSize_16b
 ((
ušt32_t
)0x00000080)

	)

217 
	#SAI_D©aSize_20b
 ((
ušt32_t
)0x000000A0)

	)

218 
	#SAI_D©aSize_24b
 ((
ušt32_t
)0x000000C0)

	)

219 
	#SAI_D©aSize_32b
 ((
ušt32_t
)0x000000E0)

	)

220 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
è(((DATASIZEè=ğ
SAI_D©aSize_8b
è|| \

	)

221 ((
DATASIZE
è=ğ
SAI_D©aSize_10b
) || \

222 ((
DATASIZE
è=ğ
SAI_D©aSize_16b
) || \

223 ((
DATASIZE
è=ğ
SAI_D©aSize_20b
) || \

224 ((
DATASIZE
è=ğ
SAI_D©aSize_24b
) || \

225 ((
DATASIZE
è=ğ
SAI_D©aSize_32b
))

234 
	#SAI_Fœ¡B™_MSB
 ((
ušt32_t
)0x00000000)

	)

235 
	#SAI_Fœ¡B™_LSB
 ((
ušt32_t
)
SAI_xCR1_LSBFIRST
)

	)

236 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
è(((BITè=ğ
SAI_Fœ¡B™_MSB
è|| \

	)

237 ((
BIT
è=ğ
SAI_Fœ¡B™_LSB
))

246 
	#SAI_ClockSŒobšg_F®lšgEdge
 ((
ušt32_t
)0x00000000)

	)

247 
	#SAI_ClockSŒobšg_RisšgEdge
 ((
ušt32_t
)
SAI_xCR1_CKSTR
)

	)

248 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
è(((CLOCKè=ğ
SAI_ClockSŒobšg_F®lšgEdge
è|| \

	)

249 ((
CLOCK
è=ğ
SAI_ClockSŒobšg_RisšgEdge
))

258 
	#SAI_AsynchrÚous
 ((
ušt32_t
)0x00000000)

	)

259 
	#SAI_SynchrÚous
 ((
ušt32_t
)
SAI_xCR1_SYNCEN_0
)

	)

260 
	#SAI_SynchrÚous_Ext
 ((
ušt32_t
)
SAI_xCR1_SYNCEN_1
)

	)

261 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
è(((SYNCHROè=ğ
SAI_SynchrÚous
è|| \

	)

262 ((
SYNCHRO
è=ğ
SAI_AsynchrÚous
) || \

263 ((
SYNCHRO
è=ğ
SAI_SynchrÚous_Ext
))

271 
	#SAI_SyncExt_Di§bË
 ((
ušt32_t
)0x00000000)

	)

272 
	#SAI_SyncExt_OutBlockA_EÇbË
 ((
ušt32_t
)
SAI_GCR_SYNCOUT_0
)

	)

273 
	#SAI_SyncExt_OutBlockB_EÇbË
 ((
ušt32_t
)
SAI_GCR_SYNCOUT_1
)

	)

274 
	#IS_SAI_BLOCK_SYNCEXT
(
SYNCHRO
è(((SYNCHROè=ğ
SAI_SyncExt_Di§bË
è|| \

	)

275 ((
SYNCHRO
è=ğ
SAI_SyncExt_OutBlockA_EÇbË
)|| \

276 ((
SYNCHRO
è=ğ
SAI_SyncExt_OutBlockB_EÇbË
))

285 
	#SAI_OuutDrive_Di§bËd
 ((
ušt32_t
)0x00000000)

	)

286 
	#SAI_OuutDrive_EÇbËd
 ((
ušt32_t
)
SAI_xCR1_OUTDRIV
)

	)

287 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
è(((DRIVEè=ğ
SAI_OuutDrive_Di§bËd
è|| \

	)

288 ((
DRIVE
è=ğ
SAI_OuutDrive_EÇbËd
))

299 
	#SAI_Ma¡”Divid”_EÇbËd
 ((
ušt32_t
)0x00000000)

	)

300 
	#SAI_Ma¡”Divid”_Di§bËd
 ((
ušt32_t
)
SAI_xCR1_NODIV
)

	)

301 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
è(((NODIVIDERè=ğ
SAI_Ma¡”Divid”_EÇbËd
è|| \

	)

302 ((
NODIVIDER
è=ğ
SAI_Ma¡”Divid”_Di§bËd
))

311 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
è((DIVIDERè<ğ15)

	)

320 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
è((8 <ğ(LENGTH)è&& ((LENGTHè<ğ256))

	)

329 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
è((1 <ğ(LENGTH)è&& ((LENGTHè<ğ128))

	)

339 
	#SAI_FS_S¹F¿me
 ((
ušt32_t
)0x00000000)

	)

340 
	#I2S_FS_ChªÃlId’tifiÿtiÚ
 ((
ušt32_t
)
SAI_xFRCR_FSDEF
)

	)

341 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
è(((DEFINITIONè=ğ
SAI_FS_S¹F¿me
è|| \

	)

342 ((
DEFINITION
è=ğ
I2S_FS_ChªÃlId’tifiÿtiÚ
))

351 
	#SAI_FS_AùiveLow
 ((
ušt32_t
)0x00000000)

	)

352 
	#SAI_FS_AùiveHigh
 ((
ušt32_t
)
SAI_xFRCR_FSPO
)

	)

353 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
è(((POLARITYè=ğ
SAI_FS_AùiveLow
è|| \

	)

354 ((
POLARITY
è=ğ
SAI_FS_AùiveHigh
))

363 
	#SAI_FS_Fœ¡B™
 ((
ušt32_t
)0x00000000)

	)

364 
	#SAI_FS_BefÜeFœ¡B™
 ((
ušt32_t
)
SAI_xFRCR_FSOFF
)

	)

365 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
è(((OFFSETè=ğ
SAI_FS_Fœ¡B™
è|| \

	)

366 ((
OFFSET
è=ğ
SAI_FS_BefÜeFœ¡B™
))

374 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
è((OFFSETè<ğ24)

	)

383 
	#SAI_SlÙSize_D©aSize
 ((
ušt32_t
)0x00000000)

	)

384 
	#SAI_SlÙSize_16b
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

385 
	#SAI_SlÙSize_32b
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

386 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
è(((SIZEè=ğ
SAI_SlÙSize_D©aSize
è|| \

	)

387 ((
SIZE
è=ğ
SAI_SlÙSize_16b
) || \

388 ((
SIZE
è=ğ
SAI_SlÙSize_32b
))

397 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
è((1 <ğ(NUMBER)è&& ((NUMBERè<ğ16))

	)

406 
	#SAI_SlÙ_NÙAùive
 ((
ušt32_t
)0x00000000)

	)

407 
	#SAI_SlÙAùive_0
 ((
ušt32_t
)0x00010000)

	)

408 
	#SAI_SlÙAùive_1
 ((
ušt32_t
)0x00020000)

	)

409 
	#SAI_SlÙAùive_2
 ((
ušt32_t
)0x00040000)

	)

410 
	#SAI_SlÙAùive_3
 ((
ušt32_t
)0x00080000)

	)

411 
	#SAI_SlÙAùive_4
 ((
ušt32_t
)0x00100000)

	)

412 
	#SAI_SlÙAùive_5
 ((
ušt32_t
)0x00200000)

	)

413 
	#SAI_SlÙAùive_6
 ((
ušt32_t
)0x00400000)

	)

414 
	#SAI_SlÙAùive_7
 ((
ušt32_t
)0x00800000)

	)

415 
	#SAI_SlÙAùive_8
 ((
ušt32_t
)0x01000000)

	)

416 
	#SAI_SlÙAùive_9
 ((
ušt32_t
)0x02000000)

	)

417 
	#SAI_SlÙAùive_10
 ((
ušt32_t
)0x04000000)

	)

418 
	#SAI_SlÙAùive_11
 ((
ušt32_t
)0x08000000)

	)

419 
	#SAI_SlÙAùive_12
 ((
ušt32_t
)0x10000000)

	)

420 
	#SAI_SlÙAùive_13
 ((
ušt32_t
)0x20000000)

	)

421 
	#SAI_SlÙAùive_14
 ((
ušt32_t
)0x40000000)

	)

422 
	#SAI_SlÙAùive_15
 ((
ušt32_t
)0x80000000)

	)

423 
	#SAI_SlÙAùive_ALL
 ((
ušt32_t
)0xFFFF0000)

	)

425 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
è((ACTIVEè!ğ0)

	)

435 
	#SAI_MÚoMode
 ((
ušt32_t
)
SAI_xCR1_MONO
)

	)

436 
	#SAI_SŒeoMode
 ((
ušt32_t
)0x00000000)

	)

437 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
è(((MODEè=ğ
SAI_MÚoMode
è||\

	)

438 ((
MODE
è=ğ
SAI_SŒeoMode
))

447 
	#SAI_Ouut_NÙR–—£d
 ((
ušt32_t
)0x00000000)

	)

448 
	#SAI_Ouut_R–—£d
 ((
ušt32_t
)
SAI_xCR2_TRIS
)

	)

449 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
è(((STATEè=ğ
SAI_Ouut_NÙR–—£d
è||\

	)

450 ((
STATE
è=ğ
SAI_Ouut_R–—£d
))

459 
	#SAI_Th»shŞd_FIFOEm±y
 ((
ušt32_t
)0x00000000)

	)

460 
	#SAI_FIFOTh»shŞd_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000001)

	)

461 
	#SAI_FIFOTh»shŞd_H®fFuÎ
 ((
ušt32_t
)0x00000002)

	)

462 
	#SAI_FIFOTh»shŞd_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000003)

	)

463 
	#SAI_FIFOTh»shŞd_FuÎ
 ((
ušt32_t
)0x00000004)

	)

464 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ğ
SAI_Th»shŞd_FIFOEm±y
è|| \

	)

465 ((
THRESHOLD
è=ğ
SAI_FIFOTh»shŞd_1Qu¬‹rFuÎ
) || \

466 ((
THRESHOLD
è=ğ
SAI_FIFOTh»shŞd_H®fFuÎ
) || \

467 ((
THRESHOLD
è=ğ
SAI_FIFOTh»shŞd_3Qu¬‹rsFuÎ
) || \

468 ((
THRESHOLD
è=ğ
SAI_FIFOTh»shŞd_FuÎ
))

477 
	#SAI_NoCom·ndšg
 ((
ušt32_t
)0x00000000)

	)

478 
	#SAI_ULaw_1CPL_Com·ndšg
 ((
ušt32_t
)0x00008000)

	)

479 
	#SAI_ALaw_1CPL_Com·ndšg
 ((
ušt32_t
)0x0000C000)

	)

480 
	#SAI_ULaw_2CPL_Com·ndšg
 ((
ušt32_t
)0x0000A000)

	)

481 
	#SAI_ALaw_2CPL_Com·ndšg
 ((
ušt32_t
)0x0000E000)

	)

482 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
è(((MODEè=ğ
SAI_NoCom·ndšg
è|| \

	)

483 ((
MODE
è=ğ
SAI_ULaw_1CPL_Com·ndšg
) || \

484 ((
MODE
è=ğ
SAI_ALaw_1CPL_Com·ndšg
) || \

485 ((
MODE
è=ğ
SAI_ULaw_2CPL_Com·ndšg
) || \

486 ((
MODE
è=ğ
SAI_ALaw_2CPL_Com·ndšg
))

495 
	#SAI_Z”oV®ue
 ((
ušt32_t
)0x00000000)

	)

496 
	#SAI_La¡S’tV®ue
 ((
ušt32_t
)
SAI_xCR2_MUTEVAL
)

	)

497 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
è(((VALUEè=ğ
SAI_Z”oV®ue
è|| \

	)

498 ((
VALUE
è=ğ
SAI_La¡S’tV®ue
))

507 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
è((COUNTERè<ğ63)

	)

517 
	#SAI_IT_OVRUDR
 ((
ušt32_t
)
SAI_xIMR_OVRUDRIE
)

	)

518 
	#SAI_IT_MUTEDET
 ((
ušt32_t
)
SAI_xIMR_MUTEDETIE
)

	)

519 
	#SAI_IT_WCKCFG
 ((
ušt32_t
)
SAI_xIMR_WCKCFGIE
)

	)

520 
	#SAI_IT_FREQ
 ((
ušt32_t
)
SAI_xIMR_FREQIE
)

	)

521 
	#SAI_IT_CNRDY
 ((
ušt32_t
)
SAI_xIMR_CNRDYIE
)

	)

522 
	#SAI_IT_AFSDET
 ((
ušt32_t
)
SAI_xIMR_AFSDETIE
)

	)

523 
	#SAI_IT_LFSDET
 ((
ušt32_t
)
SAI_xIMR_LFSDETIE
)

	)

525 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
è(((ITè=ğ
SAI_IT_OVRUDR
è|| \

	)

526 ((
IT
è=ğ
SAI_IT_MUTEDET
) || \

527 ((
IT
è=ğ
SAI_IT_WCKCFG
) || \

528 ((
IT
è=ğ
SAI_IT_FREQ
) || \

529 ((
IT
è=ğ
SAI_IT_CNRDY
) || \

530 ((
IT
è=ğ
SAI_IT_AFSDET
) || \

531 ((
IT
è=ğ
SAI_IT_LFSDET
))

540 
	#SAI_FLAG_OVRUDR
 ((
ušt32_t
)
SAI_xSR_OVRUDR
)

	)

541 
	#SAI_FLAG_MUTEDET
 ((
ušt32_t
)
SAI_xSR_MUTEDET
)

	)

542 
	#SAI_FLAG_WCKCFG
 ((
ušt32_t
)
SAI_xSR_WCKCFG
)

	)

543 
	#SAI_FLAG_FREQ
 ((
ušt32_t
)
SAI_xSR_FREQ
)

	)

544 
	#SAI_FLAG_CNRDY
 ((
ušt32_t
)
SAI_xSR_CNRDY
)

	)

545 
	#SAI_FLAG_AFSDET
 ((
ušt32_t
)
SAI_xSR_AFSDET
)

	)

546 
	#SAI_FLAG_LFSDET
 ((
ušt32_t
)
SAI_xSR_LFSDET
)

	)

548 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
è(((FLAGè=ğ
SAI_FLAG_OVRUDR
è|| \

	)

549 ((
FLAG
è=ğ
SAI_FLAG_MUTEDET
) || \

550 ((
FLAG
è=ğ
SAI_FLAG_WCKCFG
) || \

551 ((
FLAG
è=ğ
SAI_FLAG_FREQ
) || \

552 ((
FLAG
è=ğ
SAI_FLAG_CNRDY
) || \

553 ((
FLAG
è=ğ
SAI_FLAG_AFSDET
) || \

554 ((
FLAG
è=ğ
SAI_FLAG_LFSDET
))

556 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
SAI_FLAG_OVRUDR
è|| \

	)

557 ((
FLAG
è=ğ
SAI_FLAG_MUTEDET
) || \

558 ((
FLAG
è=ğ
SAI_FLAG_WCKCFG
) || \

559 ((
FLAG
è=ğ
SAI_FLAG_FREQ
) || \

560 ((
FLAG
è=ğ
SAI_FLAG_CNRDY
) || \

561 ((
FLAG
è=ğ
SAI_FLAG_AFSDET
) || \

562 ((
FLAG
è=ğ
SAI_FLAG_LFSDET
))

570 
	#SAI_FIFOStus_Em±y
 ((
ušt32_t
)0x00000000)

	)

571 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00010000)

	)

572 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00020000)

	)

573 
	#SAI_FIFOStus_H®fFuÎ
 ((
ušt32_t
)0x00030000)

	)

574 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00040000)

	)

575 
	#SAI_FIFOStus_FuÎ
 ((
ušt32_t
)0x00050000)

	)

577 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
è(((STATUSè=ğ
SAI_FIFOStus_Less1Qu¬‹rFuÎ
 ) || \

	)

578 ((
STATUS
è=ğ
SAI_FIFOStus_H®fFuÎ
) || \

579 ((
STATUS
è=ğ
SAI_FIFOStus_1Qu¬‹rFuÎ
) || \

580 ((
STATUS
è=ğ
SAI_FIFOStus_3Qu¬‹rsFuÎ
) || \

581 ((
STATUS
è=ğ
SAI_FIFOStus_FuÎ
) || \

582 ((
STATUS
è=ğ
SAI_FIFOStus_Em±y
))

596 
SAI_DeIn™
(
SAI_Ty³Def
* 
SAIx
);

599 
SAI_In™
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
SAI_In™Ty³Def
* 
SAI_In™SŒuù
);

600 
SAI_F¿meIn™
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
SAI_F¿meIn™Ty³Def
* 
SAI_F¿meIn™SŒuù
);

601 
SAI_SlÙIn™
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
SAI_SlÙIn™Ty³Def
* 
SAI_SlÙIn™SŒuù
);

602 
SAI_SŒuùIn™
(
SAI_In™Ty³Def
* 
SAI_In™SŒuù
);

603 
SAI_F¿meSŒuùIn™
(
SAI_F¿meIn™Ty³Def
* 
SAI_F¿meIn™SŒuù
);

604 
SAI_SlÙSŒuùIn™
(
SAI_SlÙIn™Ty³Def
* 
SAI_SlÙIn™SŒuù
);

606 
SAI_Cmd
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
FunùiÚ®S‹
 
NewS‹
);

607 
SAI_MÚoModeCÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_MÚo_SŒeoMode
);

608 
SAI_TRIS‹CÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_TRIS‹
);

609 
SAI_Com·ndšgModeCÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_Com·ndšgMode
);

610 
SAI_Mu‹ModeCmd
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
FunùiÚ®S‹
 
NewS‹
);

611 
SAI_Mu‹V®ueCÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_Mu‹V®ue
);

612 
SAI_Mu‹F¿meCouÁ”CÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_Mu‹CouÁ”
);

613 
SAI_FlushFIFO
(
SAI_Block_Ty³Def
* 
SAI_Block_x
);

614 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

615 
defšed
(
STM32F469_479xx
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

616 
SAI_BlockSynchroCÚfig
(
SAI_In™Ty³Def
* 
SAI_In™SŒuù
, 
SAI_Ty³Def
* 
SAIx
);

619 
SAI_S’dD©a
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
D©a
);

620 
ušt32_t
 
SAI_ReûiveD©a
(
SAI_Block_Ty³Def
* 
SAI_Block_x
);

623 
SAI_DMACmd
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
FunùiÚ®S‹
 
NewS‹
);

626 
SAI_ITCÚfig
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

627 
FÏgStus
 
SAI_G‘FÏgStus
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_FLAG
);

628 
SAI_CË¬FÏg
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_FLAG
);

629 
ITStus
 
SAI_G‘ITStus
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_IT
);

630 
SAI_CË¬ITP’dšgB™
(
SAI_Block_Ty³Def
* 
SAI_Block_x
, 
ušt32_t
 
SAI_IT
);

631 
FunùiÚ®S‹
 
SAI_G‘CmdStus
(
SAI_Block_Ty³Def
* 
SAI_Block_x
);

632 
ušt32_t
 
SAI_G‘FIFOStus
(
SAI_Block_Ty³Def
* 
SAI_Block_x
);

643 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_sdio.h

30 #iâdeà
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

52 
ušt32_t
 
SDIO_ClockEdge
;

55 
ušt32_t
 
SDIO_ClockBy·ss
;

59 
ušt32_t
 
SDIO_ClockPow”Save
;

63 
ušt32_t
 
SDIO_BusWide
;

66 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒŞ
;

69 
ušt8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_In™Ty³Def
;

76 
ušt32_t
 
SDIO_Argum’t
;

81 
ušt32_t
 
SDIO_CmdIndex
;

83 
ušt32_t
 
SDIO_Re¥Ú£
;

86 
ušt32_t
 
SDIO_Wa™
;

89 
ušt32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdIn™Ty³Def
;

96 
ušt32_t
 
SDIO_D©aTimeOut
;

98 
ušt32_t
 
SDIO_D©aL’gth
;

100 
ušt32_t
 
SDIO_D©aBlockSize
;

103 
ušt32_t
 
SDIO_T¿nsãrDœ
;

107 
ušt32_t
 
SDIO_T¿nsãrMode
;

110 
ušt32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_D©aIn™Ty³Def
;

126 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ğ
SDIO_ClockEdge_Risšg
è|| \

	)

129 ((
EDGE
è=ğ
SDIO_ClockEdge_F®lšg
))

138 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

139 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ğ
SDIO_ClockBy·ss_Di§bË
è|| \

	)

141 ((
BYPASS
è=ğ
SDIO_ClockBy·ss_EÇbË
))

150 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

151 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ğ
SDIO_ClockPow”Save_Di§bË
è|| \

	)

153 ((
SAVE
è=ğ
SDIO_ClockPow”Save_EÇbË
))

162 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ğ
SDIO_BusWide_1b
è|| ((WIDEè=ğ
SDIO_BusWide_4b
è|| \

	)

166 ((
WIDE
è=ğ
SDIO_BusWide_8b
))

176 
	#SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

177 
	#SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
è|| \

	)

179 ((
CONTROL
è=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
))

188 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

189 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ğ
SDIO_Pow”S‹_OFF
è|| ((STATEè=ğ
SDIO_Pow”S‹_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

242 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

243 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

244 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ğ
SDIO_Re¥Ú£_No
è|| \

	)

246 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_ShÜt
) || \

247 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_LÚg
))

256 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

257 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

258 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

259 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ğ
SDIO_Wa™_No
è|| ((WAITè=ğ
SDIO_Wa™_IT
è|| \

	)

260 ((
WAIT
è=ğ
SDIO_Wa™_P’d
))

269 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ğ
SDIO_CPSM_EÇbË
è|| ((CPSMè=ğ
SDIO_CPSM_Di§bË
))

	)

280 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ğ
SDIO_RESP1
è|| ((RESPè=ğ
SDIO_RESP2
è|| \

	)

285 ((
RESP
è=ğ
SDIO_RESP3
è|| ((RESPè=ğ
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ğ0x01FFFFFF)

	)

303 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

304 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

305 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

306 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

307 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

308 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

309 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

310 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

311 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

312 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

313 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

314 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

315 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

316 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

317 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ğ
SDIO_D©aBlockSize_1b
è|| \

	)

319 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2b
) || \

320 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4b
) || \

321 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8b
) || \

322 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16b
) || \

323 ((
SIZE
è=ğ
SDIO_D©aBlockSize_32b
) || \

324 ((
SIZE
è=ğ
SDIO_D©aBlockSize_64b
) || \

325 ((
SIZE
è=ğ
SDIO_D©aBlockSize_128b
) || \

326 ((
SIZE
è=ğ
SDIO_D©aBlockSize_256b
) || \

327 ((
SIZE
è=ğ
SDIO_D©aBlockSize_512b
) || \

328 ((
SIZE
è=ğ
SDIO_D©aBlockSize_1024b
) || \

329 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2048b
) || \

330 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4096b
) || \

331 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8192b
) || \

332 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16384b
))

341 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

342 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ğ
SDIO_T¿nsãrDœ_ToC¬d
è|| \

	)

344 ((
DIR
è=ğ
SDIO_T¿nsãrDœ_ToSDIO
))

353 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

354 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ğ
SDIO_T¿nsãrMode_SŒ—m
è|| \

	)

356 ((
MODE
è=ğ
SDIO_T¿nsãrMode_Block
))

365 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ğ
SDIO_DPSM_EÇbË
è|| ((DPSMè=ğ
SDIO_DPSM_Di§bË
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ğ
SDIO_FLAG_CCRCFAIL
è|| \

	)

401 ((
FLAG
è=ğ
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
è=ğ
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
è=ğ
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
è=ğ
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
è=ğ
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
è=ğ
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
è=ğ
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
è=ğ
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
è=ğ
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
è=ğ
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
è=ğ
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
è=ğ
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
è=ğ
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
è=ğ
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
è=ğ
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
è=ğ
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
è=ğ
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((FLAGè!ğ(ušt32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ğ
SDIO_IT_CCRCFAIL
è|| \

	)

428 ((
IT
è=ğ
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
è=ğ
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
è=ğ
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
è=ğ
SDIO_IT_TXUNDERR
) || \

432 ((
IT
è=ğ
SDIO_IT_RXOVERR
) || \

433 ((
IT
è=ğ
SDIO_IT_CMDREND
) || \

434 ((
IT
è=ğ
SDIO_IT_CMDSENT
) || \

435 ((
IT
è=ğ
SDIO_IT_DATAEND
) || \

436 ((
IT
è=ğ
SDIO_IT_STBITERR
) || \

437 ((
IT
è=ğ
SDIO_IT_DBCKEND
) || \

438 ((
IT
è=ğ
SDIO_IT_CMDACT
) || \

439 ((
IT
è=ğ
SDIO_IT_TXACT
) || \

440 ((
IT
è=ğ
SDIO_IT_RXACT
) || \

441 ((
IT
è=ğ
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
è=ğ
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
è=ğ
SDIO_IT_TXFIFOF
) || \

444 ((
IT
è=ğ
SDIO_IT_RXFIFOF
) || \

445 ((
IT
è=ğ
SDIO_IT_TXFIFOE
) || \

446 ((
IT
è=ğ
SDIO_IT_RXFIFOE
) || \

447 ((
IT
è=ğ
SDIO_IT_TXDAVL
) || \

448 ((
IT
è=ğ
SDIO_IT_RXDAVL
) || \

449 ((
IT
è=ğ
SDIO_IT_SDIOIT
) || \

450 ((
IT
è=ğ
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

462 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000000)

	)

463 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ğ
SDIO_R—dWa™Mode_CLK
è|| \

	)

465 ((
MODE
è=ğ
SDIO_R—dWa™Mode_DATA2
))

477 
SDIO_DeIn™
();

480 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

481 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

482 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

483 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

484 
ušt32_t
 
SDIO_G‘Pow”S‹
();

487 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

488 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

489 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

490 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

493 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

494 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

495 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

496 
ušt32_t
 
SDIO_R—dD©a
();

497 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

498 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

501 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_StİSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

504 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

505 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

508 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

509 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

510 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

513 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

516 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

517 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

518 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

520 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

522 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spdifrx.h

30 #iâdeà
__STM32F4xx_SPDIFRX_H


31 
	#__STM32F4xx_SPDIFRX_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

47 #ià
defšed
(
STM32F446xx
)

54 
ušt32_t
 
SPDIFRX_IÅutS–eùiÚ
;

57 
ušt32_t
 
SPDIFRX_R‘r›s
;

60 
ušt32_t
 
SPDIFRX_Wa™FÜAùiv™y
;

63 
ušt32_t
 
SPDIFRX_ChªÃlS–eùiÚ
;

66 
ušt32_t
 
SPDIFRX_D©aFÜm©
;

69 
ušt32_t
 
SPDIFRX_S‹»oMode
;

71 }
	tSPDIFRX_In™Ty³Def
;

79 
	#IS_SPDIFRX_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPDIFRX
))

	)

84 
	#SPDIFRX_IÅut_IN0
 ((
ušt32_t
)0x00000000)

	)

85 
	#SPDIFRX_IÅut_IN1
 ((
ušt32_t
)0x00010000)

	)

86 
	#SPDIFRX_IÅut_IN2
 ((
ušt32_t
)0x00020000)

	)

87 
	#SPDIFRX_IÅut_IN3
 ((
ušt32_t
)0x00030000)

	)

88 
	#IS_SPDIFRX_INPUT_SELECT
(
INPUT
è(((INPUTè=ğ
SPDIFRX_IÅut_IN1
è|| \

	)

89 ((
INPUT
è=ğ
SPDIFRX_IÅut_IN2
) || \

90 ((
INPUT
è=ğ
SPDIFRX_IÅut_IN3
) || \

91 ((
INPUT
è=ğ
SPDIFRX_IÅut_IN0
))

99 
	#SPDIFRX_1MAX_RETRIES
 ((
ušt32_t
)0x00000000)

	)

100 
	#SPDIFRX_4MAX_RETRIES
 ((
ušt32_t
)0x00001000)

	)

101 
	#SPDIFRX_16MAX_RETRIES
 ((
ušt32_t
)0x00002000)

	)

102 
	#SPDIFRX_64MAX_RETRIES
 ((
ušt32_t
)0x00003000)

	)

103 
	#IS_SPDIFRX_MAX_RETRIES
(
RET
è(((RETè=ğ
SPDIFRX_1MAX_RETRIES
è|| \

	)

104 ((
RET
è=ğ
SPDIFRX_4MAX_RETRIES
) || \

105 ((
RET
è=ğ
SPDIFRX_16MAX_RETRIES
) || \

106 ((
RET
è=ğ
SPDIFRX_64MAX_RETRIES
))

114 
	#SPDIFRX_Wa™FÜAùiv™y_Off
 ((
ušt32_t
)0x00000000)

	)

115 
	#SPDIFRX_Wa™FÜAùiv™y_On
 ((
ušt32_t
)
SPDIFRX_CR_WFA
)

	)

116 
	#IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
VAL
è(((VALè=ğ
SPDIFRX_Wa™FÜAùiv™y_On
è|| \

	)

117 ((
VAL
è=ğ
SPDIFRX_Wa™FÜAùiv™y_Off
))

125 
	#SPDIFRX_S–eù_ChªÃl_A
 ((
ušt32_t
)0x00000000)

	)

126 
	#SPDIFRX_S–eù_ChªÃl_B
 ((
ušt32_t
)
SPDIFRX_CR_CHSEL
)

	)

127 
	#IS_SPDIFRX_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
SPDIFRX_S–eù_ChªÃl_A
è|| \

	)

128 ((
CHANNEL
è=ğ
SPDIFRX_S–eù_ChªÃl_B
))

136 
	#SPDIFRX_LSB_D©aFÜm©
 ((
ušt32_t
)0x00000000)

	)

137 
	#SPDIFRX_MSB_D©aFÜm©
 ((
ušt32_t
)0x00000010)

	)

138 
	#SPDIFRX_32BITS_D©aFÜm©
 ((
ušt32_t
)0x00000020)

	)

139 
	#IS_SPDIFRX_DATA_FORMAT
(
FORMAT
è(((FORMATè=ğ
SPDIFRX_LSB_D©aFÜm©
è|| \

	)

140 ((
FORMAT
è=ğ
SPDIFRX_MSB_D©aFÜm©
) || \

141 ((
FORMAT
è=ğ
SPDIFRX_32BITS_D©aFÜm©
))

149 
	#SPDIFRX_S‹»oMode_Di§bËd
 ((
ušt32_t
)0x00000000)

	)

150 
	#SPDIFRX_S‹»oMode_EÇbËd
 ((
ušt32_t
)
SPDIFRX_CR_RXSTEO
)

	)

151 
	#IS_STEREO_MODE
(
MODE
è(((MODEè=ğ
SPDIFRX_S‹»oMode_Di§bËd
è|| \

	)

152 ((
MODE
è=ğ
SPDIFRX_S‹»oMode_EÇbËd
))

160 
	#SPDIFRX_STATE_IDLE
 ((
ušt32_t
)0x00000000)

	)

161 
	#SPDIFRX_STATE_SYNC
 ((
ušt32_t
)0x00000001)

	)

162 
	#SPDIFRX_STATE_RCV
 ((
ušt32_t
)
SPDIFRX_CR_SPDIFEN
)

	)

163 
	#IS_SPDIFRX_STATE
(
STATE
è(((STATEè=ğ
SPDIFRX_STATE_IDLE
è|| \

	)

164 ((
STATE
è=ğ
SPDIFRX_STATE_SYNC
) || \

165 ((
STATE
è=ğ
SPDIFRX_STATE_RCV
))

173 
	#SPDIFRX_IT_RXNE
 ((
ušt32_t
)
SPDIFRX_IMR_RXNEIE
)

	)

174 
	#SPDIFRX_IT_CSRNE
 ((
ušt32_t
)
SPDIFRX_IMR_CSRNEIE
)

	)

175 
	#SPDIFRX_IT_PERRIE
 ((
ušt32_t
)
SPDIFRX_IMR_PERRIE
)

	)

176 
	#SPDIFRX_IT_OVRIE
 ((
ušt32_t
)
SPDIFRX_IMR_OVRIE
)

	)

177 
	#SPDIFRX_IT_SBLKIE
 ((
ušt32_t
)
SPDIFRX_IMR_SBLKIE
)

	)

178 
	#SPDIFRX_IT_SYNCDIE
 ((
ušt32_t
)
SPDIFRX_IMR_SYNCDIE
)

	)

179 
	#SPDIFRX_IT_IFEIE
 ((
ušt32_t
)
SPDIFRX_IMR_IFEIE
 )

	)

180 
	#IS_SPDIFRX_CONFIG_IT
(
IT
è(((ITè=ğ
SPDIFRX_IT_RXNE
è|| \

	)

181 ((
IT
è=ğ
SPDIFRX_IT_CSRNE
) || \

182 ((
IT
è=ğ
SPDIFRX_IT_PERRIE
) || \

183 ((
IT
è=ğ
SPDIFRX_IT_OVRIE
) || \

184 ((
IT
è=ğ
SPDIFRX_IT_SBLKIE
) || \

185 ((
IT
è=ğ
SPDIFRX_IT_SYNCDIE
) || \

186 ((
IT
è=ğ
SPDIFRX_IT_IFEIE
))

194 
	#SPDIFRX_FLAG_RXNE
 ((
ušt32_t
)
SPDIFRX_SR_RXNE
)

	)

195 
	#SPDIFRX_FLAG_CSRNE
 ((
ušt32_t
)
SPDIFRX_SR_CSRNE
)

	)

196 
	#SPDIFRX_FLAG_PERR
 ((
ušt32_t
)
SPDIFRX_SR_PERR
)

	)

197 
	#SPDIFRX_FLAG_OVR
 ((
ušt32_t
)
SPDIFRX_SR_OVR
)

	)

198 
	#SPDIFRX_FLAG_SBD
 ((
ušt32_t
)
SPDIFRX_SR_SBD
)

	)

199 
	#SPDIFRX_FLAG_SYNCD
 ((
ušt32_t
)
SPDIFRX_SR_SYNCD
)

	)

200 
	#SPDIFRX_FLAG_FERR
 ((
ušt32_t
)
SPDIFRX_SR_FERR
)

	)

201 
	#SPDIFRX_FLAG_SERR
 ((
ušt32_t
)
SPDIFRX_SR_SERR
)

	)

202 
	#SPDIFRX_FLAG_TERR
 ((
ušt32_t
)
SPDIFRX_SR_TERR
)

	)

203 
	#IS_SPDIFRX_FLAG
(
FLAG
è(((FLAGè=ğ
SPDIFRX_FLAG_RXNE
è|| ((FLAGè=ğ
SPDIFRX_FLAG_CSRNE
è|| \

	)

204 ((
FLAG
è=ğ
SPDIFRX_FLAG_PERR
è|| ((FLAGè=ğ
SPDIFRX_FLAG_OVR
) || \

205 ((
FLAG
è=ğ
SPDIFRX_SR_SBD
è|| ((FLAGè=ğ
SPDIFRX_SR_SYNCD
) || \

206 ((
FLAG
è=ğ
SPDIFRX_SR_FERR
è|| ((FLAGè=ğ
SPDIFRX_SR_SERR
) || \

207 ((
FLAG
è=ğ
SPDIFRX_SR_TERR
))

208 
	#IS_SPDIFRX_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
SPDIFRX_FLAG_PERR
è|| ((FLAGè=ğ
SPDIFRX_FLAG_OVR
è|| \

	)

209 ((
FLAG
è=ğ
SPDIFRX_SR_SBD
è|| ((FLAGè=ğ
SPDIFRX_SR_SYNCD
))

222 
SPDIFRX_DeIn™
();

225 
SPDIFRX_In™
(
SPDIFRX_In™Ty³Def
* 
SPDIFRX_In™SŒuù
);

226 
SPDIFRX_SŒuùIn™
(
SPDIFRX_In™Ty³Def
* 
SPDIFRX_In™SŒuù
);

227 
SPDIFRX_Cmd
(
ušt32_t
 
SPDIFRX_S‹
);

228 
SPDIFRX_S‘P»ambËTy³B™
(
FunùiÚ®S‹
 
NewS‹
);

229 
SPDIFRX_S‘U£rD©aChªÃlStusB™s
(
FunùiÚ®S‹
 
NewS‹
);

230 
SPDIFRX_S‘V®id™yB™
(
FunùiÚ®S‹
 
NewS‹
);

231 
SPDIFRX_S‘P¬™yB™
(
FunùiÚ®S‹
 
NewS‹
);

234 
ušt32_t
 
SPDIFRX_ReûiveD©a
();

237 
SPDIFRX_RxDMACmd
(
FunùiÚ®S‹
 
NewS‹
);

238 
SPDIFRX_CbDMACmd
(
FunùiÚ®S‹
 
NewS‹
);

241 
SPDIFRX_ITCÚfig
(
ušt32_t
 
SPDIFRX_IT
, 
FunùiÚ®S‹
 
NewS‹
);

242 
FÏgStus
 
SPDIFRX_G‘FÏgStus
(
ušt32_t
 
SPDIFRX_FLAG
);

243 
SPDIFRX_CË¬FÏg
(
ušt32_t
 
SPDIFRX_FLAG
);

244 
ITStus
 
SPDIFRX_G‘ITStus
(
ušt32_t
 
SPDIFRX_IT
);

245 
SPDIFRX_CË¬ITP’dšgB™
(
ušt32_t
 
SPDIFRX_IT
);

256 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spi.c

159 
	~"¡m32f4xx_¥i.h
"

160 
	~"¡m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ušt16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ušt32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ušt32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ušt16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ušt16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

227 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 ià(
SPIx
 =ğ
SPI1
)

232 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

234 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

236 ià(
SPIx
 =ğ
SPI2
)

239 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

241 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

243 ià(
SPIx
 =ğ
SPI3
)

246 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

248 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

250 ià(
SPIx
 =ğ
SPI4
)

253 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI4
, 
ENABLE
);

255 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI4
, 
DISABLE
);

257 ià(
SPIx
 =ğ
SPI5
)

260 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI5
, 
ENABLE
);

262 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI5
, 
DISABLE
);

266 ià(
SPIx
 =ğ
SPI6
)

269 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI6
, 
ENABLE
);

271 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

286 
ušt16_t
 
tm´eg
 = 0;

289 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

293 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

294 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

295 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

296 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

297 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

298 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

299 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

300 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
));

304 
tm´eg
 = 
SPIx
->
CR1
;

306 
tm´eg
 &ğ
CR1_CLEAR_MASK
;

315 
tm´eg
 |ğ(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

316 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

317 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

318 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

320 
SPIx
->
CR1
 = 
tm´eg
;

323 
SPIx
->
I2SCFGR
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
;

327 
	}
}

348 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

350 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

351 
ušt32_t
 
tmp
 = 0, 
i2sşk
 = 0;

352 #iâdeà
I2S_EXTERNAL_CLOCK_VAL


353 
ušt32_t
 
¶lm
 = 0, 
¶Ê
 = 0, 
¶Ì
 = 0;

357 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

359 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

360 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

361 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

362 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

363 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &ğ
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tm´eg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ğ
I2S_AudioF»q_DeçuÉ
)

376 
i2sodd
 = (
ušt16_t
)0;

377 
i2sdiv
 = (
ušt16_t
)2;

383 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ğ
I2S_D©aFÜm©_16b
)

386 
·ck‘Ëngth
 = 1;

391 
·ck‘Ëngth
 = 2;

398 #ifdeà
I2S_EXTERNAL_CLOCK_VAL


400 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |ğ(
ušt32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sşk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &ğ~(
ušt32_t
)
RCC_CFGR_I2SSRC
;

416 
¶Ê
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 
¶Ì
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
¶lm
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ğ
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sşk
 = (
ušt32_t
)(((
HSE_VALUE
 / 
¶lm
è* 
¶Ê
è/ 
¶Ì
);

433 
i2sşk
 = (
ušt32_t
)(((
HSI_VALUE
 / 
¶lm
è* 
¶Ê
è/ 
¶Ì
);

438 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ğ
I2S_MCLKOuut_EÇbË
)

441 
tmp
 = (
ušt16_t
)(((((
i2sşk
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

446 
tmp
 = (
ušt16_t
)(((((
i2sşk
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

463 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ušt16_t
)((ušt16_t)
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

474 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

475 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

476 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

478 #ià
	`defšed
(
SPI_I2SCFGR_ASTRTEN
)

479 if((
I2S_In™SŒuù
->
I2S_Snd¬d
 =ğ
I2S_Snd¬d_PCMShÜt
è|| (I2S_In™SŒuù->I2S_Snd¬d =ğ
I2S_Snd¬d_PCMLÚg
))

482 
SPIx
->
I2SCFGR
 = 
tm´eg
 | 
SPI_I2SCFGR_ASTRTEN
;

486 
SPIx
->
I2SCFGR
 = 
tm´eg
 ;

488 
	}
}

495 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

499 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

501 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

503 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

505 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

507 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

509 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

511 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

513 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

515 
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
 = 7;

516 
	}
}

523 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

527 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

530 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phls
;

533 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

536 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

539 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

542 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

543 
	}
}

552 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

555 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

556 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

557 ià(
NewS‹
 !ğ
DISABLE
)

560 
SPIx
->
CR1
 |ğ
SPI_CR1_SPE
;

565 
SPIx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR1_SPE
);

567 
	}
}

577 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

580 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

581 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

583 ià(
NewS‹
 !ğ
DISABLE
)

586 
SPIx
->
I2SCFGR
 |ğ
SPI_I2SCFGR_I2SE
;

591 
SPIx
->
I2SCFGR
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SE
);

593 
	}
}

604 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

607 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

608 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

610 
SPIx
->
CR1
 &ğ(
ušt16_t
)~
SPI_D©aSize_16b
;

612 
SPIx
->
CR1
 |ğ
SPI_D©aSize
;

613 
	}
}

624 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

627 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

628 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

629 ià(
SPI_DœeùiÚ
 =ğ
SPI_DœeùiÚ_Tx
)

632 
SPIx
->
CR1
 |ğ
SPI_DœeùiÚ_Tx
;

637 
SPIx
->
CR1
 &ğ
SPI_DœeùiÚ_Rx
;

639 
	}
}

650 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

653 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

654 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

655 ià(
SPI_NSSIÁ”ÇlSoá
 !ğ
SPI_NSSIÁ”ÇlSoá_Re£t
)

658 
SPIx
->
CR1
 |ğ
SPI_NSSIÁ”ÇlSoá_S‘
;

663 
SPIx
->
CR1
 &ğ
SPI_NSSIÁ”ÇlSoá_Re£t
;

665 
	}
}

674 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

677 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

678 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

679 ià(
NewS‹
 !ğ
DISABLE
)

682 
SPIx
->
CR2
 |ğ(
ušt16_t
)
SPI_CR2_SSOE
;

687 
SPIx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR2_SSOE
);

689 
	}
}

705 
	$SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

708 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

709 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

711 ià(
NewS‹
 !ğ
DISABLE
)

714 
SPIx
->
CR2
 |ğ
SPI_CR2_FRF
;

719 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
SPI_CR2_FRF
;

721 
	}
}

742 
	$I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

744 
ušt16_t
 
tm´eg
 = 0, 
tmp
 = 0;

747 
	`as£¹_·¿m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

748 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

749 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

750 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

751 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

755 
I2Sxext
->
I2SCFGR
 &ğ
I2SCFGR_CLEAR_MASK
;

756 
I2Sxext
->
I2SPR
 = 0x0002;

759 
tm´eg
 = 
I2Sxext
->
I2SCFGR
;

762 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ğ
I2S_Mode_Ma¡”Tx
è|| (I2S_In™SŒuù->I2S_Mod=ğ
I2S_Mode_SÏveTx
))

764 
tmp
 = 
I2S_Mode_SÏveRx
;

768 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ğ
I2S_Mode_Ma¡”Rx
è|| (I2S_In™SŒuù->I2S_Mod=ğ
I2S_Mode_SÏveRx
))

770 
tmp
 = 
I2S_Mode_SÏveTx
;

776 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
tmp
 | \

777 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

778 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

781 
I2Sxext
->
I2SCFGR
 = 
tm´eg
;

782 
	}
}

816 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

819 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

822  
SPIx
->
DR
;

823 
	}
}

832 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

835 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

838 
SPIx
->
DR
 = 
D©a
;

839 
	}
}

922 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

925 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

926 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

927 ià(
NewS‹
 !ğ
DISABLE
)

930 
SPIx
->
CR1
 |ğ
SPI_CR1_CRCEN
;

935 
SPIx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCEN
);

937 
	}
}

944 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

947 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

950 
SPIx
->
CR1
 |ğ
SPI_CR1_CRCNEXT
;

951 
	}
}

962 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

964 
ušt16_t
 
üüeg
 = 0;

966 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

967 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

968 ià(
SPI_CRC
 !ğ
SPI_CRC_Rx
)

971 
üüeg
 = 
SPIx
->
TXCRCR
;

976 
üüeg
 = 
SPIx
->
RXCRCR
;

979  
üüeg
;

980 
	}
}

987 
ušt16_t
 
	$SPI_G‘CRCPŞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

990 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

993  
SPIx
->
CRCPR
;

994 
	}
}

1024 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1027 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1028 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1029 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1031 ià(
NewS‹
 !ğ
DISABLE
)

1034 
SPIx
->
CR2
 |ğ
SPI_I2S_DMAReq
;

1039 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
SPI_I2S_DMAReq
;

1041 
	}
}

1132 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1134 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

1137 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1138 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1139 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1142 
™pos
 = 
SPI_I2S_IT
 >> 4;

1145 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

1147 ià(
NewS‹
 !ğ
DISABLE
)

1150 
SPIx
->
CR2
 |ğ
™mask
;

1155 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
™mask
;

1157 
	}
}

1176 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1178 
FÏgStus
 
b™¡©us
 = 
RESET
;

1180 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1181 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1184 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ğ(
ušt16_t
)
RESET
)

1187 
b™¡©us
 = 
SET
;

1192 
b™¡©us
 = 
RESET
;

1195  
b™¡©us
;

1196 
	}
}

1217 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1220 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1221 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1224 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

1225 
	}
}

1242 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1244 
ITStus
 
b™¡©us
 = 
RESET
;

1245 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

1248 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1249 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1252 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1255 
™mask
 = 
SPI_I2S_IT
 >> 4;

1258 
™mask
 = 0x01 << itmask;

1261 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

1264 ià(((
SPIx
->
SR
 & 
™pos
è!ğ(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

1267 
b™¡©us
 = 
SET
;

1272 
b™¡©us
 = 
RESET
;

1275  
b™¡©us
;

1276 
	}
}

1297 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1299 
ušt16_t
 
™pos
 = 0;

1301 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1302 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1305 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1308 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

1309 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spi.h

30 #iâdeà
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt16_t
 
SPI_DœeùiÚ
;

59 
ušt16_t
 
SPI_Mode
;

62 
ušt16_t
 
SPI_D©aSize
;

65 
ušt16_t
 
SPI_CPOL
;

68 
ušt16_t
 
SPI_CPHA
;

71 
ušt16_t
 
SPI_NSS
;

75 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

81 
ušt16_t
 
SPI_Fœ¡B™
;

84 
ušt16_t
 
SPI_CRCPŞynomŸl
;

85 }
	tSPI_In™Ty³Def
;

94 
ušt16_t
 
I2S_Mode
;

97 
ušt16_t
 
I2S_Snd¬d
;

100 
ušt16_t
 
I2S_D©aFÜm©
;

103 
ušt16_t
 
I2S_MCLKOuut
;

106 
ušt32_t
 
I2S_AudioF»q
;

109 
ušt16_t
 
I2S_CPOL
;

111 }
	tI2S_In™Ty³Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI1
è|| \

	)

120 ((
PERIPH
è=ğ
SPI2
) || \

121 ((
PERIPH
è=ğ
SPI3
) || \

122 ((
PERIPH
è=ğ
SPI4
) || \

123 ((
PERIPH
è=ğ
SPI5
) || \

124 ((
PERIPH
è=ğ
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ğ
SPI1
è|| \

	)

127 ((
PERIPH
è=ğ
SPI2
) || \

128 ((
PERIPH
è=ğ
SPI3
) || \

129 ((
PERIPH
è=ğ
SPI4
) || \

130 ((
PERIPH
è=ğ
SPI5
) || \

131 ((
PERIPH
è=ğ
SPI6
) || \

132 ((
PERIPH
è=ğ
I2S2ext
) || \

133 ((
PERIPH
è=ğ
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI2
è|| \

	)

136 ((
PERIPH
è=ğ
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ğ
SPI2
è|| \

	)

139 ((
PERIPH
è=ğ
SPI3
) || \

140 ((
PERIPH
è=ğ
I2S2ext
) || \

141 ((
PERIPH
è=ğ
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
è(((PERIPHè=ğ
I2S2ext
è|| \

	)

144 ((
PERIPH
è=ğ
I2S3ext
))

151 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

152 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

153 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

154 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ğ
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
è|| \

	)

156 ((
MODE
è=ğ
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

157 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Rx
) || \

158 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Tx
))

167 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

168 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ğ
SPI_Mode_Ma¡”
è|| \

	)

170 ((
MODE
è=ğ
SPI_Mode_SÏve
))

179 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

180 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ğ
SPI_D©aSize_16b
è|| \

	)

182 ((
DATASIZE
è=ğ
SPI_D©aSize_8b
))

191 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ğ
SPI_CPOL_Low
è|| \

	)

194 ((
CPOL
è=ğ
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ğ
SPI_CPHA_1Edge
è|| \

	)

206 ((
CPHA
è=ğ
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

216 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ğ
SPI_NSS_Soá
è|| \

	)

218 ((
NSS
è=ğ
SPI_NSS_H¬d
))

227 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

228 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

229 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

230 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

231 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

232 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

233 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

234 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
SPI_BaudR©eP»sÿËr_2
è|| \

	)

236 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_4
) || \

237 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_8
) || \

238 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_16
) || \

239 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_32
) || \

240 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_64
) || \

241 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_128
) || \

242 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_256
))

251 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

252 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ğ
SPI_Fœ¡B™_MSB
è|| \

	)

254 ((
BIT
è=ğ
SPI_Fœ¡B™_LSB
))

263 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

264 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

265 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

266 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ğ
I2S_Mode_SÏveTx
è|| \

	)

268 ((
MODE
è=ğ
I2S_Mode_SÏveRx
) || \

269 ((
MODE
è=ğ
I2S_Mode_Ma¡”Tx
)|| \

270 ((
MODE
è=ğ
I2S_Mode_Ma¡”Rx
))

280 
	#I2S_Snd¬d_Phls
 ((
ušt16_t
)0x0000)

	)

281 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

282 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

283 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

284 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ğ
I2S_Snd¬d_Phls
è|| \

	)

286 ((
STANDARD
è=ğ
I2S_Snd¬d_MSB
) || \

287 ((
STANDARD
è=ğ
I2S_Snd¬d_LSB
) || \

288 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMShÜt
) || \

289 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMLÚg
))

298 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

299 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

300 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

301 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ğ
I2S_D©aFÜm©_16b
è|| \

	)

303 ((
FORMAT
è=ğ
I2S_D©aFÜm©_16bex‹nded
) || \

304 ((
FORMAT
è=ğ
I2S_D©aFÜm©_24b
) || \

305 ((
FORMAT
è=ğ
I2S_D©aFÜm©_32b
))

314 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
I2S_MCLKOuut_EÇbË
è|| \

	)

317 ((
OUTPUT
è=ğ
I2S_MCLKOuut_Di§bË
))

326 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

327 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

328 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

329 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

330 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

331 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

332 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

333 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

334 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

335 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ğ
I2S_AudioF»q_8k
è&& \

	)

338 ((
FREQ
è<ğ
I2S_AudioF»q_192k
)) || \

339 ((
FREQ
è=ğ
I2S_AudioF»q_DeçuÉ
))

348 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ğ
I2S_CPOL_Low
è|| \

	)

351 ((
CPOL
è=ğ
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ğ0x00è&& ((DMAREQè!ğ0x00))

	)

371 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

372 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ğ
SPI_NSSIÁ”ÇlSoá_S‘
è|| \

	)

374 ((
INTERNAL
è=ğ
SPI_NSSIÁ”ÇlSoá_Re£t
))

383 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ğ
SPI_CRC_Tx
è|| ((CRCè=ğ
SPI_CRC_Rx
))

	)

394 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

395 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
SPI_DœeùiÚ_Rx
è|| \

	)

397 ((
DIRECTION
è=ğ
SPI_DœeùiÚ_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ušt8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_TXE
è|| \

	)

413 ((
IT
è=ğ
SPI_I2S_IT_RXNE
) || \

414 ((
IT
è=ğ
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ğ
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_RXNE
)|| ((ITè=ğ
SPI_I2S_IT_TXE
è|| \

	)

423 ((
IT
è=ğ
SPI_IT_CRCERR
è|| ((ITè=ğ
SPI_IT_MODF
) || \

424 ((
IT
è=ğ
SPI_I2S_IT_OVR
è|| ((ITè=ğ
I2S_IT_UDR
) ||\

425 ((
IT
è=ğ
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ušt16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ğ
SPI_I2S_FLAG_OVR
è|| \

	)

446 ((
FLAG
è=ğ
SPI_FLAG_MODF
è|| ((FLAGè=ğ
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
è=ğ
I2S_FLAG_UDR
è|| ((FLAGè=ğ
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
è=ğ
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ğ
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
è=ğ
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ğ0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn™
 
SPI_I2S_DeIn™


	)

478 
	#SPI_ITCÚfig
 
SPI_I2S_ITCÚfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_S’dD©a
 
SPI_I2S_S’dD©a


	)

481 
	#SPI_ReûiveD©a
 
SPI_I2S_ReûiveD©a


	)

482 
	#SPI_G‘FÏgStus
 
SPI_I2S_G‘FÏgStus


	)

483 
	#SPI_CË¬FÏg
 
SPI_I2S_CË¬FÏg


	)

484 
	#SPI_G‘ITStus
 
SPI_I2S_G‘ITStus


	)

485 
	#SPI_CË¬ITP’dšgB™
 
SPI_I2S_CË¬ITP’dšgB™


	)

498 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

501 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

502 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

503 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

504 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

505 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

506 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

507 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

508 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

509 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

510 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

511 
SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

513 
I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

516 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

517 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

520 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

521 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

522 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

523 
ušt16_t
 
SPI_G‘CRCPŞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

529 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

530 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

535 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_syscfg.c

50 
	~"¡m32f4xx_syscfg.h
"

51 
	~"¡m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_B™Numb”
 ((
ušt8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32è+ (
UFB_MODE_B™Numb”
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_B™Numb”
 ((
ušt8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_B™Numb”
 ((
ušt8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32è+ (
CMP_PD_B™Numb”
 * 4))

	)

86 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30)

	)

87 
	#BSCKSEL_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MCHDLYCR_BSCKSEL
)

	)

88 
	#MCHDLYCR_BSCKSEL_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32è+ (
BSCKSEL_BIT_NUMBER
 * 4))

	)

105 
	$SYSCFG_DeIn™
()

107 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
ENABLE
);

108 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
DISABLE
);

109 
	}
}

124 
	$SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
)

127 
	`as£¹_·¿m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemÜyRem­
));

129 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemÜyRem­
;

130 
	}
}

145 
	$SYSCFG_MemÜySw­pšgBªk
(
FunùiÚ®S‹
 
NewS‹
)

148 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

150 *(
__IO
 
ušt32_t
 *è
UFB_MODE_BB
 = (ušt32_t)
NewS‹
;

151 
	}
}

168 
	$SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
)

170 
ušt32_t
 
tmp
 = 0x00;

173 
	`as£¹_·¿m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PÜtSourûGPIOx
));

174 
	`as£¹_·¿m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PšSourûx
));

176 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
EXTI_PšSourûx
 & (
ušt8_t
)0x03));

177 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] &ğ~
tmp
;

178 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] |ğ(((
ušt32_t
)
EXTI_PÜtSourûGPIOx
è<< (0x04 * (EXTI_PšSourûx & (
ušt8_t
)0x03)));

179 
	}
}

189 
	$SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
)

191 
	`as£¹_·¿m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedŸIÁ”çû
));

193 *(
__IO
 
ušt32_t
 *è
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedŸIÁ”çû
;

194 
	}
}

206 
	$SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
)

209 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

211 *(
__IO
 
ušt32_t
 *è
CMPCR_CMP_PD_BB
 = (ušt32_t)
NewS‹
;

212 
	}
}

219 
FÏgStus
 
	$SYSCFG_G‘Com³n§tiÚC–lStus
()

221 
FÏgStus
 
b™¡©us
 = 
RESET
;

223 ià((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !ğ(
ušt32_t
)
RESET
)

225 
b™¡©us
 = 
SET
;

229 
b™¡©us
 = 
RESET
;

231  
b™¡©us
;

232 
	}
}

234 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

245 
	$SYSCFG_B»akCÚfig
(
ušt32_t
 
SYSCFG_B»ak
)

248 
	`as£¹_·¿m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_B»ak
));

250 
SYSCFG
->
CFGR2
 |ğ(
ušt32_t
è
SYSCFG_B»ak
;

251 
	}
}

254 #ià
defšed
(
STM32F413_423xx
)

261 
	$DFSDM_B™¡»amClock_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

263 
ušt32_t
 
tmp
 = 0;

265 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

266 
tmp
 = (tm°&(~
SYSCFG_MCHDLYCR_BSCKSEL
));

268 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
sourû
);

269 
	}
}

277 
	$DFSDM_Di§bËD–ayClock
(
ušt32_t
 
MCHDLY
)

279 
ušt32_t
 
tmp
 = 0;

281 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

282 if(
MCHDLY
 =ğ
MCHDLY_CLOCK_DFSDM2
)

284 
tmp
 =tm°&(~
SYSCFG_MCHDLYCR_MCHDLY2EN
);

288 
tmp
 =tm°&(~
SYSCFG_MCHDLYCR_MCHDLY1EN
);

291 
SYSCFG
->
MCHDLYCR
 = 
tmp
;

292 
	}
}

300 
	$DFSDM_EÇbËD–ayClock
(
ušt32_t
 
MCHDLY
)

302 
ušt32_t
 
tmp
 = 0;

304 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

305 
tmp
 =m°& ~
MCHDLY
;

307 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
MCHDLY
);

308 
	}
}

318 
	$DFSDM_ClockIn_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

320 
ušt32_t
 
tmp
 = 0;

322 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

323 if((
sourû
 =ğ
DFSDM2_CKIN_PAD
è|| (sourû =ğ
DFSDM2_CKIN_DM
))

325 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CFG
);

329 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1CFG
);

332 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

333 
	}
}

343 
	$DFSDM_ClockOut_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

345 
ušt32_t
 
tmp
 = 0;

347 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

349 if((
sourû
 =ğ
DFSDM2_CKOUT_DFSDM2
è|| (sourû =ğ
DFSDM2_CKOUT_M27
))

351 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CKOSEL
);

355 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1CKOSEL
);

358 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

359 
	}
}

369 
	$DFSDM_D©aIn0_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

371 
ušt32_t
 
tmp
 = 0;

373 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

375 if((
sourû
 =ğ
DATAIN0_DFSDM2_PAD
)|| (sourû =ğ
DATAIN0_DFSDM2_DATAIN1
))

377 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2D0SEL
);

381 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1D0SEL
);

383 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

384 
	}
}

394 
	$DFSDM_D©aIn2_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

396 
ušt32_t
 
tmp
 = 0;

398 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

400 if((
sourû
 =ğ
DATAIN2_DFSDM2_PAD
)|| (sourû =ğ
DATAIN2_DFSDM2_DATAIN3
))

402 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2D2SEL
);

406 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1D2SEL
);

408 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

409 
	}
}

417 
	$DFSDM_D©aIn4_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

419 
ušt32_t
 
tmp
 = 0;

421 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

422 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2D4SEL
);

424 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

425 
	}
}

433 
	$DFSDM_D©aIn6_SourûS–eùiÚ
(
ušt32_t
 
sourû
)

435 
ušt32_t
 
tmp
 = 0;

437 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

439 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2D6SEL
);

441 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

442 
	}
}

452 
	$DFSDM1_B™SŒ—mClk_CÚfig
(
ušt32_t
 
sourû
)

454 
ušt32_t
 
tmp
 = 0;

456 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

458 ià((
sourû
 =ğ
DFSDM1_CLKIN0_TIM4OC2
è|| (sourû =ğ
DFSDM1_CLKIN2_TIM4OC2
))

460 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1CK02SEL
);

464 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM1CK13SEL
);

467 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

468 
	}
}

482 
	$DFSDM2_B™SŒ—mClk_CÚfig
(
ušt32_t
 
sourû
)

484 
ušt32_t
 
tmp
 = 0;

486 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

488 ià((
sourû
 =ğ
DFSDM2_CLKIN0_TIM3OC4
è|| (sourû =ğ
DFSDM2_CLKIN4_TIM3OC4
))

490 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CK04SEL
);

492 ià((
sourû
 =ğ
DFSDM2_CLKIN1_TIM3OC3
è|| (sourû =ğ
DFSDM2_CLKIN5_TIM3OC3
))

494 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CK15SEL
);

496 }ià((
sourû
 =ğ
DFSDM2_CLKIN2_TIM3OC2
è|| (sourû =ğ
DFSDM2_CLKIN6_TIM3OC2
))

498 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CK26SEL
);

502 
tmp
 = (tm°& ~
SYSCFG_MCHDLYCR_DFSDM2CK37SEL
);

505 
SYSCFG
->
MCHDLYCR
 |ğ(
sourû
|
tmp
);

506 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_syscfg.h

30 #iâdeà
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

53 #ià
defšed
(
STM32F413_423xx
)

57 
	#BITSTREAM_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_BSCKSEL


	)

58 
	#BITSTREAM_CLOCK_TIM2OC1
 (
ušt32_t
)0x00000000

	)

66 
	#MCHDLY_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_MCHDLY2EN


	)

67 
	#MCHDLY_CLOCK_DFSDM1
 
SYSCFG_MCHDLYCR_MCHDLY1EN


	)

75 
	#DFSDM2_CKIN_PAD
 (
ušt32_t
)0x00000000

	)

76 
	#DFSDM2_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM2CFG


	)

77 
	#DFSDM1_CKIN_PAD
 (
ušt32_t
)0x00000000

	)

78 
	#DFSDM1_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM1CFG


	)

86 
	#DFSDM2_CKOUT_DFSDM2
 (
ušt32_t
)0x00000000

	)

87 
	#DFSDM2_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM2CKOSEL


	)

88 
	#DFSDM1_CKOUT_DFSDM1
 (
ušt32_t
)0x00000000U

	)

89 
	#DFSDM1_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM1CKOSEL


	)

97 
	#DATAIN0_DFSDM2_PAD
 (
ušt32_t
)0x00000000

	)

98 
	#DATAIN0_DFSDM2_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM2D0SEL


	)

99 
	#DATAIN0_DFSDM1_PAD
 (
ušt32_t
)0x00000000

	)

100 
	#DATAIN0_DFSDM1_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM1D0SEL


	)

108 
	#DATAIN2_DFSDM2_PAD
 (
ušt32_t
)0x00000000

	)

109 
	#DATAIN2_DFSDM2_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM2D2SEL


	)

110 
	#DATAIN2_DFSDM1_PAD
 (
ušt32_t
)0x00000000

	)

111 
	#DATAIN2_DFSDM1_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM1D2SEL


	)

119 
	#DATAIN4_DFSDM2_PAD
 (
ušt32_t
)0x00000000

	)

120 
	#DATAIN4_DFSDM2_DATAIN5
 
SYSCFG_MCHDLYCR_DFSDM2D4SEL


	)

128 
	#DATAIN6_DFSDM2_PAD
 (
ušt32_t
)0x00000000

	)

129 
	#DATAIN6_DFSDM2_DATAIN7
 
SYSCFG_MCHDLYCR_DFSDM2D6SEL


	)

137 
	#DFSDM1_CLKIN0_TIM4OC2
 (
ušt32_t
)0x00000000

	)

138 
	#DFSDM1_CLKIN2_TIM4OC2
 
SYSCFG_MCHDLYCR_DFSDM1CK02SEL


	)

139 
	#DFSDM1_CLKIN1_TIM4OC1
 (
ušt32_t
)0x00000000

	)

140 
	#DFSDM1_CLKIN3_TIM4OC1
 
SYSCFG_MCHDLYCR_DFSDM1CK13SEL


	)

148 
	#DFSDM2_CLKIN0_TIM3OC4
 (
ušt32_t
)0x00000000

	)

149 
	#DFSDM2_CLKIN4_TIM3OC4
 
SYSCFG_MCHDLYCR_DFSDM2CK04SEL


	)

150 
	#DFSDM2_CLKIN1_TIM3OC3
 (
ušt32_t
)0x00000000

	)

151 
	#DFSDM2_CLKIN5_TIM3OC3
 
SYSCFG_MCHDLYCR_DFSDM2CK15SEL


	)

152 
	#DFSDM2_CLKIN2_TIM3OC2
 (
ušt32_t
)0x00000000

	)

153 
	#DFSDM2_CLKIN6_TIM3OC2
 
SYSCFG_MCHDLYCR_DFSDM2CK26SEL


	)

154 
	#DFSDM2_CLKIN3_TIM3OC1
 (
ušt32_t
)0x00000000

	)

155 
	#DFSDM2_CLKIN7_TIM3OC1
 
SYSCFG_MCHDLYCR_DFSDM2CK37SEL


	)

164 
	#EXTI_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

165 
	#EXTI_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

166 
	#EXTI_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

167 
	#EXTI_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

168 
	#EXTI_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

169 
	#EXTI_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

170 
	#EXTI_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

171 
	#EXTI_PÜtSourûGPIOH
 ((
ušt8_t
)0x07)

	)

172 
	#EXTI_PÜtSourûGPIOI
 ((
ušt8_t
)0x08)

	)

173 
	#EXTI_PÜtSourûGPIOJ
 ((
ušt8_t
)0x09)

	)

174 
	#EXTI_PÜtSourûGPIOK
 ((
ušt8_t
)0x0A)

	)

176 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ğ
EXTI_PÜtSourûGPIOA
è|| \

	)

177 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOB
) || \

178 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOC
) || \

179 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOD
) || \

180 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOE
) || \

181 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOF
) || \

182 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOG
) || \

183 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOH
) || \

184 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOI
) || \

185 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOJ
) || \

186 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOK
))

196 
	#EXTI_PšSourû0
 ((
ušt8_t
)0x00)

	)

197 
	#EXTI_PšSourû1
 ((
ušt8_t
)0x01)

	)

198 
	#EXTI_PšSourû2
 ((
ušt8_t
)0x02)

	)

199 
	#EXTI_PšSourû3
 ((
ušt8_t
)0x03)

	)

200 
	#EXTI_PšSourû4
 ((
ušt8_t
)0x04)

	)

201 
	#EXTI_PšSourû5
 ((
ušt8_t
)0x05)

	)

202 
	#EXTI_PšSourû6
 ((
ušt8_t
)0x06)

	)

203 
	#EXTI_PšSourû7
 ((
ušt8_t
)0x07)

	)

204 
	#EXTI_PšSourû8
 ((
ušt8_t
)0x08)

	)

205 
	#EXTI_PšSourû9
 ((
ušt8_t
)0x09)

	)

206 
	#EXTI_PšSourû10
 ((
ušt8_t
)0x0A)

	)

207 
	#EXTI_PšSourû11
 ((
ušt8_t
)0x0B)

	)

208 
	#EXTI_PšSourû12
 ((
ušt8_t
)0x0C)

	)

209 
	#EXTI_PšSourû13
 ((
ušt8_t
)0x0D)

	)

210 
	#EXTI_PšSourû14
 ((
ušt8_t
)0x0E)

	)

211 
	#EXTI_PšSourû15
 ((
ušt8_t
)0x0F)

	)

212 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ğ
EXTI_PšSourû0
è|| \

	)

213 ((
PINSOURCE
è=ğ
EXTI_PšSourû1
) || \

214 ((
PINSOURCE
è=ğ
EXTI_PšSourû2
) || \

215 ((
PINSOURCE
è=ğ
EXTI_PšSourû3
) || \

216 ((
PINSOURCE
è=ğ
EXTI_PšSourû4
) || \

217 ((
PINSOURCE
è=ğ
EXTI_PšSourû5
) || \

218 ((
PINSOURCE
è=ğ
EXTI_PšSourû6
) || \

219 ((
PINSOURCE
è=ğ
EXTI_PšSourû7
) || \

220 ((
PINSOURCE
è=ğ
EXTI_PšSourû8
) || \

221 ((
PINSOURCE
è=ğ
EXTI_PšSourû9
) || \

222 ((
PINSOURCE
è=ğ
EXTI_PšSourû10
) || \

223 ((
PINSOURCE
è=ğ
EXTI_PšSourû11
) || \

224 ((
PINSOURCE
è=ğ
EXTI_PšSourû12
) || \

225 ((
PINSOURCE
è=ğ
EXTI_PšSourû13
) || \

226 ((
PINSOURCE
è=ğ
EXTI_PšSourû14
) || \

227 ((
PINSOURCE
è=ğ
EXTI_PšSourû15
))

236 
	#SYSCFG_MemÜyRem­_FÏsh
 ((
ušt8_t
)0x00)

	)

237 
	#SYSCFG_MemÜyRem­_Sy¡emFÏsh
 ((
ušt8_t
)0x01)

	)

238 
	#SYSCFG_MemÜyRem­_SRAM
 ((
ušt8_t
)0x03)

	)

239 
	#SYSCFG_MemÜyRem­_SDRAM
 ((
ušt8_t
)0x04)

	)

241 #ià
defšed
 (
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

242 
	#SYSCFG_MemÜyRem­_FSMC
 ((
ušt8_t
)0x02)

	)

245 #ià
defšed
 (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
)

246 
	#SYSCFG_MemÜyRem­_FMC
 ((
ušt8_t
)0x02)

	)

249 #ià
defšed
 (
STM32F446xx
è|| defšed (
STM32F469_479xx
)

250 
	#SYSCFG_MemÜyRem­_ExtMEM
 ((
ušt8_t
)0x02)

	)

253 #ià
defšed
 (
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

254 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ğ
SYSCFG_MemÜyRem­_FÏsh
è|| \

	)

255 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

256 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SRAM
) || \

257 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_FSMC
))

260 #ià
defšed
 (
STM32F401xx
è|| defšed (
STM32F410xx
è|| defšed (
STM32F411xE
)

261 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ğ
SYSCFG_MemÜyRem­_FÏsh
è|| \

	)

262 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

263 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SRAM
))

266 #ià
defšed
 (
STM32F427_437xx
è|| defšed (
STM32F429_439xx
)

267 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ğ
SYSCFG_MemÜyRem­_FÏsh
è|| \

	)

268 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

269 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SRAM
) || \

270 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SDRAM
) || \

271 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_FMC
))

274 #ià
defšed
 (
STM32F446xx
è|| defšed (
STM32F469_479xx
)

275 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ğ
SYSCFG_MemÜyRem­_FÏsh
è|| \

	)

276 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_ExtMEM
) || \

277 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

278 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SRAM
) || \

279 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SDRAM
))

282 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

283 
	#SYSCFG_B»ak_PVD
 
SYSCFG_CFGR2_PVDL


	)

284 
	#SYSCFG_B»ak_H¬dFauÉ
 
SYSCFG_CFGR2_CLL


	)

286 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
è(((BREAKè=ğ
SYSCFG_B»ak_PVD
è|| \

	)

287 ((
BREAK
è=ğ
SYSCFG_B»ak_H¬dFauÉ
))

297 
	#SYSCFG_ETH_MedŸIÁ”çû_MII
 ((
ušt32_t
)0x00000000)

	)

298 
	#SYSCFG_ETH_MedŸIÁ”çû_RMII
 ((
ušt32_t
)0x00000001)

	)

300 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ğ
SYSCFG_ETH_MedŸIÁ”çû_MII
è|| \

	)

301 ((
INTERFACE
è=ğ
SYSCFG_ETH_MedŸIÁ”çû_RMII
))

313 
SYSCFG_DeIn™
();

314 
SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
);

315 
SYSCFG_MemÜySw­pšgBªk
(
FunùiÚ®S‹
 
NewS‹
);

316 
SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
);

317 
SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
);

318 
SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
);

319 
FÏgStus
 
SYSCFG_G‘Com³n§tiÚC–lStus
();

320 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

321 
SYSCFG_B»akCÚfig
(
ušt32_t
 
SYSCFG_B»ak
);

323 #ià
defšed
(
STM32F413_423xx
)

324 
DFSDM_B™¡»amClock_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

325 
DFSDM_Di§bËD–ayClock
(
ušt32_t
 
MCHDLY
);

326 
DFSDM_EÇbËD–ayClock
(
ušt32_t
 
MCHDLY
);

327 
DFSDM_ClockIn_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

328 
DFSDM_ClockOut_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

329 
DFSDM_D©aIn0_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

330 
DFSDM_D©aIn2_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

331 
DFSDM_D©aIn4_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

332 
DFSDM_D©aIn6_SourûS–eùiÚ
(
ušt32_t
 
sourû
);

333 
DFSDM1_B™SŒ—mClk_CÚfig
(
ušt32_t
 
sourû
);

334 
DFSDM2_B™SŒ—mClk_CÚfig
(
ušt32_t
 
sourû
);

336 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_tim.c

119 
	~"¡m32f4xx_tim.h
"

120 
	~"¡m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ušt16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ušt16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ušt16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ušt16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ušt16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ušt16_t
)0x8FFF)

	)

145 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

146 
ušt16_t
 
TIM_ICF‹r
);

147 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

148 
ušt16_t
 
TIM_ICF‹r
);

149 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

150 
ušt16_t
 
TIM_ICF‹r
);

151 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

152 
ušt16_t
 
TIM_ICF‹r
);

200 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

203 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 ià(
TIMx
 =ğ
TIM1
)

207 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

208 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

210 ià(
TIMx
 =ğ
TIM2
)

212 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

213 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

215 ià(
TIMx
 =ğ
TIM3
)

217 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

218 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

220 ià(
TIMx
 =ğ
TIM4
)

222 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

223 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

225 ià(
TIMx
 =ğ
TIM5
)

227 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

228 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

230 ià(
TIMx
 =ğ
TIM6
)

232 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

233 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

235 ià(
TIMx
 =ğ
TIM7
)

237 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

238 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

240 ià(
TIMx
 =ğ
TIM8
)

242 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

243 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

245 ià(
TIMx
 =ğ
TIM9
)

247 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

248 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

250 ià(
TIMx
 =ğ
TIM10
)

252 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

253 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

255 ià(
TIMx
 =ğ
TIM11
)

257 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

258 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

260 ià(
TIMx
 =ğ
TIM12
)

262 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

263 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

265 ià(
TIMx
 =ğ
TIM13
)

267 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

268 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

272 ià(
TIMx
 =ğ
TIM14
)

274 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

275 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

290 
ušt16_t
 
tmpü1
 = 0;

293 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

295 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

297 
tmpü1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
)||

300 (
TIMx
 =ğ
TIM2
è|| (TIMx =ğ
TIM3
)||

301 (
TIMx
 =ğ
TIM4
è|| (TIMx =ğ
TIM5
))

304 
tmpü1
 &ğ(
ušt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmpü1
 |ğ(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

308 if((
TIMx
 !ğ
TIM6
è&& (TIMx !ğ
TIM7
))

311 
tmpü1
 &ğ(
ušt16_t
)(~
TIM_CR1_CKD
);

312 
tmpü1
 |ğ(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

315 
TIMx
->
CR1
 = 
tmpü1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

323 ià((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

331 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

332 
	}
}

340 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

343 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFFFFFF;

344 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

345 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

347 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

348 
	}
}

360 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

363 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

366 
TIMx
->
PSC
 = 
P»sÿËr
;

368 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

369 
	}
}

383 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

385 
ušt16_t
 
tmpü1
 = 0;

388 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

391 
tmpü1
 = 
TIMx
->
CR1
;

394 
tmpü1
 &ğ(
ušt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmpü1
 |ğ
TIM_CouÁ”Mode
;

400 
TIMx
->
CR1
 = 
tmpü1
;

401 
	}
}

409 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
)

412 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
CouÁ”
;

416 
	}
}

424 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
)

427 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
AutÜ–ßd
;

431 
	}
}

438 
ušt32_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

441 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

455 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

471 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

474 ià(
NewS‹
 !ğ
DISABLE
)

477 
TIMx
->
CR1
 |ğ
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

500 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

503 ià(
TIM_Upd©eSourû
 !ğ
TIM_Upd©eSourû_Glob®
)

506 
TIMx
->
CR1
 |ğ
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

525 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

528 ià(
NewS‹
 !ğ
DISABLE
)

531 
TIMx
->
CR1
 |ğ
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

552 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |ğ
TIM_OPMode
;

560 
	}
}

572 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

575 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &ğ(
ušt16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |ğ
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

595 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

598 ià(
NewS‹
 !ğ
DISABLE
)

601 
TIMx
->
CR1
 |ğ
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

675 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

678 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

680 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

681 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

684 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC1E
;

687 
tmpcûr
 = 
TIMx
->
CCER
;

689 
tmpü2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCMode
;

701 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1P
;

703 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
;

706 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

708 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

710 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

711 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

712 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

713 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

716 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
;

720 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

725 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS1
;

726 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS1N
;

728 
tmpü2
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

730 
tmpü2
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

733 
TIMx
->
CR2
 = 
tmpü2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

742 
TIMx
->
CCER
 = 
tmpcûr
;

743 
	}
}

754 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

756 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

759 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

761 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

762 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

765 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC2E
;

768 
tmpcûr
 = 
TIMx
->
CCER
;

770 
tmpü2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

783 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2P
;

785 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 4);

788 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

790 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

792 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

793 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

794 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

795 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

798 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 << 4);

802 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

807 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS2
;

808 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS2N
;

810 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

812 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

815 
TIMx
->
CR2
 = 
tmpü2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

824 
TIMx
->
CCER
 = 
tmpcûr
;

825 
	}
}

835 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

837 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

840 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

842 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

843 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

846 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC3E
;

849 
tmpcûr
 = 
TIMx
->
CCER
;

851 
tmpü2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCMode
;

863 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3P
;

865 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 8);

868 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

870 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

872 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

873 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

874 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

875 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

878 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 << 8);

882 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

887 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS3
;

888 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS3N
;

890 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

892 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

895 
TIMx
->
CR2
 = 
tmpü2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

904 
TIMx
->
CCER
 = 
tmpcûr
;

905 
	}
}

915 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

917 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

920 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

922 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

923 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

926 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC4E
;

929 
tmpcûr
 = 
TIMx
->
CCER
;

931 
tmpü2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

944 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC4P
;

946 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 12);

949 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

951 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

953 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

955 
tmpü2
 &=(
ušt16_t
è~
TIM_CR2_OIS4
;

957 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

960 
TIMx
->
CR2
 = 
tmpü2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

969 
TIMx
->
CCER
 = 
tmpcûr
;

970 
	}
}

978 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

981 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

982 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

983 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

984 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x00000000;

985 
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 = 
TIM_OCPŞ¬™y_High
;

986 
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 = 
TIM_OCPŞ¬™y_High
;

987 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

988 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

989 
	}
}

1014 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

1016 
ušt32_t
 
tmp
 = 0;

1017 
ušt16_t
 
tmp1
 = 0;

1020 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1022 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ušt32_t
è
TIMx
;

1025 
tmp
 +ğ
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ušt16_t
)
TIM_ChªÃl
;

1030 
TIMx
->
CCER
 &ğ(
ušt16_t
è~
tmp1
;

1032 if((
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ğ
TIM_ChªÃl_3
))

1034 
tmp
 +ğ(
TIM_ChªÃl
>>1);

1037 *(
__IO
 
ušt32_t
 *è
tmp
 &ğ
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ
TIM_OCMode
;

1044 
tmp
 +ğ(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ušt32_t
 *è
tmp
 &ğ
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ(
ušt16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
)

1063 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com·»1
;

1067 
	}
}

1076 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
)

1079 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com·»2
;

1083 
	}
}

1091 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
)

1094 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com·»3
;

1098 
	}
}

1106 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
)

1109 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com·»4
;

1113 
	}
}

1124 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1126 
ušt16_t
 
tmpccmr1
 = 0;

1129 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |ğ
TIM_FÜûdAùiÚ
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1155 
ušt16_t
 
tmpccmr1
 = 0;

1158 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1183 
ušt16_t
 
tmpccmr2
 = 0;

1186 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |ğ
TIM_FÜûdAùiÚ
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1212 
ušt16_t
 
tmpccmr2
 = 0;

1215 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1240 
ušt16_t
 
tmpccmr1
 = 0;

1243 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |ğ
TIM_OCP»lßd
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1270 
ušt16_t
 
tmpccmr1
 = 0;

1273 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1299 
ušt16_t
 
tmpccmr2
 = 0;

1302 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |ğ
TIM_OCP»lßd
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1328 
ušt16_t
 
tmpccmr2
 = 0;

1331 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1357 
ušt16_t
 
tmpccmr1
 = 0;

1360 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |ğ
TIM_OCFa¡
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1388 
ušt16_t
 
tmpccmr1
 = 0;

1391 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1418 
ušt16_t
 
tmpccmr2
 = 0;

1421 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |ğ
TIM_OCFa¡
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1448 
ušt16_t
 
tmpccmr2
 = 0;

1451 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1478 
ušt16_t
 
tmpccmr1
 = 0;

1481 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |ğ
TIM_OCCË¬
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1508 
ušt16_t
 
tmpccmr1
 = 0;

1511 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1537 
ušt16_t
 
tmpccmr2
 = 0;

1540 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |ğ
TIM_OCCË¬
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1566 
ušt16_t
 
tmpccmr2
 = 0;

1569 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1595 
ušt16_t
 
tmpcûr
 = 0;

1598 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1601 
tmpcûr
 = 
TIMx
->
CCER
;

1604 
tmpcûr
 &ğ(
ušt16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcûr
 |ğ
TIM_OCPŞ¬™y
;

1608 
TIMx
->
CCER
 = 
tmpcûr
;

1609 
	}
}

1620 
	$TIM_OC1NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1622 
ušt16_t
 
tmpcûr
 = 0;

1624 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1627 
tmpcûr
 = 
TIMx
->
CCER
;

1630 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcûr
 |ğ
TIM_OCNPŞ¬™y
;

1634 
TIMx
->
CCER
 = 
tmpcûr
;

1635 
	}
}

1647 
	$TIM_OC2PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1649 
ušt16_t
 
tmpcûr
 = 0;

1652 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1655 
tmpcûr
 = 
TIMx
->
CCER
;

1658 
tmpcûr
 &ğ(
ušt16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcûr
;

1663 
	}
}

1674 
	$TIM_OC2NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1676 
ušt16_t
 
tmpcûr
 = 0;

1679 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1682 
tmpcûr
 = 
TIMx
->
CCER
;

1685 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCNPŞ¬™y
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcûr
;

1690 
	}
}

1701 
	$TIM_OC3PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1703 
ušt16_t
 
tmpcûr
 = 0;

1706 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1709 
tmpcûr
 = 
TIMx
->
CCER
;

1712 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcûr
;

1717 
	}
}

1728 
	$TIM_OC3NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1730 
ušt16_t
 
tmpcûr
 = 0;

1733 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1736 
tmpcûr
 = 
TIMx
->
CCER
;

1739 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCNPŞ¬™y
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcûr
;

1744 
	}
}

1755 
	$TIM_OC4PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1757 
ušt16_t
 
tmpcûr
 = 0;

1760 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1763 
tmpcûr
 = 
TIMx
->
CCER
;

1766 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcûr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1788 
ušt16_t
 
tmp
 = 0;

1791 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1793 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_ChªÃl
;

1798 
TIMx
->
CCER
 &ğ(
ušt16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |ğ(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

1818 
ušt16_t
 
tmp
 = 0;

1821 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

1823 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_ChªÃl
;

1828 
TIMx
->
CCER
 &ğ(
ušt16_t
è~
tmp
;

1831 
TIMx
->
CCER
 |ğ(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

1832 
	}
}

1900 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1903 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
));

1905 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

1906 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

1907 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICF‹r
));

1909 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
)

1912 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1913 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1914 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1916 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1918 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_2
)

1921 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1923 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1924 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1926 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1928 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_3
)

1931 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1933 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1934 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1936 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1941 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1943 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1944 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1946 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1948 
	}
}

1956 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1959 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

1960 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1961 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1962 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1977 
ušt16_t
 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1978 
ušt16_t
 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1981 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 ià(
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
 =ğ
TIM_ICPŞ¬™y_Risšg
)

1986 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_F®lšg
;

1990 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1993 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ğ
TIM_ICS–eùiÚ_DœeùTI
)

1995 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

1999 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

2001 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
)

2004 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2005 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2007 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2009 
	`TI2_CÚfig
(
TIMx
, 
icİpos™•Ş¬™y
, 
icİpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2011 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2016 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2017 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2019 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2021 
	`TI1_CÚfig
(
TIMx
, 
icİpos™•Ş¬™y
, 
icİpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2023 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2025 
	}
}

2032 
ušt32_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2035 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ušt32_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2050 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ušt32_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2064 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ušt32_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2078 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2098 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &ğ(
ušt16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |ğ
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2123 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &ğ(
ušt16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |ğ(
ušt16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2147 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &ğ(
ušt16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |ğ
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2171 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &ğ(
ušt16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |ğ(
ušt16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

2224 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

2226 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

2227 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

2228 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

2229 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPŞ¬™y
));

2230 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

2234 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

2235 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

2236 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPŞ¬™y
 |

2237 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

2249 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

2250 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

2251 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

2252 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

2253 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

2254 
TIM_BDTRIn™SŒuù
->
TIM_B»akPŞ¬™y
 = 
TIM_B»akPŞ¬™y_Low
;

2255 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

2256 
	}
}

2265 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2268 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2271 ià(
NewS‹
 !ğ
DISABLE
)

2274 
TIMx
->
BDTR
 |ğ
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &ğ(
ušt16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2293 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2296 ià(
NewS‹
 !ğ
DISABLE
)

2299 
TIMx
->
CR2
 |ğ
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCP»lßdCÚŒŞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2318 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2320 ià(
NewS‹
 !ğ
DISABLE
)

2323 
TIMx
->
CR2
 |ğ
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2375 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2379 ià(
NewS‹
 !ğ
DISABLE
)

2382 
TIMx
->
DIER
 |ğ
TIM_IT
;

2387 
TIMx
->
DIER
 &ğ(
ušt16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

2413 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

2417 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

2418 
	}
}

2443 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2445 
ITStus
 
b™¡©us
 = 
RESET
;

2447 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ğ(
ušt16_t
)
RESET
)

2453 
b™¡©us
 = 
SET
;

2457 
b™¡©us
 = 
RESET
;

2459  
b™¡©us
;

2460 
	}
}

2485 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2488 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2515 
ITStus
 
b™¡©us
 = 
RESET
;

2516 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2518 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 ià((
™¡©us
 !ğ(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2526 
b™¡©us
 = 
SET
;

2530 
b™¡©us
 = 
RESET
;

2532  
b™¡©us
;

2533 
	}
}

2554 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2557 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

2594 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2596 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

2621 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

2623 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2625 ià(
NewS‹
 !ğ
DISABLE
)

2628 
TIMx
->
DIER
 |ğ
TIM_DMASourû
;

2633 
TIMx
->
DIER
 &ğ(
ušt16_t
)~
TIM_DMASourû
;

2635 
	}
}

2644 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2647 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2650 ià(
NewS‹
 !ğ
DISABLE
)

2653 
TIMx
->
CR2
 |ğ
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

2686 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2707 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2711 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

2714 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2715 
	}
}

2734 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

2735 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
ICF‹r
)

2738 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPŞ¬™y
));

2740 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICF‹r
));

2743 ià(
TIM_TIxEx‹º®CLKSourû
 =ğ
TIM_TIxEx‹º®CLK1Sourû_TI2
)

2745 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPŞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICF‹r
);

2749 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPŞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICF‹r
);

2752 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

2754 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2775 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

2777 
ušt16_t
 
tmpsmü
 = 0;

2780 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2782 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

2783 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

2785 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPŞ¬™y
, 
ExtTRGF‹r
);

2788 
tmpsmü
 = 
TIMx
->
SMCR
;

2791 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsmü
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2797 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_TS
;

2798 
tmpsmü
 |ğ
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsmü
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2822 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

2825 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2827 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

2828 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

2831 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPŞ¬™y
, 
ExtTRGF‹r
);

2834 
TIMx
->
SMCR
 |ğ
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2894 
ušt16_t
 
tmpsmü
 = 0;

2897 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2901 
tmpsmü
 = 
TIMx
->
SMCR
;

2904 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_TS
;

2907 
tmpsmü
 |ğ
TIM_IÅutTrigg”Sourû
;

2910 
TIMx
->
SMCR
 = 
tmpsmü
;

2911 
	}
}

2935 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2938 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2942 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |ğ
TIM_TRGOSourû
;

2945 
	}
}

2959 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2962 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2966 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode
;

2970 
	}
}

2982 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2985 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2989 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |ğ
TIM_Ma¡”SÏveMode
;

2993 
	}
}

3012 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

3013 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

3015 
ušt16_t
 
tmpsmü
 = 0;

3018 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3020 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

3021 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

3023 
tmpsmü
 = 
TIMx
->
SMCR
;

3026 
tmpsmü
 &ğ
SMCR_ETR_MASK
;

3029 
tmpsmü
 |ğ(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPŞ¬™y
 | (ušt16_t)(
ExtTRGF‹r
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsmü
;

3033 
	}
}

3070 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

3071 
ušt16_t
 
TIM_IC1PŞ¬™y
, ušt16_ˆ
TIM_IC2PŞ¬™y
)

3073 
ušt16_t
 
tmpsmü
 = 0;

3074 
ušt16_t
 
tmpccmr1
 = 0;

3075 
ušt16_t
 
tmpcûr
 = 0;

3078 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

3080 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PŞ¬™y
));

3081 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PŞ¬™y
));

3084 
tmpsmü
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcûr
 = 
TIMx
->
CCER
;

3093 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsmü
 |ğ
TIM_Encod”Mode
;

3097 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |ğ
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcûr
 &ğ((
ušt16_t
)~
TIM_CCER_CC1P
è& ((ušt16_t)~
TIM_CCER_CC2P
);

3102 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_IC1PŞ¬™y
 | (ušt16_t)(
TIM_IC2PŞ¬™y
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsmü
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcûr
;

3112 
	}
}

3122 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

3125 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3128 ià(
NewS‹
 !ğ
DISABLE
)

3131 
TIMx
->
CR2
 |ğ
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
)

3176 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
TIM_Rem­
));

3180 
TIMx
->
OR
 = 
TIM_Rem­
;

3181 
	}
}

3204 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3205 
ušt16_t
 
TIM_ICF‹r
)

3207 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

3210 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcûr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICF‹r
 << (uint16_t)4));

3219 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_ICPŞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcûr
;

3225 
	}
}

3245 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3246 
ušt16_t
 
TIM_ICF‹r
)

3248 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcûr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 4);

3257 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICF‹r
 << 12);

3259 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3262 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcûr
;

3268 
	}
}

3287 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3288 
ušt16_t
 
TIM_ICF‹r
)

3290 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcûr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 8);

3299 
tmpccmr2
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICF‹r
 << (uint16_t)4));

3303 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcûr
;

3309 
	}
}

3328 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3329 
ušt16_t
 
TIM_ICF‹r
)

3331 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcûr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 12);

3340 
tmpccmr2
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3342 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICF‹r
 << 12);

3345 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcûr
 ;

3351 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_tim.h

30 #iâdeà
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

57 
ušt16_t
 
TIM_P»sÿËr
;

60 
ušt16_t
 
TIM_CouÁ”Mode
;

63 
ušt32_t
 
TIM_P”iod
;

67 
ušt16_t
 
TIM_ClockDivisiÚ
;

70 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

78 } 
	tTIM_TimeBa£In™Ty³Def
;

86 
ušt16_t
 
TIM_OCMode
;

89 
ušt16_t
 
TIM_OuutS‹
;

92 
ušt16_t
 
TIM_OuutNS‹
;

96 
ušt32_t
 
TIM_Pul£
;

99 
ušt16_t
 
TIM_OCPŞ¬™y
;

102 
ušt16_t
 
TIM_OCNPŞ¬™y
;

106 
ušt16_t
 
TIM_OCIdËS‹
;

110 
ušt16_t
 
TIM_OCNIdËS‹
;

113 } 
	tTIM_OCIn™Ty³Def
;

122 
ušt16_t
 
TIM_ChªÃl
;

125 
ušt16_t
 
TIM_ICPŞ¬™y
;

128 
ušt16_t
 
TIM_ICS–eùiÚ
;

131 
ušt16_t
 
TIM_ICP»sÿËr
;

134 
ušt16_t
 
TIM_ICF‹r
;

136 } 
	tTIM_ICIn™Ty³Def
;

146 
ušt16_t
 
TIM_OSSRS‹
;

149 
ušt16_t
 
TIM_OSSIS‹
;

152 
ušt16_t
 
TIM_LOCKLev–
;

155 
ušt16_t
 
TIM_D—dTime
;

159 
ušt16_t
 
TIM_B»ak
;

162 
ušt16_t
 
TIM_B»akPŞ¬™y
;

165 
ušt16_t
 
TIM_Autom©icOuut
;

167 } 
	tTIM_BDTRIn™Ty³Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

176 ((
PERIPH
è=ğ
TIM2
) || \

177 ((
PERIPH
è=ğ
TIM3
) || \

178 ((
PERIPH
è=ğ
TIM4
) || \

179 ((
PERIPH
è=ğ
TIM5
) || \

180 ((
PERIPH
è=ğ
TIM6
) || \

181 ((
PERIPH
è=ğ
TIM7
) || \

182 ((
PERIPH
è=ğ
TIM8
) || \

183 ((
PERIPH
è=ğ
TIM9
) || \

184 ((
PERIPH
è=ğ
TIM10
) || \

185 ((
PERIPH
è=ğ
TIM11
) || \

186 ((
PERIPH
è=ğ
TIM12
) || \

187 (((
PERIPH
è=ğ
TIM13
) || \

188 ((
PERIPH
è=ğ
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

191 ((
PERIPH
è=ğ
TIM2
) || \

192 ((
PERIPH
è=ğ
TIM3
) || \

193 ((
PERIPH
è=ğ
TIM4
) || \

194 ((
PERIPH
è=ğ
TIM5
) || \

195 ((
PERIPH
è=ğ
TIM8
) || \

196 ((
PERIPH
è=ğ
TIM9
) || \

197 ((
PERIPH
è=ğ
TIM10
) || \

198 ((
PERIPH
è=ğ
TIM11
) || \

199 ((
PERIPH
è=ğ
TIM12
) || \

200 ((
PERIPH
è=ğ
TIM13
) || \

201 ((
PERIPH
è=ğ
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

205 ((
PERIPH
è=ğ
TIM2
) || \

206 ((
PERIPH
è=ğ
TIM3
) || \

207 ((
PERIPH
è=ğ
TIM4
) || \

208 ((
PERIPH
è=ğ
TIM5
) || \

209 ((
PERIPH
è=ğ
TIM8
) || \

210 ((
PERIPH
è=ğ
TIM9
) || \

211 ((
PERIPH
è=ğ
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

214 ((
PERIPH
è=ğ
TIM2
) || \

215 ((
PERIPH
è=ğ
TIM3
) || \

216 ((
PERIPH
è=ğ
TIM4
) || \

217 ((
PERIPH
è=ğ
TIM5
) || \

218 ((
PERIPH
è=ğ
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

221 ((
PERIPH
è=ğ
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
è|| \

	)

224 ((
PERIPH
è=ğ
TIM2
) || \

225 ((
PERIPH
è=ğ
TIM3
) || \

226 ((
PERIPH
è=ğ
TIM4
) || \

227 ((
PERIPH
è=ğ
TIM5
) || \

228 ((
PERIPH
è=ğ
TIM6
) || \

229 ((
PERIPH
è=ğ
TIM7
) || \

230 ((
PERIPH
è=ğ
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxè=ğ
TIM2
è|| \

	)

233 ((
TIMx
è=ğ
TIM5
) || \

234 ((
TIMx
è=ğ
TIM11
))

240 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

242 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

243 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
è|| \

	)

247 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

248 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

249 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

250 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

251 ((
MODE
è=ğ
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
è|| \

	)

253 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

254 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

255 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

256 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

257 ((
MODE
è=ğ
TIM_OCMode_PWM2
) || \

258 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_Aùive
) || \

259 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

268 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

269 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ğ
TIM_OPMode_SšgË
è|| \

	)

271 ((
MODE
è=ğ
TIM_OPMode_R•‘™ive
))

280 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

281 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

282 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

283 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

286 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

287 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
) || \

288 ((
CHANNEL
è=ğ
TIM_ChªÃl_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

291 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
è|| \

	)

293 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

294 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
))

303 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ğ
TIM_CKD_DIV1
è|| \

	)

307 ((
DIV
è=ğ
TIM_CKD_DIV2
) || \

308 ((
DIV
è=ğ
TIM_CKD_DIV4
))

317 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

318 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

319 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

320 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

321 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ğ
TIM_CouÁ”Mode_Up
è|| \

	)

323 ((
MODE
è=ğ
TIM_CouÁ”Mode_Down
) || \

324 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

325 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

326 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd3
))

335 
	#TIM_OCPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

336 
	#TIM_OCPŞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCPŞ¬™y_High
è|| \

	)

338 ((
POLARITY
è=ğ
TIM_OCPŞ¬™y_Low
))

347 
	#TIM_OCNPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

348 
	#TIM_OCNPŞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCNPŞ¬™y_High
è|| \

	)

350 ((
POLARITY
è=ğ
TIM_OCNPŞ¬™y_Low
))

359 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

360 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutS‹_Di§bË
è|| \

	)

362 ((
STATE
è=ğ
TIM_OuutS‹_EÇbË
))

371 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

372 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutNS‹_Di§bË
è|| \

	)

374 ((
STATE
è=ğ
TIM_OuutNS‹_EÇbË
))

383 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

384 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ğ
TIM_CCx_EÇbË
è|| \

	)

386 ((
CCX
è=ğ
TIM_CCx_Di§bË
))

395 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

396 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ğ
TIM_CCxN_EÇbË
è|| \

	)

398 ((
CCXN
è=ğ
TIM_CCxN_Di§bË
))

407 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

408 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ğ
TIM_B»ak_EÇbË
è|| \

	)

410 ((
STATE
è=ğ
TIM_B»ak_Di§bË
))

419 
	#TIM_B»akPŞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

420 
	#TIM_B»akPŞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_B»akPŞ¬™y_Low
è|| \

	)

422 ((
POLARITY
è=ğ
TIM_B»akPŞ¬™y_High
))

431 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

432 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_Autom©icOuut_EÇbË
è|| \

	)

434 ((
STATE
è=ğ
TIM_Autom©icOuut_Di§bË
))

443 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

444 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

445 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

446 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ğ
TIM_LOCKLev–_OFF
è|| \

	)

448 ((
LEVEL
è=ğ
TIM_LOCKLev–_1
) || \

449 ((
LEVEL
è=ğ
TIM_LOCKLev–_2
) || \

450 ((
LEVEL
è=ğ
TIM_LOCKLev–_3
))

459 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

460 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSIS‹_EÇbË
è|| \

	)

462 ((
STATE
è=ğ
TIM_OSSIS‹_Di§bË
))

471 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

472 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSRS‹_EÇbË
è|| \

	)

474 ((
STATE
è=ğ
TIM_OSSRS‹_Di§bË
))

483 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

484 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCIdËS‹_S‘
è|| \

	)

486 ((
STATE
è=ğ
TIM_OCIdËS‹_Re£t
))

495 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

496 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCNIdËS‹_S‘
è|| \

	)

498 ((
STATE
è=ğ
TIM_OCNIdËS‹_Re£t
))

507 
	#TIM_ICPŞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

508 
	#TIM_ICPŞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

509 
	#TIM_ICPŞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ICPŞ¬™y_Risšg
è|| \

	)

511 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_F®lšg
)|| \

512 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_BÙhEdge
))

521 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

523 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

525 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_ICS–eùiÚ_DœeùTI
è|| \

	)

527 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_IndœeùTI
) || \

528 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

538 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

539 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

540 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ICPSC_DIV1
è|| \

	)

542 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

560 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((ITè!ğ0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ğ
TIM_IT_Upd©e
è|| \

	)

564 ((
IT
è=ğ
TIM_IT_CC1
) || \

565 ((
IT
è=ğ
TIM_IT_CC2
) || \

566 ((
IT
è=ğ
TIM_IT_CC3
) || \

567 ((
IT
è=ğ
TIM_IT_CC4
) || \

568 ((
IT
è=ğ
TIM_IT_COM
) || \

569 ((
IT
è=ğ
TIM_IT_Trigg”
) || \

570 ((
IT
è=ğ
TIM_IT_B»ak
))

579 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

580 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

581 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

582 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

583 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

584 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

585 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

586 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

587 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

588 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

589 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

590 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

591 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

592 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

593 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

594 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

595 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

596 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

597 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

598 
	#TIM_DMABa£_OR
 ((
ušt16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ğ
TIM_DMABa£_CR1
è|| \

	)

600 ((
BASE
è=ğ
TIM_DMABa£_CR2
) || \

601 ((
BASE
è=ğ
TIM_DMABa£_SMCR
) || \

602 ((
BASE
è=ğ
TIM_DMABa£_DIER
) || \

603 ((
BASE
è=ğ
TIM_DMABa£_SR
) || \

604 ((
BASE
è=ğ
TIM_DMABa£_EGR
) || \

605 ((
BASE
è=ğ
TIM_DMABa£_CCMR1
) || \

606 ((
BASE
è=ğ
TIM_DMABa£_CCMR2
) || \

607 ((
BASE
è=ğ
TIM_DMABa£_CCER
) || \

608 ((
BASE
è=ğ
TIM_DMABa£_CNT
) || \

609 ((
BASE
è=ğ
TIM_DMABa£_PSC
) || \

610 ((
BASE
è=ğ
TIM_DMABa£_ARR
) || \

611 ((
BASE
è=ğ
TIM_DMABa£_RCR
) || \

612 ((
BASE
è=ğ
TIM_DMABa£_CCR1
) || \

613 ((
BASE
è=ğ
TIM_DMABa£_CCR2
) || \

614 ((
BASE
è=ğ
TIM_DMABa£_CCR3
) || \

615 ((
BASE
è=ğ
TIM_DMABa£_CCR4
) || \

616 ((
BASE
è=ğ
TIM_DMABa£_BDTR
) || \

617 ((
BASE
è=ğ
TIM_DMABa£_DCR
) || \

618 ((
BASE
è=ğ
TIM_DMABa£_OR
))

627 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

628 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

629 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

630 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

631 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

632 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

633 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

634 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

635 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

636 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

637 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

638 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

639 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

640 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

641 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

642 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

643 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

644 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ğ
TIM_DMABur¡L’gth_1T¿nsãr
è|| \

	)

646 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

647 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

648 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

649 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

650 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

651 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

652 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

653 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

654 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

655 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

656 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

657 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

658 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

659 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

660 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

661 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

662 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_18T¿nsãrs
))

671 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ExtTRGPSC_OFF
è|| \

	)

693 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
è|| \

	)

713 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

714 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

715 ((
SELECTION
è=ğ
TIM_TS_ITR3
) || \

716 ((
SELECTION
è=ğ
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
è=ğ
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
è=ğ
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
è=ğ
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
è|| \

	)

721 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

722 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

723 ((
SELECTION
è=ğ
TIM_TS_ITR3
))

732 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

733 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

734 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPŞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPŞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ExtTRGPŞ¬™y_Inv”‹d
è|| \

	)

746 ((
POLARITY
è=ğ
TIM_ExtTRGPŞ¬™y_NÚInv”‹d
))

755 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

756 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ğ
TIM_PSCR–ßdMode_Upd©e
è|| \

	)

758 ((
RELOAD
è=ğ
TIM_PSCR–ßdMode_ImmedŸ‹
))

767 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

768 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ğ
TIM_FÜûdAùiÚ_Aùive
è|| \

	)

770 ((
ACTION
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

779 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

780 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

781 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ğ
TIM_Encod”Mode_TI1
è|| \

	)

783 ((
MODE
è=ğ
TIM_Encod”Mode_TI2
) || \

784 ((
MODE
è=ğ
TIM_Encod”Mode_TI12
))

794 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

795 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

796 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

797 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

798 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

799 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

800 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

801 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

812 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

815 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_Upd©eSourû_Glob®
è|| \

	)

817 ((
SOURCE
è=ğ
TIM_Upd©eSourû_ReguÏr
))

826 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

827 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ğ
TIM_OCP»lßd_EÇbË
è|| \

	)

829 ((
STATE
è=ğ
TIM_OCP»lßd_Di§bË
))

838 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

839 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ğ
TIM_OCFa¡_EÇbË
è|| \

	)

841 ((
STATE
è=ğ
TIM_OCFa¡_Di§bË
))

851 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

852 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ğ
TIM_OCCË¬_EÇbË
è|| \

	)

854 ((
STATE
è=ğ
TIM_OCCË¬_Di§bË
))

863 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

864 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

865 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

866 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

867 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

868 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

869 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

870 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_TRGOSourû_Re£t
è|| \

	)

872 ((
SOURCE
è=ğ
TIM_TRGOSourû_EÇbË
) || \

873 ((
SOURCE
è=ğ
TIM_TRGOSourû_Upd©e
) || \

874 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1
) || \

875 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1Ref
) || \

876 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC2Ref
) || \

877 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC3Ref
) || \

878 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC4Ref
))

887 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

888 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

889 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

890 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ğ
TIM_SÏveMode_Re£t
è|| \

	)

892 ((
MODE
è=ğ
TIM_SÏveMode_G©ed
) || \

893 ((
MODE
è=ğ
TIM_SÏveMode_Trigg”
) || \

894 ((
MODE
è=ğ
TIM_SÏveMode_Ex‹º®1
))

903 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

904 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ğ
TIM_Ma¡”SÏveMode_EÇbË
è|| \

	)

906 ((
STATE
è=ğ
TIM_Ma¡”SÏveMode_Di§bË
))

914 
	#TIM2_TIM8_TRGO
 ((
ušt16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ušt16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ušt16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ušt16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ušt16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ušt16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ušt16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ušt16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ušt16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ušt16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ğ
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
è=ğ
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
è=ğ
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
è=ğ
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
è=ğ
TIM5_GPIO
)||\

932 ((
TIM_REMAP
è=ğ
TIM5_LSI
)||\

933 ((
TIM_REMAP
è=ğ
TIM5_LSE
)||\

934 ((
TIM_REMAP
è=ğ
TIM5_RTC
)||\

935 ((
TIM_REMAP
è=ğ
TIM11_GPIO
)||\

936 ((
TIM_REMAP
è=ğ
TIM11_HSE
))

945 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

952 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ğ
TIM_FLAG_Upd©e
è|| \

	)

958 ((
FLAG
è=ğ
TIM_FLAG_CC1
) || \

959 ((
FLAG
è=ğ
TIM_FLAG_CC2
) || \

960 ((
FLAG
è=ğ
TIM_FLAG_CC3
) || \

961 ((
FLAG
è=ğ
TIM_FLAG_CC4
) || \

962 ((
FLAG
è=ğ
TIM_FLAG_COM
) || \

963 ((
FLAG
è=ğ
TIM_FLAG_Trigg”
) || \

964 ((
FLAG
è=ğ
TIM_FLAG_B»ak
) || \

965 ((
FLAG
è=ğ
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
è=ğ
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
è=ğ
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
è=ğ
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ğ0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ğ0xF)

	)

996 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

997 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

998 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

999 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1000 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1001 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1002 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1003 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1004 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1005 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1006 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1007 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1008 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1009 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1010 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1011 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1012 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1013 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1026 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1027 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1028 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1029 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1030 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1031 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
);

1032 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
);

1033 
ušt32_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1034 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1035 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1036 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1037 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1038 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1039 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1043 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1044 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1045 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1046 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1047 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1048 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1049 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
);

1050 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
);

1051 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
);

1052 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
);

1053 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1054 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1055 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1056 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1057 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1058 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1059 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1060 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1061 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1062 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1063 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1064 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1065 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1066 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1067 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1068 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1069 
TIM_OC1PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1070 
TIM_OC1NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1071 
TIM_OC2PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1072 
TIM_OC2NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1073 
TIM_OC3PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1074 
TIM_OC3NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1075 
TIM_OC4PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1076 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1080 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1081 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1082 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1083 
ušt32_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1084 
ušt32_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1085 
ušt32_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1086 
ušt32_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1087 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1088 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1089 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1090 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1094 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1095 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1096 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1097 
TIM_CCP»lßdCÚŒŞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1100 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1101 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1102 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1103 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1105 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1106 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1107 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1108 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1111 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1112 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1113 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1114 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
ICF‹r
);

1115 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1116 
ušt16_t
 
ExtTRGF‹r
);

1117 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1118 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
);

1121 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1122 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1123 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1124 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1125 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1126 
ušt16_t
 
ExtTRGF‹r
);

1129 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1130 
ušt16_t
 
TIM_IC1PŞ¬™y
, ušt16_ˆ
TIM_IC2PŞ¬™y
);

1131 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1134 
TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
);

1136 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.c

92 
	~"¡m32f4xx_u§¹.h
"

93 
	~"¡m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

109 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

110 
	gUSART_CR1_RE
))

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

114 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

117 
	#CR3_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
ušt16_t
)0x001F)

	)

187 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

190 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 ià(
USARTx
 =ğ
USART1
)

194 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

195 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

197 ià(
USARTx
 =ğ
USART2
)

199 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

200 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

202 ià(
USARTx
 =ğ
USART3
)

204 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

205 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

207 ià(
USARTx
 =ğ
UART4
)

209 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

210 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

212 ià(
USARTx
 =ğ
UART5
)

214 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

215 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

217 ià(
USARTx
 =ğ
USART6
)

219 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
ENABLE
);

220 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
DISABLE
);

222 ià(
USARTx
 =ğ
UART7
)

224 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART7
, 
ENABLE
);

225 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART7
, 
DISABLE
);

229 ià(
USARTx
 =ğ
UART8
)

231 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART8
, 
ENABLE
);

232 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

248 
ušt32_t
 
tm´eg
 = 0x00, 
­bşock
 = 0x00;

249 
ušt32_t
 
š‹g”divid”
 = 0x00;

250 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

251 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

254 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

256 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

257 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StİB™s
));

258 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

259 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

260 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
));

263 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
 !ğ
USART_H¬dw¬eFlowCÚŒŞ_NÚe
)

265 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tm´eg
 = 
USARTx
->
CR2
;

272 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

276 
tm´eg
 |ğ(
ušt32_t
)
USART_In™SŒuù
->
USART_StİB™s
;

279 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

282 
tm´eg
 = 
USARTx
->
CR1
;

285 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR1_CLEAR_MASK
);

291 
tm´eg
 |ğ(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

292 
USART_In™SŒuù
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

298 
tm´eg
 = 
USARTx
->
CR3
;

301 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR3_CLEAR_MASK
);

305 
tm´eg
 |ğ
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
;

308 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

312 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

314 ià((
USARTx
 =ğ
USART1
è|| (USARTx =ğ
USART6
))

316 
­bşock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

320 
­bşock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

324 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
š‹g”divid”
 = ((25 * 
­bşock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

332 
š‹g”divid”
 = ((25 * 
­bşock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

334 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

337 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

340 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tm´eg
 |ğ((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

346 
tm´eg
 |ğ((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

350 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

351 
	}
}

359 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

362 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

363 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

364 
USART_In™SŒuù
->
USART_StİB™s
 = 
USART_StİB™s_1
;

365 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

366 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
 = 
USART_H¬dw¬eFlowCÚŒŞ_NÚe
;

368 
	}
}

379 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

381 
ušt32_t
 
tm´eg
 = 0x00;

383 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

385 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

386 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

387 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

390 
tm´eg
 = 
USARTx
->
CR2
;

392 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tm´eg
 |ğ(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

399 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

401 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

402 
	}
}

410 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

413 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

414 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

417 
	}
}

427 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

430 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

433 ià(
NewS‹
 !ğ
DISABLE
)

436 
USARTx
->
CR1
 |ğ
USART_CR1_UE
;

441 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

456 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &ğ
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |ğ
USART_P»sÿËr
;

462 
	}
}

474 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

477 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

480 ià(
NewS‹
 !ğ
DISABLE
)

483 
USARTx
->
CR1
 |ğ
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

503 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

506 ià(
NewS‹
 !ğ
DISABLE
)

509 
USARTx
->
CR3
 |ğ
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

560 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

564 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

565 
	}
}

573 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

576 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

628 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

632 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |ğ
USART_Add»ss
;

635 
	}
}

645 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

648 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

651 ià(
NewS‹
 !ğ
DISABLE
)

654 
USARTx
->
CR1
 |ğ
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

675 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |ğ
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

744 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

747 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |ğ
USART_LINB»akD‘eùL’gth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

762 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

765 ià(
NewS‹
 !ğ
DISABLE
)

768 
USARTx
->
CR2
 |ğ
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

786 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |ğ
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

839 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

842 ià(
NewS‹
 !ğ
DISABLE
)

845 
USARTx
->
CR3
 |ğ
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

923 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &ğ
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |ğ(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

929 
	}
}

939 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

942 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

944 ià(
NewS‹
 !ğ
DISABLE
)

947 
USARTx
->
CR3
 |ğ
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

967 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

969 ià(
NewS‹
 !ğ
DISABLE
)

972 
USARTx
->
CR3
 |ğ
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

1038 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |ğ
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1056 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1059 ià(
NewS‹
 !ğ
DISABLE
)

1062 
USARTx
->
CR3
 |ğ
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1102 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1106 ià(
NewS‹
 !ğ
DISABLE
)

1110 
USARTx
->
CR3
 |ğ
USART_DMAReq
;

1116 
USARTx
->
CR3
 &ğ(
ušt16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1233 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

1234 
ušt32_t
 
u§¹xba£
 = 0x00;

1236 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1241 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1243 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

1249 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1252 
™pos
 = 
USART_IT
 & 
IT_MASK
;

1253 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

1255 ià(
u§¹»g
 == 0x01)

1257 
u§¹xba£
 += 0x0C;

1259 ià(
u§¹»g
 == 0x02)

1261 
u§¹xba£
 += 0x10;

1265 
u§¹xba£
 += 0x14;

1267 ià(
NewS‹
 !ğ
DISABLE
)

1269 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ğ
™mask
;

1273 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ğ~
™mask
;

1275 
	}
}

1295 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1297 
FÏgStus
 
b™¡©us
 = 
RESET
;

1299 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 ià(
USART_FLAG
 =ğ
USART_FLAG_CTS
)

1305 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ğ(
ušt16_t
)
RESET
)

1310 
b™¡©us
 = 
SET
;

1314 
b™¡©us
 = 
RESET
;

1316  
b™¡©us
;

1317 
	}
}

1344 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1347 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1380 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

1381 
ITStus
 
b™¡©us
 = 
RESET
;

1383 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1389 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1395 
™mask
 = 
USART_IT
 & 
IT_MASK
;

1396 
™mask
 = (
ušt32_t
)0x01 << itmask;

1398 ià(
u§¹»g
 == 0x01)

1400 
™mask
 &ğ
USARTx
->
CR1
;

1402 ià(
u§¹»g
 == 0x02)

1404 
™mask
 &ğ
USARTx
->
CR2
;

1408 
™mask
 &ğ
USARTx
->
CR3
;

1411 
b™pos
 = 
USART_IT
 >> 0x08;

1412 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

1413 
b™pos
 &ğ
USARTx
->
SR
;

1414 ià((
™mask
 !ğ(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

1416 
b™¡©us
 = 
SET
;

1420 
b™¡©us
 = 
RESET
;

1423  
b™¡©us
;

1424 
	}
}

1452 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1454 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1456 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1462 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
b™pos
 = 
USART_IT
 >> 0x08;

1466 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1467 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1468 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.h

30 #iâdeà
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

56 
ušt32_t
 
USART_BaudR©e
;

62 
ušt16_t
 
USART_WÜdL’gth
;

65 
ušt16_t
 
USART_StİB™s
;

68 
ušt16_t
 
USART_P¬™y
;

75 
ušt16_t
 
USART_Mode
;

78 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒŞ
;

81 } 
	tUSART_In™Ty³Def
;

90 
ušt16_t
 
USART_Clock
;

93 
ušt16_t
 
USART_CPOL
;

96 
ušt16_t
 
USART_CPHA
;

99 
ušt16_t
 
USART_La¡B™
;

102 } 
	tUSART_ClockIn™Ty³Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
è|| \

	)

111 ((
PERIPH
è=ğ
USART2
) || \

112 ((
PERIPH
è=ğ
USART3
) || \

113 ((
PERIPH
è=ğ
UART4
) || \

114 ((
PERIPH
è=ğ
UART5
) || \

115 ((
PERIPH
è=ğ
USART6
) || \

116 ((
PERIPH
è=ğ
UART7
) || \

117 ((
PERIPH
è=ğ
UART8
) || \

118 ((
PERIPH
è=ğ
UART9
) || \

119 ((
PERIPH
è=ğ
UART10
))

121 
	#IS_USART_1236_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
è|| \

	)

122 ((
PERIPH
è=ğ
USART2
) || \

123 ((
PERIPH
è=ğ
USART3
) || \

124 ((
PERIPH
è=ğ
USART6
))

130 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

131 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

133 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ğ
USART_WÜdL’gth_8b
è|| \

	)

134 ((
LENGTH
è=ğ
USART_WÜdL’gth_9b
))

143 
	#USART_StİB™s_1
 ((
ušt16_t
)0x0000)

	)

144 
	#USART_StİB™s_0_5
 ((
ušt16_t
)0x1000)

	)

145 
	#USART_StİB™s_2
 ((
ušt16_t
)0x2000)

	)

146 
	#USART_StİB™s_1_5
 ((
ušt16_t
)0x3000)

	)

147 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ğ
USART_StİB™s_1
è|| \

	)

148 ((
STOPBITS
è=ğ
USART_StİB™s_0_5
) || \

149 ((
STOPBITS
è=ğ
USART_StİB™s_2
) || \

150 ((
STOPBITS
è=ğ
USART_StİB™s_1_5
))

159 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

160 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

161 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

162 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ğ
USART_P¬™y_No
è|| \

	)

163 ((
PARITY
è=ğ
USART_P¬™y_Ev’
) || \

164 ((
PARITY
è=ğ
USART_P¬™y_Odd
))

173 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

174 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

175 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ğ0x00è&& ((MODEè!ğ(ušt16_t)0x00))

	)

183 
	#USART_H¬dw¬eFlowCÚŒŞ_NÚe
 ((
ušt16_t
)0x0000)

	)

184 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS
 ((
ušt16_t
)0x0100)

	)

185 
	#USART_H¬dw¬eFlowCÚŒŞ_CTS
 ((
ušt16_t
)0x0200)

	)

186 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

187 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

188 (((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_NÚe
) || \

189 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS
) || \

190 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_CTS
) || \

191 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
))

199 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

200 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

201 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ğ
USART_Clock_Di§bË
è|| \

	)

202 ((
CLOCK
è=ğ
USART_Clock_EÇbË
))

211 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

212 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

213 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ğ
USART_CPOL_Low
è|| ((CPOLè=ğ
USART_CPOL_High
))

	)

223 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

224 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

225 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ğ
USART_CPHA_1Edge
è|| ((CPHAè=ğ
USART_CPHA_2Edge
))

	)

235 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

236 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

237 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ğ
USART_La¡B™_Di§bË
è|| \

	)

238 ((
LASTBIT
è=ğ
USART_La¡B™_EÇbË
))

247 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

248 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

249 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

250 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

251 
	#USART_IT_ORE_RX
 ((
ušt16_t
)0x0325è

	)

252 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

253 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

254 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

255 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

256 
	#USART_IT_ORE_ER
 ((
ušt16_t
)0x0360è

	)

257 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

258 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

263 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

268 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
è|| \

	)

269 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

270 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

271 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ERR
))

272 
	#IS_USART_GET_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
è|| \

	)

273 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

274 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

275 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ORE
) || \

276 ((
IT
è=ğ
USART_IT_ORE_RX
è|| ((ITè=ğ
USART_IT_ORE_ER
) || \

277 ((
IT
è=ğ
USART_IT_NE
è|| ((ITè=ğ
USART_IT_FE
))

278 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
è|| \

	)

279 ((
IT
è=ğ
USART_IT_LBD
è|| ((ITè=ğ
USART_IT_CTS
))

288 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

289 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

290 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ğ0x00è&& ((DMAREQè!ğ(ušt16_t)0x00))

	)

300 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

301 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

302 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ğ
USART_WakeUp_IdËLše
è|| \

	)

303 ((
WAKEUP
è=ğ
USART_WakeUp_Add»ssM¬k
))

312 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

313 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

314 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è\

	)

315 (((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_10b
) || \

316 ((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_11b
))

325 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

326 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

327 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ğ
USART_IrDAMode_LowPow”
è|| \

	)

328 ((
MODE
è=ğ
USART_IrDAMode_NÜm®
))

337 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

338 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

339 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

340 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

341 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

342 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

343 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

344 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

345 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

346 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

347 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ğ
USART_FLAG_PE
è|| ((FLAGè=ğ
USART_FLAG_TXE
è|| \

	)

348 ((
FLAG
è=ğ
USART_FLAG_TC
è|| ((FLAGè=ğ
USART_FLAG_RXNE
) || \

349 ((
FLAG
è=ğ
USART_FLAG_IDLE
è|| ((FLAGè=ğ
USART_FLAG_LBD
) || \

350 ((
FLAG
è=ğ
USART_FLAG_CTS
è|| ((FLAGè=ğ
USART_FLAG_ORE
) || \

351 ((
FLAG
è=ğ
USART_FLAG_NE
è|| ((FLAGè=ğ
USART_FLAG_FE
))

353 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

355 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 7500001))

	)

356 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ğ0xF)

	)

357 
	#IS_USART_DATA
(
DATA
è((DATAè<ğ0x1FF)

	)

371 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

374 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

375 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

376 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

377 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

378 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

379 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

380 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

381 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

384 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

385 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

388 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

389 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

390 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

393 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

394 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

395 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

398 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

401 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

402 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

403 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

406 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

407 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

410 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

413 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

414 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

415 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

416 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

417 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

419 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_wwdg.c

84 
	~"¡m32f4xx_wwdg.h
"

85 
	~"¡m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_B™Numb”
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ušt32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ušt32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ušt8_t
)0x7F)

	)

138 
	$WWDG_DeIn™
()

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

141 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

156 
ušt32_t
 
tm´eg
 = 0;

158 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

160 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tm´eg
 |ğ
WWDG_P»sÿËr
;

164 
WWDG
->
CFR
 = 
tm´eg
;

165 
	}
}

173 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

175 
__IO
 
ušt32_t
 
tm´eg
 = 0;

178 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

181 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tm´eg
 |ğ
WšdowV®ue
 & (
ušt32_t
è
BIT_MASK
;

187 
WWDG
->
CFR
 = 
tm´eg
;

188 
	}
}

196 
	$WWDG_EÇbËIT
()

198 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

211 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

214 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

242 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
CouÁ”
;

244 
	}
}

266 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

268 
FÏgStus
 
b™¡©us
 = 
RESET
;

270 ià((
WWDG
->
SR
è!ğ(
ušt32_t
)
RESET
)

272 
b™¡©us
 = 
SET
;

276 
b™¡©us
 = 
RESET
;

278  
b™¡©us
;

279 
	}
}

286 
	$WWDG_CË¬FÏg
()

288 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

289 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_wwdg.h

30 #iâdeà
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifdeà
__ılu¥lus


38 
	~"¡m32f4xx.h
"

59 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

60 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

61 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

62 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
WWDG_P»sÿËr_1
è|| \

	)

64 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_2
) || \

65 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_4
) || \

66 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ğ0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ğ0x40è&& ((COUNTERè<ğ0x7F))

	)

82 
WWDG_DeIn™
();

85 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

86 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

87 
WWDG_EÇbËIT
();

88 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

91 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

94 
FÏgStus
 
WWDG_G‘FÏgStus
();

95 
WWDG_CË¬FÏg
();

97 #ifdeà
__ılu¥lus


	@/home/oli/tenere/efi/Tuareg_sw/table.c

7 
	~<¡dlib.h
>

10 
	~"bË.h
"

11 
	~"cÚfig.h
"

13 
	~"u¬t.h
"

14 
	~"cÚv”siÚ.h
"

15 
	~<m©h.h
>

21 vŞ©
bË3D
 
	gfu–TabË
, 
	gign™iÚTabË
, 
	gaäTabË
;

22 vŞ©
bË3D
 
	gboo¡TabË
, 
	gvvtTabË
;

23 vŞ©
bË3D
 
	gŒim1TabË
, 
	gŒim2TabË
, 
	gŒim3TabË
, 
	gŒim4TabË
;

24 vŞ©
bË2D
 
	geTabË
, 
	gWUETabË
, 
	güªkšgEÄichTabË
, 
	gdw–lVCÜ»ùiÚTabË
;

25 vŞ©
bË2D
 
	gšjeùÜVCÜ»ùiÚTabË
, 
	gIATD’s™yCÜ»ùiÚTabË
, 
	gIATR‘¬dTabË
, 
	grÙ¬yS¶™TabË
;

26 vŞ©
bË2D
 
	gIAT_ÿlib_bË
, 
	gCLT_ÿlib_bË
, 
	gTPS_ÿlib_bË
;

37 
	$š™_3DbËs
()

39 
fu–TabË
.
dim’siÚ
ğ
TABLE_3D_ARRAYSIZE
;

40 
ign™iÚTabË
.
dim’siÚ
ğ
TABLE_3D_ARRAYSIZE
;

41 
aäTabË
.
dim’siÚ
ğ
TABLE_3D_ARRAYSIZE
;

42 
boo¡TabË
.
dim’siÚ
ğ
BOOST_TABLE_DIMENSION
;

43 
vvtTabË
.
dim’siÚ
ğ
VVT_TABLE_DIMENSION
;

44 
Œim1TabË
.
dim’siÚ
ğ
TRIM1_TABLE_DIMENSION
;

45 
Œim2TabË
.
dim’siÚ
ğ
TRIM2_TABLE_DIMENSION
;

46 
Œim3TabË
.
dim’siÚ
ğ
TRIM3_TABLE_DIMENSION
;

47 
Œim4TabË
.
dim’siÚ
ğ
TRIM4_TABLE_DIMENSION
;

48 
	}
}

56 
	$š™_2DbËs
()

58 
IAT_ÿlib_bË
.
dim’siÚ
ğ
CALIBRATION_TABLE_DIMENSION
;

59 
IAT_ÿlib_bË
.
axisX
ğ
cÚfigPage9
.
IAT_ÿlib_d©a_x
;

60 
IAT_ÿlib_bË
.
axisY
ğ
cÚfigPage9
.
IAT_ÿlib_d©a_y
;

62 
CLT_ÿlib_bË
.
dim’siÚ
ğ
CALIBRATION_TABLE_DIMENSION
;

63 
CLT_ÿlib_bË
.
axisX
ğ
cÚfigPage9
.
CLT_ÿlib_d©a_x
;

64 
CLT_ÿlib_bË
.
axisY
ğ
cÚfigPage9
.
CLT_ÿlib_d©a_y
;

66 
TPS_ÿlib_bË
.
dim’siÚ
ğ
CALIBRATION_TABLE_DIMENSION
;

67 
TPS_ÿlib_bË
.
axisX
ğ
cÚfigPage9
.
TPS_ÿlib_d©a_x
;

68 
TPS_ÿlib_bË
.
axisY
ğ
cÚfigPage9
.
TPS_ÿlib_d©a_y
;

72 
eTabË
.
dim’siÚ
 = 4;

73 
eTabË
.
axisY
 = (
U16
 *è
cÚfigPage2
.
eV®ues
;

74 
eTabË
.
axisX
 = (
U16
 *)
cÚfigPage2
.
eBšs
;

76 
WUETabË
.
dim’siÚ
 = 10;

77 
WUETabË
.
axisY
 = (
U16
 *è
cÚfigPage1
.
wueV®ues
;

78 
WUETabË
.
axisX
 = (
U16
 *è
cÚfigPage2
.
wueBšs
;

80 
üªkšgEÄichTabË
.
dim’siÚ
 = 4;

81 
üªkšgEÄichTabË
.
axisY
 = (
U16
 *è
cÚfigPage11
.
üªkšgEÄichV®ues
;

82 
üªkšgEÄichTabË
.
axisX
 = (
U16
 *è
cÚfigPage11
.
üªkšgEÄichBšs
;

84 
dw–lVCÜ»ùiÚTabË
.
dim’siÚ
 = 6;

85 
dw–lVCÜ»ùiÚTabË
.
axisY
 = (
U16
 *è
cÚfigPage2
.
dw–lCÜ»ùiÚV®ues
;

86 
dw–lVCÜ»ùiÚTabË
.
axisX
 = (
U16
 *)
cÚfigPage3
.
vŞgeCÜ»ùiÚBšs
;

88 
šjeùÜVCÜ»ùiÚTabË
.
dim’siÚ
 = 6;

89 
šjeùÜVCÜ»ùiÚTabË
.
axisY
 = (
U16
 *è
cÚfigPage3
.
šjVŞgeCÜ»ùiÚV®ues
;

90 
šjeùÜVCÜ»ùiÚTabË
.
axisX
 = (
U16
 *è
cÚfigPage3
.
vŞgeCÜ»ùiÚBšs
;

92 
IATD’s™yCÜ»ùiÚTabË
.
dim’siÚ
 = 9;

93 
IATD’s™yCÜ»ùiÚTabË
.
axisY
 = (
U16
 *è
cÚfigPage3
.
aœD’R©es
;

94 
IATD’s™yCÜ»ùiÚTabË
.
axisX
 = (
U16
 *è
cÚfigPage3
.
aœD’Bšs
;

96 
IATR‘¬dTabË
.
dim’siÚ
 = 6;

97 
IATR‘¬dTabË
.
axisY
 = (
U16
 *è
cÚfigPage2
.
ŸtR‘V®ues
;

98 
IATR‘¬dTabË
.
axisX
 = (
U16
 *è
cÚfigPage2
.
ŸtR‘Bšs
;

100 
rÙ¬yS¶™TabË
.
dim’siÚ
 = 8;

101 
rÙ¬yS¶™TabË
.
axisY
 = (
U16
 *è
cÚfigPage11
.
rÙ¬yS¶™V®ues
;

102 
rÙ¬yS¶™TabË
.
axisX
 = (
U16
 *è
cÚfigPage11
.
rÙ¬yS¶™Bšs
;

103 
	}
}

110 
U32
 
	$bË2D_g‘V®ue
(vŞ©
bË2D
 *
äomTabË
, 
U32
 
X
)

112 
S32
 
xMš
 =0, 
xMax
 =0, 
yMš
 =0, 
yMax
 =0, 
xMax_šdex
 =0, 
i
 =0;

114 
m
, 
y
;

120 
xMš
 = 
äomTabË
->
axisX
[0];

121 
xMax
 = 
äomTabË
->
axisX
[ fromTabË->
dim’siÚ
 -1 ];

122 if(
X
 > 
xMax
) { X = xMax; }

123 if(
X
 < 
xMš
) { X = xMin; }

128 
xMax
 = 
äomTabË
->
axisX
[äomTabË->
Ï¡_Xmax_šdex
];

129 
xMš
 = 
äomTabË
->
axisX
[äomTabË->
Ï¡_Xmax_šdex
 -1];

131 iàĞ(
X
 < 
xMax
è&& (X > 
xMš
) )

134 
xMax_šdex
 = 
äomTabË
->
Ï¡_Xmax_šdex
;

141 
i
 = 
äomTabË
->
dim’siÚ
-1; i >= 0; i--)

156 iàĞ(
X
 =ğ
äomTabË
->
axisX
[
i
]) || (i == 0) )

158  
äomTabË
->
axisY
[
i
];

166 iàĞ(
X
 < 
äomTabË
->
axisX
[
i
]) && (X > fromTable->axisX[i-1]) )

169 
xMax_šdex
ğ
i
;

172 
äomTabË
->
Ï¡_Xmax_šdex
ğ
xMax_šdex
;

181 
xMax
ğ
äomTabË
->
axisX
[
xMax_šdex
];

182 
xMš
ğ
äomTabË
->
axisX
[
xMax_šdex
 -1];

183 
yMax
ğ
äomTabË
->
axisY
[
xMax_šdex
];

184 
yMš
ğ
äomTabË
->
axisY
[
xMax_šdex
 -1];

194 
m
ğ(
yMax
 - 
yMš
è/ (
xMax
 - 
xMš
);

195 
y
ğ
m
 * (
X
 - 
xMš
è+ 
yMš
;

197  (
U32
è
y
;

198 
	}
}

206 
U32
 
	$bË3D_g‘V®ue
(vŞ©
bË3D
 * 
äomTabË
, 
S32
 
X
, S32 
Y
)

208 
S32
 
A
 =0, 
B
 =0, 
C
 =0, 
D
 =0;

209 
S32
 
xMš
 =0, 
xMax
 =0, 
yMš
 =0, 
yMax
 =0;

210 
S32
 
xMš_šdex
 =0, 
xMax_šdex
 =0, 
yMš_šdex
 =0, 
yMax_šdex
 =0;

211 
S32
 
i
;

221 
xMš
 = 
äomTabË
->
axisX
[0];

222 
xMax
 = 
äomTabË
->
axisX
[ fromTabË->
dim’siÚ
 -1 ];

223 if(
X
 > 
xMax
) { X = xMax; }

224 if(
X
 < 
xMš
) { X = xMin; }

230 
xMax
 = 
äomTabË
->
axisX
[äomTabË->
Ï¡_Xmax_šdex
];

231 
xMš
 = 
äomTabË
->
axisX
[äomTabË->
Ï¡_Xmax_šdex
 -1];

238 ifĞ(
X
 < 
xMax
è&& (X > 
xMš
) )

241 
xMax_šdex
 = 
äomTabË
->
Ï¡_Xmax_šdex
;

242 
xMš_šdex
 = 
xMax_šdex
 -1;

246 iàĞ((
äomTabË
->
Ï¡_Xmax_šdex
 + 1è< fromTabË->
dim’siÚ
 ) && (
X
 > 
xMax
è&& (X < fromTabË->
axisX
[fromTable->last_Xmax_index +1 ]) )

249 
xMax_šdex
ğ
äomTabË
->
Ï¡_Xmax_šdex
 + 1;

250 
xMš_šdex
ğ
äomTabË
->
Ï¡_Xmax_šdex
;

251 
xMax
ğ
äomTabË
->
axisX
[
xMax_šdex
];

252 
xMš
ğ
äomTabË
->
axisX
[
xMš_šdex
];

255 
äomTabË
->
Ï¡_Xmax_šdex
ğ
xMax_šdex
;

257 iàĞ(
äomTabË
->
Ï¡_Xmax_šdex
 > 1 ) && (
X
 < 
xMš
è&& (X > fromTabË->
axisX
[fromTable->last_Xmax_index -2]) )

260 
xMax_šdex
ğ
äomTabË
->
Ï¡_Xmax_šdex
 -1;

261 
xMš_šdex
ğ
äomTabË
->
Ï¡_Xmš_šdex
 -2;

262 
xMax
ğ
äomTabË
->
axisX
[
xMax_šdex
];

263 
xMš
ğ
äomTabË
->
axisX
[
xMš_šdex
];

266 
äomTabË
->
Ï¡_Xmax_šdex
ğ
xMax_šdex
;

273 
i
 = 
äomTabË
->
dim’siÚ
-1; i >= 0; i--)

279 iàĞ(
X
 =ğ
äomTabË
->
axisX
[
i
]) || (i == 0) )

281 if(
i
 == 0)

287 
xMax_šdex
ğ
i
+1;

288 
xMš_šdex
ğ
i
;

296 
xMax_šdex
ğ
i
;

297 
xMš_šdex
ğ
i
-1;

300 
xMax
ğ
äomTabË
->
axisX
[
xMax_šdex
];

301 
xMš
ğ
äomTabË
->
axisX
[
xMš_šdex
];

309 iàĞ(
X
 < 
äomTabË
->
axisX
[
i
]) && (X > fromTable->axisX[i-1]) )

311 
xMax
ğ
äomTabË
->
axisX
[
i
];

312 
xMš
ğ
äomTabË
->
axisX
[
i
-1];

313 
xMax_šdex
ğ
i
;

314 
xMš_šdex
ğ
i
-1;

315 
äomTabË
->
Ï¡_Xmax_šdex
ğ
xMax_šdex
;

329 
yMš
 = 
äomTabË
->
axisY
[0];

330 
yMax
 = 
äomTabË
->
axisY
[ fromTabË->
dim’siÚ
 -1 ];

331 if(
Y
 > 
yMax
) { Y = yMax; }

332 if(
Y
 < 
yMš
) { Y = yMin; }

338 
yMax
 = 
äomTabË
->
axisY
[äomTabË->
Ï¡_Ymax_šdex
];

339 
yMš
 = 
äomTabË
->
axisY
[äomTabË->
Ï¡_Ymax_šdex
 -1];

346 ifĞ(
Y
 < 
yMax
è&& (Y > 
yMš
) )

349 
yMax_šdex
 = 
äomTabË
->
Ï¡_Ymax_šdex
;

350 
yMš_šdex
 = 
yMax_šdex
 -1;

354 iàĞ((
äomTabË
->
Ï¡_Ymax_šdex
 + 1è< fromTabË->
dim’siÚ
 ) && (
Y
 > 
yMax
è&& (Y < fromTabË->
axisY
[fromTable->last_Ymax_index +1 ]) )

357 
yMax_šdex
ğ
äomTabË
->
Ï¡_Ymax_šdex
 + 1;

358 
yMš_šdex
ğ
äomTabË
->
Ï¡_Ymax_šdex
;

359 
yMax
ğ
äomTabË
->
axisY
[
yMax_šdex
];

360 
yMš
ğ
äomTabË
->
axisY
[
yMš_šdex
];

363 
äomTabË
->
Ï¡_Ymax_šdex
ğ
yMax_šdex
;

365 iàĞ(
äomTabË
->
Ï¡_Ymax_šdex
 > 1 ) && (
Y
 < 
yMš
è&& (Y > fromTabË->
axisY
[fromTable->last_Ymax_index -2]) )

368 
yMax_šdex
ğ
äomTabË
->
Ï¡_Ymax_šdex
 -1;

369 
yMš_šdex
ğ
äomTabË
->
Ï¡_Ymš_šdex
 -2;

370 
yMax
ğ
äomTabË
->
axisY
[
yMax_šdex
];

371 
yMš
ğ
äomTabË
->
axisY
[
yMš_šdex
];

374 
äomTabË
->
Ï¡_Ymax_šdex
ğ
yMax_šdex
;

381 
i
 = 
äomTabË
->
dim’siÚ
-1; i >= 0; i--)

387 iàĞ(
Y
 =ğ
äomTabË
->
axisY
[
i
]) || (i == 0) )

389 if(
i
 == 0)

395 
yMax_šdex
ğ
i
+1;

396 
yMš_šdex
ğ
i
;

404 
yMax_šdex
ğ
i
;

405 
yMš_šdex
ğ
i
-1;

408 
yMax
ğ
äomTabË
->
axisY
[
yMax_šdex
];

409 
yMš
ğ
äomTabË
->
axisY
[
yMš_šdex
];

417 iàĞ(
Y
 < 
äomTabË
->
axisY
[
i
]) && (Y > fromTable->axisY[i-1]) )

419 
yMax
ğ
äomTabË
->
axisY
[
i
];

420 
yMš
ğ
äomTabË
->
axisY
[
i
-1];

421 
yMax_šdex
ğ
i
;

422 
yMš_šdex
ğ
i
-1;

423 
äomTabË
->
Ï¡_Ymax_šdex
ğ
yMax_šdex
;

436 
A
ğ
äomTabË
->
axisZ
[
yMš_šdex
][
xMš_šdex
];

437 
B
ğ
äomTabË
->
axisZ
[
yMš_šdex
][
xMax_šdex
];

438 
C
ğ
äomTabË
->
axisZ
[
yMax_šdex
][
xMš_šdex
];

439 
D
ğ
äomTabË
->
axisZ
[
yMax_šdex
][
xMax_šdex
];

445 ifĞ(
A
 =ğ
B
è&& (A =ğ
C
è&& (A =ğ
D
) )

447  
A
;

454 
A
 *ğ(
xMax
 - 
X
è* (
yMax
 - 
Y
);

455 
B
 *ğ(
X
 -
xMš
è* (
yMax
 - 
Y
);

456 
C
 *ğ(
xMax
 - 
X
è* (
Y
 - 
yMš
);

457 
D
 *ğ(
X
 - 
xMš
è* (
Y
 -
yMš
);

459  (
A
 + 
B
 + 
C
 +
D
è/ ((
xMax
 - 
xMš
è* (
yMax
 - 
yMš
));

460 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/table.h

4 #iâdeà
TABLE_H


5 
	#TABLE_H


	)

7 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	#TABLE_RPM_MULTIPLIER
 100

	)

10 
	#TABLE_LOAD_MULTIPLIER
 2

	)

13 
	#FUEL_TABLE_DIMENSION
 16

	)

14 
	#IGNITION_TABLE_DIMENSION
 16

	)

15 
	#AFR_TABLE_DIMENSION
 16

	)

16 
	#BOOST_TABLE_DIMENSION
 8

	)

17 
	#VVT_TABLE_DIMENSION
 8

	)

18 
	#TRIM1_TABLE_DIMENSION
 6

	)

19 
	#TRIM2_TABLE_DIMENSION
 6

	)

20 
	#TRIM3_TABLE_DIMENSION
 6

	)

21 
	#TRIM4_TABLE_DIMENSION
 6

	)

35 
	#OFFSET_FUELTRIM
 127

	)

36 
	#OFFSET_IGNITION
 40

	)

39 
	#TABLE_3D_ARRAYSIZE
 16

	)

49 
	s_bË2D_t
 {

52 
U32
 
	mdim’siÚ
;

54 
VU16
 * 
	maxisX
;

55 
VU16
 * 
	maxisY
;

61 
U32
 
	mÏ¡_Xmax_šdex
;

64 
U32
 
	mÏ¡_Xmš_šdex
;

66 } 
	tbË2D
 ;

85 
	s_bË3D_t
 {

89 
U32
 
	mdim’siÚ
;

95 
U32
 
	mÏ¡_Xmax_šdex
 :8;

96 
U32
 
	mÏ¡_Xmš_šdex
 :8;

97 
U32
 
	mÏ¡_Ymax_šdex
 :8;

98 
U32
 
	mÏ¡_Ymš_šdex
 :8;

100 
U8
 
	maxisZ
[
TABLE_3D_ARRAYSIZE
] [TABLE_3D_ARRAYSIZE];

101 
U16
 
	maxisX
[
TABLE_3D_ARRAYSIZE
];

102 
U16
 
	maxisY
[
TABLE_3D_ARRAYSIZE
];

104 } 
	tbË3D
 ;

107 
š™_3DbËs
();

108 
š™_2DbËs
();

109 
U32
 
bË2D_g‘V®ue
(vŞ©
bË2D
 *
äomTabË
, U32 
X
);

110 
U32
 
bË3D_g‘V®ue
(vŞ©
bË3D
 * 
äomTabË
, 
S32
 
X
, S32 
Y
);

113 vŞ©
bË3D
 
fu–TabË
, 
ign™iÚTabË
, 
aäTabË
;

114 vŞ©
bË3D
 
boo¡TabË
, 
vvtTabË
;

115 vŞ©
bË3D
 
Œim1TabË
, 
Œim2TabË
, 
Œim3TabË
, 
Œim4TabË
;

117 vŞ©
bË2D
 
eTabË
;

118 vŞ©
bË2D
 
WUETabË
;

119 vŞ©
bË2D
 
üªkšgEÄichTabË
;

120 vŞ©
bË2D
 
dw–lVCÜ»ùiÚTabË
;

121 vŞ©
bË2D
 
šjeùÜVCÜ»ùiÚTabË
;

122 vŞ©
bË2D
 
IATD’s™yCÜ»ùiÚTabË
;

123 vŞ©
bË2D
 
IATR‘¬dTabË
;

124 vŞ©
bË2D
 
rÙ¬yS¶™TabË
;

125 vŞ©
bË2D
 
IAT_ÿlib_bË
;

126 vŞ©
bË2D
 
CLT_ÿlib_bË
;

127 vŞ©
bË2D
 
TPS_ÿlib_bË
;

	@/home/oli/tenere/efi/Tuareg_sw/uart.c

1 
	~<¡dšt.h
>

2 
	~<¡dlib.h
>

3 
	~<¡ršg.h
>

6 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

7 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

8 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	~"u¬t.h
"

10 
	~"low¥“d_tim”s.h
"

11 
	~"cÚv”siÚ.h
"

13 
	~"debug.h
"

15 
VU8
 
	gTS_Rx_Bufãr_d©a
[
TS_RX_BUFFER_SIZE
];

18 vŞ©
£rŸl_bufãr_t
 
	gTS_Rx_Bufãr
= {

20 .
bufãr
ğ
TS_Rx_Bufãr_d©a
,

21 .
	gËngth
ğ
TS_RX_BUFFER_SIZE
,

22 .
	gh—d
 =0,

23 .
	g
 =0,

24 .
	gavaabË
 =0

43 
	$UART1_In™
()

45 
USART_In™Ty³Def
 
u§¹_cÚf
;

47 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOAEN
;

48 
RCC
->
APB2ENR
 |ğ
RCC_APB2ENR_USART1EN
;

51 
	`GPIO_cÚfigu»
(
GPIOA
, 9, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

52 #w¬nšg 
	`TODO
 (
Şi
#1#): 
ob£rve
 
¥Üadic
 
u¬t
 
”rÜs
: 
GPIOA
 10 
GPIO_MODE_IN
 / 
GPIO_MODE_AF
 
cÚfig
 
d•’dªt


53 
	`GPIO_cÚfigu»
(
GPIOA
, 10, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

56 
	`GPIO_S‘AF
(
GPIOA
, 9, 7);

57 
	`GPIO_S‘AF
(
GPIOA
, 10, 7);

63 
u§¹_cÚf
.
USART_BaudR©e
 = 115200;

64 
u§¹_cÚf
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

65 
u§¹_cÚf
.
USART_StİB™s
 = 
USART_StİB™s_1
;

66 
u§¹_cÚf
.
USART_P¬™y
 = 
USART_P¬™y_No
 ;

67 
u§¹_cÚf
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

68 
u§¹_cÚf
.
USART_H¬dw¬eFlowCÚŒŞ
 = 
USART_H¬dw¬eFlowCÚŒŞ_NÚe
;

71 
	`USART_In™
(
USART1
, &
u§¹_cÚf
);

72 
	`USART_ITCÚfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

73 
	`USART_Cmd
(
USART1
, 
ENABLE
);

76 
	`NVIC_S‘PriÜ™y
(
USART1_IRQn
, 14UL);

77 
	`NVIC_EÇbËIRQ
(
USART1_IRQn
);

79 #ifdeà
SERIAL_MONITOR


81 
mrx_±r
 =0;

82 
mrd_±r
 =0;

84 
	}
}

87 
	$UART6_In™
()

89 
USART_In™Ty³Def
 
u§¹_cÚf
;

91 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1ENR_GPIOAEN
;

92 
RCC
->
APB2ENR
 |ğ
RCC_APB2ENR_USART6EN
;

95 
	`GPIO_cÚfigu»
(
GPIOA
, 11, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

99 
	`GPIO_S‘AF
(
GPIOA
, 11, 8);

106 
u§¹_cÚf
.
USART_BaudR©e
 = 115200;

107 
u§¹_cÚf
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

108 
u§¹_cÚf
.
USART_StİB™s
 = 
USART_StİB™s_1
;

109 
u§¹_cÚf
.
USART_P¬™y
 = 
USART_P¬™y_No
 ;

110 
u§¹_cÚf
.
USART_Mode
 = 
USART_Mode_Tx
;

111 
u§¹_cÚf
.
USART_H¬dw¬eFlowCÚŒŞ
 = 
USART_H¬dw¬eFlowCÚŒŞ_NÚe
;

114 
	`USART_In™
(
USART6
, &
u§¹_cÚf
);

115 
	`USART_Cmd
(
USART6
, 
ENABLE
);

121 
	}
}

128 
	$UART_Tx
(
USART_Ty³Def
 * 
PÜt
, 
msg
)

130 #ifdeà
SERIAL_MONITOR


134 
	`UART_nŞi¡’
();

135 
	`mÚ™Ü_log
(
msg
, 
DIRECTION_OUT
);

139  !(
PÜt
->
SR
 & 
USART_FLAG_TXE
) )

143 
PÜt
->
DR
ğ
msg
;

145 #ifdeà
SERIAL_MONITOR


146 
	`UART_li¡’
();

148 
	}
}

150 
	$UART_S’d
(
USART_Ty³Def
 * 
PÜt
, 
messg
[] )

152  ; *
messg
 != 0 ; messg++)

154 
	`UART_Tx
(
PÜt
, *
messg
);

156 
	}
}

159 
	$UART_li¡’
(
USART_Ty³Def
 * 
PÜt
)

162 
	`USART_ITCÚfig
(
PÜt
, 
USART_IT_RXNE
, 
ENABLE
);

163 
	}
}

166 
	$UART_nŞi¡’
(
USART_Ty³Def
 * 
PÜt
)

169 
	`USART_ITCÚfig
(
PÜt
, 
USART_IT_RXNE
, 
DISABLE
);

170 
	}
}

178 
U32
 
	$UART_avaabË
()

180  
TS_Rx_Bufãr
.
avaabË
;

181 
	}
}

183 
U32
 
	$UART_g‘RX
()

185 
U8
 
d©a
;

186 
	`£rŸl_bufãr_puÎ
(&
TS_Rx_Bufãr
, &
d©a
);

187  
d©a
;

188 
	}
}

243 
U32
 
	$£rŸl_bufãr_push
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 
d©a_š
)

245 
U32
 
Ãxt
;

255 
Ãxt
ğ
bufãr
->
h—d
 +1;

257 if(
Ãxt
 >ğ
bufãr
->
Ëngth
)

259 
Ãxt
 =0;

262 if(
Ãxt
 =ğ
bufãr
->

)

268  
BUFFER_PUSH_ERROR_FULL
;

271 
bufãr
->bufãr[bufãr->
h—d
]ğ
d©a_š
;

272 
bufãr
->
h—d
ğ
Ãxt
;

274 
bufãr
->
avaabË
++;

287  
BUFFER_PUSH_SUCCESS
;

289 
	}
}

292 
U32
 
	$£rŸl_bufãr_puÎ
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 * 
d©a_out
)

294 
U32
 
Ãxt
;

307 if(
bufãr
->
h—d
 =ğbufãr->

)

312  
BUFFER_PULL_ERROR_EMPTY
;

315 
Ãxt
ğ
bufãr
->

 +1;

317 if(
Ãxt
 >ğ
bufãr
->
Ëngth
)

319 
Ãxt
 =0;

322 *
d©a_out
ğ
bufãr
->bufãr[bufãr->

];

323 
bufãr
->

ğ
Ãxt
;

325 
bufãr
->
avaabË
--;

335  
BUFFER_PULL_SUCCESS
;

338 
	}
}

366 
	$USART1_IRQHªdËr
()

368 
VU8
 
d©a_š
;

371 if(
USART1
->
SR
 & 
USART_SR_RXNE
)

374 
USART1
->
SR
ğ~
USART_SR_RXNE
 ;

376 
d©a_š
ğ(è
	`USART_ReûiveD©a
(
USART1
);

379 
	`£rŸl_bufãr_push
(&
TS_Rx_Bufãr
, 
d©a_š
);

381 #ifdeà
SERIAL_MONITOR


385 
	`mÚ™Ü_log
(
d©a_š
, 
DIRECTION_IN
);

389 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/uart.h

1 #iâdeà
UART_H_INCLUDED


2 
	#UART_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/boùok_ty³s.h
"

8 
	#TS_PORT
 
USART1


	)

9 
	#DEBUG_PORT
 
USART6


	)

11 
	#TS_RX_BUFFER_SIZE
 24

	)

19 
	#SERIAL_BUFFER_THRESHOLD
 (
TS_RX_BUFFER_SIZE
 / 2)

	)

22 
	#BUFFER_PULL_SUCCESS
 0x00

	)

23 
	#BUFFER_PULL_ERROR_SEMAPHOR
 0x01

	)

24 
	#BUFFER_PULL_ERROR_EMPTY
 0x02

	)

25 
	#BUFFER_PUSH_ERROR_SEMAPHOR
 0x03

	)

26 
	#BUFFER_PUSH_ERROR_FULL
 0x04

	)

27 
	#BUFFER_PUSH_SUCCESS
 0x00

	)

30 
	s_£rŸl_bufãr_t
 {

32 
VU8
 * cÚ¡ 
	mbufãr
;

33 cÚ¡ 
ušt32_t
 
	mËngth
;

34 
U32
 
	mh—d
;

35 
U32
 
	m
;

36 
U32
 
	mavaabË
;

38 } 
	t£rŸl_bufãr_t
 ;

42 
U32
 
£rŸl_bufãr_push
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 
d©a_š
);

43 
U32
 
£rŸl_bufãr_avaabË
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

44 
U32
 
£rŸl_bufãr_puÎ
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 * 
d©a_out
);

45 
g‘_£rŸl_bufãr_acûss
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

46 
ä“_£rŸl_bufãr_acûss
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

47 
£rŸl_bufãr_»£t
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

50 
U32
 
UART_Œªsm™
(
USART_Ty³Def
 * 
PÜt
, 
d©a
);

51 
U32
 
UART_wr™e
(
USART_Ty³Def
 * 
PÜt
, * 
msg
);

54 
UART1_In™
();

55 
UART6_In™
();

58 
UART_Tx
(
USART_Ty³Def
 * 
PÜt
, 
msg
);

59 
UART_S’d
(
USART_Ty³Def
 * 
PÜt
, 
messg
[] );

63 
U32
 
UART_g‘RX
();

64 
U32
 
UART_avaabË
();

69 
UART_³riodic
();

	@/home/oli/tenere/efi/Tuareg_sw/utils.c

16 
	~"¡m32_libs/boùok_ty³s.h
"

19 
	~"¬dušo_ty³s.h
"

20 
	~"uts.h
"

21 
	~"cÚfig.h
"

24 
U8
 
	gŒigg”IÁ”ru±
;

25 
U8
 
	gŒigg”IÁ”ru±2
;

30 
U8
 
	gglob®_S»g_Cİy
;

31 
U8
 
	gpgm_is_ü™iÿl
;

38 
ušt16_t
 
	$ä“Ram
 ()

47 
	}
}

53 
	$EÁ”Cr™
()

63 
	}
}

65 
	$L—veCr™
()

75 
	}
}

79 
U8
 
	$lowBy‹
(
U16
 
š
)

81  (
U8
)(
š
 & 0x00FF);

82 
	}
}

84 
U8
 
	$highBy‹
(
U16
 
š
)

86  (
U8
)(
š
 >> 8);

87 
	}
}

89 
U16
 
	$wÜd
(
U8
 
high
, U8 
low
)

91  ((
high
 << 8è| 
low
);

92 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/utils.h

4 #iâdeà
UTILS_H


5 
	#UTILS_H


	)

7 
	~"¡m32_libs/boùok_ty³s.h
"

10 
	#BIT_SET
(
a
,
b
è(×è|ğ(1<<(b)))

	)

11 
	#BIT_CLEAR
(
a
,
b
è(×è&ğ~(1<<(b)))

	)

12 
	#BIT_CHECK
(
v¬
,
pos
è!!((v¬è& (1<<Õos)))

	)

14 
EÁ”Cr™
();

15 
L—veCr™
();

17 
U16
 
wÜd
(
U8
 
high
, U8 
low
);

18 
U8
 
lowBy‹
(
U16
);

19 
U8
 
highBy‹
(
U16
);

21 
U16
 
ä“Ram
();

22 
š™Ÿli£Trigg”s
();

23 
£tPšM­pšg
(
U8
);

	@/usr/include/math.h

23 #iâdef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<b™s/libc-h—d”-¡¬t.h
>

29 #ià
defšed
 
log
 && defšed 
__GNUC__


30 #w¬nšg 
A
 
maüo
 
ÿÎed
 
log
 
was
 
®»ady
 
defšed
 
wh’
 <
m©h
.
h
> wa 
šşuded
.

31 #w¬nšg 
This
 
wl
 
ÿu£
 
comp©iÚ
 
´obËms
.

34 
	g__BEGIN_DECLS


37 
	~<b™s/ty³s.h
>

40 
	~<b™s/m©h-veùÜ.h
>

43 
	~<b™s/æßŠ.h
>

47 #ià
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__butš_huge_v®
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifdeà
__USE_ISOC99


58 #ià
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__butš_huge_v®f
 ())

	)

60 
	#HUGE_VALL
 (
	`__butš_huge_v®l
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #ià
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__butš_huge_v®f16
 ())

	)

69 #ià
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__butš_huge_v®f32
 ())

	)

72 #ià
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__butš_huge_v®f64
 ())

	)

75 #ià
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__butš_huge_v®f128
 ())

	)

78 #ià
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__butš_huge_v®f32x
 ())

	)

81 #ià
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__butš_huge_v®f64x
 ())

	)

84 #ià
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__butš_huge_v®f128x
 ())

	)

88 #ifdeà
__USE_ISOC99


90 #ià
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__butš_šff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #ià
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__butš_Çnf
 (""))

	)

103 
	#NAN
 (0.0à/ 0.0f)

	)

107 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

109 #ià
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__butš_Çnsf
 (""))

	)

111 
	#SNAN
 (
	`__butš_Çns
 (""))

	)

112 
	#SNANL
 (
	`__butš_Çn¦
 (""))

	)

115 #ià
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

116 
	#SNANF16
 (
	`__butš_Çnsf16
 (""))

	)

118 #ià
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

119 
	#SNANF32
 (
	`__butš_Çnsf32
 (""))

	)

121 #ià
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

122 
	#SNANF64
 (
	`__butš_Çnsf64
 (""))

	)

124 #ià
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

125 
	#SNANF128
 (
	`__butš_Çnsf128
 (""))

	)

127 #ià
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

128 
	#SNANF32X
 (
	`__butš_Çnsf32x
 (""))

	)

130 #ià
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

131 
	#SNANF64X
 (
	`__butš_Çnsf64x
 (""))

	)

133 #ià
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
	#SNANF128X
 (
	`__butš_Çnsf128x
 (""))

	)

138 
	~<b™s/æt-ev®-m‘hod.h
>

140 #ifdeà
__USE_ISOC99


148 #ià
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

149 
	tæßt_t
;

150 
	tdoubË_t
;

151 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 1

152 
	tæßt_t
;

153 
	tdoubË_t
;

154 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 2

155 
	tæßt_t
;

156 
	tdoubË_t
;

157 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 32

158 
_Flßt32
 
	tæßt_t
;

159 
	tdoubË_t
;

160 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 33

161 
_Flßt32x
 
	tæßt_t
;

162 
_Flßt32x
 
	tdoubË_t
;

163 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 64

164 
_Flßt64
 
	tæßt_t
;

165 
_Flßt64
 
	tdoubË_t
;

166 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 65

167 
_Flßt64x
 
	tæßt_t
;

168 
_Flßt64x
 
	tdoubË_t
;

169 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 128

170 
_Flßt128
 
	tæßt_t
;

171 
_Flßt128
 
	tdoubË_t
;

172 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 129

173 
_Flßt128x
 
	tæßt_t
;

174 
_Flßt128x
 
	tdoubË_t
;

190 
	~<b™s/å-logb.h
>

191 #ifdeà
__USE_ISOC99


192 #ià
__FP_LOGB0_IS_MIN


193 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

195 
	#FP_ILOGB0
 (-2147483647)

	)

197 #ià
__FP_LOGBNAN_IS_MIN


198 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

200 
	#FP_ILOGBNAN
 2147483647

	)

203 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

204 #ià
__WORDSIZE
 == 32

205 
	#__FP_LONG_MAX
 0x7fffffffL

	)

207 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

209 #ià
__FP_LOGB0_IS_MIN


210 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

212 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

214 #ià
__FP_LOGBNAN_IS_MIN


215 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

217 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

233 
	~<b™s/å-ç¡.h
>

235 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

239 
	mFP_INT_UPWARD
 =

240 
	#FP_INT_UPWARD
 0

	)

241 
FP_INT_UPWARD
,

242 
	mFP_INT_DOWNWARD
 =

243 
	#FP_INT_DOWNWARD
 1

	)

244 
FP_INT_DOWNWARD
,

245 
	mFP_INT_TOWARDZERO
 =

246 
	#FP_INT_TOWARDZERO
 2

	)

247 
FP_INT_TOWARDZERO
,

248 
	mFP_INT_TONEARESTFROMZERO
 =

249 
	#FP_INT_TONEARESTFROMZERO
 3

	)

250 
FP_INT_TONEARESTFROMZERO
,

251 
	mFP_INT_TONEAREST
 =

252 
	#FP_INT_TONEAREST
 4

	)

253 
FP_INT_TONEAREST
,

262 
	#__SIMD_DECL
(
funùiÚ
è
	`__CONCAT
 (
__DECL_SIMD_
, funùiÚ)

	)

264 
	#__MATHCALL_VEC
(
funùiÚ
, 
suffix
, 
¬gs
) \

265 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

266 
	`__MATHCALL
 (
funùiÚ
, 
suffix
, 
¬gs
)

	)

268 
	#__MATHDECL_VEC
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

269 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

270 
	`__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
)

	)

272 
	#__MATHCALL
(
funùiÚ
,
suffix
, 
¬gs
) \

273 
	`__MATHDECL
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
)

	)

274 
	#__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

275 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
); \

276 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
)

	)

277 
	#__MATHCALLX
(
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

278 
	`__MATHDECLX
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
)

	)

279 
	#__MATHDECLX
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

280 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
); \

281 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
)

	)

282 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

283 
ty³
 
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
è
¬gs
 
__THROW


	)

285 
	#_MdoubË_
 

	)

286 
	#__MATH_PRECNAME
(
Çme
,
r
è
	`__CONCAT
Òame,r)

	)

287 
	#__MATH_DECLARING_DOUBLE
 1

	)

288 
	#__MATH_DECLARING_FLOATN
 0

	)

289 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

290 
	~<b™s/m©hÿÎs.h
>

291 #undeà
_MdoubË_


292 #undeà
__MATH_PRECNAME


293 #undeà
__MATH_DECLARING_DOUBLE


294 #undeà
__MATH_DECLARING_FLOATN


296 #ifdeà
__USE_ISOC99


302 
	#_MdoubË_
 

	)

303 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f
##
	)
r

304 
	#__MATH_DECLARING_DOUBLE
 0

	)

305 
	#__MATH_DECLARING_FLOATN
 0

	)

306 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

307 
	~<b™s/m©hÿÎs.h
>

308 #undeà
_MdoubË_


309 #undeà
__MATH_PRECNAME


310 #undeà
__MATH_DECLARING_DOUBLE


311 #undeà
__MATH_DECLARING_FLOATN


313 #ià!(
defšed
 
__NO_LONG_DOUBLE_MATH
 && defšed 
_LIBC
) \

314 || 
defšed
 
__LDBL_COMPAT
 \

315 || 
defšed
 
_LIBC_TEST


316 #ifdeà
__LDBL_COMPAT


318 #ifdeà
__USE_ISOC99


319 
	$__Ædbl_Ãx‰ow¬df
 (
__x
, 
__y
)

320 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

321 #ifdeà
__REDIRECT_NTH


322 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

323 
__Ædbl_Ãx‰ow¬df
)

324 
	`__©Œibu‹__
 ((
__cÚ¡__
));

325 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

326 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

327 
	`__REDIRECT_NTH
 (
Ãx‰ow¬dl
,

328 (
__x
, 
__y
),

329 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

333 #undeà
__MATHDECL_1


334 
	#__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
®Ÿs
) \

335 
ty³
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
), \

336 
¬gs
, 
®Ÿs
)

	)

337 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

338 
	`__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
	`__CONCAT
(funùiÚ,suffix))

	)

344 
	#_MdoubË_
 

	)

345 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
l
##
	)
r

346 
	#__MATH_DECLARING_DOUBLE
 0

	)

347 
	#__MATH_DECLARING_FLOATN
 0

	)

348 
	#__MATH_DECLARE_LDOUBLE
 1

	)

349 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

350 
	~<b™s/m©hÿÎs.h
>

351 #undeà
_MdoubË_


352 #undeà
__MATH_PRECNAME


353 #undeà
__MATH_DECLARING_DOUBLE


354 #undeà
__MATH_DECLARING_FLOATN


363 #ià
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
defšed
 
_LIBC
)

364 
	#_MdoubË_
 
_Flßt16


	)

365 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f16
##
	)
r

366 
	#__MATH_DECLARING_DOUBLE
 0

	)

367 
	#__MATH_DECLARING_FLOATN
 1

	)

368 #ià
__HAVE_DISTINCT_FLOAT16


369 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

371 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

372 
	~<b™s/m©hÿÎs.h
>

374 #undeà
_MdoubË_


375 #undeà
__MATH_PRECNAME


376 #undeà
__MATH_DECLARING_DOUBLE


377 #undeà
__MATH_DECLARING_FLOATN


380 #ià
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
defšed
 
_LIBC
)

381 
	#_MdoubË_
 
_Flßt32


	)

382 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f32
##
	)
r

383 
	#__MATH_DECLARING_DOUBLE
 0

	)

384 
	#__MATH_DECLARING_FLOATN
 1

	)

385 #ià
__HAVE_DISTINCT_FLOAT32


386 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

388 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

389 
	~<b™s/m©hÿÎs.h
>

391 #undeà
_MdoubË_


392 #undeà
__MATH_PRECNAME


393 #undeà
__MATH_DECLARING_DOUBLE


394 #undeà
__MATH_DECLARING_FLOATN


397 #ià
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
defšed
 
_LIBC
)

398 
	#_MdoubË_
 
_Flßt64


	)

399 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f64
##
	)
r

400 
	#__MATH_DECLARING_DOUBLE
 0

	)

401 
	#__MATH_DECLARING_FLOATN
 1

	)

402 #ià
__HAVE_DISTINCT_FLOAT64


403 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

405 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

406 
	~<b™s/m©hÿÎs.h
>

408 #undeà
_MdoubË_


409 #undeà
__MATH_PRECNAME


410 #undeà
__MATH_DECLARING_DOUBLE


411 #undeà
__MATH_DECLARING_FLOATN


414 #ià
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
defšed
 
_LIBC
)

415 
	#_MdoubË_
 
_Flßt128


	)

416 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f128
##
	)
r

417 
	#__MATH_DECLARING_DOUBLE
 0

	)

418 
	#__MATH_DECLARING_FLOATN
 1

	)

419 #ià
__HAVE_DISTINCT_FLOAT128


420 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

422 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

423 
	~<b™s/m©hÿÎs.h
>

425 #undeà
_MdoubË_


426 #undeà
__MATH_PRECNAME


427 #undeà
__MATH_DECLARING_DOUBLE


428 #undeà
__MATH_DECLARING_FLOATN


431 #ià
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
defšed
 
_LIBC
)

432 
	#_MdoubË_
 
_Flßt32x


	)

433 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f32x
##
	)
r

434 
	#__MATH_DECLARING_DOUBLE
 0

	)

435 
	#__MATH_DECLARING_FLOATN
 1

	)

436 #ià
__HAVE_DISTINCT_FLOAT32X


437 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

439 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

440 
	~<b™s/m©hÿÎs.h
>

442 #undeà
_MdoubË_


443 #undeà
__MATH_PRECNAME


444 #undeà
__MATH_DECLARING_DOUBLE


445 #undeà
__MATH_DECLARING_FLOATN


448 #ià
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
defšed
 
_LIBC
)

449 
	#_MdoubË_
 
_Flßt64x


	)

450 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f64x
##
	)
r

451 
	#__MATH_DECLARING_DOUBLE
 0

	)

452 
	#__MATH_DECLARING_FLOATN
 1

	)

453 #ià
__HAVE_DISTINCT_FLOAT64X


454 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

456 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

457 
	~<b™s/m©hÿÎs.h
>

459 #undeà
_MdoubË_


460 #undeà
__MATH_PRECNAME


461 #undeà
__MATH_DECLARING_DOUBLE


462 #undeà
__MATH_DECLARING_FLOATN


465 #ià
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
defšed
 
_LIBC
)

466 
	#_MdoubË_
 
_Flßt128x


	)

467 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f128x
##
	)
r

468 
	#__MATH_DECLARING_DOUBLE
 0

	)

469 
	#__MATH_DECLARING_FLOATN
 1

	)

470 #ià
__HAVE_DISTINCT_FLOAT128X


471 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

473 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

474 
	~<b™s/m©hÿÎs.h
>

476 #undeà
_MdoubË_


477 #undeà
__MATH_PRECNAME


478 #undeà
__MATH_DECLARING_DOUBLE


479 #undeà
__MATH_DECLARING_FLOATN


482 #undeà
__MATHDECL_1


483 #undeà
__MATHDECL


484 #undeà
__MATHCALL


487 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


489 
signgam
;

492 #ià(
__HAVE_DISTINCT_FLOAT16
 \

493 || 
__HAVE_DISTINCT_FLOAT32
 \

494 || 
__HAVE_DISTINCT_FLOAT64
 \

495 || 
__HAVE_DISTINCT_FLOAT32X
 \

496 || 
__HAVE_DISTINCT_FLOAT64X
 \

497 || 
__HAVE_DISTINCT_FLOAT128X
)

510 #ifdeà
__NO_LONG_DOUBLE_MATH


511 #ià
__HAVE_DISTINCT_FLOAT128


514 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

515 ( (
TG_ARG
è=ğ (è? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

516 #–ià
__HAVE_DISTINCT_FLOAT128


517 #ià
__HAVE_GENERIC_SELECTION


518 #ià
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


519 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
è
_Flßt32
: FUNC ## 
f
 ARGS,

	)

521 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

523 #ià
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


524 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


525 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
è
_Flßt64x
: FUNC ## 
l
 ARGS,

	)

527 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
è
_Flßt64x
: FUNC ## 
f128
 ARGS,

	)

530 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

532 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

533 
	`_G’”ic
 ((
TG_ARG
), \

534 : 
FUNC
 ## 
f
 
ARGS
, \

535 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

536 : 
FUNC
 
ARGS
, \

537 : 
FUNC
 ## 
l
 
ARGS
, \

538 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

539 
_Flßt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

541 #ià
__HAVE_FLOATN_NOT_TYPEDEF


544 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

545 
__butš_choo£_ex´
 \

546 (
	`__butš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

547 
FUNC
 ## 
f
 
ARGS
, \

548 
__butš_choo£_ex´
 \

549 (
	`__butš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

550 
FUNC
 
ARGS
, \

551 
__butš_choo£_ex´
 \

552 (
	`__butš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

553 
FUNC
 ## 
l
 
ARGS
, \

554 
FUNC
 ## 
f128
 
ARGS
)))

	)

557 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

558 ( (
TG_ARG
) ==  () \

559 ? 
FUNC
 ## 
f
 
ARGS
 \

560 :  (
TG_ARG
) ==  () \

561 ? 
FUNC
 
ARGS
 \

562 : 
FUNC
 ## 
l
 
ARGS
)

	)

566 #ifdeà
__USE_ISOC99


571 
FP_NAN
 =

572 
	#FP_NAN
 0

	)

573 
FP_NAN
,

574 
FP_INFINITE
 =

575 
	#FP_INFINITE
 1

	)

576 
FP_INFINITE
,

577 
FP_ZERO
 =

578 
	#FP_ZERO
 2

	)

579 
FP_ZERO
,

580 
FP_SUBNORMAL
 =

581 
	#FP_SUBNORMAL
 3

	)

582 
FP_SUBNORMAL
,

583 
FP_NORMAL
 =

584 
	#FP_NORMAL
 4

	)

585 
FP_NORMAL


593 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
 \

594 && (!
defšed
 
__OPTIMIZE_SIZE__
 || defšed 
__ılu¥lus
)

601 
	#åşassify
(
x
è
	`__butš_åşassify
 (
FP_NAN
, 
FP_INFINITE
, \

602 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

604 
	#åşassify
(
x
è
	`__MATH_TG
 ((x), 
__åşassify
, (x))

	)

608 #ià
	`__GNUC_PREREQ
 (6,0)

609 
	#signb™
(
x
è
	`__butš_signb™
 (x)

	)

610 #–ià
defšed
 
__ılu¥lus


618 
	#signb™
(
x
è
	`__butš_signb™l
 (x)

	)

619 #–ià
	`__GNUC_PREREQ
 (4,0)

620 
	#signb™
(
x
è
	`__MATH_TG
 ((x), 
__butš_signb™
, (x))

	)

622 
	#signb™
(
x
è
	`__MATH_TG
 ((x), 
__signb™
, (x))

	)

626 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


627 
	#isfš™e
(
x
è
	`__butš_isfš™e
 (x)

	)

629 
	#isfš™e
(
x
è
	`__MATH_TG
 ((x), 
__fš™e
, (x))

	)

633 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


634 
	#i¢Üm®
(
x
è
	`__butš_i¢Üm®
 (x)

	)

636 
	#i¢Üm®
(
x
è(
	`åşassify
 (xè=ğ
FP_NORMAL
)

	)

641 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


642 
	#i¢ª
(
x
è
	`__butš_i¢ª
 (x)

	)

644 
	#i¢ª
(
x
è
	`__MATH_TG
 ((x), 
__i¢ª
, (x))

	)

648 #ià
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

649 && !
defšed
 
__SUPPORT_SNAN__
 && !defšed 
__ılu¥lus


655 
	#isšf
(
x
) \

656 (
	`__butš_ty³s_com·tibË_p
 (
	`__ty³of
 (
x
), 
_Flßt128
) \

657 ? 
	`__isšff128
 (
x
è: 
	`__butš_isšf_sign
 (x))

	)

658 #–ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


659 
	#isšf
(
x
è
	`__butš_isšf_sign
 (x)

	)

661 
	#isšf
(
x
è
	`__MATH_TG
 ((x), 
__isšf
, (x))

	)

665 
	#MATH_ERRNO
 1

	)

666 
	#MATH_ERREXCEPT
 2

	)

673 #ifdeà
__FAST_MATH__


674 
	#m©h_”rhªdlšg
 0

	)

675 #–ià
defšed
 
__NO_MATH_ERRNO__


676 
	#m©h_”rhªdlšg
 (
MATH_ERREXCEPT
)

	)

678 
	#m©h_”rhªdlšg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

683 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

684 
	~<b™s/isÿnÚiÿl.h
>

687 #iâdeà
__ılu¥lus


688 
	#issigÇlšg
(
x
è
	`__MATH_TG
 ((x), 
__issigÇlšg
, (x))

	)

697 
šlše
 
	`issigÇlšg
 (
__v®
è{  
	`__issigÇlšgf
 (__val); }

698 
šlše
 
	`issigÇlšg
 (
__v®
è{  
	`__issigÇlšg
 (__val); }

699 
šlše
 

700 
	`issigÇlšg
 (
__v®
)

702 #ifdeà
__NO_LONG_DOUBLE_MATH


703  
	`__issigÇlšg
 (
__v®
);

705  
	`__issigÇlšgl
 (
__v®
);

708 #ià
__HAVE_DISTINCT_FLOAT128


709 
šlše
 
	`issigÇlšg
 (
_Flßt128
 
__v®
è{  
	`__issigÇlšgf128
 (__val); }

711 
	}
}

715 
	#issubnÜm®
(
x
è(
	`åşassify
 (xè=ğ
FP_SUBNORMAL
)

	)

718 #iâdeà
__ılu¥lus


719 #ifdeà
__SUPPORT_SNAN__


720 
	#isz”o
(
x
è(
	`åşassify
 (xè=ğ
FP_ZERO
)

	)

722 
	#isz”o
(
x
è(((
	`__ty³of
 (x)è(x)è=ğ0)

	)

726 #ifdeà
__SUPPORT_SNAN__


727 
šlše
 

728 
isz”o
 (
__v®
)

730  
__åşassifyf
 (
__v®
è=ğ
FP_ZERO
;

732 
šlše
 

733 
isz”o
 (
__v®
)

735  
__åşassify
 (
__v®
è=ğ
FP_ZERO
;

737 
šlše
 

738 
isz”o
 (
__v®
)

740 #ifdeà
__NO_LONG_DOUBLE_MATH


741  
__åşassify
 (
__v®
è=ğ
FP_ZERO
;

743  
__åşassifyl
 (
__v®
è=ğ
FP_ZERO
;

746 #ià
__HAVE_DISTINCT_FLOAT128


747 
šlše
 

748 
isz”o
 (
_Flßt128
 
__v®
)

750  
__åşassifyf128
 (
__v®
è=ğ
FP_ZERO
;

754 
‹m¶©e
 <
şass
 
__T
> 
šlše
 
boŞ


755 
isz”o
 (
__T
 
__v®
)

757  
__v®
 == 0;

764 #ifdeà
__USE_XOPEN


766 
	#MAXFLOAT
 3.40282347e+38F

	)

771 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


772 
	#M_E
 2.7182818284590452354

	)

773 
	#M_LOG2E
 1.4426950408889634074

	)

774 
	#M_LOG10E
 0.43429448190325182765

	)

775 
	#M_LN2
 0.69314718055994530942

	)

776 
	#M_LN10
 2.30258509299404568402

	)

777 
	#M_PI
 3.14159265358979323846

	)

778 
	#M_PI_2
 1.57079632679489661923

	)

779 
	#M_PI_4
 0.78539816339744830962

	)

780 
	#M_1_PI
 0.31830988618379067154

	)

781 
	#M_2_PI
 0.63661977236758134308

	)

782 
	#M_2_SQRTPI
 1.12837916709551257390

	)

783 
	#M_SQRT2
 1.41421356237309504880

	)

784 
	#M_SQRT1_2
 0.70710678118654752440

	)

790 #ifdeà
__USE_GNU


791 
	#M_El
 2.718281828459045235360287471352662498L

	)

792 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

793 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

794 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

795 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

796 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

797 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

798 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

799 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

800 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

801 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

802 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

803 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

806 #ià
__HAVE_FLOAT16
 && 
defšed
 
__USE_GNU


807 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498è

	)

808 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137è

	)

809 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082è

	)

810 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568è

	)

811 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208è

	)

812 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884è

	)

813 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442è

	)

814 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721è

	)

815 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724è

	)

816 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448è

	)

817 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172è

	)

818 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079è

	)

819 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039è

	)

822 #ià
__HAVE_FLOAT32
 && 
defšed
 
__USE_GNU


823 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498è

	)

824 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137è

	)

825 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082è

	)

826 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568è

	)

827 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208è

	)

828 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884è

	)

829 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442è

	)

830 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721è

	)

831 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724è

	)

832 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448è

	)

833 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172è

	)

834 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079è

	)

835 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039è

	)

838 #ià
__HAVE_FLOAT64
 && 
defšed
 
__USE_GNU


839 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498è

	)

840 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137è

	)

841 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082è

	)

842 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568è

	)

843 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208è

	)

844 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884è

	)

845 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442è

	)

846 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721è

	)

847 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724è

	)

848 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448è

	)

849 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172è

	)

850 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079è

	)

851 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039è

	)

854 #ià
__HAVE_FLOAT128
 && 
defšed
 
__USE_GNU


855 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498è

	)

856 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137è

	)

857 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082è

	)

858 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568è

	)

859 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208è

	)

860 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884è

	)

861 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442è

	)

862 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721è

	)

863 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724è

	)

864 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448è

	)

865 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172è

	)

866 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079è

	)

867 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039è

	)

870 #ià
__HAVE_FLOAT32X
 && 
defšed
 
__USE_GNU


871 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498è

	)

872 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137è

	)

873 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082è

	)

874 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568è

	)

875 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208è

	)

876 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884è

	)

877 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442è

	)

878 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721è

	)

879 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724è

	)

880 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448è

	)

881 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172è

	)

882 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079è

	)

883 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039è

	)

886 #ià
__HAVE_FLOAT64X
 && 
defšed
 
__USE_GNU


887 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498è

	)

888 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137è

	)

889 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082è

	)

890 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568è

	)

891 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208è

	)

892 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884è

	)

893 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442è

	)

894 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721è

	)

895 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724è

	)

896 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448è

	)

897 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172è

	)

898 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079è

	)

899 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039è

	)

902 #ià
__HAVE_FLOAT128X
 && 
defšed
 
__USE_GNU


909 #ià
defšed
 
__STRICT_ANSI__
 && !defšed 
__NO_MATH_INLINES


910 
	#__NO_MATH_INLINES
 1

	)

913 #ifdeà
__USE_ISOC99


914 #ià
__GNUC_PREREQ
 (3, 1)

921 
	#isg»©”
(
x
, 
y
è
	`__butš_isg»©”
(x, y)

	)

922 
	#isg»©”equ®
(
x
, 
y
è
	`__butš_isg»©”equ®
(x, y)

	)

923 
	#i¦ess
(
x
, 
y
è
	`__butš_i¦ess
(x, y)

	)

924 
	#i¦es£qu®
(
x
, 
y
è
	`__butš_i¦es£qu®
(x, y)

	)

925 
	#i¦essg»©”
(
x
, 
y
è
	`__butš_i¦essg»©”
(x, y)

	)

926 
	#isunÜd”ed
(
x
, 
y
è
	`__butš_isunÜd”ed
(x, y)

	)

928 
	#isg»©”
(
x
, 
y
) \

929 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

930 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x > __y; }))

	)

931 
	#isg»©”equ®
(
x
, 
y
) \

932 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

933 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x >ğ__y; }))

	)

934 
	#i¦ess
(
x
, 
y
) \

935 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

936 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x < __y; }))

	)

937 
	#i¦es£qu®
(
x
, 
y
) \

938 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

939 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x <ğ__y; }))

	)

940 
	#i¦essg»©”
(
x
, 
y
) \

941 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

942 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x !ğ__y; }))

	)

944 
	#isunÜd”ed
(
x
, 
y
) \

945 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__u
 = (x); __ty³of__ (
y
è
__v
 = (y); \

946 
__u
 !ğ
__v
 && (__u !ğ__u || __v !ğ__v); }))

	)

951 #ifdeà
__USE_EXTERN_INLINES


952 
	~<b™s/m©hšlše.h
>

957 #ià
defšed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

960 
	#_MdoubË_
 

	)

961 
	#__MATH_DECLARING_DOUBLE
 1

	)

962 
	#__MATH_DECLARING_FLOATN
 0

	)

963 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

964 
funùiÚ
 ## 
»’Œªt


	)

965 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

966 
__
 ## 
funùiÚ
 ## 
»’Œªt
 ## 
_fš™e


	)

967 
	~<b™s/m©h-fš™e.h
>

968 #undeà
_MdoubË_


969 #undeà
__MATH_DECLARING_DOUBLE


970 #undeà
__MATH_DECLARING_FLOATN


971 #undeà
__REDIRFROM_X


972 #undeà
__REDIRTO_X


976 #ifdeà
__USE_ISOC99


979 
	#_MdoubË_
 

	)

980 
	#__MATH_DECLARING_DOUBLE
 0

	)

981 
	#__MATH_DECLARING_FLOATN
 0

	)

982 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

983 
funùiÚ
 ## 
f
 ## 
»’Œªt


	)

984 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

985 
__
 ## 
funùiÚ
 ## 
f
 ## 
»’Œªt
 ## 
_fš™e


	)

986 
	~<b™s/m©h-fš™e.h
>

987 #undeà
_MdoubË_


988 #undeà
__MATH_DECLARING_DOUBLE


989 #undeà
__MATH_DECLARING_FLOATN


990 #undeà
__REDIRFROM_X


991 #undeà
__REDIRTO_X


994 #ifdeà
__MATH_DECLARE_LDOUBLE


995 
	#_MdoubË_
 

	)

996 
	#__MATH_DECLARING_DOUBLE
 0

	)

997 
	#__MATH_DECLARING_FLOATN
 0

	)

998 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

999 
funùiÚ
 ## 
l
 ## 
»’Œªt


	)

1000 #ifdeà
__NO_LONG_DOUBLE_MATH


1001 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1002 
__
 ## 
funùiÚ
 ## 
»’Œªt
 ## 
_fš™e


	)

1004 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1005 
__
 ## 
funùiÚ
 ## 
l
 ## 
»’Œªt
 ## 
_fš™e


	)

1007 
	~<b™s/m©h-fš™e.h
>

1008 #undeà
_MdoubË_


1009 #undeà
__MATH_DECLARING_DOUBLE


1010 #undeà
__MATH_DECLARING_FLOATN


1011 #undeà
__REDIRFROM_X


1012 #undeà
__REDIRTO_X


1019 #ià(
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
defšed
 
_LIBC
)) \

1020 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1021 
	#_MdoubË_
 
_Flßt16


	)

1022 
	#__MATH_DECLARING_DOUBLE
 0

	)

1023 
	#__MATH_DECLARING_FLOATN
 1

	)

1024 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1025 
funùiÚ
 ## 
f16
 ## 
»’Œªt


	)

1026 #ià
__HAVE_DISTINCT_FLOAT16


1027 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1028 
__
 ## 
funùiÚ
 ## 
f16
 ## 
»’Œªt
 ## 
_fš™e


	)

1032 
	~<b™s/m©h-fš™e.h
>

1033 #undeà
_MdoubË_


1034 #undeà
__MATH_DECLARING_DOUBLE


1035 #undeà
__MATH_DECLARING_FLOATN


1036 #undeà
__REDIRFROM_X


1037 #undeà
__REDIRTO_X


1040 #ià(
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
defšed
 
_LIBC
)) \

1041 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1042 
	#_MdoubË_
 
_Flßt32


	)

1043 
	#__MATH_DECLARING_DOUBLE
 0

	)

1044 
	#__MATH_DECLARING_FLOATN
 1

	)

1045 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1046 
funùiÚ
 ## 
f32
 ## 
»’Œªt


	)

1047 #ià
__HAVE_DISTINCT_FLOAT32


1048 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1049 
__
 ## 
funùiÚ
 ## 
f32
 ## 
»’Œªt
 ## 
_fš™e


	)

1051 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1052 
__
 ## 
funùiÚ
 ## 
f
 ## 
»’Œªt
 ## 
_fš™e


	)

1054 
	~<b™s/m©h-fš™e.h
>

1055 #undeà
_MdoubË_


1056 #undeà
__MATH_DECLARING_DOUBLE


1057 #undeà
__MATH_DECLARING_FLOATN


1058 #undeà
__REDIRFROM_X


1059 #undeà
__REDIRTO_X


1062 #ià(
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
defšed
 
_LIBC
)) \

1063 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1064 
	#_MdoubË_
 
_Flßt64


	)

1065 
	#__MATH_DECLARING_DOUBLE
 0

	)

1066 
	#__MATH_DECLARING_FLOATN
 1

	)

1067 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1068 
funùiÚ
 ## 
f64
 ## 
»’Œªt


	)

1069 #ià
__HAVE_DISTINCT_FLOAT64


1070 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1071 
__
 ## 
funùiÚ
 ## 
f64
 ## 
»’Œªt
 ## 
_fš™e


	)

1073 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1074 
__
 ## 
funùiÚ
 ## 
»’Œªt
 ## 
_fš™e


	)

1076 
	~<b™s/m©h-fš™e.h
>

1077 #undeà
_MdoubË_


1078 #undeà
__MATH_DECLARING_DOUBLE


1079 #undeà
__MATH_DECLARING_FLOATN


1080 #undeà
__REDIRFROM_X


1081 #undeà
__REDIRTO_X


1084 #ià(
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
defšed
 
_LIBC
)) \

1085 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1086 
	#_MdoubË_
 
_Flßt128


	)

1087 
	#__MATH_DECLARING_DOUBLE
 0

	)

1088 
	#__MATH_DECLARING_FLOATN
 1

	)

1089 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1090 
funùiÚ
 ## 
f128
 ## 
»’Œªt


	)

1091 #ià
__HAVE_DISTINCT_FLOAT128


1092 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1093 
__
 ## 
funùiÚ
 ## 
f128
 ## 
»’Œªt
 ## 
_fš™e


	)

1095 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1096 
__
 ## 
funùiÚ
 ## 
l
 ## 
»’Œªt
 ## 
_fš™e


	)

1098 
	~<b™s/m©h-fš™e.h
>

1099 #undeà
_MdoubË_


1100 #undeà
__MATH_DECLARING_DOUBLE


1101 #undeà
__MATH_DECLARING_FLOATN


1102 #undeà
__REDIRFROM_X


1103 #undeà
__REDIRTO_X


1106 #ià(
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
defšed
 
_LIBC
)) \

1107 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1108 
	#_MdoubË_
 
_Flßt32x


	)

1109 
	#__MATH_DECLARING_DOUBLE
 0

	)

1110 
	#__MATH_DECLARING_FLOATN
 1

	)

1111 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1112 
funùiÚ
 ## 
f32x
 ## 
»’Œªt


	)

1113 #ià
__HAVE_DISTINCT_FLOAT32X


1114 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1115 
__
 ## 
funùiÚ
 ## 
f32x
 ## 
»’Œªt
 ## 
_fš™e


	)

1117 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1118 
__
 ## 
funùiÚ
 ## 
»’Œªt
 ## 
_fš™e


	)

1120 
	~<b™s/m©h-fš™e.h
>

1121 #undeà
_MdoubË_


1122 #undeà
__MATH_DECLARING_DOUBLE


1123 #undeà
__MATH_DECLARING_FLOATN


1124 #undeà
__REDIRFROM_X


1125 #undeà
__REDIRTO_X


1128 #ià(
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
defšed
 
_LIBC
)) \

1129 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1130 
	#_MdoubË_
 
_Flßt64x


	)

1131 
	#__MATH_DECLARING_DOUBLE
 0

	)

1132 
	#__MATH_DECLARING_FLOATN
 1

	)

1133 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1134 
funùiÚ
 ## 
f64x
 ## 
»’Œªt


	)

1135 #ià
__HAVE_DISTINCT_FLOAT64X


1136 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1137 
__
 ## 
funùiÚ
 ## 
f64x
 ## 
»’Œªt
 ## 
_fš™e


	)

1138 #–ià
__HAVE_FLOAT64X_LONG_DOUBLE


1139 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1140 
__
 ## 
funùiÚ
 ## 
l
 ## 
»’Œªt
 ## 
_fš™e


	)

1142 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1143 
__
 ## 
funùiÚ
 ## 
f128
 ## 
»’Œªt
 ## 
_fš™e


	)

1145 
	~<b™s/m©h-fš™e.h
>

1146 #undeà
_MdoubË_


1147 #undeà
__MATH_DECLARING_DOUBLE


1148 #undeà
__MATH_DECLARING_FLOATN


1149 #undeà
__REDIRFROM_X


1150 #undeà
__REDIRTO_X


1153 #ià(
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
defšed
 
_LIBC
)) \

1154 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1155 
	#_MdoubË_
 
_Flßt128x


	)

1156 
	#__MATH_DECLARING_DOUBLE
 0

	)

1157 
	#__MATH_DECLARING_FLOATN
 1

	)

1158 
	#__REDIRFROM_X
(
funùiÚ
, 
»’Œªt
) \

1159 
funùiÚ
 ## 
f128x
 ## 
»’Œªt


	)

1160 #ià
__HAVE_DISTINCT_FLOAT128X


1161 
	#__REDIRTO_X
(
funùiÚ
, 
»’Œªt
) \

1162 
__
 ## 
funùiÚ
 ## 
f128x
 ## 
»’Œªt
 ## 
_fš™e


	)

1166 
	~<b™s/m©h-fš™e.h
>

1167 #undeà
_MdoubË_


1168 #undeà
__MATH_DECLARING_DOUBLE


1169 #undeà
__MATH_DECLARING_FLOATN


1170 #undeà
__REDIRFROM_X


1171 #undeà
__REDIRTO_X


1176 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

1179 #ià
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1180 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0L)

	)

1181 #–ià
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1182 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0)

	)

1183 #–ià
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1184 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0f)

	)

1186 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (y))

	)

1191 #ià!
defšed
 
__ılu¥lus
 || (__ılu¥lu < 201103L && !defšed 
__GNUC__
)

1192 
	#i£qsig
(
x
, 
y
) \

1193 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__i£qsig
, ((x), (y)))

	)

1206 
‹m¶©e
<
ty³Çme
> 
__i£qsig_ty³
;

1208 
‹m¶©e
<> 
__i£qsig_ty³
<>

1210 
	`__ÿÎ
 (
__x
, 
__y
è
	`throw
 ()

1212  
	`__i£qsigf
 (
__x
, 
__y
);

1216 
‹m¶©e
<> 
__i£qsig_ty³
<>

1218 
	`__ÿÎ
 (
__x
, 
__y
è
	`throw
 ()

1220  
	`__i£qsig
 (
__x
, 
__y
);

1224 
‹m¶©e
<> 
__i£qsig_ty³
<>

1226 
	`__ÿÎ
 (
__x
, 
__y
è
	`throw
 ()

1228 #iâdeà
__NO_LONG_DOUBLE_MATH


1229  
	`__i£qsigl
 (
__x
, 
__y
);

1231  
	`__i£qsig
 (
__x
, 
__y
);

1236 #ià
__HAVE_DISTINCT_FLOAT128


1237 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt128
>

1239 
	`__ÿÎ
 (
_Flßt128
 
__x
, _Flßt128 
__y
è
	`throw
 ()

1241  
	`__i£qsigf128
 (
__x
, 
__y
);

1246 
‹m¶©e
<
ty³Çme
 
_T1
,y³Çm
_T2
>

1247 
šlše
 

1248 
	`i£qsig
 (
_T1
 
__x
, 
_T2
 
__y
è
	`throw
 ()

1250 #ià
__ılu¥lus
 >= 201103L

1251 
	`deşty³
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)è
	t_T3
;

1253 
	`__ty³of
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)è
	t_T3
;

1255  
__i£qsig_ty³
<
_T3
>::
	`__ÿÎ
 (
__x
, 
__y
);

1258 
	}
}

1263 
__END_DECLS


	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<b™s/libc-h—d”-¡¬t.h
>

27 
	~<b™s/ty³s.h
>

28 
	~<b™s/wch¬.h
>

29 
	~<b™s/wÜdsize.h
>

34 
	~<b™s/¡dšt-šŠ.h
>

37 
	~<b™s/¡dšt-ušŠ.h
>

43 sigÃd 
	tšt_Ëa¡8_t
;

44 
	tšt_Ëa¡16_t
;

45 
	tšt_Ëa¡32_t
;

46 #ià
__WORDSIZE
 == 64

47 
	tšt_Ëa¡64_t
;

49 
__ex‹nsiÚ__


50 
	tšt_Ëa¡64_t
;

54 
	tušt_Ëa¡8_t
;

55 
	tušt_Ëa¡16_t
;

56 
	tušt_Ëa¡32_t
;

57 #ià
__WORDSIZE
 == 64

58 
	tušt_Ëa¡64_t
;

60 
__ex‹nsiÚ__


61 
	tušt_Ëa¡64_t
;

68 sigÃd 
	tšt_ç¡8_t
;

69 #ià
__WORDSIZE
 == 64

70 
	tšt_ç¡16_t
;

71 
	tšt_ç¡32_t
;

72 
	tšt_ç¡64_t
;

74 
	tšt_ç¡16_t
;

75 
	tšt_ç¡32_t
;

76 
__ex‹nsiÚ__


77 
	tšt_ç¡64_t
;

81 
	tušt_ç¡8_t
;

82 #ià
__WORDSIZE
 == 64

83 
	tušt_ç¡16_t
;

84 
	tušt_ç¡32_t
;

85 
	tušt_ç¡64_t
;

87 
	tušt_ç¡16_t
;

88 
	tušt_ç¡32_t
;

89 
__ex‹nsiÚ__


90 
	tušt_ç¡64_t
;

95 #ià
__WORDSIZE
 == 64

96 #iâdeà
__šŒ_t_defšed


97 
	tšŒ_t
;

98 
	#__šŒ_t_defšed


	)

100 
	tušŒ_t
;

102 #iâdeà
__šŒ_t_defšed


103 
	tšŒ_t
;

104 
	#__šŒ_t_defšed


	)

106 
	tušŒ_t
;

111 
__štmax_t
 
	tštmax_t
;

112 
__uštmax_t
 
	tuštmax_t
;

115 #ià
__WORDSIZE
 == 64

116 
	#__INT64_C
(
c
èø## 
L


	)

117 
	#__UINT64_C
(
c
èø## 
UL


	)

119 
	#__INT64_C
(
c
èø## 
LL


	)

120 
	#__UINT64_C
(
c
èø## 
ULL


	)

126 
	#INT8_MIN
 (-128)

	)

127 
	#INT16_MIN
 (-32767-1)

	)

128 
	#INT32_MIN
 (-2147483647-1)

	)

129 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

131 
	#INT8_MAX
 (127)

	)

132 
	#INT16_MAX
 (32767)

	)

133 
	#INT32_MAX
 (2147483647)

	)

134 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

137 
	#UINT8_MAX
 (255)

	)

138 
	#UINT16_MAX
 (65535)

	)

139 
	#UINT32_MAX
 (4294967295U)

	)

140 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

144 
	#INT_LEAST8_MIN
 (-128)

	)

145 
	#INT_LEAST16_MIN
 (-32767-1)

	)

146 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

147 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

149 
	#INT_LEAST8_MAX
 (127)

	)

150 
	#INT_LEAST16_MAX
 (32767)

	)

151 
	#INT_LEAST32_MAX
 (2147483647)

	)

152 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

155 
	#UINT_LEAST8_MAX
 (255)

	)

156 
	#UINT_LEAST16_MAX
 (65535)

	)

157 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

158 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

162 
	#INT_FAST8_MIN
 (-128)

	)

163 #ià
__WORDSIZE
 == 64

164 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

165 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

167 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

168 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

170 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

172 
	#INT_FAST8_MAX
 (127)

	)

173 #ià
__WORDSIZE
 == 64

174 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

175 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

177 
	#INT_FAST16_MAX
 (2147483647)

	)

178 
	#INT_FAST32_MAX
 (2147483647)

	)

180 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

183 
	#UINT_FAST8_MAX
 (255)

	)

184 #ià
__WORDSIZE
 == 64

185 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

186 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

188 
	#UINT_FAST16_MAX
 (4294967295U)

	)

189 
	#UINT_FAST32_MAX
 (4294967295U)

	)

191 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

195 #ià
__WORDSIZE
 == 64

196 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

197 
	#INTPTR_MAX
 (9223372036854775807L)

	)

198 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

200 
	#INTPTR_MIN
 (-2147483647-1)

	)

201 
	#INTPTR_MAX
 (2147483647)

	)

202 
	#UINTPTR_MAX
 (4294967295U)

	)

207 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

209 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

218 #ià
__WORDSIZE
 == 64

219 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

220 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

222 #ià
__WORDSIZE32_PTRDIFF_LONG


223 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

224 
	#PTRDIFF_MAX
 (2147483647L)

	)

226 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

227 
	#PTRDIFF_MAX
 (2147483647)

	)

232 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

233 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

236 #ià
__WORDSIZE
 == 64

237 
	#SIZE_MAX
 (18446744073709551615UL)

	)

239 #ià
__WORDSIZE32_SIZE_ULONG


240 
	#SIZE_MAX
 (4294967295UL)

	)

242 
	#SIZE_MAX
 (4294967295U)

	)

247 #iâdeà
WCHAR_MIN


249 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

250 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

254 
	#WINT_MIN
 (0u)

	)

255 
	#WINT_MAX
 (4294967295u)

	)

258 
	#INT8_C
(
c
è
	)
c

259 
	#INT16_C
(
c
è
	)
c

260 
	#INT32_C
(
c
è
	)
c

261 #ià
__WORDSIZE
 == 64

262 
	#INT64_C
(
c
èø## 
L


	)

264 
	#INT64_C
(
c
èø## 
LL


	)

268 
	#UINT8_C
(
c
è
	)
c

269 
	#UINT16_C
(
c
è
	)
c

270 
	#UINT32_C
(
c
èø## 
U


	)

271 #ià
__WORDSIZE
 == 64

272 
	#UINT64_C
(
c
èø## 
UL


	)

274 
	#UINT64_C
(
c
èø## 
ULL


	)

278 #ià
__WORDSIZE
 == 64

279 
	#INTMAX_C
(
c
èø## 
L


	)

280 
	#UINTMAX_C
(
c
èø## 
UL


	)

282 
	#INTMAX_C
(
c
èø## 
LL


	)

283 
	#UINTMAX_C
(
c
èø## 
ULL


	)

286 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

288 
	#INT8_WIDTH
 8

	)

289 
	#UINT8_WIDTH
 8

	)

290 
	#INT16_WIDTH
 16

	)

291 
	#UINT16_WIDTH
 16

	)

292 
	#INT32_WIDTH
 32

	)

293 
	#UINT32_WIDTH
 32

	)

294 
	#INT64_WIDTH
 64

	)

295 
	#UINT64_WIDTH
 64

	)

297 
	#INT_LEAST8_WIDTH
 8

	)

298 
	#UINT_LEAST8_WIDTH
 8

	)

299 
	#INT_LEAST16_WIDTH
 16

	)

300 
	#UINT_LEAST16_WIDTH
 16

	)

301 
	#INT_LEAST32_WIDTH
 32

	)

302 
	#UINT_LEAST32_WIDTH
 32

	)

303 
	#INT_LEAST64_WIDTH
 64

	)

304 
	#UINT_LEAST64_WIDTH
 64

	)

306 
	#INT_FAST8_WIDTH
 8

	)

307 
	#UINT_FAST8_WIDTH
 8

	)

308 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

309 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

310 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

311 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

312 
	#INT_FAST64_WIDTH
 64

	)

313 
	#UINT_FAST64_WIDTH
 64

	)

315 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

316 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

318 
	#INTMAX_WIDTH
 64

	)

319 
	#UINTMAX_WIDTH
 64

	)

321 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

322 
	#SIG_ATOMIC_WIDTH
 32

	)

323 
	#SIZE_WIDTH
 
__WORDSIZE


	)

324 
	#WCHAR_WIDTH
 32

	)

325 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdlib.h

22 #iâdef 
_STDLIB_H


24 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

25 
	~<b™s/libc-h—d”-¡¬t.h
>

28 
	#__Ãed_size_t


	)

29 
	#__Ãed_wch¬_t


	)

30 
	#__Ãed_NULL


	)

31 
	~<¡ddef.h
>

33 
	g__BEGIN_DECLS


35 
	#_STDLIB_H
 1

	)

37 #ià(
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8
è&& !defšed 
_SYS_WAIT_H


39 
	~<b™s/wa™æags.h
>

40 
	~<b™s/wa™¡©us.h
>

43 
	#WEXITSTATUS
(
¡©us
è
	`__WEXITSTATUS
 (¡©us)

	)

44 
	#WTERMSIG
(
¡©us
è
	`__WTERMSIG
 (¡©us)

	)

45 
	#WSTOPSIG
(
¡©us
è
	`__WSTOPSIG
 (¡©us)

	)

46 
	#WIFEXITED
(
¡©us
è
	`__WIFEXITED
 (¡©us)

	)

47 
	#WIFSIGNALED
(
¡©us
è
	`__WIFSIGNALED
 (¡©us)

	)

48 
	#WIFSTOPPED
(
¡©us
è
	`__WIFSTOPPED
 (¡©us)

	)

49 #ifdeà
__WIFCONTINUED


50 
	#WIFCONTINUED
(
¡©us
è
	`__WIFCONTINUED
 (¡©us)

	)

55 
	~<b™s/æßŠ.h
>

60 
	mquÙ
;

61 
	m»m
;

62 } 
	tdiv_t
;

65 #iâdeà
__ldiv_t_defšed


68 
	mquÙ
;

69 
	m»m
;

70 } 
	tldiv_t
;

71 
	#__ldiv_t_defšed
 1

	)

74 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__Îdiv_t_defšed


76 
__ex‹nsiÚ__
 struct

78 
	mquÙ
;

79 
	m»m
;

80 } 
	tÎdiv_t
;

81 
	#__Îdiv_t_defšed
 1

	)

86 
	#RAND_MAX
 2147483647

	)

91 
	#EXIT_FAILURE
 1

	)

92 
	#EXIT_SUCCESS
 0

	)

96 
	#MB_CUR_MAX
 (
	`__ùy³_g‘_mb_cur_max
 ())

	)

97 
size_t
 
	$__ùy³_g‘_mb_cur_max
 (è
__THROW
 
__wur
;

101 
	$©of
 (cÚ¡ *
__ÅŒ
)

102 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

104 
	$©oi
 (cÚ¡ *
__ÅŒ
)

105 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

107 
	$©Ş
 (cÚ¡ *
__ÅŒ
)

108 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

110 #ifdeà
__USE_ISOC99


112 
__ex‹nsiÚ__
 
	$©Şl
 (cÚ¡ *
__ÅŒ
)

113 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

117 
	$¡¹od
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

118 **
__»¡riù
 
__’d±r
)

119 
__THROW
 
	`__nÚnuÎ
 ((1));

121 #ifdef 
__USE_ISOC99


123 
	$¡¹of
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

124 **
__»¡riù
 
__’d±r
è
__THROW
 
	`__nÚnuÎ
 ((1));

126 
	$¡¹Şd
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

127 **
__»¡riù
 
__’d±r
)

128 
__THROW
 
	`__nÚnuÎ
 ((1));

133 #ià
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
_Flßt16
 
	$¡¹of16
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

135 **
__»¡riù
 
__’d±r
)

136 
__THROW
 
	`__nÚnuÎ
 ((1));

139 #ià
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

140 
_Flßt32
 
	$¡¹of32
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

141 **
__»¡riù
 
__’d±r
)

142 
__THROW
 
	`__nÚnuÎ
 ((1));

145 #ià
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

146 
_Flßt64
 
	$¡¹of64
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

147 **
__»¡riù
 
__’d±r
)

148 
__THROW
 
	`__nÚnuÎ
 ((1));

151 #ià
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

152 
_Flßt128
 
	$¡¹of128
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

153 **
__»¡riù
 
__’d±r
)

154 
__THROW
 
	`__nÚnuÎ
 ((1));

157 #ià
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

158 
_Flßt32x
 
	$¡¹of32x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

159 **
__»¡riù
 
__’d±r
)

160 
__THROW
 
	`__nÚnuÎ
 ((1));

163 #ià
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

164 
_Flßt64x
 
	$¡¹of64x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

165 **
__»¡riù
 
__’d±r
)

166 
__THROW
 
	`__nÚnuÎ
 ((1));

169 #ià
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

170 
_Flßt128x
 
	$¡¹of128x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

171 **
__»¡riù
 
__’d±r
)

172 
__THROW
 
	`__nÚnuÎ
 ((1));

176 
	$¡¹Ş
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

177 **
__»¡riù
 
__’d±r
, 
__ba£
)

178 
__THROW
 
	`__nÚnuÎ
 ((1));

180 
	$¡¹oul
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

181 **
__»¡riù
 
__’d±r
, 
__ba£
)

182 
__THROW
 
	`__nÚnuÎ
 ((1));

184 #ifdeà
__USE_MISC


186 
__ex‹nsiÚ__


187 
	$¡¹oq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

188 **
__»¡riù
 
__’d±r
, 
__ba£
)

189 
__THROW
 
	`__nÚnuÎ
 ((1));

191 
__ex‹nsiÚ__


192 
	$¡¹ouq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

193 **
__»¡riù
 
__’d±r
, 
__ba£
)

194 
__THROW
 
	`__nÚnuÎ
 ((1));

197 #ifdeà
__USE_ISOC99


199 
__ex‹nsiÚ__


200 
	$¡¹Şl
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

201 **
__»¡riù
 
__’d±r
, 
__ba£
)

202 
__THROW
 
	`__nÚnuÎ
 ((1));

204 
__ex‹nsiÚ__


205 
	$¡¹ouÎ
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

206 **
__»¡riù
 
__’d±r
, 
__ba£
)

207 
__THROW
 
	`__nÚnuÎ
 ((1));

211 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

212 
	$¡räomd
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

213 
__f
)

214 
__THROW
 
	`__nÚnuÎ
 ((3));

216 
	$¡räomf
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

217 
__f
)

218 
__THROW
 
	`__nÚnuÎ
 ((3));

220 
	$¡räoml
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

221 
__f
)

222 
__THROW
 
	`__nÚnuÎ
 ((3));

225 #ià
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

226 
	$¡räomf16
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

227 
_Flßt16
 
__f
)

228 
__THROW
 
	`__nÚnuÎ
 ((3));

231 #ià
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

232 
	$¡räomf32
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

233 
_Flßt32
 
__f
)

234 
__THROW
 
	`__nÚnuÎ
 ((3));

237 #ià
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

238 
	$¡räomf64
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

239 
_Flßt64
 
__f
)

240 
__THROW
 
	`__nÚnuÎ
 ((3));

243 #ià
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

244 
	$¡räomf128
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

245 
_Flßt128
 
__f
)

246 
__THROW
 
	`__nÚnuÎ
 ((3));

249 #ià
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

250 
	$¡räomf32x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

251 
_Flßt32x
 
__f
)

252 
__THROW
 
	`__nÚnuÎ
 ((3));

255 #ià
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

256 
	$¡räomf64x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

257 
_Flßt64x
 
__f
)

258 
__THROW
 
	`__nÚnuÎ
 ((3));

261 #ià
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

262 
	$¡räomf128x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

263 
_Flßt128x
 
__f
)

264 
__THROW
 
	`__nÚnuÎ
 ((3));

268 #ifdeà
__USE_GNU


272 
	~<b™s/ty³s/loÿË_t.h
>

274 
	$¡¹Ş_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

275 **
__»¡riù
 
__’d±r
, 
__ba£
,

276 
loÿË_t
 
__loc
è
__THROW
 
	`__nÚnuÎ
 ((1, 4));

278 
	$¡¹oul_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

279 **
__»¡riù
 
__’d±r
,

280 
__ba£
, 
loÿË_t
 
__loc
)

281 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

283 
__ex‹nsiÚ__


284 
	$¡¹Şl_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

285 **
__»¡riù
 
__’d±r
, 
__ba£
,

286 
loÿË_t
 
__loc
)

287 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

289 
__ex‹nsiÚ__


290 
	$¡¹ouÎ_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

291 **
__»¡riù
 
__’d±r
,

292 
__ba£
, 
loÿË_t
 
__loc
)

293 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

295 
	$¡¹od_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

296 **
__»¡riù
 
__’d±r
, 
loÿË_t
 
__loc
)

297 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

299 
	$¡¹of_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

300 **
__»¡riù
 
__’d±r
, 
loÿË_t
 
__loc
)

301 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

303 
	$¡¹Şd_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

304 **
__»¡riù
 
__’d±r
,

305 
loÿË_t
 
__loc
)

306 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

308 #ià
__HAVE_FLOAT16


309 
_Flßt16
 
	$¡¹of16_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

310 **
__»¡riù
 
__’d±r
,

311 
loÿË_t
 
__loc
)

312 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

315 #ià
__HAVE_FLOAT32


316 
_Flßt32
 
	$¡¹of32_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

317 **
__»¡riù
 
__’d±r
,

318 
loÿË_t
 
__loc
)

319 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

322 #ià
__HAVE_FLOAT64


323 
_Flßt64
 
	$¡¹of64_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

324 **
__»¡riù
 
__’d±r
,

325 
loÿË_t
 
__loc
)

326 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

329 #ià
__HAVE_FLOAT128


330 
_Flßt128
 
	$¡¹of128_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

331 **
__»¡riù
 
__’d±r
,

332 
loÿË_t
 
__loc
)

333 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

336 #ià
__HAVE_FLOAT32X


337 
_Flßt32x
 
	$¡¹of32x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

338 **
__»¡riù
 
__’d±r
,

339 
loÿË_t
 
__loc
)

340 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

343 #ià
__HAVE_FLOAT64X


344 
_Flßt64x
 
	$¡¹of64x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

345 **
__»¡riù
 
__’d±r
,

346 
loÿË_t
 
__loc
)

347 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

350 #ià
__HAVE_FLOAT128X


351 
_Flßt128x
 
	$¡¹of128x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

352 **
__»¡riù
 
__’d±r
,

353 
loÿË_t
 
__loc
)

354 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

359 #ifdeà
__USE_EXTERN_INLINES


360 
__ex‹º_šlše
 

361 
	`__NTH
 (
	$©oi
 (cÚ¡ *
__ÅŒ
))

363  (è
	`¡¹Ş
 (
__ÅŒ
, (**è
NULL
, 10);

364 
	}
}

365 
__ex‹º_šlše
 

366 
__NTH
 (
	$©Ş
 (cÚ¡ *
__ÅŒ
))

368  
	`¡¹Ş
 (
__ÅŒ
, (**è
NULL
, 10);

369 
	}
}

371 #ifdeà
__USE_ISOC99


372 
__ex‹nsiÚ__
 
__ex‹º_šlše
 

373 
__NTH
 (
	$©Şl
 (cÚ¡ *
__ÅŒ
))

375  
	`¡¹Şl
 (
__ÅŒ
, (**è
NULL
, 10);

376 
	}
}

381 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


385 *
	$l64a
 (
__n
è
__THROW
 
__wur
;

388 
	$a64l
 (cÚ¡ *
__s
)

389 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

393 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


394 
	~<sys/ty³s.h
>

401 
	$¿ndom
 (è
__THROW
;

404 
	$¤ªdom
 (
__£ed
è
__THROW
;

410 *
	$š™¡©e
 (
__£ed
, *
__¡©ebuf
,

411 
size_t
 
__¡©–’
è
__THROW
 
	`__nÚnuÎ
 ((2));

415 *
	$£t¡©e
 (*
__¡©ebuf
è
__THROW
 
	`__nÚnuÎ
 ((1));

418 #ifdeà
__USE_MISC


423 
	s¿ndom_d©a


425 
št32_t
 *
åŒ
;

426 
št32_t
 *
½Œ
;

427 
št32_t
 *
¡©e
;

428 
¿nd_ty³
;

429 
¿nd_deg
;

430 
¿nd_£p
;

431 
št32_t
 *
’d_±r
;

434 
	$¿ndom_r
 (
¿ndom_d©a
 *
__»¡riù
 
__buf
,

435 
št32_t
 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

437 
	$¤ªdom_r
 (
__£ed
, 
¿ndom_d©a
 *
__buf
)

438 
__THROW
 
	`__nÚnuÎ
 ((2));

440 
	$š™¡©e_r
 (
__£ed
, *
__»¡riù
 
__¡©ebuf
,

441 
size_t
 
__¡©–’
,

442 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

443 
__THROW
 
	`__nÚnuÎ
 ((2, 4));

445 
	$£t¡©e_r
 (*
__»¡riù
 
__¡©ebuf
,

446 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

447 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

453 
	$¿nd
 (è
__THROW
;

455 
	$¤ªd
 (
__£ed
è
__THROW
;

457 #ifdeà
__USE_POSIX199506


459 
	$¿nd_r
 (*
__£ed
è
__THROW
;

463 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


467 
	$d¿nd48
 (è
__THROW
;

468 
	$”ªd48
 (
__xsubi
[3]è
__THROW
 
	`__nÚnuÎ
 ((1));

471 
	$Ìªd48
 (è
__THROW
;

472 
	$Äªd48
 (
__xsubi
[3])

473 
__THROW
 
	`__nÚnuÎ
 ((1));

476 
	$m¿nd48
 (è
__THROW
;

477 
	$j¿nd48
 (
__xsubi
[3])

478 
__THROW
 
	`__nÚnuÎ
 ((1));

481 
	$¤ªd48
 (
__£edv®
è
__THROW
;

482 *
	$£ed48
 (
__£ed16v
[3])

483 
__THROW
 
	`__nÚnuÎ
 ((1));

484 
	$lcÚg48
 (
__·¿m
[7]è
__THROW
 
	`__nÚnuÎ
 ((1));

486 #ifdeà
__USE_MISC


490 
	sd¿nd48_d©a


492 
__x
[3];

493 
__Şd_x
[3];

494 
__c
;

495 
__š™
;

496 
__ex‹nsiÚ__
 
__a
;

501 
	$d¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

502 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

503 
	$”ªd48_r
 (
__xsubi
[3],

504 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

505 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

508 
	$Ìªd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

509 *
__»¡riù
 
__»suÉ
)

510 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

511 
	$Äªd48_r
 (
__xsubi
[3],

512 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

513 *
__»¡riù
 
__»suÉ
)

514 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

517 
	$m¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

518 *
__»¡riù
 
__»suÉ
)

519 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

520 
	$j¿nd48_r
 (
__xsubi
[3],

521 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

522 *
__»¡riù
 
__»suÉ
)

523 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

526 
	$¤ªd48_r
 (
__£edv®
, 
d¿nd48_d©a
 *
__bufãr
)

527 
__THROW
 
	`__nÚnuÎ
 ((2));

529 
	$£ed48_r
 (
__£ed16v
[3],

530 
d¿nd48_d©a
 *
__bufãr
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

532 
	$lcÚg48_r
 (
__·¿m
[7],

533 
d¿nd48_d©a
 *
__bufãr
)

534 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

539 *
	$m®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

541 *
	$ÿÎoc
 (
size_t
 
__nmemb
, size_ˆ
__size
)

542 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

549 *
	$»®loc
 (*
__±r
, 
size_t
 
__size
)

550 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
;

552 #ifdeà
__USE_GNU


558 *
	$»®loÿ¼ay
 (*
__±r
, 
size_t
 
__nmemb
, size_ˆ
__size
)

559 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
;

563 
	$ä“
 (*
__±r
è
__THROW
;

565 #ifdeà
__USE_MISC


566 
	~<®loÿ.h
>

569 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
) \

570 || 
defšed
 
__USE_MISC


572 *
	$v®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

575 #ifdeà
__USE_XOPEN2K


577 
	$posix_mem®ign
 (**
__mem±r
, 
size_t
 
__®ignm’t
, size_ˆ
__size
)

578 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

581 #ifdeà
__USE_ISOC11


583 *
	$®igÃd_®loc
 (
size_t
 
__®ignm’t
, size_ˆ
__size
)

584 
__THROW
 
__©Œibu‹_m®loc__
 
	`__©Œibu‹_®loc_size__
 ((2)è
__wur
;

588 
	$abÜt
 (è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

592 
	$©ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

594 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


596 #ifdeà
__ılu¥lus


597 "C++" 
	$©_quick_ex™
 ((*
__func
) ())

598 
__THROW
 
	`__asm
 ("©_quick_ex™"è
	`__nÚnuÎ
 ((1));

600 
	$©_quick_ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

604 #ifdef 
__USE_MISC


607 
	$Ú_ex™
 ((*
__func
è(
__¡©us
, *
__¬g
), *__arg)

608 
__THROW
 
	`__nÚnuÎ
 ((1));

614 
	$ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

616 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


620 
	$quick_ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

623 #ifdeà
__USE_ISOC99


626 
	$_Ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

631 *
	$g‘’v
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

633 #ifdeà
__USE_GNU


636 *
	$£cu»_g‘’v
 (cÚ¡ *
__Çme
)

637 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

640 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


644 
	$pu‹nv
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

647 #ifdeà
__USE_XOPEN2K


650 
	$£‹nv
 (cÚ¡ *
__Çme
, cÚ¡ *
__v®ue
, 
__»¶aû
)

651 
__THROW
 
	`__nÚnuÎ
 ((2));

654 
	$un£‹nv
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1));

657 #ifdef 
__USE_MISC


661 
	$ş—»nv
 (è
__THROW
;

665 #ià
defšed
 
__USE_MISC
 \

666 || (
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
)

672 *
	$mk‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1));

675 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


684 #iâdeà
__USE_FILE_OFFSET64


685 
	$mk¡emp
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

687 #ifdeà
__REDIRECT


688 
	`__REDIRECT
 (
mk¡emp
, (*
__‹m¶©e
), 
mk¡emp64
)

689 
	`__nÚnuÎ
 ((1)è
__wur
;

691 
	#mk¡emp
 
mk¡emp64


	)

694 #ifdeà
__USE_LARGEFILE64


695 
	$mk¡emp64
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

699 #ifdeà
__USE_MISC


706 #iâdeà
__USE_FILE_OFFSET64


707 
	$mk¡emps
 (*
__‹m¶©e
, 
__suffixËn
è
	`__nÚnuÎ
 ((1)è
__wur
;

709 #ifdeà
__REDIRECT


710 
	`__REDIRECT
 (
mk¡emps
, (*
__‹m¶©e
, 
__suffixËn
),

711 
mk¡emps64
è
	`__nÚnuÎ
 ((1)è
__wur
;

713 
	#mk¡emps
 
mk¡emps64


	)

716 #ifdeà
__USE_LARGEFILE64


717 
	$mk¡emps64
 (*
__‹m¶©e
, 
__suffixËn
)

718 
	`__nÚnuÎ
 ((1)è
__wur
;

722 #ifdeà
__USE_XOPEN2K8


728 *
	$mkd‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

731 #ifdeà
__USE_GNU


738 #iâdeà
__USE_FILE_OFFSET64


739 
	$mko¡emp
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

741 #ifdeà
__REDIRECT


742 
	`__REDIRECT
 (
mko¡emp
, (*
__‹m¶©e
, 
__æags
), 
mko¡emp64
)

743 
	`__nÚnuÎ
 ((1)è
__wur
;

745 
	#mko¡emp
 
mko¡emp64


	)

748 #ifdeà
__USE_LARGEFILE64


749 
	$mko¡emp64
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

758 #iâdeà
__USE_FILE_OFFSET64


759 
	$mko¡emps
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

760 
	`__nÚnuÎ
 ((1)è
__wur
;

762 #ifdeà
__REDIRECT


763 
	`__REDIRECT
 (
mko¡emps
, (*
__‹m¶©e
, 
__suffixËn
,

764 
__æags
), 
mko¡emps64
)

765 
	`__nÚnuÎ
 ((1)è
__wur
;

767 
	#mko¡emps
 
mko¡emps64


	)

770 #ifdeà
__USE_LARGEFILE64


771 
	$mko¡emps64
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

772 
	`__nÚnuÎ
 ((1)è
__wur
;

781 
	$sy¡em
 (cÚ¡ *
__commªd
è
__wur
;

784 #ifdef 
__USE_GNU


787 *
	$ÿnÚiÿlize_fe_Çme
 (cÚ¡ *
__Çme
)

788 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

791 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


797 *
	$»®·th
 (cÚ¡ *
__»¡riù
 
__Çme
,

798 *
__»¡riù
 
__»sŞved
è
__THROW
 
__wur
;

803 #iâdeà
__COMPAR_FN_T


804 
	#__COMPAR_FN_T


	)

805 (*
	t__com·r_â_t
) (const *, const *);

807 #ifdef 
__USE_GNU


808 
__com·r_â_t
 
	tcom·risÚ_â_t
;

811 #ifdeà
__USE_GNU


812 (*
	t__com·r_d_â_t
) (const *, const *, *);

817 *
	$b£¬ch
 (cÚ¡ *
__key
, cÚ¡ *
__ba£
,

818 
size_t
 
__nmemb
, size_ˆ
__size
, 
__com·r_â_t
 
__com·r
)

819 
	`__nÚnuÎ
 ((1, 2, 5)è
__wur
;

821 #ifdeà
__USE_EXTERN_INLINES


822 
	~<b™s/¡dlib-b£¬ch.h
>

827 
	$qsÜt
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

828 
__com·r_â_t
 
__com·r
è
	`__nÚnuÎ
 ((1, 4));

829 #ifdeà
__USE_GNU


830 
	$qsÜt_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

831 
__com·r_d_â_t
 
__com·r
, *
__¬g
)

832 
	`__nÚnuÎ
 ((1, 4));

837 
	$abs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

838 
	$Ïbs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

840 #ifdeà
__USE_ISOC99


841 
__ex‹nsiÚ__
 
	$Îabs
 (
__x
)

842 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

849 
div_t
 
	$div
 (
__num”
, 
__d’om
)

850 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

851 
ldiv_t
 
	$ldiv
 (
__num”
, 
__d’om
)

852 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

854 #ifdeà
__USE_ISOC99


855 
__ex‹nsiÚ__
 
Îdiv_t
 
	$Îdiv
 (
__num”
,

856 
__d’om
)

857 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

861 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
) \

862 || 
defšed
 
__USE_MISC


869 *
	$ecvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

870 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

875 *
	$fcvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

876 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

881 *
	$gcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

882 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

885 #ifdeà
__USE_MISC


887 *
	$qecvt
 (
__v®ue
, 
__ndig™
,

888 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
)

889 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

890 *
	$qfcvt
 (
__v®ue
, 
__ndig™
,

891 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
)

892 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

893 *
	$qgcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

894 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

899 
	$ecvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

900 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

901 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

902 
	$fcvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

903 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

904 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

906 
	$qecvt_r
 (
__v®ue
, 
__ndig™
,

907 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
,

908 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

909 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

910 
	$qfcvt_r
 (
__v®ue
, 
__ndig™
,

911 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
,

912 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

913 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

919 
	$mbËn
 (cÚ¡ *
__s
, 
size_t
 
__n
è
__THROW
;

922 
	$mbtowc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

923 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

926 
	$wùomb
 (*
__s
, 
wch¬_t
 
__wch¬
è
__THROW
;

930 
size_t
 
	$mb¡owcs
 (
wch¬_t
 *
__»¡riù
 
__pwcs
,

931 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

933 
size_t
 
	$wc¡ombs
 (*
__»¡riù
 
__s
,

934 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__pwcs
, 
size_t
 
__n
)

935 
__THROW
;

938 #ifdeà
__USE_MISC


943 
	$½m©ch
 (cÚ¡ *
__»¥Ú£
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

947 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


954 
	$g‘subİt
 (**
__»¡riù
 
__İtiÚp
,

955 *cÚ¡ *
__»¡riù
 
__tok’s
,

956 **
__»¡riù
 
__v®u•
)

957 
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3)è
__wur
;

961 #ifdeà
__USE_XOPEN


963 
	$£tkey
 (cÚ¡ *
__key
è
__THROW
 
	`__nÚnuÎ
 ((1));

969 #ifdeà
__USE_XOPEN2KXSI


971 
	$posix_İ’±
 (
__oæag
è
__wur
;

974 #ifdeà
__USE_XOPEN_EXTENDED


979 
	$g¿Á±
 (
__fd
è
__THROW
;

983 
	$uÆock±
 (
__fd
è
__THROW
;

988 *
	$±¢ame
 (
__fd
è
__THROW
 
__wur
;

991 #ifdeà
__USE_GNU


995 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
)

996 
__THROW
 
	`__nÚnuÎ
 ((2));

999 
	`g‘±
 ();

1002 #ifdeà
__USE_MISC


1006 
	$g‘lßdavg
 (
__lßdavg
[], 
__ÃËm
)

1007 
__THROW
 
	`__nÚnuÎ
 ((1));

1010 #ià
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K


1013 
	$‰y¦Ù
 (è
__THROW
;

1016 
	~<b™s/¡dlib-æßt.h
>

1019 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


1020 
	~<b™s/¡dlib.h
>

1022 #ifdeà
__LDBL_COMPAT


1023 
	~<b™s/¡dlib-ldbl.h
>

1026 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<b™s/libc-h—d”-¡¬t.h
>

28 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

36 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

37 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

42 *
	$memıy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

43 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

46 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

47 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

52 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


53 *
	$memcıy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

54 
__c
, 
size_t
 
__n
)

55 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

60 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

63 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

64 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

67 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


70 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

71 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

72 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

75 #ifdeà
__OPTIMIZE__


76 
__ex‹º_®ways_šlše
 *

77 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


79  
	`__butš_memchr
 (
__s
, 
__c
, 
__n
);

82 
__ex‹º_®ways_šlše
 const *

83 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


85  
	`__butš_memchr
 (
__s
, 
__c
, 
__n
);

88 
	}
}

90 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

91 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

94 #ifdeà
__USE_GNU


97 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


98 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

99 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

100 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

101 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

103 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

104 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

108 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


109 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

110 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

111 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

112 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

114 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

121 *
	$¡rıy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

122 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

124 *
	$¡ºıy
 (*
__»¡riù
 
__de¡
,

125 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

126 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

129 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

130 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

132 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

133 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

136 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

137 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

139 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

140 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

143 
	$¡rcŞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

144 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

146 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

147 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

148 
__THROW
 
	`__nÚnuÎ
 ((2));

150 #ifdeà
__USE_XOPEN2K8


152 
	~<b™s/ty³s/loÿË_t.h
>

155 
	$¡rcŞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
loÿË_t
 
__l
)

156 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

159 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

160 
loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

163 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8
 \

164 || 
	$__GLIBC_USE
 (
LIB_EXT2
))

166 *
	$¡rdup
 (cÚ¡ *
__s
)

167 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

173 #ià
defšed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

174 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

175 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

178 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


180 
	#¡rdu·
(
s
) \

181 (
__ex‹nsiÚ__
 \

183 cÚ¡ *
__Şd
 = (
s
); \

184 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Şd
) + 1; \

185 *
__Ãw
 = (*è
	`__butš_®loÿ
 (
__Ën
); \

186 (*è
	`memıy
 (
__Ãw
, 
__Şd
, 
__Ën
); \

187 
	}
}))

	)

190 
	#¡ºdu·
(
s
, 
n
) \

191 (
__ex‹nsiÚ__
 \

193 cÚ¡ *
__Şd
 = (
s
); \

194 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Şd
, (
n
)); \

195 *
__Ãw
 = (*è
	`__butš_®loÿ
 (
__Ën
 + 1); \

196 
__Ãw
[
__Ën
] = '\0'; \

197 (*è
	`memıy
 (
__Ãw
, 
__Şd
, 
__Ën
); \

198 }))

	)

202 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


205 *
¡rchr
 (*
__s
, 
__c
)

206 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

207 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

208 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

210 #ifdeà
__OPTIMIZE__


211 
__ex‹º_®ways_šlše
 *

212 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


214  
__butš_¡rchr
 (
__s
, 
__c
);

217 
__ex‹º_®ways_šlše
 const *

218 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


220  
__butš_¡rchr
 (
__s
, 
__c
);

225 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

226 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

229 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


232 *
	`¡¼chr
 (*
__s
, 
__c
)

233 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

234 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

235 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

237 #ifdeà
__OPTIMIZE__


238 
__ex‹º_®ways_šlše
 *

239 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


241  
	`__butš_¡¼chr
 (
__s
, 
__c
);

244 
__ex‹º_®ways_šlše
 const *

245 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


247  
	`__butš_¡¼chr
 (
__s
, 
__c
);

250 
	}
}

252 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

253 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

256 #ifdeà
__USE_GNU


259 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


260 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

261 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

262 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

263 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

265 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

266 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

272 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

273 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

276 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

277 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

279 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


282 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

283 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

284 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

285 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

287 #ifdeà
__OPTIMIZE__


288 
__ex‹º_®ways_šlše
 *

289 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


291  
	`__butš_¡½brk
 (
__s
, 
__acû±
);

294 
__ex‹º_®ways_šlše
 const *

295 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


297  
	`__butš_¡½brk
 (
__s
, 
__acû±
);

300 
	}
}

302 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

303 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

306 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


309 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

310 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

311 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

312 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

314 #ifdeà
__OPTIMIZE__


315 
__ex‹º_®ways_šlše
 *

316 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


318  
	`__butš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

321 
__ex‹º_®ways_šlše
 const *

322 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


324  
	`__butš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

327 
	}
}

329 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

330 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

335 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

336 
__THROW
 
	`__nÚnuÎ
 ((2));

340 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

341 cÚ¡ *
__»¡riù
 
__d–im
,

342 **
__»¡riù
 
__§ve_±r
)

343 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

344 #ifdeà
__USE_POSIX


345 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

346 **
__»¡riù
 
__§ve_±r
)

347 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

350 #ifdeà
__USE_GNU


352 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


353 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

354 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

355 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

356 cÚ¡ *
__ÃedË
)

357 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

359 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

360 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

364 #ifdeà
__USE_GNU


368 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

369 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

370 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

374 *
	$__mempıy
 (*
__»¡riù
 
__de¡
,

375 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

376 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

377 *
	$mempıy
 (*
__»¡riù
 
__de¡
,

378 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

379 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

384 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

385 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

387 #ifdef 
__USE_XOPEN2K8


390 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

391 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

396 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

397 #ifdeà
__USE_XOPEN2K


405 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


408 #ifdeà
__REDIRECT_NTH


409 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

410 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

411 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

413 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

414 
__THROW
 
	`__nÚnuÎ
 ((2));

415 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

420 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

421 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
;

425 #ifdeà
__USE_XOPEN2K8


427 *
	$¡»¼Ü_l
 (
__”ºum
, 
loÿË_t
 
__l
è
__THROW
;

430 #ifdeà
__USE_MISC


431 
	~<¡ršgs.h
>

435 
	$ex¶ic™_bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

439 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

440 cÚ¡ *
__»¡riù
 
__d–im
)

441 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

444 #ifdef 
__USE_XOPEN2K8


446 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

449 *
	$__¡pıy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

450 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

451 *
	$¡pıy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

452 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

456 *
	$__¡²ıy
 (*
__»¡riù
 
__de¡
,

457 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

458 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

459 *
	$¡²ıy
 (*
__»¡riù
 
__de¡
,

460 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

461 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

464 #ifdef 
__USE_GNU


466 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

467 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

470 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

473 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

475 #iâdeà
ba£Çme


480 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


481 "C++" *
	$ba£Çme
 (*
__f’ame
)

482 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

483 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__f’ame
)

484 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

486 *
	$ba£Çme
 (cÚ¡ *
__f’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

491 #ià
	`__GNUC_PREREQ
 (3,4)

492 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


494 
	~<b™s/¡ršg_fÜtif›d.h
>

498 
__END_DECLS


	@Tuareg.h

1 #iâdeà
SPEED_H_INCLUDED


2 
	#SPEED_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"ign™iÚ_logic.h
"

6 
	~"£nsÜs.h
"

10 
	#CRASH_SENSOR_ENGAGE_LEVEL
 1

	)

13 
	#RUN_SENSOR_ENGAGE_LEVEL
 0

	)

23 
	~"¬dušo_ty³s.h
"

25 
	#CRANK_ANGLE_MAX
 720

	)

26 
	#CRANK_ANGLE_MAX_IGN
 360

	)

27 
	#CRANK_ANGLE_MAX_INJ
 360

28 

	)

35 
	#MAX_RPM
 9000

	)

47 
	#’gšeSquœtsP”Cyşe
 2

49 

	)

58 
	#LOAD_SOURCE_MAP
 0

	)

59 
	#LOAD_SOURCE_TPS
 1

	)

62 
	#BIT_ENGINE_RUN
 0

63 
	#BIT_ENGINE_CRANK
 1

64 
	#BIT_ENGINE_ASE
 2

65 
	#BIT_ENGINE_WARMUP
 3

66 
	#BIT_ENGINE_ACC
 4

67 
	#BIT_ENGINE_DCC
 5

68 
	#BIT_ENGINE_MAPACC
 6

69 
	#BIT_ENGINE_MAPDCC
 7

70 

	)

72 
	#BIT_SQUIRT_INJ1
 0

73 
	#BIT_SQUIRT_INJ2
 1

74 
	#BIT_SQUIRT_INJ3
 2

75 
	#BIT_SQUIRT_INJ4
 3

76 
	#BIT_SQUIRT_DFCO
 4

77 
	#BIT_SQUIRT_BOOSTCUT
 5

78 
	#BIT_SQUIRT_TOOTHLOG1READY
 6

79 
	#BIT_SQUIRT_TOOTHLOG2READY
 7

80 

	)

82 
	#BIT_SPARK_HLAUNCH
 0

83 
	#BIT_SPARK_SLAUNCH
 1

84 
	#BIT_SPARK_HRDLIM
 2

85 
	#BIT_SPARK_SFTLIM
 3

86 
	#BIT_SPARK_BOOSTCUT
 4

87 
	#BIT_SPARK_ERROR
 5

88 
	#BIT_SPARK_IDLE
 6

89 
	#BIT_SPARK_SYNC
 7

90 

	)

91 
	#BIT_SPARK2_FLATSH
 0

92 
	#BIT_SPARK2_FLATSS
 1

93 
	#BIT_SPARK2_UNUSED3
 2

	)

94 
	#BIT_SPARK2_UNUSED4
 3

	)

95 
	#BIT_SPARK2_UNUSED5
 4

	)

96 
	#BIT_SPARK2_UNUSED6
 5

	)

97 
	#BIT_SPARK2_UNUSED7
 6

	)

98 
	#BIT_SPARK2_UNUSED8
 7

	)

106 
	mTMODE_HWINIT
,

107 
	mTMODE_CONFIGLOAD
,

108 
	mTMODE_MODULEINIT
,

114 
	mTMODE_DIAG
,

117 
	mTMODE_HALT
,

120 
	mTMODE_RUNNING
,

123 
	mTMODE_STB
,

125 } 
	ttu¬eg_runmode_t
;

131 
	mTERROR_CONFIG
 =0x01

133 } 
	ttu¬eg_”rÜ_t
;

144 
	s_Tu¬eg_t
 {

149 vŞ©
decod”_logic_t
 * 
	mdecod”
;

150 vŞ©
£nsÜ_š‹rçû_t
 * 
	m£nsÜ_š‹rçû
;

151 vŞ©
ign™iÚ_timšg_t
 
	mign™iÚ_timšg
;

154 
tu¬eg_runmode_t
 
	mRunmode
;

155 
tu¬eg_”rÜ_t
 
	mE¼Üs
;

158 
U8
 
	mrun_sw™ch_couÁ”
;

159 
U8
 
	müash_sw™ch_couÁ”
;

165 
U16
 
	mRPM
;

177 
VS16
 
	m½mDOT
;

178 
U8
 
	mVE
;

189 
U8
 
	mdw–lCÜ»ùiÚ
;

190 
U8
 
	mb©‹ry10
;

191 
S8
 
	madvªû
;

192 
U8
 
	mcÜ»ùiÚs
;

193 
U8
 
	mTAEamouÁ
;

194 
U8
 
	megoCÜ»ùiÚ
;

195 
U8
 
	mwueCÜ»ùiÚ
;

196 
U8
 
	mb©CÜ»ùiÚ
;

197 
U8
 
	mŸtCÜ»ùiÚ
;

198 
U8
 
	mÏunchCÜ»ùiÚ
;

199 
U8
 
	mæexCÜ»ùiÚ
;

200 
U8
 
	mæexIgnCÜ»ùiÚ
;

201 
U8
 
	maäT¬g‘
;

202 
U8
 
	midËDuty
;

203 
¬dboŞ
 
	mçnOn
;

204 
VU8
 
	m‘hªŞPù
;

205 
U32
 
	mTAEEndTime
;

206 
VU8
 
	msquœt
;

207 
VU8
 
	m¥¬k
;

208 
VU8
 
	m¥¬k2
;

209 
U8
 
	m’gše
;

210 
U16
 
	mPW1
;

211 
U16
 
	mPW2
;

212 
U16
 
	mPW3
;

213 
U16
 
	mPW4
;

214 
VU8
 
	mrunSecs
;

215 
VU8
 
	m£ş
;

216 
VU16
 
	mloİsP”SecÚd
;

217 
¬dboŞ
 
	mÏunchšgSoá
;

218 
¬dboŞ
 
	mÏunchšgH¬d
;

219 
U16
 
	mä“RAM
;

220 
U16
 
	mşutchEngagedRPM
;

221 
¬dboŞ
 
	mæ©ShiášgH¬d
;

222 
VU16
 
	m¡¬tRevŞutiÚs
;

223 
U16
 
	mboo¡T¬g‘
;

224 
U8
 
	m‹¡Ouuts
;

225 
¬dboŞ
 
	m‹¡Aùive
;

234 } 
	tTu¬eg_t
;

240 vŞ©
Tu¬eg_t
 
Tu¬eg
;

242 
Tu¬eg_¡İ_’gše
();

	@TunerStudio.h

1 #iâdeà
TUNERSTUDIO_H_INCLUDED


2 
	#TUNERSTUDIO_H_INCLUDED


	)

5 
	#VEMAPPAGE_NR
 1

	)

6 
	#VESETPAGE_NR
 2

7 
	#IGNMAPPAGE_NR
 3

	)

8 
	#IGNSETPAGE_NR
 4

9 
	#AFRMAPPAGE_NR
 5

	)

10 
	#AFRSETPAGE_NR
 6

11 
	#IACPAGE_NR
 7

12 
	#BOOSTVVCPAGE_NR
 8

	)

13 
	#SEQFUELPAGE_NR
 9

	)

14 
	#CANBUSPAGE_NR
 10

15 
	#WARMUPPAGE_NR
 11

	)

16 
	#CALIBPAGE_NR
 12

17 

	)

18 
	#COOLANT_TABLE_NR
 0

	)

19 
	#IAT_TABLE_NR
 1

	)

20 
	#O2_TABLE_NR
 2

	)

25 
	#VEMAPPAGE_SIZE
 288

	)

26 
	#VESETPAGE_SIZE
 64

	)

27 
	#IGNMAPPAGE_SIZE
 288

	)

28 
	#IGNSETPAGE_SIZE
 64

	)

29 
	#AFRMAPPAGE_SIZE
 288

	)

30 
	#AFRSETPAGE_SIZE
 64

	)

31 
	#IACPAGE_SIZE
 64

	)

32 
	#BOOSTVVCPAGE_SIZE
 160

	)

33 
	#SEQFUELPAGE_SIZE
 192

	)

34 
	#CANBUSPAGE_SIZE
 128

	)

35 
	#WARMUPPAGE_SIZE
 192

	)

36 
	#MAP_PAGE_SIZE
 288

	)

39 
	#SENDVALUE_BUFFERSIZE
 42

	)

40 
	#SENDVALUE_FAKE_PACKETSIZE
 74

	)

42 
	#COMMAND_DURATION
 5

	)

44 
	s_tuÃrs_şi_t


46 
U32
 
	mcu¼’tPage_Nr
 :8 ;

47 
U32
 
	mcu¼’tCommªd
 :8 ;

48 
U32
 
	mcmdP’dšg
 :1 ;

49 
U32
 
	mmod_³rmissiÚ
 :1 ;

50 
U32
 
	mbuº_³rmissiÚ
 :1 ;

52 
U32
 
	mcommªd_du¿tiÚ
;

53 
U32
 
	mA_cmd_»que¡s
;

55 } 
	ttuÃrs_şi_t
 ;

57 vŞ©
tuÃrs_şi_t
 
TS_şi
;

59 
ts_communiÿtiÚ
();

60 
ts_£ndV®ues
(
U32
 
off£t
, U32 
Ëngth
);

61 
ts_£ndPage
();

62 
ts_dŸgPage
();

63 
ts_debug_ã©u»s
(
U32
 
ã©u»
);

64 
ts_»¶aûCÚfig
(
U32
 
v®ueOff£t
, U32 
ÃwV®ue
);

	@act_hw.h

1 #iâdeà
ACTHW_H_INCLUDED


2 
	#ACTHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_aù_hw
();

11 
£t_aù1
(
ouut_pš_t
 
Ëv–
);

12 
£t_aù2
(
ouut_pš_t
 
Ëv–
);

	@act_logic.h

1 #iâdeà
ACTLOGIC_H_INCLUDED


2 
	#ACTLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
š™_aù_logic
();

	@arduino_types.h

1 #iâdeà
TYPES_H_INCLUDED


2 
	#TYPES_H_INCLUDED


	)

5 
	~<¡dlib.h
>

6 
	~<¡dšt.h
>

20 
ušt8_t
 
	tby‹
;

21 
št16_t
 
	t¬dšt
;

22 
ušt8_t
 
	t¬dboŞ
;

	@config.h

1 #iâdeà
CONFIG_H_INCLUDED


2 
	#CONFIG_H_INCLUDED


	)

4 
	~"cÚfig_·ges.h
"

6 
	#CURRENT_DATA_VERSION
 5

	)

7 
	#PAGE_SIZE
 64

	)

13 vŞ©
cÚfigPage1_t
 
cÚfigPage1
;

14 vŞ©
cÚfigPage2_t
 
cÚfigPage2
;

15 vŞ©
cÚfigPage3_t
 
cÚfigPage3
;

16 vŞ©
cÚfigPage4_t
 
cÚfigPage4
;

17 vŞ©
cÚfigPage9_t
 
cÚfigPage9
;

18 vŞ©
cÚfigPage10_t
 
cÚfigPage10
;

19 vŞ©
cÚfigPage11_t
 
cÚfigPage11
;

21 cÚ¡ 
U16
 
cÚfigPage_size
[12];

29 
U32
 
wr™e_CÚfigD©a
();

30 
U32
 
lßd_CÚfigD©a
();

31 
U32
 
mig¿‹_cÚfigD©a
();

	@config_pages.h

1 #iâdeà
CONFIG_PAGES_H_INCLUDED


2 
	#CONFIG_PAGES_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	#INJ_PAIRED
 0

	)

7 
	#INJ_SEMISEQUENTIAL
 1

	)

8 
	#INJ_BANKED
 2

	)

9 
	#INJ_SEQUENTIAL
 3

	)

11 
	#IGN_MODE_WASTED
 0

	)

12 
	#IGN_MODE_SINGLE
 1

	)

13 
	#IGN_MODE_WASTEDCOP
 2

	)

14 
	#IGN_MODE_SEQUENTIAL
 3

	)

15 
	#IGN_MODE_ROTARY
 4

	)

17 
	#ROTARY_IGN_FC
 0

	)

18 
	#ROTARY_IGN_FD
 1

	)

19 
	#ROTARY_IGN_RX8
 2

	)

21 
	#BOOST_MODE_SIMPLE
 0

	)

22 
	#BOOST_MODE_FULL
 1

	)

27 
	#SIZE_BYTE
 8

	)

28 
	#SIZE_INT
 16

	)

30 
	#EVEN_FIRE
 0

	)

31 
	#ODD_FIRE
 1

	)

39 
	s_cÚfigPage1_t_
 {

41 
S8
 
	mæexBoo¡Low
;

42 
U8
 
	mæexBoo¡High
;

43 
U8
 
	ma£Pù
;

44 
U8
 
	ma£CouÁ
;

45 
U8
 
	mwueV®ues
[10];

46 
U8
 
	müªkšgPù
;

47 
U8
 
	mpšM­pšg
;

48 
U8
 
	mchoPš
 : 6;

49 
U8
 
	mchoDiv
 : 2;

50 
U8
 
	mtdePù
;

51 
U8
 
	meCŞdA
;

52 
U8
 
	msTh»sh
;

53 
U8
 
	meTime
;

56 
U8
 
	mdi¥ÏyTy³
 : 3;

57 
U8
 
	mdi¥Ïy1
 : 3;

58 
U8
 
	mdi¥Ïy2
 : 2;

60 
U8
 
	mdi¥Ïy3
 : 3;

61 
U8
 
	mdi¥Ïy4
 : 2;

62 
U8
 
	mdi¥Ïy5
 : 3;

64 
U8
 
	mdi¥ÏyB1
 : 4;

65 
U8
 
	mdi¥ÏyB2
 : 4;

67 
U8
 
	m»qFu–
;

68 
U8
 
	mdivid”
;

69 
U8
 
	mšjTimšg
 : 1;

70 
U8
 
	mmuÉlyMAP
 : 1;

71 
U8
 
	mšşudeAFR
 : 1;

72 
U8
 
	munu£d26
 : 4;

73 
U8
 
	mšdInjAng
 : 1;

74 
U8
 
	mšjO³n
;

75 
U16
 
	mšj1Ang
;

76 
U16
 
	mšj2Ang
;

77 
U16
 
	mšj3Ang
;

78 
U16
 
	mšj4Ang
;

81 
U8
 
	mm­Sam¶e
 : 2;

82 
U8
 
	m¡rokes
 : 1;

83 
U8
 
	mšjTy³
 : 1;

84 
U8
 
	mnCylšd”s
 : 4;

87 
U8
 
	mştTy³1
 : 2;

88 
U8
 
	mm©Ty³1
 : 2;

89 
U8
 
	mnInjeùÜs
 : 4;

93 
U8
 
	m’gšeTy³
 : 1;

94 
U8
 
	mæexEÇbËd
 : 1;

95 
U8
 
	m®gÜ™hm
 : 1;

96 
U8
 
	mb¬oCÜr
 : 1;

97 
U8
 
	mšjLayout
 : 2;

98 
U8
 
	m³rToÙhIgn
 : 1;

99 
U8
 
	mdfcoEÇbËd
 : 1;

101 
U8
 
	m´imePul£
;

102 
U8
 
	mdutyLim
;

103 
U8
 
	mæexF»qLow
;

104 
U8
 
	mæexF»qHigh
;

106 
U8
 
	mboo¡MaxDuty
;

107 
U8
 
	msMš
;

108 
U8
 
	msMax
;

109 
S8
 
	mm­Mš
;

110 
U16
 
	mm­Max
;

111 
U8
 
	måPrime
;

112 
U8
 
	m¡oich
;

113 
U16
 
	moddfœe2
;

114 
U16
 
	moddfœe3
;

115 
U16
 
	moddfœe4
;

116 
U8
 
	mæexFu–Low
;

117 
U8
 
	mæexFu–High
;

118 
U8
 
	mæexAdvLow
;

119 
U8
 
	mæexAdvHigh
;

121 
U8
 
	mŸcCLmšDuty
;

122 
U8
 
	mŸcCLmaxDuty
;

123 
U8
 
	mboo¡MšDuty
;

125 } 
	tcÚfigPage1_t
 ;

132 
	s_cÚfigPage2_t_
 {

134 
S16
 
	mŒigg”AngË
;

135 
U8
 
	mFixAng
;

136 
U8
 
	mC¿nkAng
;

137 
U8
 
	mTrigAngMul
;

139 
U8
 
	mTrigEdge
 : 1;

140 
U8
 
	mTrigS³ed
 : 1;

141 
U8
 
	mIgInv
 : 1;

142 
U8
 
	moddfœe
 : 1;

143 
U8
 
	mTrigP©‹º
 : 4;

145 
U8
 
	mTrigEdgeSec
 : 1;

146 
U8
 
	mfu–PumpPš
 : 6;

147 
U8
 
	mu£Resync
 : 1;

149 
U8
 
	m¥¬kDur
;

150 
U8
 
	mIdËAdvRPM
;

151 
U8
 
	mIdËAdvCLT
;

152 
U8
 
	mIdËD–ayTime
;

153 
U8
 
	mStgCyşes
;

155 
U8
 
	mdw–lCÚt
 : 1;

156 
U8
 
	mu£Dw–lLim
 : 1;

157 
U8
 
	m¥¬kMode
 : 3;

158 
U8
 
	mŒigg”F‹r
 : 2;

159 
U8
 
	mignC¿nklock
 : 1;

161 
U8
 
	mdw–lC¿nk
;

162 
U8
 
	mdw–lRun
;

163 
U8
 
	mŒigg”T“th
;

164 
U8
 
	mŒigg”MissšgT“th
;

165 
U8
 
	müªkRPM
;

166 
U8
 
	mæoodCË¬
;

167 
U8
 
	mSoáRevLim
;

168 
U8
 
	mSoáLimR‘¬d
;

169 
U8
 
	mSoáLimMax
;

170 
U8
 
	mH¬dRevLim
;

171 
U8
 
	meBšs
[4];

172 
U8
 
	meV®ues
[4];

173 
U8
 
	mwueBšs
[10];

174 
U8
 
	mdw–lLim™
;

175 
U8
 
	mdw–lCÜ»ùiÚV®ues
[6];

176 
U8
 
	mŸtR‘Bšs
[6];

177 
U8
 
	mŸtR‘V®ues
[6];

178 
U8
 
	mdfcoRPM
;

179 
U8
 
	mdfcoHy¡”
;

180 
U8
 
	mdfcoTPSTh»sh
;

182 
U8
 
	mignBy·ssEÇbËd
 : 1;

183 
U8
 
	mignBy·ssPš
 : 6;

184 
U8
 
	mignBy·ssHiLo
 : 1;

186 } 
	tcÚfigPage2_t
 ;

193 
	s_cÚfigPage3_t_
 {

195 
U8
 
	megoAlgÜ™hm
 : 2;

196 
U8
 
	megoTy³
 : 2;

197 
U8
 
	mboo¡EÇbËd
 : 1;

198 
U8
 
	mvvtEÇbËd
 : 1;

199 
U8
 
	mboo¡CutTy³
 : 2;

201 
U8
 
	megoKP
;

202 
U8
 
	megoKI
;

203 
U8
 
	megoKD
;

204 
U8
 
	megoTemp
;

205 
U8
 
	megoCouÁ
;

206 
U8
 
	megoD–
;

207 
U8
 
	megoLim™
;

208 
U8
 
	mego_mš
;

209 
U8
 
	mego_max
;

210 
U8
 
	mego_sd–ay
;

211 
U8
 
	megoRPM
;

212 
U8
 
	megoTPSMax
;

213 
U8
 
	mvvtPš
 : 6;

214 
U8
 
	mu£ExtB¬o
 : 1;

215 
U8
 
	mboo¡Mode
 : 1;

216 
U8
 
	mboo¡Pš
 : 6;

217 
U8
 
	munu£d6_14
 : 2;

218 
U8
 
	mvŞgeCÜ»ùiÚBšs
[6];

219 
U8
 
	mšjVŞgeCÜ»ùiÚV®ues
[6];

220 
U8
 
	maœD’Bšs
[9];

221 
U8
 
	maœD’R©es
[9];

222 
U8
 
	mboo¡F»q
;

223 
U8
 
	mvvtF»q
;

224 
U8
 
	midËF»q
;

226 
U8
 
	mÏunchPš
 : 6;

227 
U8
 
	mÏunchEÇbËd
 : 1;

228 
U8
 
	mÏunchHiLo
 : 1;

230 
U8
 
	mÊchSoáLim
;

231 
S8
 
	mÊchR‘¬d
;

232 
U8
 
	mÊchH¬dLim
;

233 
U8
 
	mÊchFu–Add
;

236 
U8
 
	midËKP
;

237 
U8
 
	midËKI
;

238 
U8
 
	midËKD
;

240 
U8
 
	mboo¡Lim™
;

241 
U8
 
	mboo¡KP
;

242 
U8
 
	mboo¡KI
;

243 
U8
 
	mboo¡KD
;

245 
U8
 
	mÊchPuÎRes
 : 2;

246 
U8
 
	mfu–TrimEÇbËd
 : 1;

247 
U8
 
	mæ©SEÇbË
 : 1;

248 
U8
 
	mb¬oPš
 : 4;

249 
U8
 
	mæ©SSoáWš
;

250 
U8
 
	mæ©SR‘¬d
;

251 
U8
 
	mæ©SArm
;

253 } 
	tcÚfigPage3_t
 ;

259 
	s_cÚfigPage4_t_
 {

261 
U8
 
	mŸcCLV®ues
[10];

262 
U8
 
	mŸcOLS‹pV®
[10];

263 
U8
 
	mŸcOLPWMV®
[10];

264 
U8
 
	mŸcBšs
[10];

265 
U8
 
	mŸcC¿nkS‹ps
[4];

266 
U8
 
	mŸcC¿nkDuty
[4];

267 
U8
 
	mŸcC¿nkBšs
[4];

269 
U8
 
	mŸcAlgÜ™hm
 : 3;

270 
U8
 
	mŸcS‹pTime
 : 3;

271 
U8
 
	mŸcChªÃls
 : 1;

272 
U8
 
	mŸcPWMdœ
 : 1;

274 
U8
 
	mŸcFa¡Temp
;

276 
U8
 
	mŸcS‹pHome
;

277 
U8
 
	mŸcS‹pHy¡”
;

279 
U8
 
	mçnInv
 : 1;

280 
U8
 
	mçnEÇbË
 : 1;

281 
U8
 
	mçnPš
 : 5;

282 
U8
 
	mçnSP
;

283 
U8
 
	mçnHy¡”
;

284 
U8
 
	mçnF»q
;

285 
U8
 
	mçnPWMBšs
[4];

287 } 
	tcÚfigPage4_t
 ;

294 
	s_cÚfigPage10_t_
 {

296 
U8
 
	m’abË_ÿnbus
:2;

297 
U8
 
	m’abË_ÿnd©a_š
:1;

298 
U16
 
	mÿnšput_£l
;

299 
U16
 
	mÿnšput_·¿m_group
[16];

300 
U8
 
	mÿnšput_·¿m_¡¬t_U8
[16];

301 
U16
 
	mÿnšput_·¿m_num_by‹s
;

302 
U8
 
	munu£d10_53
;

303 
U8
 
	munu£d10_54
;

304 
U8
 
	m’abË_ÿnd©a_out
 : 1;

305 
U8
 
	mÿnouut_£l
[8];

306 
U16
 
	mÿnouut_·¿m_group
[8];

307 
U8
 
	mÿnouut_·¿m_¡¬t_by‹
[8];

308 
U8
 
	mÿnouut_·¿m_num_by‹s
[8];

310 
U8
 
	munu£d10_97
;

311 
U8
 
	munu£d10_98
;

312 
U8
 
	munu£d10_99
;

313 
U8
 
	m¥“dušo_tsCªId
:4;

314 
U16
 
	mŒue_add»ss
;

315 
U16
 
	m»®time_ba£_add»ss
;

316 
U16
 
	mobd_add»ss
;

317 
U8
 
	munu£d10_107
;

318 
U8
 
	munu£d10_108
;

319 
U8
 
	munu£d10_109
;

320 
U8
 
	munu£d10_110
;

321 
U8
 
	munu£d10_111
;

322 
U8
 
	munu£d10_112
;

323 
U8
 
	munu£d10_113
;

324 
U8
 
	munu£d10_114
;

325 
U8
 
	munu£d10_115
;

326 
U8
 
	munu£d10_116
;

327 
U8
 
	munu£d10_117
;

328 
U8
 
	munu£d10_118
;

329 
U8
 
	munu£d10_119
;

330 
U8
 
	munu£d10_120
;

331 
U8
 
	munu£d10_121
;

332 
U8
 
	munu£d10_122
;

333 
U8
 
	munu£d10_123
;

334 
U8
 
	munu£d10_124
;

335 
U8
 
	munu£d10_125
;

336 
U8
 
	munu£d10_126
;

337 
U8
 
	munu£d10_127
;

339 } 
	tcÚfigPage10_t
 ;

346 
	s_cÚfigPage11_t_
 {

348 
U8
 
	müªkšgEÄichBšs
[4];

349 
U8
 
	müªkšgEÄichV®ues
[4];

351 
U8
 
	mrÙ¬yTy³
 : 2;

352 
U8
 
	munu£d11_8c
 : 6;

354 
U8
 
	mrÙ¬yS¶™V®ues
[8];

355 
U8
 
	mrÙ¬yS¶™Bšs
[8];

357 
U16
 
	mboo¡S’s
;

358 
U8
 
	mboo¡IÁv
;

359 
U8
 
	munu£d11_28_192
[164];

362 } 
	tcÚfigPage11_t
;

365 
	#CALIBRATION_TABLE_DIMENSION
 6

	)

370 
	s_cÚfigPage9_t_
 {

372 
U16
 
	mIAT_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

373 
U16
 
	mIAT_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

375 
U16
 
	mCLT_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

376 
U16
 
	mCLT_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

378 
U16
 
	mTPS_ÿlib_d©a_x
[
CALIBRATION_TABLE_DIMENSION
];

379 
U16
 
	mTPS_ÿlib_d©a_y
[
CALIBRATION_TABLE_DIMENSION
];

381 
U16
 
	mMAP_ÿlib_M
;

382 
U16
 
	mMAP_ÿlib_N
;

383 
U16
 
	mMAP_ÿlib_L
;

385 
U16
 
	mBARO_ÿlib_M
;

386 
U16
 
	mBARO_ÿlib_N
;

387 
U16
 
	mBARO_ÿlib_L
;

389 
U16
 
	mO2_ÿlib_M
;

390 
U16
 
	mO2_ÿlib_N
;

391 
U16
 
	mO2_ÿlib_L
;

393 
U16
 
	mVBAT_ÿlib_M
;

394 
U16
 
	mVBAT_ÿlib_L
;

396 } 
	tcÚfigPage9_t
 ;

	@conversion.h

1 #iâdeà
CONVERSION_H_INCLUDED


2 
	#CONVERSION_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

6 
	#PAD
 0xFFFFFFF

	)

7 
	#NO_PAD
 0

	)

11 
	mTYPE_U8
,

12 
	mTYPE_U16
,

13 
	mTYPE_U32
,

15 
	mTYPE_S8
,

16 
	mTYPE_S16
,

17 
	mTYPE_S32


19 } 
	tcÚv”siÚ_št_t
 ;

21 
UART_Pršt_S
(
USART_Ty³Def
 * 
PÜt
, 
S32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, 
U32
 
·ddšg
);

22 
UART_Pršt_U
(
USART_Ty³Def
 * 
PÜt
, 
U32
 
v®ue
, 
cÚv”siÚ_št_t
 
š‰y³
, U32 
·ddšg
);

24 
CV_U8Ch¬
Ğ
U8
 , *);

25 
CV_U16Ch¬
Ğ
U16
, *, 
U8
, U8);

26 
UART_Pršt_U8
(
U8
 
v®ue
);

27 
CV_S8Ch¬
Ğ
S8
 , *);

28 
UART_Pršt_S8
(
S8
 
v®ue
);

29 
UART_Pršt_U16
(
U16
 
v®ue
);

30 
UART1_Pršt_U32
(
U32
 
v®ue
);

32 
UART_Pršt_U8Hex
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
);

33 
UART_Pršt_U8Hex_Ãw
(
USART_Ty³Def
 * 
PÜt
, 
U8
 
v®ue
);

	@dash_hw.h

1 #iâdeà
DASHHW_H_INCLUDED


2 
	#DASHHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_dash_hw
();

11 
£t_u£r_Ïmp
(
ouut_pš_t
 
Ëv–
);

12 
£t_chom‘”
(
ouut_pš_t
 
Ëv–
);

	@dash_logic.h

1 #iâdeà
DASHLOGIC_H_INCLUDED


2 
	#DASHLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
	mTACHOCTRL_CRANK
,

11 
	mTACHOCTRL_0RPM
,

12 
	mTACHOCTRL_500RPM
,

13 
	mTACHOCTRL_1000RPM
,

14 
	mTACHOCTRL_1500RPM
,

15 
	mTACHOCTRL_2000RPM
,

16 
	mTACHOCTRL_2500RPM
,

17 
	mTACHOCTRL_3000RPM
,

18 
	mTACHOCTRL_3500RPM
,

19 
	mTACHOCTRL_4000RPM
,

20 
	mTACHOCTRL_4500RPM
,

21 
	mTACHOCTRL_5000RPM
,

22 
	mTACHOCTRL_5500RPM
,

23 
	mTACHOCTRL_6000RPM
,

24 
	mTACHOCTRL_6500RPM
,

25 
	mTACHOCTRL_7000RPM
,

26 
	mTACHOCTRL_7500RPM
,

27 
	mTACHOCTRL_8000RPM
,

28 
	mTACHOCTRL_8500RPM
,

29 
	mTACHOCTRL_9000RPM
,

30 
	mTACHOCTRL_9500RPM


32 } 
	tchoù¾_t
;

37 
	mUSERLAMP_OFF
,

38 
	mUSERLAMP_PERMANENT
,

39 
	mUSERLAMP_BLINK_SLOW
,

40 
	mUSERLAMP_BLINK_MIDDLE
,

41 
	mUSERLAMP_BLINK_FAST
,

42 
	mUSERLAMP_CODE_TWO
,

43 
	mUSERLAMP_CODE_THREE
,

44 
	mUSERLAMP_CODE_FOUR
,

45 
	mUSERLAMP_CODE_FIVE
,

46 
	mUSERLAMP_CODE_SIX
,

47 
	mUSERLAMP_CODE_SEVEN
,

48 
	mUSERLAMP_CODE_EIGHT


50 } 
	tu£¾amp_t
;

55 vŞ©
choù¾_t
 
	mchoù¾
;

56 vŞ©
u£¾amp_t
 
	mu£¾amp
;

58 } 
	tdashù¾_t
;

62 
š™_dash_logic
();

63 
dash_£t_chom‘”
(vŞ©
choù¾_t
 
S‹
);

64 
dash_£t_Ïmp
(vŞ©
u£¾amp_t
 
S‹
);

	@debug.h

1 #iâdeà
DEBUG_H_INCLUDED


2 
	#DEBUG_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

5 
	~"ign™iÚ_logic.h
"

8 
VU32
 
Debug_DWT_Time¡amp_1
;

9 
VU32
 
Debug_DWT_Time¡amp_2
;

10 
VU32
 
Debug_DWT_End
;

12 
š™_debug_pšs
();

13 
£t_debug_pš
Ğ
ouut_pš_t
 
Ëv–
);

14 
£t_debug_Ëd
Ğ
ouut_pš_t
 
Ëv–
);

16 
´št_fuÎ_¡©e
(vŞ©
ign™iÚ_timšg_t
 * 
štime
);

17 
´št_mšim®_¡©e
(
USART_Ty³Def
 * 
PÜt
, vŞ©
ign™iÚ_timšg_t
 * 
štime
);

20 
dwt_š™
();

21 
dwt_¡İ_cyşecouÁ”
();

23 
U32
 
dwt_g‘_cyşecouÁ”
();

24 
dwt_£t_begš
();

25 
dwt_£t_’d
();

26 
´št_dwt_d–ay
();

27 
pŞl_dwt_´štout
();

29 
d–ay_us
(
U32
 
d–ay
);

31 
´št_£nsÜ_d©a
();

	@decoder_hw.h

1 #iâdeà
DECODERHW_H_INCLUDED


2 
	#DECODERHW_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

13 
	#DECODER_TIMER_PSC
 400UL

	)

18 
	mDISABLED
,

19 
	mRISE
,

20 
	mFALL
,

21 
	mEDGE
,

22 
	mINVERT


24 } 
	t£nsšg_t
;

30 
	#SENSING_KEY_BEGIN
 
FALL


	)

31 
	#SENSING_KEY_END
 
RISE


	)

36 
£nsšg_t
 
	müªk_pickup_£nsšg
;

38 } 
	tdecod”_hw_t
;

40 
š™_decod”_hw
();

41 
decod”_¡¬t_tim”
();

42 
decod”_¡İ_tim”
();

43 
decod”_mask_üªk_œq
();

44 
decod”_unmask_üªk_œq
();

45 
decod”_mask_cis_œq
();

46 
decod”_unmask_cis_œq
();

47 
decod”_£t_üªk_pickup_£nsšg
(
£nsšg_t
 
£nsšg
);

48 
Œigg”_decod”_œq
();

	@decoder_logic.h

1 #iâdeà
DECODERLOGIC_H_INCLUDED


2 
	#DECODERLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

13 
	#CRANK_NOISE_FILTER
 8

	)

19 
	#SYNC_RATIO_MIN
 65

	)

20 
	#SYNC_RATIO_MAX
 95

	)

27 
	#DECODER_TIMEOUT
 19

	)

33 
	#CYLINDER_SENSOR_ENA_POSITION
 
POSITION_B2


	)

34 
	#CYLINDER_SENSOR_DISA_POSITION
 
POSITION_C1


	)

39 
	mCYL1_WORK
,

40 
	mCYL2_WORK
,

41 
	mPHASE_UNDEFINED


43 } 
	t’gše_pha£_t
;

48 
	mINIT
= 0,

49 
	mASYNC_KEY
= 0xAA,

50 
	mASYNC_GAP
= 0xAB,

51 
	mSYNC
= 0xB0

53 } 
	tdecod”_¡©e_t
;

58 
	mPOSITION_A1
= 0,

59 
	mPOSITION_A2
= 1,

60 
	mPOSITION_B1
= 2,

61 
	mPOSITION_B2
= 3,

62 
	mPOSITION_C1
= 4,

63 
	mPOSITION_C2
= 5,

64 
	mPOSITION_D1
= 6,

65 
	mPOSITION_D2
= 7,

66 
	mUNDEFINED_POSITION
= 0xFF

68 } 
	t’gše_pos™iÚ_t
;

73 
decod”_¡©e_t
 
	msync_mode
;

75 
U32
 
	msync_bufãr_key
;

76 
U32
 
	msync_bufãr_g­
;

78 
U32
 
	mcyşe_timšg_bufãr
;

79 
U32
 
	mcyşe_timšg_couÁ”
;

81 
U32
 
	mtimeout_couÁ
;

83 
’gše_pos™iÚ_t
 
	müªk_pos™iÚ
;

85 
U32
 
	m’gše_½m
;

86 
U32
 
	m½m_ÿlc_cÚ¡ªt
;

87 
U32
 
	müªk_rÙ©iÚ_³riod_us
;

89 
’gše_pha£_t
 
	mpha£
;

93 
U32
 
	mdŸg_pos™iÚs_üªk_synûd
;

94 
U32
 
	mdŸg_pos™iÚs_üªk_async
;

95 
U32
 
	mdŸg_sync_lo¡_ev’ts
;

96 
U32
 
	mdŸg_pos™iÚs_cis_pha£d
;

97 
U32
 
	mdŸg_pos™iÚs_cis_undefšed
;

98 
U32
 
	mdŸg_pha£_lo¡_ev’ts
;

100 } 
	tdecod”_logic_t
;

102 vŞ©
decod”_logic_t
 * 
š™_decod”_logic
();

104 
decod”_logic_üªk_hªdËr
(
VU32
 
Time¡amp
);

105 
decod”_logic_ÿm_hªdËr
();

106 
decod”_logic_tim”_com·»_hªdËr
();

107 
decod”_logic_tim”_upd©e_hªdËr
();

	@eeprom.h

1 #iâdeà
EEPROM_H_INCLUDED


2 
	#EEPROM_H_INCLUDED


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
š™_“´om
();

7 
“´om_i2c_deš™
();

8 
U32
 
“´om_»ad_by‹
(U32 
Add»ss
, 
U8
 * 
D©a_»ad
);

9 
U32
 
“´om_»ad_by‹s
(U32 
Add»ss
, U32 * 
D©a
, U32 
L’gth
);

10 
U32
 
“´om_wr™e_by‹
(U32 
Add»ss
, U32 
d©a
);

11 
U32
 
“´om_wr™e_by‹s
(U32 
Add»ss
, U32 
D©a
, U32 
L’gth
);

12 
U32
 
“´om_upd©e
(U32 
Add»ss
, U32 
D©a
);

13 
U32
 
“´om_upd©e_by‹s
(U32 
Add»ss
, U32 
D©a
, U32 
L’gth
);

14 
U32
 
“´om_wa™
();

19 
	#sEE_HW_ADDRESS
 0xA0

	)

20 
	#I2C_OWN_ADDRESS
 0xA0

	)

22 
	#I2C_SPEED
 300000

	)

32 
	#sEE_FLAG_TIMEOUT
 ((
ušt32_t
)0x1000)

	)

33 
	#sEE_LONG_TIMEOUT
 ((
ušt32_t
)(10 * 
sEE_FLAG_TIMEOUT
))

	)

37 
	#sEE_MAX_TRIALS_NUMBER
 150

	)

48 
	#EE_BUS_BUSY
 1

	)

49 
	#EE_MASTER_MODE
 5

	)

50 
	#EE_MASTER_WRITE
 6

	)

51 
	#EE_TRANSMIT_FAIL
 8

	)

52 
	#EE_ADDR_FAIL
 9

	)

53 
	#EE_RX_FAIL
 10

	)

54 
	#EE_STOP_FAIL
 11

	)

55 
	#EE_SLAVE_ACK
 12

	)

56 
	#EE_MAX_TRIALS
 13

	)

57 
	#EE_VERIFICATION
 14

	)

	@eeprom_layout.h

1 #iâdeà
EEPROM_LAYOUT_H_INCLUDED


2 
	#EEPROM_LAYOUT_H_INCLUDED


	)

55 
	#EEPROM_DATA_VERSION
 0

	)

57 
	#EEPROM_CONFIG1_XSIZE
 1

	)

58 
	#EEPROM_CONFIG1_YSIZE
 2

	)

59 
	#EEPROM_CONFIG1_MAP
 3

	)

60 
	#EEPROM_CONFIG1_XBINS
 259

	)

61 
	#EEPROM_CONFIG1_YBINS
 275

	)

62 
	#EEPROM_CONFIG2_START
 291

	)

63 
	#EEPROM_CONFIG2_END
 355

64 
	#EEPROM_CONFIG3_XSIZE
 355

	)

65 
	#EEPROM_CONFIG3_YSIZE
 356

	)

66 
	#EEPROM_CONFIG3_MAP
 357

	)

67 
	#EEPROM_CONFIG3_XBINS
 613

	)

68 
	#EEPROM_CONFIG3_YBINS
 629

	)

69 
	#EEPROM_CONFIG4_START
 645

	)

70 
	#EEPROM_CONFIG4_END
 709

	)

71 
	#EEPROM_CONFIG5_XSIZE
 709

	)

72 
	#EEPROM_CONFIG5_YSIZE
 710

	)

73 
	#EEPROM_CONFIG5_MAP
 711

	)

74 
	#EEPROM_CONFIG5_XBINS
 967

	)

75 
	#EEPROM_CONFIG5_YBINS
 983

	)

76 
	#EEPROM_CONFIG6_START
 999

	)

77 
	#EEPROM_CONFIG6_END
 1063

	)

78 
	#EEPROM_CONFIG7_START
 1063

	)

79 
	#EEPROM_CONFIG7_END
 1127

	)

80 
	#EEPROM_CONFIG8_XSIZE1
 1127

	)

81 
	#EEPROM_CONFIG8_YSIZE1
 1128

	)

82 
	#EEPROM_CONFIG8_MAP1
 1129

	)

83 
	#EEPROM_CONFIG8_XBINS1
 1193

	)

84 
	#EEPROM_CONFIG8_YBINS1
 1201

	)

85 
	#EEPROM_CONFIG8_XSIZE2
 1209

	)

86 
	#EEPROM_CONFIG8_YSIZE2
 1210

	)

87 
	#EEPROM_CONFIG8_MAP2
 1211

	)

88 
	#EEPROM_CONFIG8_XBINS2
 1275

	)

89 
	#EEPROM_CONFIG8_YBINS2
 1283

	)

90 
	#EEPROM_CONFIG8_END
 1291

	)

92 
	#EEPROM_CONFIG9_XSIZE1
 1291

	)

93 
	#EEPROM_CONFIG9_YSIZE1
 1292

	)

94 
	#EEPROM_CONFIG9_MAP1
 1293

	)

95 
	#EEPROM_CONFIG9_XBINS1
 1329

	)

96 
	#EEPROM_CONFIG9_YBINS1
 1335

	)

97 
	#EEPROM_CONFIG9_XSIZE2
 1341

	)

98 
	#EEPROM_CONFIG9_YSIZE2
 1342

	)

99 
	#EEPROM_CONFIG9_MAP2
 1343

	)

100 
	#EEPROM_CONFIG9_XBINS2
 1379

	)

101 
	#EEPROM_CONFIG9_YBINS2
 1385

	)

102 
	#EEPROM_CONFIG9_XSIZE3
 1391

	)

103 
	#EEPROM_CONFIG9_YSIZE3
 1392

	)

104 
	#EEPROM_CONFIG9_MAP3
 1393

	)

105 
	#EEPROM_CONFIG9_XBINS3
 1429

	)

106 
	#EEPROM_CONFIG9_YBINS3
 1435

	)

107 
	#EEPROM_CONFIG9_XSIZE4
 1441

	)

108 
	#EEPROM_CONFIG9_YSIZE4
 1442

	)

109 
	#EEPROM_CONFIG9_MAP4
 1443

	)

110 
	#EEPROM_CONFIG9_XBINS4
 1479

	)

111 
	#EEPROM_CONFIG9_YBINS4
 1485

	)

112 
	#EEPROM_CONFIG10_START
 1500

	)

113 
	#EEPROM_CONFIG10_END
 1628

	)

114 
	#EEPROM_CONFIG11_START
 1628

	)

115 
	#EEPROM_CONFIG11_END
 1820

	)

122 
	#EEPROM_LAST_BARO
 2558

	)

124 
	#EEPROM_CALIBRATION_START
 2559

	)

125 
	#EEPROM_CALIB_DATA_WIDTH
 2

	)

127 
	#EEPROM_CALIBRATION_IAT_X
 
EEPROM_CALIBRATION_START


	)

128 
	#EEPROM_CALIBRATION_IAT_Y
 (
EEPROM_CALIBRATION_IAT_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

130 
	#EEPROM_CALIBRATION_CLT_X
 (
EEPROM_CALIBRATION_IAT_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

131 
	#EEPROM_CALIBRATION_CLT_Y
 (
EEPROM_CALIBRATION_CLT_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

133 
	#EEPROM_CALIBRATION_TPS_X
 (
EEPROM_CALIBRATION_CLT_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

134 
	#EEPROM_CALIBRATION_TPS_Y
 (
EEPROM_CALIBRATION_TPS_X
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

136 
	#EEPROM_CALIBRATION_MAP_M
 (
EEPROM_CALIBRATION_TPS_Y
 + 
EEPROM_CALIB_DATA_WIDTH
 * 
CALIBRATION_TABLE_DIMENSION
)

	)

137 
	#EEPROM_CALIBRATION_MAP_N
 (
EEPROM_CALIBRATION_MAP_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

138 
	#EEPROM_CALIBRATION_MAP_L
 (
EEPROM_CALIBRATION_MAP_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

140 
	#EEPROM_CALIBRATION_BARO_M
 (
EEPROM_CALIBRATION_MAP_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

141 
	#EEPROM_CALIBRATION_BARO_N
 (
EEPROM_CALIBRATION_BARO_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

142 
	#EEPROM_CALIBRATION_BARO_L
 (
EEPROM_CALIBRATION_BARO_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

144 
	#EEPROM_CALIBRATION_O2_M
 (
EEPROM_CALIBRATION_BARO_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

145 
	#EEPROM_CALIBRATION_O2_N
 (
EEPROM_CALIBRATION_O2_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

146 
	#EEPROM_CALIBRATION_O2_L
 (
EEPROM_CALIBRATION_O2_N
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

148 
	#EEPROM_CALIBRATION_VBAT_M
 (
EEPROM_CALIBRATION_O2_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

149 
	#EEPROM_CALIBRATION_VBAT_L
 (
EEPROM_CALIBRATION_VBAT_M
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

154 
	#EEPROM_STORAGE_END
 (
EEPROM_CALIBRATION_VBAT_L
 + 
EEPROM_CALIB_DATA_WIDTH
)

	)

	@fuel_hw.h

1 #iâdeà
FUELHW_H_INCLUDED


2 
	#FUELHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_fu–_hw
();

11 
£t_šjeùÜ_ch1
(
ouut_pš_t
 
Ëv–
);

12 
£t_šjeùÜ_ch2
(
ouut_pš_t
 
Ëv–
);

13 
£t_fu–pump
(
ouut_pš_t
 
Ëv–
);

	@fuel_logic.h

1 #iâdeà
FUELLOGIC_H_INCLUDED


2 
	#FUELLOGIC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

10 
š™_fu–_logic
();

	@ignition_hw.h

1 #iâdeà
IGNITIONHW_H_INCLUDED


2 
	#IGNITIONHW_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

9 
š™_ign™iÚ_hw
();

11 
£t_ign™iÚ_ch1
(
ouut_pš_t
 
Ëv–
);

12 
£t_ign™iÚ_ch2
(
ouut_pš_t
 
Ëv–
);

	@ignition_logic.h

1 #iâdeà
IGNITIONCALC_H_INCLUDED


2 
	#IGNITIONCALC_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/¡m32f4xx/boùok/¡m32f4xx_gpio.h
"

6 
	~"¡m32_libs/boùok_ty³s.h
"

7 
	~"decod”_logic.h
"

12 
	#POSITION_C1_ADVANCE
 280

	)

13 
	#POSITION_C2_ADVANCE
 275

	)

14 
	#POSITION_D1_ADVANCE
 190

	)

15 
	#POSITION_D2_ADVANCE
 185

	)

16 
	#POSITION_A1_ADVANCE
 100

	)

17 
	#POSITION_A2_ADVANCE
 60

	)

18 
	#POSITION_B1_ADVANCE
 10

	)

19 
	#POSITION_B2_ADVANCE
 0

	)

42 
	#CRANKING_DWELL_POSITION
 
POSITION_D2


	)

43 
	#CRANKING_IGNITION_POSITION
 
POSITION_B2


	)

44 
	#CRANKING_IGNITION_ADVANCE
 
POSITION_B2_ADVANCE


	)

46 
	#LOWREV_DWELL_POSITION
 
POSITION_A2


	)

47 
	#LOWREV_IGNITION_POSITION
 
POSITION_B1


	)

48 
	#LOWREV_IGNITION_ADVANCE
 
POSITION_B1_ADVANCE


	)

49 
	#LOWREV_MIN_RPM
 700

	)

51 
	#DYNAMIC_MIN_RPM
 1000

	)

52 
	#DYNAMIC_DWELL_US
 5000

	)

56 
	s_ign™iÚ_timšg_t
 {

58 
U32
 
	m½m
;

59 
U32
 
	müªk_³riod_us
;

60 
U32
 
	mign™iÚ_advªû_deg
;

61 
U32
 
	mdw–l_advªû_deg
;

62 
U32
 
	mco_Ú_timšg_us
;

63 
U32
 
	mco_off_timšg_us
;

64 
’gše_pos™iÚ_t
 
	mco_Ú_pos
;

65 
’gše_pos™iÚ_t
 
	mco_off_pos
;

67 } 
	tign™iÚ_timšg_t
;

71 
U32
 
g‘_advªû
(U32 
½m
);

72 
U32
 
ÿlc_rÙ_du¿tiÚ
(U32 
AngË_deg
, U32 
P”iod_us
);

73 
U32
 
ÿlc_rÙ_ªgË
(U32 
IÁ”v®_us
, U32 
P”iod_us
);

75 
š™_ign™iÚ_logic
(vŞ©
ign™iÚ_timšg_t
 * 
š™Ÿl_timšg
);

77 
f™_pos™iÚ
Ğ
U32
 
½m
, U32 
advªû
, vŞ©
’gše_pos™iÚ_t
 * 
to_pos™iÚ
, 
VU32
 * 
to_d–ay
);

78 
ÿlc_ign™iÚ_timšgs
(vŞ©
ign™iÚ_timšg_t
 * 
rg‘_timšg
);

79 
Œigg”_co_by_tim”
(
U32
 
d–ay_us
, 
ouut_pš_t
 
Ëv–
);

	@lowprio_scheduler.h

1 #iâdeà
LOWPRIOSCHEDULER_H_INCLUDED


2 
	#LOWPRIOSCHEDULER_H_INCLUDED


	)

4 
	~"Tu¬eg.h
"

7 
	#LOWPRIO_SCHEDULER_PERIOD_US
 200

	)

10 
	#LOWPRIO_SCHEDULER_MAX_PERIOD_US
 (
U16
è0xFFFF * 
LOWPRIO_SCHEDULER_PERIOD_US
 -1

	)

13 
	#TOGGLE_CH1_ENABLE_MASK
 0

	)

14 
	#TOGGLE_CH2_ENABLE_MASK
 1

	)

15 
	#TOGGLE_CH3_ENABLE_MASK
 2

	)

16 
	#TOGGLE_CH4_ENABLE_MASK
 3

	)

18 
	#TOGGLE_CH1_CYCLE_MASK
 4

	)

19 
	#TOGGLE_CH2_CYCLE_MASK
 5

	)

20 
	#TOGGLE_CH3_CYCLE_MASK
 6

	)

21 
	#TOGGLE_CH4_CYCLE_MASK
 7

	)

23 
	#TOGGLE_CH1_SEQUENCE_MASK
 8

	)

24 
	#TOGGLE_CH2_SEQUENCE_MASK
 9

	)

28 (* 
	tlow´io_ÿÎback
)(
	touut_pš_t
);

33 
LOWPRIO_CH1
,

34 
LOWPRIO_CH2
,

35 
LOWPRIO_CH3
,

36 
LOWPRIO_CH4


38 } 
	tlow´io_scheduËr_chªÃl_t
;

42 
	s_low´io_scheduËr_t
 {

44 
low´io_ÿÎback
 
ch1_ÿÎback
;

45 
low´io_ÿÎback
 
ch2_ÿÎback
;

46 
low´io_ÿÎback
 
ch3_ÿÎback
;

47 
low´io_ÿÎback
 
ch4_ÿÎback
;

49 
ouut_pš_t
 
ch1_aùiÚ
;

50 
ouut_pš_t
 
ch2_aùiÚ
;

51 
ouut_pš_t
 
ch3_aùiÚ
;

52 
ouut_pš_t
 
ch4_aùiÚ
;

54 
VU32
 
ch1_d–ay1_us
;

55 
VU32
 
ch1_d–ay2_us
;

56 
VU32
 
ch1_d–ay3_us
;

57 
VU32
 
ch2_d–ay1_us
;

58 
VU32
 
ch2_d–ay2_us
;

59 
VU32
 
ch2_d–ay3_us
;

60 
VU32
 
ch3_d–ay1_us
;

61 
VU32
 
ch3_d–ay2_us
;

62 
VU32
 
ch4_d–ay1_us
;

63 
VU32
 
ch4_d–ay2_us
;

65 
VU32
 
toggË_ù¾
;

67 
VU32
 
ch1_toggË_couÁ”
;

68 
VU32
 
ch2_toggË_couÁ”
;

70 
VU32
 
ch1_£qu’û_Ëngth
;

71 
VU32
 
ch2_£qu’û_Ëngth
;

74 } 
	tlow´io_scheduËr_t
;

78 
	`š™_low´io_scheduËr
();

79 
	`low´io_scheduËr_£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), ouut_pš_ˆ
aùiÚ
, 
U32
 
d–ay_us
);

80 
	`low´io_scheduËr_toggËmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
);

81 
	`low´io_scheduËr_£qmode_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
, (* 
ÿÎback_funù
)(
ouut_pš_t
), 
U32
 
d–ay1_us
, U32 
d–ay2_us
, U32 
d–ay3_us
, U32 
£q_Ëngth
);

82 
	`low´io_scheduËr_»£t_chªÃl
(
low´io_scheduËr_chªÃl_t
 
rg‘_ch
);

	@lowspeed_timers.h

1 #iâdeà
TIMERS_H


2 
	#TIMERS_H


	)

4 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	#BIT_TIMER_1HZ
 0x01

	)

7 
	#BIT_TIMER_4HZ
 0x02

	)

8 
	#BIT_TIMER_10HZ
 0x04

	)

9 
	#BIT_TIMER_15HZ
 0x08

	)

10 
	#BIT_TIMER_30HZ
 0x10

	)

11 
	#BIT_TIMER_50HZ
 0x20

	)

13 
VU32
 
ls_tim”
;

14 
VU32
 
sy¡em_time
;

16 
š™_low¥“d_tim”s
();

	@scheduler.h

1 #iâdeà
SCHEDULER_H_INCLUDED


2 
	#SCHEDULER_H_INCLUDED


	)

4 
	~"Tu¬eg.h
"

7 
	#SCHEDULER_PERIOD_US
 1

	)

10 
	#SCHEDULER_MAX_PERIOD_US
 (
U32
è0xFFFFFFFF * 
SCHEDULER_PERIOD_US
 -1

	)

16 
	mIGN_CH1
,

17 
	mIGN_CH2
,

19 
	mFUEL_CH1
,

20 
	mFUEL_CH2


22 } 
	tscheduËr_chªÃl_t
;

27 
	s_scheduËr_t
 {

29 
ouut_pš_t
 
	mign_ch1_aùiÚ
;

30 
ouut_pš_t
 
	mign_ch2_aùiÚ
;

31 
ouut_pš_t
 
	mfu–_ch1_aùiÚ
;

32 
ouut_pš_t
 
	mfu–_ch2_aùiÚ
;

34 } 
	tscheduËr_t
;

36 
š™_scheduËr
();

37 
scheduËr_£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
, 
ouut_pš_t
 
aùiÚ
, 
U32
 
d–ay_us
);

38 
scheduËr_»£t_chªÃl
(
scheduËr_chªÃl_t
 
rg‘_ch
);

	@sensors.h

1 #iâdeà
SENSORS_H_INCLUDED


2 
	#SENSORS_H_INCLUDED


	)

5 
	~"¡m32_libs/boùok_ty³s.h
"

6 
	~"decod”_logic.h
"

22 
	#DSENSOR_CYCLE_LEN
 6

	)

23 
	#DSENSOR_HIGH_THRES
 4

	)

27 
	#SENSOR_ADC
 
ADC1


	)

54 
	#ASENSOR_O2_CH
 
ADC_ChªÃl_0


	)

55 
	#ASENSOR_TPS_CH
 
ADC_ChªÃl_1


	)

56 
	#ASENSOR_MAP_CH
 
ADC_ChªÃl_2


	)

57 
	#ASENSOR_IAT_CH
 
ADC_ChªÃl_3


	)

58 
	#ASENSOR_CLT_CH
 
ADC_ChªÃl_4


	)

59 
	#ASENSOR_VBAT_CH
 
ADC_ChªÃl_5


	)

60 
	#ASENSOR_KNOCK_CH
 
ADC_ChªÃl_6


	)

61 
	#ASENSOR_BARO_CH
 
ADC_ChªÃl_7


	)

62 
	#ASENSOR_SPARE_CH
 
ADC_ChªÃl_14


	)

65 
	#REGULAR_GROUP_LENGTH
 8

	)

68 
	#INJECTED_GROUP_LENGTH
 1

	)

82 
	#ASENSOR_MAP_MIN_THRES
 302

	)

83 
	#ASENSOR_MAP_MAX_THRES
 4095

	)

84 
	#ASENSOR_MAP_ERROR_THRES
 0xFF

	)

85 
	#ASENSOR_MAP_AVG_THRES
 16

	)

87 
	#ASENSOR_BARO_MIN_THRES
 302

	)

88 
	#ASENSOR_BARO_MAX_THRES
 4095

	)

89 
	#ASENSOR_BARO_ERROR_THRES
 0xFF

	)

90 
	#ASENSOR_BARO_AVG_THRES
 5

	)

92 
	#ASENSOR_TPS_MIN_THRES
 1

	)

93 
	#ASENSOR_TPS_MAX_THRES
 4095

	)

94 
	#ASENSOR_TPS_ERROR_THRES
 0xFF

	)

95 
	#ASENSOR_TPS_AVG_THRES
 5

	)

96 
	#DELTA_TPS_THRES
 5

	)

98 
	#ASENSOR_O2_MIN_THRES
 1

	)

99 
	#ASENSOR_O2_MAX_THRES
 4095

	)

100 
	#ASENSOR_O2_ERROR_THRES
 0xFF

	)

101 
	#ASENSOR_O2_AVG_THRES
 5

	)

103 
	#ASENSOR_VBAT_MIN_THRES
 1

	)

104 
	#ASENSOR_VBAT_MAX_THRES
 4095

	)

105 
	#ASENSOR_VBAT_ERROR_THRES
 0xFF

	)

106 
	#ASENSOR_VBAT_AVG_THRES
 5

	)

108 
	#ASENSOR_IAT_MIN_THRES
 1

	)

109 
	#ASENSOR_IAT_MAX_THRES
 4095

	)

110 
	#ASENSOR_IAT_ERROR_THRES
 0xFF

	)

111 
	#ASENSOR_IAT_AVG_THRES
 5

	)

112 
	#IAT_OFFSET
 40

	)

114 
	#ASENSOR_CLT_MIN_THRES
 1

	)

115 
	#ASENSOR_CLT_MAX_THRES
 4095

	)

116 
	#ASENSOR_CLT_ERROR_THRES
 0xFF

	)

117 
	#ASENSOR_CLT_AVG_THRES
 5

	)

118 
	#CLT_OFFSET
 40

	)

120 
	#ASENSOR_SPARE_MIN_THRES
 1

	)

121 
	#ASENSOR_SPARE_MAX_THRES
 4095

	)

122 
	#ASENSOR_SPARE_ERROR_THRES
 0xFF

	)

123 
	#ASENSOR_SPARE_AVG_THRES
 5

	)

136 
	mASENSOR_O2
 =0x00,

137 
	mASENSOR_TPS
 =0x01,

138 
	mASENSOR_IAT
 =0x02,

139 
	mASENSOR_CLT
 =0x03,

140 
	mASENSOR_VBAT
 =0x04,

141 
	mASENSOR_KNOCK
 =0x05,

142 
	mASENSOR_BARO
 =0x06,

143 
	mASENSOR_SPARE
 =0x07,

146 
	mASENSOR_MAP
 =0x08,

149 
	mASENSOR_ITEMP
 =0x09,

150 
	mASENSOR_IVREF
 =0x10

153 } 
	ta£nsÜs_t
;

162 
	mDSENSOR_SPARE2
 =0x01,

163 
	mDSENSOR_NEUTRAL
 =0x02,

164 
	mDSENSOR_RUN
 =0x04,

165 
	mDSENSOR_CRASH
 =0x08,

166 
	mDSENSOR_DEBUG
 =0x10

168 } 
	td£nsÜs_t
;

174 
	mASENSOR_O2_ACT
 =0x01,

175 
	mASENSOR_TPS_ACT
 =0x02,

176 
	mASENSOR_IAT_ACT
 =0x04,

177 
	mASENSOR_CLT_ACT
 =0x08,

178 
	mASENSOR_VBAT_ACT
 =0x10,

179 
	mASENSOR_MAP_ACT
 =0x20,

180 
	mASENSOR_KNOCK_ACT
 =0x40,

181 
	mASENSOR_BARO_ACT
 =0x80

183 } 
	t£nsÜ_aùiv™y_t
;

194 
	s_£nsÜ_š‹rçû_t
 {

196 
S16
 
	mddt_TPS
;

198 
£nsÜ_aùiv™y_t
 
	maùive_£nsÜs
;

200 
U16
 
	mMAP
;

201 
U16
 
	mBARO
;

202 
U16
 
	mO2
;

203 
U16
 
	mTPS
;

204 
U16
 
	mIAT
;

205 
U16
 
	mCLT
;

206 
U16
 
	mVBAT
;

208 
U16
 
	maSPARE
;

210 
U8
 
	mdig™®_£nsÜs
;

211 
U8
 
	md£nsÜ_cyşe
;

212 
U8
 
	md£nsÜ_hi¡Üy
[
DSENSOR_CYCLE_LEN
];

216 
U8
 
	m”rÜ_couÁ”
[
REGULAR_GROUP_LENGTH
 + 
INJECTED_GROUP_LENGTH
];

218 
U16
 
	mav”age
[
REGULAR_GROUP_LENGTH
];

219 
U8
 
	mav”age_couÁ
[
REGULAR_GROUP_LENGTH
];

221 
U32
 
	mm­_š‹g¿tÜ
;

222 
U8
 
	mm­_š‹g¿tÜ_couÁ
;

224 
U16
 
	mÏ¡_TPS
;

226 
U8
 
	mloİ_couÁ
;

228 } 
	t£nsÜ_š‹rçû_t
 ;

231 vŞ©
£nsÜ_š‹rçû_t
 * 
š™_£nsÜs
();

232 
VU8
 
»ad_d£nsÜs
();

233 
»ad_dig™®_£nsÜs
();

	@stm32_libs/boctok_types.h

1 #iâdeà
BOCTOK_TYPES_H_INCLUDED


2 
	#BOCTOK_TYPES_H_INCLUDED


	)

5 
	~<¡dlib.h
>

6 
	~<¡dšt.h
>

10 
ušt8_t
 
	tU8
;

11 
ušt16_t
 
	tU16
;

12 
ušt32_t
 
	tU32
;

13 
ušt64_t
 
	tU64
;

15 
št8_t
 
	tS8
;

16 
št16_t
 
	tS16
;

17 
št32_t
 
	tS32
;

19 vŞ©
	tušt8_t
 
	tVU8
;

20 vŞ©
	tušt16_t
 
	tVU16
;

21 vŞ©
	tšt8_t
 
	tVS8
;

22 vŞ©
	tšt16_t
 
	tVS16
;

23 vŞ©
	tušt32_t
 
	tVU32
;

24 vŞ©
	tšt32_t
 
	tVS32
;

27 
	#FALSE
 0

	)

28 
	#TRUE
 0x01

	)

	@stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h

1 #iâdeà
STM32_ADC_H_INCLUDED


2 
	#STM32_ADC_H_INCLUDED


	)

4 
	#SAMPLE_TIME_1_5
 0x00

	)

5 
	#SAMPLE_TIME_7_5
 0x01

	)

6 
	#SAMPLE_TIME_13_5
 0x02

	)

7 
	#SAMPLE_TIME_28_5
 0x03

	)

8 
	#SAMPLE_TIME_41_5
 0x04

	)

9 
	#SAMPLE_TIME_55_5
 0x05

	)

10 
	#SAMPLE_TIME_71_5
 0x06

	)

11 
	#SAMPLE_TIME_239_5
 0x07

	)

15 
adc_£t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

16 
adc_£t_»guÏr_group_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

17 
adc_£t_šjeùed_£qu’û
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
’Œy
, ušt32_ˆ
chªÃl
);

18 
adc_£t_šjeùed_£qu’û_Ëngth
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
Ëngth
);

19 
adc_£t_§m¶e_time
(
ADC_Ty³Def
 * 
adc
, 
ušt32_t
 
chªÃl
, ušt32_ˆ
timšg
);

20 
adc_¡¬t_»guÏr_group
(
ADC_Ty³Def
 * 
adc
);

21 
adc_¡¬t_šjeùed_group
(
ADC_Ty³Def
 * 
adc
);

	@stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h

1 #iâdeà
STM32_GPIO_H_INCLUDED


2 
	#STM32_GPIO_H_INCLUDED


	)

4 
	~"boùok_ty³s.h
"

26 
	#GPIO_MODE_IN
 0x00

	)

27 
	#GPIO_MODE_OUT
 0x01

	)

28 
	#GPIO_MODE_AF
 0x02

	)

29 
	#GPIO_MODE_ANALOG
 0x03

	)

31 
	#GPIO_OUT_PP
 0x00

	)

32 
	#GPIO_OUT_OD
 0x01

	)

34 
	#GPIO_SPEED_LOW
 0x00

	)

35 
	#GPIO_SPEED_MID
 0x01

	)

36 
	#GPIO_SPEED_HIGH
 0x02

	)

37 
	#GPIO_SPEED_VERY_HIGH
 0x03

	)

39 
	#GPIO_PULL_NONE
 0x00

	)

40 
	#GPIO_PULL_UP
 0x01

	)

41 
	#GPIO_PULL_DOWN
 0x02

	)

46 
	#EXTI_MAP_GPIOA
 0x00

	)

47 
	#EXTI_MAP_GPIOB
 0x01

	)

48 
	#EXTI_MAP_GPIOC
 0x02

	)

49 
	#EXTI_MAP_GPIOH
 0x07

	)

59 
	mON
,

60 
	mOFF
,

61 
	mTOGGLE


63 } 
	touut_pš_t
;

67 
GPIO_cÚfigu»
(
GPIO_Ty³Def
 * 
PÜt
, 
U32
 
Pš
, U32 
Mode
, U32 
OuutTy³
, U32 
S³ed
, U32 
Pud
);

68 
SYSCFG_m­_EXTI
(
U32
 
lše
, U32 
pÜt
);

69 
gpio_£t_pš
(
GPIO_Ty³Def
 * 
PÜt
, 
VU32
 
Pš
, 
ouut_pš_t
 
Lev–
);

70 
GPIO_S‘AF
(
GPIO_Ty³Def
* 
PÜt
, 
U16
 
Pš
, 
U8
 
FunùiÚ
);

	@stm32_libs/stm32f4xx/cmsis/stm32f4xx.h

53 #iâdeà
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifdeà
__ılu¥lus


73 
	#as£¹_·¿m
(
ex´
è(()0)

	)

78 #ià!
defšed
(
STM32F40_41xxx
è&& !defšed(
STM32F427_437xx
è&& !defšed(
STM32F429_439xx
è&& !defšed(
STM32F401xx
è&& !defšed(
STM32F410xx
) && \

79 !
defšed
(
STM32F411xE
è&& !defšed(
STM32F412xG
è&& !defšed(
STM32F413_423xx
è&& !defšed(
STM32F446xx
è&& !defšed(
STM32F469_479xx
)

117 #ifdeà
STM32F40XX


118 
	#STM32F40_41xxx


	)

122 #ifdeà
STM32F427X


123 
	#STM32F427_437xx


	)

130 #ià!
defšed
(
STM32F40_41xxx
è&& !defšed(
STM32F427_437xx
è&& !defšed(
STM32F429_439xx
è&& !defšed(
STM32F401xx
è&& !defšed(
STM32F410xx
) && \

131 !
defšed
(
STM32F411xE
è&& !defšed(
STM32F412xG
è&& !defšed(
STM32F413_423xx
è&& !defšed(
STM32F446xx
è&& !defšed(
STM32F469_479xx
)

135 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

151 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F401xx
) || \

152 
defšed
(
STM32F410xx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469_479xx
)

153 #ià!
defšed
 (
HSE_VALUE
)

154 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

156 #–ià
defšed
 (
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

157 #ià!
defšed
 (
HSE_VALUE
)

158 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

165 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

166 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x05000è

	)

169 #ià!
defšed
 (
HSI_VALUE
)

170 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

176 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01è

	)

177 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08è

	)

178 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00è

	)

179 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00è

	)

180 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

181 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

182 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

183 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

196 
	#__CM4_REV
 0x0001

	)

197 
	#__MPU_PRESENT
 1

	)

198 
	#__NVIC_PRIO_BITS
 4

	)

199 
	#__V’dÜ_SysTickCÚfig
 0

	)

200 
	#__FPU_PRESENT
 1

	)

206 
	eIRQn


209 
NÚMaskabËIÁ_IRQn
 = -14,

210 
MemÜyMªagem’t_IRQn
 = -12,

211 
BusFauÉ_IRQn
 = -11,

212 
U§geFauÉ_IRQn
 = -10,

213 
SVC®l_IRQn
 = -5,

214 
DebugMÚ™Ü_IRQn
 = -4,

215 
P’dSV_IRQn
 = -2,

216 
SysTick_IRQn
 = -1,

218 
WWDG_IRQn
 = 0,

219 
PVD_IRQn
 = 1,

220 
TAMP_STAMP_IRQn
 = 2,

221 
RTC_WKUP_IRQn
 = 3,

222 
FLASH_IRQn
 = 4,

223 
RCC_IRQn
 = 5,

224 
EXTI0_IRQn
 = 6,

225 
EXTI1_IRQn
 = 7,

226 
EXTI2_IRQn
 = 8,

227 
EXTI3_IRQn
 = 9,

228 
EXTI4_IRQn
 = 10,

229 
DMA1_SŒ—m0_IRQn
 = 11,

230 
DMA1_SŒ—m1_IRQn
 = 12,

231 
DMA1_SŒ—m2_IRQn
 = 13,

232 
DMA1_SŒ—m3_IRQn
 = 14,

233 
DMA1_SŒ—m4_IRQn
 = 15,

234 
DMA1_SŒ—m5_IRQn
 = 16,

235 
DMA1_SŒ—m6_IRQn
 = 17,

236 
ADC_IRQn
 = 18,

238 #ià
defšed
(
STM32F40_41xxx
)

239 
CAN1_TX_IRQn
 = 19,

240 
CAN1_RX0_IRQn
 = 20,

241 
CAN1_RX1_IRQn
 = 21,

242 
CAN1_SCE_IRQn
 = 22,

243 
EXTI9_5_IRQn
 = 23,

244 
TIM1_BRK_TIM9_IRQn
 = 24,

245 
TIM1_UP_TIM10_IRQn
 = 25,

246 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

247 
TIM1_CC_IRQn
 = 27,

248 
TIM2_IRQn
 = 28,

249 
TIM3_IRQn
 = 29,

250 
TIM4_IRQn
 = 30,

251 
I2C1_EV_IRQn
 = 31,

252 
I2C1_ER_IRQn
 = 32,

253 
I2C2_EV_IRQn
 = 33,

254 
I2C2_ER_IRQn
 = 34,

255 
SPI1_IRQn
 = 35,

256 
SPI2_IRQn
 = 36,

257 
USART1_IRQn
 = 37,

258 
USART2_IRQn
 = 38,

259 
USART3_IRQn
 = 39,

260 
EXTI15_10_IRQn
 = 40,

261 
RTC_AÏrm_IRQn
 = 41,

262 
OTG_FS_WKUP_IRQn
 = 42,

263 
TIM8_BRK_TIM12_IRQn
 = 43,

264 
TIM8_UP_TIM13_IRQn
 = 44,

265 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

266 
TIM8_CC_IRQn
 = 46,

267 
DMA1_SŒ—m7_IRQn
 = 47,

268 
FSMC_IRQn
 = 48,

269 
SDIO_IRQn
 = 49,

270 
TIM5_IRQn
 = 50,

271 
SPI3_IRQn
 = 51,

272 
UART4_IRQn
 = 52,

273 
UART5_IRQn
 = 53,

274 
TIM6_DAC_IRQn
 = 54,

275 
TIM7_IRQn
 = 55,

276 
DMA2_SŒ—m0_IRQn
 = 56,

277 
DMA2_SŒ—m1_IRQn
 = 57,

278 
DMA2_SŒ—m2_IRQn
 = 58,

279 
DMA2_SŒ—m3_IRQn
 = 59,

280 
DMA2_SŒ—m4_IRQn
 = 60,

281 
ETH_IRQn
 = 61,

282 
ETH_WKUP_IRQn
 = 62,

283 
CAN2_TX_IRQn
 = 63,

284 
CAN2_RX0_IRQn
 = 64,

285 
CAN2_RX1_IRQn
 = 65,

286 
CAN2_SCE_IRQn
 = 66,

287 
OTG_FS_IRQn
 = 67,

288 
DMA2_SŒ—m5_IRQn
 = 68,

289 
DMA2_SŒ—m6_IRQn
 = 69,

290 
DMA2_SŒ—m7_IRQn
 = 70,

291 
USART6_IRQn
 = 71,

292 
I2C3_EV_IRQn
 = 72,

293 
I2C3_ER_IRQn
 = 73,

294 
OTG_HS_EP1_OUT_IRQn
 = 74,

295 
OTG_HS_EP1_IN_IRQn
 = 75,

296 
OTG_HS_WKUP_IRQn
 = 76,

297 
OTG_HS_IRQn
 = 77,

298 
DCMI_IRQn
 = 78,

299 
CRYP_IRQn
 = 79,

300 
HASH_RNG_IRQn
 = 80,

301 
FPU_IRQn
 = 81

304 #ià
defšed
(
STM32F427_437xx
)

305 
CAN1_TX_IRQn
 = 19,

306 
CAN1_RX0_IRQn
 = 20,

307 
CAN1_RX1_IRQn
 = 21,

308 
CAN1_SCE_IRQn
 = 22,

309 
EXTI9_5_IRQn
 = 23,

310 
TIM1_BRK_TIM9_IRQn
 = 24,

311 
TIM1_UP_TIM10_IRQn
 = 25,

312 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

313 
TIM1_CC_IRQn
 = 27,

314 
TIM2_IRQn
 = 28,

315 
TIM3_IRQn
 = 29,

316 
TIM4_IRQn
 = 30,

317 
I2C1_EV_IRQn
 = 31,

318 
I2C1_ER_IRQn
 = 32,

319 
I2C2_EV_IRQn
 = 33,

320 
I2C2_ER_IRQn
 = 34,

321 
SPI1_IRQn
 = 35,

322 
SPI2_IRQn
 = 36,

323 
USART1_IRQn
 = 37,

324 
USART2_IRQn
 = 38,

325 
USART3_IRQn
 = 39,

326 
EXTI15_10_IRQn
 = 40,

327 
RTC_AÏrm_IRQn
 = 41,

328 
OTG_FS_WKUP_IRQn
 = 42,

329 
TIM8_BRK_TIM12_IRQn
 = 43,

330 
TIM8_UP_TIM13_IRQn
 = 44,

331 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

332 
TIM8_CC_IRQn
 = 46,

333 
DMA1_SŒ—m7_IRQn
 = 47,

334 
FMC_IRQn
 = 48,

335 
SDIO_IRQn
 = 49,

336 
TIM5_IRQn
 = 50,

337 
SPI3_IRQn
 = 51,

338 
UART4_IRQn
 = 52,

339 
UART5_IRQn
 = 53,

340 
TIM6_DAC_IRQn
 = 54,

341 
TIM7_IRQn
 = 55,

342 
DMA2_SŒ—m0_IRQn
 = 56,

343 
DMA2_SŒ—m1_IRQn
 = 57,

344 
DMA2_SŒ—m2_IRQn
 = 58,

345 
DMA2_SŒ—m3_IRQn
 = 59,

346 
DMA2_SŒ—m4_IRQn
 = 60,

347 
ETH_IRQn
 = 61,

348 
ETH_WKUP_IRQn
 = 62,

349 
CAN2_TX_IRQn
 = 63,

350 
CAN2_RX0_IRQn
 = 64,

351 
CAN2_RX1_IRQn
 = 65,

352 
CAN2_SCE_IRQn
 = 66,

353 
OTG_FS_IRQn
 = 67,

354 
DMA2_SŒ—m5_IRQn
 = 68,

355 
DMA2_SŒ—m6_IRQn
 = 69,

356 
DMA2_SŒ—m7_IRQn
 = 70,

357 
USART6_IRQn
 = 71,

358 
I2C3_EV_IRQn
 = 72,

359 
I2C3_ER_IRQn
 = 73,

360 
OTG_HS_EP1_OUT_IRQn
 = 74,

361 
OTG_HS_EP1_IN_IRQn
 = 75,

362 
OTG_HS_WKUP_IRQn
 = 76,

363 
OTG_HS_IRQn
 = 77,

364 
DCMI_IRQn
 = 78,

365 
CRYP_IRQn
 = 79,

366 
HASH_RNG_IRQn
 = 80,

367 
FPU_IRQn
 = 81,

368 
UART7_IRQn
 = 82,

369 
UART8_IRQn
 = 83,

370 
SPI4_IRQn
 = 84,

371 
SPI5_IRQn
 = 85,

372 
SPI6_IRQn
 = 86,

373 
SAI1_IRQn
 = 87,

374 
DMA2D_IRQn
 = 90

377 #ià
defšed
(
STM32F429_439xx
)

378 
CAN1_TX_IRQn
 = 19,

379 
CAN1_RX0_IRQn
 = 20,

380 
CAN1_RX1_IRQn
 = 21,

381 
CAN1_SCE_IRQn
 = 22,

382 
EXTI9_5_IRQn
 = 23,

383 
TIM1_BRK_TIM9_IRQn
 = 24,

384 
TIM1_UP_TIM10_IRQn
 = 25,

385 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

386 
TIM1_CC_IRQn
 = 27,

387 
TIM2_IRQn
 = 28,

388 
TIM3_IRQn
 = 29,

389 
TIM4_IRQn
 = 30,

390 
I2C1_EV_IRQn
 = 31,

391 
I2C1_ER_IRQn
 = 32,

392 
I2C2_EV_IRQn
 = 33,

393 
I2C2_ER_IRQn
 = 34,

394 
SPI1_IRQn
 = 35,

395 
SPI2_IRQn
 = 36,

396 
USART1_IRQn
 = 37,

397 
USART2_IRQn
 = 38,

398 
USART3_IRQn
 = 39,

399 
EXTI15_10_IRQn
 = 40,

400 
RTC_AÏrm_IRQn
 = 41,

401 
OTG_FS_WKUP_IRQn
 = 42,

402 
TIM8_BRK_TIM12_IRQn
 = 43,

403 
TIM8_UP_TIM13_IRQn
 = 44,

404 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

405 
TIM8_CC_IRQn
 = 46,

406 
DMA1_SŒ—m7_IRQn
 = 47,

407 
FMC_IRQn
 = 48,

408 
SDIO_IRQn
 = 49,

409 
TIM5_IRQn
 = 50,

410 
SPI3_IRQn
 = 51,

411 
UART4_IRQn
 = 52,

412 
UART5_IRQn
 = 53,

413 
TIM6_DAC_IRQn
 = 54,

414 
TIM7_IRQn
 = 55,

415 
DMA2_SŒ—m0_IRQn
 = 56,

416 
DMA2_SŒ—m1_IRQn
 = 57,

417 
DMA2_SŒ—m2_IRQn
 = 58,

418 
DMA2_SŒ—m3_IRQn
 = 59,

419 
DMA2_SŒ—m4_IRQn
 = 60,

420 
ETH_IRQn
 = 61,

421 
ETH_WKUP_IRQn
 = 62,

422 
CAN2_TX_IRQn
 = 63,

423 
CAN2_RX0_IRQn
 = 64,

424 
CAN2_RX1_IRQn
 = 65,

425 
CAN2_SCE_IRQn
 = 66,

426 
OTG_FS_IRQn
 = 67,

427 
DMA2_SŒ—m5_IRQn
 = 68,

428 
DMA2_SŒ—m6_IRQn
 = 69,

429 
DMA2_SŒ—m7_IRQn
 = 70,

430 
USART6_IRQn
 = 71,

431 
I2C3_EV_IRQn
 = 72,

432 
I2C3_ER_IRQn
 = 73,

433 
OTG_HS_EP1_OUT_IRQn
 = 74,

434 
OTG_HS_EP1_IN_IRQn
 = 75,

435 
OTG_HS_WKUP_IRQn
 = 76,

436 
OTG_HS_IRQn
 = 77,

437 
DCMI_IRQn
 = 78,

438 
CRYP_IRQn
 = 79,

439 
HASH_RNG_IRQn
 = 80,

440 
FPU_IRQn
 = 81,

441 
UART7_IRQn
 = 82,

442 
UART8_IRQn
 = 83,

443 
SPI4_IRQn
 = 84,

444 
SPI5_IRQn
 = 85,

445 
SPI6_IRQn
 = 86,

446 
SAI1_IRQn
 = 87,

447 
LTDC_IRQn
 = 88,

448 
LTDC_ER_IRQn
 = 89,

449 
DMA2D_IRQn
 = 90

452 #ià
defšed
(
STM32F410xx
)

453 
EXTI9_5_IRQn
 = 23,

454 
TIM1_BRK_TIM9_IRQn
 = 24,

455 
TIM1_UP_IRQn
 = 25,

456 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

457 
TIM1_CC_IRQn
 = 27,

458 
I2C1_EV_IRQn
 = 31,

459 
I2C1_ER_IRQn
 = 32,

460 
I2C2_EV_IRQn
 = 33,

461 
I2C2_ER_IRQn
 = 34,

462 
SPI1_IRQn
 = 35,

463 
SPI2_IRQn
 = 36,

464 
USART1_IRQn
 = 37,

465 
USART2_IRQn
 = 38,

466 
EXTI15_10_IRQn
 = 40,

467 
RTC_AÏrm_IRQn
 = 41,

468 
DMA1_SŒ—m7_IRQn
 = 47,

469 
TIM5_IRQn
 = 50,

470 
TIM6_DAC_IRQn
 = 54,

471 
DMA2_SŒ—m0_IRQn
 = 56,

472 
DMA2_SŒ—m1_IRQn
 = 57,

473 
DMA2_SŒ—m2_IRQn
 = 58,

474 
DMA2_SŒ—m3_IRQn
 = 59,

475 
DMA2_SŒ—m4_IRQn
 = 60,

476 
DMA2_SŒ—m5_IRQn
 = 68,

477 
DMA2_SŒ—m6_IRQn
 = 69,

478 
DMA2_SŒ—m7_IRQn
 = 70,

479 
USART6_IRQn
 = 71,

480 
RNG_IRQn
 = 80,

481 
FPU_IRQn
 = 81,

482 
SPI5_IRQn
 = 85,

483 
FMPI2C1_EV_IRQn
 = 95,

484 
FMPI2C1_ER_IRQn
 = 96,

485 
LPTIM1_IRQn
 = 97

488 #ià
defšed
(
STM32F401xx
è|| defšed(
STM32F411xE
)

489 
EXTI9_5_IRQn
 = 23,

490 
TIM1_BRK_TIM9_IRQn
 = 24,

491 
TIM1_UP_TIM10_IRQn
 = 25,

492 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

493 
TIM1_CC_IRQn
 = 27,

494 
TIM2_IRQn
 = 28,

495 
TIM3_IRQn
 = 29,

496 
TIM4_IRQn
 = 30,

497 
I2C1_EV_IRQn
 = 31,

498 
I2C1_ER_IRQn
 = 32,

499 
I2C2_EV_IRQn
 = 33,

500 
I2C2_ER_IRQn
 = 34,

501 
SPI1_IRQn
 = 35,

502 
SPI2_IRQn
 = 36,

503 
USART1_IRQn
 = 37,

504 
USART2_IRQn
 = 38,

505 
EXTI15_10_IRQn
 = 40,

506 
RTC_AÏrm_IRQn
 = 41,

507 
OTG_FS_WKUP_IRQn
 = 42,

508 
DMA1_SŒ—m7_IRQn
 = 47,

509 
SDIO_IRQn
 = 49,

510 
TIM5_IRQn
 = 50,

511 
SPI3_IRQn
 = 51,

512 
DMA2_SŒ—m0_IRQn
 = 56,

513 
DMA2_SŒ—m1_IRQn
 = 57,

514 
DMA2_SŒ—m2_IRQn
 = 58,

515 
DMA2_SŒ—m3_IRQn
 = 59,

516 
DMA2_SŒ—m4_IRQn
 = 60,

517 
OTG_FS_IRQn
 = 67,

518 
DMA2_SŒ—m5_IRQn
 = 68,

519 
DMA2_SŒ—m6_IRQn
 = 69,

520 
DMA2_SŒ—m7_IRQn
 = 70,

521 
USART6_IRQn
 = 71,

522 
I2C3_EV_IRQn
 = 72,

523 
I2C3_ER_IRQn
 = 73,

524 
FPU_IRQn
 = 81,

525 #ià
defšed
(
STM32F401xx
)

526 
SPI4_IRQn
 = 84

528 #ià
defšed
(
STM32F411xE
)

529 
SPI4_IRQn
 = 84,

530 
SPI5_IRQn
 = 85

534 #ià
defšed
(
STM32F469_479xx
)

535 
CAN1_TX_IRQn
 = 19,

536 
CAN1_RX0_IRQn
 = 20,

537 
CAN1_RX1_IRQn
 = 21,

538 
CAN1_SCE_IRQn
 = 22,

539 
EXTI9_5_IRQn
 = 23,

540 
TIM1_BRK_TIM9_IRQn
 = 24,

541 
TIM1_UP_TIM10_IRQn
 = 25,

542 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

543 
TIM1_CC_IRQn
 = 27,

544 
TIM2_IRQn
 = 28,

545 
TIM3_IRQn
 = 29,

546 
TIM4_IRQn
 = 30,

547 
I2C1_EV_IRQn
 = 31,

548 
I2C1_ER_IRQn
 = 32,

549 
I2C2_EV_IRQn
 = 33,

550 
I2C2_ER_IRQn
 = 34,

551 
SPI1_IRQn
 = 35,

552 
SPI2_IRQn
 = 36,

553 
USART1_IRQn
 = 37,

554 
USART2_IRQn
 = 38,

555 
USART3_IRQn
 = 39,

556 
EXTI15_10_IRQn
 = 40,

557 
RTC_AÏrm_IRQn
 = 41,

558 
OTG_FS_WKUP_IRQn
 = 42,

559 
TIM8_BRK_TIM12_IRQn
 = 43,

560 
TIM8_UP_TIM13_IRQn
 = 44,

561 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

562 
TIM8_CC_IRQn
 = 46,

563 
DMA1_SŒ—m7_IRQn
 = 47,

564 
FMC_IRQn
 = 48,

565 
SDIO_IRQn
 = 49,

566 
TIM5_IRQn
 = 50,

567 
SPI3_IRQn
 = 51,

568 
UART4_IRQn
 = 52,

569 
UART5_IRQn
 = 53,

570 
TIM6_DAC_IRQn
 = 54,

571 
TIM7_IRQn
 = 55,

572 
DMA2_SŒ—m0_IRQn
 = 56,

573 
DMA2_SŒ—m1_IRQn
 = 57,

574 
DMA2_SŒ—m2_IRQn
 = 58,

575 
DMA2_SŒ—m3_IRQn
 = 59,

576 
DMA2_SŒ—m4_IRQn
 = 60,

577 
ETH_IRQn
 = 61,

578 
ETH_WKUP_IRQn
 = 62,

579 
CAN2_TX_IRQn
 = 63,

580 
CAN2_RX0_IRQn
 = 64,

581 
CAN2_RX1_IRQn
 = 65,

582 
CAN2_SCE_IRQn
 = 66,

583 
OTG_FS_IRQn
 = 67,

584 
DMA2_SŒ—m5_IRQn
 = 68,

585 
DMA2_SŒ—m6_IRQn
 = 69,

586 
DMA2_SŒ—m7_IRQn
 = 70,

587 
USART6_IRQn
 = 71,

588 
I2C3_EV_IRQn
 = 72,

589 
I2C3_ER_IRQn
 = 73,

590 
OTG_HS_EP1_OUT_IRQn
 = 74,

591 
OTG_HS_EP1_IN_IRQn
 = 75,

592 
OTG_HS_WKUP_IRQn
 = 76,

593 
OTG_HS_IRQn
 = 77,

594 
DCMI_IRQn
 = 78,

595 
CRYP_IRQn
 = 79,

596 
HASH_RNG_IRQn
 = 80,

597 
FPU_IRQn
 = 81,

598 
UART7_IRQn
 = 82,

599 
UART8_IRQn
 = 83,

600 
SPI4_IRQn
 = 84,

601 
SPI5_IRQn
 = 85,

602 
SPI6_IRQn
 = 86,

603 
SAI1_IRQn
 = 87,

604 
LTDC_IRQn
 = 88,

605 
LTDC_ER_IRQn
 = 89,

606 
DMA2D_IRQn
 = 90,

607 
QUADSPI_IRQn
 = 91,

608 
DSI_IRQn
 = 92

611 #ià
defšed
(
STM32F446xx
)

612 
CAN1_TX_IRQn
 = 19,

613 
CAN1_RX0_IRQn
 = 20,

614 
CAN1_RX1_IRQn
 = 21,

615 
CAN1_SCE_IRQn
 = 22,

616 
EXTI9_5_IRQn
 = 23,

617 
TIM1_BRK_TIM9_IRQn
 = 24,

618 
TIM1_UP_TIM10_IRQn
 = 25,

619 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

620 
TIM1_CC_IRQn
 = 27,

621 
TIM2_IRQn
 = 28,

622 
TIM3_IRQn
 = 29,

623 
TIM4_IRQn
 = 30,

624 
I2C1_EV_IRQn
 = 31,

625 
I2C1_ER_IRQn
 = 32,

626 
I2C2_EV_IRQn
 = 33,

627 
I2C2_ER_IRQn
 = 34,

628 
SPI1_IRQn
 = 35,

629 
SPI2_IRQn
 = 36,

630 
USART1_IRQn
 = 37,

631 
USART2_IRQn
 = 38,

632 
USART3_IRQn
 = 39,

633 
EXTI15_10_IRQn
 = 40,

634 
RTC_AÏrm_IRQn
 = 41,

635 
OTG_FS_WKUP_IRQn
 = 42,

636 
TIM8_BRK_IRQn
 = 43,

637 
TIM8_BRK_TIM12_IRQn
 = 43,

638 
TIM8_UP_TIM13_IRQn
 = 44,

639 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

640 
DMA1_SŒ—m7_IRQn
 = 47,

641 
FMC_IRQn
 = 48,

642 
SDIO_IRQn
 = 49,

643 
TIM5_IRQn
 = 50,

644 
SPI3_IRQn
 = 51,

645 
UART4_IRQn
 = 52,

646 
UART5_IRQn
 = 53,

647 
TIM6_DAC_IRQn
 = 54,

648 
TIM7_IRQn
 = 55,

649 
DMA2_SŒ—m0_IRQn
 = 56,

650 
DMA2_SŒ—m1_IRQn
 = 57,

651 
DMA2_SŒ—m2_IRQn
 = 58,

652 
DMA2_SŒ—m3_IRQn
 = 59,

653 
DMA2_SŒ—m4_IRQn
 = 60,

654 
CAN2_TX_IRQn
 = 63,

655 
CAN2_RX0_IRQn
 = 64,

656 
CAN2_RX1_IRQn
 = 65,

657 
CAN2_SCE_IRQn
 = 66,

658 
OTG_FS_IRQn
 = 67,

659 
DMA2_SŒ—m5_IRQn
 = 68,

660 
DMA2_SŒ—m6_IRQn
 = 69,

661 
DMA2_SŒ—m7_IRQn
 = 70,

662 
USART6_IRQn
 = 71,

663 
I2C3_EV_IRQn
 = 72,

664 
I2C3_ER_IRQn
 = 73,

665 
OTG_HS_EP1_OUT_IRQn
 = 74,

666 
OTG_HS_EP1_IN_IRQn
 = 75,

667 
OTG_HS_WKUP_IRQn
 = 76,

668 
OTG_HS_IRQn
 = 77,

669 
DCMI_IRQn
 = 78,

670 
FPU_IRQn
 = 81,

671 
SPI4_IRQn
 = 84,

672 
SAI1_IRQn
 = 87,

673 
SAI2_IRQn
 = 91,

674 
QUADSPI_IRQn
 = 92,

675 
CEC_IRQn
 = 93,

676 
SPDIF_RX_IRQn
 = 94,

677 
FMPI2C1_EV_IRQn
 = 95,

678 
FMPI2C1_ER_IRQn
 = 96

681 #ià
defšed
(
STM32F412xG
)

682 
CAN1_TX_IRQn
 = 19,

683 
CAN1_RX0_IRQn
 = 20,

684 
CAN1_RX1_IRQn
 = 21,

685 
CAN1_SCE_IRQn
 = 22,

686 
EXTI9_5_IRQn
 = 23,

687 
TIM1_BRK_TIM9_IRQn
 = 24,

688 
TIM1_UP_TIM10_IRQn
 = 25,

689 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

690 
TIM1_CC_IRQn
 = 27,

691 
TIM2_IRQn
 = 28,

692 
TIM3_IRQn
 = 29,

693 
TIM4_IRQn
 = 30,

694 
I2C1_EV_IRQn
 = 31,

695 
I2C1_ER_IRQn
 = 32,

696 
I2C2_EV_IRQn
 = 33,

697 
I2C2_ER_IRQn
 = 34,

698 
SPI1_IRQn
 = 35,

699 
SPI2_IRQn
 = 36,

700 
USART1_IRQn
 = 37,

701 
USART2_IRQn
 = 38,

702 
USART3_IRQn
 = 39,

703 
EXTI15_10_IRQn
 = 40,

704 
RTC_AÏrm_IRQn
 = 41,

705 
OTG_FS_WKUP_IRQn
 = 42,

706 
TIM8_BRK_TIM12_IRQn
 = 43,

707 
TIM8_UP_TIM13_IRQn
 = 44,

708 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

709 
TIM8_CC_IRQn
 = 46,

710 
DMA1_SŒ—m7_IRQn
 = 47,

711 
FSMC_IRQn
 = 48,

712 
SDIO_IRQn
 = 49,

713 
TIM5_IRQn
 = 50,

714 
SPI3_IRQn
 = 51,

715 
TIM6_IRQn
 = 54,

716 
TIM7_IRQn
 = 55,

717 
DMA2_SŒ—m0_IRQn
 = 56,

718 
DMA2_SŒ—m1_IRQn
 = 57,

719 
DMA2_SŒ—m2_IRQn
 = 58,

720 
DMA2_SŒ—m3_IRQn
 = 59,

721 
DMA2_SŒ—m4_IRQn
 = 60,

722 
DFSDM1_FLT0_IRQn
 = 61,

723 
DFSDM1_FLT1_IRQn
 = 62,

724 
CAN2_TX_IRQn
 = 63,

725 
CAN2_RX0_IRQn
 = 64,

726 
CAN2_RX1_IRQn
 = 65,

727 
CAN2_SCE_IRQn
 = 66,

728 
OTG_FS_IRQn
 = 67,

729 
DMA2_SŒ—m5_IRQn
 = 68,

730 
DMA2_SŒ—m6_IRQn
 = 69,

731 
DMA2_SŒ—m7_IRQn
 = 70,

732 
USART6_IRQn
 = 71,

733 
I2C3_EV_IRQn
 = 72,

734 
I2C3_ER_IRQn
 = 73,

735 
RNG_IRQn
 = 80,

736 
FPU_IRQn
 = 81,

737 
SPI4_IRQn
 = 84,

738 
SPI5_IRQn
 = 85,

739 
QUADSPI_IRQn
 = 92,

740 
FMPI2C1_EV_IRQn
 = 95,

741 
FMPI2C1_ER_IRQn
 = 96

744 #ià
defšed
(
STM32F413_423xx
)

745 
CAN1_TX_IRQn
 = 19,

746 
CAN1_RX0_IRQn
 = 20,

747 
CAN1_RX1_IRQn
 = 21,

748 
CAN1_SCE_IRQn
 = 22,

749 
EXTI9_5_IRQn
 = 23,

750 
TIM1_BRK_TIM9_IRQn
 = 24,

751 
TIM1_UP_TIM10_IRQn
 = 25,

752 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

753 
TIM1_CC_IRQn
 = 27,

754 
TIM2_IRQn
 = 28,

755 
TIM3_IRQn
 = 29,

756 
TIM4_IRQn
 = 30,

757 
I2C1_EV_IRQn
 = 31,

758 
I2C1_ER_IRQn
 = 32,

759 
I2C2_EV_IRQn
 = 33,

760 
I2C2_ER_IRQn
 = 34,

761 
SPI1_IRQn
 = 35,

762 
SPI2_IRQn
 = 36,

763 
USART1_IRQn
 = 37,

764 
USART2_IRQn
 = 38,

765 
USART3_IRQn
 = 39,

766 
EXTI15_10_IRQn
 = 40,

767 
RTC_AÏrm_IRQn
 = 41,

768 
OTG_FS_WKUP_IRQn
 = 42,

769 
TIM8_BRK_TIM12_IRQn
 = 43,

770 
TIM8_UP_TIM13_IRQn
 = 44,

771 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

772 
TIM8_CC_IRQn
 = 46,

773 
DMA1_SŒ—m7_IRQn
 = 47,

774 
SDIO_IRQn
 = 49,

775 
TIM5_IRQn
 = 50,

776 
SPI3_IRQn
 = 51,

777 
UART4_IRQn
 = 52,

778 
UART5_IRQn
 = 53,

779 
TIM6_DAC_IRQn
 = 54,

780 
TIM7_IRQn
 = 55,

781 
DMA2_SŒ—m0_IRQn
 = 56,

782 
DMA2_SŒ—m1_IRQn
 = 57,

783 
DMA2_SŒ—m2_IRQn
 = 58,

784 
DMA2_SŒ—m3_IRQn
 = 59,

785 
DMA2_SŒ—m4_IRQn
 = 60,

786 
DFSDM1_FLT0_IRQn
 = 61,

787 
DFSDM1_FLT1_IRQn
 = 62,

788 
CAN2_TX_IRQn
 = 63,

789 
CAN2_RX0_IRQn
 = 64,

790 
CAN2_RX1_IRQn
 = 65,

791 
CAN2_SCE_IRQn
 = 66,

792 
OTG_FS_IRQn
 = 67,

793 
DMA2_SŒ—m5_IRQn
 = 68,

794 
DMA2_SŒ—m6_IRQn
 = 69,

795 
DMA2_SŒ—m7_IRQn
 = 70,

796 
USART6_IRQn
 = 71,

797 
I2C3_EV_IRQn
 = 72,

798 
I2C3_ER_IRQn
 = 73,

799 
CAN3_TX_IRQn
 = 74,

800 
CAN3_RX0_IRQn
 = 75,

801 
CAN3_RX1_IRQn
 = 76,

802 
CAN3_SCE_IRQn
 = 77,

803 
RNG_IRQn
 = 80,

804 
FPU_IRQn
 = 81,

805 
UART7_IRQn
 = 82,

806 
UART8_IRQn
 = 83,

807 
SPI4_IRQn
 = 84,

808 
SPI5_IRQn
 = 85,

809 
SAI1_IRQn
 = 87,

810 
UART9_IRQn
 = 88,

811 
UART10_IRQn
 = 89,

812 
QUADSPI_IRQn
 = 92,

813 
FMPI2C1_EV_IRQn
 = 95,

814 
FMPI2C1_ER_IRQn
 = 96,

815 
LPTIM1_IRQn
 = 97,

816 
DFSDM2_FLT0_IRQn
 = 98,

817 
DFSDM2_FLT1_IRQn
 = 99,

818 
DFSDM2_FLT2_IRQn
 = 100,

819 
DFSDM2_FLT3_IRQn
 = 101

821 } 
	tIRQn_Ty³
;

827 
	~"cÜe_cm4.h
"

828 
	~"sy¡em_¡m32f4xx.h
"

829 
	~<¡dšt.h
>

835 
št32_t
 
	ts32
;

836 
št16_t
 
	ts16
;

837 
št8_t
 
	ts8
;

839 cÚ¡ 
	tšt32_t
 
	tsc32
;

840 cÚ¡ 
	tšt16_t
 
	tsc16
;

841 cÚ¡ 
	tšt8_t
 
	tsc8
;

843 
__IO
 
	tšt32_t
 
	tvs32
;

844 
__IO
 
	tšt16_t
 
	tvs16
;

845 
__IO
 
	tšt8_t
 
	tvs8
;

847 
__I
 
	tšt32_t
 
	tvsc32
;

848 
__I
 
	tšt16_t
 
	tvsc16
;

849 
__I
 
	tšt8_t
 
	tvsc8
;

851 
ušt32_t
 
	tu32
;

852 
ušt16_t
 
	tu16
;

853 
ušt8_t
 
	tu8
;

855 cÚ¡ 
	tušt32_t
 
	tuc32
;

856 cÚ¡ 
	tušt16_t
 
	tuc16
;

857 cÚ¡ 
	tušt8_t
 
	tuc8
;

859 
__IO
 
	tušt32_t
 
	tvu32
;

860 
__IO
 
	tušt16_t
 
	tvu16
;

861 
__IO
 
	tušt8_t
 
	tvu8
;

863 
__I
 
	tušt32_t
 
	tvuc32
;

864 
__I
 
	tušt16_t
 
	tvuc16
;

865 
__I
 
	tušt8_t
 
	tvuc8
;

867 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

869 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

870 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ğ
DISABLE
è|| ((STATEè=ğ
ENABLE
))

	)

872 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

888 
__IO
 
ušt32_t
 
SR
;

889 
__IO
 
ušt32_t
 
CR1
;

890 
__IO
 
ušt32_t
 
CR2
;

891 
__IO
 
ušt32_t
 
SMPR1
;

892 
__IO
 
ušt32_t
 
SMPR2
;

893 
__IO
 
ušt32_t
 
JOFR1
;

894 
__IO
 
ušt32_t
 
JOFR2
;

895 
__IO
 
ušt32_t
 
JOFR3
;

896 
__IO
 
ušt32_t
 
JOFR4
;

897 
__IO
 
ušt32_t
 
HTR
;

898 
__IO
 
ušt32_t
 
LTR
;

899 
__IO
 
ušt32_t
 
SQR1
;

900 
__IO
 
ušt32_t
 
SQR2
;

901 
__IO
 
ušt32_t
 
SQR3
;

902 
__IO
 
ušt32_t
 
JSQR
;

903 
__IO
 
ušt32_t
 
JDR1
;

904 
__IO
 
ušt32_t
 
JDR2
;

905 
__IO
 
ušt32_t
 
JDR3
;

906 
__IO
 
ušt32_t
 
JDR4
;

907 
__IO
 
ušt32_t
 
DR
;

908 } 
	tADC_Ty³Def
;

912 
__IO
 
ušt32_t
 
CSR
;

913 
__IO
 
ušt32_t
 
CCR
;

914 
__IO
 
ušt32_t
 
CDR
;

916 } 
	tADC_CommÚ_Ty³Def
;

925 
__IO
 
ušt32_t
 
TIR
;

926 
__IO
 
ušt32_t
 
TDTR
;

927 
__IO
 
ušt32_t
 
TDLR
;

928 
__IO
 
ušt32_t
 
TDHR
;

929 } 
	tCAN_TxMaBox_Ty³Def
;

937 
__IO
 
ušt32_t
 
RIR
;

938 
__IO
 
ušt32_t
 
RDTR
;

939 
__IO
 
ušt32_t
 
RDLR
;

940 
__IO
 
ušt32_t
 
RDHR
;

941 } 
	tCAN_FIFOMaBox_Ty³Def
;

949 
__IO
 
ušt32_t
 
FR1
;

950 
__IO
 
ušt32_t
 
FR2
;

951 } 
	tCAN_F‹rRegi¡”_Ty³Def
;

959 
__IO
 
ušt32_t
 
MCR
;

960 
__IO
 
ušt32_t
 
MSR
;

961 
__IO
 
ušt32_t
 
TSR
;

962 
__IO
 
ušt32_t
 
RF0R
;

963 
__IO
 
ušt32_t
 
RF1R
;

964 
__IO
 
ušt32_t
 
IER
;

965 
__IO
 
ušt32_t
 
ESR
;

966 
__IO
 
ušt32_t
 
BTR
;

967 
ušt32_t
 
RESERVED0
[88];

968 
CAN_TxMaBox_Ty³Def
 
sTxMaBox
[3];

969 
CAN_FIFOMaBox_Ty³Def
 
sFIFOMaBox
[2];

970 
ušt32_t
 
RESERVED1
[12];

971 
__IO
 
ušt32_t
 
FMR
;

972 
__IO
 
ušt32_t
 
FM1R
;

973 
ušt32_t
 
RESERVED2
;

974 
__IO
 
ušt32_t
 
FS1R
;

975 
ušt32_t
 
RESERVED3
;

976 
__IO
 
ušt32_t
 
FFA1R
;

977 
ušt32_t
 
RESERVED4
;

978 
__IO
 
ušt32_t
 
FA1R
;

979 
ušt32_t
 
RESERVED5
[8];

980 
CAN_F‹rRegi¡”_Ty³Def
 
sF‹rRegi¡”
[28];

981 } 
	tCAN_Ty³Def
;

983 #ià
defšed
(
STM32F446xx
)

989 
__IO
 
ušt32_t
 
CR
;

990 
__IO
 
ušt32_t
 
CFGR
;

991 
__IO
 
ušt32_t
 
TXDR
;

992 
__IO
 
ušt32_t
 
RXDR
;

993 
__IO
 
ušt32_t
 
ISR
;

994 
__IO
 
ušt32_t
 
IER
;

995 }
	tCEC_Ty³Def
;

1004 
__IO
 
ušt32_t
 
DR
;

1005 
__IO
 
ušt8_t
 
IDR
;

1006 
ušt8_t
 
RESERVED0
;

1007 
ušt16_t
 
RESERVED1
;

1008 
__IO
 
ušt32_t
 
CR
;

1009 } 
	tCRC_Ty³Def
;

1017 
__IO
 
ušt32_t
 
CR
;

1018 
__IO
 
ušt32_t
 
SWTRIGR
;

1019 
__IO
 
ušt32_t
 
DHR12R1
;

1020 
__IO
 
ušt32_t
 
DHR12L1
;

1021 
__IO
 
ušt32_t
 
DHR8R1
;

1022 
__IO
 
ušt32_t
 
DHR12R2
;

1023 
__IO
 
ušt32_t
 
DHR12L2
;

1024 
__IO
 
ušt32_t
 
DHR8R2
;

1025 
__IO
 
ušt32_t
 
DHR12RD
;

1026 
__IO
 
ušt32_t
 
DHR12LD
;

1027 
__IO
 
ušt32_t
 
DHR8RD
;

1028 
__IO
 
ušt32_t
 
DOR1
;

1029 
__IO
 
ušt32_t
 
DOR2
;

1030 
__IO
 
ušt32_t
 
SR
;

1031 } 
	tDAC_Ty³Def
;

1033 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1039 
__IO
 
ušt32_t
 
FLTCR1
;

1040 
__IO
 
ušt32_t
 
FLTCR2
;

1041 
__IO
 
ušt32_t
 
FLTISR
;

1042 
__IO
 
ušt32_t
 
FLTICR
;

1043 
__IO
 
ušt32_t
 
FLTJCHGR
;

1044 
__IO
 
ušt32_t
 
FLTFCR
;

1045 
__IO
 
ušt32_t
 
FLTJDATAR
;

1046 
__IO
 
ušt32_t
 
FLTRDATAR
;

1047 
__IO
 
ušt32_t
 
FLTAWHTR
;

1048 
__IO
 
ušt32_t
 
FLTAWLTR
;

1049 
__IO
 
ušt32_t
 
FLTAWSR
;

1050 
__IO
 
ušt32_t
 
FLTAWCFR
;

1051 
__IO
 
ušt32_t
 
FLTEXMAX
;

1052 
__IO
 
ušt32_t
 
FLTEXMIN
;

1053 
__IO
 
ušt32_t
 
FLTCNVTIMR
;

1054 } 
	tDFSDM_F‹r_Ty³Def
;

1061 
__IO
 
ušt32_t
 
CHCFGR1
;

1062 
__IO
 
ušt32_t
 
CHCFGR2
;

1063 
__IO
 
ušt32_t
 
CHAWSCDR
;

1065 
__IO
 
ušt32_t
 
CHWDATAR
;

1066 
__IO
 
ušt32_t
 
CHDATINR
;

1067 } 
	tDFSDM_ChªÃl_Ty³Def
;

1070 
	#DFSDM_Ty³Def
 
DFSDM_F‹r_Ty³Def


	)

1078 
__IO
 
ušt32_t
 
IDCODE
;

1079 
__IO
 
ušt32_t
 
CR
;

1080 
__IO
 
ušt32_t
 
APB1FZ
;

1081 
__IO
 
ušt32_t
 
APB2FZ
;

1082 }
	tDBGMCU_Ty³Def
;

1090 
__IO
 
ušt32_t
 
CR
;

1091 
__IO
 
ušt32_t
 
SR
;

1092 
__IO
 
ušt32_t
 
RISR
;

1093 
__IO
 
ušt32_t
 
IER
;

1094 
__IO
 
ušt32_t
 
MISR
;

1095 
__IO
 
ušt32_t
 
ICR
;

1096 
__IO
 
ušt32_t
 
ESCR
;

1097 
__IO
 
ušt32_t
 
ESUR
;

1098 
__IO
 
ušt32_t
 
CWSTRTR
;

1099 
__IO
 
ušt32_t
 
CWSIZER
;

1100 
__IO
 
ušt32_t
 
DR
;

1101 } 
	tDCMI_Ty³Def
;

1109 
__IO
 
ušt32_t
 
CR
;

1110 
__IO
 
ušt32_t
 
NDTR
;

1111 
__IO
 
ušt32_t
 
PAR
;

1112 
__IO
 
ušt32_t
 
M0AR
;

1113 
__IO
 
ušt32_t
 
M1AR
;

1114 
__IO
 
ušt32_t
 
FCR
;

1115 } 
	tDMA_SŒ—m_Ty³Def
;

1119 
__IO
 
ušt32_t
 
LISR
;

1120 
__IO
 
ušt32_t
 
HISR
;

1121 
__IO
 
ušt32_t
 
LIFCR
;

1122 
__IO
 
ušt32_t
 
HIFCR
;

1123 } 
	tDMA_Ty³Def
;

1131 
__IO
 
ušt32_t
 
CR
;

1132 
__IO
 
ušt32_t
 
ISR
;

1133 
__IO
 
ušt32_t
 
IFCR
;

1134 
__IO
 
ušt32_t
 
FGMAR
;

1135 
__IO
 
ušt32_t
 
FGOR
;

1136 
__IO
 
ušt32_t
 
BGMAR
;

1137 
__IO
 
ušt32_t
 
BGOR
;

1138 
__IO
 
ušt32_t
 
FGPFCCR
;

1139 
__IO
 
ušt32_t
 
FGCOLR
;

1140 
__IO
 
ušt32_t
 
BGPFCCR
;

1141 
__IO
 
ušt32_t
 
BGCOLR
;

1142 
__IO
 
ušt32_t
 
FGCMAR
;

1143 
__IO
 
ušt32_t
 
BGCMAR
;

1144 
__IO
 
ušt32_t
 
OPFCCR
;

1145 
__IO
 
ušt32_t
 
OCOLR
;

1146 
__IO
 
ušt32_t
 
OMAR
;

1147 
__IO
 
ušt32_t
 
OOR
;

1148 
__IO
 
ušt32_t
 
NLR
;

1149 
__IO
 
ušt32_t
 
LWR
;

1150 
__IO
 
ušt32_t
 
AMTCR
;

1151 
ušt32_t
 
RESERVED
[236];

1152 
__IO
 
ušt32_t
 
FGCLUT
[256];

1153 
__IO
 
ušt32_t
 
BGCLUT
[256];

1154 } 
	tDMA2D_Ty³Def
;

1156 #ià
defšed
(
STM32F469_479xx
)

1163 
__IO
 
ušt32_t
 
VR
;

1164 
__IO
 
ušt32_t
 
CR
;

1165 
__IO
 
ušt32_t
 
CCR
;

1166 
__IO
 
ušt32_t
 
LVCIDR
;

1167 
__IO
 
ušt32_t
 
LCOLCR
;

1168 
__IO
 
ušt32_t
 
LPCR
;

1169 
__IO
 
ušt32_t
 
LPMCR
;

1170 
ušt32_t
 
RESERVED0
[4];

1171 
__IO
 
ušt32_t
 
PCR
;

1172 
__IO
 
ušt32_t
 
GVCIDR
;

1173 
__IO
 
ušt32_t
 
MCR
;

1174 
__IO
 
ušt32_t
 
VMCR
;

1175 
__IO
 
ušt32_t
 
VPCR
;

1176 
__IO
 
ušt32_t
 
VCCR
;

1177 
__IO
 
ušt32_t
 
VNPCR
;

1178 
__IO
 
ušt32_t
 
VHSACR
;

1179 
__IO
 
ušt32_t
 
VHBPCR
;

1180 
__IO
 
ušt32_t
 
VLCR
;

1181 
__IO
 
ušt32_t
 
VVSACR
;

1182 
__IO
 
ušt32_t
 
VVBPCR
;

1183 
__IO
 
ušt32_t
 
VVFPCR
;

1184 
__IO
 
ušt32_t
 
VVACR
;

1185 
__IO
 
ušt32_t
 
LCCR
;

1186 
__IO
 
ušt32_t
 
CMCR
;

1187 
__IO
 
ušt32_t
 
GHCR
;

1188 
__IO
 
ušt32_t
 
GPDR
;

1189 
__IO
 
ušt32_t
 
GPSR
;

1190 
__IO
 
ušt32_t
 
TCCR
[6];

1191 
__IO
 
ušt32_t
 
TDCR
;

1192 
__IO
 
ušt32_t
 
CLCR
;

1193 
__IO
 
ušt32_t
 
CLTCR
;

1194 
__IO
 
ušt32_t
 
DLTCR
;

1195 
__IO
 
ušt32_t
 
PCTLR
;

1196 
__IO
 
ušt32_t
 
PCONFR
;

1197 
__IO
 
ušt32_t
 
PUCR
;

1198 
__IO
 
ušt32_t
 
PTTCR
;

1199 
__IO
 
ušt32_t
 
PSR
;

1200 
ušt32_t
 
RESERVED1
[2];

1201 
__IO
 
ušt32_t
 
ISR
[2];

1202 
__IO
 
ušt32_t
 
IER
[2];

1203 
ušt32_t
 
RESERVED2
[3];

1204 
__IO
 
ušt32_t
 
FIR
[2];

1205 
ušt32_t
 
RESERVED3
[8];

1206 
__IO
 
ušt32_t
 
VSCR
;

1207 
ušt32_t
 
RESERVED4
[2];

1208 
__IO
 
ušt32_t
 
LCVCIDR
;

1209 
__IO
 
ušt32_t
 
LCCCR
;

1210 
ušt32_t
 
RESERVED5
;

1211 
__IO
 
ušt32_t
 
LPMCCR
;

1212 
ušt32_t
 
RESERVED6
[7];

1213 
__IO
 
ušt32_t
 
VMCCR
;

1214 
__IO
 
ušt32_t
 
VPCCR
;

1215 
__IO
 
ušt32_t
 
VCCCR
;

1216 
__IO
 
ušt32_t
 
VNPCCR
;

1217 
__IO
 
ušt32_t
 
VHSACCR
;

1218 
__IO
 
ušt32_t
 
VHBPCCR
;

1219 
__IO
 
ušt32_t
 
VLCCR
;

1220 
__IO
 
ušt32_t
 
VVSACCR
;

1221 
__IO
 
ušt32_t
 
VVBPCCR
;

1222 
__IO
 
ušt32_t
 
VVFPCCR
;

1223 
__IO
 
ušt32_t
 
VVACCR
;

1224 
ušt32_t
 
RESERVED7
[11];

1225 
__IO
 
ušt32_t
 
TDCCR
;

1226 
ušt32_t
 
RESERVED8
[155];

1227 
__IO
 
ušt32_t
 
WCFGR
;

1228 
__IO
 
ušt32_t
 
WCR
;

1229 
__IO
 
ušt32_t
 
WIER
;

1230 
__IO
 
ušt32_t
 
WISR
;

1231 
__IO
 
ušt32_t
 
WIFCR
;

1232 
ušt32_t
 
RESERVED9
;

1233 
__IO
 
ušt32_t
 
WPCR
[5];

1234 
ušt32_t
 
RESERVED10
;

1235 
__IO
 
ušt32_t
 
WRPCR
;

1236 } 
	tDSI_Ty³Def
;

1245 
__IO
 
ušt32_t
 
MACCR
;

1246 
__IO
 
ušt32_t
 
MACFFR
;

1247 
__IO
 
ušt32_t
 
MACHTHR
;

1248 
__IO
 
ušt32_t
 
MACHTLR
;

1249 
__IO
 
ušt32_t
 
MACMIIAR
;

1250 
__IO
 
ušt32_t
 
MACMIIDR
;

1251 
__IO
 
ušt32_t
 
MACFCR
;

1252 
__IO
 
ušt32_t
 
MACVLANTR
;

1253 
ušt32_t
 
RESERVED0
[2];

1254 
__IO
 
ušt32_t
 
MACRWUFFR
;

1255 
__IO
 
ušt32_t
 
MACPMTCSR
;

1256 
ušt32_t
 
RESERVED1
[2];

1257 
__IO
 
ušt32_t
 
MACSR
;

1258 
__IO
 
ušt32_t
 
MACIMR
;

1259 
__IO
 
ušt32_t
 
MACA0HR
;

1260 
__IO
 
ušt32_t
 
MACA0LR
;

1261 
__IO
 
ušt32_t
 
MACA1HR
;

1262 
__IO
 
ušt32_t
 
MACA1LR
;

1263 
__IO
 
ušt32_t
 
MACA2HR
;

1264 
__IO
 
ušt32_t
 
MACA2LR
;

1265 
__IO
 
ušt32_t
 
MACA3HR
;

1266 
__IO
 
ušt32_t
 
MACA3LR
;

1267 
ušt32_t
 
RESERVED2
[40];

1268 
__IO
 
ušt32_t
 
MMCCR
;

1269 
__IO
 
ušt32_t
 
MMCRIR
;

1270 
__IO
 
ušt32_t
 
MMCTIR
;

1271 
__IO
 
ušt32_t
 
MMCRIMR
;

1272 
__IO
 
ušt32_t
 
MMCTIMR
;

1273 
ušt32_t
 
RESERVED3
[14];

1274 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

1275 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

1276 
ušt32_t
 
RESERVED4
[5];

1277 
__IO
 
ušt32_t
 
MMCTGFCR
;

1278 
ušt32_t
 
RESERVED5
[10];

1279 
__IO
 
ušt32_t
 
MMCRFCECR
;

1280 
__IO
 
ušt32_t
 
MMCRFAECR
;

1281 
ušt32_t
 
RESERVED6
[10];

1282 
__IO
 
ušt32_t
 
MMCRGUFCR
;

1283 
ušt32_t
 
RESERVED7
[334];

1284 
__IO
 
ušt32_t
 
PTPTSCR
;

1285 
__IO
 
ušt32_t
 
PTPSSIR
;

1286 
__IO
 
ušt32_t
 
PTPTSHR
;

1287 
__IO
 
ušt32_t
 
PTPTSLR
;

1288 
__IO
 
ušt32_t
 
PTPTSHUR
;

1289 
__IO
 
ušt32_t
 
PTPTSLUR
;

1290 
__IO
 
ušt32_t
 
PTPTSAR
;

1291 
__IO
 
ušt32_t
 
PTPTTHR
;

1292 
__IO
 
ušt32_t
 
PTPTTLR
;

1293 
__IO
 
ušt32_t
 
RESERVED8
;

1294 
__IO
 
ušt32_t
 
PTPTSSR
;

1295 
ušt32_t
 
RESERVED9
[565];

1296 
__IO
 
ušt32_t
 
DMABMR
;

1297 
__IO
 
ušt32_t
 
DMATPDR
;

1298 
__IO
 
ušt32_t
 
DMARPDR
;

1299 
__IO
 
ušt32_t
 
DMARDLAR
;

1300 
__IO
 
ušt32_t
 
DMATDLAR
;

1301 
__IO
 
ušt32_t
 
DMASR
;

1302 
__IO
 
ušt32_t
 
DMAOMR
;

1303 
__IO
 
ušt32_t
 
DMAIER
;

1304 
__IO
 
ušt32_t
 
DMAMFBOCR
;

1305 
__IO
 
ušt32_t
 
DMARSWTR
;

1306 
ušt32_t
 
RESERVED10
[8];

1307 
__IO
 
ušt32_t
 
DMACHTDR
;

1308 
__IO
 
ušt32_t
 
DMACHRDR
;

1309 
__IO
 
ušt32_t
 
DMACHTBAR
;

1310 
__IO
 
ušt32_t
 
DMACHRBAR
;

1311 } 
	tETH_Ty³Def
;

1319 
__IO
 
ušt32_t
 
IMR
;

1320 
__IO
 
ušt32_t
 
EMR
;

1321 
__IO
 
ušt32_t
 
RTSR
;

1322 
__IO
 
ušt32_t
 
FTSR
;

1323 
__IO
 
ušt32_t
 
SWIER
;

1324 
__IO
 
ušt32_t
 
PR
;

1325 } 
	tEXTI_Ty³Def
;

1333 
__IO
 
ušt32_t
 
ACR
;

1334 
__IO
 
ušt32_t
 
KEYR
;

1335 
__IO
 
ušt32_t
 
OPTKEYR
;

1336 
__IO
 
ušt32_t
 
SR
;

1337 
__IO
 
ušt32_t
 
CR
;

1338 
__IO
 
ušt32_t
 
OPTCR
;

1339 
__IO
 
ušt32_t
 
OPTCR1
;

1340 } 
	tFLASH_Ty³Def
;

1342 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1349 
__IO
 
ušt32_t
 
BTCR
[8];

1350 } 
	tFSMC_Bªk1_Ty³Def
;

1358 
__IO
 
ušt32_t
 
BWTR
[7];

1359 } 
	tFSMC_Bªk1E_Ty³Def
;

1367 
__IO
 
ušt32_t
 
PCR2
;

1368 
__IO
 
ušt32_t
 
SR2
;

1369 
__IO
 
ušt32_t
 
PMEM2
;

1370 
__IO
 
ušt32_t
 
PATT2
;

1371 
ušt32_t
 
RESERVED0
;

1372 
__IO
 
ušt32_t
 
ECCR2
;

1373 } 
	tFSMC_Bªk2_Ty³Def
;

1381 
__IO
 
ušt32_t
 
PCR3
;

1382 
__IO
 
ušt32_t
 
SR3
;

1383 
__IO
 
ušt32_t
 
PMEM3
;

1384 
__IO
 
ušt32_t
 
PATT3
;

1385 
ušt32_t
 
RESERVED0
;

1386 
__IO
 
ušt32_t
 
ECCR3
;

1387 } 
	tFSMC_Bªk3_Ty³Def
;

1395 
__IO
 
ušt32_t
 
PCR4
;

1396 
__IO
 
ušt32_t
 
SR4
;

1397 
__IO
 
ušt32_t
 
PMEM4
;

1398 
__IO
 
ušt32_t
 
PATT4
;

1399 
__IO
 
ušt32_t
 
PIO4
;

1400 } 
	tFSMC_Bªk4_Ty³Def
;

1403 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

1410 
__IO
 
ušt32_t
 
BTCR
[8];

1411 } 
	tFMC_Bªk1_Ty³Def
;

1419 
__IO
 
ušt32_t
 
BWTR
[7];

1420 } 
	tFMC_Bªk1E_Ty³Def
;

1428 
__IO
 
ušt32_t
 
PCR2
;

1429 
__IO
 
ušt32_t
 
SR2
;

1430 
__IO
 
ušt32_t
 
PMEM2
;

1431 
__IO
 
ušt32_t
 
PATT2
;

1432 
ušt32_t
 
RESERVED0
;

1433 
__IO
 
ušt32_t
 
ECCR2
;

1434 } 
	tFMC_Bªk2_Ty³Def
;

1442 
__IO
 
ušt32_t
 
PCR3
;

1443 
__IO
 
ušt32_t
 
SR3
;

1444 
__IO
 
ušt32_t
 
PMEM3
;

1445 
__IO
 
ušt32_t
 
PATT3
;

1446 
ušt32_t
 
RESERVED0
;

1447 
__IO
 
ušt32_t
 
ECCR3
;

1448 } 
	tFMC_Bªk3_Ty³Def
;

1456 
__IO
 
ušt32_t
 
PCR4
;

1457 
__IO
 
ušt32_t
 
SR4
;

1458 
__IO
 
ušt32_t
 
PMEM4
;

1459 
__IO
 
ušt32_t
 
PATT4
;

1460 
__IO
 
ušt32_t
 
PIO4
;

1461 } 
	tFMC_Bªk4_Ty³Def
;

1469 
__IO
 
ušt32_t
 
SDCR
[2];

1470 
__IO
 
ušt32_t
 
SDTR
[2];

1471 
__IO
 
ušt32_t
 
SDCMR
;

1472 
__IO
 
ušt32_t
 
SDRTR
;

1473 
__IO
 
ušt32_t
 
SDSR
;

1474 } 
	tFMC_Bªk5_6_Ty³Def
;

1483 
__IO
 
ušt32_t
 
MODER
;

1484 
__IO
 
ušt32_t
 
OTYPER
;

1485 
__IO
 
ušt32_t
 
OSPEEDR
;

1486 
__IO
 
ušt32_t
 
PUPDR
;

1487 
__IO
 
ušt32_t
 
IDR
;

1488 
__IO
 
ušt32_t
 
ODR
;

1489 
__IO
 
ušt32_t
 
BSRR
;

1490 
__IO
 
ušt32_t
 
LCKR
;

1491 
__IO
 
ušt32_t
 
AFR
[2];

1492 } 
	tGPIO_Ty³Def
;

1500 
__IO
 
ušt32_t
 
MEMRMP
;

1501 
__IO
 
ušt32_t
 
PMC
;

1502 
__IO
 
ušt32_t
 
EXTICR
[4];

1503 #ià
defšed
 (
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

1504 
ušt32_t
 
RESERVED
;

1505 
__IO
 
ušt32_t
 
CFGR2
;

1506 
__IO
 
ušt32_t
 
CMPCR
;

1507 
ušt32_t
 
RESERVED1
[2];

1508 
__IO
 
ušt32_t
 
CFGR
;

1510 
ušt32_t
 
RESERVED
[2];

1511 
__IO
 
ušt32_t
 
CMPCR
;

1513 #ià
defšed
(
STM32F413_423xx
)

1514 
__IO
 
ušt32_t
 
MCHDLYCR
;

1516 } 
	tSYSCFG_Ty³Def
;

1524 
__IO
 
ušt16_t
 
CR1
;

1525 
ušt16_t
 
RESERVED0
;

1526 
__IO
 
ušt16_t
 
CR2
;

1527 
ušt16_t
 
RESERVED1
;

1528 
__IO
 
ušt16_t
 
OAR1
;

1529 
ušt16_t
 
RESERVED2
;

1530 
__IO
 
ušt16_t
 
OAR2
;

1531 
ušt16_t
 
RESERVED3
;

1532 
__IO
 
ušt16_t
 
DR
;

1533 
ušt16_t
 
RESERVED4
;

1534 
__IO
 
ušt16_t
 
SR1
;

1535 
ušt16_t
 
RESERVED5
;

1536 
__IO
 
ušt16_t
 
SR2
;

1537 
ušt16_t
 
RESERVED6
;

1538 
__IO
 
ušt16_t
 
CCR
;

1539 
ušt16_t
 
RESERVED7
;

1540 
__IO
 
ušt16_t
 
TRISE
;

1541 
ušt16_t
 
RESERVED8
;

1542 
__IO
 
ušt16_t
 
FLTR
;

1543 
ušt16_t
 
RESERVED9
;

1544 } 
	tI2C_Ty³Def
;

1546 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

1553 
__IO
 
ušt32_t
 
CR1
;

1554 
__IO
 
ušt32_t
 
CR2
;

1555 
__IO
 
ušt32_t
 
OAR1
;

1556 
__IO
 
ušt32_t
 
OAR2
;

1557 
__IO
 
ušt32_t
 
TIMINGR
;

1558 
__IO
 
ušt32_t
 
TIMEOUTR
;

1559 
__IO
 
ušt32_t
 
ISR
;

1560 
__IO
 
ušt32_t
 
ICR
;

1561 
__IO
 
ušt32_t
 
PECR
;

1562 
__IO
 
ušt32_t
 
RXDR
;

1563 
__IO
 
ušt32_t
 
TXDR
;

1564 }
	tFMPI2C_Ty³Def
;

1573 
__IO
 
ušt32_t
 
KR
;

1574 
__IO
 
ušt32_t
 
PR
;

1575 
__IO
 
ušt32_t
 
RLR
;

1576 
__IO
 
ušt32_t
 
SR
;

1577 } 
	tIWDG_Ty³Def
;

1585 
ušt32_t
 
RESERVED0
[2];

1586 
__IO
 
ušt32_t
 
SSCR
;

1587 
__IO
 
ušt32_t
 
BPCR
;

1588 
__IO
 
ušt32_t
 
AWCR
;

1589 
__IO
 
ušt32_t
 
TWCR
;

1590 
__IO
 
ušt32_t
 
GCR
;

1591 
ušt32_t
 
RESERVED1
[2];

1592 
__IO
 
ušt32_t
 
SRCR
;

1593 
ušt32_t
 
RESERVED2
[1];

1594 
__IO
 
ušt32_t
 
BCCR
;

1595 
ušt32_t
 
RESERVED3
[1];

1596 
__IO
 
ušt32_t
 
IER
;

1597 
__IO
 
ušt32_t
 
ISR
;

1598 
__IO
 
ušt32_t
 
ICR
;

1599 
__IO
 
ušt32_t
 
LIPCR
;

1600 
__IO
 
ušt32_t
 
CPSR
;

1601 
__IO
 
ušt32_t
 
CDSR
;

1602 } 
	tLTDC_Ty³Def
;

1610 
__IO
 
ušt32_t
 
CR
;

1611 
__IO
 
ušt32_t
 
WHPCR
;

1612 
__IO
 
ušt32_t
 
WVPCR
;

1613 
__IO
 
ušt32_t
 
CKCR
;

1614 
__IO
 
ušt32_t
 
PFCR
;

1615 
__IO
 
ušt32_t
 
CACR
;

1616 
__IO
 
ušt32_t
 
DCCR
;

1617 
__IO
 
ušt32_t
 
BFCR
;

1618 
ušt32_t
 
RESERVED0
[2];

1619 
__IO
 
ušt32_t
 
CFBAR
;

1620 
__IO
 
ušt32_t
 
CFBLR
;

1621 
__IO
 
ušt32_t
 
CFBLNR
;

1622 
ušt32_t
 
RESERVED1
[3];

1623 
__IO
 
ušt32_t
 
CLUTWR
;

1625 } 
	tLTDC_Lay”_Ty³Def
;

1633 
__IO
 
ušt32_t
 
CR
;

1634 
__IO
 
ušt32_t
 
CSR
;

1635 } 
	tPWR_Ty³Def
;

1643 
__IO
 
ušt32_t
 
CR
;

1644 
__IO
 
ušt32_t
 
PLLCFGR
;

1645 
__IO
 
ušt32_t
 
CFGR
;

1646 
__IO
 
ušt32_t
 
CIR
;

1647 
__IO
 
ušt32_t
 
AHB1RSTR
;

1648 
__IO
 
ušt32_t
 
AHB2RSTR
;

1649 
__IO
 
ušt32_t
 
AHB3RSTR
;

1650 
ušt32_t
 
RESERVED0
;

1651 
__IO
 
ušt32_t
 
APB1RSTR
;

1652 
__IO
 
ušt32_t
 
APB2RSTR
;

1653 
ušt32_t
 
RESERVED1
[2];

1654 
__IO
 
ušt32_t
 
AHB1ENR
;

1655 
__IO
 
ušt32_t
 
AHB2ENR
;

1656 
__IO
 
ušt32_t
 
AHB3ENR
;

1657 
ušt32_t
 
RESERVED2
;

1658 
__IO
 
ušt32_t
 
APB1ENR
;

1659 
__IO
 
ušt32_t
 
APB2ENR
;

1660 
ušt32_t
 
RESERVED3
[2];

1661 
__IO
 
ušt32_t
 
AHB1LPENR
;

1662 
__IO
 
ušt32_t
 
AHB2LPENR
;

1663 
__IO
 
ušt32_t
 
AHB3LPENR
;

1664 
ušt32_t
 
RESERVED4
;

1665 
__IO
 
ušt32_t
 
APB1LPENR
;

1666 
__IO
 
ušt32_t
 
APB2LPENR
;

1667 
ušt32_t
 
RESERVED5
[2];

1668 
__IO
 
ušt32_t
 
BDCR
;

1669 
__IO
 
ušt32_t
 
CSR
;

1670 
ušt32_t
 
RESERVED6
[2];

1671 
__IO
 
ušt32_t
 
SSCGR
;

1672 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

1673 
__IO
 
ušt32_t
 
PLLSAICFGR
;

1674 
__IO
 
ušt32_t
 
DCKCFGR
;

1675 
__IO
 
ušt32_t
 
CKGATENR
;

1676 
__IO
 
ušt32_t
 
DCKCFGR2
;

1678 } 
	tRCC_Ty³Def
;

1686 
__IO
 
ušt32_t
 
TR
;

1687 
__IO
 
ušt32_t
 
DR
;

1688 
__IO
 
ušt32_t
 
CR
;

1689 
__IO
 
ušt32_t
 
ISR
;

1690 
__IO
 
ušt32_t
 
PRER
;

1691 
__IO
 
ušt32_t
 
WUTR
;

1692 
__IO
 
ušt32_t
 
CALIBR
;

1693 
__IO
 
ušt32_t
 
ALRMAR
;

1694 
__IO
 
ušt32_t
 
ALRMBR
;

1695 
__IO
 
ušt32_t
 
WPR
;

1696 
__IO
 
ušt32_t
 
SSR
;

1697 
__IO
 
ušt32_t
 
SHIFTR
;

1698 
__IO
 
ušt32_t
 
TSTR
;

1699 
__IO
 
ušt32_t
 
TSDR
;

1700 
__IO
 
ušt32_t
 
TSSSR
;

1701 
__IO
 
ušt32_t
 
CALR
;

1702 
__IO
 
ušt32_t
 
TAFCR
;

1703 
__IO
 
ušt32_t
 
ALRMASSR
;

1704 
__IO
 
ušt32_t
 
ALRMBSSR
;

1705 
ušt32_t
 
RESERVED7
;

1706 
__IO
 
ušt32_t
 
BKP0R
;

1707 
__IO
 
ušt32_t
 
BKP1R
;

1708 
__IO
 
ušt32_t
 
BKP2R
;

1709 
__IO
 
ušt32_t
 
BKP3R
;

1710 
__IO
 
ušt32_t
 
BKP4R
;

1711 
__IO
 
ušt32_t
 
BKP5R
;

1712 
__IO
 
ušt32_t
 
BKP6R
;

1713 
__IO
 
ušt32_t
 
BKP7R
;

1714 
__IO
 
ušt32_t
 
BKP8R
;

1715 
__IO
 
ušt32_t
 
BKP9R
;

1716 
__IO
 
ušt32_t
 
BKP10R
;

1717 
__IO
 
ušt32_t
 
BKP11R
;

1718 
__IO
 
ušt32_t
 
BKP12R
;

1719 
__IO
 
ušt32_t
 
BKP13R
;

1720 
__IO
 
ušt32_t
 
BKP14R
;

1721 
__IO
 
ušt32_t
 
BKP15R
;

1722 
__IO
 
ušt32_t
 
BKP16R
;

1723 
__IO
 
ušt32_t
 
BKP17R
;

1724 
__IO
 
ušt32_t
 
BKP18R
;

1725 
__IO
 
ušt32_t
 
BKP19R
;

1726 } 
	tRTC_Ty³Def
;

1735 
__IO
 
ušt32_t
 
GCR
;

1736 } 
	tSAI_Ty³Def
;

1740 
__IO
 
ušt32_t
 
CR1
;

1741 
__IO
 
ušt32_t
 
CR2
;

1742 
__IO
 
ušt32_t
 
FRCR
;

1743 
__IO
 
ušt32_t
 
SLOTR
;

1744 
__IO
 
ušt32_t
 
IMR
;

1745 
__IO
 
ušt32_t
 
SR
;

1746 
__IO
 
ušt32_t
 
CLRFR
;

1747 
__IO
 
ušt32_t
 
DR
;

1748 } 
	tSAI_Block_Ty³Def
;

1756 
__IO
 
ušt32_t
 
POWER
;

1757 
__IO
 
ušt32_t
 
CLKCR
;

1758 
__IO
 
ušt32_t
 
ARG
;

1759 
__IO
 
ušt32_t
 
CMD
;

1760 
__I
 
ušt32_t
 
RESPCMD
;

1761 
__I
 
ušt32_t
 
RESP1
;

1762 
__I
 
ušt32_t
 
RESP2
;

1763 
__I
 
ušt32_t
 
RESP3
;

1764 
__I
 
ušt32_t
 
RESP4
;

1765 
__IO
 
ušt32_t
 
DTIMER
;

1766 
__IO
 
ušt32_t
 
DLEN
;

1767 
__IO
 
ušt32_t
 
DCTRL
;

1768 
__I
 
ušt32_t
 
DCOUNT
;

1769 
__I
 
ušt32_t
 
STA
;

1770 
__IO
 
ušt32_t
 
ICR
;

1771 
__IO
 
ušt32_t
 
MASK
;

1772 
ušt32_t
 
RESERVED0
[2];

1773 
__I
 
ušt32_t
 
FIFOCNT
;

1774 
ušt32_t
 
RESERVED1
[13];

1775 
__IO
 
ušt32_t
 
FIFO
;

1776 } 
	tSDIO_Ty³Def
;

1784 
__IO
 
ušt16_t
 
CR1
;

1785 
ušt16_t
 
RESERVED0
;

1786 
__IO
 
ušt16_t
 
CR2
;

1787 
ušt16_t
 
RESERVED1
;

1788 
__IO
 
ušt16_t
 
SR
;

1789 
ušt16_t
 
RESERVED2
;

1790 
__IO
 
ušt16_t
 
DR
;

1791 
ušt16_t
 
RESERVED3
;

1792 
__IO
 
ušt16_t
 
CRCPR
;

1793 
ušt16_t
 
RESERVED4
;

1794 
__IO
 
ušt16_t
 
RXCRCR
;

1795 
ušt16_t
 
RESERVED5
;

1796 
__IO
 
ušt16_t
 
TXCRCR
;

1797 
ušt16_t
 
RESERVED6
;

1798 
__IO
 
ušt16_t
 
I2SCFGR
;

1799 
ušt16_t
 
RESERVED7
;

1800 
__IO
 
ušt16_t
 
I2SPR
;

1801 
ušt16_t
 
RESERVED8
;

1802 } 
	tSPI_Ty³Def
;

1804 #ià
defšed
(
STM32F446xx
)

1810 
__IO
 
ušt32_t
 
CR
;

1811 
__IO
 
ušt16_t
 
IMR
;

1812 
ušt16_t
 
RESERVED0
;

1813 
__IO
 
ušt32_t
 
SR
;

1814 
__IO
 
ušt16_t
 
IFCR
;

1815 
ušt16_t
 
RESERVED1
;

1816 
__IO
 
ušt32_t
 
DR
;

1817 
__IO
 
ušt32_t
 
CSR
;

1818 
__IO
 
ušt32_t
 
DIR
;

1819 
ušt16_t
 
RESERVED2
;

1820 } 
	tSPDIFRX_Ty³Def
;

1823 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

1829 
__IO
 
ušt32_t
 
CR
;

1830 
__IO
 
ušt32_t
 
DCR
;

1831 
__IO
 
ušt32_t
 
SR
;

1832 
__IO
 
ušt32_t
 
FCR
;

1833 
__IO
 
ušt32_t
 
DLR
;

1834 
__IO
 
ušt32_t
 
CCR
;

1835 
__IO
 
ušt32_t
 
AR
;

1836 
__IO
 
ušt32_t
 
ABR
;

1837 
__IO
 
ušt32_t
 
DR
;

1838 
__IO
 
ušt32_t
 
PSMKR
;

1839 
__IO
 
ušt32_t
 
PSMAR
;

1840 
__IO
 
ušt32_t
 
PIR
;

1841 
__IO
 
ušt32_t
 
LPTR
;

1842 } 
	tQUADSPI_Ty³Def
;

1845 #ià
defšed
(
STM32F446xx
)

1851 
__IO
 
ušt32_t
 
CR
;

1852 
__IO
 
ušt16_t
 
IMR
;

1853 
ušt16_t
 
RESERVED0
;

1854 
__IO
 
ušt32_t
 
SR
;

1855 
__IO
 
ušt16_t
 
IFCR
;

1856 
ušt16_t
 
RESERVED1
;

1857 
__IO
 
ušt32_t
 
DR
;

1858 
__IO
 
ušt32_t
 
CSR
;

1859 
__IO
 
ušt32_t
 
DIR
;

1860 
ušt16_t
 
RESERVED2
;

1861 } 
	tSPDIF_Ty³Def
;

1870 
__IO
 
ušt16_t
 
CR1
;

1871 
ušt16_t
 
RESERVED0
;

1872 
__IO
 
ušt16_t
 
CR2
;

1873 
ušt16_t
 
RESERVED1
;

1874 
__IO
 
ušt16_t
 
SMCR
;

1875 
ušt16_t
 
RESERVED2
;

1876 
__IO
 
ušt16_t
 
DIER
;

1877 
ušt16_t
 
RESERVED3
;

1878 
__IO
 
ušt16_t
 
SR
;

1879 
ušt16_t
 
RESERVED4
;

1880 
__IO
 
ušt16_t
 
EGR
;

1881 
ušt16_t
 
RESERVED5
;

1882 
__IO
 
ušt16_t
 
CCMR1
;

1883 
ušt16_t
 
RESERVED6
;

1884 
__IO
 
ušt16_t
 
CCMR2
;

1885 
ušt16_t
 
RESERVED7
;

1886 
__IO
 
ušt16_t
 
CCER
;

1887 
ušt16_t
 
RESERVED8
;

1888 
__IO
 
ušt32_t
 
CNT
;

1889 
__IO
 
ušt16_t
 
PSC
;

1890 
ušt16_t
 
RESERVED9
;

1891 
__IO
 
ušt32_t
 
ARR
;

1892 
__IO
 
ušt16_t
 
RCR
;

1893 
ušt16_t
 
RESERVED10
;

1894 
__IO
 
ušt32_t
 
CCR1
;

1895 
__IO
 
ušt32_t
 
CCR2
;

1896 
__IO
 
ušt32_t
 
CCR3
;

1897 
__IO
 
ušt32_t
 
CCR4
;

1898 
__IO
 
ušt16_t
 
BDTR
;

1899 
ušt16_t
 
RESERVED11
;

1900 
__IO
 
ušt16_t
 
DCR
;

1901 
ušt16_t
 
RESERVED12
;

1902 
__IO
 
ušt16_t
 
DMAR
;

1903 
ušt16_t
 
RESERVED13
;

1904 
__IO
 
ušt16_t
 
OR
;

1905 
ušt16_t
 
RESERVED14
;

1906 } 
	tTIM_Ty³Def
;

1914 
__IO
 
ušt16_t
 
SR
;

1915 
ušt16_t
 
RESERVED0
;

1916 
__IO
 
ušt16_t
 
DR
;

1917 
ušt16_t
 
RESERVED1
;

1918 
__IO
 
ušt16_t
 
BRR
;

1919 
ušt16_t
 
RESERVED2
;

1920 
__IO
 
ušt16_t
 
CR1
;

1921 
ušt16_t
 
RESERVED3
;

1922 
__IO
 
ušt16_t
 
CR2
;

1923 
ušt16_t
 
RESERVED4
;

1924 
__IO
 
ušt16_t
 
CR3
;

1925 
ušt16_t
 
RESERVED5
;

1926 
__IO
 
ušt16_t
 
GTPR
;

1927 
ušt16_t
 
RESERVED6
;

1928 } 
	tUSART_Ty³Def
;

1936 
__IO
 
ušt32_t
 
CR
;

1937 
__IO
 
ušt32_t
 
CFR
;

1938 
__IO
 
ušt32_t
 
SR
;

1939 } 
	tWWDG_Ty³Def
;

1947 
__IO
 
ušt32_t
 
CR
;

1948 
__IO
 
ušt32_t
 
SR
;

1949 
__IO
 
ušt32_t
 
DR
;

1950 
__IO
 
ušt32_t
 
DOUT
;

1951 
__IO
 
ušt32_t
 
DMACR
;

1952 
__IO
 
ušt32_t
 
IMSCR
;

1953 
__IO
 
ušt32_t
 
RISR
;

1954 
__IO
 
ušt32_t
 
MISR
;

1955 
__IO
 
ušt32_t
 
K0LR
;

1956 
__IO
 
ušt32_t
 
K0RR
;

1957 
__IO
 
ušt32_t
 
K1LR
;

1958 
__IO
 
ušt32_t
 
K1RR
;

1959 
__IO
 
ušt32_t
 
K2LR
;

1960 
__IO
 
ušt32_t
 
K2RR
;

1961 
__IO
 
ušt32_t
 
K3LR
;

1962 
__IO
 
ušt32_t
 
K3RR
;

1963 
__IO
 
ušt32_t
 
IV0LR
;

1964 
__IO
 
ušt32_t
 
IV0RR
;

1965 
__IO
 
ušt32_t
 
IV1LR
;

1966 
__IO
 
ušt32_t
 
IV1RR
;

1967 
__IO
 
ušt32_t
 
CSGCMCCM0R
;

1968 
__IO
 
ušt32_t
 
CSGCMCCM1R
;

1969 
__IO
 
ušt32_t
 
CSGCMCCM2R
;

1970 
__IO
 
ušt32_t
 
CSGCMCCM3R
;

1971 
__IO
 
ušt32_t
 
CSGCMCCM4R
;

1972 
__IO
 
ušt32_t
 
CSGCMCCM5R
;

1973 
__IO
 
ušt32_t
 
CSGCMCCM6R
;

1974 
__IO
 
ušt32_t
 
CSGCMCCM7R
;

1975 
__IO
 
ušt32_t
 
CSGCM0R
;

1976 
__IO
 
ušt32_t
 
CSGCM1R
;

1977 
__IO
 
ušt32_t
 
CSGCM2R
;

1978 
__IO
 
ušt32_t
 
CSGCM3R
;

1979 
__IO
 
ušt32_t
 
CSGCM4R
;

1980 
__IO
 
ušt32_t
 
CSGCM5R
;

1981 
__IO
 
ušt32_t
 
CSGCM6R
;

1982 
__IO
 
ušt32_t
 
CSGCM7R
;

1983 } 
	tCRYP_Ty³Def
;

1991 
__IO
 
ušt32_t
 
CR
;

1992 
__IO
 
ušt32_t
 
DIN
;

1993 
__IO
 
ušt32_t
 
STR
;

1994 
__IO
 
ušt32_t
 
HR
[5];

1995 
__IO
 
ušt32_t
 
IMR
;

1996 
__IO
 
ušt32_t
 
SR
;

1997 
ušt32_t
 
RESERVED
[52];

1998 
__IO
 
ušt32_t
 
CSR
[54];

1999 } 
	tHASH_Ty³Def
;

2007 
__IO
 
ušt32_t
 
HR
[8];

2008 } 
	tHASH_DIGEST_Ty³Def
;

2016 
__IO
 
ušt32_t
 
CR
;

2017 
__IO
 
ušt32_t
 
SR
;

2018 
__IO
 
ušt32_t
 
DR
;

2019 } 
	tRNG_Ty³Def
;

2021 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2027 
__IO
 
ušt32_t
 
ISR
;

2028 
__IO
 
ušt32_t
 
ICR
;

2029 
__IO
 
ušt32_t
 
IER
;

2030 
__IO
 
ušt32_t
 
CFGR
;

2031 
__IO
 
ušt32_t
 
CR
;

2032 
__IO
 
ušt32_t
 
CMP
;

2033 
__IO
 
ušt32_t
 
ARR
;

2034 
__IO
 
ušt32_t
 
CNT
;

2035 
__IO
 
ušt32_t
 
OR
;

2036 } 
	tLPTIM_Ty³Def
;

2046 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

2047 
	#CCMDATARAM_BASE
 ((
ušt32_t
)0x10000000è

	)

2048 
	#SRAM1_BASE
 ((
ušt32_t
)0x20000000è

	)

2049 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
)

2050 
	#SRAM2_BASE
 ((
ušt32_t
)0x2001C000è

	)

2051 
	#SRAM3_BASE
 ((
ušt32_t
)0x20020000è

	)

2052 #–ià
defšed
(
STM32F469_479xx
)

2053 
	#SRAM2_BASE
 ((
ušt32_t
)0x20028000è

	)

2054 
	#SRAM3_BASE
 ((
ušt32_t
)0x20030000è

	)

2055 #–ià
defšed
(
STM32F413_423xx
)

2056 
	#SRAM2_BASE
 ((
ušt32_t
)0x20040000è

	)

2059 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

2060 
	#BKPSRAM_BASE
 ((
ušt32_t
)0x40024000è

	)

2062 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2063 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

2066 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2067 
	#FMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

2070 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2071 
	#QSPI_R_BASE
 ((
ušt32_t
)0xA0001000è

	)

2074 
	#CCMDATARAM_BB_BASE
 ((
ušt32_t
)0x12000000è

	)

2075 
	#SRAM1_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

2076 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
)

2077 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22380000è

	)

2078 
	#SRAM3_BB_BASE
 ((
ušt32_t
)0x22400000è

	)

2079 #–ià
defšed
(
STM32F469_479xx
)

2080 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22500000è

	)

2081 
	#SRAM3_BB_BASE
 ((
ušt32_t
)0x22600000è

	)

2082 #–ià
defšed
(
STM32F413_423xx
)

2083 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22800000è

	)

2086 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

2087 
	#BKPSRAM_BB_BASE
 ((
ušt32_t
)0x42480000è

	)

2090 
	#SRAM_BASE
 
SRAM1_BASE


	)

2091 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2095 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2096 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2097 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2098 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2101 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2102 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2103 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2104 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2105 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2106 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2107 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2108 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2110 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2111 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2112 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2113 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2114 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2115 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2116 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2117 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2118 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2119 #ià
defšed
(
STM32F446xx
)

2120 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2122 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2123 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2124 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2125 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2126 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2127 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2128 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2129 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2130 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2131 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2133 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2134 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2135 #ià
defšed
(
STM32F413_423xx
)

2136 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2138 #ià
defšed
(
STM32F446xx
)

2139 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2141 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2142 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2143 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2144 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2147 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2148 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2149 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2150 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2151 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2152 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2153 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2154 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2155 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2156 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2157 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2158 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2159 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2160 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2161 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2162 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2163 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2164 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2165 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2166 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2167 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2168 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2169 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2170 #ià
defšed
(
STM32F446xx
)

2171 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2172 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2173 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2175 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2176 
	#LTDC_Lay”1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2177 
	#LTDC_Lay”2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2178 #ià
defšed
(
STM32F469_479xx
)

2179 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2181 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2182 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2183 
	#DFSDM1_ChªÃl0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2184 
	#DFSDM1_ChªÃl1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2185 
	#DFSDM1_ChªÃl2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2186 
	#DFSDM1_ChªÃl3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2187 
	#DFSDM1_F‹r0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2188 
	#DFSDM1_F‹r1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2189 
	#DFSDM1_0
 ((
DFSDM_Ty³Def
 *è
DFSDM1_F‹r0_BASE
)

	)

2190 
	#DFSDM1_1
 ((
DFSDM_Ty³Def
 *è
DFSDM1_F‹r1_BASE
)

	)

2192 
	#DFSDM0
 
DFSDM1_0


	)

2193 
	#DFSDM1
 
DFSDM1_1


	)

2194 #ià
defšed
(
STM32F413_423xx
)

2195 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2196 
	#DFSDM2_ChªÃl0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2197 
	#DFSDM2_ChªÃl1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2198 
	#DFSDM2_ChªÃl2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2199 
	#DFSDM2_ChªÃl3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2200 
	#DFSDM2_ChªÃl4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2201 
	#DFSDM2_ChªÃl5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2202 
	#DFSDM2_ChªÃl6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2203 
	#DFSDM2_ChªÃl7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2204 
	#DFSDM2_F‹r0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2205 
	#DFSDM2_F‹r1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2206 
	#DFSDM2_F‹r2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2207 
	#DFSDM2_F‹r3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2208 
	#DFSDM2_0
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r0_BASE
)

	)

2209 
	#DFSDM2_1
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r1_BASE
)

	)

2210 
	#DFSDM2_2
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r2_BASE
)

	)

2211 
	#DFSDM2_3
 ((
DFSDM_Ty³Def
 *è
DFSDM2_F‹r3_BASE
)

	)

2216 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2217 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2218 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2219 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2220 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2221 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2222 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2223 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2224 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2225 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2226 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2227 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2228 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2229 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2230 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2231 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2232 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2233 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2234 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2235 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2236 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2237 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2238 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2239 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2240 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2241 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2242 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2243 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2244 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2245 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2246 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2247 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2248 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2249 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2250 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2251 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2252 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2253 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2256 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2257 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2258 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2259 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2260 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2262 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2264 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2265 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2266 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2267 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2268 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2271 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2273 
	#FMC_Bªk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2274 
	#FMC_Bªk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2275 
	#FMC_Bªk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2276 
	#FMC_Bªk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2277 
	#FMC_Bªk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2278 
	#FMC_Bªk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2282 
	#DBGMCU_BASE
 ((
ušt32_t
 )0xE0042000)

	)

2291 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2292 
	#QUADSPI
 ((
QUADSPI_Ty³Def
 *è
QSPI_R_BASE
)

	)

2294 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

2295 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

2296 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

2297 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

2298 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

2299 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

2300 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

2301 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

2302 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

2303 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

2304 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

2305 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

2306 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

2307 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

2308 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

2309 #ià
defšed
(
STM32F446xx
)

2310 
	#SPDIFRX
 ((
SPDIFRX_Ty³Def
 *è
SPDIFRX_BASE
)

	)

2312 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

2313 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

2314 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

2315 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

2316 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

2317 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

2318 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

2319 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

2320 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

2321 
	#FMPI2C1
 ((
FMPI2C_Ty³Def
 *è
FMPI2C1_BASE
)

	)

2323 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

2324 
	#LPTIM1
 ((
LPTIM_Ty³Def
 *è
LPTIM1_BASE
)

	)

2326 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

2327 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

2328 #ià
defšed
(
STM32F413_423xx
)

2329 
	#CAN3
 ((
CAN_Ty³Def
 *è
CAN3_BASE
)

	)

2331 #ià
defšed
(
STM32F446xx
)

2332 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

2334 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

2335 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

2336 
	#UART7
 ((
USART_Ty³Def
 *è
UART7_BASE
)

	)

2337 
	#UART8
 ((
USART_Ty³Def
 *è
UART8_BASE
)

	)

2338 
	#UART9
 ((
USART_Ty³Def
 *è
UART9_BASE
)

	)

2339 
	#UART10
 ((
USART_Ty³Def
 *è
UART10_BASE
)

	)

2340 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

2341 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

2342 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

2343 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

2344 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

2345 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

2346 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

2347 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

2348 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

2349 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

2350 
	#SPI4
 ((
SPI_Ty³Def
 *è
SPI4_BASE
)

	)

2351 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

2352 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

2353 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

2354 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

2355 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

2356 
	#SPI5
 ((
SPI_Ty³Def
 *è
SPI5_BASE
)

	)

2357 
	#SPI6
 ((
SPI_Ty³Def
 *è
SPI6_BASE
)

	)

2358 
	#SAI1
 ((
SAI_Ty³Def
 *è
SAI1_BASE
)

	)

2359 
	#SAI1_Block_A
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_A_BASE
)

	)

2360 
	#SAI1_Block_B
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_B_BASE
)

	)

2361 #ià
defšed
(
STM32F446xx
)

2362 
	#SAI2
 ((
SAI_Ty³Def
 *è
SAI2_BASE
)

	)

2363 
	#SAI2_Block_A
 ((
SAI_Block_Ty³Def
 *)
SAI2_Block_A_BASE
)

	)

2364 
	#SAI2_Block_B
 ((
SAI_Block_Ty³Def
 *)
SAI2_Block_B_BASE
)

	)

2366 
	#LTDC
 ((
LTDC_Ty³Def
 *)
LTDC_BASE
)

	)

2367 
	#LTDC_Lay”1
 ((
LTDC_Lay”_Ty³Def
 *)
LTDC_Lay”1_BASE
)

	)

2368 
	#LTDC_Lay”2
 ((
LTDC_Lay”_Ty³Def
 *)
LTDC_Lay”2_BASE
)

	)

2369 #ià
defšed
(
STM32F469_479xx
)

2370 
	#DSI
 ((
DSI_Ty³Def
 *)
DSI_BASE
)

	)

2372 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2373 
	#DFSDM1_ChªÃl0
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl0_BASE
)

	)

2374 
	#DFSDM1_ChªÃl1
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl1_BASE
)

	)

2375 
	#DFSDM1_ChªÃl2
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl2_BASE
)

	)

2376 
	#DFSDM1_ChªÃl3
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM1_ChªÃl3_BASE
)

	)

2377 
	#DFSDM1_F‹r0
 ((
DFSDM_Ty³Def
 *è
DFSDM_F‹r0_BASE
)

	)

2378 
	#DFSDM1_F‹r1
 ((
DFSDM_Ty³Def
 *è
DFSDM_F‹r1_BASE
)

	)

2379 #ià
defšed
(
STM32F413_423xx
)

2380 
	#DFSDM2_ChªÃl0
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl0_BASE
)

	)

2381 
	#DFSDM2_ChªÃl1
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl1_BASE
)

	)

2382 
	#DFSDM2_ChªÃl2
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl2_BASE
)

	)

2383 
	#DFSDM2_ChªÃl3
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl3_BASE
)

	)

2384 
	#DFSDM2_ChªÃl4
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl4_BASE
)

	)

2385 
	#DFSDM2_ChªÃl5
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl5_BASE
)

	)

2386 
	#DFSDM2_ChªÃl6
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl6_BASE
)

	)

2387 
	#DFSDM2_ChªÃl7
 ((
DFSDM_ChªÃl_Ty³Def
 *è
DFSDM2_ChªÃl7_BASE
)

	)

2388 
	#DFSDM2_F‹r0
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r0_BASE
)

	)

2389 
	#DFSDM2_F‹r1
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r1_BASE
)

	)

2390 
	#DFSDM2_F‹r2
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r2_BASE
)

	)

2391 
	#DFSDM2_F‹r3
 ((
DFSDM_F‹r_Ty³Def
 *è
DFSDM2_F‹r3_BASE
)

	)

2394 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

2395 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

2396 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

2397 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

2398 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

2399 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

2400 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

2401 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

2402 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

2403 
	#GPIOJ
 ((
GPIO_Ty³Def
 *è
GPIOJ_BASE
)

	)

2404 
	#GPIOK
 ((
GPIO_Ty³Def
 *è
GPIOK_BASE
)

	)

2405 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

2406 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

2407 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

2408 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

2409 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

2410 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

2411 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

2412 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

2413 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

2414 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

2415 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

2416 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

2417 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

2418 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

2419 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

2420 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

2421 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

2422 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

2423 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

2424 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

2425 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

2426 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

2427 
	#DMA2D
 ((
DMA2D_Ty³Def
 *)
DMA2D_BASE
)

	)

2428 
	#DCMI
 ((
DCMI_Ty³Def
 *è
DCMI_BASE
)

	)

2429 
	#CRYP
 ((
CRYP_Ty³Def
 *è
CRYP_BASE
)

	)

2430 
	#HASH
 ((
HASH_Ty³Def
 *è
HASH_BASE
)

	)

2431 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty³Def
 *è
HASH_DIGEST_BASE
)

	)

2432 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

2434 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

2435 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

2436 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

2437 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

2438 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

2439 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

2442 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

2443 
	#FMC_Bªk1
 ((
FMC_Bªk1_Ty³Def
 *è
FMC_Bªk1_R_BASE
)

	)

2444 
	#FMC_Bªk1E
 ((
FMC_Bªk1E_Ty³Def
 *è
FMC_Bªk1E_R_BASE
)

	)

2445 
	#FMC_Bªk2
 ((
FMC_Bªk2_Ty³Def
 *è
FMC_Bªk2_R_BASE
)

	)

2446 
	#FMC_Bªk3
 ((
FMC_Bªk3_Ty³Def
 *è
FMC_Bªk3_R_BASE
)

	)

2447 
	#FMC_Bªk4
 ((
FMC_Bªk4_Ty³Def
 *è
FMC_Bªk4_R_BASE
)

	)

2448 
	#FMC_Bªk5_6
 ((
FMC_Bªk5_6_Ty³Def
 *è
FMC_Bªk5_6_R_BASE
)

	)

2451 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

2475 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

2476 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

2477 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

2478 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

2479 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

2480 
	#ADC_SR_OVR
 ((
ušt8_t
)0x20è

	)

2483 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

2484 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

2485 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

2486 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

2487 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

2488 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

2489 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

2490 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

2491 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

2492 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

2493 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

2494 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

2495 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

2496 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

2497 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

2498 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

2499 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

2500 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

2501 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

2502 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

2503 
	#ADC_CR1_RES
 ((
ušt32_t
)0x03000000è

	)

2504 
	#ADC_CR1_RES_0
 ((
ušt32_t
)0x01000000è

	)

2505 
	#ADC_CR1_RES_1
 ((
ušt32_t
)0x02000000è

	)

2506 
	#ADC_CR1_OVRIE
 ((
ušt32_t
)0x04000000è

	)

2509 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

2510 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

2511 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

2512 
	#ADC_CR2_DDS
 ((
ušt32_t
)0x00000200è

	)

2513 
	#ADC_CR2_EOCS
 ((
ušt32_t
)0x00000400è

	)

2514 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

2515 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x000F0000è

	)

2516 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00010000è

	)

2517 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00020000è

	)

2518 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00040000è

	)

2519 
	#ADC_CR2_JEXTSEL_3
 ((
ušt32_t
)0x00080000è

	)

2520 
	#ADC_CR2_JEXTEN
 ((
ušt32_t
)0x00300000è

	)

2521 
	#ADC_CR2_JEXTEN_0
 ((
ušt32_t
)0x00100000è

	)

2522 
	#ADC_CR2_JEXTEN_1
 ((
ušt32_t
)0x00200000è

	)

2523 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00400000è

	)

2524 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x0F000000è

	)

2525 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x01000000è

	)

2526 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x02000000è

	)

2527 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x04000000è

	)

2528 
	#ADC_CR2_EXTSEL_3
 ((
ušt32_t
)0x08000000è

	)

2529 
	#ADC_CR2_EXTEN
 ((
ušt32_t
)0x30000000è

	)

2530 
	#ADC_CR2_EXTEN_0
 ((
ušt32_t
)0x10000000è

	)

2531 
	#ADC_CR2_EXTEN_1
 ((
ušt32_t
)0x20000000è

	)

2532 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x40000000è

	)

2535 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

2536 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

2537 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

2538 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

2539 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

2540 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

2541 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

2542 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

2543 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

2544 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

2545 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

2546 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

2547 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

2548 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

2549 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

2550 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

2551 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

2552 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

2553 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

2554 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

2555 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

2556 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

2557 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

2558 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

2559 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

2560 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

2561 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

2562 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

2563 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

2564 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

2565 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

2566 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

2567 
	#ADC_SMPR1_SMP18
 ((
ušt32_t
)0x07000000è

	)

2568 
	#ADC_SMPR1_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

2569 
	#ADC_SMPR1_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

2570 
	#ADC_SMPR1_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

2573 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

2574 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

2575 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

2576 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

2577 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

2578 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

2579 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

2580 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

2581 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

2582 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

2583 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

2584 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

2585 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

2586 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

2587 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

2588 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

2589 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

2590 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

2591 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

2592 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

2593 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

2594 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

2595 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

2596 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

2597 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

2598 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

2599 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

2600 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

2601 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

2602 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

2603 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

2604 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

2605 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

2606 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

2607 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

2608 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

2609 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

2610 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

2611 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

2612 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

2615 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

2618 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

2621 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

2624 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

2627 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

2630 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

2633 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

2634 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

2635 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

2636 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

2637 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

2638 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

2639 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

2640 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

2641 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

2642 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

2643 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

2644 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

2645 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

2646 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

2647 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

2648 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

2649 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

2650 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

2651 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

2652 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

2653 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

2654 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

2655 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

2656 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

2657 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

2658 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

2659 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

2660 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

2661 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

2664 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

2665 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

2666 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

2667 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

2668 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

2669 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

2670 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

2671 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

2672 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

2673 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

2674 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

2675 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

2676 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

2677 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

2678 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

2679 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

2680 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

2681 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

2682 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

2683 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

2684 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

2685 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

2686 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

2687 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

2688 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

2689 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

2690 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

2691 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

2692 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

2693 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

2694 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

2695 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

2696 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

2697 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

2698 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

2699 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

2702 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

2703 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

2704 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

2705 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

2706 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

2707 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

2708 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

2709 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

2710 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

2711 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

2712 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

2713 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

2714 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

2715 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

2716 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

2717 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

2718 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

2719 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

2720 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

2721 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

2722 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

2723 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

2724 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

2725 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

2726 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

2727 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

2728 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

2729 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

2730 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

2731 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

2732 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

2733 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

2734 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

2735 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

2736 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

2737 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

2740 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

2741 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

2742 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

2743 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

2744 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

2745 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

2746 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

2747 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

2748 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

2749 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

2750 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

2751 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

2752 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

2753 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

2754 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

2755 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

2756 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

2757 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

2758 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

2759 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

2760 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

2761 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

2762 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

2763 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

2764 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

2765 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

2766 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

2769 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2772 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2775 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2778 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2781 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

2782 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

2785 
	#ADC_CSR_AWD1
 ((
ušt32_t
)0x00000001è

	)

2786 
	#ADC_CSR_EOC1
 ((
ušt32_t
)0x00000002è

	)

2787 
	#ADC_CSR_JEOC1
 ((
ušt32_t
)0x00000004è

	)

2788 
	#ADC_CSR_JSTRT1
 ((
ušt32_t
)0x00000008è

	)

2789 
	#ADC_CSR_STRT1
 ((
ušt32_t
)0x00000010è

	)

2790 
	#ADC_CSR_OVR1
 ((
ušt32_t
)0x00000020è

	)

2791 
	#ADC_CSR_AWD2
 ((
ušt32_t
)0x00000100è

	)

2792 
	#ADC_CSR_EOC2
 ((
ušt32_t
)0x00000200è

	)

2793 
	#ADC_CSR_JEOC2
 ((
ušt32_t
)0x00000400è

	)

2794 
	#ADC_CSR_JSTRT2
 ((
ušt32_t
)0x00000800è

	)

2795 
	#ADC_CSR_STRT2
 ((
ušt32_t
)0x00001000è

	)

2796 
	#ADC_CSR_OVR2
 ((
ušt32_t
)0x00002000è

	)

2797 
	#ADC_CSR_AWD3
 ((
ušt32_t
)0x00010000è

	)

2798 
	#ADC_CSR_EOC3
 ((
ušt32_t
)0x00020000è

	)

2799 
	#ADC_CSR_JEOC3
 ((
ušt32_t
)0x00040000è

	)

2800 
	#ADC_CSR_JSTRT3
 ((
ušt32_t
)0x00080000è

	)

2801 
	#ADC_CSR_STRT3
 ((
ušt32_t
)0x00100000è

	)

2802 
	#ADC_CSR_OVR3
 ((
ušt32_t
)0x00200000è

	)

2805 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2806 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2807 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2810 
	#ADC_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

2811 
	#ADC_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

2812 
	#ADC_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

2813 
	#ADC_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

2814 
	#ADC_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

2815 
	#ADC_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

2816 
	#ADC_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

2817 
	#ADC_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

2818 
	#ADC_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

2819 
	#ADC_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

2820 
	#ADC_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

2821 
	#ADC_CCR_DDS
 ((
ušt32_t
)0x00002000è

	)

2822 
	#ADC_CCR_DMA
 ((
ušt32_t
)0x0000C000è

	)

2823 
	#ADC_CCR_DMA_0
 ((
ušt32_t
)0x00004000è

	)

2824 
	#ADC_CCR_DMA_1
 ((
ušt32_t
)0x00008000è

	)

2825 
	#ADC_CCR_ADCPRE
 ((
ušt32_t
)0x00030000è

	)

2826 
	#ADC_CCR_ADCPRE_0
 ((
ušt32_t
)0x00010000è

	)

2827 
	#ADC_CCR_ADCPRE_1
 ((
ušt32_t
)0x00020000è

	)

2828 
	#ADC_CCR_VBATE
 ((
ušt32_t
)0x00400000è

	)

2829 
	#ADC_CCR_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

2832 
	#ADC_CDR_DATA1
 ((
ušt32_t
)0x0000FFFFè

	)

2833 
	#ADC_CDR_DATA2
 ((
ušt32_t
)0xFFFF0000è

	)

2842 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

2843 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

2844 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

2845 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

2846 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

2847 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

2848 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

2849 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

2850 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

2853 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

2854 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

2855 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

2856 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

2857 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

2858 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

2859 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

2860 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

2861 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

2864 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

2865 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

2866 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

2867 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

2868 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

2869 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

2870 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

2871 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

2872 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

2873 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

2874 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

2875 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

2876 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

2877 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

2878 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

2879 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

2881 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

2882 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

2883 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

2884 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

2886 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

2887 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

2888 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

2889 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

2892 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

2893 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

2894 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

2895 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

2898 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

2899 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

2900 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

2901 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

2904 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

2905 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

2906 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

2907 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

2908 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

2909 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

2910 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

2911 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

2912 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

2913 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

2914 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

2915 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

2916 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

2917 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

2920 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

2921 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

2922 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

2924 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

2925 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

2926 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

2927 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

2929 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

2930 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

2933 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

2934 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

2935 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

2936 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

2937 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

2938 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

2942 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2943 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2944 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2945 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2946 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2949 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2950 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

2951 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2954 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2955 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2956 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2957 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2960 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2961 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2962 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2963 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2966 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2967 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2968 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2969 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2970 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2973 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2974 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

2975 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2978 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2979 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2980 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2981 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2984 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2985 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2986 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2987 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2990 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2991 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

2992 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

2993 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2994 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2997 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2998 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

2999 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3002 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3003 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3004 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3005 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3008 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3009 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3010 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3011 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3014 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

3015 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

3016 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

3017 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

3020 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

3021 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

3022 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3025 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3026 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3027 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3028 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3031 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3032 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3033 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3034 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3037 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

3038 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

3039 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

3040 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

3043 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

3044 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

3045 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

3048 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

3049 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

3050 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

3051 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

3054 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

3055 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

3056 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

3057 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

3061 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

3064 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

3065 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

3066 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

3067 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

3068 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

3069 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

3070 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

3071 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

3072 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

3073 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

3074 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

3075 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

3076 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

3077 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

3078 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

3081 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

3082 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

3083 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

3084 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

3085 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

3086 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

3087 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

3088 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

3089 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

3090 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

3091 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

3092 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

3093 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

3094 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

3095 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

3098 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

3099 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

3100 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

3101 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

3102 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

3103 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

3104 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

3105 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

3106 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

3107 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

3108 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

3109 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

3110 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

3111 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

3112 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

3115 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

3116 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

3117 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

3118 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

3119 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

3120 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

3121 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

3122 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

3123 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

3124 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

3125 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

3126 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

3127 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

3128 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

3129 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

3132 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3133 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3134 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3135 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3136 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3137 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3138 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3139 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3140 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3141 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3142 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3143 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3144 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3145 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3146 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3147 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3148 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3149 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3150 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3151 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3152 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3153 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3154 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3155 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3156 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3157 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3158 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3159 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3160 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3161 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3162 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3163 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3166 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3167 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3168 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3169 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3170 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3171 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3172 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3173 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3174 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3175 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3176 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3177 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3178 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3179 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3180 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3181 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3182 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3183 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3184 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3185 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3186 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3187 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3188 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3189 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3190 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3191 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3192 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3193 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3194 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3195 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3196 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3197 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3200 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3201 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3202 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3203 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3204 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3205 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3206 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3207 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3208 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3209 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3210 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3211 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3212 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3213 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3214 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3215 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3216 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3217 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3218 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3219 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3220 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3221 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3222 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3223 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3224 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3225 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3226 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3227 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3228 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3229 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3230 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3231 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3234 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3235 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3236 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3237 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3238 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3239 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3240 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3241 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3242 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3243 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3244 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3245 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3246 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3247 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3248 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3249 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3250 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3251 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3252 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3253 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3254 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3255 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3256 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3257 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3258 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3259 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3260 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3261 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3262 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3263 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3264 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3265 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3268 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3269 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3270 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3271 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3272 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3273 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3274 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3275 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3276 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3277 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3278 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3279 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3280 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3281 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3282 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3283 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3284 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3285 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3286 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3287 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3288 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3289 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3290 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3291 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3292 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3293 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3294 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3295 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3296 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3297 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3298 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3299 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3302 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3303 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3304 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3305 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3306 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3307 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3308 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3309 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3310 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3311 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3312 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3313 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3314 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3315 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3316 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3317 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3318 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3319 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3320 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3321 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3322 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3323 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3324 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3325 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3326 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3327 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3328 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3329 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3330 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3331 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3332 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3333 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3336 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3337 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3338 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3339 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3340 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3341 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3342 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3343 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3344 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3345 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3346 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3347 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3348 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3349 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3350 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3351 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3352 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3353 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3354 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3355 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3356 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3357 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3358 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3359 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3360 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3361 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3362 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3363 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3364 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3365 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3366 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3367 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3370 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3371 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3372 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3373 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3374 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3375 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3376 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3377 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3378 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3379 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3380 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3381 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3382 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3383 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3384 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3385 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3386 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3387 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3388 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3389 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3390 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3391 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3392 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3393 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3394 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3395 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3396 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3397 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3398 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3399 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3400 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3401 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3404 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3405 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3406 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3407 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3408 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3409 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3410 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3411 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3412 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3413 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3414 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3415 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3416 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3417 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3418 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3419 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3420 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3421 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3422 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3423 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3424 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3425 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3426 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3427 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3428 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3429 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3430 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3431 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3432 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3433 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3434 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3435 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3438 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3439 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3440 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3441 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3442 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3443 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3444 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3445 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3446 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3447 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3448 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3449 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3450 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3451 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3452 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3453 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3454 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3455 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3456 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3457 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3458 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3459 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3460 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3461 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3462 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3463 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3464 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3465 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3466 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3467 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3468 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3469 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3472 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3473 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3474 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3475 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3476 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3477 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3478 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3479 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3480 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3481 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3482 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3483 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3484 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3485 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3486 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3487 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3488 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3489 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3490 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3491 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3492 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3493 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3494 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3495 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3496 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3497 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3498 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3499 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3500 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3501 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3502 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3503 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3506 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3507 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3508 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3509 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3510 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3511 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3512 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3513 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3514 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3515 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3516 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3517 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3518 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3519 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3520 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3521 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3522 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3523 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3524 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3525 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3526 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3527 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3528 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3529 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3530 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3531 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3532 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3533 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3534 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3535 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3536 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3537 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3540 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3541 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3542 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3543 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3544 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3545 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3546 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3547 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3548 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3549 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3550 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3551 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3552 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3553 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3554 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3555 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3556 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3557 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3558 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3559 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3560 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3561 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3562 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3563 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3564 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3565 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3566 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3567 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3568 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3569 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3570 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3571 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3574 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3575 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3576 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3577 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3578 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3579 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3580 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3581 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3582 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3583 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3584 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3585 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3586 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3587 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3588 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3589 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3590 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3591 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3592 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3593 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3594 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3595 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3596 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3597 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3598 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3599 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3600 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3601 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3602 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3603 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3604 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3605 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3608 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3609 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3610 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3611 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3612 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3613 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3614 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3615 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3616 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3617 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3618 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3619 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3620 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3621 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3622 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3623 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3624 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3625 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3626 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3627 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3628 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3629 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3630 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3631 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3632 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3633 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3634 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3635 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3636 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3637 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3638 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3639 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3642 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3643 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3644 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3645 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3646 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3647 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3648 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3649 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3650 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3651 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3652 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3653 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3654 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3655 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3656 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3657 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3658 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3659 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3660 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3661 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3662 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3663 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3664 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3665 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3666 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3667 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3668 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3669 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3670 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3671 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3672 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3673 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3676 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3677 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3678 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3679 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3680 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3681 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3682 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3683 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3684 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3685 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3686 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3687 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3688 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3689 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3690 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3691 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3692 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3693 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3694 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3695 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3696 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3697 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3698 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3699 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3700 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3701 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3702 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3703 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3704 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3705 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3706 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3707 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3710 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3711 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3712 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3713 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3714 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3715 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3716 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3717 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3718 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3719 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3720 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3721 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3722 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3723 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3724 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3725 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3726 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3727 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3728 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3729 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3730 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3731 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3732 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3733 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3734 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3735 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3736 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3737 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3738 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3739 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3740 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3741 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3744 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3745 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3746 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3747 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3748 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3749 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3750 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3751 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3752 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3753 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3754 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3755 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3756 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3757 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3758 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3759 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3760 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3761 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3762 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3763 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3764 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3765 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3766 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3767 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3768 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3769 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3770 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3771 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3772 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3773 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3774 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3775 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3778 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3779 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3780 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3781 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3782 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3783 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3784 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3785 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3786 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3787 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3788 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3789 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3790 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3791 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3792 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3793 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3794 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3795 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3796 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3797 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3798 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3799 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3800 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3801 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3802 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3803 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3804 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3805 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3806 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3807 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3808 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3809 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3812 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3813 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3814 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3815 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3816 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3817 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3818 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3819 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3820 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3821 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3822 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3823 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3824 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3825 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3826 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3827 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3828 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3829 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3830 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3831 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3832 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3833 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3834 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3835 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3836 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3837 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3838 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3839 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3840 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3841 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3842 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3843 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3846 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3847 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3848 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3849 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3850 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3851 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3852 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3853 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3854 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3855 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3856 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3857 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3858 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3859 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3860 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3861 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3862 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3863 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3864 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3865 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3866 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3867 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3868 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3869 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3870 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3871 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3872 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3873 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3874 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3875 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3876 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3877 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3880 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3881 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3882 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3883 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3884 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3885 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3886 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3887 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3888 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3889 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3890 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3891 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3892 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3893 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3894 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3895 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3896 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3897 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3898 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3899 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3900 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3901 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3902 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3903 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3904 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3905 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3906 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3907 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3908 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3909 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3910 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3911 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3914 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3915 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3916 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3917 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3918 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3919 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3920 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3921 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3922 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3923 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3924 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3925 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3926 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3927 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3928 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3929 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3930 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3931 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3932 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3933 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3934 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3935 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3936 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3937 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3938 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3939 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3940 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3941 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3942 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3943 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3944 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3945 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3948 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3949 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3950 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3951 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3952 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3953 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3954 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3955 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3956 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3957 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3958 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3959 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3960 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3961 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3962 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3963 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3964 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3965 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3966 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3967 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3968 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3969 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3970 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3971 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3972 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3973 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3974 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3975 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3976 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3977 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3978 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3979 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3982 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3983 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3984 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3985 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3986 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3987 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3988 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3989 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3990 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3991 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3992 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3993 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3994 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3995 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3996 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3997 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3998 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3999 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4000 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4001 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4002 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4003 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4004 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4005 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4006 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4007 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4008 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4009 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4010 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4011 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4012 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4013 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4016 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

4017 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

4018 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

4019 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

4020 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

4021 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

4022 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

4023 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

4024 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

4025 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

4026 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

4027 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

4028 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

4029 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

4030 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

4031 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

4032 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

4033 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4034 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4035 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4036 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4037 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4038 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4039 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4040 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4041 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4042 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4043 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4044 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4045 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4046 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4047 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4050 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

4051 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

4052 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

4053 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

4054 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

4055 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

4056 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

4057 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

4058 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

4059 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

4060 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

4061 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

4062 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

4063 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

4064 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

4065 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

4066 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

4067 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

4068 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

4069 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

4070 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

4071 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

4072 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

4073 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

4074 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

4075 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

4076 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

4077 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

4078 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

4079 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

4080 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

4081 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

4083 #ià
defšed
(
STM32F446xx
)

4091 
	#CEC_CR_CECEN
 ((
ušt32_t
)0x00000001è

	)

4092 
	#CEC_CR_TXSOM
 ((
ušt32_t
)0x00000002è

	)

4093 
	#CEC_CR_TXEOM
 ((
ušt32_t
)0x00000004è

	)

4096 
	#CEC_CFGR_SFT
 ((
ušt32_t
)0x00000007è

	)

4097 
	#CEC_CFGR_RXTOL
 ((
ušt32_t
)0x00000008è

	)

4098 
	#CEC_CFGR_BRESTP
 ((
ušt32_t
)0x00000010è

	)

4099 
	#CEC_CFGR_BREGEN
 ((
ušt32_t
)0x00000020è

	)

4100 
	#CEC_CFGR_LREGEN
 ((
ušt32_t
)0x00000040è

	)

4101 
	#CEC_CFGR_SFTOPT
 ((
ušt32_t
)0x00000100è

	)

4102 
	#CEC_CFGR_BRDNOGEN
 ((
ušt32_t
)0x00000080è

	)

4103 
	#CEC_CFGR_OAR
 ((
ušt32_t
)0x7FFF0000è

	)

4104 
	#CEC_CFGR_LSTN
 ((
ušt32_t
)0x80000000è

	)

4107 
	#CEC_TXDR_TXD
 ((
ušt32_t
)0x000000FFè

	)

4110 
	#CEC_TXDR_RXD
 ((
ušt32_t
)0x000000FFè

	)

4113 
	#CEC_ISR_RXBR
 ((
ušt32_t
)0x00000001è

	)

4114 
	#CEC_ISR_RXEND
 ((
ušt32_t
)0x00000002è

	)

4115 
	#CEC_ISR_RXOVR
 ((
ušt32_t
)0x00000004è

	)

4116 
	#CEC_ISR_BRE
 ((
ušt32_t
)0x00000008è

	)

4117 
	#CEC_ISR_SBPE
 ((
ušt32_t
)0x00000010è

	)

4118 
	#CEC_ISR_LBPE
 ((
ušt32_t
)0x00000020è

	)

4119 
	#CEC_ISR_RXACKE
 ((
ušt32_t
)0x00000040è

	)

4120 
	#CEC_ISR_ARBLST
 ((
ušt32_t
)0x00000080è

	)

4121 
	#CEC_ISR_TXBR
 ((
ušt32_t
)0x00000100è

	)

4122 
	#CEC_ISR_TXEND
 ((
ušt32_t
)0x00000200è

	)

4123 
	#CEC_ISR_TXUDR
 ((
ušt32_t
)0x00000400è

	)

4124 
	#CEC_ISR_TXERR
 ((
ušt32_t
)0x00000800è

	)

4125 
	#CEC_ISR_TXACKE
 ((
ušt32_t
)0x00001000è

	)

4128 
	#CEC_IER_RXBRIE
 ((
ušt32_t
)0x00000001è

	)

4129 
	#CEC_IER_RXENDIE
 ((
ušt32_t
)0x00000002è

	)

4130 
	#CEC_IER_RXOVRIE
 ((
ušt32_t
)0x00000004è

	)

4131 
	#CEC_IER_BREIEIE
 ((
ušt32_t
)0x00000008è

	)

4132 
	#CEC_IER_SBPEIE
 ((
ušt32_t
)0x00000010è

	)

4133 
	#CEC_IER_LBPEIE
 ((
ušt32_t
)0x00000020è

	)

4134 
	#CEC_IER_RXACKEIE
 ((
ušt32_t
)0x00000040è

	)

4135 
	#CEC_IER_ARBLSTIE
 ((
ušt32_t
)0x00000080è

	)

4136 
	#CEC_IER_TXBRIE
 ((
ušt32_t
)0x00000100è

	)

4137 
	#CEC_IER_TXENDIE
 ((
ušt32_t
)0x00000200è

	)

4138 
	#CEC_IER_TXUDRIE
 ((
ušt32_t
)0x00000400è

	)

4139 
	#CEC_IER_TXERRIE
 ((
ušt32_t
)0x00000800è

	)

4140 
	#CEC_IER_TXACKEIE
 ((
ušt32_t
)0x00001000è

	)

4149 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

4153 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

4157 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

4165 
	#CRYP_CR_ALGODIR
 ((
ušt32_t
)0x00000004)

	)

4167 
	#CRYP_CR_ALGOMODE
 ((
ušt32_t
)0x00080038)

	)

4168 
	#CRYP_CR_ALGOMODE_0
 ((
ušt32_t
)0x00000008)

	)

4169 
	#CRYP_CR_ALGOMODE_1
 ((
ušt32_t
)0x00000010)

	)

4170 
	#CRYP_CR_ALGOMODE_2
 ((
ušt32_t
)0x00000020)

	)

4171 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ušt32_t
)0x00000000)

	)

4172 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ušt32_t
)0x00000008)

	)

4173 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ušt32_t
)0x00000010)

	)

4174 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ušt32_t
)0x00000018)

	)

4175 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ušt32_t
)0x00000020)

	)

4176 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ušt32_t
)0x00000028)

	)

4177 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ušt32_t
)0x00000030)

	)

4178 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ušt32_t
)0x00000038)

	)

4180 
	#CRYP_CR_DATATYPE
 ((
ušt32_t
)0x000000C0)

	)

4181 
	#CRYP_CR_DATATYPE_0
 ((
ušt32_t
)0x00000040)

	)

4182 
	#CRYP_CR_DATATYPE_1
 ((
ušt32_t
)0x00000080)

	)

4183 
	#CRYP_CR_KEYSIZE
 ((
ušt32_t
)0x00000300)

	)

4184 
	#CRYP_CR_KEYSIZE_0
 ((
ušt32_t
)0x00000100)

	)

4185 
	#CRYP_CR_KEYSIZE_1
 ((
ušt32_t
)0x00000200)

	)

4186 
	#CRYP_CR_FFLUSH
 ((
ušt32_t
)0x00004000)

	)

4187 
	#CRYP_CR_CRYPEN
 ((
ušt32_t
)0x00008000)

	)

4189 
	#CRYP_CR_GCM_CCMPH
 ((
ušt32_t
)0x00030000)

	)

4190 
	#CRYP_CR_GCM_CCMPH_0
 ((
ušt32_t
)0x00010000)

	)

4191 
	#CRYP_CR_GCM_CCMPH_1
 ((
ušt32_t
)0x00020000)

	)

4192 
	#CRYP_CR_ALGOMODE_3
 ((
ušt32_t
)0x00080000)

	)

4195 
	#CRYP_SR_IFEM
 ((
ušt32_t
)0x00000001)

	)

4196 
	#CRYP_SR_IFNF
 ((
ušt32_t
)0x00000002)

	)

4197 
	#CRYP_SR_OFNE
 ((
ušt32_t
)0x00000004)

	)

4198 
	#CRYP_SR_OFFU
 ((
ušt32_t
)0x00000008)

	)

4199 
	#CRYP_SR_BUSY
 ((
ušt32_t
)0x00000010)

	)

4201 
	#CRYP_DMACR_DIEN
 ((
ušt32_t
)0x00000001)

	)

4202 
	#CRYP_DMACR_DOEN
 ((
ušt32_t
)0x00000002)

	)

4204 
	#CRYP_IMSCR_INIM
 ((
ušt32_t
)0x00000001)

	)

4205 
	#CRYP_IMSCR_OUTIM
 ((
ušt32_t
)0x00000002)

	)

4207 
	#CRYP_RISR_OUTRIS
 ((
ušt32_t
)0x00000001)

	)

4208 
	#CRYP_RISR_INRIS
 ((
ušt32_t
)0x00000002)

	)

4210 
	#CRYP_MISR_INMIS
 ((
ušt32_t
)0x00000001)

	)

4211 
	#CRYP_MISR_OUTMIS
 ((
ušt32_t
)0x00000002)

	)

4219 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4220 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4221 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4223 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4224 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4225 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4226 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4228 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4229 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4230 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4232 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4233 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4234 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4235 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4236 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4238 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4239 
	#DAC_CR_DMAUDRIE1
 ((
ušt32_t
)0x00002000è

	)

4240 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4241 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4242 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4244 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4245 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4246 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4247 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4249 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4250 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4251 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4253 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4254 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4255 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4256 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4257 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4259 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4260 
	#DAC_CR_DMAUDRIE2
 ((
ušt32_t
)0x20000000Uè

	)

4263 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4264 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4267 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4270 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4273 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4276 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4279 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4282 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4285 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4286 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4289 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4290 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4293 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4294 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4297 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4300 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4303 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4304 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4318 
	#DCMI_CR_CAPTURE
 ((
ušt32_t
)0x00000001)

	)

4319 
	#DCMI_CR_CM
 ((
ušt32_t
)0x00000002)

	)

4320 
	#DCMI_CR_CROP
 ((
ušt32_t
)0x00000004)

	)

4321 
	#DCMI_CR_JPEG
 ((
ušt32_t
)0x00000008)

	)

4322 
	#DCMI_CR_ESS
 ((
ušt32_t
)0x00000010)

	)

4323 
	#DCMI_CR_PCKPOL
 ((
ušt32_t
)0x00000020)

	)

4324 
	#DCMI_CR_HSPOL
 ((
ušt32_t
)0x00000040)

	)

4325 
	#DCMI_CR_VSPOL
 ((
ušt32_t
)0x00000080)

	)

4326 
	#DCMI_CR_FCRC_0
 ((
ušt32_t
)0x00000100)

	)

4327 
	#DCMI_CR_FCRC_1
 ((
ušt32_t
)0x00000200)

	)

4328 
	#DCMI_CR_EDM_0
 ((
ušt32_t
)0x00000400)

	)

4329 
	#DCMI_CR_EDM_1
 ((
ušt32_t
)0x00000800)

	)

4330 
	#DCMI_CR_CRE
 ((
ušt32_t
)0x00001000)

	)

4331 
	#DCMI_CR_ENABLE
 ((
ušt32_t
)0x00004000)

	)

4334 
	#DCMI_SR_HSYNC
 ((
ušt32_t
)0x00000001)

	)

4335 
	#DCMI_SR_VSYNC
 ((
ušt32_t
)0x00000002)

	)

4336 
	#DCMI_SR_FNE
 ((
ušt32_t
)0x00000004)

	)

4339 
	#DCMI_RIS_FRAME_RIS
 ((
ušt32_t
)0x00000001)

	)

4340 
	#DCMI_RIS_OVR_RIS
 ((
ušt32_t
)0x00000002)

	)

4341 
	#DCMI_RIS_ERR_RIS
 ((
ušt32_t
)0x00000004)

	)

4342 
	#DCMI_RIS_VSYNC_RIS
 ((
ušt32_t
)0x00000008)

	)

4343 
	#DCMI_RIS_LINE_RIS
 ((
ušt32_t
)0x00000010)

	)

4345 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4346 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4347 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4348 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4349 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4350 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4353 
	#DCMI_IER_FRAME_IE
 ((
ušt32_t
)0x00000001)

	)

4354 
	#DCMI_IER_OVR_IE
 ((
ušt32_t
)0x00000002)

	)

4355 
	#DCMI_IER_ERR_IE
 ((
ušt32_t
)0x00000004)

	)

4356 
	#DCMI_IER_VSYNC_IE
 ((
ušt32_t
)0x00000008)

	)

4357 
	#DCMI_IER_LINE_IE
 ((
ušt32_t
)0x00000010)

	)

4360 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4363 
	#DCMI_MIS_FRAME_MIS
 ((
ušt32_t
)0x00000001)

	)

4364 
	#DCMI_MIS_OVR_MIS
 ((
ušt32_t
)0x00000002)

	)

4365 
	#DCMI_MIS_ERR_MIS
 ((
ušt32_t
)0x00000004)

	)

4366 
	#DCMI_MIS_VSYNC_MIS
 ((
ušt32_t
)0x00000008)

	)

4367 
	#DCMI_MIS_LINE_MIS
 ((
ušt32_t
)0x00000010)

	)

4370 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4371 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4372 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4373 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4374 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4377 
	#DCMI_ICR_FRAME_ISC
 ((
ušt32_t
)0x00000001)

	)

4378 
	#DCMI_ICR_OVR_ISC
 ((
ušt32_t
)0x00000002)

	)

4379 
	#DCMI_ICR_ERR_ISC
 ((
ušt32_t
)0x00000004)

	)

4380 
	#DCMI_ICR_VSYNC_ISC
 ((
ušt32_t
)0x00000008)

	)

4381 
	#DCMI_ICR_LINE_ISC
 ((
ušt32_t
)0x00000010)

	)

4384 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4387 
	#DCMI_ESCR_FSC
 ((
ušt32_t
)0x000000FF)

	)

4388 
	#DCMI_ESCR_LSC
 ((
ušt32_t
)0x0000FF00)

	)

4389 
	#DCMI_ESCR_LEC
 ((
ušt32_t
)0x00FF0000)

	)

4390 
	#DCMI_ESCR_FEC
 ((
ušt32_t
)0xFF000000)

	)

4393 
	#DCMI_ESUR_FSU
 ((
ušt32_t
)0x000000FF)

	)

4394 
	#DCMI_ESUR_LSU
 ((
ušt32_t
)0x0000FF00)

	)

4395 
	#DCMI_ESUR_LEU
 ((
ušt32_t
)0x00FF0000)

	)

4396 
	#DCMI_ESUR_FEU
 ((
ušt32_t
)0xFF000000)

	)

4399 
	#DCMI_CWSTRT_HOFFCNT
 ((
ušt32_t
)0x00003FFF)

	)

4400 
	#DCMI_CWSTRT_VST
 ((
ušt32_t
)0x1FFF0000)

	)

4403 
	#DCMI_CWSIZE_CAPCNT
 ((
ušt32_t
)0x00003FFF)

	)

4404 
	#DCMI_CWSIZE_VLINE
 ((
ušt32_t
)0x3FFF0000)

	)

4407 
	#DCMI_DR_BYTE0
 ((
ušt32_t
)0x000000FF)

	)

4408 
	#DCMI_DR_BYTE1
 ((
ušt32_t
)0x0000FF00)

	)

4409 
	#DCMI_DR_BYTE2
 ((
ušt32_t
)0x00FF0000)

	)

4410 
	#DCMI_DR_BYTE3
 ((
ušt32_t
)0xFF000000)

	)

4421 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
ušt32_t
)0x80000000è

	)

4422 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
ušt32_t
)0x40000000è

	)

4423 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
ušt32_t
)0x00FF0000è

	)

4424 
	#DFSDM_CHCFGR1_DATPACK
 ((
ušt32_t
)0x0000C000è

	)

4425 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
ušt32_t
)0x00008000è

	)

4426 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
ušt32_t
)0x00004000è

	)

4427 
	#DFSDM_CHCFGR1_DATMPX
 ((
ušt32_t
)0x00003000è

	)

4428 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
ušt32_t
)0x00002000è

	)

4429 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
ušt32_t
)0x00001000è

	)

4430 
	#DFSDM_CHCFGR1_CHINSEL
 ((
ušt32_t
)0x00000100è

	)

4431 
	#DFSDM_CHCFGR1_CHEN
 ((
ušt32_t
)0x00000080è

	)

4432 
	#DFSDM_CHCFGR1_CKABEN
 ((
ušt32_t
)0x00000040è

	)

4433 
	#DFSDM_CHCFGR1_SCDEN
 ((
ušt32_t
)0x00000020è

	)

4434 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
ušt32_t
)0x0000000Cè

	)

4435 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
ušt32_t
)0x00000008è

	)

4436 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
ušt32_t
)0x00000004è

	)

4437 
	#DFSDM_CHCFGR1_SITP
 ((
ušt32_t
)0x00000003è

	)

4438 
	#DFSDM_CHCFGR1_SITP_1
 ((
ušt32_t
)0x00000002è

	)

4439 
	#DFSDM_CHCFGR1_SITP_0
 ((
ušt32_t
)0x00000001è

	)

4442 
	#DFSDM_CHCFGR2_OFFSET
 ((
ušt32_t
)0xFFFFFF00è

	)

4443 
	#DFSDM_CHCFGR2_DTRBS
 ((
ušt32_t
)0x000000F8è

	)

4446 
	#DFSDM_CHAWSCDR_AWFORD
 ((
ušt32_t
)0x00C00000è

	)

4447 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
ušt32_t
)0x00800000è

	)

4448 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
ušt32_t
)0x00400000è

	)

4449 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
ušt32_t
)0x001F0000è

	)

4450 
	#DFSDM_CHAWSCDR_BKSCD
 ((
ušt32_t
)0x0000F000è

	)

4451 
	#DFSDM_CHAWSCDR_SCDT
 ((
ušt32_t
)0x000000FFè

	)

4454 
	#DFSDM_CHWDATR_WDATA
 ((
ušt32_t
)0x0000FFFFè

	)

4457 
	#DFSDM_CHDATINR_INDAT0
 ((
ušt32_t
)0x0000FFFFè

	)

4458 
	#DFSDM_CHDATINR_INDAT1
 ((
ušt32_t
)0xFFFF0000è

	)

4463 
	#DFSDM_FLTCR1_AWFSEL
 ((
ušt32_t
)0x40000000è

	)

4464 
	#DFSDM_FLTCR1_FAST
 ((
ušt32_t
)0x20000000è

	)

4465 
	#DFSDM_FLTCR1_RCH
 ((
ušt32_t
)0x07000000è

	)

4466 
	#DFSDM_FLTCR1_RDMAEN
 ((
ušt32_t
)0x00200000è

	)

4467 
	#DFSDM_FLTCR1_RSYNC
 ((
ušt32_t
)0x00080000è

	)

4468 
	#DFSDM_FLTCR1_RCONT
 ((
ušt32_t
)0x00040000è

	)

4469 
	#DFSDM_FLTCR1_RSWSTART
 ((
ušt32_t
)0x00020000è

	)

4470 
	#DFSDM_FLTCR1_JEXTEN
 ((
ušt32_t
)0x00006000è

	)

4471 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
ušt32_t
)0x00004000è

	)

4472 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
ušt32_t
)0x00002000è

	)

4473 
	#DFSDM_FLTCR1_JEXTSEL
 ((
ušt32_t
)0x00000700è

	)

4474 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
ušt32_t
)0x00000400è

	)

4475 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
ušt32_t
)0x00000200è

	)

4476 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
ušt32_t
)0x00000100è

	)

4477 
	#DFSDM_FLTCR1_JDMAEN
 ((
ušt32_t
)0x00000020è

	)

4478 
	#DFSDM_FLTCR1_JSCAN
 ((
ušt32_t
)0x00000010è

	)

4479 
	#DFSDM_FLTCR1_JSYNC
 ((
ušt32_t
)0x00000008è

	)

4480 
	#DFSDM_FLTCR1_JSWSTART
 ((
ušt32_t
)0x00000002è

	)

4481 
	#DFSDM_FLTCR1_DFEN
 ((
ušt32_t
)0x00000001è

	)

4484 
	#DFSDM_FLTCR2_AWDCH
 ((
ušt32_t
)0x000F0000è

	)

4485 
	#DFSDM_FLTCR2_EXCH
 ((
ušt32_t
)0x00000F00è

	)

4486 
	#DFSDM_FLTCR2_CKABIE
 ((
ušt32_t
)0x00000040è

	)

4487 
	#DFSDM_FLTCR2_SCDIE
 ((
ušt32_t
)0x00000020è

	)

4488 
	#DFSDM_FLTCR2_AWDIE
 ((
ušt32_t
)0x00000010è

	)

4489 
	#DFSDM_FLTCR2_ROVRIE
 ((
ušt32_t
)0x00000008è

	)

4490 
	#DFSDM_FLTCR2_JOVRIE
 ((
ušt32_t
)0x00000004è

	)

4491 
	#DFSDM_FLTCR2_REOCIE
 ((
ušt32_t
)0x00000002è

	)

4492 
	#DFSDM_FLTCR2_JEOCIE
 ((
ušt32_t
)0x00000001è

	)

4495 
	#DFSDM_FLTISR_SCDF
 ((
ušt32_t
)0x0F000000è

	)

4496 
	#DFSDM_FLTISR_CKABF
 ((
ušt32_t
)0x000F0000è

	)

4497 
	#DFSDM_FLTISR_RCIP
 ((
ušt32_t
)0x00004000è

	)

4498 
	#DFSDM_FLTISR_JCIP
 ((
ušt32_t
)0x00002000è

	)

4499 
	#DFSDM_FLTISR_AWDF
 ((
ušt32_t
)0x00000010è

	)

4500 
	#DFSDM_FLTISR_ROVRF
 ((
ušt32_t
)0x00000008è

	)

4501 
	#DFSDM_FLTISR_JOVRF
 ((
ušt32_t
)0x00000004è

	)

4502 
	#DFSDM_FLTISR_REOCF
 ((
ušt32_t
)0x00000002è

	)

4503 
	#DFSDM_FLTISR_JEOCF
 ((
ušt32_t
)0x00000001è

	)

4506 
	#DFSDM_FLTICR_CLRSCSDF
 ((
ušt32_t
)0x0F000000è

	)

4507 
	#DFSDM_FLTICR_CLRCKABF
 ((
ušt32_t
)0x000F0000è

	)

4508 
	#DFSDM_FLTICR_CLRROVRF
 ((
ušt32_t
)0x00000008è

	)

4509 
	#DFSDM_FLTICR_CLRJOVRF
 ((
ušt32_t
)0x00000004è

	)

4512 
	#DFSDM_FLTJCHGR_JCHG
 ((
ušt32_t
)0x000000FFè

	)

4515 
	#DFSDM_FLTFCR_FORD
 ((
ušt32_t
)0xE0000000è

	)

4516 
	#DFSDM_FLTFCR_FORD_2
 ((
ušt32_t
)0x80000000è

	)

4517 
	#DFSDM_FLTFCR_FORD_1
 ((
ušt32_t
)0x40000000è

	)

4518 
	#DFSDM_FLTFCR_FORD_0
 ((
ušt32_t
)0x20000000è

	)

4519 
	#DFSDM_FLTFCR_FOSR
 ((
ušt32_t
)0x03FF0000è

	)

4520 
	#DFSDM_FLTFCR_IOSR
 ((
ušt32_t
)0x000000FFè

	)

4523 
	#DFSDM_FLTJDATAR_JDATA
 ((
ušt32_t
)0xFFFFFF00è

	)

4524 
	#DFSDM_FLTJDATAR_JDATACH
 ((
ušt32_t
)0x00000007è

	)

4527 
	#DFSDM_FLTRDATAR_RDATA
 ((
ušt32_t
)0xFFFFFF00è

	)

4528 
	#DFSDM_FLTRDATAR_RPEND
 ((
ušt32_t
)0x00000010è

	)

4529 
	#DFSDM_FLTRDATAR_RDATACH
 ((
ušt32_t
)0x00000007è

	)

4532 
	#DFSDM_FLTAWHTR_AWHT
 ((
ušt32_t
)0xFFFFFF00è

	)

4533 
	#DFSDM_FLTAWHTR_BKAWH
 ((
ušt32_t
)0x0000000Fè

	)

4536 
	#DFSDM_FLTAWLTR_AWLT
 ((
ušt32_t
)0xFFFFFF00è

	)

4537 
	#DFSDM_FLTAWLTR_BKAWL
 ((
ušt32_t
)0x0000000Fè

	)

4540 
	#DFSDM_FLTAWSR_AWHTF
 ((
ušt32_t
)0x00000F00è

	)

4541 
	#DFSDM_FLTAWSR_AWLTF
 ((
ušt32_t
)0x0000000Fè

	)

4544 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
ušt32_t
)0x00000F00è

	)

4545 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
ušt32_t
)0x0000000Fè

	)

4548 
	#DFSDM_FLTEXMAX_EXMAX
 ((
ušt32_t
)0xFFFFFF00è

	)

4549 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
ušt32_t
)0x00000007è

	)

4552 
	#DFSDM_FLTEXMIN_EXMIN
 ((
ušt32_t
)0xFFFFFF00è

	)

4553 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
ušt32_t
)0x00000007è

	)

4556 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
ušt32_t
)0xFFFFFFF0è

	)

4564 
	#DMA_SxCR_CHSEL
 ((
ušt32_t
)0x0E000000)

	)

4565 
	#DMA_SxCR_CHSEL_0
 ((
ušt32_t
)0x02000000)

	)

4566 
	#DMA_SxCR_CHSEL_1
 ((
ušt32_t
)0x04000000)

	)

4567 
	#DMA_SxCR_CHSEL_2
 ((
ušt32_t
)0x08000000)

	)

4568 
	#DMA_SxCR_MBURST
 ((
ušt32_t
)0x01800000)

	)

4569 
	#DMA_SxCR_MBURST_0
 ((
ušt32_t
)0x00800000)

	)

4570 
	#DMA_SxCR_MBURST_1
 ((
ušt32_t
)0x01000000)

	)

4571 
	#DMA_SxCR_PBURST
 ((
ušt32_t
)0x00600000)

	)

4572 
	#DMA_SxCR_PBURST_0
 ((
ušt32_t
)0x00200000)

	)

4573 
	#DMA_SxCR_PBURST_1
 ((
ušt32_t
)0x00400000)

	)

4574 
	#DMA_SxCR_ACK
 ((
ušt32_t
)0x00100000)

	)

4575 
	#DMA_SxCR_CT
 ((
ušt32_t
)0x00080000)

	)

4576 
	#DMA_SxCR_DBM
 ((
ušt32_t
)0x00040000)

	)

4577 
	#DMA_SxCR_PL
 ((
ušt32_t
)0x00030000)

	)

4578 
	#DMA_SxCR_PL_0
 ((
ušt32_t
)0x00010000)

	)

4579 
	#DMA_SxCR_PL_1
 ((
ušt32_t
)0x00020000)

	)

4580 
	#DMA_SxCR_PINCOS
 ((
ušt32_t
)0x00008000)

	)

4581 
	#DMA_SxCR_MSIZE
 ((
ušt32_t
)0x00006000)

	)

4582 
	#DMA_SxCR_MSIZE_0
 ((
ušt32_t
)0x00002000)

	)

4583 
	#DMA_SxCR_MSIZE_1
 ((
ušt32_t
)0x00004000)

	)

4584 
	#DMA_SxCR_PSIZE
 ((
ušt32_t
)0x00001800)

	)

4585 
	#DMA_SxCR_PSIZE_0
 ((
ušt32_t
)0x00000800)

	)

4586 
	#DMA_SxCR_PSIZE_1
 ((
ušt32_t
)0x00001000)

	)

4587 
	#DMA_SxCR_MINC
 ((
ušt32_t
)0x00000400)

	)

4588 
	#DMA_SxCR_PINC
 ((
ušt32_t
)0x00000200)

	)

4589 
	#DMA_SxCR_CIRC
 ((
ušt32_t
)0x00000100)

	)

4590 
	#DMA_SxCR_DIR
 ((
ušt32_t
)0x000000C0)

	)

4591 
	#DMA_SxCR_DIR_0
 ((
ušt32_t
)0x00000040)

	)

4592 
	#DMA_SxCR_DIR_1
 ((
ušt32_t
)0x00000080)

	)

4593 
	#DMA_SxCR_PFCTRL
 ((
ušt32_t
)0x00000020)

	)

4594 
	#DMA_SxCR_TCIE
 ((
ušt32_t
)0x00000010)

	)

4595 
	#DMA_SxCR_HTIE
 ((
ušt32_t
)0x00000008)

	)

4596 
	#DMA_SxCR_TEIE
 ((
ušt32_t
)0x00000004)

	)

4597 
	#DMA_SxCR_DMEIE
 ((
ušt32_t
)0x00000002)

	)

4598 
	#DMA_SxCR_EN
 ((
ušt32_t
)0x00000001)

	)

4601 
	#DMA_SxNDT
 ((
ušt32_t
)0x0000FFFF)

	)

4602 
	#DMA_SxNDT_0
 ((
ušt32_t
)0x00000001)

	)

4603 
	#DMA_SxNDT_1
 ((
ušt32_t
)0x00000002)

	)

4604 
	#DMA_SxNDT_2
 ((
ušt32_t
)0x00000004)

	)

4605 
	#DMA_SxNDT_3
 ((
ušt32_t
)0x00000008)

	)

4606 
	#DMA_SxNDT_4
 ((
ušt32_t
)0x00000010)

	)

4607 
	#DMA_SxNDT_5
 ((
ušt32_t
)0x00000020)

	)

4608 
	#DMA_SxNDT_6
 ((
ušt32_t
)0x00000040)

	)

4609 
	#DMA_SxNDT_7
 ((
ušt32_t
)0x00000080)

	)

4610 
	#DMA_SxNDT_8
 ((
ušt32_t
)0x00000100)

	)

4611 
	#DMA_SxNDT_9
 ((
ušt32_t
)0x00000200)

	)

4612 
	#DMA_SxNDT_10
 ((
ušt32_t
)0x00000400)

	)

4613 
	#DMA_SxNDT_11
 ((
ušt32_t
)0x00000800)

	)

4614 
	#DMA_SxNDT_12
 ((
ušt32_t
)0x00001000)

	)

4615 
	#DMA_SxNDT_13
 ((
ušt32_t
)0x00002000)

	)

4616 
	#DMA_SxNDT_14
 ((
ušt32_t
)0x00004000)

	)

4617 
	#DMA_SxNDT_15
 ((
ušt32_t
)0x00008000)

	)

4620 
	#DMA_SxFCR_FEIE
 ((
ušt32_t
)0x00000080)

	)

4621 
	#DMA_SxFCR_FS
 ((
ušt32_t
)0x00000038)

	)

4622 
	#DMA_SxFCR_FS_0
 ((
ušt32_t
)0x00000008)

	)

4623 
	#DMA_SxFCR_FS_1
 ((
ušt32_t
)0x00000010)

	)

4624 
	#DMA_SxFCR_FS_2
 ((
ušt32_t
)0x00000020)

	)

4625 
	#DMA_SxFCR_DMDIS
 ((
ušt32_t
)0x00000004)

	)

4626 
	#DMA_SxFCR_FTH
 ((
ušt32_t
)0x00000003)

	)

4627 
	#DMA_SxFCR_FTH_0
 ((
ušt32_t
)0x00000001)

	)

4628 
	#DMA_SxFCR_FTH_1
 ((
ušt32_t
)0x00000002)

	)

4631 
	#DMA_LISR_TCIF3
 ((
ušt32_t
)0x08000000)

	)

4632 
	#DMA_LISR_HTIF3
 ((
ušt32_t
)0x04000000)

	)

4633 
	#DMA_LISR_TEIF3
 ((
ušt32_t
)0x02000000)

	)

4634 
	#DMA_LISR_DMEIF3
 ((
ušt32_t
)0x01000000)

	)

4635 
	#DMA_LISR_FEIF3
 ((
ušt32_t
)0x00400000)

	)

4636 
	#DMA_LISR_TCIF2
 ((
ušt32_t
)0x00200000)

	)

4637 
	#DMA_LISR_HTIF2
 ((
ušt32_t
)0x00100000)

	)

4638 
	#DMA_LISR_TEIF2
 ((
ušt32_t
)0x00080000)

	)

4639 
	#DMA_LISR_DMEIF2
 ((
ušt32_t
)0x00040000)

	)

4640 
	#DMA_LISR_FEIF2
 ((
ušt32_t
)0x00010000)

	)

4641 
	#DMA_LISR_TCIF1
 ((
ušt32_t
)0x00000800)

	)

4642 
	#DMA_LISR_HTIF1
 ((
ušt32_t
)0x00000400)

	)

4643 
	#DMA_LISR_TEIF1
 ((
ušt32_t
)0x00000200)

	)

4644 
	#DMA_LISR_DMEIF1
 ((
ušt32_t
)0x00000100)

	)

4645 
	#DMA_LISR_FEIF1
 ((
ušt32_t
)0x00000040)

	)

4646 
	#DMA_LISR_TCIF0
 ((
ušt32_t
)0x00000020)

	)

4647 
	#DMA_LISR_HTIF0
 ((
ušt32_t
)0x00000010)

	)

4648 
	#DMA_LISR_TEIF0
 ((
ušt32_t
)0x00000008)

	)

4649 
	#DMA_LISR_DMEIF0
 ((
ušt32_t
)0x00000004)

	)

4650 
	#DMA_LISR_FEIF0
 ((
ušt32_t
)0x00000001)

	)

4653 
	#DMA_HISR_TCIF7
 ((
ušt32_t
)0x08000000)

	)

4654 
	#DMA_HISR_HTIF7
 ((
ušt32_t
)0x04000000)

	)

4655 
	#DMA_HISR_TEIF7
 ((
ušt32_t
)0x02000000)

	)

4656 
	#DMA_HISR_DMEIF7
 ((
ušt32_t
)0x01000000)

	)

4657 
	#DMA_HISR_FEIF7
 ((
ušt32_t
)0x00400000)

	)

4658 
	#DMA_HISR_TCIF6
 ((
ušt32_t
)0x00200000)

	)

4659 
	#DMA_HISR_HTIF6
 ((
ušt32_t
)0x00100000)

	)

4660 
	#DMA_HISR_TEIF6
 ((
ušt32_t
)0x00080000)

	)

4661 
	#DMA_HISR_DMEIF6
 ((
ušt32_t
)0x00040000)

	)

4662 
	#DMA_HISR_FEIF6
 ((
ušt32_t
)0x00010000)

	)

4663 
	#DMA_HISR_TCIF5
 ((
ušt32_t
)0x00000800)

	)

4664 
	#DMA_HISR_HTIF5
 ((
ušt32_t
)0x00000400)

	)

4665 
	#DMA_HISR_TEIF5
 ((
ušt32_t
)0x00000200)

	)

4666 
	#DMA_HISR_DMEIF5
 ((
ušt32_t
)0x00000100)

	)

4667 
	#DMA_HISR_FEIF5
 ((
ušt32_t
)0x00000040)

	)

4668 
	#DMA_HISR_TCIF4
 ((
ušt32_t
)0x00000020)

	)

4669 
	#DMA_HISR_HTIF4
 ((
ušt32_t
)0x00000010)

	)

4670 
	#DMA_HISR_TEIF4
 ((
ušt32_t
)0x00000008)

	)

4671 
	#DMA_HISR_DMEIF4
 ((
ušt32_t
)0x00000004)

	)

4672 
	#DMA_HISR_FEIF4
 ((
ušt32_t
)0x00000001)

	)

4675 
	#DMA_LIFCR_CTCIF3
 ((
ušt32_t
)0x08000000)

	)

4676 
	#DMA_LIFCR_CHTIF3
 ((
ušt32_t
)0x04000000)

	)

4677 
	#DMA_LIFCR_CTEIF3
 ((
ušt32_t
)0x02000000)

	)

4678 
	#DMA_LIFCR_CDMEIF3
 ((
ušt32_t
)0x01000000)

	)

4679 
	#DMA_LIFCR_CFEIF3
 ((
ušt32_t
)0x00400000)

	)

4680 
	#DMA_LIFCR_CTCIF2
 ((
ušt32_t
)0x00200000)

	)

4681 
	#DMA_LIFCR_CHTIF2
 ((
ušt32_t
)0x00100000)

	)

4682 
	#DMA_LIFCR_CTEIF2
 ((
ušt32_t
)0x00080000)

	)

4683 
	#DMA_LIFCR_CDMEIF2
 ((
ušt32_t
)0x00040000)

	)

4684 
	#DMA_LIFCR_CFEIF2
 ((
ušt32_t
)0x00010000)

	)

4685 
	#DMA_LIFCR_CTCIF1
 ((
ušt32_t
)0x00000800)

	)

4686 
	#DMA_LIFCR_CHTIF1
 ((
ušt32_t
)0x00000400)

	)

4687 
	#DMA_LIFCR_CTEIF1
 ((
ušt32_t
)0x00000200)

	)

4688 
	#DMA_LIFCR_CDMEIF1
 ((
ušt32_t
)0x00000100)

	)

4689 
	#DMA_LIFCR_CFEIF1
 ((
ušt32_t
)0x00000040)

	)

4690 
	#DMA_LIFCR_CTCIF0
 ((
ušt32_t
)0x00000020)

	)

4691 
	#DMA_LIFCR_CHTIF0
 ((
ušt32_t
)0x00000010)

	)

4692 
	#DMA_LIFCR_CTEIF0
 ((
ušt32_t
)0x00000008)

	)

4693 
	#DMA_LIFCR_CDMEIF0
 ((
ušt32_t
)0x00000004)

	)

4694 
	#DMA_LIFCR_CFEIF0
 ((
ušt32_t
)0x00000001)

	)

4697 
	#DMA_HIFCR_CTCIF7
 ((
ušt32_t
)0x08000000)

	)

4698 
	#DMA_HIFCR_CHTIF7
 ((
ušt32_t
)0x04000000)

	)

4699 
	#DMA_HIFCR_CTEIF7
 ((
ušt32_t
)0x02000000)

	)

4700 
	#DMA_HIFCR_CDMEIF7
 ((
ušt32_t
)0x01000000)

	)

4701 
	#DMA_HIFCR_CFEIF7
 ((
ušt32_t
)0x00400000)

	)

4702 
	#DMA_HIFCR_CTCIF6
 ((
ušt32_t
)0x00200000)

	)

4703 
	#DMA_HIFCR_CHTIF6
 ((
ušt32_t
)0x00100000)

	)

4704 
	#DMA_HIFCR_CTEIF6
 ((
ušt32_t
)0x00080000)

	)

4705 
	#DMA_HIFCR_CDMEIF6
 ((
ušt32_t
)0x00040000)

	)

4706 
	#DMA_HIFCR_CFEIF6
 ((
ušt32_t
)0x00010000)

	)

4707 
	#DMA_HIFCR_CTCIF5
 ((
ušt32_t
)0x00000800)

	)

4708 
	#DMA_HIFCR_CHTIF5
 ((
ušt32_t
)0x00000400)

	)

4709 
	#DMA_HIFCR_CTEIF5
 ((
ušt32_t
)0x00000200)

	)

4710 
	#DMA_HIFCR_CDMEIF5
 ((
ušt32_t
)0x00000100)

	)

4711 
	#DMA_HIFCR_CFEIF5
 ((
ušt32_t
)0x00000040)

	)

4712 
	#DMA_HIFCR_CTCIF4
 ((
ušt32_t
)0x00000020)

	)

4713 
	#DMA_HIFCR_CHTIF4
 ((
ušt32_t
)0x00000010)

	)

4714 
	#DMA_HIFCR_CTEIF4
 ((
ušt32_t
)0x00000008)

	)

4715 
	#DMA_HIFCR_CDMEIF4
 ((
ušt32_t
)0x00000004)

	)

4716 
	#DMA_HIFCR_CFEIF4
 ((
ušt32_t
)0x00000001)

	)

4726 
	#DMA2D_CR_START
 ((
ušt32_t
)0x00000001è

	)

4727 
	#DMA2D_CR_SUSP
 ((
ušt32_t
)0x00000002è

	)

4728 
	#DMA2D_CR_ABORT
 ((
ušt32_t
)0x00000004è

	)

4729 
	#DMA2D_CR_TEIE
 ((
ušt32_t
)0x00000100è

	)

4730 
	#DMA2D_CR_TCIE
 ((
ušt32_t
)0x00000200è

	)

4731 
	#DMA2D_CR_TWIE
 ((
ušt32_t
)0x00000400è

	)

4732 
	#DMA2D_CR_CAEIE
 ((
ušt32_t
)0x00000800è

	)

4733 
	#DMA2D_CR_CTCIE
 ((
ušt32_t
)0x00001000è

	)

4734 
	#DMA2D_CR_CEIE
 ((
ušt32_t
)0x00002000è

	)

4735 
	#DMA2D_CR_MODE
 ((
ušt32_t
)0x00030000è

	)

4739 
	#DMA2D_ISR_TEIF
 ((
ušt32_t
)0x00000001è

	)

4740 
	#DMA2D_ISR_TCIF
 ((
ušt32_t
)0x00000002è

	)

4741 
	#DMA2D_ISR_TWIF
 ((
ušt32_t
)0x00000004è

	)

4742 
	#DMA2D_ISR_CAEIF
 ((
ušt32_t
)0x00000008è

	)

4743 
	#DMA2D_ISR_CTCIF
 ((
ušt32_t
)0x00000010è

	)

4744 
	#DMA2D_ISR_CEIF
 ((
ušt32_t
)0x00000020è

	)

4748 
	#DMA2D_IFCR_CTEIF
 ((
ušt32_t
)0x00000001è

	)

4749 
	#DMA2D_IFCR_CTCIF
 ((
ušt32_t
)0x00000002è

	)

4750 
	#DMA2D_IFCR_CTWIF
 ((
ušt32_t
)0x00000004è

	)

4751 
	#DMA2D_IFCR_CAECIF
 ((
ušt32_t
)0x00000008è

	)

4752 
	#DMA2D_IFCR_CCTCIF
 ((
ušt32_t
)0x00000010è

	)

4753 
	#DMA2D_IFCR_CCEIF
 ((
ušt32_t
)0x00000020è

	)

4756 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4757 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4758 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4759 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4760 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4761 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4765 
	#DMA2D_FGMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4769 
	#DMA2D_FGOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4773 
	#DMA2D_BGMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4777 
	#DMA2D_BGOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4781 
	#DMA2D_FGPFCCR_CM
 ((
ušt32_t
)0x0000000Fè

	)

4782 
	#DMA2D_FGPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4783 
	#DMA2D_FGPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4784 
	#DMA2D_FGPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4785 
	#DMA2D_FGPFCCR_CM_3
 ((
ušt32_t
)0x00000008è

	)

4786 
	#DMA2D_FGPFCCR_CCM
 ((
ušt32_t
)0x00000010è

	)

4787 
	#DMA2D_FGPFCCR_START
 ((
ušt32_t
)0x00000020è

	)

4788 
	#DMA2D_FGPFCCR_CS
 ((
ušt32_t
)0x0000FF00è

	)

4789 
	#DMA2D_FGPFCCR_AM
 ((
ušt32_t
)0x00030000è

	)

4790 
	#DMA2D_FGPFCCR_AM_0
 ((
ušt32_t
)0x00010000è

	)

4791 
	#DMA2D_FGPFCCR_AM_1
 ((
ušt32_t
)0x00020000è

	)

4792 
	#DMA2D_FGPFCCR_ALPHA
 ((
ušt32_t
)0xFF000000è

	)

4796 
	#DMA2D_FGCOLR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

4797 
	#DMA2D_FGCOLR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

4798 
	#DMA2D_FGCOLR_RED
 ((
ušt32_t
)0x00FF0000è

	)

4802 
	#DMA2D_BGPFCCR_CM
 ((
ušt32_t
)0x0000000Fè

	)

4803 
	#DMA2D_BGPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4804 
	#DMA2D_BGPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4805 
	#DMA2D_BGPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4806 
	#DMA2D_FGPFCCR_CM_3
 ((
ušt32_t
)0x00000008è

	)

4807 
	#DMA2D_BGPFCCR_CCM
 ((
ušt32_t
)0x00000010è

	)

4808 
	#DMA2D_BGPFCCR_START
 ((
ušt32_t
)0x00000020è

	)

4809 
	#DMA2D_BGPFCCR_CS
 ((
ušt32_t
)0x0000FF00è

	)

4810 
	#DMA2D_BGPFCCR_AM
 ((
ušt32_t
)0x00030000è

	)

4811 
	#DMA2D_BGPFCCR_AM_0
 ((
ušt32_t
)0x00010000è

	)

4812 
	#DMA2D_BGPFCCR_AM_1
 ((
ušt32_t
)0x00020000è

	)

4813 
	#DMA2D_BGPFCCR_ALPHA
 ((
ušt32_t
)0xFF000000è

	)

4817 
	#DMA2D_BGCOLR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

4818 
	#DMA2D_BGCOLR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

4819 
	#DMA2D_BGCOLR_RED
 ((
ušt32_t
)0x00FF0000è

	)

4823 
	#DMA2D_FGCMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4827 
	#DMA2D_BGCMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4831 
	#DMA2D_OPFCCR_CM
 ((
ušt32_t
)0x00000007è

	)

4832 
	#DMA2D_OPFCCR_CM_0
 ((
ušt32_t
)0x00000001è

	)

4833 
	#DMA2D_OPFCCR_CM_1
 ((
ušt32_t
)0x00000002è

	)

4834 
	#DMA2D_OPFCCR_CM_2
 ((
ušt32_t
)0x00000004è

	)

4840 
	#DMA2D_OCOLR_BLUE_1
 ((
ušt32_t
)0x000000FFè

	)

4841 
	#DMA2D_OCOLR_GREEN_1
 ((
ušt32_t
)0x0000FF00è

	)

4842 
	#DMA2D_OCOLR_RED_1
 ((
ušt32_t
)0x00FF0000è

	)

4843 
	#DMA2D_OCOLR_ALPHA_1
 ((
ušt32_t
)0xFF000000è

	)

4846 
	#DMA2D_OCOLR_BLUE_2
 ((
ušt32_t
)0x0000001Fè

	)

4847 
	#DMA2D_OCOLR_GREEN_2
 ((
ušt32_t
)0x000007E0è

	)

4848 
	#DMA2D_OCOLR_RED_2
 ((
ušt32_t
)0x0000F800è

	)

4851 
	#DMA2D_OCOLR_BLUE_3
 ((
ušt32_t
)0x0000001Fè

	)

4852 
	#DMA2D_OCOLR_GREEN_3
 ((
ušt32_t
)0x000003E0è

	)

4853 
	#DMA2D_OCOLR_RED_3
 ((
ušt32_t
)0x00007C00è

	)

4854 
	#DMA2D_OCOLR_ALPHA_3
 ((
ušt32_t
)0x00008000è

	)

4857 
	#DMA2D_OCOLR_BLUE_4
 ((
ušt32_t
)0x0000000Fè

	)

4858 
	#DMA2D_OCOLR_GREEN_4
 ((
ušt32_t
)0x000000F0è

	)

4859 
	#DMA2D_OCOLR_RED_4
 ((
ušt32_t
)0x00000F00è

	)

4860 
	#DMA2D_OCOLR_ALPHA_4
 ((
ušt32_t
)0x0000F000è

	)

4864 
	#DMA2D_OMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

4868 
	#DMA2D_OOR_LO
 ((
ušt32_t
)0x00003FFFè

	)

4872 
	#DMA2D_NLR_NL
 ((
ušt32_t
)0x0000FFFFè

	)

4873 
	#DMA2D_NLR_PL
 ((
ušt32_t
)0x3FFF0000è

	)

4877 
	#DMA2D_LWR_LW
 ((
ušt32_t
)0x0000FFFFè

	)

4881 
	#DMA2D_AMTCR_EN
 ((
ušt32_t
)0x00000001è

	)

4882 
	#DMA2D_AMTCR_DT
 ((
ušt32_t
)0x0000FF00è

	)

4897 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4898 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4899 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4900 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4901 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4902 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4903 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4904 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4905 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4906 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4907 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4908 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4909 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4910 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4911 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4912 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4913 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4914 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4915 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4916 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4917 
	#EXTI_IMR_MR23
 ((
ušt32_t
)0x00800000è

	)

4920 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4921 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4922 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4923 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4924 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4925 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4926 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4927 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4928 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4929 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4930 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4931 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4932 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4933 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4934 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4935 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4936 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4937 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4938 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4939 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4940 
	#EXTI_EMR_MR23
 ((
ušt32_t
)0x00800000è

	)

4943 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4944 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4945 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4946 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4947 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4948 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4949 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4950 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4951 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4952 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4953 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4954 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4955 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4956 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4957 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4958 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4959 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4960 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4961 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4962 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4963 
	#EXTI_RTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

4966 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4967 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4968 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4969 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4970 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4971 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4972 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4973 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4974 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4975 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4976 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4977 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4978 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4979 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4980 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4981 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4982 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4983 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4984 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4985 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4986 
	#EXTI_FTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

4989 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

4990 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

4991 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

4992 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

4993 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

4994 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

4995 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

4996 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

4997 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

4998 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

4999 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

5000 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

5001 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

5002 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

5003 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

5004 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

5005 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

5006 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

5007 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

5008 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

5009 
	#EXTI_SWIER_SWIER23
 ((
ušt32_t
)0x00800000è

	)

5012 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

5013 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

5014 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

5015 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

5016 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

5017 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

5018 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

5019 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

5020 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

5021 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

5022 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

5023 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

5024 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

5025 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

5026 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

5027 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

5028 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

5029 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

5030 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

5031 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

5032 
	#EXTI_PR_PR23
 ((
ušt32_t
)0x00800000è

	)

5040 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x0000000F)

	)

5041 
	#FLASH_ACR_LATENCY_0WS
 ((
ušt32_t
)0x00000000)

	)

5042 
	#FLASH_ACR_LATENCY_1WS
 ((
ušt32_t
)0x00000001)

	)

5043 
	#FLASH_ACR_LATENCY_2WS
 ((
ušt32_t
)0x00000002)

	)

5044 
	#FLASH_ACR_LATENCY_3WS
 ((
ušt32_t
)0x00000003)

	)

5045 
	#FLASH_ACR_LATENCY_4WS
 ((
ušt32_t
)0x00000004)

	)

5046 
	#FLASH_ACR_LATENCY_5WS
 ((
ušt32_t
)0x00000005)

	)

5047 
	#FLASH_ACR_LATENCY_6WS
 ((
ušt32_t
)0x00000006)

	)

5048 
	#FLASH_ACR_LATENCY_7WS
 ((
ušt32_t
)0x00000007)

	)

5049 
	#FLASH_ACR_LATENCY_8WS
 ((
ušt32_t
)0x00000008)

	)

5050 
	#FLASH_ACR_LATENCY_9WS
 ((
ušt32_t
)0x00000009)

	)

5051 
	#FLASH_ACR_LATENCY_10WS
 ((
ušt32_t
)0x0000000A)

	)

5052 
	#FLASH_ACR_LATENCY_11WS
 ((
ušt32_t
)0x0000000B)

	)

5053 
	#FLASH_ACR_LATENCY_12WS
 ((
ušt32_t
)0x0000000C)

	)

5054 
	#FLASH_ACR_LATENCY_13WS
 ((
ušt32_t
)0x0000000D)

	)

5055 
	#FLASH_ACR_LATENCY_14WS
 ((
ušt32_t
)0x0000000E)

	)

5056 
	#FLASH_ACR_LATENCY_15WS
 ((
ušt32_t
)0x0000000F)

	)

5058 
	#FLASH_ACR_PRFTEN
 ((
ušt32_t
)0x00000100)

	)

5059 
	#FLASH_ACR_ICEN
 ((
ušt32_t
)0x00000200)

	)

5060 
	#FLASH_ACR_DCEN
 ((
ušt32_t
)0x00000400)

	)

5061 
	#FLASH_ACR_ICRST
 ((
ušt32_t
)0x00000800)

	)

5062 
	#FLASH_ACR_DCRST
 ((
ušt32_t
)0x00001000)

	)

5063 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

5064 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C03)

	)

5067 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000001)

	)

5068 
	#FLASH_SR_SOP
 ((
ušt32_t
)0x00000002)

	)

5069 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010)

	)

5070 
	#FLASH_SR_PGAERR
 ((
ušt32_t
)0x00000020)

	)

5071 
	#FLASH_SR_PGPERR
 ((
ušt32_t
)0x00000040)

	)

5072 
	#FLASH_SR_PGSERR
 ((
ušt32_t
)0x00000080)

	)

5073 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00010000)

	)

5076 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001)

	)

5077 
	#FLASH_CR_SER
 ((
ušt32_t
)0x00000002)

	)

5078 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004)

	)

5079 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5080 
	#FLASH_CR_SNB
 ((
ušt32_t
)0x000000F8)

	)

5081 
	#FLASH_CR_SNB_0
 ((
ušt32_t
)0x00000008)

	)

5082 
	#FLASH_CR_SNB_1
 ((
ušt32_t
)0x00000010)

	)

5083 
	#FLASH_CR_SNB_2
 ((
ušt32_t
)0x00000020)

	)

5084 
	#FLASH_CR_SNB_3
 ((
ušt32_t
)0x00000040)

	)

5085 
	#FLASH_CR_SNB_4
 ((
ušt32_t
)0x00000040)

	)

5086 
	#FLASH_CR_PSIZE
 ((
ušt32_t
)0x00000300)

	)

5087 
	#FLASH_CR_PSIZE_0
 ((
ušt32_t
)0x00000100)

	)

5088 
	#FLASH_CR_PSIZE_1
 ((
ušt32_t
)0x00000200)

	)

5089 
	#FLASH_CR_MER2
 ((
ušt32_t
)0x00008000)

	)

5090 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00010000)

	)

5091 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x01000000)

	)

5092 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x80000000)

	)

5095 
	#FLASH_OPTCR_OPTLOCK
 ((
ušt32_t
)0x00000001)

	)

5096 
	#FLASH_OPTCR_OPTSTRT
 ((
ušt32_t
)0x00000002)

	)

5097 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ušt32_t
)0x00000004)

	)

5098 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ušt32_t
)0x00000008)

	)

5099 
	#FLASH_OPTCR_BOR_LEV
 ((
ušt32_t
)0x0000000C)

	)

5100 
	#FLASH_OPTCR_BFB2
 ((
ušt32_t
)0x00000010)

	)

5102 
	#FLASH_OPTCR_WDG_SW
 ((
ušt32_t
)0x00000020)

	)

5103 
	#FLASH_OPTCR_nRST_STOP
 ((
ušt32_t
)0x00000040)

	)

5104 
	#FLASH_OPTCR_nRST_STDBY
 ((
ušt32_t
)0x00000080)

	)

5105 
	#FLASH_OPTCR_RDP
 ((
ušt32_t
)0x0000FF00)

	)

5106 
	#FLASH_OPTCR_RDP_0
 ((
ušt32_t
)0x00000100)

	)

5107 
	#FLASH_OPTCR_RDP_1
 ((
ušt32_t
)0x00000200)

	)

5108 
	#FLASH_OPTCR_RDP_2
 ((
ušt32_t
)0x00000400)

	)

5109 
	#FLASH_OPTCR_RDP_3
 ((
ušt32_t
)0x00000800)

	)

5110 
	#FLASH_OPTCR_RDP_4
 ((
ušt32_t
)0x00001000)

	)

5111 
	#FLASH_OPTCR_RDP_5
 ((
ušt32_t
)0x00002000)

	)

5112 
	#FLASH_OPTCR_RDP_6
 ((
ušt32_t
)0x00004000)

	)

5113 
	#FLASH_OPTCR_RDP_7
 ((
ušt32_t
)0x00008000)

	)

5114 
	#FLASH_OPTCR_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

5115 
	#FLASH_OPTCR_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

5116 
	#FLASH_OPTCR_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

5117 
	#FLASH_OPTCR_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

5118 
	#FLASH_OPTCR_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

5119 
	#FLASH_OPTCR_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

5120 
	#FLASH_OPTCR_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

5121 
	#FLASH_OPTCR_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

5122 
	#FLASH_OPTCR_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

5123 
	#FLASH_OPTCR_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

5124 
	#FLASH_OPTCR_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

5125 
	#FLASH_OPTCR_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

5126 
	#FLASH_OPTCR_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

5128 
	#FLASH_OPTCR_DB1M
 ((
ušt32_t
)0x40000000)

	)

5129 
	#FLASH_OPTCR_SPRMOD
 ((
ušt32_t
)0x80000000)

	)

5132 
	#FLASH_OPTCR1_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

5133 
	#FLASH_OPTCR1_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

5134 
	#FLASH_OPTCR1_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

5135 
	#FLASH_OPTCR1_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

5136 
	#FLASH_OPTCR1_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

5137 
	#FLASH_OPTCR1_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

5138 
	#FLASH_OPTCR1_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

5139 
	#FLASH_OPTCR1_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

5140 
	#FLASH_OPTCR1_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

5141 
	#FLASH_OPTCR1_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

5142 
	#FLASH_OPTCR1_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

5143 
	#FLASH_OPTCR1_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

5144 
	#FLASH_OPTCR1_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

5146 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

5153 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5154 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5156 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5157 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5158 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5160 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

5161 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5162 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5164 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5165 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5166 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5167 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5168 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5169 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

5170 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5171 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5172 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5173 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5176 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5177 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5179 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5180 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5181 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5183 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

5184 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5185 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5187 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5188 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5189 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5190 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5191 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5192 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

5193 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5194 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5195 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5196 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5199 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5200 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5202 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5203 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5204 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5206 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

5207 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5208 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5210 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5211 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5212 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5213 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5214 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5215 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

5216 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5217 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5218 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5219 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5222 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5223 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5225 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5226 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5227 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5229 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

5230 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5231 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5233 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5234 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5235 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5236 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5237 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5238 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

5239 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5240 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5241 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5242 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5245 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5246 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5247 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5248 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5249 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5251 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5252 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5253 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5254 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5255 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5257 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5258 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5259 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5260 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5261 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5263 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5264 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5265 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5266 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5267 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5269 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5270 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5271 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5272 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5273 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5275 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5276 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5277 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5278 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5279 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5281 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5282 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5283 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5286 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5287 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5288 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5289 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5290 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5292 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5293 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5294 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5295 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5296 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5298 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5299 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5300 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5301 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5302 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5304 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5305 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5306 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5307 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5308 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5310 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5311 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5312 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5313 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5314 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5316 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5317 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5318 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5319 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5320 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5322 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5323 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5324 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5327 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5328 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5329 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5330 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5331 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5333 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5334 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5335 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5336 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5337 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5339 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5340 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5341 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5342 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5343 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5345 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5346 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5347 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5348 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5349 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5351 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5352 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5353 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5354 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5355 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5357 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5358 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5359 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5360 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5361 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5363 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5364 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5365 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5368 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5369 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5370 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5371 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5372 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5374 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5375 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5376 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5377 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5378 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5380 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5381 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5382 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5383 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5384 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5386 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5387 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5388 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5389 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5390 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5392 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5393 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5394 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5395 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5396 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5398 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5399 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5400 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5401 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5402 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5404 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5405 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5406 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5409 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5410 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5411 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5412 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5413 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5415 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5416 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5417 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5418 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5419 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5421 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5422 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5423 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5424 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5425 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5427 
	#FSMC_BWTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5428 
	#FSMC_BWTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5429 
	#FSMC_BWTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5430 
	#FSMC_BWTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5431 
	#FSMC_BWTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5433 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5434 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5435 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5438 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5439 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5440 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5441 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5442 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5444 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5445 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5446 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5447 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5448 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5450 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5451 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5452 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5453 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5454 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5456 
	#FSMC_BWTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5457 
	#FSMC_BWTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5458 
	#FSMC_BWTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5459 
	#FSMC_BWTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5460 
	#FSMC_BWTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5462 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5463 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5464 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5467 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5468 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5469 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5470 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5471 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5473 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5474 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5475 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5476 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5477 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5479 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5480 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5481 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5482 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5483 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5485 
	#FSMC_BWTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5486 
	#FSMC_BWTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5487 
	#FSMC_BWTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5488 
	#FSMC_BWTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5489 
	#FSMC_BWTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5491 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5492 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5493 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5496 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

5497 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

5498 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

5499 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

5500 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

5502 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

5503 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

5504 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

5505 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

5506 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5508 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5509 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5510 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5511 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5512 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5514 
	#FSMC_BWTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

5515 
	#FSMC_BWTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

5516 
	#FSMC_BWTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

5517 
	#FSMC_BWTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

5518 
	#FSMC_BWTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

5520 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5521 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5522 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5525 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5526 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5527 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

5529 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

5530 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5531 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5533 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5535 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5536 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5537 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5538 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5539 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5541 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

5542 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5543 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5544 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5545 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5547 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5548 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5549 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5550 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5553 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5554 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5555 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5557 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5558 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5559 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5561 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5563 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5564 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5565 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5566 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5567 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5569 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5570 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5571 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5572 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5573 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5575 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5576 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5577 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5578 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5581 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5582 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5583 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5585 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5586 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5587 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5589 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5591 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5592 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5593 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5594 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5595 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5597 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5598 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5599 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5600 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5601 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5603 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5604 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5605 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5606 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5609 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5610 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5611 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5612 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5613 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5614 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5615 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5618 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5619 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5620 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5621 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5622 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5623 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5624 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5627 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5628 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5629 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5630 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5631 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5632 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5633 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5636 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5637 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5638 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5639 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5640 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5641 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5642 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5643 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5644 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5646 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5647 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5648 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5649 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5650 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5651 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5652 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5653 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5654 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5656 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5657 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5658 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5659 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5660 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5661 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5662 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5663 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5664 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5666 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5667 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5668 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5669 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5670 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5671 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5672 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5673 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5674 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5677 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5678 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5679 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5680 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5681 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5682 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5683 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5684 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5685 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5687 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5688 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5689 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5690 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5691 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5692 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5693 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5694 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5695 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5697 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5698 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5699 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5700 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5701 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5702 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5703 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5704 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5705 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5707 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5708 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5709 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5710 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5711 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5712 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5713 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5714 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5715 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5718 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5719 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5720 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5721 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5722 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5723 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5724 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5725 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5726 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5728 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5729 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5730 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5731 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5732 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5733 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5734 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5735 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5736 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5738 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5739 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5740 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5741 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5742 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5743 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5744 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5745 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5746 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5748 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5749 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5750 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5751 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5752 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5753 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5754 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5755 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5756 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5759 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5760 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5761 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5762 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5763 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5764 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5765 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5766 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5767 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5769 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5770 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5771 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5772 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5773 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5774 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5775 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5776 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5777 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5779 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5780 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5781 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5782 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5783 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5784 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5785 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5786 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5787 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5789 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5790 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5791 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5792 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5793 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5794 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5795 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5796 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5797 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5800 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5801 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5802 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5803 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5804 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5805 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5806 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5807 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5808 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5810 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5811 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5812 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5813 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5814 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5815 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5816 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5817 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5818 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5820 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5821 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5822 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5823 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5824 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5825 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5826 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5827 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5828 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5830 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5831 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5832 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5833 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5834 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5835 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5836 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5837 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5838 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5841 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5842 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5843 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5844 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5845 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5846 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5847 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5848 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5849 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5851 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5852 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5853 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5854 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5855 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5856 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5857 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5858 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5859 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5861 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5862 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5863 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5864 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5865 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5866 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5867 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5868 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5869 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5871 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5872 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5873 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5874 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5875 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5876 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5877 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5878 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5879 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5882 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5883 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5884 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5885 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5886 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5887 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5888 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5889 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5890 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5892 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5893 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5894 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5895 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5896 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5897 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5898 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5899 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5900 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5902 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5903 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5904 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5905 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5906 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5907 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5908 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5909 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5910 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5912 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5913 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5914 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5915 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5916 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5917 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5918 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5919 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5920 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5923 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5926 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5929 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

5936 
	#FMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5937 
	#FMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5939 
	#FMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5940 
	#FMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5941 
	#FMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5943 
	#FMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

5944 
	#FMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5945 
	#FMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5947 
	#FMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5948 
	#FMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5949 
	#FMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5950 
	#FMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5951 
	#FMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5952 
	#FMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

5953 
	#FMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5954 
	#FMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5955 
	#FMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5956 
	#FMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5957 
	#FMC_BCR1_CCLKEN
 ((
ušt32_t
)0x00100000è

	)

5960 
	#FMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5961 
	#FMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5963 
	#FMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5964 
	#FMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5965 
	#FMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5967 
	#FMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

5968 
	#FMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5969 
	#FMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5971 
	#FMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5972 
	#FMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5973 
	#FMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5974 
	#FMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5975 
	#FMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5976 
	#FMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

5977 
	#FMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

5978 
	#FMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

5979 
	#FMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

5980 
	#FMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

5983 
	#FMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

5984 
	#FMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

5986 
	#FMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

5987 
	#FMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

5988 
	#FMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

5990 
	#FMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

5991 
	#FMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

5992 
	#FMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

5994 
	#FMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

5995 
	#FMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

5996 
	#FMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

5997 
	#FMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

5998 
	#FMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

5999 
	#FMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

6000 
	#FMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

6001 
	#FMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

6002 
	#FMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

6003 
	#FMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

6006 
	#FMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

6007 
	#FMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

6009 
	#FMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

6010 
	#FMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

6011 
	#FMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

6013 
	#FMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

6014 
	#FMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6015 
	#FMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6017 
	#FMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

6018 
	#FMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

6019 
	#FMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

6020 
	#FMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

6021 
	#FMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

6022 
	#FMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

6023 
	#FMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

6024 
	#FMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

6025 
	#FMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

6026 
	#FMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

6029 
	#FMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6030 
	#FMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6031 
	#FMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6032 
	#FMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6033 
	#FMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6035 
	#FMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6036 
	#FMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6037 
	#FMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6038 
	#FMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6039 
	#FMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6041 
	#FMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6042 
	#FMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6043 
	#FMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6044 
	#FMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6045 
	#FMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6046 
	#FMC_BTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6047 
	#FMC_BTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6048 
	#FMC_BTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6049 
	#FMC_BTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6051 
	#FMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6052 
	#FMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6053 
	#FMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6054 
	#FMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6055 
	#FMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6057 
	#FMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6058 
	#FMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6059 
	#FMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6060 
	#FMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6061 
	#FMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6063 
	#FMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6064 
	#FMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6065 
	#FMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6066 
	#FMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6067 
	#FMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6069 
	#FMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6070 
	#FMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6071 
	#FMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6074 
	#FMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6075 
	#FMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6076 
	#FMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6077 
	#FMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6078 
	#FMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6080 
	#FMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6081 
	#FMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6082 
	#FMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6083 
	#FMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6084 
	#FMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6086 
	#FMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6087 
	#FMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6088 
	#FMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6089 
	#FMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6090 
	#FMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6091 
	#FMC_BTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6092 
	#FMC_BTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6093 
	#FMC_BTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6094 
	#FMC_BTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6096 
	#FMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6097 
	#FMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6098 
	#FMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6099 
	#FMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6100 
	#FMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6102 
	#FMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6103 
	#FMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6104 
	#FMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6105 
	#FMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6106 
	#FMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6108 
	#FMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6109 
	#FMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6110 
	#FMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6111 
	#FMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6112 
	#FMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6114 
	#FMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6115 
	#FMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6116 
	#FMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6119 
	#FMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6120 
	#FMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6121 
	#FMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6122 
	#FMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6123 
	#FMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6125 
	#FMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6126 
	#FMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6127 
	#FMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6128 
	#FMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6129 
	#FMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6131 
	#FMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6132 
	#FMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6133 
	#FMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6134 
	#FMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6135 
	#FMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6136 
	#FMC_BTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6137 
	#FMC_BTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6138 
	#FMC_BTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6139 
	#FMC_BTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6141 
	#FMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6142 
	#FMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6143 
	#FMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6144 
	#FMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6145 
	#FMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6147 
	#FMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6148 
	#FMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6149 
	#FMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6150 
	#FMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6151 
	#FMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6153 
	#FMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6154 
	#FMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6155 
	#FMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6156 
	#FMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6157 
	#FMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6159 
	#FMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6160 
	#FMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6161 
	#FMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6164 
	#FMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6165 
	#FMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6166 
	#FMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6167 
	#FMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6168 
	#FMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6170 
	#FMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6171 
	#FMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6172 
	#FMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6173 
	#FMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6174 
	#FMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6176 
	#FMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6177 
	#FMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6178 
	#FMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6179 
	#FMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6180 
	#FMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6181 
	#FMC_BTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6182 
	#FMC_BTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6183 
	#FMC_BTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6184 
	#FMC_BTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6186 
	#FMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6187 
	#FMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6188 
	#FMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6189 
	#FMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6190 
	#FMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6192 
	#FMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

6193 
	#FMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

6194 
	#FMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

6195 
	#FMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

6196 
	#FMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

6198 
	#FMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

6199 
	#FMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

6200 
	#FMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

6201 
	#FMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

6202 
	#FMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

6204 
	#FMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6205 
	#FMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6206 
	#FMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6209 
	#FMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6210 
	#FMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6211 
	#FMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6212 
	#FMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6213 
	#FMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6215 
	#FMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6216 
	#FMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6217 
	#FMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6218 
	#FMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6219 
	#FMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6221 
	#FMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6222 
	#FMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6223 
	#FMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6224 
	#FMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6225 
	#FMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6226 
	#FMC_BWTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6227 
	#FMC_BWTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6228 
	#FMC_BWTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6229 
	#FMC_BWTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6231 
	#FMC_BWTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6232 
	#FMC_BWTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6233 
	#FMC_BWTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6234 
	#FMC_BWTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6235 
	#FMC_BWTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6237 
	#FMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6238 
	#FMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6239 
	#FMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6242 
	#FMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6243 
	#FMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6244 
	#FMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6245 
	#FMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6246 
	#FMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6248 
	#FMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6249 
	#FMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6250 
	#FMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6251 
	#FMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6252 
	#FMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6254 
	#FMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6255 
	#FMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6256 
	#FMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6257 
	#FMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6258 
	#FMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6259 
	#FMC_BWTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6260 
	#FMC_BWTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6261 
	#FMC_BWTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6262 
	#FMC_BWTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6264 
	#FMC_BWTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6265 
	#FMC_BWTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6266 
	#FMC_BWTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6267 
	#FMC_BWTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6268 
	#FMC_BWTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6270 
	#FMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6271 
	#FMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6272 
	#FMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6275 
	#FMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6276 
	#FMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6277 
	#FMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6278 
	#FMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6279 
	#FMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6281 
	#FMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6282 
	#FMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6283 
	#FMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6284 
	#FMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6285 
	#FMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6287 
	#FMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6288 
	#FMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6289 
	#FMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6290 
	#FMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6291 
	#FMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6292 
	#FMC_BWTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6293 
	#FMC_BWTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6294 
	#FMC_BWTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6295 
	#FMC_BWTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6297 
	#FMC_BWTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6298 
	#FMC_BWTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6299 
	#FMC_BWTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6300 
	#FMC_BWTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6301 
	#FMC_BWTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6303 
	#FMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6304 
	#FMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6305 
	#FMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6308 
	#FMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

6309 
	#FMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

6310 
	#FMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

6311 
	#FMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

6312 
	#FMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

6314 
	#FMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

6315 
	#FMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

6316 
	#FMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

6317 
	#FMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

6318 
	#FMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

6320 
	#FMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

6321 
	#FMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

6322 
	#FMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

6323 
	#FMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

6324 
	#FMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

6325 
	#FMC_BWTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

6326 
	#FMC_BWTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

6327 
	#FMC_BWTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

6328 
	#FMC_BWTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

6330 
	#FMC_BWTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

6331 
	#FMC_BWTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

6332 
	#FMC_BWTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

6333 
	#FMC_BWTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

6334 
	#FMC_BWTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

6336 
	#FMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

6337 
	#FMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

6338 
	#FMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

6341 
	#FMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6342 
	#FMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6343 
	#FMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

6345 
	#FMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

6346 
	#FMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6347 
	#FMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6349 
	#FMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6351 
	#FMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6352 
	#FMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6353 
	#FMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6354 
	#FMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6355 
	#FMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6357 
	#FMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

6358 
	#FMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6359 
	#FMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6360 
	#FMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6361 
	#FMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6363 
	#FMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6364 
	#FMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6365 
	#FMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6366 
	#FMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6369 
	#FMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6370 
	#FMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6371 
	#FMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

6373 
	#FMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

6374 
	#FMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6375 
	#FMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6377 
	#FMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6379 
	#FMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6380 
	#FMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6381 
	#FMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6382 
	#FMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6383 
	#FMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6385 
	#FMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

6386 
	#FMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6387 
	#FMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6388 
	#FMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6389 
	#FMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6391 
	#FMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6392 
	#FMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6393 
	#FMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6394 
	#FMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6397 
	#FMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

6398 
	#FMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

6399 
	#FMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

6401 
	#FMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

6402 
	#FMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

6403 
	#FMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

6405 
	#FMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

6407 
	#FMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

6408 
	#FMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

6409 
	#FMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

6410 
	#FMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

6411 
	#FMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

6413 
	#FMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

6414 
	#FMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

6415 
	#FMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

6416 
	#FMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

6417 
	#FMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

6419 
	#FMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

6420 
	#FMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

6421 
	#FMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

6422 
	#FMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

6425 
	#FMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

6426 
	#FMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

6427 
	#FMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

6428 
	#FMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

6429 
	#FMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

6430 
	#FMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

6431 
	#FMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

6434 
	#FMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

6435 
	#FMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

6436 
	#FMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

6437 
	#FMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

6438 
	#FMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

6439 
	#FMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

6440 
	#FMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

6443 
	#FMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

6444 
	#FMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

6445 
	#FMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

6446 
	#FMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

6447 
	#FMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

6448 
	#FMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

6449 
	#FMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

6452 
	#FMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

6453 
	#FMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

6454 
	#FMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

6455 
	#FMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

6456 
	#FMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

6457 
	#FMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

6458 
	#FMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

6459 
	#FMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

6460 
	#FMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

6462 
	#FMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

6463 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

6464 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

6465 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

6466 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

6467 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

6468 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

6469 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

6470 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

6472 
	#FMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

6473 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

6474 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

6475 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

6476 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

6477 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

6478 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

6479 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

6480 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

6482 
	#FMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

6483 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

6484 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

6485 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

6486 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

6487 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

6488 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

6489 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

6490 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

6493 
	#FMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

6494 
	#FMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

6495 
	#FMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

6496 
	#FMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

6497 
	#FMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

6498 
	#FMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

6499 
	#FMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

6500 
	#FMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

6501 
	#FMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

6503 
	#FMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

6504 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

6505 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

6506 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

6507 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

6508 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

6509 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

6510 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

6511 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

6513 
	#FMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

6514 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

6515 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

6516 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

6517 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

6518 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

6519 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

6520 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

6521 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

6523 
	#FMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

6524 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

6525 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

6526 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

6527 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

6528 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

6529 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

6530 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

6531 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

6534 
	#FMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

6535 
	#FMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

6536 
	#FMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

6537 
	#FMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

6538 
	#FMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

6539 
	#FMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

6540 
	#FMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

6541 
	#FMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

6542 
	#FMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

6544 
	#FMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6545 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6546 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6547 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6548 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6549 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6550 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6551 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6552 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6554 
	#FMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6555 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6556 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6557 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6558 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6559 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6560 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6561 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6562 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6564 
	#FMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6565 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6566 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6567 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6568 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6569 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6570 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6571 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6572 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6575 
	#FMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

6576 
	#FMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

6577 
	#FMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

6578 
	#FMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

6579 
	#FMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

6580 
	#FMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

6581 
	#FMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

6582 
	#FMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

6583 
	#FMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

6585 
	#FMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

6586 
	#FMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

6587 
	#FMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

6588 
	#FMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

6589 
	#FMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

6590 
	#FMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

6591 
	#FMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

6592 
	#FMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

6593 
	#FMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

6595 
	#FMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

6596 
	#FMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

6597 
	#FMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

6598 
	#FMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

6599 
	#FMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

6600 
	#FMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

6601 
	#FMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

6602 
	#FMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

6603 
	#FMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

6605 
	#FMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

6606 
	#FMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

6607 
	#FMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

6608 
	#FMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

6609 
	#FMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

6610 
	#FMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

6611 
	#FMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

6612 
	#FMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

6613 
	#FMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

6616 
	#FMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

6617 
	#FMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

6618 
	#FMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

6619 
	#FMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

6620 
	#FMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

6621 
	#FMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

6622 
	#FMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

6623 
	#FMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

6624 
	#FMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

6626 
	#FMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

6627 
	#FMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

6628 
	#FMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

6629 
	#FMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

6630 
	#FMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

6631 
	#FMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

6632 
	#FMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

6633 
	#FMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

6634 
	#FMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

6636 
	#FMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

6637 
	#FMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

6638 
	#FMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

6639 
	#FMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

6640 
	#FMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

6641 
	#FMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

6642 
	#FMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

6643 
	#FMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

6644 
	#FMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

6646 
	#FMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

6647 
	#FMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

6648 
	#FMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

6649 
	#FMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

6650 
	#FMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

6651 
	#FMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

6652 
	#FMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

6653 
	#FMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

6654 
	#FMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

6657 
	#FMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

6658 
	#FMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

6659 
	#FMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

6660 
	#FMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

6661 
	#FMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

6662 
	#FMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

6663 
	#FMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

6664 
	#FMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

6665 
	#FMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

6667 
	#FMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6668 
	#FMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6669 
	#FMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6670 
	#FMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6671 
	#FMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6672 
	#FMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6673 
	#FMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6674 
	#FMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6675 
	#FMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6677 
	#FMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6678 
	#FMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6679 
	#FMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6680 
	#FMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6681 
	#FMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6682 
	#FMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6683 
	#FMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6684 
	#FMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6685 
	#FMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6687 
	#FMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6688 
	#FMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6689 
	#FMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6690 
	#FMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6691 
	#FMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6692 
	#FMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6693 
	#FMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6694 
	#FMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6695 
	#FMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6698 
	#FMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

6699 
	#FMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

6700 
	#FMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

6701 
	#FMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

6702 
	#FMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

6703 
	#FMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

6704 
	#FMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

6705 
	#FMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

6706 
	#FMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

6708 
	#FMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

6709 
	#FMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

6710 
	#FMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

6711 
	#FMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

6712 
	#FMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

6713 
	#FMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

6714 
	#FMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

6715 
	#FMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

6716 
	#FMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

6718 
	#FMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

6719 
	#FMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

6720 
	#FMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

6721 
	#FMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

6722 
	#FMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

6723 
	#FMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

6724 
	#FMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

6725 
	#FMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

6726 
	#FMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

6728 
	#FMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

6729 
	#FMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

6730 
	#FMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

6731 
	#FMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

6732 
	#FMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

6733 
	#FMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

6734 
	#FMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

6735 
	#FMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

6736 
	#FMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

6739 
	#FMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

6742 
	#FMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

6745 
	#FMC_SDCR1_NC
 ((
ušt32_t
)0x00000003è

	)

6746 
	#FMC_SDCR1_NC_0
 ((
ušt32_t
)0x00000001è

	)

6747 
	#FMC_SDCR1_NC_1
 ((
ušt32_t
)0x00000002è

	)

6749 
	#FMC_SDCR1_NR
 ((
ušt32_t
)0x0000000Cè

	)

6750 
	#FMC_SDCR1_NR_0
 ((
ušt32_t
)0x00000004è

	)

6751 
	#FMC_SDCR1_NR_1
 ((
ušt32_t
)0x00000008è

	)

6753 
	#FMC_SDCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

6754 
	#FMC_SDCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6755 
	#FMC_SDCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6757 
	#FMC_SDCR1_NB
 ((
ušt32_t
)0x00000040è

	)

6759 
	#FMC_SDCR1_CAS
 ((
ušt32_t
)0x00000180è

	)

6760 
	#FMC_SDCR1_CAS_0
 ((
ušt32_t
)0x00000080è

	)

6761 
	#FMC_SDCR1_CAS_1
 ((
ušt32_t
)0x00000100è

	)

6763 
	#FMC_SDCR1_WP
 ((
ušt32_t
)0x00000200è

	)

6765 
	#FMC_SDCR1_SDCLK
 ((
ušt32_t
)0x00000C00è

	)

6766 
	#FMC_SDCR1_SDCLK_0
 ((
ušt32_t
)0x00000400è

	)

6767 
	#FMC_SDCR1_SDCLK_1
 ((
ušt32_t
)0x00000800è

	)

6769 
	#FMC_SDCR1_RBURST
 ((
ušt32_t
)0x00001000è

	)

6771 
	#FMC_SDCR1_RPIPE
 ((
ušt32_t
)0x00006000è

	)

6772 
	#FMC_SDCR1_RPIPE_0
 ((
ušt32_t
)0x00002000è

	)

6773 
	#FMC_SDCR1_RPIPE_1
 ((
ušt32_t
)0x00004000è

	)

6776 
	#FMC_SDCR2_NC
 ((
ušt32_t
)0x00000003è

	)

6777 
	#FMC_SDCR2_NC_0
 ((
ušt32_t
)0x00000001è

	)

6778 
	#FMC_SDCR2_NC_1
 ((
ušt32_t
)0x00000002è

	)

6780 
	#FMC_SDCR2_NR
 ((
ušt32_t
)0x0000000Cè

	)

6781 
	#FMC_SDCR2_NR_0
 ((
ušt32_t
)0x00000004è

	)

6782 
	#FMC_SDCR2_NR_1
 ((
ušt32_t
)0x00000008è

	)

6784 
	#FMC_SDCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

6785 
	#FMC_SDCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

6786 
	#FMC_SDCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

6788 
	#FMC_SDCR2_NB
 ((
ušt32_t
)0x00000040è

	)

6790 
	#FMC_SDCR2_CAS
 ((
ušt32_t
)0x00000180è

	)

6791 
	#FMC_SDCR2_CAS_0
 ((
ušt32_t
)0x00000080è

	)

6792 
	#FMC_SDCR2_CAS_1
 ((
ušt32_t
)0x00000100è

	)

6794 
	#FMC_SDCR2_WP
 ((
ušt32_t
)0x00000200è

	)

6796 
	#FMC_SDCR2_SDCLK
 ((
ušt32_t
)0x00000C00è

	)

6797 
	#FMC_SDCR2_SDCLK_0
 ((
ušt32_t
)0x00000400è

	)

6798 
	#FMC_SDCR2_SDCLK_1
 ((
ušt32_t
)0x00000800è

	)

6800 
	#FMC_SDCR2_RBURST
 ((
ušt32_t
)0x00001000è

	)

6802 
	#FMC_SDCR2_RPIPE
 ((
ušt32_t
)0x00006000è

	)

6803 
	#FMC_SDCR2_RPIPE_0
 ((
ušt32_t
)0x00002000è

	)

6804 
	#FMC_SDCR2_RPIPE_1
 ((
ušt32_t
)0x00004000è

	)

6807 
	#FMC_SDTR1_TMRD
 ((
ušt32_t
)0x0000000Fè

	)

6808 
	#FMC_SDTR1_TMRD_0
 ((
ušt32_t
)0x00000001è

	)

6809 
	#FMC_SDTR1_TMRD_1
 ((
ušt32_t
)0x00000002è

	)

6810 
	#FMC_SDTR1_TMRD_2
 ((
ušt32_t
)0x00000004è

	)

6811 
	#FMC_SDTR1_TMRD_3
 ((
ušt32_t
)0x00000008è

	)

6813 
	#FMC_SDTR1_TXSR
 ((
ušt32_t
)0x000000F0è

	)

6814 
	#FMC_SDTR1_TXSR_0
 ((
ušt32_t
)0x00000010è

	)

6815 
	#FMC_SDTR1_TXSR_1
 ((
ušt32_t
)0x00000020è

	)

6816 
	#FMC_SDTR1_TXSR_2
 ((
ušt32_t
)0x00000040è

	)

6817 
	#FMC_SDTR1_TXSR_3
 ((
ušt32_t
)0x00000080è

	)

6819 
	#FMC_SDTR1_TRAS
 ((
ušt32_t
)0x00000F00è

	)

6820 
	#FMC_SDTR1_TRAS_0
 ((
ušt32_t
)0x00000100è

	)

6821 
	#FMC_SDTR1_TRAS_1
 ((
ušt32_t
)0x00000200è

	)

6822 
	#FMC_SDTR1_TRAS_2
 ((
ušt32_t
)0x00000400è

	)

6823 
	#FMC_SDTR1_TRAS_3
 ((
ušt32_t
)0x00000800è

	)

6825 
	#FMC_SDTR1_TRC
 ((
ušt32_t
)0x0000F000è

	)

6826 
	#FMC_SDTR1_TRC_0
 ((
ušt32_t
)0x00001000è

	)

6827 
	#FMC_SDTR1_TRC_1
 ((
ušt32_t
)0x00002000è

	)

6828 
	#FMC_SDTR1_TRC_2
 ((
ušt32_t
)0x00004000è

	)

6830 
	#FMC_SDTR1_TWR
 ((
ušt32_t
)0x000F0000è

	)

6831 
	#FMC_SDTR1_TWR_0
 ((
ušt32_t
)0x00010000è

	)

6832 
	#FMC_SDTR1_TWR_1
 ((
ušt32_t
)0x00020000è

	)

6833 
	#FMC_SDTR1_TWR_2
 ((
ušt32_t
)0x00040000è

	)

6835 
	#FMC_SDTR1_TRP
 ((
ušt32_t
)0x00F00000è

	)

6836 
	#FMC_SDTR1_TRP_0
 ((
ušt32_t
)0x00100000è

	)

6837 
	#FMC_SDTR1_TRP_1
 ((
ušt32_t
)0x00200000è

	)

6838 
	#FMC_SDTR1_TRP_2
 ((
ušt32_t
)0x00400000è

	)

6840 
	#FMC_SDTR1_TRCD
 ((
ušt32_t
)0x0F000000è

	)

6841 
	#FMC_SDTR1_TRCD_0
 ((
ušt32_t
)0x01000000è

	)

6842 
	#FMC_SDTR1_TRCD_1
 ((
ušt32_t
)0x02000000è

	)

6843 
	#FMC_SDTR1_TRCD_2
 ((
ušt32_t
)0x04000000è

	)

6846 
	#FMC_SDTR2_TMRD
 ((
ušt32_t
)0x0000000Fè

	)

6847 
	#FMC_SDTR2_TMRD_0
 ((
ušt32_t
)0x00000001è

	)

6848 
	#FMC_SDTR2_TMRD_1
 ((
ušt32_t
)0x00000002è

	)

6849 
	#FMC_SDTR2_TMRD_2
 ((
ušt32_t
)0x00000004è

	)

6850 
	#FMC_SDTR2_TMRD_3
 ((
ušt32_t
)0x00000008è

	)

6852 
	#FMC_SDTR2_TXSR
 ((
ušt32_t
)0x000000F0è

	)

6853 
	#FMC_SDTR2_TXSR_0
 ((
ušt32_t
)0x00000010è

	)

6854 
	#FMC_SDTR2_TXSR_1
 ((
ušt32_t
)0x00000020è

	)

6855 
	#FMC_SDTR2_TXSR_2
 ((
ušt32_t
)0x00000040è

	)

6856 
	#FMC_SDTR2_TXSR_3
 ((
ušt32_t
)0x00000080è

	)

6858 
	#FMC_SDTR2_TRAS
 ((
ušt32_t
)0x00000F00è

	)

6859 
	#FMC_SDTR2_TRAS_0
 ((
ušt32_t
)0x00000100è

	)

6860 
	#FMC_SDTR2_TRAS_1
 ((
ušt32_t
)0x00000200è

	)

6861 
	#FMC_SDTR2_TRAS_2
 ((
ušt32_t
)0x00000400è

	)

6862 
	#FMC_SDTR2_TRAS_3
 ((
ušt32_t
)0x00000800è

	)

6864 
	#FMC_SDTR2_TRC
 ((
ušt32_t
)0x0000F000è

	)

6865 
	#FMC_SDTR2_TRC_0
 ((
ušt32_t
)0x00001000è

	)

6866 
	#FMC_SDTR2_TRC_1
 ((
ušt32_t
)0x00002000è

	)

6867 
	#FMC_SDTR2_TRC_2
 ((
ušt32_t
)0x00004000è

	)

6869 
	#FMC_SDTR2_TWR
 ((
ušt32_t
)0x000F0000è

	)

6870 
	#FMC_SDTR2_TWR_0
 ((
ušt32_t
)0x00010000è

	)

6871 
	#FMC_SDTR2_TWR_1
 ((
ušt32_t
)0x00020000è

	)

6872 
	#FMC_SDTR2_TWR_2
 ((
ušt32_t
)0x00040000è

	)

6874 
	#FMC_SDTR2_TRP
 ((
ušt32_t
)0x00F00000è

	)

6875 
	#FMC_SDTR2_TRP_0
 ((
ušt32_t
)0x00100000è

	)

6876 
	#FMC_SDTR2_TRP_1
 ((
ušt32_t
)0x00200000è

	)

6877 
	#FMC_SDTR2_TRP_2
 ((
ušt32_t
)0x00400000è

	)

6879 
	#FMC_SDTR2_TRCD
 ((
ušt32_t
)0x0F000000è

	)

6880 
	#FMC_SDTR2_TRCD_0
 ((
ušt32_t
)0x01000000è

	)

6881 
	#FMC_SDTR2_TRCD_1
 ((
ušt32_t
)0x02000000è

	)

6882 
	#FMC_SDTR2_TRCD_2
 ((
ušt32_t
)0x04000000è

	)

6885 
	#FMC_SDCMR_MODE
 ((
ušt32_t
)0x00000007è

	)

6886 
	#FMC_SDCMR_MODE_0
 ((
ušt32_t
)0x00000001è

	)

6887 
	#FMC_SDCMR_MODE_1
 ((
ušt32_t
)0x00000002è

	)

6888 
	#FMC_SDCMR_MODE_2
 ((
ušt32_t
)0x00000003è

	)

6890 
	#FMC_SDCMR_CTB2
 ((
ušt32_t
)0x00000008è

	)

6892 
	#FMC_SDCMR_CTB1
 ((
ušt32_t
)0x00000010è

	)

6894 
	#FMC_SDCMR_NRFS
 ((
ušt32_t
)0x000001E0è

	)

6895 
	#FMC_SDCMR_NRFS_0
 ((
ušt32_t
)0x00000020è

	)

6896 
	#FMC_SDCMR_NRFS_1
 ((
ušt32_t
)0x00000040è

	)

6897 
	#FMC_SDCMR_NRFS_2
 ((
ušt32_t
)0x00000080è

	)

6898 
	#FMC_SDCMR_NRFS_3
 ((
ušt32_t
)0x00000100è

	)

6900 
	#FMC_SDCMR_MRD
 ((
ušt32_t
)0x003FFE00è

	)

6903 
	#FMC_SDRTR_CRE
 ((
ušt32_t
)0x00000001è

	)

6905 
	#FMC_SDRTR_COUNT
 ((
ušt32_t
)0x00003FFEè

	)

6907 
	#FMC_SDRTR_REIE
 ((
ušt32_t
)0x00004000è

	)

6910 
	#FMC_SDSR_RE
 ((
ušt32_t
)0x00000001è

	)

6912 
	#FMC_SDSR_MODES1
 ((
ušt32_t
)0x00000006è

	)

6913 
	#FMC_SDSR_MODES1_0
 ((
ušt32_t
)0x00000002è

	)

6914 
	#FMC_SDSR_MODES1_1
 ((
ušt32_t
)0x00000004è

	)

6916 
	#FMC_SDSR_MODES2
 ((
ušt32_t
)0x00000018è

	)

6917 
	#FMC_SDSR_MODES2_0
 ((
ušt32_t
)0x00000008è

	)

6918 
	#FMC_SDSR_MODES2_1
 ((
ušt32_t
)0x00000010è

	)

6920 
	#FMC_SDSR_BUSY
 ((
ušt32_t
)0x00000020è

	)

6930 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

6931 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

6932 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

6934 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

6935 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

6936 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

6938 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

6939 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

6940 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

6942 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

6943 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

6944 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

6946 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

6947 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

6948 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

6950 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

6951 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

6952 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

6954 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

6955 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

6956 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

6958 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

6959 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

6960 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

6962 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

6963 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

6964 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

6966 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

6967 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

6968 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

6970 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

6971 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

6972 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

6974 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

6975 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

6976 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

6978 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

6979 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

6980 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

6982 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

6983 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

6984 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

6986 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

6987 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

6988 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

6990 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

6991 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

6992 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

6995 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

6996 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

6997 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

6998 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

6999 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

7000 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

7001 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

7002 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

7003 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

7004 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

7005 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

7006 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

7007 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

7008 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

7009 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

7010 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

7015 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

7019 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

7023 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

7027 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

7031 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

7035 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

7039 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

7043 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

7047 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

7051 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

7055 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

7059 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

7063 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

7067 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

7069 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

7070 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

7071 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

7073 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

7074 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

7075 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

7078 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

7079 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

7080 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

7082 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

7083 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

7084 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

7086 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

7087 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

7088 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

7090 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

7091 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

7092 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

7094 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

7095 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

7096 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

7098 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

7099 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

7100 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

7102 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

7103 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

7104 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

7106 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

7107 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

7108 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

7110 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

7111 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

7112 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

7114 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

7115 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

7116 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

7118 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

7119 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

7120 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

7122 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

7123 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

7124 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

7126 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

7127 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

7128 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

7130 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

7131 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

7132 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

7134 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

7135 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

7136 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

7138 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

7139 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

7140 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

7143 
	#GPIO_IDR_IDR_0
 ((
ušt32_t
)0x00000001)

	)

7144 
	#GPIO_IDR_IDR_1
 ((
ušt32_t
)0x00000002)

	)

7145 
	#GPIO_IDR_IDR_2
 ((
ušt32_t
)0x00000004)

	)

7146 
	#GPIO_IDR_IDR_3
 ((
ušt32_t
)0x00000008)

	)

7147 
	#GPIO_IDR_IDR_4
 ((
ušt32_t
)0x00000010)

	)

7148 
	#GPIO_IDR_IDR_5
 ((
ušt32_t
)0x00000020)

	)

7149 
	#GPIO_IDR_IDR_6
 ((
ušt32_t
)0x00000040)

	)

7150 
	#GPIO_IDR_IDR_7
 ((
ušt32_t
)0x00000080)

	)

7151 
	#GPIO_IDR_IDR_8
 ((
ušt32_t
)0x00000100)

	)

7152 
	#GPIO_IDR_IDR_9
 ((
ušt32_t
)0x00000200)

	)

7153 
	#GPIO_IDR_IDR_10
 ((
ušt32_t
)0x00000400)

	)

7154 
	#GPIO_IDR_IDR_11
 ((
ušt32_t
)0x00000800)

	)

7155 
	#GPIO_IDR_IDR_12
 ((
ušt32_t
)0x00001000)

	)

7156 
	#GPIO_IDR_IDR_13
 ((
ušt32_t
)0x00002000)

	)

7157 
	#GPIO_IDR_IDR_14
 ((
ušt32_t
)0x00004000)

	)

7158 
	#GPIO_IDR_IDR_15
 ((
ušt32_t
)0x00008000)

	)

7160 
	#GPIO_IDR_IDR0
 
GPIO_IDR_IDR_0


	)

7161 
	#GPIO_IDR_IDR1
 
GPIO_IDR_IDR_1


	)

7162 
	#GPIO_IDR_IDR2
 
GPIO_IDR_IDR_2


	)

7163 
	#GPIO_IDR_IDR3
 
GPIO_IDR_IDR_3


	)

7164 
	#GPIO_IDR_IDR4
 
GPIO_IDR_IDR_4


	)

7165 
	#GPIO_IDR_IDR5
 
GPIO_IDR_IDR_5


	)

7166 
	#GPIO_IDR_IDR6
 
GPIO_IDR_IDR_6


	)

7167 
	#GPIO_IDR_IDR7
 
GPIO_IDR_IDR_7


	)

7168 
	#GPIO_IDR_IDR8
 
GPIO_IDR_IDR_8


	)

7169 
	#GPIO_IDR_IDR9
 
GPIO_IDR_IDR_9


	)

7170 
	#GPIO_IDR_IDR10
 
GPIO_IDR_IDR_10


	)

7171 
	#GPIO_IDR_IDR11
 
GPIO_IDR_IDR_11


	)

7172 
	#GPIO_IDR_IDR12
 
GPIO_IDR_IDR_12


	)

7173 
	#GPIO_IDR_IDR13
 
GPIO_IDR_IDR_13


	)

7174 
	#GPIO_IDR_IDR14
 
GPIO_IDR_IDR_14


	)

7175 
	#GPIO_IDR_IDR15
 
GPIO_IDR_IDR_15


	)

7178 
	#GPIO_ODR_ODR0
 ((
ušt32_t
)0x00000001)

	)

7179 
	#GPIO_ODR_ODR1
 ((
ušt32_t
)0x00000002)

	)

7180 
	#GPIO_ODR_ODR2
 ((
ušt32_t
)0x00000004)

	)

7181 
	#GPIO_ODR_ODR3
 ((
ušt32_t
)0x00000008)

	)

7182 
	#GPIO_ODR_ODR4
 ((
ušt32_t
)0x00000010)

	)

7183 
	#GPIO_ODR_ODR5
 ((
ušt32_t
)0x00000020)

	)

7184 
	#GPIO_ODR_ODR6
 ((
ušt32_t
)0x00000040)

	)

7185 
	#GPIO_ODR_ODR7
 ((
ušt32_t
)0x00000080)

	)

7186 
	#GPIO_ODR_ODR8
 ((
ušt32_t
)0x00000100)

	)

7187 
	#GPIO_ODR_ODR9
 ((
ušt32_t
)0x00000200)

	)

7188 
	#GPIO_ODR_ODR10
 ((
ušt32_t
)0x00000400)

	)

7189 
	#GPIO_ODR_ODR11
 ((
ušt32_t
)0x00000800)

	)

7190 
	#GPIO_ODR_ODR12
 ((
ušt32_t
)0x00001000)

	)

7191 
	#GPIO_ODR_ODR13
 ((
ušt32_t
)0x00002000)

	)

7192 
	#GPIO_ODR_ODR14
 ((
ušt32_t
)0x00004000)

	)

7193 
	#GPIO_ODR_ODR15
 ((
ušt32_t
)0x00008000)

	)

7195 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7196 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7197 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7198 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7199 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7200 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7201 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7202 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7203 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7204 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7205 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7206 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7207 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7208 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7209 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7210 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7213 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001)

	)

7214 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002)

	)

7215 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004)

	)

7216 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008)

	)

7217 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010)

	)

7218 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020)

	)

7219 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040)

	)

7220 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080)

	)

7221 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100)

	)

7222 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200)

	)

7223 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400)

	)

7224 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800)

	)

7225 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000)

	)

7226 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000)

	)

7227 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000)

	)

7228 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000)

	)

7229 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000)

	)

7230 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000)

	)

7231 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000)

	)

7232 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000)

	)

7233 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000)

	)

7234 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000)

	)

7235 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000)

	)

7236 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000)

	)

7237 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000)

	)

7238 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000)

	)

7239 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000)

	)

7240 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000)

	)

7241 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000)

	)

7242 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000)

	)

7243 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000)

	)

7244 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000)

	)

7252 
	#HASH_CR_INIT
 ((
ušt32_t
)0x00000004)

	)

7253 
	#HASH_CR_DMAE
 ((
ušt32_t
)0x00000008)

	)

7254 
	#HASH_CR_DATATYPE
 ((
ušt32_t
)0x00000030)

	)

7255 
	#HASH_CR_DATATYPE_0
 ((
ušt32_t
)0x00000010)

	)

7256 
	#HASH_CR_DATATYPE_1
 ((
ušt32_t
)0x00000020)

	)

7257 
	#HASH_CR_MODE
 ((
ušt32_t
)0x00000040)

	)

7258 
	#HASH_CR_ALGO
 ((
ušt32_t
)0x00040080)

	)

7259 
	#HASH_CR_ALGO_0
 ((
ušt32_t
)0x00000080)

	)

7260 
	#HASH_CR_ALGO_1
 ((
ušt32_t
)0x00040000)

	)

7261 
	#HASH_CR_NBW
 ((
ušt32_t
)0x00000F00)

	)

7262 
	#HASH_CR_NBW_0
 ((
ušt32_t
)0x00000100)

	)

7263 
	#HASH_CR_NBW_1
 ((
ušt32_t
)0x00000200)

	)

7264 
	#HASH_CR_NBW_2
 ((
ušt32_t
)0x00000400)

	)

7265 
	#HASH_CR_NBW_3
 ((
ušt32_t
)0x00000800)

	)

7266 
	#HASH_CR_DINNE
 ((
ušt32_t
)0x00001000)

	)

7267 
	#HASH_CR_MDMAT
 ((
ušt32_t
)0x00002000)

	)

7268 
	#HASH_CR_LKEY
 ((
ušt32_t
)0x00010000)

	)

7271 
	#HASH_STR_NBW
 ((
ušt32_t
)0x0000001F)

	)

7272 
	#HASH_STR_NBW_0
 ((
ušt32_t
)0x00000001)

	)

7273 
	#HASH_STR_NBW_1
 ((
ušt32_t
)0x00000002)

	)

7274 
	#HASH_STR_NBW_2
 ((
ušt32_t
)0x00000004)

	)

7275 
	#HASH_STR_NBW_3
 ((
ušt32_t
)0x00000008)

	)

7276 
	#HASH_STR_NBW_4
 ((
ušt32_t
)0x00000010)

	)

7277 
	#HASH_STR_DCAL
 ((
ušt32_t
)0x00000100)

	)

7280 
	#HASH_IMR_DINIM
 ((
ušt32_t
)0x00000001)

	)

7281 
	#HASH_IMR_DCIM
 ((
ušt32_t
)0x00000002)

	)

7284 
	#HASH_SR_DINIS
 ((
ušt32_t
)0x00000001)

	)

7285 
	#HASH_SR_DCIS
 ((
ušt32_t
)0x00000002)

	)

7286 
	#HASH_SR_DMAS
 ((
ušt32_t
)0x00000004)

	)

7287 
	#HASH_SR_BUSY
 ((
ušt32_t
)0x00000008)

	)

7295 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7296 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7297 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7298 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7299 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7300 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7301 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7302 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7303 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7304 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7305 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7306 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7307 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7308 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7311 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7312 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7313 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7314 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7315 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7316 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7317 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7319 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7320 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7321 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7322 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7323 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7326 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7327 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7329 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7330 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7331 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7332 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7333 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7334 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7335 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7336 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7337 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7338 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7340 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7343 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7344 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7347 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7350 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7351 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7352 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7353 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7354 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7355 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7356 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7357 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7358 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7359 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7360 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7361 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7362 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7363 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7366 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7367 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7368 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7369 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7370 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7371 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7372 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7373 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7376 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7377 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7378 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7381 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7384 
	#I2C_FLTR_DNF
 ((
ušt8_t
)0x0Fè

	)

7385 
	#I2C_FLTR_ANOFF
 ((
ušt8_t
)0x10è

	)

7387 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

7394 
	#FMPI2C_CR1_PE
 ((
ušt32_t
)0x00000001è

	)

7395 
	#FMPI2C_CR1_TXIE
 ((
ušt32_t
)0x00000002è

	)

7396 
	#FMPI2C_CR1_RXIE
 ((
ušt32_t
)0x00000004è

	)

7397 
	#FMPI2C_CR1_ADDRIE
 ((
ušt32_t
)0x00000008è

	)

7398 
	#FMPI2C_CR1_NACKIE
 ((
ušt32_t
)0x00000010è

	)

7399 
	#FMPI2C_CR1_STOPIE
 ((
ušt32_t
)0x00000020è

	)

7400 
	#FMPI2C_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

7401 
	#FMPI2C_CR1_ERRIE
 ((
ušt32_t
)0x00000080è

	)

7402 
	#FMPI2C_CR1_DFN
 ((
ušt32_t
)0x00000F00è

	)

7403 
	#FMPI2C_CR1_ANFOFF
 ((
ušt32_t
)0x00001000è

	)

7404 
	#FMPI2C_CR1_TXDMAEN
 ((
ušt32_t
)0x00004000è

	)

7405 
	#FMPI2C_CR1_RXDMAEN
 ((
ušt32_t
)0x00008000è

	)

7406 
	#FMPI2C_CR1_SBC
 ((
ušt32_t
)0x00010000è

	)

7407 
	#FMPI2C_CR1_NOSTRETCH
 ((
ušt32_t
)0x00020000è

	)

7408 
	#FMPI2C_CR1_GCEN
 ((
ušt32_t
)0x00080000è

	)

7409 
	#FMPI2C_CR1_SMBHEN
 ((
ušt32_t
)0x00100000è

	)

7410 
	#FMPI2C_CR1_SMBDEN
 ((
ušt32_t
)0x00200000è

	)

7411 
	#FMPI2C_CR1_ALERTEN
 ((
ušt32_t
)0x00400000è

	)

7412 
	#FMPI2C_CR1_PECEN
 ((
ušt32_t
)0x00800000è

	)

7415 
	#FMPI2C_CR2_SADD
 ((
ušt32_t
)0x000003FFè

	)

7416 
	#FMPI2C_CR2_RD_WRN
 ((
ušt32_t
)0x00000400è

	)

7417 
	#FMPI2C_CR2_ADD10
 ((
ušt32_t
)0x00000800è

	)

7418 
	#FMPI2C_CR2_HEAD10R
 ((
ušt32_t
)0x00001000è

	)

7419 
	#FMPI2C_CR2_START
 ((
ušt32_t
)0x00002000è

	)

7420 
	#FMPI2C_CR2_STOP
 ((
ušt32_t
)0x00004000è

	)

7421 
	#FMPI2C_CR2_NACK
 ((
ušt32_t
)0x00008000è

	)

7422 
	#FMPI2C_CR2_NBYTES
 ((
ušt32_t
)0x00FF0000è

	)

7423 
	#FMPI2C_CR2_RELOAD
 ((
ušt32_t
)0x01000000è

	)

7424 
	#FMPI2C_CR2_AUTOEND
 ((
ušt32_t
)0x02000000è

	)

7425 
	#FMPI2C_CR2_PECBYTE
 ((
ušt32_t
)0x04000000è

	)

7428 
	#FMPI2C_OAR1_OA1
 ((
ušt32_t
)0x000003FFè

	)

7429 
	#FMPI2C_OAR1_OA1MODE
 ((
ušt32_t
)0x00000400è

	)

7430 
	#FMPI2C_OAR1_OA1EN
 ((
ušt32_t
)0x00008000è

	)

7433 
	#FMPI2C_OAR2_OA2
 ((
ušt32_t
)0x000000FEè

	)

7434 
	#FMPI2C_OAR2_OA2MSK
 ((
ušt32_t
)0x00000700è

	)

7435 
	#FMPI2C_OAR2_OA2EN
 ((
ušt32_t
)0x00008000è

	)

7438 
	#FMPI2C_TIMINGR_SCLL
 ((
ušt32_t
)0x000000FFè

	)

7439 
	#FMPI2C_TIMINGR_SCLH
 ((
ušt32_t
)0x0000FF00è

	)

7440 
	#FMPI2C_TIMINGR_SDADEL
 ((
ušt32_t
)0x000F0000è

	)

7441 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ušt32_t
)0x00F00000è

	)

7442 
	#FMPI2C_TIMINGR_PRESC
 ((
ušt32_t
)0xF0000000è

	)

7445 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ušt32_t
)0x00000FFFè

	)

7446 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ušt32_t
)0x00001000è

	)

7447 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ušt32_t
)0x00008000è

	)

7448 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ušt32_t
)0x0FFF0000è

	)

7449 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ušt32_t
)0x80000000è

	)

7452 
	#FMPI2C_ISR_TXE
 ((
ušt32_t
)0x00000001è

	)

7453 
	#FMPI2C_ISR_TXIS
 ((
ušt32_t
)0x00000002è

	)

7454 
	#FMPI2C_ISR_RXNE
 ((
ušt32_t
)0x00000004è

	)

7455 
	#FMPI2C_ISR_ADDR
 ((
ušt32_t
)0x00000008è

	)

7456 
	#FMPI2C_ISR_NACKF
 ((
ušt32_t
)0x00000010è

	)

7457 
	#FMPI2C_ISR_STOPF
 ((
ušt32_t
)0x00000020è

	)

7458 
	#FMPI2C_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

7459 
	#FMPI2C_ISR_TCR
 ((
ušt32_t
)0x00000080è

	)

7460 
	#FMPI2C_ISR_BERR
 ((
ušt32_t
)0x00000100è

	)

7461 
	#FMPI2C_ISR_ARLO
 ((
ušt32_t
)0x00000200è

	)

7462 
	#FMPI2C_ISR_OVR
 ((
ušt32_t
)0x00000400è

	)

7463 
	#FMPI2C_ISR_PECERR
 ((
ušt32_t
)0x00000800è

	)

7464 
	#FMPI2C_ISR_TIMEOUT
 ((
ušt32_t
)0x00001000è

	)

7465 
	#FMPI2C_ISR_ALERT
 ((
ušt32_t
)0x00002000è

	)

7466 
	#FMPI2C_ISR_BUSY
 ((
ušt32_t
)0x00008000è

	)

7467 
	#FMPI2C_ISR_DIR
 ((
ušt32_t
)0x00010000è

	)

7468 
	#FMPI2C_ISR_ADDCODE
 ((
ušt32_t
)0x00FE0000è

	)

7471 
	#FMPI2C_ICR_ADDRCF
 ((
ušt32_t
)0x00000008è

	)

7472 
	#FMPI2C_ICR_NACKCF
 ((
ušt32_t
)0x00000010è

	)

7473 
	#FMPI2C_ICR_STOPCF
 ((
ušt32_t
)0x00000020è

	)

7474 
	#FMPI2C_ICR_BERRCF
 ((
ušt32_t
)0x00000100è

	)

7475 
	#FMPI2C_ICR_ARLOCF
 ((
ušt32_t
)0x00000200è

	)

7476 
	#FMPI2C_ICR_OVRCF
 ((
ušt32_t
)0x00000400è

	)

7477 
	#FMPI2C_ICR_PECCF
 ((
ušt32_t
)0x00000800è

	)

7478 
	#FMPI2C_ICR_TIMOUTCF
 ((
ušt32_t
)0x00001000è

	)

7479 
	#FMPI2C_ICR_ALERTCF
 ((
ušt32_t
)0x00002000è

	)

7482 
	#FMPI2C_PECR_PEC
 ((
ušt32_t
)0x000000FFè

	)

7485 
	#FMPI2C_RXDR_RXDATA
 ((
ušt32_t
)0x000000FFè

	)

7488 
	#FMPI2C_TXDR_TXDATA
 ((
ušt32_t
)0x000000FFè

	)

7496 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

7499 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

7500 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

7501 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

7502 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

7505 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

7508 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

7509 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

7519 
	#LTDC_SSCR_VSH
 ((
ušt32_t
)0x000007FFè

	)

7520 
	#LTDC_SSCR_HSW
 ((
ušt32_t
)0x0FFF0000è

	)

7524 
	#LTDC_BPCR_AVBP
 ((
ušt32_t
)0x000007FFè

	)

7525 
	#LTDC_BPCR_AHBP
 ((
ušt32_t
)0x0FFF0000è

	)

7529 
	#LTDC_AWCR_AAH
 ((
ušt32_t
)0x000007FFè

	)

7530 
	#LTDC_AWCR_AAW
 ((
ušt32_t
)0x0FFF0000è

	)

7534 
	#LTDC_TWCR_TOTALH
 ((
ušt32_t
)0x000007FFè

	)

7535 
	#LTDC_TWCR_TOTALW
 ((
ušt32_t
)0x0FFF0000è

	)

7539 
	#LTDC_GCR_LTDCEN
 ((
ušt32_t
)0x00000001è

	)

7540 
	#LTDC_GCR_DBW
 ((
ušt32_t
)0x00000070è

	)

7541 
	#LTDC_GCR_DGW
 ((
ušt32_t
)0x00000700è

	)

7542 
	#LTDC_GCR_DRW
 ((
ušt32_t
)0x00007000è

	)

7543 
	#LTDC_GCR_DEN
 ((
ušt32_t
)0x00010000è

	)

7544 
	#LTDC_GCR_PCPOL
 ((
ušt32_t
)0x10000000è

	)

7545 
	#LTDC_GCR_DEPOL
 ((
ušt32_t
)0x20000000è

	)

7546 
	#LTDC_GCR_VSPOL
 ((
ušt32_t
)0x40000000è

	)

7547 
	#LTDC_GCR_HSPOL
 ((
ušt32_t
)0x80000000è

	)

7550 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7554 
	#LTDC_SRCR_IMR
 ((
ušt32_t
)0x00000001è

	)

7555 
	#LTDC_SRCR_VBR
 ((
ušt32_t
)0x00000002è

	)

7559 
	#LTDC_BCCR_BCBLUE
 ((
ušt32_t
)0x000000FFè

	)

7560 
	#LTDC_BCCR_BCGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7561 
	#LTDC_BCCR_BCRED
 ((
ušt32_t
)0x00FF0000è

	)

7565 
	#LTDC_IER_LIE
 ((
ušt32_t
)0x00000001è

	)

7566 
	#LTDC_IER_FUIE
 ((
ušt32_t
)0x00000002è

	)

7567 
	#LTDC_IER_TERRIE
 ((
ušt32_t
)0x00000004è

	)

7568 
	#LTDC_IER_RRIE
 ((
ušt32_t
)0x00000008è

	)

7572 
	#LTDC_ISR_LIF
 ((
ušt32_t
)0x00000001è

	)

7573 
	#LTDC_ISR_FUIF
 ((
ušt32_t
)0x00000002è

	)

7574 
	#LTDC_ISR_TERRIF
 ((
ušt32_t
)0x00000004è

	)

7575 
	#LTDC_ISR_RRIF
 ((
ušt32_t
)0x00000008è

	)

7579 
	#LTDC_ICR_CLIF
 ((
ušt32_t
)0x00000001è

	)

7580 
	#LTDC_ICR_CFUIF
 ((
ušt32_t
)0x00000002è

	)

7581 
	#LTDC_ICR_CTERRIF
 ((
ušt32_t
)0x00000004è

	)

7582 
	#LTDC_ICR_CRRIF
 ((
ušt32_t
)0x00000008è

	)

7586 
	#LTDC_LIPCR_LIPOS
 ((
ušt32_t
)0x000007FFè

	)

7590 
	#LTDC_CPSR_CYPOS
 ((
ušt32_t
)0x0000FFFFè

	)

7591 
	#LTDC_CPSR_CXPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7595 
	#LTDC_CDSR_VDES
 ((
ušt32_t
)0x00000001è

	)

7596 
	#LTDC_CDSR_HDES
 ((
ušt32_t
)0x00000002è

	)

7597 
	#LTDC_CDSR_VSYNCS
 ((
ušt32_t
)0x00000004è

	)

7598 
	#LTDC_CDSR_HSYNCS
 ((
ušt32_t
)0x00000008è

	)

7602 
	#LTDC_LxCR_LEN
 ((
ušt32_t
)0x00000001è

	)

7603 
	#LTDC_LxCR_COLKEN
 ((
ušt32_t
)0x00000002è

	)

7604 
	#LTDC_LxCR_CLUTEN
 ((
ušt32_t
)0x00000010è

	)

7608 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ušt32_t
)0x00000FFFè

	)

7609 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7613 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ušt32_t
)0x00000FFFè

	)

7614 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ušt32_t
)0xFFFF0000è

	)

7618 
	#LTDC_LxCKCR_CKBLUE
 ((
ušt32_t
)0x000000FFè

	)

7619 
	#LTDC_LxCKCR_CKGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7620 
	#LTDC_LxCKCR_CKRED
 ((
ušt32_t
)0x00FF0000è

	)

7624 
	#LTDC_LxPFCR_PF
 ((
ušt32_t
)0x00000007è

	)

7628 
	#LTDC_LxCACR_CONSTA
 ((
ušt32_t
)0x000000FFè

	)

7632 
	#LTDC_LxDCCR_DCBLUE
 ((
ušt32_t
)0x000000FFè

	)

7633 
	#LTDC_LxDCCR_DCGREEN
 ((
ušt32_t
)0x0000FF00è

	)

7634 
	#LTDC_LxDCCR_DCRED
 ((
ušt32_t
)0x00FF0000è

	)

7635 
	#LTDC_LxDCCR_DCALPHA
 ((
ušt32_t
)0xFF000000è

	)

7639 
	#LTDC_LxBFCR_BF2
 ((
ušt32_t
)0x00000007è

	)

7640 
	#LTDC_LxBFCR_BF1
 ((
ušt32_t
)0x00000700è

	)

7644 
	#LTDC_LxCFBAR_CFBADD
 ((
ušt32_t
)0xFFFFFFFFè

	)

7648 
	#LTDC_LxCFBLR_CFBLL
 ((
ušt32_t
)0x00001FFFè

	)

7649 
	#LTDC_LxCFBLR_CFBP
 ((
ušt32_t
)0x1FFF0000è

	)

7653 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ušt32_t
)0x000007FFè

	)

7657 
	#LTDC_LxCLUTWR_BLUE
 ((
ušt32_t
)0x000000FFè

	)

7658 
	#LTDC_LxCLUTWR_GREEN
 ((
ušt32_t
)0x0000FF00è

	)

7659 
	#LTDC_LxCLUTWR_RED
 ((
ušt32_t
)0x00FF0000è

	)

7660 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ušt32_t
)0xFF000000è

	)

7662 #ià
defšed
(
STM32F469_479xx
)

7669 
	#DSI_VR
 ((
ušt32_t
)0x3133302Aè

	)

7672 
	#DSI_CR_EN
 ((
ušt32_t
)0x00000001è

	)

7675 
	#DSI_CCR_TXECKDIV
 ((
ušt32_t
)0x000000FFè

	)

7676 
	#DSI_CCR_TXECKDIV0
 ((
ušt32_t
)0x00000001)

	)

7677 
	#DSI_CCR_TXECKDIV1
 ((
ušt32_t
)0x00000002)

	)

7678 
	#DSI_CCR_TXECKDIV2
 ((
ušt32_t
)0x00000004)

	)

7679 
	#DSI_CCR_TXECKDIV3
 ((
ušt32_t
)0x00000008)

	)

7680 
	#DSI_CCR_TXECKDIV4
 ((
ušt32_t
)0x00000010)

	)

7681 
	#DSI_CCR_TXECKDIV5
 ((
ušt32_t
)0x00000020)

	)

7682 
	#DSI_CCR_TXECKDIV6
 ((
ušt32_t
)0x00000040)

	)

7683 
	#DSI_CCR_TXECKDIV7
 ((
ušt32_t
)0x00000080)

	)

7685 
	#DSI_CCR_TOCKDIV
 ((
ušt32_t
)0x0000FF00è

	)

7686 
	#DSI_CCR_TOCKDIV0
 ((
ušt32_t
)0x00000100)

	)

7687 
	#DSI_CCR_TOCKDIV1
 ((
ušt32_t
)0x00000200)

	)

7688 
	#DSI_CCR_TOCKDIV2
 ((
ušt32_t
)0x00000400)

	)

7689 
	#DSI_CCR_TOCKDIV3
 ((
ušt32_t
)0x00000800)

	)

7690 
	#DSI_CCR_TOCKDIV4
 ((
ušt32_t
)0x00001000)

	)

7691 
	#DSI_CCR_TOCKDIV5
 ((
ušt32_t
)0x00002000)

	)

7692 
	#DSI_CCR_TOCKDIV6
 ((
ušt32_t
)0x00004000)

	)

7693 
	#DSI_CCR_TOCKDIV7
 ((
ušt32_t
)0x00008000)

	)

7696 
	#DSI_LVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

7697 
	#DSI_LVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

7698 
	#DSI_LVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

7701 
	#DSI_LCOLCR_COLC
 ((
ušt32_t
)0x0000000Fè

	)

7702 
	#DSI_LCOLCR_COLC0
 ((
ušt32_t
)0x00000001)

	)

7703 
	#DSI_LCOLCR_COLC1
 ((
ušt32_t
)0x00000020)

	)

7704 
	#DSI_LCOLCR_COLC2
 ((
ušt32_t
)0x00000040)

	)

7705 
	#DSI_LCOLCR_COLC3
 ((
ušt32_t
)0x00000080)

	)

7707 
	#DSI_LCOLCR_LPE
 ((
ušt32_t
)0x00000100è

	)

7710 
	#DSI_LPCR_DEP
 ((
ušt32_t
)0x00000001è

	)

7711 
	#DSI_LPCR_VSP
 ((
ušt32_t
)0x00000002è

	)

7712 
	#DSI_LPCR_HSP
 ((
ušt32_t
)0x00000004è

	)

7715 
	#DSI_LPMCR_VLPSIZE
 ((
ušt32_t
)0x000000FFè

	)

7716 
	#DSI_LPMCR_VLPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7717 
	#DSI_LPMCR_VLPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7718 
	#DSI_LPMCR_VLPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7719 
	#DSI_LPMCR_VLPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7720 
	#DSI_LPMCR_VLPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7721 
	#DSI_LPMCR_VLPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7722 
	#DSI_LPMCR_VLPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7723 
	#DSI_LPMCR_VLPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7725 
	#DSI_LPMCR_LPSIZE
 ((
ušt32_t
)0x00FF0000è

	)

7726 
	#DSI_LPMCR_LPSIZE0
 ((
ušt32_t
)0x00010000)

	)

7727 
	#DSI_LPMCR_LPSIZE1
 ((
ušt32_t
)0x00020000)

	)

7728 
	#DSI_LPMCR_LPSIZE2
 ((
ušt32_t
)0x00040000)

	)

7729 
	#DSI_LPMCR_LPSIZE3
 ((
ušt32_t
)0x00080000)

	)

7730 
	#DSI_LPMCR_LPSIZE4
 ((
ušt32_t
)0x00100000)

	)

7731 
	#DSI_LPMCR_LPSIZE5
 ((
ušt32_t
)0x00200000)

	)

7732 
	#DSI_LPMCR_LPSIZE6
 ((
ušt32_t
)0x00400000)

	)

7733 
	#DSI_LPMCR_LPSIZE7
 ((
ušt32_t
)0x00800000)

	)

7736 
	#DSI_PCR_ETTXE
 ((
ušt32_t
)0x00000001è

	)

7737 
	#DSI_PCR_ETRXE
 ((
ušt32_t
)0x00000002è

	)

7738 
	#DSI_PCR_BTAE
 ((
ušt32_t
)0x00000004è

	)

7739 
	#DSI_PCR_ECCRXE
 ((
ušt32_t
)0x00000008è

	)

7740 
	#DSI_PCR_CRCRXE
 ((
ušt32_t
)0x00000010è

	)

7743 
	#DSI_GVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

7744 
	#DSI_GVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

7745 
	#DSI_GVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

7748 
	#DSI_MCR_CMDM
 ((
ušt32_t
)0x00000001è

	)

7751 
	#DSI_VMCR_VMT
 ((
ušt32_t
)0x00000003è

	)

7752 
	#DSI_VMCR_VMT0
 ((
ušt32_t
)0x00000001)

	)

7753 
	#DSI_VMCR_VMT1
 ((
ušt32_t
)0x00000002)

	)

7755 
	#DSI_VMCR_LPVSAE
 ((
ušt32_t
)0x00000100è

	)

7756 
	#DSI_VMCR_LPVBPE
 ((
ušt32_t
)0x00000200è

	)

7757 
	#DSI_VMCR_LPVFPE
 ((
ušt32_t
)0x00000400è

	)

7758 
	#DSI_VMCR_LPVAE
 ((
ušt32_t
)0x00000800è

	)

7759 
	#DSI_VMCR_LPHBPE
 ((
ušt32_t
)0x00001000è

	)

7760 
	#DSI_VMCR_LPHFPE
 ((
ušt32_t
)0x00002000è

	)

7761 
	#DSI_VMCR_FBTAAE
 ((
ušt32_t
)0x00004000è

	)

7762 
	#DSI_VMCR_LPCE
 ((
ušt32_t
)0x00008000è

	)

7763 
	#DSI_VMCR_PGE
 ((
ušt32_t
)0x00010000è

	)

7764 
	#DSI_VMCR_PGM
 ((
ušt32_t
)0x00100000è

	)

7765 
	#DSI_VMCR_PGO
 ((
ušt32_t
)0x01000000è

	)

7768 
	#DSI_VPCR_VPSIZE
 ((
ušt32_t
)0x00003FFFè

	)

7769 
	#DSI_VPCR_VPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7770 
	#DSI_VPCR_VPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7771 
	#DSI_VPCR_VPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7772 
	#DSI_VPCR_VPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7773 
	#DSI_VPCR_VPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7774 
	#DSI_VPCR_VPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7775 
	#DSI_VPCR_VPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7776 
	#DSI_VPCR_VPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7777 
	#DSI_VPCR_VPSIZE8
 ((
ušt32_t
)0x00000100)

	)

7778 
	#DSI_VPCR_VPSIZE9
 ((
ušt32_t
)0x00000200)

	)

7779 
	#DSI_VPCR_VPSIZE10
 ((
ušt32_t
)0x00000400)

	)

7780 
	#DSI_VPCR_VPSIZE11
 ((
ušt32_t
)0x00000800)

	)

7781 
	#DSI_VPCR_VPSIZE12
 ((
ušt32_t
)0x00001000)

	)

7782 
	#DSI_VPCR_VPSIZE13
 ((
ušt32_t
)0x00002000)

	)

7785 
	#DSI_VCCR_NUMC
 ((
ušt32_t
)0x00001FFFè

	)

7786 
	#DSI_VCCR_NUMC0
 ((
ušt32_t
)0x00000001)

	)

7787 
	#DSI_VCCR_NUMC1
 ((
ušt32_t
)0x00000002)

	)

7788 
	#DSI_VCCR_NUMC2
 ((
ušt32_t
)0x00000004)

	)

7789 
	#DSI_VCCR_NUMC3
 ((
ušt32_t
)0x00000008)

	)

7790 
	#DSI_VCCR_NUMC4
 ((
ušt32_t
)0x00000010)

	)

7791 
	#DSI_VCCR_NUMC5
 ((
ušt32_t
)0x00000020)

	)

7792 
	#DSI_VCCR_NUMC6
 ((
ušt32_t
)0x00000040)

	)

7793 
	#DSI_VCCR_NUMC7
 ((
ušt32_t
)0x00000080)

	)

7794 
	#DSI_VCCR_NUMC8
 ((
ušt32_t
)0x00000100)

	)

7795 
	#DSI_VCCR_NUMC9
 ((
ušt32_t
)0x00000200)

	)

7796 
	#DSI_VCCR_NUMC10
 ((
ušt32_t
)0x00000400)

	)

7797 
	#DSI_VCCR_NUMC11
 ((
ušt32_t
)0x00000800)

	)

7798 
	#DSI_VCCR_NUMC12
 ((
ušt32_t
)0x00001000)

	)

7801 
	#DSI_VNPCR_NPSIZE
 ((
ušt32_t
)0x00001FFFè

	)

7802 
	#DSI_VNPCR_NPSIZE0
 ((
ušt32_t
)0x00000001)

	)

7803 
	#DSI_VNPCR_NPSIZE1
 ((
ušt32_t
)0x00000002)

	)

7804 
	#DSI_VNPCR_NPSIZE2
 ((
ušt32_t
)0x00000004)

	)

7805 
	#DSI_VNPCR_NPSIZE3
 ((
ušt32_t
)0x00000008)

	)

7806 
	#DSI_VNPCR_NPSIZE4
 ((
ušt32_t
)0x00000010)

	)

7807 
	#DSI_VNPCR_NPSIZE5
 ((
ušt32_t
)0x00000020)

	)

7808 
	#DSI_VNPCR_NPSIZE6
 ((
ušt32_t
)0x00000040)

	)

7809 
	#DSI_VNPCR_NPSIZE7
 ((
ušt32_t
)0x00000080)

	)

7810 
	#DSI_VNPCR_NPSIZE8
 ((
ušt32_t
)0x00000100)

	)

7811 
	#DSI_VNPCR_NPSIZE9
 ((
ušt32_t
)0x00000200)

	)

7812 
	#DSI_VNPCR_NPSIZE10
 ((
ušt32_t
)0x00000400)

	)

7813 
	#DSI_VNPCR_NPSIZE11
 ((
ušt32_t
)0x00000800)

	)

7814 
	#DSI_VNPCR_NPSIZE12
 ((
ušt32_t
)0x00001000)

	)

7817 
	#DSI_VHSACR_HSA
 ((
ušt32_t
)0x00000FFFè

	)

7818 
	#DSI_VHSACR_HSA0
 ((
ušt32_t
)0x00000001)

	)

7819 
	#DSI_VHSACR_HSA1
 ((
ušt32_t
)0x00000002)

	)

7820 
	#DSI_VHSACR_HSA2
 ((
ušt32_t
)0x00000004)

	)

7821 
	#DSI_VHSACR_HSA3
 ((
ušt32_t
)0x00000008)

	)

7822 
	#DSI_VHSACR_HSA4
 ((
ušt32_t
)0x00000010)

	)

7823 
	#DSI_VHSACR_HSA5
 ((
ušt32_t
)0x00000020)

	)

7824 
	#DSI_VHSACR_HSA6
 ((
ušt32_t
)0x00000040)

	)

7825 
	#DSI_VHSACR_HSA7
 ((
ušt32_t
)0x00000080)

	)

7826 
	#DSI_VHSACR_HSA8
 ((
ušt32_t
)0x00000100)

	)

7827 
	#DSI_VHSACR_HSA9
 ((
ušt32_t
)0x00000200)

	)

7828 
	#DSI_VHSACR_HSA10
 ((
ušt32_t
)0x00000400)

	)

7829 
	#DSI_VHSACR_HSA11
 ((
ušt32_t
)0x00000800)

	)

7832 
	#DSI_VHBPCR_HBP
 ((
ušt32_t
)0x00000FFFè

	)

7833 
	#DSI_VHBPCR_HBP0
 ((
ušt32_t
)0x00000001)

	)

7834 
	#DSI_VHBPCR_HBP1
 ((
ušt32_t
)0x00000002)

	)

7835 
	#DSI_VHBPCR_HBP2
 ((
ušt32_t
)0x00000004)

	)

7836 
	#DSI_VHBPCR_HBP3
 ((
ušt32_t
)0x00000008)

	)

7837 
	#DSI_VHBPCR_HBP4
 ((
ušt32_t
)0x00000010)

	)

7838 
	#DSI_VHBPCR_HBP5
 ((
ušt32_t
)0x00000020)

	)

7839 
	#DSI_VHBPCR_HBP6
 ((
ušt32_t
)0x00000040)

	)

7840 
	#DSI_VHBPCR_HBP7
 ((
ušt32_t
)0x00000080)

	)

7841 
	#DSI_VHBPCR_HBP8
 ((
ušt32_t
)0x00000100)

	)

7842 
	#DSI_VHBPCR_HBP9
 ((
ušt32_t
)0x00000200)

	)

7843 
	#DSI_VHBPCR_HBP10
 ((
ušt32_t
)0x00000400)

	)

7844 
	#DSI_VHBPCR_HBP11
 ((
ušt32_t
)0x00000800)

	)

7847 
	#DSI_VLCR_HLINE
 ((
ušt32_t
)0x00007FFFè

	)

7848 
	#DSI_VLCR_HLINE0
 ((
ušt32_t
)0x00000001)

	)

7849 
	#DSI_VLCR_HLINE1
 ((
ušt32_t
)0x00000002)

	)

7850 
	#DSI_VLCR_HLINE2
 ((
ušt32_t
)0x00000004)

	)

7851 
	#DSI_VLCR_HLINE3
 ((
ušt32_t
)0x00000008)

	)

7852 
	#DSI_VLCR_HLINE4
 ((
ušt32_t
)0x00000010)

	)

7853 
	#DSI_VLCR_HLINE5
 ((
ušt32_t
)0x00000020)

	)

7854 
	#DSI_VLCR_HLINE6
 ((
ušt32_t
)0x00000040)

	)

7855 
	#DSI_VLCR_HLINE7
 ((
ušt32_t
)0x00000080)

	)

7856 
	#DSI_VLCR_HLINE8
 ((
ušt32_t
)0x00000100)

	)

7857 
	#DSI_VLCR_HLINE9
 ((
ušt32_t
)0x00000200)

	)

7858 
	#DSI_VLCR_HLINE10
 ((
ušt32_t
)0x00000400)

	)

7859 
	#DSI_VLCR_HLINE11
 ((
ušt32_t
)0x00000800)

	)

7860 
	#DSI_VLCR_HLINE12
 ((
ušt32_t
)0x00001000)

	)

7861 
	#DSI_VLCR_HLINE13
 ((
ušt32_t
)0x00002000)

	)

7862 
	#DSI_VLCR_HLINE14
 ((
ušt32_t
)0x00004000)

	)

7865 
	#DSI_VVSACR_VSA
 ((
ušt32_t
)0x000003FFè

	)

7866 
	#DSI_VVSACR_VSA0
 ((
ušt32_t
)0x00000001)

	)

7867 
	#DSI_VVSACR_VSA1
 ((
ušt32_t
)0x00000002)

	)

7868 
	#DSI_VVSACR_VSA2
 ((
ušt32_t
)0x00000004)

	)

7869 
	#DSI_VVSACR_VSA3
 ((
ušt32_t
)0x00000008)

	)

7870 
	#DSI_VVSACR_VSA4
 ((
ušt32_t
)0x00000010)

	)

7871 
	#DSI_VVSACR_VSA5
 ((
ušt32_t
)0x00000020)

	)

7872 
	#DSI_VVSACR_VSA6
 ((
ušt32_t
)0x00000040)

	)

7873 
	#DSI_VVSACR_VSA7
 ((
ušt32_t
)0x00000080)

	)

7874 
	#DSI_VVSACR_VSA8
 ((
ušt32_t
)0x00000100)

	)

7875 
	#DSI_VVSACR_VSA9
 ((
ušt32_t
)0x00000200)

	)

7878 
	#DSI_VVBPCR_VBP
 ((
ušt32_t
)0x000003FFè

	)

7879 
	#DSI_VVBPCR_VBP0
 ((
ušt32_t
)0x00000001)

	)

7880 
	#DSI_VVBPCR_VBP1
 ((
ušt32_t
)0x00000002)

	)

7881 
	#DSI_VVBPCR_VBP2
 ((
ušt32_t
)0x00000004)

	)

7882 
	#DSI_VVBPCR_VBP3
 ((
ušt32_t
)0x00000008)

	)

7883 
	#DSI_VVBPCR_VBP4
 ((
ušt32_t
)0x00000010)

	)

7884 
	#DSI_VVBPCR_VBP5
 ((
ušt32_t
)0x00000020)

	)

7885 
	#DSI_VVBPCR_VBP6
 ((
ušt32_t
)0x00000040)

	)

7886 
	#DSI_VVBPCR_VBP7
 ((
ušt32_t
)0x00000080)

	)

7887 
	#DSI_VVBPCR_VBP8
 ((
ušt32_t
)0x00000100)

	)

7888 
	#DSI_VVBPCR_VBP9
 ((
ušt32_t
)0x00000200)

	)

7891 
	#DSI_VVFPCR_VFP
 ((
ušt32_t
)0x000003FFè

	)

7892 
	#DSI_VVFPCR_VFP0
 ((
ušt32_t
)0x00000001)

	)

7893 
	#DSI_VVFPCR_VFP1
 ((
ušt32_t
)0x00000002)

	)

7894 
	#DSI_VVFPCR_VFP2
 ((
ušt32_t
)0x00000004)

	)

7895 
	#DSI_VVFPCR_VFP3
 ((
ušt32_t
)0x00000008)

	)

7896 
	#DSI_VVFPCR_VFP4
 ((
ušt32_t
)0x00000010)

	)

7897 
	#DSI_VVFPCR_VFP5
 ((
ušt32_t
)0x00000020)

	)

7898 
	#DSI_VVFPCR_VFP6
 ((
ušt32_t
)0x00000040)

	)

7899 
	#DSI_VVFPCR_VFP7
 ((
ušt32_t
)0x00000080)

	)

7900 
	#DSI_VVFPCR_VFP8
 ((
ušt32_t
)0x00000100)

	)

7901 
	#DSI_VVFPCR_VFP9
 ((
ušt32_t
)0x00000200)

	)

7904 
	#DSI_VVACR_VA
 ((
ušt32_t
)0x00003FFFè

	)

7905 
	#DSI_VVACR_VA0
 ((
ušt32_t
)0x00000001)

	)

7906 
	#DSI_VVACR_VA1
 ((
ušt32_t
)0x00000002)

	)

7907 
	#DSI_VVACR_VA2
 ((
ušt32_t
)0x00000004)

	)

7908 
	#DSI_VVACR_VA3
 ((
ušt32_t
)0x00000008)

	)

7909 
	#DSI_VVACR_VA4
 ((
ušt32_t
)0x00000010)

	)

7910 
	#DSI_VVACR_VA5
 ((
ušt32_t
)0x00000020)

	)

7911 
	#DSI_VVACR_VA6
 ((
ušt32_t
)0x00000040)

	)

7912 
	#DSI_VVACR_VA7
 ((
ušt32_t
)0x00000080)

	)

7913 
	#DSI_VVACR_VA8
 ((
ušt32_t
)0x00000100)

	)

7914 
	#DSI_VVACR_VA9
 ((
ušt32_t
)0x00000200)

	)

7915 
	#DSI_VVACR_VA10
 ((
ušt32_t
)0x00000400)

	)

7916 
	#DSI_VVACR_VA11
 ((
ušt32_t
)0x00000800)

	)

7917 
	#DSI_VVACR_VA12
 ((
ušt32_t
)0x00001000)

	)

7918 
	#DSI_VVACR_VA13
 ((
ušt32_t
)0x00002000)

	)

7921 
	#DSI_LCCR_CMDSIZE
 ((
ušt32_t
)0x0000FFFFè

	)

7922 
	#DSI_LCCR_CMDSIZE0
 ((
ušt32_t
)0x00000001)

	)

7923 
	#DSI_LCCR_CMDSIZE1
 ((
ušt32_t
)0x00000002)

	)

7924 
	#DSI_LCCR_CMDSIZE2
 ((
ušt32_t
)0x00000004)

	)

7925 
	#DSI_LCCR_CMDSIZE3
 ((
ušt32_t
)0x00000008)

	)

7926 
	#DSI_LCCR_CMDSIZE4
 ((
ušt32_t
)0x00000010)

	)

7927 
	#DSI_LCCR_CMDSIZE5
 ((
ušt32_t
)0x00000020)

	)

7928 
	#DSI_LCCR_CMDSIZE6
 ((
ušt32_t
)0x00000040)

	)

7929 
	#DSI_LCCR_CMDSIZE7
 ((
ušt32_t
)0x00000080)

	)

7930 
	#DSI_LCCR_CMDSIZE8
 ((
ušt32_t
)0x00000100)

	)

7931 
	#DSI_LCCR_CMDSIZE9
 ((
ušt32_t
)0x00000200)

	)

7932 
	#DSI_LCCR_CMDSIZE10
 ((
ušt32_t
)0x00000400)

	)

7933 
	#DSI_LCCR_CMDSIZE11
 ((
ušt32_t
)0x00000800)

	)

7934 
	#DSI_LCCR_CMDSIZE12
 ((
ušt32_t
)0x00001000)

	)

7935 
	#DSI_LCCR_CMDSIZE13
 ((
ušt32_t
)0x00002000)

	)

7936 
	#DSI_LCCR_CMDSIZE14
 ((
ušt32_t
)0x00004000)

	)

7937 
	#DSI_LCCR_CMDSIZE15
 ((
ušt32_t
)0x00008000)

	)

7940 
	#DSI_CMCR_TEARE
 ((
ušt32_t
)0x00000001è

	)

7941 
	#DSI_CMCR_ARE
 ((
ušt32_t
)0x00000002è

	)

7942 
	#DSI_CMCR_GSW0TX
 ((
ušt32_t
)0x00000100è

	)

7943 
	#DSI_CMCR_GSW1TX
 ((
ušt32_t
)0x00000200è

	)

7944 
	#DSI_CMCR_GSW2TX
 ((
ušt32_t
)0x00000400è

	)

7945 
	#DSI_CMCR_GSR0TX
 ((
ušt32_t
)0x00000800è

	)

7946 
	#DSI_CMCR_GSR1TX
 ((
ušt32_t
)0x00001000è

	)

7947 
	#DSI_CMCR_GSR2TX
 ((
ušt32_t
)0x00002000è

	)

7948 
	#DSI_CMCR_GLWTX
 ((
ušt32_t
)0x00004000è

	)

7949 
	#DSI_CMCR_DSW0TX
 ((
ušt32_t
)0x00010000è

	)

7950 
	#DSI_CMCR_DSW1TX
 ((
ušt32_t
)0x00020000è

	)

7951 
	#DSI_CMCR_DSR0TX
 ((
ušt32_t
)0x00040000è

	)

7952 
	#DSI_CMCR_DLWTX
 ((
ušt32_t
)0x00080000è

	)

7953 
	#DSI_CMCR_MRDPS
 ((
ušt32_t
)0x01000000è

	)

7956 
	#DSI_GHCR_DT
 ((
ušt32_t
)0x0000003Fè

	)

7957 
	#DSI_GHCR_DT0
 ((
ušt32_t
)0x00000001)

	)

7958 
	#DSI_GHCR_DT1
 ((
ušt32_t
)0x00000002)

	)

7959 
	#DSI_GHCR_DT2
 ((
ušt32_t
)0x00000004)

	)

7960 
	#DSI_GHCR_DT3
 ((
ušt32_t
)0x00000008)

	)

7961 
	#DSI_GHCR_DT4
 ((
ušt32_t
)0x00000010)

	)

7962 
	#DSI_GHCR_DT5
 ((
ušt32_t
)0x00000020)

	)

7964 
	#DSI_GHCR_VCID
 ((
ušt32_t
)0x000000C0è

	)

7965 
	#DSI_GHCR_VCID0
 ((
ušt32_t
)0x00000040)

	)

7966 
	#DSI_GHCR_VCID1
 ((
ušt32_t
)0x00000080)

	)

7968 
	#DSI_GHCR_WCLSB
 ((
ušt32_t
)0x0000FF00è

	)

7969 
	#DSI_GHCR_WCLSB0
 ((
ušt32_t
)0x00000100)

	)

7970 
	#DSI_GHCR_WCLSB1
 ((
ušt32_t
)0x00000200)

	)

7971 
	#DSI_GHCR_WCLSB2
 ((
ušt32_t
)0x00000400)

	)

7972 
	#DSI_GHCR_WCLSB3
 ((
ušt32_t
)0x00000800)

	)

7973 
	#DSI_GHCR_WCLSB4
 ((
ušt32_t
)0x00001000)

	)

7974 
	#DSI_GHCR_WCLSB5
 ((
ušt32_t
)0x00002000)

	)

7975 
	#DSI_GHCR_WCLSB6
 ((
ušt32_t
)0x00004000)

	)

7976 
	#DSI_GHCR_WCLSB7
 ((
ušt32_t
)0x00008000)

	)

7978 
	#DSI_GHCR_WCMSB
 ((
ušt32_t
)0x00FF0000è

	)

7979 
	#DSI_GHCR_WCMSB0
 ((
ušt32_t
)0x00010000)

	)

7980 
	#DSI_GHCR_WCMSB1
 ((
ušt32_t
)0x00020000)

	)

7981 
	#DSI_GHCR_WCMSB2
 ((
ušt32_t
)0x00040000)

	)

7982 
	#DSI_GHCR_WCMSB3
 ((
ušt32_t
)0x00080000)

	)

7983 
	#DSI_GHCR_WCMSB4
 ((
ušt32_t
)0x00100000)

	)

7984 
	#DSI_GHCR_WCMSB5
 ((
ušt32_t
)0x00200000)

	)

7985 
	#DSI_GHCR_WCMSB6
 ((
ušt32_t
)0x00400000)

	)

7986 
	#DSI_GHCR_WCMSB7
 ((
ušt32_t
)0x00800000)

	)

7989 
	#DSI_GPDR_DATA1
 ((
ušt32_t
)0x000000FFè

	)

7990 
	#DSI_GPDR_DATA1_0
 ((
ušt32_t
)0x00000001)

	)

7991 
	#DSI_GPDR_DATA1_1
 ((
ušt32_t
)0x00000002)

	)

7992 
	#DSI_GPDR_DATA1_2
 ((
ušt32_t
)0x00000004)

	)

7993 
	#DSI_GPDR_DATA1_3
 ((
ušt32_t
)0x00000008)

	)

7994 
	#DSI_GPDR_DATA1_4
 ((
ušt32_t
)0x00000010)

	)

7995 
	#DSI_GPDR_DATA1_5
 ((
ušt32_t
)0x00000020)

	)

7996 
	#DSI_GPDR_DATA1_6
 ((
ušt32_t
)0x00000040)

	)

7997 
	#DSI_GPDR_DATA1_7
 ((
ušt32_t
)0x00000080)

	)

7999 
	#DSI_GPDR_DATA2
 ((
ušt32_t
)0x0000FF00è

	)

8000 
	#DSI_GPDR_DATA2_0
 ((
ušt32_t
)0x00000100)

	)

8001 
	#DSI_GPDR_DATA2_1
 ((
ušt32_t
)0x00000200)

	)

8002 
	#DSI_GPDR_DATA2_2
 ((
ušt32_t
)0x00000400)

	)

8003 
	#DSI_GPDR_DATA2_3
 ((
ušt32_t
)0x00000800)

	)

8004 
	#DSI_GPDR_DATA2_4
 ((
ušt32_t
)0x00001000)

	)

8005 
	#DSI_GPDR_DATA2_5
 ((
ušt32_t
)0x00002000)

	)

8006 
	#DSI_GPDR_DATA2_6
 ((
ušt32_t
)0x00004000)

	)

8007 
	#DSI_GPDR_DATA2_7
 ((
ušt32_t
)0x00008000)

	)

8009 
	#DSI_GPDR_DATA3
 ((
ušt32_t
)0x00FF0000è

	)

8010 
	#DSI_GPDR_DATA3_0
 ((
ušt32_t
)0x00010000)

	)

8011 
	#DSI_GPDR_DATA3_1
 ((
ušt32_t
)0x00020000)

	)

8012 
	#DSI_GPDR_DATA3_2
 ((
ušt32_t
)0x00040000)

	)

8013 
	#DSI_GPDR_DATA3_3
 ((
ušt32_t
)0x00080000)

	)

8014 
	#DSI_GPDR_DATA3_4
 ((
ušt32_t
)0x00100000)

	)

8015 
	#DSI_GPDR_DATA3_5
 ((
ušt32_t
)0x00200000)

	)

8016 
	#DSI_GPDR_DATA3_6
 ((
ušt32_t
)0x00400000)

	)

8017 
	#DSI_GPDR_DATA3_7
 ((
ušt32_t
)0x00800000)

	)

8019 
	#DSI_GPDR_DATA4
 ((
ušt32_t
)0xFF000000è

	)

8020 
	#DSI_GPDR_DATA4_0
 ((
ušt32_t
)0x01000000)

	)

8021 
	#DSI_GPDR_DATA4_1
 ((
ušt32_t
)0x02000000)

	)

8022 
	#DSI_GPDR_DATA4_2
 ((
ušt32_t
)0x04000000)

	)

8023 
	#DSI_GPDR_DATA4_3
 ((
ušt32_t
)0x08000000)

	)

8024 
	#DSI_GPDR_DATA4_4
 ((
ušt32_t
)0x10000000)

	)

8025 
	#DSI_GPDR_DATA4_5
 ((
ušt32_t
)0x20000000)

	)

8026 
	#DSI_GPDR_DATA4_6
 ((
ušt32_t
)0x40000000)

	)

8027 
	#DSI_GPDR_DATA4_7
 ((
ušt32_t
)0x80000000)

	)

8030 
	#DSI_GPSR_CMDFE
 ((
ušt32_t
)0x00000001è

	)

8031 
	#DSI_GPSR_CMDFF
 ((
ušt32_t
)0x00000002è

	)

8032 
	#DSI_GPSR_PWRFE
 ((
ušt32_t
)0x00000004è

	)

8033 
	#DSI_GPSR_PWRFF
 ((
ušt32_t
)0x00000008è

	)

8034 
	#DSI_GPSR_PRDFE
 ((
ušt32_t
)0x00000010è

	)

8035 
	#DSI_GPSR_PRDFF
 ((
ušt32_t
)0x00000020è

	)

8036 
	#DSI_GPSR_RCB
 ((
ušt32_t
)0x00000040è

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8047 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8048 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8049 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8050 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8051 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8052 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8053 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8054 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8055 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT
 ((
ušt32_t
)0xFFFF0000è

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
ušt32_t
)0x00010000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
ušt32_t
)0x00020000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
ušt32_t
)0x00040000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
ušt32_t
)0x00080000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
ušt32_t
)0x00100000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
ušt32_t
)0x00200000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
ušt32_t
)0x00400000)

	)

8065 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
ušt32_t
)0x00800000)

	)

8066 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
ušt32_t
)0x01000000)

	)

8067 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
ušt32_t
)0x02000000)

	)

8068 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
ušt32_t
)0x04000000)

	)

8069 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
ušt32_t
)0x08000000)

	)

8070 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
ušt32_t
)0x10000000)

	)

8071 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
ušt32_t
)0x20000000)

	)

8072 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
ušt32_t
)0x40000000)

	)

8073 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
ušt32_t
)0x80000000)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8084 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8085 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8086 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8087 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8088 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8089 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8090 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8091 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8092 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8103 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8104 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8105 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8106 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8107 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8108 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8109 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8110 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8111 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8122 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8123 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8124 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8125 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8126 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8127 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8128 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8129 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8130 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8132 
	#DSI_TCCR3_PM
 ((
ušt32_t
)0x01000000è

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8143 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8144 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8145 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8146 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8147 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8148 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8149 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8150 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8151 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT
 ((
ušt32_t
)0x0000FFFFè

	)

8155 
	#DSI_TCCR5_BTA_TOCNT0
 ((
ušt32_t
)0x00000001)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT1
 ((
ušt32_t
)0x00000002)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT2
 ((
ušt32_t
)0x00000004)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT3
 ((
ušt32_t
)0x00000008)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT4
 ((
ušt32_t
)0x00000010)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT5
 ((
ušt32_t
)0x00000020)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT6
 ((
ušt32_t
)0x00000040)

	)

8162 
	#DSI_TCCR5_BTA_TOCNT7
 ((
ušt32_t
)0x00000080)

	)

8163 
	#DSI_TCCR5_BTA_TOCNT8
 ((
ušt32_t
)0x00000100)

	)

8164 
	#DSI_TCCR5_BTA_TOCNT9
 ((
ušt32_t
)0x00000200)

	)

8165 
	#DSI_TCCR5_BTA_TOCNT10
 ((
ušt32_t
)0x00000400)

	)

8166 
	#DSI_TCCR5_BTA_TOCNT11
 ((
ušt32_t
)0x00000800)

	)

8167 
	#DSI_TCCR5_BTA_TOCNT12
 ((
ušt32_t
)0x00001000)

	)

8168 
	#DSI_TCCR5_BTA_TOCNT13
 ((
ušt32_t
)0x00002000)

	)

8169 
	#DSI_TCCR5_BTA_TOCNT14
 ((
ušt32_t
)0x00004000)

	)

8170 
	#DSI_TCCR5_BTA_TOCNT15
 ((
ušt32_t
)0x00008000)

	)

8173 
	#DSI_TDCR_3DM
 ((
ušt32_t
)0x00000003è

	)

8174 
	#DSI_TDCR_3DM0
 ((
ušt32_t
)0x00000001)

	)

8175 
	#DSI_TDCR_3DM1
 ((
ušt32_t
)0x00000002)

	)

8177 
	#DSI_TDCR_3DF
 ((
ušt32_t
)0x0000000Cè

	)

8178 
	#DSI_TDCR_3DF0
 ((
ušt32_t
)0x00000004)

	)

8179 
	#DSI_TDCR_3DF1
 ((
ušt32_t
)0x00000008)

	)

8181 
	#DSI_TDCR_SVS
 ((
ušt32_t
)0x00000010è

	)

8182 
	#DSI_TDCR_RF
 ((
ušt32_t
)0x00000020è

	)

8183 
	#DSI_TDCR_S3DC
 ((
ušt32_t
)0x00010000è

	)

8186 
	#DSI_CLCR_DPCC
 ((
ušt32_t
)0x00000001è

	)

8187 
	#DSI_CLCR_ACR
 ((
ušt32_t
)0x00000002è

	)

8190 
	#DSI_CLTCR_LP2HS_TIME
 ((
ušt32_t
)0x000003FFè

	)

8191 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ušt32_t
)0x00000001)

	)

8192 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ušt32_t
)0x00000002)

	)

8193 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ušt32_t
)0x00000004)

	)

8194 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ušt32_t
)0x00000008)

	)

8195 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ušt32_t
)0x00000010)

	)

8196 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ušt32_t
)0x00000020)

	)

8197 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ušt32_t
)0x00000040)

	)

8198 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ušt32_t
)0x00000080)

	)

8199 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ušt32_t
)0x00000100)

	)

8200 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ušt32_t
)0x00000200)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME
 ((
ušt32_t
)0x03FF0000è

	)

8203 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ušt32_t
)0x00010000)

	)

8204 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ušt32_t
)0x00020000)

	)

8205 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ušt32_t
)0x00040000)

	)

8206 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ušt32_t
)0x00080000)

	)

8207 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ušt32_t
)0x00100000)

	)

8208 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ušt32_t
)0x00200000)

	)

8209 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ušt32_t
)0x00400000)

	)

8210 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ušt32_t
)0x00800000)

	)

8211 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ušt32_t
)0x01000000)

	)

8212 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ušt32_t
)0x02000000)

	)

8215 
	#DSI_DLTCR_MRD_TIME
 ((
ušt32_t
)0x00007FFFè

	)

8216 
	#DSI_DLTCR_MRD_TIME0
 ((
ušt32_t
)0x00000001)

	)

8217 
	#DSI_DLTCR_MRD_TIME1
 ((
ušt32_t
)0x00000002)

	)

8218 
	#DSI_DLTCR_MRD_TIME2
 ((
ušt32_t
)0x00000004)

	)

8219 
	#DSI_DLTCR_MRD_TIME3
 ((
ušt32_t
)0x00000008)

	)

8220 
	#DSI_DLTCR_MRD_TIME4
 ((
ušt32_t
)0x00000010)

	)

8221 
	#DSI_DLTCR_MRD_TIME5
 ((
ušt32_t
)0x00000020)

	)

8222 
	#DSI_DLTCR_MRD_TIME6
 ((
ušt32_t
)0x00000040)

	)

8223 
	#DSI_DLTCR_MRD_TIME7
 ((
ušt32_t
)0x00000080)

	)

8224 
	#DSI_DLTCR_MRD_TIME8
 ((
ušt32_t
)0x00000100)

	)

8225 
	#DSI_DLTCR_MRD_TIME9
 ((
ušt32_t
)0x00000200)

	)

8226 
	#DSI_DLTCR_MRD_TIME10
 ((
ušt32_t
)0x00000400)

	)

8227 
	#DSI_DLTCR_MRD_TIME11
 ((
ušt32_t
)0x00000800)

	)

8228 
	#DSI_DLTCR_MRD_TIME12
 ((
ušt32_t
)0x00001000)

	)

8229 
	#DSI_DLTCR_MRD_TIME13
 ((
ušt32_t
)0x00002000)

	)

8230 
	#DSI_DLTCR_MRD_TIME14
 ((
ušt32_t
)0x00004000)

	)

8232 
	#DSI_DLTCR_LP2HS_TIME
 ((
ušt32_t
)0x00FF0000è

	)

8233 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ušt32_t
)0x00010000)

	)

8234 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ušt32_t
)0x00020000)

	)

8235 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ušt32_t
)0x00040000)

	)

8236 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ušt32_t
)0x00080000)

	)

8237 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ušt32_t
)0x00100000)

	)

8238 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ušt32_t
)0x00200000)

	)

8239 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ušt32_t
)0x00400000)

	)

8240 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ušt32_t
)0x00800000)

	)

8242 
	#DSI_DLTCR_HS2LP_TIME
 ((
ušt32_t
)0xFF000000è

	)

8243 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ušt32_t
)0x01000000)

	)

8244 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ušt32_t
)0x02000000)

	)

8245 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ušt32_t
)0x04000000)

	)

8246 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ušt32_t
)0x08000000)

	)

8247 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ušt32_t
)0x10000000)

	)

8248 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ušt32_t
)0x20000000)

	)

8249 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ušt32_t
)0x40000000)

	)

8250 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ušt32_t
)0x80000000)

	)

8253 
	#DSI_PCTLR_DEN
 ((
ušt32_t
)0x00000002è

	)

8254 
	#DSI_PCTLR_CKE
 ((
ušt32_t
)0x00000004è

	)

8257 
	#DSI_PCONFR_NL
 ((
ušt32_t
)0x00000003è

	)

8258 
	#DSI_PCONFR_NL0
 ((
ušt32_t
)0x00000001)

	)

8259 
	#DSI_PCONFR_NL1
 ((
ušt32_t
)0x00000002)

	)

8261 
	#DSI_PCONFR_SW_TIME
 ((
ušt32_t
)0x0000FF00è

	)

8262 
	#DSI_PCONFR_SW_TIME0
 ((
ušt32_t
)0x00000100)

	)

8263 
	#DSI_PCONFR_SW_TIME1
 ((
ušt32_t
)0x00000200)

	)

8264 
	#DSI_PCONFR_SW_TIME2
 ((
ušt32_t
)0x00000400)

	)

8265 
	#DSI_PCONFR_SW_TIME3
 ((
ušt32_t
)0x00000800)

	)

8266 
	#DSI_PCONFR_SW_TIME4
 ((
ušt32_t
)0x00001000)

	)

8267 
	#DSI_PCONFR_SW_TIME5
 ((
ušt32_t
)0x00002000)

	)

8268 
	#DSI_PCONFR_SW_TIME6
 ((
ušt32_t
)0x00004000)

	)

8269 
	#DSI_PCONFR_SW_TIME7
 ((
ušt32_t
)0x00008000)

	)

8272 
	#DSI_PUCR_URCL
 ((
ušt32_t
)0x00000001è

	)

8273 
	#DSI_PUCR_UECL
 ((
ušt32_t
)0x00000002è

	)

8274 
	#DSI_PUCR_URDL
 ((
ušt32_t
)0x00000004è

	)

8275 
	#DSI_PUCR_UEDL
 ((
ušt32_t
)0x00000008è

	)

8278 
	#DSI_PTTCR_TX_TRIG
 ((
ušt32_t
)0x0000000Fè

	)

8279 
	#DSI_PTTCR_TX_TRIG0
 ((
ušt32_t
)0x00000001)

	)

8280 
	#DSI_PTTCR_TX_TRIG1
 ((
ušt32_t
)0x00000002)

	)

8281 
	#DSI_PTTCR_TX_TRIG2
 ((
ušt32_t
)0x00000004)

	)

8282 
	#DSI_PTTCR_TX_TRIG3
 ((
ušt32_t
)0x00000008)

	)

8285 
	#DSI_PSR_PD
 ((
ušt32_t
)0x00000002è

	)

8286 
	#DSI_PSR_PSSC
 ((
ušt32_t
)0x00000004è

	)

8287 
	#DSI_PSR_UANC
 ((
ušt32_t
)0x00000008è

	)

8288 
	#DSI_PSR_PSS0
 ((
ušt32_t
)0x00000010è

	)

8289 
	#DSI_PSR_UAN0
 ((
ušt32_t
)0x00000020è

	)

8290 
	#DSI_PSR_RUE0
 ((
ušt32_t
)0x00000040è

	)

8291 
	#DSI_PSR_PSS1
 ((
ušt32_t
)0x00000080è

	)

8292 
	#DSI_PSR_UAN1
 ((
ušt32_t
)0x00000100è

	)

8295 
	#DSI_ISR0_AE0
 ((
ušt32_t
)0x00000001è

	)

8296 
	#DSI_ISR0_AE1
 ((
ušt32_t
)0x00000002è

	)

8297 
	#DSI_ISR0_AE2
 ((
ušt32_t
)0x00000004è

	)

8298 
	#DSI_ISR0_AE3
 ((
ušt32_t
)0x00000008è

	)

8299 
	#DSI_ISR0_AE4
 ((
ušt32_t
)0x00000010è

	)

8300 
	#DSI_ISR0_AE5
 ((
ušt32_t
)0x00000020è

	)

8301 
	#DSI_ISR0_AE6
 ((
ušt32_t
)0x00000040è

	)

8302 
	#DSI_ISR0_AE7
 ((
ušt32_t
)0x00000080è

	)

8303 
	#DSI_ISR0_AE8
 ((
ušt32_t
)0x00000100è

	)

8304 
	#DSI_ISR0_AE9
 ((
ušt32_t
)0x00000200è

	)

8305 
	#DSI_ISR0_AE10
 ((
ušt32_t
)0x00000400è

	)

8306 
	#DSI_ISR0_AE11
 ((
ušt32_t
)0x00000800è

	)

8307 
	#DSI_ISR0_AE12
 ((
ušt32_t
)0x00001000è

	)

8308 
	#DSI_ISR0_AE13
 ((
ušt32_t
)0x00002000è

	)

8309 
	#DSI_ISR0_AE14
 ((
ušt32_t
)0x00004000è

	)

8310 
	#DSI_ISR0_AE15
 ((
ušt32_t
)0x00008000è

	)

8311 
	#DSI_ISR0_PE0
 ((
ušt32_t
)0x00010000è

	)

8312 
	#DSI_ISR0_PE1
 ((
ušt32_t
)0x00020000è

	)

8313 
	#DSI_ISR0_PE2
 ((
ušt32_t
)0x00040000è

	)

8314 
	#DSI_ISR0_PE3
 ((
ušt32_t
)0x00080000è

	)

8315 
	#DSI_ISR0_PE4
 ((
ušt32_t
)0x00100000è

	)

8318 
	#DSI_ISR1_TOHSTX
 ((
ušt32_t
)0x00000001è

	)

8319 
	#DSI_ISR1_TOLPRX
 ((
ušt32_t
)0x00000002è

	)

8320 
	#DSI_ISR1_ECCSE
 ((
ušt32_t
)0x00000004è

	)

8321 
	#DSI_ISR1_ECCME
 ((
ušt32_t
)0x00000008è

	)

8322 
	#DSI_ISR1_CRCE
 ((
ušt32_t
)0x00000010è

	)

8323 
	#DSI_ISR1_PSE
 ((
ušt32_t
)0x00000020è

	)

8324 
	#DSI_ISR1_EOTPE
 ((
ušt32_t
)0x00000040è

	)

8325 
	#DSI_ISR1_LPWRE
 ((
ušt32_t
)0x00000080è

	)

8326 
	#DSI_ISR1_GCWRE
 ((
ušt32_t
)0x00000100è

	)

8327 
	#DSI_ISR1_GPWRE
 ((
ušt32_t
)0x00000200è

	)

8328 
	#DSI_ISR1_GPTXE
 ((
ušt32_t
)0x00000400è

	)

8329 
	#DSI_ISR1_GPRDE
 ((
ušt32_t
)0x00000800è

	)

8330 
	#DSI_ISR1_GPRXE
 ((
ušt32_t
)0x00001000è

	)

8333 
	#DSI_IER0_AE0IE
 ((
ušt32_t
)0x00000001è

	)

8334 
	#DSI_IER0_AE1IE
 ((
ušt32_t
)0x00000002è

	)

8335 
	#DSI_IER0_AE2IE
 ((
ušt32_t
)0x00000004è

	)

8336 
	#DSI_IER0_AE3IE
 ((
ušt32_t
)0x00000008è

	)

8337 
	#DSI_IER0_AE4IE
 ((
ušt32_t
)0x00000010è

	)

8338 
	#DSI_IER0_AE5IE
 ((
ušt32_t
)0x00000020è

	)

8339 
	#DSI_IER0_AE6IE
 ((
ušt32_t
)0x00000040è

	)

8340 
	#DSI_IER0_AE7IE
 ((
ušt32_t
)0x00000080è

	)

8341 
	#DSI_IER0_AE8IE
 ((
ušt32_t
)0x00000100è

	)

8342 
	#DSI_IER0_AE9IE
 ((
ušt32_t
)0x00000200è

	)

8343 
	#DSI_IER0_AE10IE
 ((
ušt32_t
)0x00000400è

	)

8344 
	#DSI_IER0_AE11IE
 ((
ušt32_t
)0x00000800è

	)

8345 
	#DSI_IER0_AE12IE
 ((
ušt32_t
)0x00001000è

	)

8346 
	#DSI_IER0_AE13IE
 ((
ušt32_t
)0x00002000è

	)

8347 
	#DSI_IER0_AE14IE
 ((
ušt32_t
)0x00004000è

	)

8348 
	#DSI_IER0_AE15IE
 ((
ušt32_t
)0x00008000è

	)

8349 
	#DSI_IER0_PE0IE
 ((
ušt32_t
)0x00010000è

	)

8350 
	#DSI_IER0_PE1IE
 ((
ušt32_t
)0x00020000è

	)

8351 
	#DSI_IER0_PE2IE
 ((
ušt32_t
)0x00040000è

	)

8352 
	#DSI_IER0_PE3IE
 ((
ušt32_t
)0x00080000è

	)

8353 
	#DSI_IER0_PE4IE
 ((
ušt32_t
)0x00100000è

	)

8356 
	#DSI_IER1_TOHSTXIE
 ((
ušt32_t
)0x00000001è

	)

8357 
	#DSI_IER1_TOLPRXIE
 ((
ušt32_t
)0x00000002è

	)

8358 
	#DSI_IER1_ECCSEIE
 ((
ušt32_t
)0x00000004è

	)

8359 
	#DSI_IER1_ECCMEIE
 ((
ušt32_t
)0x00000008è

	)

8360 
	#DSI_IER1_CRCEIE
 ((
ušt32_t
)0x00000010è

	)

8361 
	#DSI_IER1_PSEIE
 ((
ušt32_t
)0x00000020è

	)

8362 
	#DSI_IER1_EOTPEIE
 ((
ušt32_t
)0x00000040è

	)

8363 
	#DSI_IER1_LPWREIE
 ((
ušt32_t
)0x00000080è

	)

8364 
	#DSI_IER1_GCWREIE
 ((
ušt32_t
)0x00000100è

	)

8365 
	#DSI_IER1_GPWREIE
 ((
ušt32_t
)0x00000200è

	)

8366 
	#DSI_IER1_GPTXEIE
 ((
ušt32_t
)0x00000400è

	)

8367 
	#DSI_IER1_GPRDEIE
 ((
ušt32_t
)0x00000800è

	)

8368 
	#DSI_IER1_GPRXEIE
 ((
ušt32_t
)0x00001000è

	)

8371 
	#DSI_FIR0_FAE0
 ((
ušt32_t
)0x00000001è

	)

8372 
	#DSI_FIR0_FAE1
 ((
ušt32_t
)0x00000002è

	)

8373 
	#DSI_FIR0_FAE2
 ((
ušt32_t
)0x00000004è

	)

8374 
	#DSI_FIR0_FAE3
 ((
ušt32_t
)0x00000008è

	)

8375 
	#DSI_FIR0_FAE4
 ((
ušt32_t
)0x00000010è

	)

8376 
	#DSI_FIR0_FAE5
 ((
ušt32_t
)0x00000020è

	)

8377 
	#DSI_FIR0_FAE6
 ((
ušt32_t
)0x00000040è

	)

8378 
	#DSI_FIR0_FAE7
 ((
ušt32_t
)0x00000080è

	)

8379 
	#DSI_FIR0_FAE8
 ((
ušt32_t
)0x00000100è

	)

8380 
	#DSI_FIR0_FAE9
 ((
ušt32_t
)0x00000200è

	)

8381 
	#DSI_FIR0_FAE10
 ((
ušt32_t
)0x00000400è

	)

8382 
	#DSI_FIR0_FAE11
 ((
ušt32_t
)0x00000800è

	)

8383 
	#DSI_FIR0_FAE12
 ((
ušt32_t
)0x00001000è

	)

8384 
	#DSI_FIR0_FAE13
 ((
ušt32_t
)0x00002000è

	)

8385 
	#DSI_FIR0_FAE14
 ((
ušt32_t
)0x00004000è

	)

8386 
	#DSI_FIR0_FAE15
 ((
ušt32_t
)0x00008000è

	)

8387 
	#DSI_FIR0_FPE0
 ((
ušt32_t
)0x00010000è

	)

8388 
	#DSI_FIR0_FPE1
 ((
ušt32_t
)0x00020000è

	)

8389 
	#DSI_FIR0_FPE2
 ((
ušt32_t
)0x00040000è

	)

8390 
	#DSI_FIR0_FPE3
 ((
ušt32_t
)0x00080000è

	)

8391 
	#DSI_FIR0_FPE4
 ((
ušt32_t
)0x00100000è

	)

8394 
	#DSI_FIR1_FTOHSTX
 ((
ušt32_t
)0x00000001è

	)

8395 
	#DSI_FIR1_FTOLPRX
 ((
ušt32_t
)0x00000002è

	)

8396 
	#DSI_FIR1_FECCSE
 ((
ušt32_t
)0x00000004è

	)

8397 
	#DSI_FIR1_FECCME
 ((
ušt32_t
)0x00000008è

	)

8398 
	#DSI_FIR1_FCRCE
 ((
ušt32_t
)0x00000010è

	)

8399 
	#DSI_FIR1_FPSE
 ((
ušt32_t
)0x00000020è

	)

8400 
	#DSI_FIR1_FEOTPE
 ((
ušt32_t
)0x00000040è

	)

8401 
	#DSI_FIR1_FLPWRE
 ((
ušt32_t
)0x00000080è

	)

8402 
	#DSI_FIR1_FGCWRE
 ((
ušt32_t
)0x00000100è

	)

8403 
	#DSI_FIR1_FGPWRE
 ((
ušt32_t
)0x00000200è

	)

8404 
	#DSI_FIR1_FGPTXE
 ((
ušt32_t
)0x00000400è

	)

8405 
	#DSI_FIR1_FGPRDE
 ((
ušt32_t
)0x00000800è

	)

8406 
	#DSI_FIR1_FGPRXE
 ((
ušt32_t
)0x00001000è

	)

8409 
	#DSI_VSCR_EN
 ((
ušt32_t
)0x00000001è

	)

8410 
	#DSI_VSCR_UR
 ((
ušt32_t
)0x00000100è

	)

8413 
	#DSI_LCVCIDR_VCID
 ((
ušt32_t
)0x00000003è

	)

8414 
	#DSI_LCVCIDR_VCID0
 ((
ušt32_t
)0x00000001)

	)

8415 
	#DSI_LCVCIDR_VCID1
 ((
ušt32_t
)0x00000002)

	)

8418 
	#DSI_LCCCR_COLC
 ((
ušt32_t
)0x0000000Fè

	)

8419 
	#DSI_LCCCR_COLC0
 ((
ušt32_t
)0x00000001)

	)

8420 
	#DSI_LCCCR_COLC1
 ((
ušt32_t
)0x00000002)

	)

8421 
	#DSI_LCCCR_COLC2
 ((
ušt32_t
)0x00000004)

	)

8422 
	#DSI_LCCCR_COLC3
 ((
ušt32_t
)0x00000008)

	)

8424 
	#DSI_LCCCR_LPE
 ((
ušt32_t
)0x00000100è

	)

8427 
	#DSI_LPMCCR_VLPSIZE
 ((
ušt32_t
)0x000000FFè

	)

8428 
	#DSI_LPMCCR_VLPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8429 
	#DSI_LPMCCR_VLPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8430 
	#DSI_LPMCCR_VLPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8431 
	#DSI_LPMCCR_VLPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8432 
	#DSI_LPMCCR_VLPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8433 
	#DSI_LPMCCR_VLPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8434 
	#DSI_LPMCCR_VLPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8435 
	#DSI_LPMCCR_VLPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8437 
	#DSI_LPMCCR_LPSIZE
 ((
ušt32_t
)0x00FF0000è

	)

8438 
	#DSI_LPMCCR_LPSIZE0
 ((
ušt32_t
)0x00010000)

	)

8439 
	#DSI_LPMCCR_LPSIZE1
 ((
ušt32_t
)0x00020000)

	)

8440 
	#DSI_LPMCCR_LPSIZE2
 ((
ušt32_t
)0x00040000)

	)

8441 
	#DSI_LPMCCR_LPSIZE3
 ((
ušt32_t
)0x00080000)

	)

8442 
	#DSI_LPMCCR_LPSIZE4
 ((
ušt32_t
)0x00100000)

	)

8443 
	#DSI_LPMCCR_LPSIZE5
 ((
ušt32_t
)0x00200000)

	)

8444 
	#DSI_LPMCCR_LPSIZE6
 ((
ušt32_t
)0x00400000)

	)

8445 
	#DSI_LPMCCR_LPSIZE7
 ((
ušt32_t
)0x00800000)

	)

8448 
	#DSI_VMCCR_VMT
 ((
ušt32_t
)0x00000003è

	)

8449 
	#DSI_VMCCR_VMT0
 ((
ušt32_t
)0x00000001)

	)

8450 
	#DSI_VMCCR_VMT1
 ((
ušt32_t
)0x00000002)

	)

8452 
	#DSI_VMCCR_LPVSAE
 ((
ušt32_t
)0x00000100è

	)

8453 
	#DSI_VMCCR_LPVBPE
 ((
ušt32_t
)0x00000200è

	)

8454 
	#DSI_VMCCR_LPVFPE
 ((
ušt32_t
)0x00000400è

	)

8455 
	#DSI_VMCCR_LPVAE
 ((
ušt32_t
)0x00000800è

	)

8456 
	#DSI_VMCCR_LPHBPE
 ((
ušt32_t
)0x00001000è

	)

8457 
	#DSI_VMCCR_LPHFE
 ((
ušt32_t
)0x00002000è

	)

8458 
	#DSI_VMCCR_FBTAAE
 ((
ušt32_t
)0x00004000è

	)

8459 
	#DSI_VMCCR_LPCE
 ((
ušt32_t
)0x00008000è

	)

8462 
	#DSI_VPCCR_VPSIZE
 ((
ušt32_t
)0x00003FFFè

	)

8463 
	#DSI_VPCCR_VPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8464 
	#DSI_VPCCR_VPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8465 
	#DSI_VPCCR_VPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8466 
	#DSI_VPCCR_VPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8467 
	#DSI_VPCCR_VPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8468 
	#DSI_VPCCR_VPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8469 
	#DSI_VPCCR_VPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8470 
	#DSI_VPCCR_VPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8471 
	#DSI_VPCCR_VPSIZE8
 ((
ušt32_t
)0x00000100)

	)

8472 
	#DSI_VPCCR_VPSIZE9
 ((
ušt32_t
)0x00000200)

	)

8473 
	#DSI_VPCCR_VPSIZE10
 ((
ušt32_t
)0x00000400)

	)

8474 
	#DSI_VPCCR_VPSIZE11
 ((
ušt32_t
)0x00000800)

	)

8475 
	#DSI_VPCCR_VPSIZE12
 ((
ušt32_t
)0x00001000)

	)

8476 
	#DSI_VPCCR_VPSIZE13
 ((
ušt32_t
)0x00002000)

	)

8479 
	#DSI_VCCCR_NUMC
 ((
ušt32_t
)0x00001FFFè

	)

8480 
	#DSI_VCCCR_NUMC0
 ((
ušt32_t
)0x00000001)

	)

8481 
	#DSI_VCCCR_NUMC1
 ((
ušt32_t
)0x00000002)

	)

8482 
	#DSI_VCCCR_NUMC2
 ((
ušt32_t
)0x00000004)

	)

8483 
	#DSI_VCCCR_NUMC3
 ((
ušt32_t
)0x00000008)

	)

8484 
	#DSI_VCCCR_NUMC4
 ((
ušt32_t
)0x00000010)

	)

8485 
	#DSI_VCCCR_NUMC5
 ((
ušt32_t
)0x00000020)

	)

8486 
	#DSI_VCCCR_NUMC6
 ((
ušt32_t
)0x00000040)

	)

8487 
	#DSI_VCCCR_NUMC7
 ((
ušt32_t
)0x00000080)

	)

8488 
	#DSI_VCCCR_NUMC8
 ((
ušt32_t
)0x00000100)

	)

8489 
	#DSI_VCCCR_NUMC9
 ((
ušt32_t
)0x00000200)

	)

8490 
	#DSI_VCCCR_NUMC10
 ((
ušt32_t
)0x00000400)

	)

8491 
	#DSI_VCCCR_NUMC11
 ((
ušt32_t
)0x00000800)

	)

8492 
	#DSI_VCCCR_NUMC12
 ((
ušt32_t
)0x00001000)

	)

8495 
	#DSI_VNPCCR_NPSIZE
 ((
ušt32_t
)0x00001FFFè

	)

8496 
	#DSI_VNPCCR_NPSIZE0
 ((
ušt32_t
)0x00000001)

	)

8497 
	#DSI_VNPCCR_NPSIZE1
 ((
ušt32_t
)0x00000002)

	)

8498 
	#DSI_VNPCCR_NPSIZE2
 ((
ušt32_t
)0x00000004)

	)

8499 
	#DSI_VNPCCR_NPSIZE3
 ((
ušt32_t
)0x00000008)

	)

8500 
	#DSI_VNPCCR_NPSIZE4
 ((
ušt32_t
)0x00000010)

	)

8501 
	#DSI_VNPCCR_NPSIZE5
 ((
ušt32_t
)0x00000020)

	)

8502 
	#DSI_VNPCCR_NPSIZE6
 ((
ušt32_t
)0x00000040)

	)

8503 
	#DSI_VNPCCR_NPSIZE7
 ((
ušt32_t
)0x00000080)

	)

8504 
	#DSI_VNPCCR_NPSIZE8
 ((
ušt32_t
)0x00000100)

	)

8505 
	#DSI_VNPCCR_NPSIZE9
 ((
ušt32_t
)0x00000200)

	)

8506 
	#DSI_VNPCCR_NPSIZE10
 ((
ušt32_t
)0x00000400)

	)

8507 
	#DSI_VNPCCR_NPSIZE11
 ((
ušt32_t
)0x00000800)

	)

8508 
	#DSI_VNPCCR_NPSIZE12
 ((
ušt32_t
)0x00001000)

	)

8511 
	#DSI_VHSACCR_HSA
 ((
ušt32_t
)0x00000FFFè

	)

8512 
	#DSI_VHSACCR_HSA0
 ((
ušt32_t
)0x00000001)

	)

8513 
	#DSI_VHSACCR_HSA1
 ((
ušt32_t
)0x00000002)

	)

8514 
	#DSI_VHSACCR_HSA2
 ((
ušt32_t
)0x00000004)

	)

8515 
	#DSI_VHSACCR_HSA3
 ((
ušt32_t
)0x00000008)

	)

8516 
	#DSI_VHSACCR_HSA4
 ((
ušt32_t
)0x00000010)

	)

8517 
	#DSI_VHSACCR_HSA5
 ((
ušt32_t
)0x00000020)

	)

8518 
	#DSI_VHSACCR_HSA6
 ((
ušt32_t
)0x00000040)

	)

8519 
	#DSI_VHSACCR_HSA7
 ((
ušt32_t
)0x00000080)

	)

8520 
	#DSI_VHSACCR_HSA8
 ((
ušt32_t
)0x00000100)

	)

8521 
	#DSI_VHSACCR_HSA9
 ((
ušt32_t
)0x00000200)

	)

8522 
	#DSI_VHSACCR_HSA10
 ((
ušt32_t
)0x00000400)

	)

8523 
	#DSI_VHSACCR_HSA11
 ((
ušt32_t
)0x00000800)

	)

8526 
	#DSI_VHBPCCR_HBP
 ((
ušt32_t
)0x00000FFFè

	)

8527 
	#DSI_VHBPCCR_HBP0
 ((
ušt32_t
)0x00000001)

	)

8528 
	#DSI_VHBPCCR_HBP1
 ((
ušt32_t
)0x00000002)

	)

8529 
	#DSI_VHBPCCR_HBP2
 ((
ušt32_t
)0x00000004)

	)

8530 
	#DSI_VHBPCCR_HBP3
 ((
ušt32_t
)0x00000008)

	)

8531 
	#DSI_VHBPCCR_HBP4
 ((
ušt32_t
)0x00000010)

	)

8532 
	#DSI_VHBPCCR_HBP5
 ((
ušt32_t
)0x00000020)

	)

8533 
	#DSI_VHBPCCR_HBP6
 ((
ušt32_t
)0x00000040)

	)

8534 
	#DSI_VHBPCCR_HBP7
 ((
ušt32_t
)0x00000080)

	)

8535 
	#DSI_VHBPCCR_HBP8
 ((
ušt32_t
)0x00000100)

	)

8536 
	#DSI_VHBPCCR_HBP9
 ((
ušt32_t
)0x00000200)

	)

8537 
	#DSI_VHBPCCR_HBP10
 ((
ušt32_t
)0x00000400)

	)

8538 
	#DSI_VHBPCCR_HBP11
 ((
ušt32_t
)0x00000800)

	)

8541 
	#DSI_VLCCR_HLINE
 ((
ušt32_t
)0x00007FFFè

	)

8542 
	#DSI_VLCCR_HLINE0
 ((
ušt32_t
)0x00000001)

	)

8543 
	#DSI_VLCCR_HLINE1
 ((
ušt32_t
)0x00000002)

	)

8544 
	#DSI_VLCCR_HLINE2
 ((
ušt32_t
)0x00000004)

	)

8545 
	#DSI_VLCCR_HLINE3
 ((
ušt32_t
)0x00000008)

	)

8546 
	#DSI_VLCCR_HLINE4
 ((
ušt32_t
)0x00000010)

	)

8547 
	#DSI_VLCCR_HLINE5
 ((
ušt32_t
)0x00000020)

	)

8548 
	#DSI_VLCCR_HLINE6
 ((
ušt32_t
)0x00000040)

	)

8549 
	#DSI_VLCCR_HLINE7
 ((
ušt32_t
)0x00000080)

	)

8550 
	#DSI_VLCCR_HLINE8
 ((
ušt32_t
)0x00000100)

	)

8551 
	#DSI_VLCCR_HLINE9
 ((
ušt32_t
)0x00000200)

	)

8552 
	#DSI_VLCCR_HLINE10
 ((
ušt32_t
)0x00000400)

	)

8553 
	#DSI_VLCCR_HLINE11
 ((
ušt32_t
)0x00000800)

	)

8554 
	#DSI_VLCCR_HLINE12
 ((
ušt32_t
)0x00001000)

	)

8555 
	#DSI_VLCCR_HLINE13
 ((
ušt32_t
)0x00002000)

	)

8556 
	#DSI_VLCCR_HLINE14
 ((
ušt32_t
)0x00004000)

	)

8559 
	#DSI_VVSACCR_VSA
 ((
ušt32_t
)0x000003FFè

	)

8560 
	#DSI_VVSACCR_VSA0
 ((
ušt32_t
)0x00000001)

	)

8561 
	#DSI_VVSACCR_VSA1
 ((
ušt32_t
)0x00000002)

	)

8562 
	#DSI_VVSACCR_VSA2
 ((
ušt32_t
)0x00000004)

	)

8563 
	#DSI_VVSACCR_VSA3
 ((
ušt32_t
)0x00000008)

	)

8564 
	#DSI_VVSACCR_VSA4
 ((
ušt32_t
)0x00000010)

	)

8565 
	#DSI_VVSACCR_VSA5
 ((
ušt32_t
)0x00000020)

	)

8566 
	#DSI_VVSACCR_VSA6
 ((
ušt32_t
)0x00000040)

	)

8567 
	#DSI_VVSACCR_VSA7
 ((
ušt32_t
)0x00000080)

	)

8568 
	#DSI_VVSACCR_VSA8
 ((
ušt32_t
)0x00000100)

	)

8569 
	#DSI_VVSACCR_VSA9
 ((
ušt32_t
)0x00000200)

	)

8572 
	#DSI_VVBPCCR_VBP
 ((
ušt32_t
)0x000003FFè

	)

8573 
	#DSI_VVBPCCR_VBP0
 ((
ušt32_t
)0x00000001)

	)

8574 
	#DSI_VVBPCCR_VBP1
 ((
ušt32_t
)0x00000002)

	)

8575 
	#DSI_VVBPCCR_VBP2
 ((
ušt32_t
)0x00000004)

	)

8576 
	#DSI_VVBPCCR_VBP3
 ((
ušt32_t
)0x00000008)

	)

8577 
	#DSI_VVBPCCR_VBP4
 ((
ušt32_t
)0x00000010)

	)

8578 
	#DSI_VVBPCCR_VBP5
 ((
ušt32_t
)0x00000020)

	)

8579 
	#DSI_VVBPCCR_VBP6
 ((
ušt32_t
)0x00000040)

	)

8580 
	#DSI_VVBPCCR_VBP7
 ((
ušt32_t
)0x00000080)

	)

8581 
	#DSI_VVBPCCR_VBP8
 ((
ušt32_t
)0x00000100)

	)

8582 
	#DSI_VVBPCCR_VBP9
 ((
ušt32_t
)0x00000200)

	)

8585 
	#DSI_VVFPCCR_VFP
 ((
ušt32_t
)0x000003FFè

	)

8586 
	#DSI_VVFPCCR_VFP0
 ((
ušt32_t
)0x00000001)

	)

8587 
	#DSI_VVFPCCR_VFP1
 ((
ušt32_t
)0x00000002)

	)

8588 
	#DSI_VVFPCCR_VFP2
 ((
ušt32_t
)0x00000004)

	)

8589 
	#DSI_VVFPCCR_VFP3
 ((
ušt32_t
)0x00000008)

	)

8590 
	#DSI_VVFPCCR_VFP4
 ((
ušt32_t
)0x00000010)

	)

8591 
	#DSI_VVFPCCR_VFP5
 ((
ušt32_t
)0x00000020)

	)

8592 
	#DSI_VVFPCCR_VFP6
 ((
ušt32_t
)0x00000040)

	)

8593 
	#DSI_VVFPCCR_VFP7
 ((
ušt32_t
)0x00000080)

	)

8594 
	#DSI_VVFPCCR_VFP8
 ((
ušt32_t
)0x00000100)

	)

8595 
	#DSI_VVFPCCR_VFP9
 ((
ušt32_t
)0x00000200)

	)

8598 
	#DSI_VVACCR_VA
 ((
ušt32_t
)0x00003FFFè

	)

8599 
	#DSI_VVACCR_VA0
 ((
ušt32_t
)0x00000001)

	)

8600 
	#DSI_VVACCR_VA1
 ((
ušt32_t
)0x00000002)

	)

8601 
	#DSI_VVACCR_VA2
 ((
ušt32_t
)0x00000004)

	)

8602 
	#DSI_VVACCR_VA3
 ((
ušt32_t
)0x00000008)

	)

8603 
	#DSI_VVACCR_VA4
 ((
ušt32_t
)0x00000010)

	)

8604 
	#DSI_VVACCR_VA5
 ((
ušt32_t
)0x00000020)

	)

8605 
	#DSI_VVACCR_VA6
 ((
ušt32_t
)0x00000040)

	)

8606 
	#DSI_VVACCR_VA7
 ((
ušt32_t
)0x00000080)

	)

8607 
	#DSI_VVACCR_VA8
 ((
ušt32_t
)0x00000100)

	)

8608 
	#DSI_VVACCR_VA9
 ((
ušt32_t
)0x00000200)

	)

8609 
	#DSI_VVACCR_VA10
 ((
ušt32_t
)0x00000400)

	)

8610 
	#DSI_VVACCR_VA11
 ((
ušt32_t
)0x00000800)

	)

8611 
	#DSI_VVACCR_VA12
 ((
ušt32_t
)0x00001000)

	)

8612 
	#DSI_VVACCR_VA13
 ((
ušt32_t
)0x00002000)

	)

8615 
	#DSI_TDCCR_3DM
 ((
ušt32_t
)0x00000003è

	)

8616 
	#DSI_TDCCR_3DM0
 ((
ušt32_t
)0x00000001)

	)

8617 
	#DSI_TDCCR_3DM1
 ((
ušt32_t
)0x00000002)

	)

8619 
	#DSI_TDCCR_3DF
 ((
ušt32_t
)0x0000000Cè

	)

8620 
	#DSI_TDCCR_3DF0
 ((
ušt32_t
)0x00000004)

	)

8621 
	#DSI_TDCCR_3DF1
 ((
ušt32_t
)0x00000008)

	)

8623 
	#DSI_TDCCR_SVS
 ((
ušt32_t
)0x00000010è

	)

8624 
	#DSI_TDCCR_RF
 ((
ušt32_t
)0x00000020è

	)

8625 
	#DSI_TDCCR_S3DC
 ((
ušt32_t
)0x00010000è

	)

8628 
	#DSI_WCFGR_DSIM
 ((
ušt32_t
)0x00000001è

	)

8629 
	#DSI_WCFGR_COLMUX
 ((
ušt32_t
)0x0000000Eè

	)

8630 
	#DSI_WCFGR_COLMUX0
 ((
ušt32_t
)0x00000002)

	)

8631 
	#DSI_WCFGR_COLMUX1
 ((
ušt32_t
)0x00000004)

	)

8632 
	#DSI_WCFGR_COLMUX2
 ((
ušt32_t
)0x00000008)

	)

8634 
	#DSI_WCFGR_TESRC
 ((
ušt32_t
)0x00000010è

	)

8635 
	#DSI_WCFGR_TEPOL
 ((
ušt32_t
)0x00000020è

	)

8636 
	#DSI_WCFGR_AR
 ((
ušt32_t
)0x00000040è

	)

8637 
	#DSI_WCFGR_VSPOL
 ((
ušt32_t
)0x00000080è

	)

8640 
	#DSI_WCR_COLM
 ((
ušt32_t
)0x00000001è

	)

8641 
	#DSI_WCR_SHTDN
 ((
ušt32_t
)0x00000002è

	)

8642 
	#DSI_WCR_LTDCEN
 ((
ušt32_t
)0x00000004è

	)

8643 
	#DSI_WCR_DSIEN
 ((
ušt32_t
)0x00000008è

	)

8646 
	#DSI_WIER_TEIE
 ((
ušt32_t
)0x00000001è

	)

8647 
	#DSI_WIER_ERIE
 ((
ušt32_t
)0x00000002è

	)

8648 
	#DSI_WIER_PLLLIE
 ((
ušt32_t
)0x00000200è

	)

8649 
	#DSI_WIER_PLLUIE
 ((
ušt32_t
)0x00000400è

	)

8650 
	#DSI_WIER_RRIE
 ((
ušt32_t
)0x00002000è

	)

8653 
	#DSI_WISR_TEIF
 ((
ušt32_t
)0x00000001è

	)

8654 
	#DSI_WISR_ERIF
 ((
ušt32_t
)0x00000002è

	)

8655 
	#DSI_WISR_BUSY
 ((
ušt32_t
)0x00000004è

	)

8656 
	#DSI_WISR_PLLLS
 ((
ušt32_t
)0x00000100è

	)

8657 
	#DSI_WISR_PLLLIF
 ((
ušt32_t
)0x00000200è

	)

8658 
	#DSI_WISR_PLLUIF
 ((
ušt32_t
)0x00000400è

	)

8659 
	#DSI_WISR_RRS
 ((
ušt32_t
)0x00001000è

	)

8660 
	#DSI_WISR_RRIF
 ((
ušt32_t
)0x00002000è

	)

8663 
	#DSI_WIFCR_CTEIF
 ((
ušt32_t
)0x00000001è

	)

8664 
	#DSI_WIFCR_CERIF
 ((
ušt32_t
)0x00000002è

	)

8665 
	#DSI_WIFCR_CPLLLIF
 ((
ušt32_t
)0x00000200è

	)

8666 
	#DSI_WIFCR_CPLLUIF
 ((
ušt32_t
)0x00000400è

	)

8667 
	#DSI_WIFCR_CRRIF
 ((
ušt32_t
)0x00002000è

	)

8670 
	#DSI_WPCR0_UIX4
 ((
ušt32_t
)0x0000003Fè

	)

8671 
	#DSI_WPCR0_UIX4_0
 ((
ušt32_t
)0x00000001)

	)

8672 
	#DSI_WPCR0_UIX4_1
 ((
ušt32_t
)0x00000002)

	)

8673 
	#DSI_WPCR0_UIX4_2
 ((
ušt32_t
)0x00000004)

	)

8674 
	#DSI_WPCR0_UIX4_3
 ((
ušt32_t
)0x00000008)

	)

8675 
	#DSI_WPCR0_UIX4_4
 ((
ušt32_t
)0x00000010)

	)

8676 
	#DSI_WPCR0_UIX4_5
 ((
ušt32_t
)0x00000020)

	)

8678 
	#DSI_WPCR0_SWCL
 ((
ušt32_t
)0x00000040è

	)

8679 
	#DSI_WPCR0_SWDL0
 ((
ušt32_t
)0x00000080è

	)

8680 
	#DSI_WPCR0_SWDL1
 ((
ušt32_t
)0x00000100è

	)

8681 
	#DSI_WPCR0_HSICL
 ((
ušt32_t
)0x00000200è

	)

8682 
	#DSI_WPCR0_HSIDL0
 ((
ušt32_t
)0x00000400è

	)

8683 
	#DSI_WPCR0_HSIDL1
 ((
ušt32_t
)0x00000800è

	)

8684 
	#DSI_WPCR0_FTXSMCL
 ((
ušt32_t
)0x00001000è

	)

8685 
	#DSI_WPCR0_FTXSMDL
 ((
ušt32_t
)0x00002000è

	)

8686 
	#DSI_WPCR0_CDOFFDL
 ((
ušt32_t
)0x00004000è

	)

8687 
	#DSI_WPCR0_TDDL
 ((
ušt32_t
)0x00010000è

	)

8688 
	#DSI_WPCR0_PDEN
 ((
ušt32_t
)0x00040000è

	)

8689 
	#DSI_WPCR0_TCLKPREPEN
 ((
ušt32_t
)0x00080000è

	)

8690 
	#DSI_WPCR0_TCLKZEROEN
 ((
ušt32_t
)0x00100000è

	)

8691 
	#DSI_WPCR0_THSPREPEN
 ((
ušt32_t
)0x00200000è

	)

8692 
	#DSI_WPCR0_THSTRAILEN
 ((
ušt32_t
)0x00400000è

	)

8693 
	#DSI_WPCR0_THSZEROEN
 ((
ušt32_t
)0x00800000è

	)

8694 
	#DSI_WPCR0_TLPXDEN
 ((
ušt32_t
)0x01000000è

	)

8695 
	#DSI_WPCR0_THSEXITEN
 ((
ušt32_t
)0x02000000è

	)

8696 
	#DSI_WPCR0_TLPXCEN
 ((
ušt32_t
)0x04000000è

	)

8697 
	#DSI_WPCR0_TCLKPOSTEN
 ((
ušt32_t
)0x08000000è

	)

8700 
	#DSI_WPCR1_HSTXDCL
 ((
ušt32_t
)0x00000003è

	)

8701 
	#DSI_WPCR1_HSTXDCL0
 ((
ušt32_t
)0x00000001)

	)

8702 
	#DSI_WPCR1_HSTXDCL1
 ((
ušt32_t
)0x00000002)

	)

8704 
	#DSI_WPCR1_HSTXDDL
 ((
ušt32_t
)0x0000000Cè

	)

8705 
	#DSI_WPCR1_HSTXDDL0
 ((
ušt32_t
)0x00000004)

	)

8706 
	#DSI_WPCR1_HSTXDDL1
 ((
ušt32_t
)0x00000008)

	)

8708 
	#DSI_WPCR1_LPSRCCL
 ((
ušt32_t
)0x000000C0è

	)

8709 
	#DSI_WPCR1_LPSRCCL0
 ((
ušt32_t
)0x00000040)

	)

8710 
	#DSI_WPCR1_LPSRCCL1
 ((
ušt32_t
)0x00000080)

	)

8712 
	#DSI_WPCR1_LPSRCDL
 ((
ušt32_t
)0x00000300è

	)

8713 
	#DSI_WPCR1_LPSRCDL0
 ((
ušt32_t
)0x00000100)

	)

8714 
	#DSI_WPCR1_LPSRCDL1
 ((
ušt32_t
)0x00000200)

	)

8716 
	#DSI_WPCR1_SDDC
 ((
ušt32_t
)0x00001000è

	)

8718 
	#DSI_WPCR1_LPRXVCDL
 ((
ušt32_t
)0x0000C000è

	)

8719 
	#DSI_WPCR1_LPRXVCDL0
 ((
ušt32_t
)0x00004000)

	)

8720 
	#DSI_WPCR1_LPRXVCDL1
 ((
ušt32_t
)0x00008000)

	)

8722 
	#DSI_WPCR1_HSTXSRCCL
 ((
ušt32_t
)0x00030000è

	)

8723 
	#DSI_WPCR1_HSTXSRCCL0
 ((
ušt32_t
)0x00010000)

	)

8724 
	#DSI_WPCR1_HSTXSRCCL1
 ((
ušt32_t
)0x00020000)

	)

8726 
	#DSI_WPCR1_HSTXSRCDL
 ((
ušt32_t
)0x000C0000è

	)

8727 
	#DSI_WPCR1_HSTXSRCDL0
 ((
ušt32_t
)0x00040000)

	)

8728 
	#DSI_WPCR1_HSTXSRCDL1
 ((
ušt32_t
)0x00080000)

	)

8730 
	#DSI_WPCR1_FLPRXLPM
 ((
ušt32_t
)0x00400000è

	)

8732 
	#DSI_WPCR1_LPRXFT
 ((
ušt32_t
)0x06000000è

	)

8733 
	#DSI_WPCR1_LPRXFT0
 ((
ušt32_t
)0x02000000)

	)

8734 
	#DSI_WPCR1_LPRXFT1
 ((
ušt32_t
)0x04000000)

	)

8737 
	#DSI_WPCR2_TCLKPREP
 ((
ušt32_t
)0x000000FFè

	)

8738 
	#DSI_WPCR2_TCLKPREP0
 ((
ušt32_t
)0x00000001)

	)

8739 
	#DSI_WPCR2_TCLKPREP1
 ((
ušt32_t
)0x00000002)

	)

8740 
	#DSI_WPCR2_TCLKPREP2
 ((
ušt32_t
)0x00000004)

	)

8741 
	#DSI_WPCR2_TCLKPREP3
 ((
ušt32_t
)0x00000008)

	)

8742 
	#DSI_WPCR2_TCLKPREP4
 ((
ušt32_t
)0x00000010)

	)

8743 
	#DSI_WPCR2_TCLKPREP5
 ((
ušt32_t
)0x00000020)

	)

8744 
	#DSI_WPCR2_TCLKPREP6
 ((
ušt32_t
)0x00000040)

	)

8745 
	#DSI_WPCR2_TCLKPREP7
 ((
ušt32_t
)0x00000080)

	)

8747 
	#DSI_WPCR2_TCLKZERO
 ((
ušt32_t
)0x0000FF00è

	)

8748 
	#DSI_WPCR2_TCLKZERO0
 ((
ušt32_t
)0x00000100)

	)

8749 
	#DSI_WPCR2_TCLKZERO1
 ((
ušt32_t
)0x00000200)

	)

8750 
	#DSI_WPCR2_TCLKZERO2
 ((
ušt32_t
)0x00000400)

	)

8751 
	#DSI_WPCR2_TCLKZERO3
 ((
ušt32_t
)0x00000800)

	)

8752 
	#DSI_WPCR2_TCLKZERO4
 ((
ušt32_t
)0x00001000)

	)

8753 
	#DSI_WPCR2_TCLKZERO5
 ((
ušt32_t
)0x00002000)

	)

8754 
	#DSI_WPCR2_TCLKZERO6
 ((
ušt32_t
)0x00004000)

	)

8755 
	#DSI_WPCR2_TCLKZERO7
 ((
ušt32_t
)0x00008000)

	)

8757 
	#DSI_WPCR2_THSPREP
 ((
ušt32_t
)0x00FF0000è

	)

8758 
	#DSI_WPCR2_THSPREP0
 ((
ušt32_t
)0x00010000)

	)

8759 
	#DSI_WPCR2_THSPREP1
 ((
ušt32_t
)0x00020000)

	)

8760 
	#DSI_WPCR2_THSPREP2
 ((
ušt32_t
)0x00040000)

	)

8761 
	#DSI_WPCR2_THSPREP3
 ((
ušt32_t
)0x00080000)

	)

8762 
	#DSI_WPCR2_THSPREP4
 ((
ušt32_t
)0x00100000)

	)

8763 
	#DSI_WPCR2_THSPREP5
 ((
ušt32_t
)0x00200000)

	)

8764 
	#DSI_WPCR2_THSPREP6
 ((
ušt32_t
)0x00400000)

	)

8765 
	#DSI_WPCR2_THSPREP7
 ((
ušt32_t
)0x00800000)

	)

8767 
	#DSI_WPCR2_THSTRAIL
 ((
ušt32_t
)0xFF000000è

	)

8768 
	#DSI_WPCR2_THSTRAIL0
 ((
ušt32_t
)0x01000000)

	)

8769 
	#DSI_WPCR2_THSTRAIL1
 ((
ušt32_t
)0x02000000)

	)

8770 
	#DSI_WPCR2_THSTRAIL2
 ((
ušt32_t
)0x04000000)

	)

8771 
	#DSI_WPCR2_THSTRAIL3
 ((
ušt32_t
)0x08000000)

	)

8772 
	#DSI_WPCR2_THSTRAIL4
 ((
ušt32_t
)0x10000000)

	)

8773 
	#DSI_WPCR2_THSTRAIL5
 ((
ušt32_t
)0x20000000)

	)

8774 
	#DSI_WPCR2_THSTRAIL6
 ((
ušt32_t
)0x40000000)

	)

8775 
	#DSI_WPCR2_THSTRAIL7
 ((
ušt32_t
)0x80000000)

	)

8778 
	#DSI_WPCR3_THSZERO
 ((
ušt32_t
)0x000000FFè

	)

8779 
	#DSI_WPCR3_THSZERO0
 ((
ušt32_t
)0x00000001)

	)

8780 
	#DSI_WPCR3_THSZERO1
 ((
ušt32_t
)0x00000002)

	)

8781 
	#DSI_WPCR3_THSZERO2
 ((
ušt32_t
)0x00000004)

	)

8782 
	#DSI_WPCR3_THSZERO3
 ((
ušt32_t
)0x00000008)

	)

8783 
	#DSI_WPCR3_THSZERO4
 ((
ušt32_t
)0x00000010)

	)

8784 
	#DSI_WPCR3_THSZERO5
 ((
ušt32_t
)0x00000020)

	)

8785 
	#DSI_WPCR3_THSZERO6
 ((
ušt32_t
)0x00000040)

	)

8786 
	#DSI_WPCR3_THSZERO7
 ((
ušt32_t
)0x00000080)

	)

8788 
	#DSI_WPCR3_TLPXD
 ((
ušt32_t
)0x0000FF00è

	)

8789 
	#DSI_WPCR3_TLPXD0
 ((
ušt32_t
)0x00000100)

	)

8790 
	#DSI_WPCR3_TLPXD1
 ((
ušt32_t
)0x00000200)

	)

8791 
	#DSI_WPCR3_TLPXD2
 ((
ušt32_t
)0x00000400)

	)

8792 
	#DSI_WPCR3_TLPXD3
 ((
ušt32_t
)0x00000800)

	)

8793 
	#DSI_WPCR3_TLPXD4
 ((
ušt32_t
)0x00001000)

	)

8794 
	#DSI_WPCR3_TLPXD5
 ((
ušt32_t
)0x00002000)

	)

8795 
	#DSI_WPCR3_TLPXD6
 ((
ušt32_t
)0x00004000)

	)

8796 
	#DSI_WPCR3_TLPXD7
 ((
ušt32_t
)0x00008000)

	)

8798 
	#DSI_WPCR3_THSEXIT
 ((
ušt32_t
)0x00FF0000è

	)

8799 
	#DSI_WPCR3_THSEXIT0
 ((
ušt32_t
)0x00010000)

	)

8800 
	#DSI_WPCR3_THSEXIT1
 ((
ušt32_t
)0x00020000)

	)

8801 
	#DSI_WPCR3_THSEXIT2
 ((
ušt32_t
)0x00040000)

	)

8802 
	#DSI_WPCR3_THSEXIT3
 ((
ušt32_t
)0x00080000)

	)

8803 
	#DSI_WPCR3_THSEXIT4
 ((
ušt32_t
)0x00100000)

	)

8804 
	#DSI_WPCR3_THSEXIT5
 ((
ušt32_t
)0x00200000)

	)

8805 
	#DSI_WPCR3_THSEXIT6
 ((
ušt32_t
)0x00400000)

	)

8806 
	#DSI_WPCR3_THSEXIT7
 ((
ušt32_t
)0x00800000)

	)

8808 
	#DSI_WPCR3_TLPXC
 ((
ušt32_t
)0xFF000000è

	)

8809 
	#DSI_WPCR3_TLPXC0
 ((
ušt32_t
)0x01000000)

	)

8810 
	#DSI_WPCR3_TLPXC1
 ((
ušt32_t
)0x02000000)

	)

8811 
	#DSI_WPCR3_TLPXC2
 ((
ušt32_t
)0x04000000)

	)

8812 
	#DSI_WPCR3_TLPXC3
 ((
ušt32_t
)0x08000000)

	)

8813 
	#DSI_WPCR3_TLPXC4
 ((
ušt32_t
)0x10000000)

	)

8814 
	#DSI_WPCR3_TLPXC5
 ((
ušt32_t
)0x20000000)

	)

8815 
	#DSI_WPCR3_TLPXC6
 ((
ušt32_t
)0x40000000)

	)

8816 
	#DSI_WPCR3_TLPXC7
 ((
ušt32_t
)0x80000000)

	)

8819 
	#DSI_WPCR4_TCLKPOST
 ((
ušt32_t
)0x000000FFè

	)

8820 
	#DSI_WPCR4_TCLKPOST0
 ((
ušt32_t
)0x00000001)

	)

8821 
	#DSI_WPCR4_TCLKPOST1
 ((
ušt32_t
)0x00000002)

	)

8822 
	#DSI_WPCR4_TCLKPOST2
 ((
ušt32_t
)0x00000004)

	)

8823 
	#DSI_WPCR4_TCLKPOST3
 ((
ušt32_t
)0x00000008)

	)

8824 
	#DSI_WPCR4_TCLKPOST4
 ((
ušt32_t
)0x00000010)

	)

8825 
	#DSI_WPCR4_TCLKPOST5
 ((
ušt32_t
)0x00000020)

	)

8826 
	#DSI_WPCR4_TCLKPOST6
 ((
ušt32_t
)0x00000040)

	)

8827 
	#DSI_WPCR4_TCLKPOST7
 ((
ušt32_t
)0x00000080)

	)

8830 
	#DSI_WRPCR_PLLEN
 ((
ušt32_t
)0x00000001è

	)

8831 
	#DSI_WRPCR_PLL_NDIV
 ((
ušt32_t
)0x000001FCè

	)

8832 
	#DSI_WRPCR_PLL_NDIV0
 ((
ušt32_t
)0x00000004)

	)

8833 
	#DSI_WRPCR_PLL_NDIV1
 ((
ušt32_t
)0x00000008)

	)

8834 
	#DSI_WRPCR_PLL_NDIV2
 ((
ušt32_t
)0x00000010)

	)

8835 
	#DSI_WRPCR_PLL_NDIV3
 ((
ušt32_t
)0x00000020)

	)

8836 
	#DSI_WRPCR_PLL_NDIV4
 ((
ušt32_t
)0x00000040)

	)

8837 
	#DSI_WRPCR_PLL_NDIV5
 ((
ušt32_t
)0x00000080)

	)

8838 
	#DSI_WRPCR_PLL_NDIV6
 ((
ušt32_t
)0x00000100)

	)

8840 
	#DSI_WRPCR_PLL_IDF
 ((
ušt32_t
)0x00007800è

	)

8841 
	#DSI_WRPCR_PLL_IDF0
 ((
ušt32_t
)0x00000800)

	)

8842 
	#DSI_WRPCR_PLL_IDF1
 ((
ušt32_t
)0x00001000)

	)

8843 
	#DSI_WRPCR_PLL_IDF2
 ((
ušt32_t
)0x00002000)

	)

8844 
	#DSI_WRPCR_PLL_IDF3
 ((
ušt32_t
)0x00004000)

	)

8846 
	#DSI_WRPCR_PLL_ODF
 ((
ušt32_t
)0x00030000è

	)

8847 
	#DSI_WRPCR_PLL_ODF0
 ((
ušt32_t
)0x00010000)

	)

8848 
	#DSI_WRPCR_PLL_ODF1
 ((
ušt32_t
)0x00020000)

	)

8850 
	#DSI_WRPCR_REGEN
 ((
ušt32_t
)0x01000000è

	)

8859 
	#PWR_CR_LPDS
 ((
ušt32_t
)0x00000001è

	)

8860 
	#PWR_CR_PDDS
 ((
ušt32_t
)0x00000002è

	)

8861 
	#PWR_CR_CWUF
 ((
ušt32_t
)0x00000004è

	)

8862 
	#PWR_CR_CSBF
 ((
ušt32_t
)0x00000008è

	)

8863 
	#PWR_CR_PVDE
 ((
ušt32_t
)0x00000010è

	)

8865 
	#PWR_CR_PLS
 ((
ušt32_t
)0x000000E0è

	)

8866 
	#PWR_CR_PLS_0
 ((
ušt32_t
)0x00000020è

	)

8867 
	#PWR_CR_PLS_1
 ((
ušt32_t
)0x00000040è

	)

8868 
	#PWR_CR_PLS_2
 ((
ušt32_t
)0x00000080è

	)

8871 
	#PWR_CR_PLS_LEV0
 ((
ušt32_t
)0x00000000è

	)

8872 
	#PWR_CR_PLS_LEV1
 ((
ušt32_t
)0x00000020è

	)

8873 
	#PWR_CR_PLS_LEV2
 ((
ušt32_t
)0x00000040è

	)

8874 
	#PWR_CR_PLS_LEV3
 ((
ušt32_t
)0x00000060è

	)

8875 
	#PWR_CR_PLS_LEV4
 ((
ušt32_t
)0x00000080è

	)

8876 
	#PWR_CR_PLS_LEV5
 ((
ušt32_t
)0x000000A0è

	)

8877 
	#PWR_CR_PLS_LEV6
 ((
ušt32_t
)0x000000C0è

	)

8878 
	#PWR_CR_PLS_LEV7
 ((
ušt32_t
)0x000000E0è

	)

8880 
	#PWR_CR_DBP
 ((
ušt32_t
)0x00000100è

	)

8881 
	#PWR_CR_FPDS
 ((
ušt32_t
)0x00000200è

	)

8882 
	#PWR_CR_LPUDS
 ((
ušt32_t
)0x00000400è

	)

8883 
	#PWR_CR_MRUDS
 ((
ušt32_t
)0x00000800è

	)

8885 
	#PWR_CR_LPLVDS
 ((
ušt32_t
)0x00000400è

	)

8886 
	#PWR_CR_MRLVDS
 ((
ušt32_t
)0x00000800è

	)

8888 
	#PWR_CR_ADCDC1
 ((
ušt32_t
)0x00002000è

	)

8890 
	#PWR_CR_VOS
 ((
ušt32_t
)0x0000C000è

	)

8891 
	#PWR_CR_VOS_0
 ((
ušt32_t
)0x00004000è

	)

8892 
	#PWR_CR_VOS_1
 ((
ušt32_t
)0x00008000è

	)

8894 
	#PWR_CR_ODEN
 ((
ušt32_t
)0x00010000è

	)

8895 
	#PWR_CR_ODSWEN
 ((
ušt32_t
)0x00020000è

	)

8896 
	#PWR_CR_UDEN
 ((
ušt32_t
)0x000C0000è

	)

8897 
	#PWR_CR_UDEN_0
 ((
ušt32_t
)0x00040000è

	)

8898 
	#PWR_CR_UDEN_1
 ((
ušt32_t
)0x00080000è

	)

8900 
	#PWR_CR_FMSSR
 ((
ušt32_t
)0x00100000è

	)

8901 
	#PWR_CR_FISSR
 ((
ušt32_t
)0x00200000è

	)

8904 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8907 
	#PWR_CSR_WUF
 ((
ušt32_t
)0x00000001è

	)

8908 
	#PWR_CSR_SBF
 ((
ušt32_t
)0x00000002è

	)

8909 
	#PWR_CSR_PVDO
 ((
ušt32_t
)0x00000004è

	)

8910 
	#PWR_CSR_BRR
 ((
ušt32_t
)0x00000008è

	)

8911 
	#PWR_CSR_WUPP
 ((
ušt32_t
)0x00000080è

	)

8912 
	#PWR_CSR_EWUP
 ((
ušt32_t
)0x00000100è

	)

8913 
	#PWR_CSR_BRE
 ((
ušt32_t
)0x00000200è

	)

8914 
	#PWR_CSR_VOSRDY
 ((
ušt32_t
)0x00004000è

	)

8915 
	#PWR_CSR_ODRDY
 ((
ušt32_t
)0x00010000è

	)

8916 
	#PWR_CSR_ODSWRDY
 ((
ušt32_t
)0x00020000è

	)

8917 
	#PWR_CSR_UDSWRDY
 ((
ušt32_t
)0x000C0000è

	)

8920 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8922 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

8929 
	#QUADSPI_CR_EN
 ((
ušt32_t
)0x00000001è

	)

8930 
	#QUADSPI_CR_ABORT
 ((
ušt32_t
)0x00000002è

	)

8931 
	#QUADSPI_CR_DMAEN
 ((
ušt32_t
)0x00000004è

	)

8932 
	#QUADSPI_CR_TCEN
 ((
ušt32_t
)0x00000008è

	)

8933 
	#QUADSPI_CR_SSHIFT
 ((
ušt32_t
)0x00000010è

	)

8934 
	#QUADSPI_CR_DFM
 ((
ušt32_t
)0x00000040è

	)

8935 
	#QUADSPI_CR_FSEL
 ((
ušt32_t
)0x00000080è

	)

8936 
	#QUADSPI_CR_FTHRES
 ((
ušt32_t
)0x00001F00è

	)

8937 
	#QUADSPI_CR_FTHRES_0
 ((
ušt32_t
)0x00000100è

	)

8938 
	#QUADSPI_CR_FTHRES_1
 ((
ušt32_t
)0x00000200è

	)

8939 
	#QUADSPI_CR_FTHRES_2
 ((
ušt32_t
)0x00000400è

	)

8940 
	#QUADSPI_CR_FTHRES_3
 ((
ušt32_t
)0x00000800è

	)

8941 
	#QUADSPI_CR_FTHRES_4
 ((
ušt32_t
)0x00001000è

	)

8942 
	#QUADSPI_CR_TEIE
 ((
ušt32_t
)0x00010000è

	)

8943 
	#QUADSPI_CR_TCIE
 ((
ušt32_t
)0x00020000è

	)

8944 
	#QUADSPI_CR_FTIE
 ((
ušt32_t
)0x00040000è

	)

8945 
	#QUADSPI_CR_SMIE
 ((
ušt32_t
)0x00080000è

	)

8946 
	#QUADSPI_CR_TOIE
 ((
ušt32_t
)0x00100000è

	)

8947 
	#QUADSPI_CR_APMS
 ((
ušt32_t
)0x00400000è

	)

8948 
	#QUADSPI_CR_PMM
 ((
ušt32_t
)0x00800000è

	)

8949 
	#QUADSPI_CR_PRESCALER
 ((
ušt32_t
)0xFF000000è

	)

8950 
	#QUADSPI_CR_PRESCALER_0
 ((
ušt32_t
)0x01000000è

	)

8951 
	#QUADSPI_CR_PRESCALER_1
 ((
ušt32_t
)0x02000000è

	)

8952 
	#QUADSPI_CR_PRESCALER_2
 ((
ušt32_t
)0x04000000è

	)

8953 
	#QUADSPI_CR_PRESCALER_3
 ((
ušt32_t
)0x08000000è

	)

8954 
	#QUADSPI_CR_PRESCALER_4
 ((
ušt32_t
)0x10000000è

	)

8955 
	#QUADSPI_CR_PRESCALER_5
 ((
ušt32_t
)0x20000000è

	)

8956 
	#QUADSPI_CR_PRESCALER_6
 ((
ušt32_t
)0x40000000è

	)

8957 
	#QUADSPI_CR_PRESCALER_7
 ((
ušt32_t
)0x80000000è

	)

8960 
	#QUADSPI_DCR_CKMODE
 ((
ušt32_t
)0x00000001è

	)

8961 
	#QUADSPI_DCR_CSHT
 ((
ušt32_t
)0x00000700è

	)

8962 
	#QUADSPI_DCR_CSHT_0
 ((
ušt32_t
)0x00000100è

	)

8963 
	#QUADSPI_DCR_CSHT_1
 ((
ušt32_t
)0x00000200è

	)

8964 
	#QUADSPI_DCR_CSHT_2
 ((
ušt32_t
)0x00000400è

	)

8965 
	#QUADSPI_DCR_FSIZE
 ((
ušt32_t
)0x001F0000è

	)

8966 
	#QUADSPI_DCR_FSIZE_0
 ((
ušt32_t
)0x00010000è

	)

8967 
	#QUADSPI_DCR_FSIZE_1
 ((
ušt32_t
)0x00020000è

	)

8968 
	#QUADSPI_DCR_FSIZE_2
 ((
ušt32_t
)0x00040000è

	)

8969 
	#QUADSPI_DCR_FSIZE_3
 ((
ušt32_t
)0x00080000è

	)

8970 
	#QUADSPI_DCR_FSIZE_4
 ((
ušt32_t
)0x00100000è

	)

8973 
	#QUADSPI_SR_TEF
 ((
ušt32_t
)0x00000001è

	)

8974 
	#QUADSPI_SR_TCF
 ((
ušt32_t
)0x00000002è

	)

8975 
	#QUADSPI_SR_FTF
 ((
ušt32_t
)0x00000004è

	)

8976 
	#QUADSPI_SR_SMF
 ((
ušt32_t
)0x00000008è

	)

8977 
	#QUADSPI_SR_TOF
 ((
ušt32_t
)0x00000010è

	)

8978 
	#QUADSPI_SR_BUSY
 ((
ušt32_t
)0x00000020è

	)

8979 
	#QUADSPI_SR_FLEVEL
 ((
ušt32_t
)0x00003F00è

	)

8980 
	#QUADSPI_SR_FLEVEL_0
 ((
ušt32_t
)0x00000100è

	)

8981 
	#QUADSPI_SR_FLEVEL_1
 ((
ušt32_t
)0x00000200è

	)

8982 
	#QUADSPI_SR_FLEVEL_2
 ((
ušt32_t
)0x00000400è

	)

8983 
	#QUADSPI_SR_FLEVEL_3
 ((
ušt32_t
)0x00000800è

	)

8984 
	#QUADSPI_SR_FLEVEL_4
 ((
ušt32_t
)0x00001000è

	)

8985 
	#QUADSPI_SR_FLEVEL_5
 ((
ušt32_t
)0x00002000è

	)

8988 
	#QUADSPI_FCR_CTEF
 ((
ušt32_t
)0x00000001è

	)

8989 
	#QUADSPI_FCR_CTCF
 ((
ušt32_t
)0x00000002è

	)

8990 
	#QUADSPI_FCR_CSMF
 ((
ušt32_t
)0x00000008è

	)

8991 
	#QUADSPI_FCR_CTOF
 ((
ušt32_t
)0x00000010è

	)

8994 
	#QUADSPI_DLR_DL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8997 
	#QUADSPI_CCR_INSTRUCTION
 ((
ušt32_t
)0x000000FFè

	)

8998 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ušt32_t
)0x00000001è

	)

8999 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ušt32_t
)0x00000002è

	)

9000 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ušt32_t
)0x00000004è

	)

9001 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ušt32_t
)0x00000008è

	)

9002 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ušt32_t
)0x00000010è

	)

9003 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ušt32_t
)0x00000020è

	)

9004 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ušt32_t
)0x00000040è

	)

9005 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ušt32_t
)0x00000080è

	)

9006 
	#QUADSPI_CCR_IMODE
 ((
ušt32_t
)0x00000300è

	)

9007 
	#QUADSPI_CCR_IMODE_0
 ((
ušt32_t
)0x00000100è

	)

9008 
	#QUADSPI_CCR_IMODE_1
 ((
ušt32_t
)0x00000200è

	)

9009 
	#QUADSPI_CCR_ADMODE
 ((
ušt32_t
)0x00000C00è

	)

9010 
	#QUADSPI_CCR_ADMODE_0
 ((
ušt32_t
)0x00000400è

	)

9011 
	#QUADSPI_CCR_ADMODE_1
 ((
ušt32_t
)0x00000800è

	)

9012 
	#QUADSPI_CCR_ADSIZE
 ((
ušt32_t
)0x00003000è

	)

9013 
	#QUADSPI_CCR_ADSIZE_0
 ((
ušt32_t
)0x00001000è

	)

9014 
	#QUADSPI_CCR_ADSIZE_1
 ((
ušt32_t
)0x00002000è

	)

9015 
	#QUADSPI_CCR_ABMODE
 ((
ušt32_t
)0x0000C000è

	)

9016 
	#QUADSPI_CCR_ABMODE_0
 ((
ušt32_t
)0x00004000è

	)

9017 
	#QUADSPI_CCR_ABMODE_1
 ((
ušt32_t
)0x00008000è

	)

9018 
	#QUADSPI_CCR_ABSIZE
 ((
ušt32_t
)0x00030000è

	)

9019 
	#QUADSPI_CCR_ABSIZE_0
 ((
ušt32_t
)0x00010000è

	)

9020 
	#QUADSPI_CCR_ABSIZE_1
 ((
ušt32_t
)0x00020000è

	)

9021 
	#QUADSPI_CCR_DCYC
 ((
ušt32_t
)0x007C0000è

	)

9022 
	#QUADSPI_CCR_DCYC_0
 ((
ušt32_t
)0x00040000è

	)

9023 
	#QUADSPI_CCR_DCYC_1
 ((
ušt32_t
)0x00080000è

	)

9024 
	#QUADSPI_CCR_DCYC_2
 ((
ušt32_t
)0x00100000è

	)

9025 
	#QUADSPI_CCR_DCYC_3
 ((
ušt32_t
)0x00200000è

	)

9026 
	#QUADSPI_CCR_DCYC_4
 ((
ušt32_t
)0x00400000è

	)

9027 
	#QUADSPI_CCR_DMODE
 ((
ušt32_t
)0x03000000è

	)

9028 
	#QUADSPI_CCR_DMODE_0
 ((
ušt32_t
)0x01000000è

	)

9029 
	#QUADSPI_CCR_DMODE_1
 ((
ušt32_t
)0x02000000è

	)

9030 
	#QUADSPI_CCR_FMODE
 ((
ušt32_t
)0x0C000000è

	)

9031 
	#QUADSPI_CCR_FMODE_0
 ((
ušt32_t
)0x04000000è

	)

9032 
	#QUADSPI_CCR_FMODE_1
 ((
ušt32_t
)0x08000000è

	)

9033 
	#QUADSPI_CCR_SIOO
 ((
ušt32_t
)0x10000000è

	)

9034 
	#QUADSPI_CCR_DHHC
 ((
ušt32_t
)0x40000000è

	)

9035 
	#QUADSPI_CCR_DDRM
 ((
ušt32_t
)0x80000000è

	)

9037 
	#QUADSPI_AR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

9040 
	#QUADSPI_ABR_ALTERNATE
 ((
ušt32_t
)0xFFFFFFFFè

	)

9043 
	#QUADSPI_DR_DATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

9046 
	#QUADSPI_PSMKR_MASK
 ((
ušt32_t
)0xFFFFFFFFè

	)

9049 
	#QUADSPI_PSMAR_MATCH
 ((
ušt32_t
)0xFFFFFFFFè

	)

9052 
	#QUADSPI_PIR_INTERVAL
 ((
ušt32_t
)0x0000FFFFè

	)

9055 
	#QUADSPI_LPTR_TIMEOUT
 ((
ušt32_t
)0x0000FFFFè

	)

9064 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

9065 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

9067 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

9068 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

9069 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

9070 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

9071 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

9072 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

9074 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

9075 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

9076 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

9077 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

9078 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

9079 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

9080 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

9081 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

9082 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

9084 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

9085 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

9086 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

9087 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

9088 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

9089 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

9090 
	#RCC_CR_PLLI2SON
 ((
ušt32_t
)0x04000000)

	)

9091 
	#RCC_CR_PLLI2SRDY
 ((
ušt32_t
)0x08000000)

	)

9092 
	#RCC_CR_PLLSAION
 ((
ušt32_t
)0x10000000)

	)

9093 
	#RCC_CR_PLLSAIRDY
 ((
ušt32_t
)0x20000000)

	)

9096 
	#RCC_PLLCFGR_PLLM
 ((
ušt32_t
)0x0000003F)

	)

9097 
	#RCC_PLLCFGR_PLLM_0
 ((
ušt32_t
)0x00000001)

	)

9098 
	#RCC_PLLCFGR_PLLM_1
 ((
ušt32_t
)0x00000002)

	)

9099 
	#RCC_PLLCFGR_PLLM_2
 ((
ušt32_t
)0x00000004)

	)

9100 
	#RCC_PLLCFGR_PLLM_3
 ((
ušt32_t
)0x00000008)

	)

9101 
	#RCC_PLLCFGR_PLLM_4
 ((
ušt32_t
)0x00000010)

	)

9102 
	#RCC_PLLCFGR_PLLM_5
 ((
ušt32_t
)0x00000020)

	)

9104 
	#RCC_PLLCFGR_PLLN
 ((
ušt32_t
)0x00007FC0)

	)

9105 
	#RCC_PLLCFGR_PLLN_0
 ((
ušt32_t
)0x00000040)

	)

9106 
	#RCC_PLLCFGR_PLLN_1
 ((
ušt32_t
)0x00000080)

	)

9107 
	#RCC_PLLCFGR_PLLN_2
 ((
ušt32_t
)0x00000100)

	)

9108 
	#RCC_PLLCFGR_PLLN_3
 ((
ušt32_t
)0x00000200)

	)

9109 
	#RCC_PLLCFGR_PLLN_4
 ((
ušt32_t
)0x00000400)

	)

9110 
	#RCC_PLLCFGR_PLLN_5
 ((
ušt32_t
)0x00000800)

	)

9111 
	#RCC_PLLCFGR_PLLN_6
 ((
ušt32_t
)0x00001000)

	)

9112 
	#RCC_PLLCFGR_PLLN_7
 ((
ušt32_t
)0x00002000)

	)

9113 
	#RCC_PLLCFGR_PLLN_8
 ((
ušt32_t
)0x00004000)

	)

9115 
	#RCC_PLLCFGR_PLLP
 ((
ušt32_t
)0x00030000)

	)

9116 
	#RCC_PLLCFGR_PLLP_0
 ((
ušt32_t
)0x00010000)

	)

9117 
	#RCC_PLLCFGR_PLLP_1
 ((
ušt32_t
)0x00020000)

	)

9119 
	#RCC_PLLCFGR_PLLSRC
 ((
ušt32_t
)0x00400000)

	)

9120 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00400000)

	)

9121 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ušt32_t
)0x00000000)

	)

9123 
	#RCC_PLLCFGR_PLLQ
 ((
ušt32_t
)0x0F000000)

	)

9124 
	#RCC_PLLCFGR_PLLQ_0
 ((
ušt32_t
)0x01000000)

	)

9125 
	#RCC_PLLCFGR_PLLQ_1
 ((
ušt32_t
)0x02000000)

	)

9126 
	#RCC_PLLCFGR_PLLQ_2
 ((
ušt32_t
)0x04000000)

	)

9127 
	#RCC_PLLCFGR_PLLQ_3
 ((
ušt32_t
)0x08000000)

	)

9129 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9130 
	#RCC_PLLCFGR_PLLR
 ((
ušt32_t
)0x70000000)

	)

9131 
	#RCC_PLLCFGR_PLLR_0
 ((
ušt32_t
)0x10000000)

	)

9132 
	#RCC_PLLCFGR_PLLR_1
 ((
ušt32_t
)0x20000000)

	)

9133 
	#RCC_PLLCFGR_PLLR_2
 ((
ušt32_t
)0x40000000)

	)

9138 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

9139 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

9140 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

9142 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

9143 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

9144 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

9145 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9146 
	#RCC_CFGR_SW_PLLR
 ((
ušt32_t
)0x00000003è

	)

9150 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

9151 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

9152 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

9154 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

9155 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

9156 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

9157 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F469_479xx
è|| defšed(
STM32F446xx
)

9158 
	#RCC_CFGR_SWS_PLLR
 ((
ušt32_t
)0x0000000Cè

	)

9162 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

9163 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

9164 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

9165 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

9166 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

9168 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

9169 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

9170 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

9171 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

9172 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

9173 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

9174 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

9175 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

9176 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

9178 #ià
defšed
(
STM32F410xx
)

9180 
	#RCC_CFGR_MCO1EN
 ((
ušt32_t
)0x00000100è

	)

9182 
	#RCC_CFGR_MCO2EN
 ((
ušt32_t
)0x00000200è

	)

9185 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00001C00è

	)

9186 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000400è

	)

9187 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000800è

	)

9188 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00001000è

	)

9190 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

9191 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00001000è

	)

9192 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00001400è

	)

9193 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00001800è

	)

9194 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00001C00è

	)

9197 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x0000E000è

	)

9198 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00002000è

	)

9199 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00004000è

	)

9200 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00008000è

	)

9202 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

9203 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00008000è

	)

9204 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x0000A000è

	)

9205 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x0000C000è

	)

9206 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x0000E000è

	)

9209 
	#RCC_CFGR_RTCPRE
 ((
ušt32_t
)0x001F0000)

	)

9210 
	#RCC_CFGR_RTCPRE_0
 ((
ušt32_t
)0x00010000)

	)

9211 
	#RCC_CFGR_RTCPRE_1
 ((
ušt32_t
)0x00020000)

	)

9212 
	#RCC_CFGR_RTCPRE_2
 ((
ušt32_t
)0x00040000)

	)

9213 
	#RCC_CFGR_RTCPRE_3
 ((
ušt32_t
)0x00080000)

	)

9214 
	#RCC_CFGR_RTCPRE_4
 ((
ušt32_t
)0x00100000)

	)

9217 
	#RCC_CFGR_MCO1
 ((
ušt32_t
)0x00600000)

	)

9218 
	#RCC_CFGR_MCO1_0
 ((
ušt32_t
)0x00200000)

	)

9219 
	#RCC_CFGR_MCO1_1
 ((
ušt32_t
)0x00400000)

	)

9221 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000)

	)

9223 
	#RCC_CFGR_MCO1PRE
 ((
ušt32_t
)0x07000000)

	)

9224 
	#RCC_CFGR_MCO1PRE_0
 ((
ušt32_t
)0x01000000)

	)

9225 
	#RCC_CFGR_MCO1PRE_1
 ((
ušt32_t
)0x02000000)

	)

9226 
	#RCC_CFGR_MCO1PRE_2
 ((
ušt32_t
)0x04000000)

	)

9228 
	#RCC_CFGR_MCO2PRE
 ((
ušt32_t
)0x38000000)

	)

9229 
	#RCC_CFGR_MCO2PRE_0
 ((
ušt32_t
)0x08000000)

	)

9230 
	#RCC_CFGR_MCO2PRE_1
 ((
ušt32_t
)0x10000000)

	)

9231 
	#RCC_CFGR_MCO2PRE_2
 ((
ušt32_t
)0x20000000)

	)

9233 
	#RCC_CFGR_MCO2
 ((
ušt32_t
)0xC0000000)

	)

9234 
	#RCC_CFGR_MCO2_0
 ((
ušt32_t
)0x40000000)

	)

9235 
	#RCC_CFGR_MCO2_1
 ((
ušt32_t
)0x80000000)

	)

9238 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001)

	)

9239 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002)

	)

9240 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004)

	)

9241 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008)

	)

9242 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010)

	)

9243 
	#RCC_CIR_PLLI2SRDYF
 ((
ušt32_t
)0x00000020)

	)

9244 
	#RCC_CIR_PLLSAIRDYF
 ((
ušt32_t
)0x00000040)

	)

9245 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080)

	)

9246 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100)

	)

9247 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200)

	)

9248 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400)

	)

9249 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800)

	)

9250 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000)

	)

9251 
	#RCC_CIR_PLLI2SRDYIE
 ((
ušt32_t
)0x00002000)

	)

9252 
	#RCC_CIR_PLLSAIRDYIE
 ((
ušt32_t
)0x00004000)

	)

9253 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000)

	)

9254 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000)

	)

9255 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000)

	)

9256 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000)

	)

9257 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000)

	)

9258 
	#RCC_CIR_PLLI2SRDYC
 ((
ušt32_t
)0x00200000)

	)

9259 
	#RCC_CIR_PLLSAIRDYC
 ((
ušt32_t
)0x00400000)

	)

9260 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000)

	)

9263 
	#RCC_AHB1RSTR_GPIOARST
 ((
ušt32_t
)0x00000001)

	)

9264 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ušt32_t
)0x00000002)

	)

9265 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ušt32_t
)0x00000004)

	)

9266 
	#RCC_AHB1RSTR_GPIODRST
 ((
ušt32_t
)0x00000008)

	)

9267 
	#RCC_AHB1RSTR_GPIOERST
 ((
ušt32_t
)0x00000010)

	)

9268 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ušt32_t
)0x00000020)

	)

9269 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ušt32_t
)0x00000040)

	)

9270 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ušt32_t
)0x00000080)

	)

9271 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ušt32_t
)0x00000100)

	)

9272 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ušt32_t
)0x00000200)

	)

9273 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ušt32_t
)0x00000400)

	)

9274 
	#RCC_AHB1RSTR_CRCRST
 ((
ušt32_t
)0x00001000)

	)

9275 
	#RCC_AHB1RSTR_DMA1RST
 ((
ušt32_t
)0x00200000)

	)

9276 
	#RCC_AHB1RSTR_DMA2RST
 ((
ušt32_t
)0x00400000)

	)

9277 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ušt32_t
)0x00800000)

	)

9278 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ušt32_t
)0x02000000)

	)

9279 
	#RCC_AHB1RSTR_OTGHRST
 ((
ušt32_t
)0x10000000)

	)

9282 
	#RCC_AHB2RSTR_DCMIRST
 ((
ušt32_t
)0x00000001)

	)

9283 
	#RCC_AHB2RSTR_CRYPRST
 ((
ušt32_t
)0x00000010)

	)

9284 
	#RCC_AHB2RSTR_HASHRST
 ((
ušt32_t
)0x00000020)

	)

9286 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9287 
	#RCC_AHB2RSTR_RNGRST
 ((
ušt32_t
)0x00000040)

	)

9288 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ušt32_t
)0x00000080)

	)

9291 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9292 
	#RCC_AHB3RSTR_FSMCRST
 ((
ušt32_t
)0x00000001)

	)

9295 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9296 
	#RCC_AHB3RSTR_FMCRST
 ((
ušt32_t
)0x00000001)

	)

9298 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9299 
	#RCC_AHB3RSTR_QSPIRST
 ((
ušt32_t
)0x00000002)

	)

9303 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001)

	)

9304 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002)

	)

9305 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004)

	)

9306 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008)

	)

9307 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010)

	)

9308 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020)

	)

9309 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040)

	)

9310 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080)

	)

9311 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100)

	)

9312 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9313 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ušt32_t
)0x00000200)

	)

9315 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800)

	)

9316 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000)

	)

9317 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000)

	)

9318 #ià
defšed
(
STM32F446xx
)

9319 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ušt32_t
)0x00010000)

	)

9321 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000)

	)

9322 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000)

	)

9323 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000)

	)

9324 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000)

	)

9325 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000)

	)

9326 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000)

	)

9327 
	#RCC_APB1RSTR_I2C3RST
 ((
ušt32_t
)0x00800000)

	)

9328 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9329 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ušt32_t
)0x01000000)

	)

9331 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000)

	)

9332 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000)

	)

9333 #ià
defšed
(
STM32F446xx
)

9334 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x08000000)

	)

9336 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000)

	)

9337 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000)

	)

9338 
	#RCC_APB1RSTR_UART7RST
 ((
ušt32_t
)0x40000000)

	)

9339 
	#RCC_APB1RSTR_UART8RST
 ((
ušt32_t
)0x80000000)

	)

9342 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000001)

	)

9343 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00000002)

	)

9344 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00000010)

	)

9345 
	#RCC_APB2RSTR_USART6RST
 ((
ušt32_t
)0x00000020)

	)

9346 
	#RCC_APB2RSTR_UART9RST
 ((
ušt32_t
)0x00000040)

	)

9347 
	#RCC_APB2RSTR_UART10RST
 ((
ušt32_t
)0x00000080)

	)

9348 
	#RCC_APB2RSTR_ADCRST
 ((
ušt32_t
)0x00000100)

	)

9349 
	#RCC_APB2RSTR_SDIORST
 ((
ušt32_t
)0x00000800)

	)

9350 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000)

	)

9351 
	#RCC_APB2RSTR_SPI4RST
 ((
ušt32_t
)0x00002000)

	)

9352 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00004000)

	)

9353 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00010000)

	)

9354 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00020000)

	)

9355 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00040000)

	)

9356 
	#RCC_APB2RSTR_SPI5RST
 ((
ušt32_t
)0x00100000)

	)

9357 
	#RCC_APB2RSTR_SPI6RST
 ((
ušt32_t
)0x00200000)

	)

9358 
	#RCC_APB2RSTR_SAI1RST
 ((
ušt32_t
)0x00400000)

	)

9359 #ià
defšed
(
STM32F446xx
)

9360 
	#RCC_APB2RSTR_SAI2RST
 ((
ušt32_t
)0x00800000)

	)

9362 
	#RCC_APB2RSTR_LTDCRST
 ((
ušt32_t
)0x04000000)

	)

9363 #ià
defšed
(
STM32F469_479xx
)

9364 
	#RCC_APB2RSTR_DSIRST
 ((
ušt32_t
)0x08000000)

	)

9366 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9367 
	#RCC_APB2RSTR_DFSDM1RST
 ((
ušt32_t
)0x01000000)

	)

9370 #ià
defšed
(
STM32F413_423xx
)

9371 
	#RCC_APB2RSTR_DFSDM2RST
 ((
ušt32_t
)0x02000000)

	)

9374 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9375 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9378 
	#RCC_AHB1ENR_GPIOAEN
 ((
ušt32_t
)0x00000001)

	)

9379 
	#RCC_AHB1ENR_GPIOBEN
 ((
ušt32_t
)0x00000002)

	)

9380 
	#RCC_AHB1ENR_GPIOCEN
 ((
ušt32_t
)0x00000004)

	)

9381 
	#RCC_AHB1ENR_GPIODEN
 ((
ušt32_t
)0x00000008)

	)

9382 
	#RCC_AHB1ENR_GPIOEEN
 ((
ušt32_t
)0x00000010)

	)

9383 
	#RCC_AHB1ENR_GPIOFEN
 ((
ušt32_t
)0x00000020)

	)

9384 
	#RCC_AHB1ENR_GPIOGEN
 ((
ušt32_t
)0x00000040)

	)

9385 
	#RCC_AHB1ENR_GPIOHEN
 ((
ušt32_t
)0x00000080)

	)

9386 
	#RCC_AHB1ENR_GPIOIEN
 ((
ušt32_t
)0x00000100)

	)

9387 
	#RCC_AHB1ENR_GPIOJEN
 ((
ušt32_t
)0x00000200)

	)

9388 
	#RCC_AHB1ENR_GPIOKEN
 ((
ušt32_t
)0x00000400)

	)

9389 
	#RCC_AHB1ENR_CRCEN
 ((
ušt32_t
)0x00001000)

	)

9390 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ušt32_t
)0x00040000)

	)

9391 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

9392 
	#RCC_AHB1ENR_DMA1EN
 ((
ušt32_t
)0x00200000)

	)

9393 
	#RCC_AHB1ENR_DMA2EN
 ((
ušt32_t
)0x00400000)

	)

9394 
	#RCC_AHB1ENR_DMA2DEN
 ((
ušt32_t
)0x00800000)

	)

9395 
	#RCC_AHB1ENR_ETHMACEN
 ((
ušt32_t
)0x02000000)

	)

9396 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ušt32_t
)0x04000000)

	)

9397 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ušt32_t
)0x08000000)

	)

9398 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ušt32_t
)0x10000000)

	)

9399 
	#RCC_AHB1ENR_OTGHSEN
 ((
ušt32_t
)0x20000000)

	)

9400 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ušt32_t
)0x40000000)

	)

9403 
	#RCC_AHB2ENR_DCMIEN
 ((
ušt32_t
)0x00000001)

	)

9404 
	#RCC_AHB2ENR_CRYPEN
 ((
ušt32_t
)0x00000010)

	)

9405 
	#RCC_AHB2ENR_HASHEN
 ((
ušt32_t
)0x00000020)

	)

9406 
	#RCC_AHB2ENR_RNGEN
 ((
ušt32_t
)0x00000040)

	)

9407 
	#RCC_AHB2ENR_OTGFSEN
 ((
ušt32_t
)0x00000080)

	)

9411 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9412 
	#RCC_AHB3ENR_FSMCEN
 ((
ušt32_t
)0x00000001)

	)

9415 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9416 
	#RCC_AHB3ENR_FMCEN
 ((
ušt32_t
)0x00000001)

	)

9419 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9420 
	#RCC_AHB3ENR_QSPIEN
 ((
ušt32_t
)0x00000002)

	)

9424 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001)

	)

9425 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002)

	)

9426 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004)

	)

9427 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008)

	)

9428 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010)

	)

9429 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020)

	)

9430 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040)

	)

9431 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080)

	)

9432 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100)

	)

9433 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9434 
	#RCC_APB1ENR_LPTIM1EN
 ((
ušt32_t
)0x00000200)

	)

9436 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

9437 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000)

	)

9438 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000)

	)

9439 #ià
defšed
(
STM32F446xx
)

9440 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ušt32_t
)0x00010000)

	)

9442 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000)

	)

9443 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000)

	)

9444 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000)

	)

9445 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000)

	)

9446 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000)

	)

9447 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000)

	)

9448 
	#RCC_APB1ENR_I2C3EN
 ((
ušt32_t
)0x00800000)

	)

9449 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9450 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ušt32_t
)0x01000000)

	)

9452 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000)

	)

9453 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000)

	)

9454 #ià
defšed
(
STM32F446xx
)

9455 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x08000000)

	)

9457 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000)

	)

9458 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000)

	)

9459 
	#RCC_APB1ENR_UART7EN
 ((
ušt32_t
)0x40000000)

	)

9460 
	#RCC_APB1ENR_UART8EN
 ((
ušt32_t
)0x80000000)

	)

9463 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000001)

	)

9464 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00000002)

	)

9465 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00000010)

	)

9466 
	#RCC_APB2ENR_USART6EN
 ((
ušt32_t
)0x00000020)

	)

9467 
	#RCC_APB2ENR_UART9EN
 ((
ušt32_t
)0x00000040)

	)

9468 
	#RCC_APB2ENR_UART10EN
 ((
ušt32_t
)0x00000080)

	)

9469 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000100)

	)

9470 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000200)

	)

9471 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00000400)

	)

9472 
	#RCC_APB2ENR_SDIOEN
 ((
ušt32_t
)0x00000800)

	)

9473 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000)

	)

9474 
	#RCC_APB2ENR_SPI4EN
 ((
ušt32_t
)0x00002000)

	)

9475 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00004000)

	)

9476 
	#RCC_APB2ENR_EXTIEN
 ((
ušt32_t
)0x00008000)

	)

9477 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00010000)

	)

9478 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00020000)

	)

9479 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00040000)

	)

9480 
	#RCC_APB2ENR_SPI5EN
 ((
ušt32_t
)0x00100000)

	)

9481 
	#RCC_APB2ENR_SPI6EN
 ((
ušt32_t
)0x00200000)

	)

9482 
	#RCC_APB2ENR_SAI1EN
 ((
ušt32_t
)0x00400000)

	)

9483 #ià
defšed
(
STM32F446xx
)

9484 
	#RCC_APB2ENR_SAI2EN
 ((
ušt32_t
)0x00800000)

	)

9486 
	#RCC_APB2ENR_LTDCEN
 ((
ušt32_t
)0x04000000)

	)

9487 #ià
defšed
(
STM32F469_479xx
)

9488 
	#RCC_APB2ENR_DSIEN
 ((
ušt32_t
)0x08000000)

	)

9490 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9491 
	#RCC_APB2ENR_DFSDM1EN
 ((
ušt32_t
)0x01000000)

	)

9493 #ià
defšed
(
STM32F413_423xx
)

9494 
	#RCC_APB2ENR_DFSDM2EN
 ((
ušt32_t
)0x02000000)

	)

9497 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ušt32_t
)0x00000001)

	)

9498 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ušt32_t
)0x00000002)

	)

9499 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ušt32_t
)0x00000004)

	)

9500 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ušt32_t
)0x00000008)

	)

9501 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ušt32_t
)0x00000010)

	)

9502 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ušt32_t
)0x00000020)

	)

9503 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ušt32_t
)0x00000040)

	)

9504 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ušt32_t
)0x00000080)

	)

9505 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ušt32_t
)0x00000100)

	)

9506 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ušt32_t
)0x00000200)

	)

9507 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ušt32_t
)0x00000400)

	)

9508 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ušt32_t
)0x00001000)

	)

9509 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ušt32_t
)0x00008000)

	)

9510 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ušt32_t
)0x00010000)

	)

9511 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ušt32_t
)0x00020000)

	)

9512 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ušt32_t
)0x00040000)

	)

9513 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ušt32_t
)0x00080000)

	)

9514 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ušt32_t
)0x00200000)

	)

9515 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ušt32_t
)0x00400000)

	)

9516 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ušt32_t
)0x00800000)

	)

9517 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ušt32_t
)0x02000000)

	)

9518 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ušt32_t
)0x04000000)

	)

9519 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ušt32_t
)0x08000000)

	)

9520 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ušt32_t
)0x10000000)

	)

9521 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ušt32_t
)0x20000000)

	)

9522 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ušt32_t
)0x40000000)

	)

9525 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ušt32_t
)0x00000001)

	)

9526 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ušt32_t
)0x00000010)

	)

9527 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ušt32_t
)0x00000020)

	)

9528 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ušt32_t
)0x00000040)

	)

9529 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ušt32_t
)0x00000080)

	)

9532 #ià
defšed
(
STM32F40_41xxx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9533 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ušt32_t
)0x00000001)

	)

9536 #ià
defšed
(
STM32F427_437xx
è|| defšed(
STM32F429_439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9537 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ušt32_t
)0x00000001)

	)

9539 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9540 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ušt32_t
)0x00000002)

	)

9544 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ušt32_t
)0x00000001)

	)

9545 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ušt32_t
)0x00000002)

	)

9546 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ušt32_t
)0x00000004)

	)

9547 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ušt32_t
)0x00000008)

	)

9548 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ušt32_t
)0x00000010)

	)

9549 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ušt32_t
)0x00000020)

	)

9550 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ušt32_t
)0x00000040)

	)

9551 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ušt32_t
)0x00000080)

	)

9552 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ušt32_t
)0x00000100)

	)

9553 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

9554 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ušt32_t
)0x00000200)

	)

9556 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ušt32_t
)0x00000800)

	)

9557 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ušt32_t
)0x00004000)

	)

9558 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ušt32_t
)0x00008000)

	)

9559 #ià
defšed
(
STM32F446xx
)

9560 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ušt32_t
)0x00010000)

	)

9562 
	#RCC_APB1LPENR_USART2LPEN
 ((
ušt32_t
)0x00020000)

	)

9563 
	#RCC_APB1LPENR_USART3LPEN
 ((
ušt32_t
)0x00040000)

	)

9564 
	#RCC_APB1LPENR_UART4LPEN
 ((
ušt32_t
)0x00080000)

	)

9565 
	#RCC_APB1LPENR_UART5LPEN
 ((
ušt32_t
)0x00100000)

	)

9566 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ušt32_t
)0x00200000)

	)

9567 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ušt32_t
)0x00400000)

	)

9568 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ušt32_t
)0x00800000)

	)

9569 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9570 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ušt32_t
)0x01000000)

	)

9572 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ušt32_t
)0x02000000)

	)

9573 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ušt32_t
)0x04000000)

	)

9574 #ià
defšed
(
STM32F446xx
)

9575 
	#RCC_APB1LPENR_CECLPEN
 ((
ušt32_t
)0x08000000)

	)

9577 
	#RCC_APB1LPENR_PWRLPEN
 ((
ušt32_t
)0x10000000)

	)

9578 
	#RCC_APB1LPENR_DACLPEN
 ((
ušt32_t
)0x20000000)

	)

9579 
	#RCC_APB1LPENR_UART7LPEN
 ((
ušt32_t
)0x40000000)

	)

9580 
	#RCC_APB1LPENR_UART8LPEN
 ((
ušt32_t
)0x80000000)

	)

9583 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ušt32_t
)0x00000001)

	)

9584 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ušt32_t
)0x00000002)

	)

9585 
	#RCC_APB2LPENR_USART1LPEN
 ((
ušt32_t
)0x00000010)

	)

9586 
	#RCC_APB2LPENR_USART6LPEN
 ((
ušt32_t
)0x00000020)

	)

9587 
	#RCC_APB2LPENR_UART9LPEN
 ((
ušt32_t
)0x00000040)

	)

9588 
	#RCC_APB2LPENR_UART10LPEN
 ((
ušt32_t
)0x00000080)

	)

9589 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ušt32_t
)0x00000100)

	)

9590 
	#RCC_APB2LPENR_ADC2PEN
 ((
ušt32_t
)0x00000200)

	)

9591 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ušt32_t
)0x00000400)

	)

9592 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ušt32_t
)0x00000800)

	)

9593 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ušt32_t
)0x00001000)

	)

9594 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ušt32_t
)0x00002000)

	)

9595 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ušt32_t
)0x00004000)

	)

9596 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ušt32_t
)0x00010000)

	)

9597 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ušt32_t
)0x00020000)

	)

9598 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ušt32_t
)0x00040000)

	)

9599 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ušt32_t
)0x00100000)

	)

9600 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ušt32_t
)0x00200000)

	)

9601 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ušt32_t
)0x00400000)

	)

9602 #ià
defšed
(
STM32F446xx
)

9603 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ušt32_t
)0x00800000)

	)

9605 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ušt32_t
)0x04000000)

	)

9606 #ià
defšed
(
STM32F469_479xx
)

9607 
	#RCC_APB2LPENR_DSILPEN
 ((
ušt32_t
)0x08000000)

	)

9609 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9610 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
ušt32_t
)0x01000000)

	)

9612 #ià
defšed
(
STM32F413_423xx
)

9613 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
ušt32_t
)0x02000000)

	)

9617 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001)

	)

9618 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002)

	)

9619 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004)

	)

9620 
	#RCC_BDCR_LSEMOD
 ((
ušt32_t
)0x00000008)

	)

9622 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300)

	)

9623 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100)

	)

9624 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200)

	)

9626 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000)

	)

9627 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000)

	)

9630 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001)

	)

9631 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002)

	)

9632 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000)

	)

9633 
	#RCC_CSR_BORRSTF
 ((
ušt32_t
)0x02000000)

	)

9634 
	#RCC_CSR_PADRSTF
 ((
ušt32_t
)0x04000000)

	)

9635 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000)

	)

9636 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000)

	)

9637 
	#RCC_CSR_WDGRSTF
 ((
ušt32_t
)0x20000000)

	)

9638 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000)

	)

9639 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000)

	)

9642 
	#RCC_SSCGR_MODPER
 ((
ušt32_t
)0x00001FFF)

	)

9643 
	#RCC_SSCGR_INCSTEP
 ((
ušt32_t
)0x0FFFE000)

	)

9644 
	#RCC_SSCGR_SPREADSEL
 ((
ušt32_t
)0x40000000)

	)

9645 
	#RCC_SSCGR_SSCGEN
 ((
ušt32_t
)0x80000000)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ušt32_t
)0x0000003F)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ušt32_t
)0x00000001)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ušt32_t
)0x00000002)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ušt32_t
)0x00000004)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ušt32_t
)0x00000008)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ušt32_t
)0x00000010)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ušt32_t
)0x00000020)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ušt32_t
)0x00007FC0)

	)

9657 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ušt32_t
)0x00000040)

	)

9658 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ušt32_t
)0x00000080)

	)

9659 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ušt32_t
)0x00000100)

	)

9660 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ušt32_t
)0x00000200)

	)

9661 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ušt32_t
)0x00000400)

	)

9662 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ušt32_t
)0x00000800)

	)

9663 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ušt32_t
)0x00001000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ušt32_t
)0x00002000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ušt32_t
)0x00004000)

	)

9667 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9668 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
ušt32_t
)0x00400000)

	)

9671 #ià
defšed
(
STM32F446xx
)

9672 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ušt32_t
)0x00030000)

	)

9673 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ušt32_t
)0x00010000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ušt32_t
)0x00020000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ušt32_t
)0x0F000000)

	)

9678 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ušt32_t
)0x01000000)

	)

9679 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ušt32_t
)0x02000000)

	)

9680 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ušt32_t
)0x04000000)

	)

9681 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ušt32_t
)0x08000000)

	)

9683 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ušt32_t
)0x70000000)

	)

9684 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ušt32_t
)0x10000000)

	)

9685 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ušt32_t
)0x20000000)

	)

9686 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ušt32_t
)0x40000000)

	)

9689 #ià
defšed
(
STM32F446xx
)

9690 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ušt32_t
)0x0000003F)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ušt32_t
)0x00000001)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ušt32_t
)0x00000002)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ušt32_t
)0x00000004)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ušt32_t
)0x00000008)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ušt32_t
)0x00000010)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ušt32_t
)0x00000020)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ušt32_t
)0x00007FC0)

	)

9700 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ušt32_t
)0x00000040)

	)

9701 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ušt32_t
)0x00000080)

	)

9702 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ušt32_t
)0x00000100)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ušt32_t
)0x00000200)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ušt32_t
)0x00000400)

	)

9705 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ušt32_t
)0x00000800)

	)

9706 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ušt32_t
)0x00001000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ušt32_t
)0x00002000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ušt32_t
)0x00004000)

	)

9710 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469_479xx
)

9711 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ušt32_t
)0x00030000)

	)

9712 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ušt32_t
)0x00010000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ušt32_t
)0x00020000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ušt32_t
)0x0F000000)

	)

9717 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ušt32_t
)0x01000000)

	)

9718 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ušt32_t
)0x02000000)

	)

9719 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ušt32_t
)0x04000000)

	)

9720 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ušt32_t
)0x08000000)

	)

9722 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ušt32_t
)0x70000000)

	)

9723 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ušt32_t
)0x10000000)

	)

9724 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ušt32_t
)0x20000000)

	)

9725 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ušt32_t
)0x40000000)

	)

9728 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ušt32_t
)0x0000001F)

	)

9729 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ušt32_t
)0x00001F00)

	)

9730 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ušt32_t
)0x00030000)

	)

9732 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9733 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
ušt32_t
)0x80000000)

	)

9734 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
ušt32_t
)0x00008000)

	)

9737 #ià
defšed
(
STM32F413_423xx
)

9738 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
ušt32_t
)0x0000001F)

	)

9739 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
ušt32_t
)0x00000001)

	)

9740 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
ušt32_t
)0x00000002)

	)

9741 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
ušt32_t
)0x00000004)

	)

9742 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
ušt32_t
)0x00000008)

	)

9743 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
ušt32_t
)0x00000010)

	)

9745 
	#RCC_DCKCFGR_PLLDIVR
 ((
ušt32_t
)0x00001F00)

	)

9746 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
ušt32_t
)0x00000100)

	)

9747 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
ušt32_t
)0x00000200)

	)

9748 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
ušt32_t
)0x00000400)

	)

9749 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
ušt32_t
)0x00000800)

	)

9750 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
ušt32_t
)0x00001000)

	)

9751 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
ušt32_t
)0x00004000)

	)

9754 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ušt32_t
)0x00300000)

	)

9755 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ušt32_t
)0x00100000)

	)

9756 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ušt32_t
)0x00200000)

	)

9757 #ià
defšed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI1SRC
 ((
ušt32_t
)0x00300000)

	)

9759 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ušt32_t
)0x00100000)

	)

9760 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ušt32_t
)0x00200000)

	)

9763 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ušt32_t
)0x00C00000)

	)

9764 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ušt32_t
)0x00400000)

	)

9765 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ušt32_t
)0x00800000)

	)

9766 #ià
defšed
(
STM32F446xx
)

9767 
	#RCC_DCKCFGR_SAI2SRC
 ((
ušt32_t
)0x00C00000)

	)

9768 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ušt32_t
)0x00400000)

	)

9769 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ušt32_t
)0x00800000)

	)

9772 
	#RCC_DCKCFGR_TIMPRE
 ((
ušt32_t
)0x01000000)

	)

9773 #ià
defšed
(
STM32F469_479xx
)

9774 
	#RCC_DCKCFGR_CK48MSEL
 ((
ušt32_t
)0x08000000)

	)

9775 
	#RCC_DCKCFGR_SDIOSEL
 ((
ušt32_t
)0x10000000)

	)

9776 
	#RCC_DCKCFGR_DSISEL
 ((
ušt32_t
)0x20000000)

	)

9779 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

9780 
	#RCC_DCKCFGR_I2S1SRC
 ((
ušt32_t
)0x06000000)

	)

9781 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ušt32_t
)0x02000000)

	)

9782 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ušt32_t
)0x04000000)

	)

9783 
	#RCC_DCKCFGR_I2S2SRC
 ((
ušt32_t
)0x18000000)

	)

9784 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ušt32_t
)0x08000000)

	)

9785 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ušt32_t
)0x10000000)

	)

9788 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ušt32_t
)0x00000001)

	)

9789 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ušt32_t
)0x00000002)

	)

9790 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ušt32_t
)0x00000004)

	)

9791 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ušt32_t
)0x00000008)

	)

9792 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ušt32_t
)0x00000010)

	)

9793 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ušt32_t
)0x00000020)

	)

9794 
	#RCC_CKGATENR_RCC_CKEN
 ((
ušt32_t
)0x00000040)

	)

9795 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

9796 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
ušt32_t
)0x00000080)

	)

9800 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ušt32_t
)0x00C00000)

	)

9801 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ušt32_t
)0x00400000)

	)

9802 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ušt32_t
)0x00800000)

	)

9803 
	#RCC_DCKCFGR2_CECSEL
 ((
ušt32_t
)0x04000000)

	)

9804 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ušt32_t
)0x08000000)

	)

9805 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ušt32_t
)0x10000000)

	)

9806 #ià
defšed
(
STM32F446xx
)

9807 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ušt32_t
)0x20000000)

	)

9809 #ià
defšed
(
STM32F413_423xx
)

9810 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ušt32_t
)0xC0000000)

	)

9811 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ušt32_t
)0x40000000)

	)

9812 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ušt32_t
)0x80000000)

	)

9816 #ià
defšed
(
STM32F410xx
)

9817 
	#RCC_DCKCFGR_I2SSRC
 ((
ušt32_t
)0x06000000)

	)

9818 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ušt32_t
)0x02000000)

	)

9819 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ušt32_t
)0x04000000)

	)

9822 #ià
defšed
(
STM32F410xx
)

9824 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ušt32_t
)0x00C00000)

	)

9825 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ušt32_t
)0x00400000)

	)

9826 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ušt32_t
)0x00800000)

	)

9827 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ušt32_t
)0xC0000000)

	)

9828 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ušt32_t
)0x40000000)

	)

9829 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ušt32_t
)0x80000000)

	)

9837 
	#RNG_CR_RNGEN
 ((
ušt32_t
)0x00000004)

	)

9838 
	#RNG_CR_IE
 ((
ušt32_t
)0x00000008)

	)

9841 
	#RNG_SR_DRDY
 ((
ušt32_t
)0x00000001)

	)

9842 
	#RNG_SR_CECS
 ((
ušt32_t
)0x00000002)

	)

9843 
	#RNG_SR_SECS
 ((
ušt32_t
)0x00000004)

	)

9844 
	#RNG_SR_CEIS
 ((
ušt32_t
)0x00000020)

	)

9845 
	#RNG_SR_SEIS
 ((
ušt32_t
)0x00000040)

	)

9853 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

9854 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

9855 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

9856 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

9857 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

9858 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

9859 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

9860 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

9861 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

9862 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

9863 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

9864 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

9865 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

9866 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

9867 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

9868 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

9869 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

9870 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

9871 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

9872 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

9873 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

9874 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

9875 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

9876 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

9877 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

9878 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

9879 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

9882 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

9883 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

9884 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

9885 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

9886 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

9887 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

9888 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

9889 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

9890 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

9891 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

9892 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

9893 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

9894 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

9895 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

9896 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

9897 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

9898 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

9899 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

9900 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

9901 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

9902 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

9903 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

9904 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

9905 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

9906 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

9907 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

9908 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

9909 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

9912 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

9913 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

9914 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

9915 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

9916 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

9917 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

9918 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

9919 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

9920 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

9921 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

9922 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

9923 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

9924 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

9925 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

9926 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

9927 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

9928 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

9929 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

9930 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

9931 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

9932 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

9933 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

9934 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

9935 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

9936 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

9937 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

9940 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

9941 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

9942 
	#RTC_ISR_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

9943 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

9944 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

9945 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

9946 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

9947 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

9948 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

9949 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

9950 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

9951 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

9952 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

9953 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

9954 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

9955 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

9958 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

9959 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00001FFF)

	)

9962 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

9965 
	#RTC_CALIBR_DCS
 ((
ušt32_t
)0x00000080)

	)

9966 
	#RTC_CALIBR_DC
 ((
ušt32_t
)0x0000001F)

	)

9969 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

9970 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

9971 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

9972 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

9973 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

9974 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

9975 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

9976 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

9977 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

9978 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

9979 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

9980 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

9981 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

9982 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

9983 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

9984 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

9985 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

9986 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

9987 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

9988 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

9989 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

9990 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

9991 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

9992 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

9993 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

9994 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

9995 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

9996 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

9997 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

9998 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

9999 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

10000 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

10001 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10002 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10003 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10004 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

10005 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10006 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10007 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10008 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10011 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

10012 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

10013 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

10014 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

10015 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

10016 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

10017 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

10018 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

10019 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

10020 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

10021 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

10022 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

10023 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

10024 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

10025 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

10026 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

10027 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

10028 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

10029 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

10030 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

10031 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

10032 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

10033 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

10034 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

10035 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

10036 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

10037 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

10038 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

10039 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

10040 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

10041 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

10042 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

10043 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10044 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10045 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10046 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

10047 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10048 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10049 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10050 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10053 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

10056 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

10059 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

10060 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

10063 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

10064 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

10065 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

10066 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

10067 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

10068 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

10069 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

10070 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

10071 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

10072 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

10073 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

10074 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

10075 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

10076 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

10077 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

10078 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

10079 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

10080 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

10081 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

10082 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

10083 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

10084 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

10085 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

10086 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

10087 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

10088 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

10089 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

10092 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

10093 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

10094 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

10095 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

10096 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

10097 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

10098 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

10099 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

10100 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

10101 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

10102 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

10103 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

10104 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

10105 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

10106 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

10107 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

10108 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

10109 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

10112 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

10115 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

10116 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

10117 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

10118 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

10119 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

10120 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

10121 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

10122 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

10123 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

10124 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

10125 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

10126 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

10127 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

10130 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

10131 
	#RTC_TAFCR_TSINSEL
 ((
ušt32_t
)0x00020000)

	)

10132 
	#RTC_TAFCR_TAMPINSEL
 ((
ušt32_t
)0x00010000)

	)

10133 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

10134 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

10135 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

10136 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

10137 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

10138 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

10139 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

10140 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

10141 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

10142 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

10143 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

10144 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

10145 
	#RTC_TAFCR_TAMP2TRG
 ((
ušt32_t
)0x00000010)

	)

10146 
	#RTC_TAFCR_TAMP2E
 ((
ušt32_t
)0x00000008)

	)

10147 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

10148 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

10149 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

10152 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

10153 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

10154 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

10155 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

10156 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

10157 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

10160 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

10161 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

10162 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

10163 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

10164 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

10165 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

10168 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP16R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10219 
	#RTC_BKP17R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10222 
	#RTC_BKP18R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10225 
	#RTC_BKP19R
 ((
ušt32_t
)0xFFFFFFFF)

	)

10233 
	#SAI_GCR_SYNCIN
 ((
ušt32_t
)0x00000003è

	)

10234 
	#SAI_GCR_SYNCIN_0
 ((
ušt32_t
)0x00000001è

	)

10235 
	#SAI_GCR_SYNCIN_1
 ((
ušt32_t
)0x00000002è

	)

10237 
	#SAI_GCR_SYNCOUT
 ((
ušt32_t
)0x00000030è

	)

10238 
	#SAI_GCR_SYNCOUT_0
 ((
ušt32_t
)0x00000010è

	)

10239 
	#SAI_GCR_SYNCOUT_1
 ((
ušt32_t
)0x00000020è

	)

10242 
	#SAI_xCR1_MODE
 ((
ušt32_t
)0x00000003è

	)

10243 
	#SAI_xCR1_MODE_0
 ((
ušt32_t
)0x00000001è

	)

10244 
	#SAI_xCR1_MODE_1
 ((
ušt32_t
)0x00000002è

	)

10246 
	#SAI_xCR1_PRTCFG
 ((
ušt32_t
)0x0000000Cè

	)

10247 
	#SAI_xCR1_PRTCFG_0
 ((
ušt32_t
)0x00000004è

	)

10248 
	#SAI_xCR1_PRTCFG_1
 ((
ušt32_t
)0x00000008è

	)

10250 
	#SAI_xCR1_DS
 ((
ušt32_t
)0x000000E0è

	)

10251 
	#SAI_xCR1_DS_0
 ((
ušt32_t
)0x00000020è

	)

10252 
	#SAI_xCR1_DS_1
 ((
ušt32_t
)0x00000040è

	)

10253 
	#SAI_xCR1_DS_2
 ((
ušt32_t
)0x00000080è

	)

10255 
	#SAI_xCR1_LSBFIRST
 ((
ušt32_t
)0x00000100è

	)

10256 
	#SAI_xCR1_CKSTR
 ((
ušt32_t
)0x00000200è

	)

10258 
	#SAI_xCR1_SYNCEN
 ((
ušt32_t
)0x00000C00è

	)

10259 
	#SAI_xCR1_SYNCEN_0
 ((
ušt32_t
)0x00000400è

	)

10260 
	#SAI_xCR1_SYNCEN_1
 ((
ušt32_t
)0x00000800è

	)

10262 
	#SAI_xCR1_MONO
 ((
ušt32_t
)0x00001000è

	)

10263 
	#SAI_xCR1_OUTDRIV
 ((
ušt32_t
)0x00002000è

	)

10264 
	#SAI_xCR1_SAIEN
 ((
ušt32_t
)0x00010000è

	)

10265 
	#SAI_xCR1_DMAEN
 ((
ušt32_t
)0x00020000è

	)

10266 
	#SAI_xCR1_NODIV
 ((
ušt32_t
)0x00080000è

	)

10268 
	#SAI_xCR1_MCKDIV
 ((
ušt32_t
)0x00780000è

	)

10269 
	#SAI_xCR1_MCKDIV_0
 ((
ušt32_t
)0x00080000è

	)

10270 
	#SAI_xCR1_MCKDIV_1
 ((
ušt32_t
)0x00100000è

	)

10271 
	#SAI_xCR1_MCKDIV_2
 ((
ušt32_t
)0x00200000è

	)

10272 
	#SAI_xCR1_MCKDIV_3
 ((
ušt32_t
)0x00400000è

	)

10275 
	#SAI_xCR2_FTH
 ((
ušt32_t
)0x00000003è

	)

10276 
	#SAI_xCR2_FTH_0
 ((
ušt32_t
)0x00000001è

	)

10277 
	#SAI_xCR2_FTH_1
 ((
ušt32_t
)0x00000002è

	)

10279 
	#SAI_xCR2_FFLUSH
 ((
ušt32_t
)0x00000008è

	)

10280 
	#SAI_xCR2_TRIS
 ((
ušt32_t
)0x00000010è

	)

10281 
	#SAI_xCR2_MUTE
 ((
ušt32_t
)0x00000020è

	)

10282 
	#SAI_xCR2_MUTEVAL
 ((
ušt32_t
)0x00000040è

	)

10284 
	#SAI_xCR2_MUTECNT
 ((
ušt32_t
)0x00001F80è

	)

10285 
	#SAI_xCR2_MUTECNT_0
 ((
ušt32_t
)0x00000080è

	)

10286 
	#SAI_xCR2_MUTECNT_1
 ((
ušt32_t
)0x00000100è

	)

10287 
	#SAI_xCR2_MUTECNT_2
 ((
ušt32_t
)0x00000200è

	)

10288 
	#SAI_xCR2_MUTECNT_3
 ((
ušt32_t
)0x00000400è

	)

10289 
	#SAI_xCR2_MUTECNT_4
 ((
ušt32_t
)0x00000800è

	)

10290 
	#SAI_xCR2_MUTECNT_5
 ((
ušt32_t
)0x00001000è

	)

10292 
	#SAI_xCR2_CPL
 ((
ušt32_t
)0x00002000è

	)

10294 
	#SAI_xCR2_COMP
 ((
ušt32_t
)0x0000C000è

	)

10295 
	#SAI_xCR2_COMP_0
 ((
ušt32_t
)0x00004000è

	)

10296 
	#SAI_xCR2_COMP_1
 ((
ušt32_t
)0x00008000è

	)

10299 
	#SAI_xFRCR_FRL
 ((
ušt32_t
)0x000000FFè

	)

10300 
	#SAI_xFRCR_FRL_0
 ((
ušt32_t
)0x00000001è

	)

10301 
	#SAI_xFRCR_FRL_1
 ((
ušt32_t
)0x00000002è

	)

10302 
	#SAI_xFRCR_FRL_2
 ((
ušt32_t
)0x00000004è

	)

10303 
	#SAI_xFRCR_FRL_3
 ((
ušt32_t
)0x00000008è

	)

10304 
	#SAI_xFRCR_FRL_4
 ((
ušt32_t
)0x00000010è

	)

10305 
	#SAI_xFRCR_FRL_5
 ((
ušt32_t
)0x00000020è

	)

10306 
	#SAI_xFRCR_FRL_6
 ((
ušt32_t
)0x00000040è

	)

10307 
	#SAI_xFRCR_FRL_7
 ((
ušt32_t
)0x00000080è

	)

10309 
	#SAI_xFRCR_FSALL
 ((
ušt32_t
)0x00007F00è

	)

10310 
	#SAI_xFRCR_FSALL_0
 ((
ušt32_t
)0x00000100è

	)

10311 
	#SAI_xFRCR_FSALL_1
 ((
ušt32_t
)0x00000200è

	)

10312 
	#SAI_xFRCR_FSALL_2
 ((
ušt32_t
)0x00000400è

	)

10313 
	#SAI_xFRCR_FSALL_3
 ((
ušt32_t
)0x00000800è

	)

10314 
	#SAI_xFRCR_FSALL_4
 ((
ušt32_t
)0x00001000è

	)

10315 
	#SAI_xFRCR_FSALL_5
 ((
ušt32_t
)0x00002000è

	)

10316 
	#SAI_xFRCR_FSALL_6
 ((
ušt32_t
)0x00004000è

	)

10318 
	#SAI_xFRCR_FSDEF
 ((
ušt32_t
)0x00010000è

	)

10319 
	#SAI_xFRCR_FSPOL
 ((
ušt32_t
)0x00020000è

	)

10320 
	#SAI_xFRCR_FSOFF
 ((
ušt32_t
)0x00040000è

	)

10322 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10325 
	#SAI_xSLOTR_FBOFF
 ((
ušt32_t
)0x0000001Fè

	)

10326 
	#SAI_xSLOTR_FBOFF_0
 ((
ušt32_t
)0x00000001è

	)

10327 
	#SAI_xSLOTR_FBOFF_1
 ((
ušt32_t
)0x00000002è

	)

10328 
	#SAI_xSLOTR_FBOFF_2
 ((
ušt32_t
)0x00000004è

	)

10329 
	#SAI_xSLOTR_FBOFF_3
 ((
ušt32_t
)0x00000008è

	)

10330 
	#SAI_xSLOTR_FBOFF_4
 ((
ušt32_t
)0x00000010è

	)

10332 
	#SAI_xSLOTR_SLOTSZ
 ((
ušt32_t
)0x000000C0è

	)

10333 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ušt32_t
)0x00000040è

	)

10334 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ušt32_t
)0x00000080è

	)

10336 
	#SAI_xSLOTR_NBSLOT
 ((
ušt32_t
)0x00000F00è

	)

10337 
	#SAI_xSLOTR_NBSLOT_0
 ((
ušt32_t
)0x00000100è

	)

10338 
	#SAI_xSLOTR_NBSLOT_1
 ((
ušt32_t
)0x00000200è

	)

10339 
	#SAI_xSLOTR_NBSLOT_2
 ((
ušt32_t
)0x00000400è

	)

10340 
	#SAI_xSLOTR_NBSLOT_3
 ((
ušt32_t
)0x00000800è

	)

10342 
	#SAI_xSLOTR_SLOTEN
 ((
ušt32_t
)0xFFFF0000è

	)

10345 
	#SAI_xIMR_OVRUDRIE
 ((
ušt32_t
)0x00000001è

	)

10346 
	#SAI_xIMR_MUTEDETIE
 ((
ušt32_t
)0x00000002è

	)

10347 
	#SAI_xIMR_WCKCFGIE
 ((
ušt32_t
)0x00000004è

	)

10348 
	#SAI_xIMR_FREQIE
 ((
ušt32_t
)0x00000008è

	)

10349 
	#SAI_xIMR_CNRDYIE
 ((
ušt32_t
)0x00000010è

	)

10350 
	#SAI_xIMR_AFSDETIE
 ((
ušt32_t
)0x00000020è

	)

10351 
	#SAI_xIMR_LFSDETIE
 ((
ušt32_t
)0x00000040è

	)

10354 
	#SAI_xSR_OVRUDR
 ((
ušt32_t
)0x00000001è

	)

10355 
	#SAI_xSR_MUTEDET
 ((
ušt32_t
)0x00000002è

	)

10356 
	#SAI_xSR_WCKCFG
 ((
ušt32_t
)0x00000004è

	)

10357 
	#SAI_xSR_FREQ
 ((
ušt32_t
)0x00000008è

	)

10358 
	#SAI_xSR_CNRDY
 ((
ušt32_t
)0x00000010è

	)

10359 
	#SAI_xSR_AFSDET
 ((
ušt32_t
)0x00000020è

	)

10360 
	#SAI_xSR_LFSDET
 ((
ušt32_t
)0x00000040è

	)

10362 
	#SAI_xSR_FLVL
 ((
ušt32_t
)0x00070000è

	)

10363 
	#SAI_xSR_FLVL_0
 ((
ušt32_t
)0x00010000è

	)

10364 
	#SAI_xSR_FLVL_1
 ((
ušt32_t
)0x00020000è

	)

10365 
	#SAI_xSR_FLVL_2
 ((
ušt32_t
)0x00030000è

	)

10368 
	#SAI_xCLRFR_COVRUDR
 ((
ušt32_t
)0x00000001è

	)

10369 
	#SAI_xCLRFR_CMUTEDET
 ((
ušt32_t
)0x00000002è

	)

10370 
	#SAI_xCLRFR_CWCKCFG
 ((
ušt32_t
)0x00000004è

	)

10371 
	#SAI_xCLRFR_CFREQ
 ((
ušt32_t
)0x00000008è

	)

10372 
	#SAI_xCLRFR_CCNRDY
 ((
ušt32_t
)0x00000010è

	)

10373 
	#SAI_xCLRFR_CAFSDET
 ((
ušt32_t
)0x00000020è

	)

10374 
	#SAI_xCLRFR_CLFSDET
 ((
ušt32_t
)0x00000040è

	)

10377 
	#SAI_xDR_DATA
 ((
ušt32_t
)0xFFFFFFFF)

	)

10379 #ià
defšed
(
STM32F446xx
)

10386 
	#SPDIFRX_CR_SPDIFEN
 ((
ušt32_t
)0x00000003è

	)

10387 
	#SPDIFRX_CR_RXDMAEN
 ((
ušt32_t
)0x00000004è

	)

10388 
	#SPDIFRX_CR_RXSTEO
 ((
ušt32_t
)0x00000008è

	)

10389 
	#SPDIFRX_CR_DRFMT
 ((
ušt32_t
)0x00000030è

	)

10390 
	#SPDIFRX_CR_PMSK
 ((
ušt32_t
)0x00000040è

	)

10391 
	#SPDIFRX_CR_VMSK
 ((
ušt32_t
)0x00000080è

	)

10392 
	#SPDIFRX_CR_CUMSK
 ((
ušt32_t
)0x00000100è

	)

10393 
	#SPDIFRX_CR_PTMSK
 ((
ušt32_t
)0x00000200è

	)

10394 
	#SPDIFRX_CR_CBDMAEN
 ((
ušt32_t
)0x00000400è

	)

10395 
	#SPDIFRX_CR_CHSEL
 ((
ušt32_t
)0x00000800è

	)

10396 
	#SPDIFRX_CR_NBTR
 ((
ušt32_t
)0x00003000è

	)

10397 
	#SPDIFRX_CR_WFA
 ((
ušt32_t
)0x00004000è

	)

10398 
	#SPDIFRX_CR_INSEL
 ((
ušt32_t
)0x00070000è

	)

10401 
	#SPDIFRX_IMR_RXNEIE
 ((
ušt32_t
)0x00000001è

	)

10402 
	#SPDIFRX_IMR_CSRNEIE
 ((
ušt32_t
)0x00000002è

	)

10403 
	#SPDIFRX_IMR_PERRIE
 ((
ušt32_t
)0x00000004è

	)

10404 
	#SPDIFRX_IMR_OVRIE
 ((
ušt32_t
)0x00000008è

	)

10405 
	#SPDIFRX_IMR_SBLKIE
 ((
ušt32_t
)0x00000010è

	)

10406 
	#SPDIFRX_IMR_SYNCDIE
 ((
ušt32_t
)0x00000020è

	)

10407 
	#SPDIFRX_IMR_IFEIE
 ((
ušt32_t
)0x00000040è

	)

10410 
	#SPDIFRX_SR_RXNE
 ((
ušt32_t
)0x00000001è

	)

10411 
	#SPDIFRX_SR_CSRNE
 ((
ušt32_t
)0x00000002è

	)

10412 
	#SPDIFRX_SR_PERR
 ((
ušt32_t
)0x00000004è

	)

10413 
	#SPDIFRX_SR_OVR
 ((
ušt32_t
)0x00000008è

	)

10414 
	#SPDIFRX_SR_SBD
 ((
ušt32_t
)0x00000010è

	)

10415 
	#SPDIFRX_SR_SYNCD
 ((
ušt32_t
)0x00000020è

	)

10416 
	#SPDIFRX_SR_FERR
 ((
ušt32_t
)0x00000040è

	)

10417 
	#SPDIFRX_SR_SERR
 ((
ušt32_t
)0x00000080è

	)

10418 
	#SPDIFRX_SR_TERR
 ((
ušt32_t
)0x00000100è

	)

10419 
	#SPDIFRX_SR_WIDTH5
 ((
ušt32_t
)0x7FFF0000è

	)

10422 
	#SPDIFRX_IFCR_PERRCF
 ((
ušt32_t
)0x00000004è

	)

10423 
	#SPDIFRX_IFCR_OVRCF
 ((
ušt32_t
)0x00000008è

	)

10424 
	#SPDIFRX_IFCR_SBDCF
 ((
ušt32_t
)0x00000010è

	)

10425 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ušt32_t
)0x00000020è

	)

10428 
	#SPDIFRX_DR0_DR
 ((
ušt32_t
)0x00FFFFFFè

	)

10429 
	#SPDIFRX_DR0_PE
 ((
ušt32_t
)0x01000000è

	)

10430 
	#SPDIFRX_DR0_V
 ((
ušt32_t
)0x02000000è

	)

10431 
	#SPDIFRX_DR0_U
 ((
ušt32_t
)0x04000000è

	)

10432 
	#SPDIFRX_DR0_C
 ((
ušt32_t
)0x08000000è

	)

10433 
	#SPDIFRX_DR0_PT
 ((
ušt32_t
)0x30000000è

	)

10436 
	#SPDIFRX_DR1_DR
 ((
ušt32_t
)0xFFFFFF00è

	)

10437 
	#SPDIFRX_DR1_PT
 ((
ušt32_t
)0x00000030è

	)

10438 
	#SPDIFRX_DR1_C
 ((
ušt32_t
)0x00000008è

	)

10439 
	#SPDIFRX_DR1_U
 ((
ušt32_t
)0x00000004è

	)

10440 
	#SPDIFRX_DR1_V
 ((
ušt32_t
)0x00000002è

	)

10441 
	#SPDIFRX_DR1_PE
 ((
ušt32_t
)0x00000001è

	)

10444 
	#SPDIFRX_DR1_DRNL1
 ((
ušt32_t
)0xFFFF0000è

	)

10445 
	#SPDIFRX_DR1_DRNL2
 ((
ušt32_t
)0x0000FFFFè

	)

10448 
	#SPDIFRX_CSR_USR
 ((
ušt32_t
)0x0000FFFFè

	)

10449 
	#SPDIFRX_CSR_CS
 ((
ušt32_t
)0x00FF0000è

	)

10450 
	#SPDIFRX_CSR_SOB
 ((
ušt32_t
)0x01000000è

	)

10453 
	#SPDIFRX_DIR_THI
 ((
ušt32_t
)0x000013FFè

	)

10454 
	#SPDIFRX_DIR_TLO
 ((
ušt32_t
)0x1FFF0000è

	)

10463 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

10464 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

10465 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

10468 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

10469 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

10470 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

10471 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

10473 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

10474 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

10475 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

10477 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

10478 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

10481 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

10484 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

10486 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

10487 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

10488 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

10490 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

10491 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

10492 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

10493 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

10494 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

10495 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

10496 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

10499 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

10502 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

10505 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

10508 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

10511 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

10514 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

10517 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

10520 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

10523 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

10524 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

10525 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

10526 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

10528 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

10529 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

10530 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

10531 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

10532 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

10534 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

10535 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

10536 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

10537 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

10540 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

10543 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

10544 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

10545 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

10546 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

10547 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

10548 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

10549 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

10550 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

10551 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

10552 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

10553 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

10554 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

10555 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

10556 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

10557 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

10558 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

10559 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

10560 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

10561 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

10562 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

10563 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

10564 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

10565 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

10566 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

10569 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

10570 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

10571 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

10572 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

10573 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

10574 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

10575 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

10576 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

10577 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

10578 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

10579 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

10580 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

10581 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

10584 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

10585 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

10586 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

10587 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

10588 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

10589 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

10590 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

10591 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

10592 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

10593 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

10594 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

10595 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

10596 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

10597 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

10598 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

10599 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

10600 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

10601 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

10602 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

10603 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

10604 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

10605 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

10606 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

10607 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

10610 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

10613 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

10621 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

10622 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

10623 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

10625 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

10626 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

10627 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

10628 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

10630 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

10631 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

10632 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

10633 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

10634 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

10635 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

10636 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

10637 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

10638 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

10639 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

10642 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

10643 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

10644 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

10645 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

10646 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

10647 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

10650 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

10651 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

10652 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

10653 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

10654 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

10655 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

10656 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

10657 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

10660 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

10663 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

10666 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

10669 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

10672 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

10674 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

10675 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

10676 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

10678 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

10680 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

10681 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

10682 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

10684 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

10686 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

10687 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

10688 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

10690 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

10691 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

10692 #ià
defšed
(
STM32F413_423xx
è|| defšed(
STM32F446xx
)

10693 
	#SPI_I2SCFGR_ASTRTEN
 ((
ušt16_t
)0x1000è

	)

10697 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

10698 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

10699 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

10707 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ušt32_t
)0x00000007è

	)

10708 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ušt32_t
)0x00000001è

	)

10709 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ušt32_t
)0x00000002è

	)

10710 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ušt32_t
)0x00000004è

	)

10712 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ušt32_t
)0x00000100è

	)

10714 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ušt32_t
)0x00000C00è

	)

10715 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ušt32_t
)0x00000400è

	)

10716 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ušt32_t
)0x00000800è

	)

10720 
	#SYSCFG_PMC_ADCxDC2
 ((
ušt32_t
)0x00070000è

	)

10721 
	#SYSCFG_PMC_ADC1DC2
 ((
ušt32_t
)0x00010000è

	)

10722 
	#SYSCFG_PMC_ADC2DC2
 ((
ušt32_t
)0x00020000è

	)

10723 
	#SYSCFG_PMC_ADC3DC2
 ((
ušt32_t
)0x00040000è

	)

10725 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

10727 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10730 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

10731 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

10732 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

10733 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

10739 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

10740 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

10741 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

10742 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

10743 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

10744 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ušt16_t
)0x0007è

	)

10745 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ušt16_t
)0x0008è

	)

10746 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ušt16_t
)0x0009è

	)

10747 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ušt16_t
)0x000Aè

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

10754 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

10755 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

10756 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

10757 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

10758 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

10759 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ušt16_t
)0x0070è

	)

10760 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ušt16_t
)0x0080è

	)

10761 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ušt16_t
)0x0090è

	)

10762 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ušt16_t
)0x00A0è

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

10769 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

10770 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

10771 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

10772 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

10773 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

10774 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ušt16_t
)0x0700è

	)

10775 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ušt16_t
)0x0800è

	)

10776 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ušt16_t
)0x0900è

	)

10777 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ušt16_t
)0x0A00è

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

10784 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

10785 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

10786 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

10787 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

10788 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

10789 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ušt16_t
)0x7000è

	)

10790 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ušt16_t
)0x8000è

	)

10791 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ušt16_t
)0x9000è

	)

10792 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ušt16_t
)0xA000è

	)

10795 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

10796 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

10797 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

10798 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

10804 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

10805 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

10806 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

10807 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

10808 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

10809 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ušt16_t
)0x0007è

	)

10810 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ušt16_t
)0x0008è

	)

10811 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ušt16_t
)0x0009è

	)

10812 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ušt16_t
)0x000Aè

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

10819 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

10820 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

10821 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

10822 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

10823 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

10824 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ušt16_t
)0x0070è

	)

10825 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ušt16_t
)0x0080è

	)

10826 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ušt16_t
)0x0090è

	)

10827 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ušt16_t
)0x00A0è

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

10834 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

10835 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

10836 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

10837 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

10838 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

10839 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ušt16_t
)0x0700è

	)

10840 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ušt16_t
)0x0800è

	)

10841 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ušt16_t
)0x0900è

	)

10842 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ušt16_t
)0x0A00è

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

10849 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

10850 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

10851 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

10852 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

10853 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

10854 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ušt16_t
)0x7000è

	)

10855 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ušt16_t
)0x8000è

	)

10856 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ušt16_t
)0x9000è

	)

10857 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ušt16_t
)0xA000è

	)

10860 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

10861 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

10862 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

10863 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

10869 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

10870 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

10871 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

10872 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

10873 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

10874 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

10875 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ušt16_t
)0x0007è

	)

10876 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ušt16_t
)0x0008è

	)

10877 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ušt16_t
)0x0009è

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

10883 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

10884 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

10885 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

10886 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

10887 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

10888 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

10889 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ušt16_t
)0x0070è

	)

10890 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ušt16_t
)0x0080è

	)

10891 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ušt16_t
)0x0090è

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

10897 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

10898 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

10899 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

10900 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

10901 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

10902 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

10903 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ušt16_t
)0x0700è

	)

10904 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ušt16_t
)0x0800è

	)

10905 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ušt16_t
)0x0900è

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

10911 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

10912 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

10913 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

10914 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

10915 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

10916 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

10917 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ušt16_t
)0x7000è

	)

10918 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ušt16_t
)0x8000è

	)

10919 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ušt16_t
)0x9000è

	)

10922 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

10923 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

10924 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

10925 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

10930 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

10931 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

10932 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

10933 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

10934 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

10935 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

10936 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ušt16_t
)0x0007è

	)

10937 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ušt16_t
)0x0008è

	)

10938 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ušt16_t
)0x0009è

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

10944 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

10945 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

10946 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

10947 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

10948 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

10949 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

10950 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ušt16_t
)0x0070è

	)

10951 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ušt16_t
)0x0008è

	)

10952 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ušt16_t
)0x0009è

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

10958 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

10959 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

10960 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

10961 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

10962 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

10963 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

10964 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ušt16_t
)0x0700è

	)

10965 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ušt16_t
)0x0800è

	)

10966 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ušt16_t
)0x0900è

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

10972 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

10973 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

10974 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

10975 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

10976 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

10977 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

10978 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ušt16_t
)0x7000è

	)

10979 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ušt16_t
)0x8000è

	)

10980 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ušt16_t
)0x9000è

	)

10982 #ià
defšed
(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

10984 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
ušt32_t
)0x00000001è

	)

10985 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
ušt32_t
)0x00000002è

	)

10988 #ià
defšed
 (
STM32F410xx
è|| defšed(
STM32F412xG
è|| defšed(
STM32F413_423xx
)

10990 
	#SYSCFG_CFGR2_CLL
 ((
ušt32_t
)0x00000001è

	)

10991 
	#SYSCFG_CFGR2_PVDL
 ((
ušt32_t
)0x00000004è

	)

10994 
	#SYSCFG_CMPCR_CMP_PD
 ((
ušt32_t
)0x00000001è

	)

10995 
	#SYSCFG_CMPCR_READY
 ((
ušt32_t
)0x00000100è

	)

10997 #ià
defšed
(
STM32F413_423xx
)

10999 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
ušt32_t
)0x00000001è

	)

11000 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
ušt32_t
)0x00000002è

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
ušt32_t
)0x00000004è

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
ušt32_t
)0x00000008è

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
ušt32_t
)0x00000010è

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
ušt32_t
)0x00000020è

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
ušt32_t
)0x00000040è

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
ušt32_t
)0x00000080è

	)

11007 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
ušt32_t
)0x00000100è

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
ušt32_t
)0x00000200è

	)

11009 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
ušt32_t
)0x00000400è

	)

11010 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
ušt32_t
)0x00000800è

	)

11011 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
ušt32_t
)0x00001000è

	)

11012 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
ušt32_t
)0x00002000è

	)

11013 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
ušt32_t
)0x00004000è

	)

11014 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
ušt32_t
)0x00008000è

	)

11015 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
ušt32_t
)0x00010000è

	)

11016 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
ušt32_t
)0x00020000è

	)

11017 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
ušt32_t
)0x00040000è

	)

11026 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

11027 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

11028 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

11029 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

11030 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

11032 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

11033 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

11034 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

11036 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

11038 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

11039 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

11040 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

11043 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

11044 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

11045 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

11047 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

11048 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

11049 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

11050 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

11052 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

11053 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

11054 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

11055 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

11056 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

11057 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

11058 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

11059 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

11062 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

11063 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

11064 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

11065 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

11067 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

11068 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

11069 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

11070 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

11072 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

11074 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

11075 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

11076 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

11077 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

11078 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

11080 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

11081 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

11082 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

11084 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

11085 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

11088 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

11089 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

11090 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

11091 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

11092 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

11093 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

11094 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

11095 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

11096 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

11097 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

11098 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

11099 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

11100 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

11101 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

11102 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

11105 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

11106 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

11107 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

11108 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

11109 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

11110 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

11111 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

11112 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

11113 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

11114 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

11115 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

11116 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

11119 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

11120 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

11121 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

11122 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

11123 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

11124 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

11125 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

11126 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

11129 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

11130 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

11131 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

11133 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

11134 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

11136 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

11137 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

11138 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

11139 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

11141 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

11143 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

11144 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

11145 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

11147 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

11148 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

11150 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

11151 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

11152 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

11153 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

11155 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

11159 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

11160 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

11161 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

11163 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

11164 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

11165 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

11166 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

11167 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

11169 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

11170 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

11171 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

11173 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

11174 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

11175 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

11176 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

11177 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

11180 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

11181 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

11182 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

11184 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

11185 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

11187 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

11188 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

11189 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

11190 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

11192 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

11194 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

11195 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

11196 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

11198 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

11199 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

11201 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

11202 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

11203 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

11204 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

11206 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

11210 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

11211 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

11212 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

11214 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

11215 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

11216 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

11217 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

11218 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

11220 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

11221 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

11222 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

11224 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

11225 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

11226 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

11227 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

11228 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

11231 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

11232 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

11233 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

11234 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

11235 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

11236 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

11237 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

11238 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

11239 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

11240 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

11241 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

11242 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

11243 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

11244 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

11245 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

11248 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

11251 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

11254 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

11257 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

11260 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

11263 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

11266 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

11269 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

11272 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

11273 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

11274 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

11275 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

11276 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

11277 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

11278 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

11279 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

11280 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

11282 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

11283 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

11284 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

11286 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

11287 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

11288 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

11289 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

11290 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

11291 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

11294 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

11295 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

11296 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

11297 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

11298 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

11299 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

11301 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

11302 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

11303 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

11304 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

11305 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

11306 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

11309 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

11312 
	#TIM_OR_TI4_RMP
 ((
ušt16_t
)0x00C0è

	)

11313 
	#TIM_OR_TI4_RMP_0
 ((
ušt16_t
)0x0040è

	)

11314 
	#TIM_OR_TI4_RMP_1
 ((
ušt16_t
)0x0080è

	)

11315 
	#TIM_OR_ITR1_RMP
 ((
ušt16_t
)0x0C00è

	)

11316 
	#TIM_OR_ITR1_RMP_0
 ((
ušt16_t
)0x0400è

	)

11317 
	#TIM_OR_ITR1_RMP_1
 ((
ušt16_t
)0x0800è

	)

11319 #ià
defšed
(
STM32F410xx
è|| defšed(
STM32F413_423xx
)

11326 
	#LPTIM_ISR_CMPM
 ((
ušt32_t
)0x00000001è

	)

11327 
	#LPTIM_ISR_ARRM
 ((
ušt32_t
)0x00000002è

	)

11328 
	#LPTIM_ISR_EXTTRIG
 ((
ušt32_t
)0x00000004è

	)

11329 
	#LPTIM_ISR_CMPOK
 ((
ušt32_t
)0x00000008è

	)

11330 
	#LPTIM_ISR_ARROK
 ((
ušt32_t
)0x00000010è

	)

11331 
	#LPTIM_ISR_UP
 ((
ušt32_t
)0x00000020è

	)

11332 
	#LPTIM_ISR_DOWN
 ((
ušt32_t
)0x00000040è

	)

11335 
	#LPTIM_ICR_CMPMCF
 ((
ušt32_t
)0x00000001è

	)

11336 
	#LPTIM_ICR_ARRMCF
 ((
ušt32_t
)0x00000002è

	)

11337 
	#LPTIM_ICR_EXTTRIGCF
 ((
ušt32_t
)0x00000004è

	)

11338 
	#LPTIM_ICR_CMPOKCF
 ((
ušt32_t
)0x00000008è

	)

11339 
	#LPTIM_ICR_ARROKCF
 ((
ušt32_t
)0x00000010è

	)

11340 
	#LPTIM_ICR_UPCF
 ((
ušt32_t
)0x00000020è

	)

11341 
	#LPTIM_ICR_DOWNCF
 ((
ušt32_t
)0x00000040è

	)

11344 
	#LPTIM_IER_CMPMIE
 ((
ušt32_t
)0x00000001è

	)

11345 
	#LPTIM_IER_ARRMIE
 ((
ušt32_t
)0x00000002è

	)

11346 
	#LPTIM_IER_EXTTRIGIE
 ((
ušt32_t
)0x00000004è

	)

11347 
	#LPTIM_IER_CMPOKIE
 ((
ušt32_t
)0x00000008è

	)

11348 
	#LPTIM_IER_ARROKIE
 ((
ušt32_t
)0x00000010è

	)

11349 
	#LPTIM_IER_UPIE
 ((
ušt32_t
)0x00000020è

	)

11350 
	#LPTIM_IER_DOWNIE
 ((
ušt32_t
)0x00000040è

	)

11353 
	#LPTIM_CFGR_CKSEL
 ((
ušt32_t
)0x00000001è

	)

11355 
	#LPTIM_CFGR_CKPOL
 ((
ušt32_t
)0x00000006è

	)

11356 
	#LPTIM_CFGR_CKPOL_0
 ((
ušt32_t
)0x00000002è

	)

11357 
	#LPTIM_CFGR_CKPOL_1
 ((
ušt32_t
)0x00000004è

	)

11359 
	#LPTIM_CFGR_CKFLT
 ((
ušt32_t
)0x00000018è

	)

11360 
	#LPTIM_CFGR_CKFLT_0
 ((
ušt32_t
)0x00000008è

	)

11361 
	#LPTIM_CFGR_CKFLT_1
 ((
ušt32_t
)0x00000010è

	)

11363 
	#LPTIM_CFGR_TRGFLT
 ((
ušt32_t
)0x000000C0è

	)

11364 
	#LPTIM_CFGR_TRGFLT_0
 ((
ušt32_t
)0x00000040è

	)

11365 
	#LPTIM_CFGR_TRGFLT_1
 ((
ušt32_t
)0x00000080è

	)

11367 
	#LPTIM_CFGR_PRESC
 ((
ušt32_t
)0x00000E00è

	)

11368 
	#LPTIM_CFGR_PRESC_0
 ((
ušt32_t
)0x00000200è

	)

11369 
	#LPTIM_CFGR_PRESC_1
 ((
ušt32_t
)0x00000400è

	)

11370 
	#LPTIM_CFGR_PRESC_2
 ((
ušt32_t
)0x00000800è

	)

11372 
	#LPTIM_CFGR_TRIGSEL
 ((
ušt32_t
)0x0000E000è

	)

11373 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ušt32_t
)0x00002000è

	)

11374 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ušt32_t
)0x00004000è

	)

11375 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ušt32_t
)0x00008000è

	)

11377 
	#LPTIM_CFGR_TRIGEN
 ((
ušt32_t
)0x00060000è

	)

11378 
	#LPTIM_CFGR_TRIGEN_0
 ((
ušt32_t
)0x00020000è

	)

11379 
	#LPTIM_CFGR_TRIGEN_1
 ((
ušt32_t
)0x00040000è

	)

11381 
	#LPTIM_CFGR_TIMOUT
 ((
ušt32_t
)0x00080000è

	)

11382 
	#LPTIM_CFGR_WAVE
 ((
ušt32_t
)0x00100000è

	)

11383 
	#LPTIM_CFGR_WAVPOL
 ((
ušt32_t
)0x00200000è

	)

11384 
	#LPTIM_CFGR_PRELOAD
 ((
ušt32_t
)0x00400000è

	)

11385 
	#LPTIM_CFGR_COUNTMODE
 ((
ušt32_t
)0x00800000è

	)

11386 
	#LPTIM_CFGR_ENC
 ((
ušt32_t
)0x01000000è

	)

11389 
	#LPTIM_CR_ENABLE
 ((
ušt32_t
)0x00000001è

	)

11390 
	#LPTIM_CR_SNGSTRT
 ((
ušt32_t
)0x00000002è

	)

11391 
	#LPTIM_CR_CNTSTRT
 ((
ušt32_t
)0x00000004è

	)

11394 
	#LPTIM_CMP_CMP
 ((
ušt32_t
)0x0000FFFFè

	)

11397 
	#LPTIM_ARR_ARR
 ((
ušt32_t
)0x0000FFFFè

	)

11400 
	#LPTIM_CNT_CNT
 ((
ušt32_t
)0x0000FFFFè

	)

11403 
	#LPTIM_OR_OR
 ((
ušt32_t
)0x00000003è

	)

11404 
	#LPTIM_OR_OR_0
 ((
ušt32_t
)0x00000001è

	)

11405 
	#LPTIM_OR_OR_1
 ((
ušt32_t
)0x00000002è

	)

11414 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

11415 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

11416 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

11417 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

11418 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

11419 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

11420 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

11421 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

11422 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

11423 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

11426 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

11429 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

11430 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

11433 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

11434 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

11435 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

11436 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

11437 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

11438 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

11439 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

11440 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

11441 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

11442 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

11443 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

11444 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

11445 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

11446 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

11447 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

11450 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

11451 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

11452 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

11453 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

11454 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

11455 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

11456 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

11458 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

11459 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

11460 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

11462 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

11465 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

11466 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

11467 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

11468 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

11469 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

11470 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

11471 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

11472 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

11473 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

11474 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

11475 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

11476 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

11479 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

11480 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

11481 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

11482 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

11483 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

11484 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

11485 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

11486 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

11487 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

11489 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

11497 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

11498 
	#WWDG_CR_T_0
 ((
ušt8_t
)0x01è

	)

11499 
	#WWDG_CR_T_1
 ((
ušt8_t
)0x02è

	)

11500 
	#WWDG_CR_T_2
 ((
ušt8_t
)0x04è

	)

11501 
	#WWDG_CR_T_3
 ((
ušt8_t
)0x08è

	)

11502 
	#WWDG_CR_T_4
 ((
ušt8_t
)0x10è

	)

11503 
	#WWDG_CR_T_5
 ((
ušt8_t
)0x20è

	)

11504 
	#WWDG_CR_T_6
 ((
ušt8_t
)0x40è

	)

11506 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11507 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11508 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11509 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11510 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11511 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11512 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11514 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

11517 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

11518 
	#WWDG_CFR_W_0
 ((
ušt16_t
)0x0001è

	)

11519 
	#WWDG_CFR_W_1
 ((
ušt16_t
)0x0002è

	)

11520 
	#WWDG_CFR_W_2
 ((
ušt16_t
)0x0004è

	)

11521 
	#WWDG_CFR_W_3
 ((
ušt16_t
)0x0008è

	)

11522 
	#WWDG_CFR_W_4
 ((
ušt16_t
)0x0010è

	)

11523 
	#WWDG_CFR_W_5
 ((
ušt16_t
)0x0020è

	)

11524 
	#WWDG_CFR_W_6
 ((
ušt16_t
)0x0040è

	)

11526 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11527 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11528 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11529 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11530 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11531 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11532 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11534 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

11535 
	#WWDG_CFR_WDGTB_0
 ((
ušt16_t
)0x0080è

	)

11536 
	#WWDG_CFR_WDGTB_1
 ((
ušt16_t
)0x0100è

	)

11538 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11539 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11541 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

11544 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

11553 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

11554 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

11557 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

11558 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

11559 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

11560 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

11562 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

11563 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

11564 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

11575 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

11577 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

11578 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

11579 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

11585 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11588 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

11589 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

11590 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

11591 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

11592 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

11600 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

11601 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

11602 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

11603 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

11604 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

11605 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

11606 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

11607 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

11608 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

11609 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

11610 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

11611 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

11612 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

11613 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

11614 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

11615 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

11616 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

11617 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

11618 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

11619 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

11621 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

11622 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

11623 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

11624 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

11625 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

11626 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

11627 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

11630 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

11631 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

11632 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

11633 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

11634 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

11635 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

11636 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

11637 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrF‹r
 ((
ušt32_t
)0x000000C0è

	)

11638 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

11639 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

11640 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

11641 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

11642 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

11643 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

11646 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

11649 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11652 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

11653 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

11654 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

11655 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

11656 
	#ETH_MACMIIAR_CR_Div62
 ((
ušt32_t
)0x00000004è

	)

11657 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

11658 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

11659 
	#ETH_MACMIIAR_CR_Div102
 ((
ušt32_t
)0x00000010è

	)

11660 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

11661 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

11664 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

11667 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

11668 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

11669 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

11670 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

11671 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

11672 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

11673 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

11674 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

11675 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

11676 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

11677 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

11680 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

11681 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

11684 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

11698 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

11699 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

11700 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

11701 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

11702 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

11703 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

11704 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

11707 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

11708 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

11709 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

11710 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

11711 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

11714 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

11715 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

11718 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

11721 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11724 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

11725 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

11726 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11727 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11728 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11729 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11730 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11731 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11732 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11733 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

11736 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11739 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

11740 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

11741 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11742 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11743 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11744 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11745 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11746 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11747 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11748 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

11751 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11754 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

11755 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

11756 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

11757 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

11758 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

11759 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

11760 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

11761 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

11762 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

11763 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

11766 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

11773 
	#ETH_MMCCR_MCFHP
 ((
ušt32_t
)0x00000020è

	)

11774 
	#ETH_MMCCR_MCP
 ((
ušt32_t
)0x00000010è

	)

11775 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

11776 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

11777 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

11778 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

11781 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

11782 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

11783 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

11786 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

11787 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

11788 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

11791 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

11792 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

11793 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

11796 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

11797 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

11798 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

11801 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11804 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11807 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11810 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11813 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11816 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

11823 
	#ETH_PTPTSCR_TSCNT
 ((
ušt32_t
)0x00030000è

	)

11824 
	#ETH_PTPTSSR_TSSMRME
 ((
ušt32_t
)0x00008000è

	)

11825 
	#ETH_PTPTSSR_TSSEME
 ((
ušt32_t
)0x00004000è

	)

11826 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ušt32_t
)0x00002000è

	)

11827 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ušt32_t
)0x00001000è

	)

11828 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ušt32_t
)0x00000800è

	)

11829 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ušt32_t
)0x00000400è

	)

11830 
	#ETH_PTPTSSR_TSSSR
 ((
ušt32_t
)0x00000200è

	)

11831 
	#ETH_PTPTSSR_TSSARFE
 ((
ušt32_t
)0x00000100è

	)

11833 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

11834 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

11835 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

11836 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

11837 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

11838 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

11841 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

11844 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

11847 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

11848 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

11851 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

11854 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

11855 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

11858 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

11861 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

11864 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11867 
	#ETH_PTPTSSR_TSTTR
 ((
ušt32_t
)0x00000020è

	)

11868 
	#ETH_PTPTSSR_TSSO
 ((
ušt32_t
)0x00000010è

	)

11875 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

11876 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

11877 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

11878 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

11879 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

11880 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

11881 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

11882 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

11883 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

11884 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

11885 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

11886 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

11887 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

11888 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

11889 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

11890 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

11891 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

11892 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

11893 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

11894 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

11895 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

11896 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

11897 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

11898 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

11899 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

11900 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

11901 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

11902 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

11903 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

11904 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

11905 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

11906 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

11907 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

11908 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

11909 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

11910 
	#ETH_DMABMR_EDE
 ((
ušt32_t
)0x00000080è

	)

11911 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

11912 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

11913 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

11916 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

11919 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

11922 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11925 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

11928 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

11929 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

11930 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

11931 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

11933 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

11934 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

11935 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

11936 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

11937 
	#ETH_DMASR_TPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

11938 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

11939 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

11940 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

11941 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

11942 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

11943 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

11944 
	#ETH_DMASR_RPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

11945 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

11946 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

11947 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

11948 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

11949 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

11950 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

11951 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

11952 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

11953 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

11954 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

11955 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

11956 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

11957 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

11958 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

11959 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

11960 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

11961 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

11962 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

11963 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

11964 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

11967 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

11968 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

11969 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

11970 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

11971 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

11972 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

11973 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

11974 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

11975 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

11976 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

11977 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

11978 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

11979 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

11980 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

11981 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

11982 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

11983 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

11984 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

11985 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

11986 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

11987 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

11988 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

11989 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

11990 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

11993 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

11994 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

11995 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

11996 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

11997 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

11998 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

11999 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

12000 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

12001 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

12002 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

12003 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

12004 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

12005 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

12006 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

12007 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

12010 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

12011 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

12012 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

12013 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

12016 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12019 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12022 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12025 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

12035 #ifdeà
USE_STDPERIPH_DRIVER


12037 
	~"¡m32f4xx_adc.h
"

12038 
	~"¡m32f4xx_üc.h
"

12039 
	~"¡m32f4xx_dbgmcu.h
"

12040 
	~"¡m32f4xx_dma.h
"

12041 
	~"¡m32f4xx_exti.h
"

12042 
	~"¡m32f4xx_æash.h
"

12043 
	~"¡m32f4xx_gpio.h
"

12044 
	~"¡m32f4xx_i2c.h
"

12045 
	~"¡m32f4xx_iwdg.h
"

12046 
	~"¡m32f4xx_pwr.h
"

12047 
	~"¡m32f4xx_rcc.h
"

12048 
	~"¡m32f4xx_¹c.h
"

12049 
	~"¡m32f4xx_sdio.h
"

12050 
	~"¡m32f4xx_¥i.h
"

12051 
	~"¡m32f4xx_syscfg.h
"

12052 
	~"¡m32f4xx_tim.h
"

12053 
	~"¡m32f4xx_u§¹.h
"

12054 
	~"¡m32f4xx_wwdg.h
"

12055 
	~"misc.h
"

12056 
	~"¡m32f4xx_üyp.h
"

12057 
	~"¡m32f4xx_hash.h
"

12058 
	~"¡m32f4xx_ºg.h
"

12059 
	~"¡m32f4xx_ÿn.h
"

12060 
	~"¡m32f4xx_dac.h
"

12061 
	~"¡m32f4xx_dcmi.h
"

12062 
	~"¡m32f4xx_fsmc.h
"

12069 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ğ(BIT))

	)

12071 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ğ~(BIT))

	)

12073 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

12075 
	#CLEAR_REG
(
REG
è((REGèğ(0x0))

	)

12077 
	#WRITE_REG
(
REG
, 
VAL
è((REGèğ(VAL))

	)

12079 
	#READ_REG
(
REG
è((REG))

	)

12081 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

12087 #ifdeà
__ılu¥lus


	@storage.h

	@table.h

4 #iâdeà
TABLE_H


5 
	#TABLE_H


	)

7 
	~"¡m32_libs/boùok_ty³s.h
"

9 
	#TABLE_RPM_MULTIPLIER
 100

	)

10 
	#TABLE_LOAD_MULTIPLIER
 2

	)

13 
	#FUEL_TABLE_DIMENSION
 16

	)

14 
	#IGNITION_TABLE_DIMENSION
 16

	)

15 
	#AFR_TABLE_DIMENSION
 16

	)

16 
	#BOOST_TABLE_DIMENSION
 8

	)

17 
	#VVT_TABLE_DIMENSION
 8

	)

18 
	#TRIM1_TABLE_DIMENSION
 6

	)

19 
	#TRIM2_TABLE_DIMENSION
 6

	)

20 
	#TRIM3_TABLE_DIMENSION
 6

	)

21 
	#TRIM4_TABLE_DIMENSION
 6

	)

35 
	#OFFSET_FUELTRIM
 127

	)

36 
	#OFFSET_IGNITION
 40

	)

39 
	#TABLE_3D_ARRAYSIZE
 16

	)

49 
	s_bË2D_t
 {

52 
U32
 
	mdim’siÚ
;

54 
VU16
 * 
	maxisX
;

55 
VU16
 * 
	maxisY
;

61 
U32
 
	mÏ¡_Xmax_šdex
;

64 
U32
 
	mÏ¡_Xmš_šdex
;

66 } 
	tbË2D
 ;

85 
	s_bË3D_t
 {

89 
U32
 
	mdim’siÚ
;

95 
U32
 
	mÏ¡_Xmax_šdex
 :8;

96 
U32
 
	mÏ¡_Xmš_šdex
 :8;

97 
U32
 
	mÏ¡_Ymax_šdex
 :8;

98 
U32
 
	mÏ¡_Ymš_šdex
 :8;

100 
U8
 
	maxisZ
[
TABLE_3D_ARRAYSIZE
] [TABLE_3D_ARRAYSIZE];

101 
U16
 
	maxisX
[
TABLE_3D_ARRAYSIZE
];

102 
U16
 
	maxisY
[
TABLE_3D_ARRAYSIZE
];

104 } 
	tbË3D
 ;

107 
š™_3DbËs
();

108 
š™_2DbËs
();

109 
U32
 
bË2D_g‘V®ue
(vŞ©
bË2D
 *
äomTabË
, U32 
X
);

110 
U32
 
bË3D_g‘V®ue
(vŞ©
bË3D
 * 
äomTabË
, 
S32
 
X
, S32 
Y
);

113 vŞ©
bË3D
 
fu–TabË
, 
ign™iÚTabË
, 
aäTabË
;

114 vŞ©
bË3D
 
boo¡TabË
, 
vvtTabË
;

115 vŞ©
bË3D
 
Œim1TabË
, 
Œim2TabË
, 
Œim3TabË
, 
Œim4TabË
;

117 vŞ©
bË2D
 
eTabË
;

118 vŞ©
bË2D
 
WUETabË
;

119 vŞ©
bË2D
 
üªkšgEÄichTabË
;

120 vŞ©
bË2D
 
dw–lVCÜ»ùiÚTabË
;

121 vŞ©
bË2D
 
šjeùÜVCÜ»ùiÚTabË
;

122 vŞ©
bË2D
 
IATD’s™yCÜ»ùiÚTabË
;

123 vŞ©
bË2D
 
IATR‘¬dTabË
;

124 vŞ©
bË2D
 
rÙ¬yS¶™TabË
;

125 vŞ©
bË2D
 
IAT_ÿlib_bË
;

126 vŞ©
bË2D
 
CLT_ÿlib_bË
;

127 vŞ©
bË2D
 
TPS_ÿlib_bË
;

	@uart.h

1 #iâdeà
UART_H_INCLUDED


2 
	#UART_H_INCLUDED


	)

4 
	~"¡m32_libs/¡m32f4xx/cmsis/¡m32f4xx.h
"

5 
	~"¡m32_libs/boùok_ty³s.h
"

8 
	#TS_PORT
 
USART1


	)

9 
	#DEBUG_PORT
 
USART6


	)

11 
	#TS_RX_BUFFER_SIZE
 24

	)

19 
	#SERIAL_BUFFER_THRESHOLD
 (
TS_RX_BUFFER_SIZE
 / 2)

	)

22 
	#BUFFER_PULL_SUCCESS
 0x00

	)

23 
	#BUFFER_PULL_ERROR_SEMAPHOR
 0x01

	)

24 
	#BUFFER_PULL_ERROR_EMPTY
 0x02

	)

25 
	#BUFFER_PUSH_ERROR_SEMAPHOR
 0x03

	)

26 
	#BUFFER_PUSH_ERROR_FULL
 0x04

	)

27 
	#BUFFER_PUSH_SUCCESS
 0x00

	)

30 
	s_£rŸl_bufãr_t
 {

32 
VU8
 * cÚ¡ 
	mbufãr
;

33 cÚ¡ 
ušt32_t
 
	mËngth
;

34 
U32
 
	mh—d
;

35 
U32
 
	m
;

36 
U32
 
	mavaabË
;

38 } 
	t£rŸl_bufãr_t
 ;

42 
U32
 
£rŸl_bufãr_push
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 
d©a_š
);

43 
U32
 
£rŸl_bufãr_avaabË
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

44 
U32
 
£rŸl_bufãr_puÎ
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
, 
VU8
 * 
d©a_out
);

45 
g‘_£rŸl_bufãr_acûss
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

46 
ä“_£rŸl_bufãr_acûss
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

47 
£rŸl_bufãr_»£t
(vŞ©
£rŸl_bufãr_t
 * 
bufãr
);

50 
U32
 
UART_Œªsm™
(
USART_Ty³Def
 * 
PÜt
, 
d©a
);

51 
U32
 
UART_wr™e
(
USART_Ty³Def
 * 
PÜt
, * 
msg
);

54 
UART1_In™
();

55 
UART6_In™
();

58 
UART_Tx
(
USART_Ty³Def
 * 
PÜt
, 
msg
);

59 
UART_S’d
(
USART_Ty³Def
 * 
PÜt
, 
messg
[] );

63 
U32
 
UART_g‘RX
();

64 
U32
 
UART_avaabË
();

69 
UART_³riodic
();

	@utils.h

4 #iâdeà
UTILS_H


5 
	#UTILS_H


	)

7 
	~"¡m32_libs/boùok_ty³s.h
"

10 
	#BIT_SET
(
a
,
b
è(×è|ğ(1<<(b)))

	)

11 
	#BIT_CLEAR
(
a
,
b
è(×è&ğ~(1<<(b)))

	)

12 
	#BIT_CHECK
(
v¬
,
pos
è!!((v¬è& (1<<Õos)))

	)

14 
EÁ”Cr™
();

15 
L—veCr™
();

17 
U16
 
wÜd
(
U8
 
high
, U8 
low
);

18 
U8
 
lowBy‹
(
U16
);

19 
U8
 
highBy‹
(
U16
);

21 
U16
 
ä“Ram
();

22 
š™Ÿli£Trigg”s
();

23 
£tPšM­pšg
(
U8
);

	@/usr/include/alloca.h

18 #iâdef 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<ã©u»s.h
>

23 
	#__Ãed_size_t


	)

24 
	~<¡ddef.h
>

26 
	g__BEGIN_DECLS


29 #undeà
®loÿ


32 *
	$®loÿ
 (
size_t
 
__size
è
__THROW
;

34 #ifdef 
__GNUC__


35 
	#®loÿ
(
size
è
	`__butš_®loÿ
 (size)

	)

38 
__END_DECLS


	@/usr/include/strings.h

18 #iâdef 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<ã©u»s.h
>

22 
	#__Ãed_size_t


	)

23 
	~<¡ddef.h
>

26 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8


34 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

38 
	$bcİy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

39 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

42 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

45 #ifdeà
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`šdex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

50 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

53 #ià
defšed
 
__OPTIMIZE__


54 
__ex‹º_®ways_šlše
 *

55 
	`šdex
 (*
__s
, 
__c
è
__THROW


57  
	`__butš_šdex
 (
__s
, 
__c
);

60 
__ex‹º_®ways_šlše
 const *

61 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


63  
	`__butš_šdex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

69 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

73 #ifdeà
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`ršdex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

78 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

81 #ià
defšed
 
__OPTIMIZE__


82 
__ex‹º_®ways_šlše
 *

83 
	`ršdex
 (*
__s
, 
__c
è
__THROW


85  
	`__butš_ršdex
 (
__s
, 
__c
);

88 
__ex‹º_®ways_šlše
 const *

89 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


91  
	`__butš_ršdex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

97 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

101 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8
 || defšed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
è
__THROW
 
__©Œibu‹_cÚ¡__
;

109 #ifdef 
__USE_MISC


110 
	$ff¦
 (
__l
è
__THROW
 
__©Œibu‹_cÚ¡__
;

111 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

112 
__THROW
 
__©Œibu‹_cÚ¡__
;

116 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

117 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

120 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<b™s/ty³s/loÿË_t.h
>

128 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
loÿË_t
 
__loc
)

129 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

133 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

134 
size_t
 
__n
, 
loÿË_t
 
__loc
)

135 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

138 
__END_DECLS


140 #ià
	`__GNUC_PREREQ
 (3,4è&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
defšed
 
__fÜtify_funùiÚ


143 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8


144 
	~<b™s/¡ršgs_fÜtif›d.h
>

	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

119 #undeà
__USE_ISOC11


120 #undeà
__USE_ISOC99


121 #undeà
__USE_ISOC95


122 #undeà
__USE_ISOCXX11


123 #undeà
__USE_POSIX


124 #undeà
__USE_POSIX2


125 #undeà
__USE_POSIX199309


126 #undeà
__USE_POSIX199506


127 #undeà
__USE_XOPEN


128 #undeà
__USE_XOPEN_EXTENDED


129 #undeà
__USE_UNIX98


130 #undeà
__USE_XOPEN2K


131 #undeà
__USE_XOPEN2KXSI


132 #undeà
__USE_XOPEN2K8


133 #undeà
__USE_XOPEN2K8XSI


134 #undeà
__USE_LARGEFILE


135 #undeà
__USE_LARGEFILE64


136 #undeà
__USE_FILE_OFFSET64


137 #undeà
__USE_MISC


138 #undeà
__USE_ATFILE


139 #undeà
__USE_GNU


140 #undeà
__USE_FORTIFY_LEVEL


141 #undeà
__KERNEL_STRICT_NAMES


142 #undeà
__GLIBC_USE_DEPRECATED_GETS


146 #iâdeà
_LOOSE_KERNEL_NAMES


147 
	#__KERNEL_STRICT_NAMES


	)

157 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


158 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

159 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ğ((
maj
è<< 16è+ (
mš
))

	)

161 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

168 #ià
defšed
 
__şªg_majÜ__
 && defšed 
__şªg_mšÜ__


169 
	#__glibc_şªg_´”eq
(
maj
, 
mš
) \

170 ((
__şªg_majÜ__
 << 16è+ 
__şªg_mšÜ__
 >ğ((
maj
è<< 16è+ (
mš
))

	)

172 
	#__glibc_şªg_´”eq
(
maj
, 
mš
è0

	)

176 
	#__GLIBC_USE
(
F
è
__GLIBC_USE_
 ## 
	)
F

182 #ià(
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE
) \

183 && !
defšed
 
	g_DEFAULT_SOURCE


185 #undeà
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

190 #ifdeà
_GNU_SOURCE


191 #undeà
_ISOC95_SOURCE


192 
	#_ISOC95_SOURCE
 1

	)

193 #undeà
_ISOC99_SOURCE


194 
	#_ISOC99_SOURCE
 1

	)

195 #undeà
_ISOC11_SOURCE


196 
	#_ISOC11_SOURCE
 1

	)

197 #undeà
_POSIX_SOURCE


198 
	#_POSIX_SOURCE
 1

	)

199 #undeà
_POSIX_C_SOURCE


200 
	#_POSIX_C_SOURCE
 200809L

	)

201 #undeà
_XOPEN_SOURCE


202 
	#_XOPEN_SOURCE
 700

	)

203 #undeà
_XOPEN_SOURCE_EXTENDED


204 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

205 #undeà
_LARGEFILE64_SOURCE


206 
	#_LARGEFILE64_SOURCE
 1

	)

207 #undeà
_DEFAULT_SOURCE


208 
	#_DEFAULT_SOURCE
 1

	)

209 #undeà
_ATFILE_SOURCE


210 
	#_ATFILE_SOURCE
 1

	)

215 #ià(
defšed
 
_DEFAULT_SOURCE
 \

216 || (!
defšed
 
	g__STRICT_ANSI__
 \

217 && !
defšed
 
	g_ISOC99_SOURCE
 \

218 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

219 && !
defšed
 
	g_XOPEN_SOURCE
))

220 #undeà
_DEFAULT_SOURCE


221 
	#_DEFAULT_SOURCE
 1

	)

225 #ià(
defšed
 
_ISOC11_SOURCE
 \

226 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

227 
	#__USE_ISOC11
 1

	)

231 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

232 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

233 
	#__USE_ISOC99
 1

	)

237 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

238 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

239 
	#__USE_ISOC95
 1

	)

242 #ifdeà
__ılu¥lus


244 #ià
__ılu¥lus
 >= 201703L

245 
	#__USE_ISOC11
 1

	)

249 #ià
__ılu¥lus
 >ğ201103L || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__


250 
	#__USE_ISOCXX11
 1

	)

251 
	#__USE_ISOC99
 1

	)

258 #ifdeà
_DEFAULT_SOURCE


259 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


260 
	#__USE_POSIX_IMPLICITLY
 1

	)

262 #undeà
_POSIX_SOURCE


263 
	#_POSIX_SOURCE
 1

	)

264 #undeà
_POSIX_C_SOURCE


265 
	#_POSIX_C_SOURCE
 200809L

	)

268 #ià((!
defšed
 
__STRICT_ANSI__
 \

269 || (
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

270 && !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

271 
	#_POSIX_SOURCE
 1

	)

272 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

273 
	#_POSIX_C_SOURCE
 2

	)

274 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

275 
	#_POSIX_C_SOURCE
 199506L

	)

276 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

277 
	#_POSIX_C_SOURCE
 200112L

	)

279 
	#_POSIX_C_SOURCE
 200809L

	)

281 
	#__USE_POSIX_IMPLICITLY
 1

	)

290 #ià((!
defšed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

291 && (
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE
))

292 
	#_POSIX_SOURCE
 1

	)

293 #undeà
_POSIX_C_SOURCE


294 
	#_POSIX_C_SOURCE
 199506L

	)

297 #ià(
defšed
 
_POSIX_SOURCE
 \

298 || (
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

299 || 
defšed
 
_XOPEN_SOURCE
)

300 
	#__USE_POSIX
 1

	)

303 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ğ2 || defšed 
_XOPEN_SOURCE


304 
	#__USE_POSIX2
 1

	)

307 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

308 
	#__USE_POSIX199309
 1

	)

311 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

312 
	#__USE_POSIX199506
 1

	)

315 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

316 
	#__USE_XOPEN2K
 1

	)

317 #undeà
__USE_ISOC95


318 
	#__USE_ISOC95
 1

	)

319 #undeà
__USE_ISOC99


320 
	#__USE_ISOC99
 1

	)

323 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

324 
	#__USE_XOPEN2K8
 1

	)

325 #undeà
_ATFILE_SOURCE


326 
	#_ATFILE_SOURCE
 1

	)

329 #ifdef 
_XOPEN_SOURCE


330 
	#__USE_XOPEN
 1

	)

331 #ià(
_XOPEN_SOURCE
 - 0) >= 500

332 
	#__USE_XOPEN_EXTENDED
 1

	)

333 
	#__USE_UNIX98
 1

	)

334 #undeà
_LARGEFILE_SOURCE


335 
	#_LARGEFILE_SOURCE
 1

	)

336 #ià(
_XOPEN_SOURCE
 - 0) >= 600

337 #ià(
_XOPEN_SOURCE
 - 0) >= 700

338 
	#__USE_XOPEN2K8
 1

	)

339 
	#__USE_XOPEN2K8XSI
 1

	)

341 
	#__USE_XOPEN2K
 1

	)

342 
	#__USE_XOPEN2KXSI
 1

	)

343 #undeà
__USE_ISOC95


344 
	#__USE_ISOC95
 1

	)

345 #undeà
__USE_ISOC99


346 
	#__USE_ISOC99
 1

	)

349 #ifdeà
_XOPEN_SOURCE_EXTENDED


350 
	#__USE_XOPEN_EXTENDED
 1

	)

355 #ifdeà
_LARGEFILE_SOURCE


356 
	#__USE_LARGEFILE
 1

	)

359 #ifdeà
_LARGEFILE64_SOURCE


360 
	#__USE_LARGEFILE64
 1

	)

363 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

364 
	#__USE_FILE_OFFSET64
 1

	)

367 #ià
defšed
 
_DEFAULT_SOURCE


368 
	#__USE_MISC
 1

	)

371 #ifdef 
_ATFILE_SOURCE


372 
	#__USE_ATFILE
 1

	)

375 #ifdef 
_GNU_SOURCE


376 
	#__USE_GNU
 1

	)

379 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

380 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

381 #ià
_FORTIFY_SOURCE
 > 1

382 
	#__USE_FORTIFY_LEVEL
 2

	)

384 
	#__USE_FORTIFY_LEVEL
 1

	)

387 
	#__USE_FORTIFY_LEVEL
 0

	)

394 #ià
defšed
 
__ılu¥lus
 ? __ılu¥lu >ğ201402L : defšed 
__USE_ISOC11


395 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

397 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

402 
	~<¡dc-´edef.h
>

410 #undeà
__GNU_LIBRARY__


411 
	#__GNU_LIBRARY__
 6

	)

415 
	#__GLIBC__
 2

	)

416 
	#__GLIBC_MINOR__
 27

	)

418 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

419 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ğ((
maj
è<< 16è+ (
mš
))

	)

422 #iâdeà
__ASSEMBLER__


423 #iâdeà
_SYS_CDEFS_H


424 
	~<sys/cdefs.h
>

429 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


430 
	#__USE_LARGEFILE
 1

	)

431 
	#__USE_LARGEFILE64
 1

	)

437 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

438 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

439 && 
defšed
 
	g__ex‹º_šlše


440 
	#__USE_EXTERN_INLINES
 1

	)

448 
	~<gnu/¡ubs.h
>

	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifdeà
__GCC_IEC_559_COMPLEX


45 #ià
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

58 
	#__STDC_ISO_10646__
 201706L

	)

61 
	#__STDC_NO_THREADS__
 1

	)

	@
1
.
1
/usr/include
177
9194
/home/oli/tenere/efi/Tuareg_sw/Tuareg.c
/home/oli/tenere/efi/Tuareg_sw/Tuareg.h
/home/oli/tenere/efi/Tuareg_sw/TunerStudio.c
/home/oli/tenere/efi/Tuareg_sw/TunerStudio.h
/home/oli/tenere/efi/Tuareg_sw/act_hw.c
/home/oli/tenere/efi/Tuareg_sw/act_hw.h
/home/oli/tenere/efi/Tuareg_sw/act_logic.c
/home/oli/tenere/efi/Tuareg_sw/act_logic.h
/home/oli/tenere/efi/Tuareg_sw/arduino_types.h
/home/oli/tenere/efi/Tuareg_sw/config.c
/home/oli/tenere/efi/Tuareg_sw/config.h
/home/oli/tenere/efi/Tuareg_sw/config_pages.h
/home/oli/tenere/efi/Tuareg_sw/conversion.c
/home/oli/tenere/efi/Tuareg_sw/conversion.h
/home/oli/tenere/efi/Tuareg_sw/dash_hw.c
/home/oli/tenere/efi/Tuareg_sw/dash_hw.h
/home/oli/tenere/efi/Tuareg_sw/dash_logic.c
/home/oli/tenere/efi/Tuareg_sw/dash_logic.h
/home/oli/tenere/efi/Tuareg_sw/debug.c
/home/oli/tenere/efi/Tuareg_sw/debug.h
/home/oli/tenere/efi/Tuareg_sw/decoder_hw.c
/home/oli/tenere/efi/Tuareg_sw/decoder_hw.h
/home/oli/tenere/efi/Tuareg_sw/decoder_logic.c
/home/oli/tenere/efi/Tuareg_sw/decoder_logic.h
/home/oli/tenere/efi/Tuareg_sw/eeprom.c
/home/oli/tenere/efi/Tuareg_sw/eeprom.h
/home/oli/tenere/efi/Tuareg_sw/eeprom_layout.h
/home/oli/tenere/efi/Tuareg_sw/fuel_hw.c
/home/oli/tenere/efi/Tuareg_sw/fuel_hw.h
/home/oli/tenere/efi/Tuareg_sw/fuel_logic.c
/home/oli/tenere/efi/Tuareg_sw/fuel_logic.h
/home/oli/tenere/efi/Tuareg_sw/ignition_hw.c
/home/oli/tenere/efi/Tuareg_sw/ignition_hw.h
/home/oli/tenere/efi/Tuareg_sw/ignition_logic.c
/home/oli/tenere/efi/Tuareg_sw/ignition_logic.h
/home/oli/tenere/efi/Tuareg_sw/lowprio_scheduler.c
/home/oli/tenere/efi/Tuareg_sw/lowprio_scheduler.h
/home/oli/tenere/efi/Tuareg_sw/lowspeed_timers.c
/home/oli/tenere/efi/Tuareg_sw/lowspeed_timers.h
/home/oli/tenere/efi/Tuareg_sw/main.c
/home/oli/tenere/efi/Tuareg_sw/scheduler.c
/home/oli/tenere/efi/Tuareg_sw/scheduler.h
/home/oli/tenere/efi/Tuareg_sw/sensors.c
/home/oli/tenere/efi/Tuareg_sw/sensors.h
/home/oli/tenere/efi/Tuareg_sw/serial_monitor.c
/home/oli/tenere/efi/Tuareg_sw/serial_monitor.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/boctok/stm32f10x_adc_boctok.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/boctok/stm32f10x_gpio_boctok.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/misc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_adc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_bkp.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_can.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_cec.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_conf.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_crc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dac.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dbgmcu.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_dma.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_exti.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_flash.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_fsmc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_gpio.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_i2c.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_iwdg.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_pwr.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_rcc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_rtc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_sdio.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_spi.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_tim.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_usart.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f10x/spl/stm32f10x_wwdg.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/boctok_types.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/arm_math.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/startup_stm32f410xx.s
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/stm32f4xx.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/system_hse100_stm32f410.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/cmsis/system_stm32f4xx.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/misc.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/misc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_adc.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_adc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_can.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_cec.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_crc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_cryp.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dac.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dbgmcu.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dbgmcu.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dcmi.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dfsdm.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dma2d.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_dsi.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_exti.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_flash.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_flash_ramfunc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fmc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fmpi2c.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_fsmc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_gpio.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_hash.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_iwdg.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_lptim.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_ltdc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_pwr.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_qspi.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rng.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_rtc.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_sai.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_sdio.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spdifrx.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spi.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_spi.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_syscfg.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_syscfg.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_tim.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_tim.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.h
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_wwdg.c
/home/oli/tenere/efi/Tuareg_sw/stm32_libs/stm32f4xx/spl/stm32f4xx_wwdg.h
/home/oli/tenere/efi/Tuareg_sw/table.c
/home/oli/tenere/efi/Tuareg_sw/table.h
/home/oli/tenere/efi/Tuareg_sw/uart.c
/home/oli/tenere/efi/Tuareg_sw/uart.h
/home/oli/tenere/efi/Tuareg_sw/utils.c
/home/oli/tenere/efi/Tuareg_sw/utils.h
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdlib.h
/usr/include/string.h
Tuareg.h
TunerStudio.h
act_hw.h
act_logic.h
arduino_types.h
config.h
config_pages.h
conversion.h
dash_hw.h
dash_logic.h
debug.h
decoder_hw.h
decoder_logic.h
eeprom.h
eeprom_layout.h
fuel_hw.h
fuel_logic.h
ignition_hw.h
ignition_logic.h
lowprio_scheduler.h
lowspeed_timers.h
scheduler.h
sensors.h
stm32_libs/boctok_types.h
stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h
stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h
stm32_libs/stm32f4xx/cmsis/stm32f4xx.h
storage.h
table.h
uart.h
utils.h
/usr/include/alloca.h
/usr/include/strings.h
/usr/include/features.h
/usr/include/stdc-predef.h
