

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 00:37:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1       |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- for_c_row       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_c_col.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 5          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 5.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|   1092|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    321|
|Register         |        -|      -|    1402|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      3|    1402|   1413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_20_fu_669_p2     |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_423_p2        |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_477_p2        |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_531_p2        |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_585_p2        |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_697_p2        |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_438_p2        |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_492_p2        |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_546_p2        |     +    |      0|  0|  38|          31|           1|
    |j_4_fu_600_p2        |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_712_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_633_p2        |     +    |      0|  0|  38|           1|          31|
    |next_mul1_fu_682_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul2_fu_462_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul4_fu_516_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul6_fu_653_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul8_fu_570_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_408_p2   |     +    |      0|  0|  45|           7|          38|
    |sum_1_fu_673_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_12_fu_502_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_19_fu_556_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_610_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_643_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_28_fu_659_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_30_fu_722_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_s_fu_448_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_10_fu_580_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_13_fu_595_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_692_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_628_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_707_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_433_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_472_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_541_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_487_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_526_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_418_p2        |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0|1092|         724|         940|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_i_address0      |  15|          3|   14|         42|
    |B_i_address0      |  15|          3|   14|         42|
    |C_i_address0      |  21|          4|   14|         56|
    |C_i_d0            |  15|          3|   32|         96|
    |ap_NS_fsm         |  93|         19|    1|         19|
    |i1_reg_237        |   9|          2|   31|         62|
    |i3_reg_270        |   9|          2|   31|         62|
    |i5_reg_303        |   9|          2|   31|         62|
    |i7_reg_371        |   9|          2|   31|         62|
    |i_reg_204         |   9|          2|   31|         62|
    |j2_reg_259        |   9|          2|   31|         62|
    |j4_reg_292        |   9|          2|   31|         62|
    |j6_reg_325        |   9|          2|   31|         62|
    |j8_reg_393        |   9|          2|   31|         62|
    |j_reg_226         |   9|          2|   31|         62|
    |k_reg_349         |   9|          2|   31|         62|
    |phi_mul1_reg_248  |   9|          2|   38|         76|
    |phi_mul3_reg_281  |   9|          2|   38|         76|
    |phi_mul5_reg_360  |   9|          2|   38|         76|
    |phi_mul7_reg_314  |   9|          2|   38|         76|
    |phi_mul9_reg_382  |   9|          2|   38|         76|
    |phi_mul_reg_215   |   9|          2|   38|         76|
    |sum_reg_336       |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 321|         68|  676|       1457|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_i_load_reg_925     |  32|   0|   32|          0|
    |B_i_load_reg_930     |  32|   0|   32|          0|
    |C_i_addr_1_reg_897   |  14|   0|   14|          0|
    |ap_CS_fsm            |  18|   0|   18|          0|
    |i1_reg_237           |  31|   0|   31|          0|
    |i3_reg_270           |  31|   0|   31|          0|
    |i5_reg_303           |  31|   0|   31|          0|
    |i7_reg_371           |  31|   0|   31|          0|
    |i_1_reg_780          |  31|   0|   31|          0|
    |i_2_reg_816          |  31|   0|   31|          0|
    |i_3_reg_852          |  31|   0|   31|          0|
    |i_4_reg_879          |  31|   0|   31|          0|
    |i_5_reg_958          |  31|   0|   31|          0|
    |i_reg_204            |  31|   0|   31|          0|
    |j2_reg_259           |  31|   0|   31|          0|
    |j4_reg_292           |  31|   0|   31|          0|
    |j6_reg_325           |  31|   0|   31|          0|
    |j8_reg_393           |  31|   0|   31|          0|
    |j_1_reg_788          |  31|   0|   31|          0|
    |j_2_reg_824          |  31|   0|   31|          0|
    |j_4_reg_887          |  31|   0|   31|          0|
    |j_5_reg_966          |  31|   0|   31|          0|
    |j_reg_226            |  31|   0|   31|          0|
    |k_1_reg_905          |  31|   0|   31|          0|
    |k_reg_349            |  31|   0|   31|          0|
    |next_mul1_reg_950    |  38|   0|   38|          0|
    |next_mul2_reg_808    |  38|   0|   38|          0|
    |next_mul4_reg_844    |  38|   0|   38|          0|
    |next_mul6_reg_915    |  38|   0|   38|          0|
    |next_mul8_reg_871    |  38|   0|   38|          0|
    |next_mul_reg_772     |  38|   0|   38|          0|
    |phi_mul1_reg_248     |  38|   0|   38|          0|
    |phi_mul3_reg_281     |  38|   0|   38|          0|
    |phi_mul5_reg_360     |  38|   0|   38|          0|
    |phi_mul7_reg_314     |  38|   0|   38|          0|
    |phi_mul9_reg_382     |  38|   0|   38|          0|
    |phi_mul_reg_215      |  38|   0|   38|          0|
    |sum_reg_336          |  32|   0|   32|          0|
    |tmp_15_reg_865       |  15|   0|   15|          0|
    |tmp_1_reg_767        |  15|   0|   15|          0|
    |tmp_20_reg_935       |  32|   0|   32|          0|
    |tmp_22_reg_945       |  15|   0|   15|          0|
    |tmp_23_reg_892       |  15|   0|   15|          0|
    |tmp_24_cast_reg_793  |  15|   0|   64|         49|
    |tmp_26_cast_reg_829  |  15|   0|   64|         49|
    |tmp_35_cast_reg_971  |  15|   0|   64|         49|
    |tmp_4_reg_803        |  15|   0|   15|          0|
    |tmp_7_reg_839        |  15|   0|   15|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |1402|   0| 1549|        147|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

