Verilog code for my Computer Architecture course project.

Date: 2025, January

Warning: This code doesn't run Fibonacci sequence testbench truly and its output is wrong.

Datapath diagram and control unit signals table are in screenshots folder.


Remarks:
* Instruction Memory for 256 32-bit MIPS instructions.
* 256 32-bit Data Memory locations.
* 5-stage pipelining, stages are:
  - Instruction Fetch (IF)
  - Instruction Decode (ID)
  - Execute (EX)
  - Memory (MEM)
  - Write Back (WB)
