INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yeap98/Desktop/4-1/lab/project_5_2/project_5_2.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_0'
