// Seed: 1232602783
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    output logic id_16,
    id_19,
    id_20,
    input tri id_17
);
  id_21(
      .id_0(-1), .id_1(-1)
  );
  wire id_22;
  tri1 id_23 = 1;
  assign module_1.type_1 = 0;
  always if (-1) id_16 <= id_19[-1'h0^-1];
  parameter id_24 = 1;
  assign id_23 = 1;
  wire id_25;
endmodule
module module_1 #(
    parameter id_14 = 32'd13
) (
    output logic id_0,
    input tri0 id_1,
    output logic id_2,
    output wor id_3,
    output wor id_4,
    output supply0 id_5,
    input logic id_6
);
  supply0 id_8;
  logic   id_9 = id_6;
  assign id_2 = id_9;
  wire id_10;
  parameter id_11 = 1;
  always begin : LABEL_0
    id_0 <= 1;
    begin : LABEL_0
      id_9 <= 1;
    end
  end
  assign id_9 = 1 % 1;
  for (id_12 = id_11; id_12; id_10 = id_10) wire id_13 = id_10;
  assign id_8  = id_12;
  assign id_0  = 'b0;
  assign id_11 = (-1) * id_6;
  defparam id_14 = 1;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_3,
      id_5,
      id_1,
      id_1,
      id_9,
      id_1
  );
  wire id_15;
endmodule
