Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 10 13:50:06 2019
| Host         : DESKTOP-7IM6RBM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DICE_TOP_timing_summary_routed.rpt -pb DICE_TOP_timing_summary_routed.pb -rpx DICE_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : DICE_TOP
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.409        0.000                      0                   30        0.178        0.000                      0                   30        9.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                16.409        0.000                      0                   30        0.178        0.000                      0                   30        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.410ns (39.323%)  route 2.176ns (60.677%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.885 r  CH/CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    CH/CNT_reg[12]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.119 r  CH/CNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.119    CH/CNT_reg[16]_i_1_n_4
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[19]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[19]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.406ns (39.255%)  route 2.176ns (60.745%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.885 r  CH/CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    CH/CNT_reg[12]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.115 r  CH/CNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.115    CH/CNT_reg[16]_i_1_n_6
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[17]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[17]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.413    

Slack (MET) :             16.421ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.424ns (39.559%)  route 2.176ns (60.441%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.885 r  CH/CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    CH/CNT_reg[12]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.974 r  CH/CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.974    CH/CNT_reg[16]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.133 r  CH/CNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.133    CH/CNT_reg[20]_i_1_n_7
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
                         clock pessimism              0.270    24.533    
                         clock uncertainty           -0.035    24.498    
    SLICE_X87Y95         FDRE (Setup_fdre_C_D)        0.056    24.554    CH/CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 16.421    

Slack (MET) :             16.462ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.357ns (38.413%)  route 2.176ns (61.587%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.885 r  CH/CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    CH/CNT_reg[12]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.066 r  CH/CNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.066    CH/CNT_reg[16]_i_1_n_5
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[18]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 16.462    

Slack (MET) :             16.484ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.335ns (38.027%)  route 2.176ns (61.973%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.885 r  CH/CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    CH/CNT_reg[12]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.044 r  CH/CNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.044    CH/CNT_reg[16]_i_1_n_7
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[16]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 16.484    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.321ns (37.779%)  route 2.176ns (62.221%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.030 r  CH/CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.030    CH/CNT_reg[12]_i_1_n_4
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[15]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.502ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.317ns (37.707%)  route 2.176ns (62.293%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.026 r  CH/CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.026    CH/CNT_reg[12]_i_1_n_6
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[13]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 16.502    

Slack (MET) :             16.551ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.268ns (36.821%)  route 2.176ns (63.179%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.977 r  CH/CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.977    CH/CNT_reg[12]_i_1_n_5
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[14]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                 16.551    

Slack (MET) :             16.573ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.246ns (36.415%)  route 2.176ns (63.585%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.796 r  CH/CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.796    CH/CNT_reg[8]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.955 r  CH/CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.955    CH/CNT_reg[12]_i_1_n_7
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[12]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 16.573    

Slack (MET) :             16.587ns  (required time - arrival time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.232ns (36.154%)  route 2.176ns (63.846%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.329     4.533    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.341     4.874 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.600     5.475    CH/CNT_reg[20]
    SLICE_X86Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.572 f  CH/D_i_4/O
                         net (fo=42, routed)          1.216     6.788    CH/D_i_4_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.097     6.885 r  CH/CNT[0]_i_4/O
                         net (fo=1, routed)           0.360     7.244    CH/CNT[0]_i_4_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.618 r  CH/CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    CH/CNT_reg[0]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.707 r  CH/CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    CH/CNT_reg[4]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.941 r  CH/CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.941    CH/CNT_reg[8]_i_1_n_4
    SLICE_X87Y92         FDRE                                         r  CH/CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    C11                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         1.290    21.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.677    22.967    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    23.039 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.225    24.264    CH/CLK_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  CH/CNT_reg[11]/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.472    
    SLICE_X87Y92         FDRE (Setup_fdre_C_D)        0.056    24.528    CH/CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 16.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CH/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.239%)  route 0.124ns (46.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.606     1.716    CH/CLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  CH/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141     1.857 r  CH/D_reg/Q
                         net (fo=4, routed)           0.124     1.981    CH_O
    SLICE_X89Y93         FDRE                                         r  D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  D_reg/C
                         clock pessimism             -0.510     1.733    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.070     1.803    D_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DICE/RNG/CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DICE/RNG/NUM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.933%)  route 0.159ns (46.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141     1.858 f  DICE/RNG/CNT_reg[0]/Q
                         net (fo=6, routed)           0.159     2.017    DICE/RNG/CNT_reg_n_0_[0]
    SLICE_X88Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.062 r  DICE/RNG/CNT0/O
                         net (fo=1, routed)           0.000     2.062    DICE/RNG/CNT0_n_0
    SLICE_X88Y93         FDRE                                         r  DICE/RNG/NUM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  DICE/RNG/NUM_reg[0]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.120     1.850    DICE/RNG/NUM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CH/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DICE/RNG/NUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.190ns (55.744%)  route 0.151ns (44.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.606     1.716    CH/CLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  CH/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141     1.857 r  CH/D_reg/Q
                         net (fo=4, routed)           0.151     2.008    DICE/RNG/CH_O
    SLICE_X89Y93         LUT5 (Prop_lut5_I3_O)        0.049     2.057 r  DICE/RNG/NUM[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    DICE/RNG/NUM[1]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/NUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/NUM_reg[1]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.107     1.840    DICE/RNG/NUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DICE/RNG/NUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.714%)  route 0.148ns (44.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  D_reg/Q
                         net (fo=3, routed)           0.148     2.006    DICE/RNG/D
    SLICE_X89Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.051 r  DICE/RNG/NUM[2]_i_1/O
                         net (fo=1, routed)           0.000     2.051    DICE/RNG/NUM[2]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/NUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/NUM_reg[2]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.092     1.809    DICE/RNG/NUM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 DICE/RNG/CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DICE/RNG/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.688%)  route 0.221ns (54.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  DICE/RNG/CNT_reg[0]/Q
                         net (fo=6, routed)           0.221     2.079    DICE/RNG/CNT_reg_n_0_[0]
    SLICE_X89Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.124 r  DICE/RNG/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.124    DICE/RNG/CNT[2]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[2]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.107     1.824    DICE/RNG/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DICE/RNG/CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DICE/RNG/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.688%)  route 0.221ns (54.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  DICE/RNG/CNT_reg[0]/Q
                         net (fo=6, routed)           0.221     2.079    DICE/RNG/CNT_reg_n_0_[0]
    SLICE_X89Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.124 r  DICE/RNG/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.124    DICE/RNG/CNT[1]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    DICE/RNG/CLK_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  DICE/RNG/CNT_reg[1]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.092     1.809    DICE/RNG/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CH/CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.632%)  route 0.166ns (39.368%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.858 f  CH/CNT_reg[20]/Q
                         net (fo=2, routed)           0.166     2.024    CH/CNT_reg[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.069 r  CH/CNT[20]_i_2/O
                         net (fo=1, routed)           0.000     2.069    CH/CNT[20]_i_2_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.139 r  CH/CNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.139    CH/CNT_reg[20]_i_1_n_7
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    CH/CLK_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  CH/CNT_reg[20]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.105     1.822    CH/CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CH/CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.448%)  route 0.177ns (41.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.606     1.716    CH/CLK_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  CH/CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.857 f  CH/CNT_reg[11]/Q
                         net (fo=3, routed)           0.177     2.034    CH/CNT_reg[11]
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.079 r  CH/CNT[8]_i_6/O
                         net (fo=1, routed)           0.000     2.079    CH/CNT[8]_i_6_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.142 r  CH/CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.142    CH/CNT_reg[8]_i_1_n_4
    SLICE_X87Y92         FDRE                                         r  CH/CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.878     2.242    CH/CLK_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  CH/CNT_reg[11]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X87Y92         FDRE (Hold_fdre_C_D)         0.105     1.821    CH/CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CH/CNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.448%)  route 0.177ns (41.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.858 f  CH/CNT_reg[15]/Q
                         net (fo=3, routed)           0.177     2.035    CH/CNT_reg[15]
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  CH/CNT[12]_i_6/O
                         net (fo=1, routed)           0.000     2.080    CH/CNT[12]_i_6_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.143 r  CH/CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.143    CH/CNT_reg[12]_i_1_n_4
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    CH/CLK_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  CH/CNT_reg[15]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.105     1.822    CH/CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CH/CNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CH/CNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.448%)  route 0.177ns (41.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.085    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.111 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.607     1.717    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.858 f  CH/CNT_reg[19]/Q
                         net (fo=3, routed)           0.177     2.035    CH/CNT_reg[19]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  CH/CNT[16]_i_6/O
                         net (fo=1, routed)           0.000     2.080    CH/CNT[16]_i_6_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.143 r  CH/CNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.143    CH/CNT_reg[16]_i_1_n_4
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    C11                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.879     2.243    CH/CLK_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  CH/CNT_reg[19]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.105     1.822    CH/CNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y90    CH/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y92    CH/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y92    CH/CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y93    CH/CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y93    CH/CNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y93    CH/CNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y93    CH/CNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y94    CH/CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y94    CH/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y90    CH/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y94    CH/CNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y94    CH/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y94    CH/CNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y90    CH/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y90    CH/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y92    CH/CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y93    CH/CNT_reg[13]/C



