--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CORE_MS2.twx CORE_MS2.ncd -o CORE_MS2.twr CORE_MS2.pcf

Design file:              CORE_MS2.ncd
Physical constraint file: CORE_MS2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MS2_ms<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MS2_ms<4>   |    4.417(R)|      SLOW  |    0.482(R)|      SLOW  |MS2_ms_0_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MS2_ms<1>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MS2_ms<5>   |    2.504(R)|      SLOW  |   -0.386(R)|      SLOW  |MS2_ms_1_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MS2_ms<2>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MS2_ms<6>   |    4.511(R)|      SLOW  |   -1.336(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MS2_ms<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MS2_DB<0>   |    2.681(R)|      SLOW  |   -1.357(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<1>   |    3.796(R)|      SLOW  |   -2.013(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<2>   |    3.225(R)|      SLOW  |   -1.584(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<3>   |    3.673(R)|      SLOW  |   -1.904(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<4>   |    3.360(R)|      SLOW  |   -1.696(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<5>   |    3.597(R)|      SLOW  |   -1.956(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<6>   |    3.495(R)|      SLOW  |   -1.688(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_DB<7>   |    3.697(R)|      SLOW  |   -1.960(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<0>   |    3.385(R)|      SLOW  |   -1.963(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<1>   |    4.529(R)|      SLOW  |   -2.522(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<2>   |    3.858(R)|      SLOW  |   -2.086(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<3>   |    3.622(R)|      SLOW  |   -1.977(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<4>   |    3.480(R)|      SLOW  |   -1.791(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<5>   |    4.349(R)|      SLOW  |   -2.440(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<6>   |    3.620(R)|      SLOW  |   -1.834(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_IN<7>   |    3.680(R)|      SLOW  |   -1.944(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<0>  |    2.762(R)|      SLOW  |   -1.415(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<1>  |    4.078(R)|      SLOW  |   -1.934(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<2>  |    5.849(R)|      SLOW  |   -3.000(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<3>  |    4.585(R)|      SLOW  |   -2.523(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<4>  |    4.492(R)|      SLOW  |   -2.184(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<5>  |    4.376(R)|      SLOW  |   -2.149(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<6>  |    4.769(R)|      SLOW  |   -2.527(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_RAM<7>  |    5.339(R)|      SLOW  |   -2.841(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_ms<7>   |    2.736(R)|      SLOW  |   -0.241(R)|      SLOW  |MS2_ms_3_BUFGP    |   0.000|
MS2_ms<8>   |    4.988(R)|      SLOW  |   -1.343(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_ms<9>   |    2.314(R)|      SLOW  |   -0.645(R)|      SLOW  |MS2_ms_3_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock MS2_ms<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MS2_STS<0>  |         6.312(R)|      SLOW  |         2.901(R)|      FAST  |MS2_ms_0_BUFGP    |   0.000|
MS2_STS<1>  |         6.312(R)|      SLOW  |         2.901(R)|      FAST  |MS2_ms_0_BUFGP    |   0.000|
MS2_STS<2>  |         6.312(R)|      SLOW  |         2.901(R)|      FAST  |MS2_ms_0_BUFGP    |   0.000|
MS2_STS<3>  |         6.312(R)|      SLOW  |         2.901(R)|      FAST  |MS2_ms_0_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock MS2_ms<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MS2_OUT<0>  |        12.328(R)|      SLOW  |         5.544(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<1>  |        12.742(R)|      SLOW  |         5.736(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<2>  |        12.980(R)|      SLOW  |         5.856(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<3>  |        12.469(R)|      SLOW  |         5.480(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<4>  |        12.982(R)|      SLOW  |         5.662(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<5>  |        12.758(R)|      SLOW  |         5.558(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<6>  |        12.605(R)|      SLOW  |         5.086(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
MS2_OUT<7>  |        11.986(R)|      SLOW  |         5.078(R)|      FAST  |MS2_ms_1_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock MS2_ms<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MS2_OUT<0>  |        11.296(R)|      SLOW  |         5.684(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<1>  |        11.684(R)|      SLOW  |         6.135(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<2>  |        12.030(R)|      SLOW  |         6.008(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<3>  |        11.484(R)|      SLOW  |         5.602(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<4>  |        12.005(R)|      SLOW  |         5.667(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<5>  |        11.781(R)|      SLOW  |         5.674(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<6>  |        11.628(R)|      SLOW  |         5.493(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
MS2_OUT<7>  |        11.009(R)|      SLOW  |         5.363(R)|      FAST  |MS2_ms_2_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock MS2_ms<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MS2_OUT<0>  |        11.382(R)|      SLOW  |         5.654(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<1>  |        11.432(R)|      SLOW  |         5.796(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<2>  |        11.839(R)|      SLOW  |         5.724(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<3>  |        11.309(R)|      SLOW  |         5.446(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<4>  |        11.826(R)|      SLOW  |         5.541(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<5>  |        11.602(R)|      SLOW  |         5.339(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<6>  |        11.449(R)|      SLOW  |         5.233(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
MS2_OUT<7>  |        10.830(R)|      SLOW  |         5.122(R)|      FAST  |MS2_ms_3_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock MS2_ms<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<2>      |    7.021|         |         |         |
MS2_ms<3>      |    6.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<3>      |    2.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<3>      |    2.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<1>      |    5.066|         |         |         |
MS2_ms<2>      |    4.915|         |         |         |
MS2_ms<3>      |    3.874|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 28 20:44:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



