/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_CIM_H__
#define __HEADERGEN_CIM_H__

#include "macro.h"

#define REG_CIM_CFG                     jz_reg(CIM_CFG)
#define JA_CIM_CFG                      (0xb3060000 + 0x0)
#define JT_CIM_CFG                      JIO_32_RW
#define JN_CIM_CFG                      CIM_CFG
#define JI_CIM_CFG                      
#define BP_CIM_CFG_RXF_TRIG             24
#define BM_CIM_CFG_RXF_TRIG             0x3f000000
#define BF_CIM_CFG_RXF_TRIG(v)          (((v) & 0x3f) << 24)
#define BFM_CIM_CFG_RXF_TRIG(v)         BM_CIM_CFG_RXF_TRIG
#define BF_CIM_CFG_RXF_TRIG_V(e)        BF_CIM_CFG_RXF_TRIG(BV_CIM_CFG_RXF_TRIG__##e)
#define BFM_CIM_CFG_RXF_TRIG_V(v)       BM_CIM_CFG_RXF_TRIG
#define BP_CIM_CFG_SEP                  20
#define BM_CIM_CFG_SEP                  0x100000
#define BF_CIM_CFG_SEP(v)               (((v) & 0x1) << 20)
#define BFM_CIM_CFG_SEP(v)              BM_CIM_CFG_SEP
#define BF_CIM_CFG_SEP_V(e)             BF_CIM_CFG_SEP(BV_CIM_CFG_SEP__##e)
#define BFM_CIM_CFG_SEP_V(v)            BM_CIM_CFG_SEP
#define BP_CIM_CFG_ORDER                18
#define BM_CIM_CFG_ORDER                0xc0000
#define BV_CIM_CFG_ORDER__0             0x0
#define BV_CIM_CFG_ORDER__1             0x1
#define BV_CIM_CFG_ORDER__2             0x2
#define BV_CIM_CFG_ORDER__3             0x3
#define BF_CIM_CFG_ORDER(v)             (((v) & 0x3) << 18)
#define BFM_CIM_CFG_ORDER(v)            BM_CIM_CFG_ORDER
#define BF_CIM_CFG_ORDER_V(e)           BF_CIM_CFG_ORDER(BV_CIM_CFG_ORDER__##e)
#define BFM_CIM_CFG_ORDER_V(v)          BM_CIM_CFG_ORDER
#define BP_CIM_CFG_DF                   16
#define BM_CIM_CFG_DF                   0x30000
#define BV_CIM_CFG_DF__YUV444           0x1
#define BV_CIM_CFG_DF__YUV422           0x2
#define BV_CIM_CFG_DF__ITU656           0x3
#define BF_CIM_CFG_DF(v)                (((v) & 0x3) << 16)
#define BFM_CIM_CFG_DF(v)               BM_CIM_CFG_DF
#define BF_CIM_CFG_DF_V(e)              BF_CIM_CFG_DF(BV_CIM_CFG_DF__##e)
#define BFM_CIM_CFG_DF_V(v)             BM_CIM_CFG_DF
#define BP_CIM_CFG_INV_DAT              15
#define BM_CIM_CFG_INV_DAT              0x8000
#define BF_CIM_CFG_INV_DAT(v)           (((v) & 0x1) << 15)
#define BFM_CIM_CFG_INV_DAT(v)          BM_CIM_CFG_INV_DAT
#define BF_CIM_CFG_INV_DAT_V(e)         BF_CIM_CFG_INV_DAT(BV_CIM_CFG_INV_DAT__##e)
#define BFM_CIM_CFG_INV_DAT_V(v)        BM_CIM_CFG_INV_DAT
#define BP_CIM_CFG_VSP                  14
#define BM_CIM_CFG_VSP                  0x4000
#define BF_CIM_CFG_VSP(v)               (((v) & 0x1) << 14)
#define BFM_CIM_CFG_VSP(v)              BM_CIM_CFG_VSP
#define BF_CIM_CFG_VSP_V(e)             BF_CIM_CFG_VSP(BV_CIM_CFG_VSP__##e)
#define BFM_CIM_CFG_VSP_V(v)            BM_CIM_CFG_VSP
#define BP_CIM_CFG_HSP                  13
#define BM_CIM_CFG_HSP                  0x2000
#define BF_CIM_CFG_HSP(v)               (((v) & 0x1) << 13)
#define BFM_CIM_CFG_HSP(v)              BM_CIM_CFG_HSP
#define BF_CIM_CFG_HSP_V(e)             BF_CIM_CFG_HSP(BV_CIM_CFG_HSP__##e)
#define BFM_CIM_CFG_HSP_V(v)            BM_CIM_CFG_HSP
#define BP_CIM_CFG_PCP                  12
#define BM_CIM_CFG_PCP                  0x1000
#define BF_CIM_CFG_PCP(v)               (((v) & 0x1) << 12)
#define BFM_CIM_CFG_PCP(v)              BM_CIM_CFG_PCP
#define BF_CIM_CFG_PCP_V(e)             BF_CIM_CFG_PCP(BV_CIM_CFG_PCP__##e)
#define BFM_CIM_CFG_PCP_V(v)            BM_CIM_CFG_PCP
#define BP_CIM_CFG_DMA                  10
#define BM_CIM_CFG_DMA                  0xc00
#define BV_CIM_CFG_DMA__BURST_INCR4     0x0
#define BV_CIM_CFG_DMA__BURST_INCR8     0x1
#define BV_CIM_CFG_DMA__BURST_INCR16    0x2
#define BV_CIM_CFG_DMA__BURST_INCR32    0x3
#define BF_CIM_CFG_DMA(v)               (((v) & 0x3) << 10)
#define BFM_CIM_CFG_DMA(v)              BM_CIM_CFG_DMA
#define BF_CIM_CFG_DMA_V(e)             BF_CIM_CFG_DMA(BV_CIM_CFG_DMA__##e)
#define BFM_CIM_CFG_DMA_V(v)            BM_CIM_CFG_DMA
#define BP_CIM_CFG_DUMMY_ZERO           9
#define BM_CIM_CFG_DUMMY_ZERO           0x200
#define BF_CIM_CFG_DUMMY_ZERO(v)        (((v) & 0x1) << 9)
#define BFM_CIM_CFG_DUMMY_ZERO(v)       BM_CIM_CFG_DUMMY_ZERO
#define BF_CIM_CFG_DUMMY_ZERO_V(e)      BF_CIM_CFG_DUMMY_ZERO(BV_CIM_CFG_DUMMY_ZERO__##e)
#define BFM_CIM_CFG_DUMMY_ZERO_V(v)     BM_CIM_CFG_DUMMY_ZERO
#define BP_CIM_CFG_EXT_VSYNC            8
#define BM_CIM_CFG_EXT_VSYNC            0x100
#define BF_CIM_CFG_EXT_VSYNC(v)         (((v) & 0x1) << 8)
#define BFM_CIM_CFG_EXT_VSYNC(v)        BM_CIM_CFG_EXT_VSYNC
#define BF_CIM_CFG_EXT_VSYNC_V(e)       BF_CIM_CFG_EXT_VSYNC(BV_CIM_CFG_EXT_VSYNC__##e)
#define BFM_CIM_CFG_EXT_VSYNC_V(v)      BM_CIM_CFG_EXT_VSYNC
#define BP_CIM_CFG_PACK                 4
#define BM_CIM_CFG_PACK                 0x70
#define BV_CIM_CFG_PACK__0              0x0
#define BV_CIM_CFG_PACK__1              0x1
#define BV_CIM_CFG_PACK__2              0x2
#define BV_CIM_CFG_PACK__3              0x3
#define BV_CIM_CFG_PACK__4              0x4
#define BV_CIM_CFG_PACK__5              0x5
#define BV_CIM_CFG_PACK__6              0x6
#define BV_CIM_CFG_PACK__7              0x7
#define BF_CIM_CFG_PACK(v)              (((v) & 0x7) << 4)
#define BFM_CIM_CFG_PACK(v)             BM_CIM_CFG_PACK
#define BF_CIM_CFG_PACK_V(e)            BF_CIM_CFG_PACK(BV_CIM_CFG_PACK__##e)
#define BFM_CIM_CFG_PACK_V(v)           BM_CIM_CFG_PACK
#define BP_CIM_CFG_BYPASS               2
#define BM_CIM_CFG_BYPASS               0x4
#define BF_CIM_CFG_BYPASS(v)            (((v) & 0x1) << 2)
#define BFM_CIM_CFG_BYPASS(v)           BM_CIM_CFG_BYPASS
#define BF_CIM_CFG_BYPASS_V(e)          BF_CIM_CFG_BYPASS(BV_CIM_CFG_BYPASS__##e)
#define BFM_CIM_CFG_BYPASS_V(v)         BM_CIM_CFG_BYPASS
#define BP_CIM_CFG_DSM                  0
#define BM_CIM_CFG_DSM                  0x3
#define BV_CIM_CFG_DSM__CPM             0x0
#define BV_CIM_CFG_DSM__CIM             0x1
#define BV_CIM_CFG_DSM__GCM             0x2
#define BF_CIM_CFG_DSM(v)               (((v) & 0x3) << 0)
#define BFM_CIM_CFG_DSM(v)              BM_CIM_CFG_DSM
#define BF_CIM_CFG_DSM_V(e)             BF_CIM_CFG_DSM(BV_CIM_CFG_DSM__##e)
#define BFM_CIM_CFG_DSM_V(v)            BM_CIM_CFG_DSM

#define REG_CIM_CTRL                jz_reg(CIM_CTRL)
#define JA_CIM_CTRL                 (0xb3060000 + 0x4)
#define JT_CIM_CTRL                 JIO_32_RW
#define JN_CIM_CTRL                 CIM_CTRL
#define JI_CIM_CTRL                 
#define BP_CIM_CTRL_EEOF_LINE       20
#define BM_CIM_CTRL_EEOF_LINE       0xfff00000
#define BF_CIM_CTRL_EEOF_LINE(v)    (((v) & 0xfff) << 20)
#define BFM_CIM_CTRL_EEOF_LINE(v)   BM_CIM_CTRL_EEOF_LINE
#define BF_CIM_CTRL_EEOF_LINE_V(e)  BF_CIM_CTRL_EEOF_LINE(BV_CIM_CTRL_EEOF_LINE__##e)
#define BFM_CIM_CTRL_EEOF_LINE_V(v) BM_CIM_CTRL_EEOF_LINE
#define BP_CIM_CTRL_FRC             16
#define BM_CIM_CTRL_FRC             0xf0000
#define BV_CIM_CTRL_FRC__1          0x0
#define BV_CIM_CTRL_FRC__2          0x1
#define BV_CIM_CTRL_FRC__3          0x2
#define BV_CIM_CTRL_FRC__4          0x3
#define BV_CIM_CTRL_FRC__5          0x4
#define BV_CIM_CTRL_FRC__6          0x5
#define BV_CIM_CTRL_FRC__7          0x6
#define BV_CIM_CTRL_FRC__8          0x7
#define BV_CIM_CTRL_FRC__9          0x8
#define BV_CIM_CTRL_FRC__10         0x9
#define BV_CIM_CTRL_FRC__11         0xa
#define BV_CIM_CTRL_FRC__12         0xb
#define BV_CIM_CTRL_FRC__13         0xc
#define BV_CIM_CTRL_FRC__14         0xd
#define BV_CIM_CTRL_FRC__15         0xe
#define BV_CIM_CTRL_FRC__16         0xf
#define BF_CIM_CTRL_FRC(v)          (((v) & 0xf) << 16)
#define BFM_CIM_CTRL_FRC(v)         BM_CIM_CTRL_FRC
#define BF_CIM_CTRL_FRC_V(e)        BF_CIM_CTRL_FRC(BV_CIM_CTRL_FRC__##e)
#define BFM_CIM_CTRL_FRC_V(v)       BM_CIM_CTRL_FRC
#define BP_CIM_CTRL_DMA_EEOFM       15
#define BM_CIM_CTRL_DMA_EEOFM       0x8000
#define BF_CIM_CTRL_DMA_EEOFM(v)    (((v) & 0x1) << 15)
#define BFM_CIM_CTRL_DMA_EEOFM(v)   BM_CIM_CTRL_DMA_EEOFM
#define BF_CIM_CTRL_DMA_EEOFM_V(e)  BF_CIM_CTRL_DMA_EEOFM(BV_CIM_CTRL_DMA_EEOFM__##e)
#define BFM_CIM_CTRL_DMA_EEOFM_V(v) BM_CIM_CTRL_DMA_EEOFM
#define BP_CIM_CTRL_WIN_EN          14
#define BM_CIM_CTRL_WIN_EN          0x4000
#define BF_CIM_CTRL_WIN_EN(v)       (((v) & 0x1) << 14)
#define BFM_CIM_CTRL_WIN_EN(v)      BM_CIM_CTRL_WIN_EN
#define BF_CIM_CTRL_WIN_EN_V(e)     BF_CIM_CTRL_WIN_EN(BV_CIM_CTRL_WIN_EN__##e)
#define BFM_CIM_CTRL_WIN_EN_V(v)    BM_CIM_CTRL_WIN_EN
#define BP_CIM_CTRL_VDDM            13
#define BM_CIM_CTRL_VDDM            0x2000
#define BF_CIM_CTRL_VDDM(v)         (((v) & 0x1) << 13)
#define BFM_CIM_CTRL_VDDM(v)        BM_CIM_CTRL_VDDM
#define BF_CIM_CTRL_VDDM_V(e)       BF_CIM_CTRL_VDDM(BV_CIM_CTRL_VDDM__##e)
#define BFM_CIM_CTRL_VDDM_V(v)      BM_CIM_CTRL_VDDM
#define BP_CIM_CTRL_DMA_SOFM        12
#define BM_CIM_CTRL_DMA_SOFM        0x1000
#define BF_CIM_CTRL_DMA_SOFM(v)     (((v) & 0x1) << 12)
#define BFM_CIM_CTRL_DMA_SOFM(v)    BM_CIM_CTRL_DMA_SOFM
#define BF_CIM_CTRL_DMA_SOFM_V(e)   BF_CIM_CTRL_DMA_SOFM(BV_CIM_CTRL_DMA_SOFM__##e)
#define BFM_CIM_CTRL_DMA_SOFM_V(v)  BM_CIM_CTRL_DMA_SOFM
#define BP_CIM_CTRL_DMA_EOFM        11
#define BM_CIM_CTRL_DMA_EOFM        0x800
#define BF_CIM_CTRL_DMA_EOFM(v)     (((v) & 0x1) << 11)
#define BFM_CIM_CTRL_DMA_EOFM(v)    BM_CIM_CTRL_DMA_EOFM
#define BF_CIM_CTRL_DMA_EOFM_V(e)   BF_CIM_CTRL_DMA_EOFM(BV_CIM_CTRL_DMA_EOFM__##e)
#define BFM_CIM_CTRL_DMA_EOFM_V(v)  BM_CIM_CTRL_DMA_EOFM
#define BP_CIM_CTRL_DMA_STOPM       10
#define BM_CIM_CTRL_DMA_STOPM       0x400
#define BF_CIM_CTRL_DMA_STOPM(v)    (((v) & 0x1) << 10)
#define BFM_CIM_CTRL_DMA_STOPM(v)   BM_CIM_CTRL_DMA_STOPM
#define BF_CIM_CTRL_DMA_STOPM_V(e)  BF_CIM_CTRL_DMA_STOPM(BV_CIM_CTRL_DMA_STOPM__##e)
#define BFM_CIM_CTRL_DMA_STOPM_V(v) BM_CIM_CTRL_DMA_STOPM
#define BP_CIM_CTRL_RXF_TRIGM       9
#define BM_CIM_CTRL_RXF_TRIGM       0x200
#define BF_CIM_CTRL_RXF_TRIGM(v)    (((v) & 0x1) << 9)
#define BFM_CIM_CTRL_RXF_TRIGM(v)   BM_CIM_CTRL_RXF_TRIGM
#define BF_CIM_CTRL_RXF_TRIGM_V(e)  BF_CIM_CTRL_RXF_TRIGM(BV_CIM_CTRL_RXF_TRIGM__##e)
#define BFM_CIM_CTRL_RXF_TRIGM_V(v) BM_CIM_CTRL_RXF_TRIGM
#define BP_CIM_CTRL_RXF_OFM         8
#define BM_CIM_CTRL_RXF_OFM         0x100
#define BF_CIM_CTRL_RXF_OFM(v)      (((v) & 0x1) << 8)
#define BFM_CIM_CTRL_RXF_OFM(v)     BM_CIM_CTRL_RXF_OFM
#define BF_CIM_CTRL_RXF_OFM_V(e)    BF_CIM_CTRL_RXF_OFM(BV_CIM_CTRL_RXF_OFM__##e)
#define BFM_CIM_CTRL_RXF_OFM_V(v)   BM_CIM_CTRL_RXF_OFM
#define BP_CIM_CTRL_DMA_SYNC        7
#define BM_CIM_CTRL_DMA_SYNC        0x80
#define BF_CIM_CTRL_DMA_SYNC(v)     (((v) & 0x1) << 7)
#define BFM_CIM_CTRL_DMA_SYNC(v)    BM_CIM_CTRL_DMA_SYNC
#define BF_CIM_CTRL_DMA_SYNC_V(e)   BF_CIM_CTRL_DMA_SYNC(BV_CIM_CTRL_DMA_SYNC__##e)
#define BFM_CIM_CTRL_DMA_SYNC_V(v)  BM_CIM_CTRL_DMA_SYNC
#define BP_CIM_CTRL_RXF_TRIG        3
#define BM_CIM_CTRL_RXF_TRIG        0x78
#define BF_CIM_CTRL_RXF_TRIG(v)     (((v) & 0xf) << 3)
#define BFM_CIM_CTRL_RXF_TRIG(v)    BM_CIM_CTRL_RXF_TRIG
#define BF_CIM_CTRL_RXF_TRIG_V(e)   BF_CIM_CTRL_RXF_TRIG(BV_CIM_CTRL_RXF_TRIG__##e)
#define BFM_CIM_CTRL_RXF_TRIG_V(v)  BM_CIM_CTRL_RXF_TRIG
#define BP_CIM_CTRL_DMA_EN          2
#define BM_CIM_CTRL_DMA_EN          0x4
#define BF_CIM_CTRL_DMA_EN(v)       (((v) & 0x1) << 2)
#define BFM_CIM_CTRL_DMA_EN(v)      BM_CIM_CTRL_DMA_EN
#define BF_CIM_CTRL_DMA_EN_V(e)     BF_CIM_CTRL_DMA_EN(BV_CIM_CTRL_DMA_EN__##e)
#define BFM_CIM_CTRL_DMA_EN_V(v)    BM_CIM_CTRL_DMA_EN
#define BP_CIM_CTRL_RXF_RST         1
#define BM_CIM_CTRL_RXF_RST         0x2
#define BF_CIM_CTRL_RXF_RST(v)      (((v) & 0x1) << 1)
#define BFM_CIM_CTRL_RXF_RST(v)     BM_CIM_CTRL_RXF_RST
#define BF_CIM_CTRL_RXF_RST_V(e)    BF_CIM_CTRL_RXF_RST(BV_CIM_CTRL_RXF_RST__##e)
#define BFM_CIM_CTRL_RXF_RST_V(v)   BM_CIM_CTRL_RXF_RST
#define BP_CIM_CTRL_ENA             0
#define BM_CIM_CTRL_ENA             0x1
#define BF_CIM_CTRL_ENA(v)          (((v) & 0x1) << 0)
#define BFM_CIM_CTRL_ENA(v)         BM_CIM_CTRL_ENA
#define BF_CIM_CTRL_ENA_V(e)        BF_CIM_CTRL_ENA(BV_CIM_CTRL_ENA__##e)
#define BFM_CIM_CTRL_ENA_V(v)       BM_CIM_CTRL_ENA

#define REG_CIM_STATE                   jz_reg(CIM_STATE)
#define JA_CIM_STATE                    (0xb3060000 + 0x8)
#define JT_CIM_STATE                    JIO_32_RW
#define JN_CIM_STATE                    CIM_STATE
#define JI_CIM_STATE                    
#define BP_CIM_STATE_CR_RF_OF           27
#define BM_CIM_STATE_CR_RF_OF           0x8000000
#define BF_CIM_STATE_CR_RF_OF(v)        (((v) & 0x1) << 27)
#define BFM_CIM_STATE_CR_RF_OF(v)       BM_CIM_STATE_CR_RF_OF
#define BF_CIM_STATE_CR_RF_OF_V(e)      BF_CIM_STATE_CR_RF_OF(BV_CIM_STATE_CR_RF_OF__##e)
#define BFM_CIM_STATE_CR_RF_OF_V(v)     BM_CIM_STATE_CR_RF_OF
#define BP_CIM_STATE_CR_RF_TRIG         26
#define BM_CIM_STATE_CR_RF_TRIG         0x4000000
#define BF_CIM_STATE_CR_RF_TRIG(v)      (((v) & 0x1) << 26)
#define BFM_CIM_STATE_CR_RF_TRIG(v)     BM_CIM_STATE_CR_RF_TRIG
#define BF_CIM_STATE_CR_RF_TRIG_V(e)    BF_CIM_STATE_CR_RF_TRIG(BV_CIM_STATE_CR_RF_TRIG__##e)
#define BFM_CIM_STATE_CR_RF_TRIG_V(v)   BM_CIM_STATE_CR_RF_TRIG
#define BP_CIM_STATE_CR_RF_EMPTY        25
#define BM_CIM_STATE_CR_RF_EMPTY        0x2000000
#define BF_CIM_STATE_CR_RF_EMPTY(v)     (((v) & 0x1) << 25)
#define BFM_CIM_STATE_CR_RF_EMPTY(v)    BM_CIM_STATE_CR_RF_EMPTY
#define BF_CIM_STATE_CR_RF_EMPTY_V(e)   BF_CIM_STATE_CR_RF_EMPTY(BV_CIM_STATE_CR_RF_EMPTY__##e)
#define BFM_CIM_STATE_CR_RF_EMPTY_V(v)  BM_CIM_STATE_CR_RF_EMPTY
#define BP_CIM_STATE_CB_RF_OF           19
#define BM_CIM_STATE_CB_RF_OF           0x80000
#define BF_CIM_STATE_CB_RF_OF(v)        (((v) & 0x1) << 19)
#define BFM_CIM_STATE_CB_RF_OF(v)       BM_CIM_STATE_CB_RF_OF
#define BF_CIM_STATE_CB_RF_OF_V(e)      BF_CIM_STATE_CB_RF_OF(BV_CIM_STATE_CB_RF_OF__##e)
#define BFM_CIM_STATE_CB_RF_OF_V(v)     BM_CIM_STATE_CB_RF_OF
#define BP_CIM_STATE_CB_RF_TRIG         18
#define BM_CIM_STATE_CB_RF_TRIG         0x40000
#define BF_CIM_STATE_CB_RF_TRIG(v)      (((v) & 0x1) << 18)
#define BFM_CIM_STATE_CB_RF_TRIG(v)     BM_CIM_STATE_CB_RF_TRIG
#define BF_CIM_STATE_CB_RF_TRIG_V(e)    BF_CIM_STATE_CB_RF_TRIG(BV_CIM_STATE_CB_RF_TRIG__##e)
#define BFM_CIM_STATE_CB_RF_TRIG_V(v)   BM_CIM_STATE_CB_RF_TRIG
#define BP_CIM_STATE_CB_RF_EMPTY        17
#define BM_CIM_STATE_CB_RF_EMPTY        0x20000
#define BF_CIM_STATE_CB_RF_EMPTY(v)     (((v) & 0x1) << 17)
#define BFM_CIM_STATE_CB_RF_EMPTY(v)    BM_CIM_STATE_CB_RF_EMPTY
#define BF_CIM_STATE_CB_RF_EMPTY_V(e)   BF_CIM_STATE_CB_RF_EMPTY(BV_CIM_STATE_CB_RF_EMPTY__##e)
#define BFM_CIM_STATE_CB_RF_EMPTY_V(v)  BM_CIM_STATE_CB_RF_EMPTY
#define BP_CIM_STATE_Y_RF_OF            11
#define BM_CIM_STATE_Y_RF_OF            0x800
#define BF_CIM_STATE_Y_RF_OF(v)         (((v) & 0x1) << 11)
#define BFM_CIM_STATE_Y_RF_OF(v)        BM_CIM_STATE_Y_RF_OF
#define BF_CIM_STATE_Y_RF_OF_V(e)       BF_CIM_STATE_Y_RF_OF(BV_CIM_STATE_Y_RF_OF__##e)
#define BFM_CIM_STATE_Y_RF_OF_V(v)      BM_CIM_STATE_Y_RF_OF
#define BP_CIM_STATE_Y_RF_TRIG          10
#define BM_CIM_STATE_Y_RF_TRIG          0x400
#define BF_CIM_STATE_Y_RF_TRIG(v)       (((v) & 0x1) << 10)
#define BFM_CIM_STATE_Y_RF_TRIG(v)      BM_CIM_STATE_Y_RF_TRIG
#define BF_CIM_STATE_Y_RF_TRIG_V(e)     BF_CIM_STATE_Y_RF_TRIG(BV_CIM_STATE_Y_RF_TRIG__##e)
#define BFM_CIM_STATE_Y_RF_TRIG_V(v)    BM_CIM_STATE_Y_RF_TRIG
#define BP_CIM_STATE_Y_RF_EMPTY         9
#define BM_CIM_STATE_Y_RF_EMPTY         0x200
#define BF_CIM_STATE_Y_RF_EMPTY(v)      (((v) & 0x1) << 9)
#define BFM_CIM_STATE_Y_RF_EMPTY(v)     BM_CIM_STATE_Y_RF_EMPTY
#define BF_CIM_STATE_Y_RF_EMPTY_V(e)    BF_CIM_STATE_Y_RF_EMPTY(BV_CIM_STATE_Y_RF_EMPTY__##e)
#define BFM_CIM_STATE_Y_RF_EMPTY_V(v)   BM_CIM_STATE_Y_RF_EMPTY
#define BP_CIM_STATE_DMA_EEOF           7
#define BM_CIM_STATE_DMA_EEOF           0x80
#define BF_CIM_STATE_DMA_EEOF(v)        (((v) & 0x1) << 7)
#define BFM_CIM_STATE_DMA_EEOF(v)       BM_CIM_STATE_DMA_EEOF
#define BF_CIM_STATE_DMA_EEOF_V(e)      BF_CIM_STATE_DMA_EEOF(BV_CIM_STATE_DMA_EEOF__##e)
#define BFM_CIM_STATE_DMA_EEOF_V(v)     BM_CIM_STATE_DMA_EEOF
#define BP_CIM_STATE_DMA_SOF            6
#define BM_CIM_STATE_DMA_SOF            0x40
#define BF_CIM_STATE_DMA_SOF(v)         (((v) & 0x1) << 6)
#define BFM_CIM_STATE_DMA_SOF(v)        BM_CIM_STATE_DMA_SOF
#define BF_CIM_STATE_DMA_SOF_V(e)       BF_CIM_STATE_DMA_SOF(BV_CIM_STATE_DMA_SOF__##e)
#define BFM_CIM_STATE_DMA_SOF_V(v)      BM_CIM_STATE_DMA_SOF
#define BP_CIM_STATE_DMA_EOF            5
#define BM_CIM_STATE_DMA_EOF            0x20
#define BF_CIM_STATE_DMA_EOF(v)         (((v) & 0x1) << 5)
#define BFM_CIM_STATE_DMA_EOF(v)        BM_CIM_STATE_DMA_EOF
#define BF_CIM_STATE_DMA_EOF_V(e)       BF_CIM_STATE_DMA_EOF(BV_CIM_STATE_DMA_EOF__##e)
#define BFM_CIM_STATE_DMA_EOF_V(v)      BM_CIM_STATE_DMA_EOF
#define BP_CIM_STATE_DMA_STOP           4
#define BM_CIM_STATE_DMA_STOP           0x10
#define BF_CIM_STATE_DMA_STOP(v)        (((v) & 0x1) << 4)
#define BFM_CIM_STATE_DMA_STOP(v)       BM_CIM_STATE_DMA_STOP
#define BF_CIM_STATE_DMA_STOP_V(e)      BF_CIM_STATE_DMA_STOP(BV_CIM_STATE_DMA_STOP__##e)
#define BFM_CIM_STATE_DMA_STOP_V(v)     BM_CIM_STATE_DMA_STOP
#define BP_CIM_STATE_RXF_OF             3
#define BM_CIM_STATE_RXF_OF             0x8
#define BF_CIM_STATE_RXF_OF(v)          (((v) & 0x1) << 3)
#define BFM_CIM_STATE_RXF_OF(v)         BM_CIM_STATE_RXF_OF
#define BF_CIM_STATE_RXF_OF_V(e)        BF_CIM_STATE_RXF_OF(BV_CIM_STATE_RXF_OF__##e)
#define BFM_CIM_STATE_RXF_OF_V(v)       BM_CIM_STATE_RXF_OF
#define BP_CIM_STATE_RXF_TRIG           2
#define BM_CIM_STATE_RXF_TRIG           0x4
#define BF_CIM_STATE_RXF_TRIG(v)        (((v) & 0x1) << 2)
#define BFM_CIM_STATE_RXF_TRIG(v)       BM_CIM_STATE_RXF_TRIG
#define BF_CIM_STATE_RXF_TRIG_V(e)      BF_CIM_STATE_RXF_TRIG(BV_CIM_STATE_RXF_TRIG__##e)
#define BFM_CIM_STATE_RXF_TRIG_V(v)     BM_CIM_STATE_RXF_TRIG
#define BP_CIM_STATE_RXF_EMPTY          1
#define BM_CIM_STATE_RXF_EMPTY          0x2
#define BF_CIM_STATE_RXF_EMPTY(v)       (((v) & 0x1) << 1)
#define BFM_CIM_STATE_RXF_EMPTY(v)      BM_CIM_STATE_RXF_EMPTY
#define BF_CIM_STATE_RXF_EMPTY_V(e)     BF_CIM_STATE_RXF_EMPTY(BV_CIM_STATE_RXF_EMPTY__##e)
#define BFM_CIM_STATE_RXF_EMPTY_V(v)    BM_CIM_STATE_RXF_EMPTY
#define BP_CIM_STATE_VDD                0
#define BM_CIM_STATE_VDD                0x1
#define BF_CIM_STATE_VDD(v)             (((v) & 0x1) << 0)
#define BFM_CIM_STATE_VDD(v)            BM_CIM_STATE_VDD
#define BF_CIM_STATE_VDD_V(e)           BF_CIM_STATE_VDD(BV_CIM_STATE_VDD__##e)
#define BFM_CIM_STATE_VDD_V(v)          BM_CIM_STATE_VDD

#define REG_CIM_IID jz_reg(CIM_IID)
#define JA_CIM_IID  (0xb3060000 + 0xc)
#define JT_CIM_IID  JIO_32_RW
#define JN_CIM_IID  CIM_IID
#define JI_CIM_IID  

#define REG_CIM_RXFIFO  jz_reg(CIM_RXFIFO)
#define JA_CIM_RXFIFO   (0xb3060000 + 0x10)
#define JT_CIM_RXFIFO   JIO_32_RW
#define JN_CIM_RXFIFO   CIM_RXFIFO
#define JI_CIM_RXFIFO   

#define REG_CIM_DA  jz_reg(CIM_DA)
#define JA_CIM_DA   (0xb3060000 + 0x20)
#define JT_CIM_DA   JIO_32_RW
#define JN_CIM_DA   CIM_DA
#define JI_CIM_DA   

#define REG_CIM_FA  jz_reg(CIM_FA)
#define JA_CIM_FA   (0xb3060000 + 0x24)
#define JT_CIM_FA   JIO_32_RW
#define JN_CIM_FA   CIM_FA
#define JI_CIM_FA   

#define REG_CIM_FID jz_reg(CIM_FID)
#define JA_CIM_FID  (0xb3060000 + 0x28)
#define JT_CIM_FID  JIO_32_RW
#define JN_CIM_FID  CIM_FID
#define JI_CIM_FID  

#define REG_CIM_CMD                 jz_reg(CIM_CMD)
#define JA_CIM_CMD                  (0xb3060000 + 0x2c)
#define JT_CIM_CMD                  JIO_32_RW
#define JN_CIM_CMD                  CIM_CMD
#define JI_CIM_CMD                  
#define BP_CIM_CMD_SOFINT           31
#define BM_CIM_CMD_SOFINT           0x80000000
#define BF_CIM_CMD_SOFINT(v)        (((v) & 0x1) << 31)
#define BFM_CIM_CMD_SOFINT(v)       BM_CIM_CMD_SOFINT
#define BF_CIM_CMD_SOFINT_V(e)      BF_CIM_CMD_SOFINT(BV_CIM_CMD_SOFINT__##e)
#define BFM_CIM_CMD_SOFINT_V(v)     BM_CIM_CMD_SOFINT
#define BP_CIM_CMD_EOFINT           30
#define BM_CIM_CMD_EOFINT           0x40000000
#define BF_CIM_CMD_EOFINT(v)        (((v) & 0x1) << 30)
#define BFM_CIM_CMD_EOFINT(v)       BM_CIM_CMD_EOFINT
#define BF_CIM_CMD_EOFINT_V(e)      BF_CIM_CMD_EOFINT(BV_CIM_CMD_EOFINT__##e)
#define BFM_CIM_CMD_EOFINT_V(v)     BM_CIM_CMD_EOFINT
#define BP_CIM_CMD_EEOFINT          29
#define BM_CIM_CMD_EEOFINT          0x20000000
#define BF_CIM_CMD_EEOFINT(v)       (((v) & 0x1) << 29)
#define BFM_CIM_CMD_EEOFINT(v)      BM_CIM_CMD_EEOFINT
#define BF_CIM_CMD_EEOFINT_V(e)     BF_CIM_CMD_EEOFINT(BV_CIM_CMD_EEOFINT__##e)
#define BFM_CIM_CMD_EEOFINT_V(v)    BM_CIM_CMD_EEOFINT
#define BP_CIM_CMD_STOP             28
#define BM_CIM_CMD_STOP             0x10000000
#define BF_CIM_CMD_STOP(v)          (((v) & 0x1) << 28)
#define BFM_CIM_CMD_STOP(v)         BM_CIM_CMD_STOP
#define BF_CIM_CMD_STOP_V(e)        BF_CIM_CMD_STOP(BV_CIM_CMD_STOP__##e)
#define BFM_CIM_CMD_STOP_V(v)       BM_CIM_CMD_STOP
#define BP_CIM_CMD_OFRCV            27
#define BM_CIM_CMD_OFRCV            0x8000000
#define BF_CIM_CMD_OFRCV(v)         (((v) & 0x1) << 27)
#define BFM_CIM_CMD_OFRCV(v)        BM_CIM_CMD_OFRCV
#define BF_CIM_CMD_OFRCV_V(e)       BF_CIM_CMD_OFRCV(BV_CIM_CMD_OFRCV__##e)
#define BFM_CIM_CMD_OFRCV_V(v)      BM_CIM_CMD_OFRCV
#define BP_CIM_CMD_LEN              0
#define BM_CIM_CMD_LEN              0xffffff
#define BF_CIM_CMD_LEN(v)           (((v) & 0xffffff) << 0)
#define BFM_CIM_CMD_LEN(v)          BM_CIM_CMD_LEN
#define BF_CIM_CMD_LEN_V(e)         BF_CIM_CMD_LEN(BV_CIM_CMD_LEN__##e)
#define BFM_CIM_CMD_LEN_V(v)        BM_CIM_CMD_LEN

#define REG_CIM_SIZE            jz_reg(CIM_SIZE)
#define JA_CIM_SIZE             (0xb3060000 + 0x30)
#define JT_CIM_SIZE             JIO_32_RW
#define JN_CIM_SIZE             CIM_SIZE
#define JI_CIM_SIZE             
#define BP_CIM_SIZE_LPF         16
#define BM_CIM_SIZE_LPF         0x1fff0000
#define BF_CIM_SIZE_LPF(v)      (((v) & 0x1fff) << 16)
#define BFM_CIM_SIZE_LPF(v)     BM_CIM_SIZE_LPF
#define BF_CIM_SIZE_LPF_V(e)    BF_CIM_SIZE_LPF(BV_CIM_SIZE_LPF__##e)
#define BFM_CIM_SIZE_LPF_V(v)   BM_CIM_SIZE_LPF
#define BP_CIM_SIZE_PPL         0
#define BM_CIM_SIZE_PPL         0x1fff
#define BF_CIM_SIZE_PPL(v)      (((v) & 0x1fff) << 0)
#define BFM_CIM_SIZE_PPL(v)     BM_CIM_SIZE_PPL
#define BF_CIM_SIZE_PPL_V(e)    BF_CIM_SIZE_PPL(BV_CIM_SIZE_PPL__##e)
#define BFM_CIM_SIZE_PPL_V(v)   BM_CIM_SIZE_PPL

#define REG_CIM_OFFSET          jz_reg(CIM_OFFSET)
#define JA_CIM_OFFSET           (0xb3060000 + 0x34)
#define JT_CIM_OFFSET           JIO_32_RW
#define JN_CIM_OFFSET           CIM_OFFSET
#define JI_CIM_OFFSET           
#define BP_CIM_OFFSET_V         16
#define BM_CIM_OFFSET_V         0xfff0000
#define BF_CIM_OFFSET_V(v)      (((v) & 0xfff) << 16)
#define BFM_CIM_OFFSET_V(v)     BM_CIM_OFFSET_V
#define BF_CIM_OFFSET_V_V(e)    BF_CIM_OFFSET_V(BV_CIM_OFFSET_V__##e)
#define BFM_CIM_OFFSET_V_V(v)   BM_CIM_OFFSET_V
#define BP_CIM_OFFSET_H         0
#define BM_CIM_OFFSET_H         0xfff
#define BF_CIM_OFFSET_H(v)      (((v) & 0xfff) << 0)
#define BFM_CIM_OFFSET_H(v)     BM_CIM_OFFSET_H
#define BF_CIM_OFFSET_H_V(e)    BF_CIM_OFFSET_H(BV_CIM_OFFSET_H__##e)
#define BFM_CIM_OFFSET_H_V(v)   BM_CIM_OFFSET_H

#define REG_CIM_YFA jz_reg(CIM_YFA)
#define JA_CIM_YFA  (0xb3060000 + 0x38)
#define JT_CIM_YFA  JIO_32_RW
#define JN_CIM_YFA  CIM_YFA
#define JI_CIM_YFA  

#define REG_CIM_YCMD    jz_reg(CIM_YCMD)
#define JA_CIM_YCMD     (0xb3060000 + 0x3c)
#define JT_CIM_YCMD     JIO_32_RW
#define JN_CIM_YCMD     CIM_YCMD
#define JI_CIM_YCMD     

#define REG_CIM_CBFA    jz_reg(CIM_CBFA)
#define JA_CIM_CBFA     (0xb3060000 + 0x40)
#define JT_CIM_CBFA     JIO_32_RW
#define JN_CIM_CBFA     CIM_CBFA
#define JI_CIM_CBFA     

#define REG_CIM_CBCMD   jz_reg(CIM_CBCMD)
#define JA_CIM_CBCMD    (0xb3060000 + 0x44)
#define JT_CIM_CBCMD    JIO_32_RW
#define JN_CIM_CBCMD    CIM_CBCMD
#define JI_CIM_CBCMD    

#define REG_CIM_CRFA    jz_reg(CIM_CRFA)
#define JA_CIM_CRFA     (0xb3060000 + 0x48)
#define JT_CIM_CRFA     JIO_32_RW
#define JN_CIM_CRFA     CIM_CRFA
#define JI_CIM_CRFA     

#define REG_CIM_CRCMD   jz_reg(CIM_CRCMD)
#define JA_CIM_CRCMD    (0xb3060000 + 0x4c)
#define JT_CIM_CRCMD    JIO_32_RW
#define JN_CIM_CRCMD    CIM_CRCMD
#define JI_CIM_CRCMD    

#define REG_CIM_CTRL2           jz_reg(CIM_CTRL2)
#define JA_CIM_CTRL2            (0xb3060000 + 0x50)
#define JT_CIM_CTRL2            JIO_32_RW
#define JN_CIM_CTRL2            CIM_CTRL2
#define JI_CIM_CTRL2            
#define BP_CIM_CTRL2_OPG        4
#define BM_CIM_CTRL2_OPG        0x30
#define BF_CIM_CTRL2_OPG(v)     (((v) & 0x3) << 4)
#define BFM_CIM_CTRL2_OPG(v)    BM_CIM_CTRL2_OPG
#define BF_CIM_CTRL2_OPG_V(e)   BF_CIM_CTRL2_OPG(BV_CIM_CTRL2_OPG__##e)
#define BFM_CIM_CTRL2_OPG_V(v)  BM_CIM_CTRL2_OPG
#define BP_CIM_CTRL2_OPE        2
#define BM_CIM_CTRL2_OPE        0x4
#define BF_CIM_CTRL2_OPE(v)     (((v) & 0x1) << 2)
#define BFM_CIM_CTRL2_OPE(v)    BM_CIM_CTRL2_OPE
#define BF_CIM_CTRL2_OPE_V(e)   BF_CIM_CTRL2_OPE(BV_CIM_CTRL2_OPE__##e)
#define BFM_CIM_CTRL2_OPE_V(v)  BM_CIM_CTRL2_OPE
#define BP_CIM_CTRL2_EME        1
#define BM_CIM_CTRL2_EME        0x2
#define BF_CIM_CTRL2_EME(v)     (((v) & 0x1) << 1)
#define BFM_CIM_CTRL2_EME(v)    BM_CIM_CTRL2_EME
#define BF_CIM_CTRL2_EME_V(e)   BF_CIM_CTRL2_EME(BV_CIM_CTRL2_EME__##e)
#define BFM_CIM_CTRL2_EME_V(v)  BM_CIM_CTRL2_EME
#define BP_CIM_CTRL2_APM        0
#define BM_CIM_CTRL2_APM        0x1
#define BF_CIM_CTRL2_APM(v)     (((v) & 0x1) << 0)
#define BFM_CIM_CTRL2_APM(v)    BM_CIM_CTRL2_APM
#define BF_CIM_CTRL2_APM_V(e)   BF_CIM_CTRL2_APM(BV_CIM_CTRL2_APM__##e)
#define BFM_CIM_CTRL2_APM_V(v)  BM_CIM_CTRL2_APM

#define REG_CIM_RAM_ADDR    jz_reg(CIM_RAM_ADDR)
#define JA_CIM_RAM_ADDR     (0xb3060000 + 0x1000)
#define JT_CIM_RAM_ADDR     JIO_32_RW
#define JN_CIM_RAM_ADDR     CIM_RAM_ADDR
#define JI_CIM_RAM_ADDR     

#endif /* __HEADERGEN_CIM_H__*/
