

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv2Out_biases'
================================================================
* Date:           Tue Oct 21 15:31:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2Out_biases  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 4 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s"   --->   Operation 5 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc"   --->   Operation 6 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s"   --->   Operation 7 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s"   --->   Operation 8 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_157 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s"   --->   Operation 9 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s"   --->   Operation 10 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s"   --->   Operation 11 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s"   --->   Operation 12 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_158 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_93"   --->   Operation 13 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s"   --->   Operation 14 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s"   --->   Operation 15 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s"   --->   Operation 16 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"   --->   Operation 17 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s"   --->   Operation 18 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124"   --->   Operation 19 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s"   --->   Operation 20 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"   --->   Operation 21 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_159 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s"   --->   Operation 22 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122"   --->   Operation 23 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s"   --->   Operation 24 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"   --->   Operation 25 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_160 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_92"   --->   Operation 26 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120"   --->   Operation 27 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s"   --->   Operation 28 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119"   --->   Operation 29 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s"   --->   Operation 30 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118"   --->   Operation 31 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s"   --->   Operation 32 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117"   --->   Operation 33 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s"   --->   Operation 34 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116"   --->   Operation 35 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s"   --->   Operation 36 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n2_5 = load i6 %n2" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 39 'load' 'n2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_5, i32 5" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %tmp, void %for.inc.split.i.i, void %Conv1_outftmaps.i.i.exitStub" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 41 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i6 %n2_5" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 42 'trunc' 'trunc_ln129' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:130->src/srcnn.cpp:549]   --->   Operation 43 'specpipeline' 'specpipeline_ln130' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 45 'specloopname' 'specloopname_ln129' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_5, i32 4" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 46 'bitselect' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i1 %tmp_33" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 47 'zext' 'zext_ln129' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln132 = icmp_eq  i5 %trunc_ln129, i5 16" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 48 'icmp' 'icmp_ln132' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.44ns)   --->   "%select_ln132 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 49 'select' 'select_ln132' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 50 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 51 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 52 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 53 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 54 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 55 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 56 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 57 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%acc2_8_addr = getelementptr i32 %acc2_8, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 58 'getelementptr' 'acc2_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%acc2_9_addr = getelementptr i32 %acc2_9, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 59 'getelementptr' 'acc2_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%acc2_10_addr = getelementptr i32 %acc2_10, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 60 'getelementptr' 'acc2_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%acc2_11_addr = getelementptr i32 %acc2_11, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 61 'getelementptr' 'acc2_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%acc2_12_addr = getelementptr i32 %acc2_12, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 62 'getelementptr' 'acc2_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%acc2_13_addr = getelementptr i32 %acc2_13, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 63 'getelementptr' 'acc2_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%acc2_14_addr = getelementptr i32 %acc2_14, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 64 'getelementptr' 'acc2_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln132_1 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 65 'select' 'select_ln132_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln132_2 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 66 'select' 'select_ln132_2' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln132_3 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 67 'select' 'select_ln132_3' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.44ns)   --->   "%select_ln132_4 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 68 'select' 'select_ln132_4' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.44ns)   --->   "%select_ln132_5 = select i1 %icmp_ln132, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_160, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 69 'select' 'select_ln132_5' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.44ns)   --->   "%select_ln132_6 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 70 'select' 'select_ln132_6' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.44ns)   --->   "%select_ln132_7 = select i1 %icmp_ln132, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_159, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 71 'select' 'select_ln132_7' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.44ns)   --->   "%select_ln132_8 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 72 'select' 'select_ln132_8' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln132_9 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 73 'select' 'select_ln132_9' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.44ns)   --->   "%select_ln132_10 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 74 'select' 'select_ln132_10' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%select_ln132_11 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_158" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 75 'select' 'select_ln132_11' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln132_12 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 76 'select' 'select_ln132_12' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln132_13 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_157" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 77 'select' 'select_ln132_13' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.44ns)   --->   "%select_ln132_14 = select i1 %icmp_ln132, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 78 'select' 'select_ln132_14' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.44ns)   --->   "%select_ln132_15 = select i1 %icmp_ln132, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 79 'select' 'select_ln132_15' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%acc2_15_addr = getelementptr i32 %acc2_15, i64 0, i64 %zext_ln129" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 80 'getelementptr' 'acc2_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132, i1 %acc2_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 81 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_1, i1 %acc2_1_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 82 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_2, i1 %acc2_2_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 83 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_3, i1 %acc2_3_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 84 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_4, i1 %acc2_4_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 85 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_5, i1 %acc2_5_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 86 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_6, i1 %acc2_6_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 87 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_7, i1 %acc2_7_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 88 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_8, i1 %acc2_8_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 89 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_9, i1 %acc2_9_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 90 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_10, i1 %acc2_10_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 91 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_11, i1 %acc2_11_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 92 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_12, i1 %acc2_12_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 93 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_13, i1 %acc2_13_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 94 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 95 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_14, i1 %acc2_14_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 95 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln132 = store i32 %select_ln132_15, i1 %acc2_15_addr" [src/srcnn.cpp:132->src/srcnn.cpp:549]   --->   Operation 96 'store' 'store_ln132' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln129 = add i6 %n2_5, i6 16" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 97 'add' 'add_ln129' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln129 = store i6 %add_ln129, i6 %n2" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 98 'store' 'store_ln129' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc.i.i" [src/srcnn.cpp:129->src/srcnn.cpp:549]   --->   Operation 99 'br' 'br_ln129' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.915ns
The critical path consists of the following:
	'alloca' operation ('n2') [49]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:129->src/srcnn.cpp:549) on local variable 'n2' [85]  (0.000 ns)
	'icmp' operation ('icmp_ln132', src/srcnn.cpp:132->src/srcnn.cpp:549) [95]  (0.789 ns)
	'select' operation ('select_ln132', src/srcnn.cpp:132->src/srcnn.cpp:549) [96]  (0.449 ns)
	'store' operation ('store_ln132', src/srcnn.cpp:132->src/srcnn.cpp:549) of variable 'select_ln132', src/srcnn.cpp:132->src/srcnn.cpp:549 on array 'acc2' [128]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
