#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 00:45:44 2019
# Process ID: 2946
# Current directory: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702
# Command line: vivado -mode gui -source ./vivado/leon3mp_vivado.tcl
# Log file: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado.log
# Journal file: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/leon3mp_vivado.tcl
# create_project leon3-zc702 ./vivado/leon3-zc702 -part XC7Z020CLG484-1 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 6499.719 ; gain = 156.613 ; free physical = 46573 ; free virtual = 62119
# set_property top testbench [get_filesets sim_1]
# set_property target_language verilog [current_project]
# read_vhdl -library grlib ../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allclkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allmem.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allmul.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allpads.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/alltap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gbit_gen.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2coc.vhd
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/clean_rst.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/decoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/encoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_constants.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_regs.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_test.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/timescale.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
# read_vhdl -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_an.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_rx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_sync.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_tx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
# read_vhdl -library gaisler ../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series7.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/sgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
# read_verilog -library gaisler ../../lib/gaisler/i2c/i2c_slave_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/i2c/i2c_slave_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/apbmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_ahbmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_alignram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_1p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/memoryctrl.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/mctrl.vhd
# read_vhdl -library fmf ../../lib/fmf/utilities/conversions.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/conversions.vhd]
# read_vhdl -library fmf ../../lib/fmf/utilities/gen_utils.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/gen_utils.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/flash.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/flash.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/s25fl064a.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/s25fl064a.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/m25p80.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/m25p80.vhd]
# read_vhdl -library fmf ../../lib/fmf/fifo/idt7202.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/fifo/idt7202.vhd]
# read_verilog -library micron ../../lib/micron/sdram/mobile_sdr.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
# set_property used_in_synthesis false [get_files ../../lib/micron/sdram/mobile_sdr.v]
# read_vhdl -library work ../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/debug.vhd]
# read_vhdl -library work ../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work config.vhd
# read_vhdl -library work ahbrom.vhd
# read_vhdl -library work leon3mp.vhd
# read_vhdl -library work leon3_zc702_stub_sim.vhd
# set_property used_in_synthesis false [get_files leon3_zc702_stub_sim.vhd]
# read_vhdl -library work testbench.vhd
# set_property used_in_synthesis false [get_files testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc leon3mp.xdc
# set_property used_in_synthesis true [get_files leon3mp.xdc]
# set_property used_in_implementation true [get_files leon3mp.xdc]
# source stub.tcl
## set_property target_language VHDL [current_project]
## source {leon3_zc702_stub.tcl}
### set scripts_vivado_version 2013.4
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
### 
###    return 1
### }

ERROR: This script was generated using Vivado <2013.4> and is being run in <2018.3> of Vivado. Please run the script in Vivado <2013.4> then open the design in Vivado <2018.3>. Upgrade the design by running "Tools => Report => Report IP Status...", then run write_bd_tcl to create an updated script.
WARNING: [Vivado 12-818] No files matched 'vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd'
## generate_target all [get_files  vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd]
WARNING: [Vivado 12-818] No files matched 'vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd'
## make_wrapper -files [get_files vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd] -top
## add_files -norecurse vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub_wrapper.vhd
ERROR: [Vivado 12-172] File or Directory 'vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub_wrapper.vhd' does not exist

    while executing
"source stub.tcl"
    (file "./vivado/leon3mp_vivado.tcl" line 392)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/kris/riscvy-business/riscv_grlib/riscv_side_top.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/riscv_side_top.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/riscv_side_top.v:108]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:88]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:90]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:92]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:93]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:95]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:102]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:104]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
[Mon Mar 25 00:50:21 2019] Launched synth_1...
Run output will be captured here: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7110.305 ; gain = 69.672 ; free physical = 46231 ; free virtual = 61822
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7560.172 ; gain = 449.867 ; free physical = 45695 ; free virtual = 61361
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7560.172 ; gain = 0.000 ; free physical = 45693 ; free virtual = 61359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 7637.227 ; gain = 526.922 ; free physical = 45616 ; free virtual = 61286
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: rgmii
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7639.227 ; gain = 0.000 ; free physical = 45640 ; free virtual = 61313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgmii' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:79]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter gmii bound to: 0 - type: integer 
	Parameter debugmem bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter no_clk_mux bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter use90degtxclk bound to: 0 - type: integer 
	Parameter mode100 bound to: 0 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'techbuf' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:32' bound to instance 'clkbuf0' of component 'techbuf' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:319]
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'techbuf' (1#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'techbuf' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:32' bound to instance 'clkbuf01' of component 'techbuf' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:322]
WARNING: [Synth 8-614] signal 'sync_speed' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:434]
WARNING: [Synth 8-614] signal 'clk25ni' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:434]
WARNING: [Synth 8-614] signal 'clk25i' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:434]
WARNING: [Synth 8-614] signal 'clk2_5ni' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:434]
WARNING: [Synth 8-614] signal 'clk2_5i' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:434]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'clk_tx_rst' of component 'rstgen' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:461]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:50]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:58]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg0' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:44]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grdff' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:114' bound to instance 'dff' of component 'grdff' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (2#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grdff' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:114' bound to instance 'dff' of component 'grdff' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'syncreg' (3#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:44]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg1' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (4#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/rstgen.vhd:50]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'ddr_oreg0' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:468]
INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:46]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter noasync bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gen_oddr_reg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:71' bound to instance 'inf0' of component 'gen_oddr_reg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:53]
INFO: [Synth 8-638] synthesizing module 'gen_oddr_reg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:86]
	Parameter scantest bound to: 0 - type: integer 
	Parameter noasync bound to: 0 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register Q1_reg in module gen_oddr_reg. This is not a recommended register style for Xilinx devices  [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:99]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register Q2_reg in module gen_oddr_reg. This is not a recommended register style for Xilinx devices  [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'gen_oddr_reg' (5#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (6#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:46]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'ddr_oreg0' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:468]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'ddr_oreg0' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:468]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'ddr_oreg0' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:468]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'rgmii_tx_ctl' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:472]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_oreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_oreg.vhd:32' bound to instance 'rgmii_tx_clk' of component 'ddr_oreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:509]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg0' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:530]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg0' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:530]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg1' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:533]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg1' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:533]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg_q1_sel' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:535]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg_delay_sel' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:537]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg_delay_c_sel' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:539]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_ireg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:32' bound to instance 'ddr_ireg0' of component 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:547]
INFO: [Synth 8-638] synthesizing module 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:46]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter noasync bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gen_iddr_reg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:30' bound to instance 'inf0' of component 'gen_iddr_reg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:53]
INFO: [Synth 8-638] synthesizing module 'gen_iddr_reg' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:46]
	Parameter scantest bound to: 0 - type: integer 
	Parameter noasync bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_iddr_reg' (7#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/ddr_inferred.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ddr_ireg' (8#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:46]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_ireg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:32' bound to instance 'ddr_ireg0' of component 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:547]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_ireg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:32' bound to instance 'ddr_ireg0' of component 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:547]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_ireg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:32' bound to instance 'ddr_ireg0' of component 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:547]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:569]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:588]
	Parameter tech bound to: 0 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ddr_ireg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/ddr_ireg.vhd:32' bound to instance 'ddr_dv0' of component 'ddr_ireg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:609]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'sync_rxctrl_c_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_ctl_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_dv_int' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_dv_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_dv_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_dv_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_ctl_int0' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_ctl_int1' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
WARNING: [Synth 8-614] signal 'rx_ctl_int2' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:628]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'syncreg' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncreg.vhd:32' bound to instance 'syncreg3' of component 'syncreg' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:730]
WARNING: [Synth 8-614] signal 'RMemRgmiioData' is read in the process but is not in the sensitivity list [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[status_vector][1]' and it is trimmed from '16' to '2' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:870]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_90] in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:64]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_100] in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:64]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_50] in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:64]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_25] in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:64]
WARNING: [Synth 8-3848] Net RMemRgmiiiData in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:201]
WARNING: [Synth 8-3848] Net RMemRgmiioData in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:196]
WARNING: [Synth 8-3848] Net RMemRgmiioRead in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:206]
WARNING: [Synth 8-3848] Net RMemRgmiiiRead in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:205]
WARNING: [Synth 8-3848] Net tx_clki_del in module/entity rgmii does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'rgmii' (9#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:79]
WARNING: [Synth 8-3917] design rgmii has port gmiii[rmii_clk] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[tx_dv] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port gmiii[rx_col] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[rx_en] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port gmiii[phyrstaddr][4] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[phyrstaddr][3] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[phyrstaddr][2] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[phyrstaddr][1] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[phyrstaddr][0] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edcladdr][3] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edcladdr][2] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edcladdr][1] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edcladdr][0] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edclsepahb] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port gmiii[edcldisable] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[txd][7] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[txd][6] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[txd][5] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[txd][4] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[tx_er] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port rgmiio[speed] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][31] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][30] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][29] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][28] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][27] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][26] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][25] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][24] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][23] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][22] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][21] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][20] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][19] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][18] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][17] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][16] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][15] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][14] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][13] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][12] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][11] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][10] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][9] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][8] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][7] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][6] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][5] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][4] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][3] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][2] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pirq][1] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][31] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][30] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][29] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][28] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][27] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][26] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][25] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][24] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][23] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][22] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][21] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][20] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][19] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][18] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][17] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][16] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][15] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][14] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][13] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][12] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][11] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][10] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][9] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][8] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][7] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][6] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][5] driven by constant 1
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][4] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][3] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][2] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][1] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][0][0] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][31] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][30] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][29] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][28] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][27] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][26] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][25] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][24] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][23] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][22] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][21] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][20] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][19] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][18] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][17] driven by constant 0
WARNING: [Synth 8-3917] design rgmii has port apbo[pconfig][1][16] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design gen_oddr_reg has unconnected port C2
WARNING: [Synth 8-3331] design gen_oddr_reg has unconnected port CE
WARNING: [Synth 8-3331] design gen_oddr_reg has unconnected port testen
WARNING: [Synth 8-3331] design gen_oddr_reg has unconnected port testrst
WARNING: [Synth 8-3331] design gen_iddr_reg has unconnected port CE
WARNING: [Synth 8-3331] design gen_iddr_reg has unconnected port S
WARNING: [Synth 8-3331] design gen_iddr_reg has unconnected port testen
WARNING: [Synth 8-3331] design gen_iddr_reg has unconnected port testrst
WARNING: [Synth 8-3331] design rstgen has unconnected port testrst
WARNING: [Synth 8-3331] design rstgen has unconnected port testen
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiii[tx_clk_90]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiii[tx_clk_100]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiii[tx_clk_50]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiii[tx_clk_25]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[reset]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[txd][7]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[txd][6]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[txd][5]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[txd][4]
WARNING: [Synth 8-3331] design rgmii has unconnected port gmiio[tx_clk]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[gtx_clk]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rmii_clk]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[tx_clk_90]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[tx_clk_100]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[tx_clk_50]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[tx_clk_25]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[tx_dv]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rxd][7]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rxd][6]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rxd][5]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rxd][4]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rx_er]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rx_col]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rx_crs]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[rx_en]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[phyrstaddr][4]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[phyrstaddr][3]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[phyrstaddr][2]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[phyrstaddr][1]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[phyrstaddr][0]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edcladdr][3]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edcladdr][2]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edcladdr][1]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edcladdr][0]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edclsepahb]
WARNING: [Synth 8-3331] design rgmii has unconnected port rgmiii[edcldisable]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][1]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][2]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][3]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][4]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][5]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][6]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][7]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][8]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][9]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][10]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][11]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][12]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][13]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][14]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[psel][15]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][31]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][30]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][29]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][28]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][27]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][26]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][25]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][24]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][23]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][22]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][21]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][20]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][19]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][18]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][17]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][16]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][15]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][14]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][13]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][12]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][11]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][10]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][9]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][8]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][1]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[paddr][0]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][31]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][30]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][29]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][28]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][27]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][26]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][25]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pwdata][24]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pirq][31]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pirq][30]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pirq][29]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pirq][28]
WARNING: [Synth 8-3331] design rgmii has unconnected port apbi[pirq][27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7639.227 ; gain = 0.000 ; free physical = 45650 ; free virtual = 61324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin useclkmux0.clkbuf01:i to constant 0 [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/greth/adapters/rgmii.vhd:322]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7639.227 ; gain = 0.000 ; free physical = 45650 ; free virtual = 61323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7639.227 ; gain = 0.000 ; free physical = 45650 ; free virtual = 61323
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 165 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7639.227 ; gain = 0.000 ; free physical = 45576 ; free virtual = 61250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7675.738 ; gain = 36.512 ; free physical = 45495 ; free virtual = 61172
83 Infos, 308 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 7675.738 ; gain = 36.512 ; free physical = 45495 ; free virtual = 61172
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top leon3mp [current_fileset]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/riscv_side_top.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/riscv_side_top.v:108]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:88]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:90]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:92]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:93]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:95]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:102]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/kris/riscvy-business/riscv_grlib/picorv_ahb_if.v:104]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
[Mon Mar 25 00:54:22 2019] Launched synth_1...
Run output will be captured here: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_0]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_1]'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'leon3_zc702_stub' instantiated as 'leon3_zc702_stub_i' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:309]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45406 ; free virtual = 61098
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45359 ; free virtual = 61051
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: leon3mp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45458 ; free virtual = 61154
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter padtech bound to: 51 - type: integer 
	Parameter clktech bound to: 51 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter dbguart bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:33' bound to instance 'reset_pad' of component 'inpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:253]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:50]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408' bound to instance 'ip' of component 'IBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (4#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:273]
INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4062]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1843]
WARNING: [Synth 8-5858] RAM vwpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wprin_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][stwin] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][cwpmax] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexbuf] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][opout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][szout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][ncntout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][baddr1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immexp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immval] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][getpc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][maskpv] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][illinst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][nostep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][leave] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqstart] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatctr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatmet] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][rs1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck2] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkra] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkex] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][getpc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rd] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][icc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe2] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][wawp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][mac] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][casaz] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][rexnalign] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][cnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][enaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][write] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][lock] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][dsuen] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][asi] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][mac] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbprepl] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rexdis] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rextrap] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][stwin] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][cwpmax] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wa] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wreg] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][except] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][twcwp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][decill] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3' (5#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (6#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult' (7#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.rm_reg[acc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mul32' (8#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (9#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:463]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (10#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[fflush] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[lramrd] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmctrl1][pagesize] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflush] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (11#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (12#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'itlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:653]
INFO: [Synth 8-638] synthesizing module 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam' (13#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram' (14#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (15#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram' (16#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-638] synthesizing module 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
	Parameter entries bound to: 8 - type: integer 
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized1' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized3' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized5' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized7' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized7' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized9' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized9' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized11' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized11' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized13' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized13' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
WARNING: [Synth 8-5858] RAM lruei_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'mmulru' (18#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
WARNING: [Synth 8-5858] RAM tlbcami_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][finish] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][accexc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_su] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_isid] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_addr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[nrep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-3848] Net wb_transdata[subit] in module/entity mmutlb does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'mmutlb' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'dtlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:658]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
WARNING: [Synth 8-5858] RAM tlbcami_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][finish] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][accexc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_su] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_isid] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_addr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[nrep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized1' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:666]
INFO: [Synth 8-638] synthesizing module 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw' (20#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
WARNING: [Synth 8-5858] RAM two_a_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cmb_s1][tlbowner] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cmb_s1][tlbactive] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:182]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mmu' (21#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (22#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3' (23#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (24#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (26#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (27#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (28#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (29#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized1' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9' (31#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18' (32#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized5' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'cachemem' (33#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:122]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:741]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (34#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (35#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem' (36#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x' (37#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s' (38#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'led1_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:216' bound to instance 'x0' of component 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230' bound to instance 'op' of component 'OBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (39#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (40#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'outpad' (41#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:290]
INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:1148]
WARNING: [Synth 8-5858] RAM dbgo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'dsu3x' (42#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dsu3' (43#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsuact_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (44#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'virtex7_tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (45#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (45#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
INFO: [Synth 8-256] done synthesizing module 'virtex7_tap' (46#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'tap' (47#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (48#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (49#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (50#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (51#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (52#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (53#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (54#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-637] synthesizing blackbox instance 'leon3_zc702_stub_i' of component 'leon3_zc702_stub' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:309]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi3b' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (54#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (55#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (55#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:612]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib' (56#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi3b' (57#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (58#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (59#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:205]
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'irqmp' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
WARNING: [Synth 8-5858] RAM vtimers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'gptimer' (61#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio' (62#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (63#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (64#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iopad' (65#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (66#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat' (67#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ahbrom' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbrom' (68#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
WARNING: [Synth 8-3848] Net gpioi[sig_in] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net gpioi[sig_en] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (69#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][1]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][3]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][4]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][5]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][6]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][7]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][8]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][9]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][10]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][11]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][12]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][13]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][14]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][15]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][31]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][30]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][29]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][28]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][27]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][26]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][25]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][24]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][23]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][22]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][21]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][20]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][19]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][18]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][17]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][16]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][15]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][14]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][13]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][12]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][11]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][10]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][9]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][8]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][1]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][31]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][30]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][29]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][28]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][27]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][26]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][25]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][24]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][23]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][22]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][21]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][20]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][19]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][18]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][17]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][16]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[testen]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[testrst]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45298 ; free virtual = 60997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tck to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tms to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tdi to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin ua1.uart1:uarti[rxd] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:495]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45355 ; free virtual = 61054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45355 ; free virtual = 61054
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:507]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:509]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:39]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc:40]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/leon3mp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00,01 ; elapsed = 00:00:00,01 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45193 ; free virtual = 60892
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00,01 ; elapsed = 00:00:00 . Memory (MB): peak = 7996.348 ; gain = 0.000 ; free physical = 45209 ; free virtual = 60909
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 8036.293 ; gain = 39.945 ; free physical = 45188 ; free virtual = 60888
327 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 8036.293 ; gain = 39.945 ; free physical = 45188 ; free virtual = 60888
launch_runs impl_1 -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v:]
[Mon Mar 25 01:02:13 2019] Launched impl_1...
Run output will be captured here: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:05:35 2019...
