{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747053779495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747053779517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 15:42:59 2025 " "Processing started: Mon May 12 15:42:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747053779517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053779517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053779517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747053780760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747053780761 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_system.qsys " "Elaborating Qsys system entity \"hps_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053808844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:33 Progress: Loading fpga_hpsmem/hps_system.qsys " "2025.05.12.16:43:33 Progress: Loading fpga_hpsmem/hps_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053813856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:34 Progress: Reading input file " "2025.05.12.16:43:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053814764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:34 Progress: Adding clk_0 \[clock_source 17.0\] " "2025.05.12.16:43:34 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053814997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:35 Progress: Parameterizing module clk_0 " "2025.05.12.16:43:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053815903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:35 Progress: Adding hps_0 \[altera_hps 17.0\] " "2025.05.12.16:43:35 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053815906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Parameterizing module hps_0 " "2025.05.12.16:43:38 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2025.05.12.16:43:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Parameterizing module onchip_memory2_0 " "2025.05.12.16:43:38 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Building connections " "2025.05.12.16:43:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Parameterizing connections " "2025.05.12.16:43:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:38 Progress: Validating " "2025.05.12.16:43:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053818874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:43:52 Progress: Done reading input file " "2025.05.12.16:43:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053832771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835359 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835359 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835359 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit. " "Hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835367 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit. " "Hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053835367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH " "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053838523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053846340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053847046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053847443 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053847832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053847928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053850927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053851251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0220_5536312318458603206.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0220_5536312318458603206.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0220_5536312318458603206.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0220_5536312318458603206.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053851251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053854102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"hps_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"hps_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053854169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053854259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053856023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053892164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Done \"hps_system\" with 6 modules, 49 files " "Hps_system: Done \"hps_system\" with 6 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053892226 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_system.qsys " "Finished elaborating Qsys system entity \"hps_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053895425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonic_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic_generator " "Found entity 1: ultrasonic_generator" {  } { { "ultrasonic_generator.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/ultrasonic_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory " "Found entity 1: fifo_memory" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/hps_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/hps_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system " "Found entity 1: hps_system" {  } { { "db/ip/hps_system/hps_system.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/hps_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053898976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053898976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0 " "Found entity 1: hps_system_hps_0" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_fpga_interfaces " "Found entity 1: hps_system_hps_0_fpga_interfaces" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io " "Found entity 1: hps_system_hps_0_hps_io" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io_border " "Found entity 1: hps_system_hps_0_hps_io_border" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_onchip_memory2_0 " "Found entity 1: hps_system_onchip_memory2_0" {  } { { "db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053899196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053899196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1747053899199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747053899539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonic_generator ultrasonic_generator:u_ultrasonic_gen " "Elaborating entity \"ultrasonic_generator\" for hierarchy \"ultrasonic_generator:u_ultrasonic_gen\"" {  } { { "fpga.v" "u_ultrasonic_gen" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053899574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory fifo_memory:u_fifo_mem " "Elaborating entity \"fifo_memory\" for hierarchy \"fifo_memory:u_fifo_mem\"" {  } { { "fpga.v" "u_fifo_mem" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053899597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_memory.v(15) " "Verilog HDL assignment warning at fifo_memory.v(15): truncated value with size 32 to match size of target (4)" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747053899618 "|fpga|fifo_memory:u_fifo_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_memory.v(22) " "Verilog HDL assignment warning at fifo_memory.v(22): truncated value with size 32 to match size of target (4)" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747053899618 "|fpga|fifo_memory:u_fifo_mem"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_memory:u_fifo_mem\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_memory:u_fifo_mem\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747053900342 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1747053900342 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747053900342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053900876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747053900876 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747053900876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tp1 " "Found entity 1: altsyncram_2tp1" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/altsyncram_2tp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747053900982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053900982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[8\] GND " "Pin \"avl_readdata\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[9\] GND " "Pin \"avl_readdata\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[10\] GND " "Pin \"avl_readdata\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[11\] GND " "Pin \"avl_readdata\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[12\] GND " "Pin \"avl_readdata\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[13\] GND " "Pin \"avl_readdata\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[14\] GND " "Pin \"avl_readdata\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[15\] GND " "Pin \"avl_readdata\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[16\] GND " "Pin \"avl_readdata\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[17\] GND " "Pin \"avl_readdata\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[18\] GND " "Pin \"avl_readdata\[18\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[19\] GND " "Pin \"avl_readdata\[19\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[20\] GND " "Pin \"avl_readdata\[20\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[21\] GND " "Pin \"avl_readdata\[21\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[22\] GND " "Pin \"avl_readdata\[22\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[23\] GND " "Pin \"avl_readdata\[23\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[24\] GND " "Pin \"avl_readdata\[24\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[25\] GND " "Pin \"avl_readdata\[25\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[26\] GND " "Pin \"avl_readdata\[26\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[27\] GND " "Pin \"avl_readdata\[27\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[28\] GND " "Pin \"avl_readdata\[28\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[29\] GND " "Pin \"avl_readdata\[29\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[30\] GND " "Pin \"avl_readdata\[30\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[31\] GND " "Pin \"avl_readdata\[31\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747053901181 "|fpga|avl_readdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747053901181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747053901267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system 19 " "Ignored 19 assignments for entity \"hps_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0 1677 " "Ignored 1677 assignments for entity \"hps_system_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_fpga_interfaces 1341 " "Ignored 1341 assignments for entity \"hps_system_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"hps_system_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_hps_io_border 1348 " "Ignored 1348 assignments for entity \"hps_system_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"hps_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747053901562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/output_files/fpga.map.smsg " "Generated suppressed messages file C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/output_files/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053901628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747053902338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747053902338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_write " "No output dependent on input pin \"avl_write\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[0\] " "No output dependent on input pin \"avl_writedata\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[1\] " "No output dependent on input pin \"avl_writedata\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[2\] " "No output dependent on input pin \"avl_writedata\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[3\] " "No output dependent on input pin \"avl_writedata\[3\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[4\] " "No output dependent on input pin \"avl_writedata\[4\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[5\] " "No output dependent on input pin \"avl_writedata\[5\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[6\] " "No output dependent on input pin \"avl_writedata\[6\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[7\] " "No output dependent on input pin \"avl_writedata\[7\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[8\] " "No output dependent on input pin \"avl_writedata\[8\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[9\] " "No output dependent on input pin \"avl_writedata\[9\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[10\] " "No output dependent on input pin \"avl_writedata\[10\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[11\] " "No output dependent on input pin \"avl_writedata\[11\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[12\] " "No output dependent on input pin \"avl_writedata\[12\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[13\] " "No output dependent on input pin \"avl_writedata\[13\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[14\] " "No output dependent on input pin \"avl_writedata\[14\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[15\] " "No output dependent on input pin \"avl_writedata\[15\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[16\] " "No output dependent on input pin \"avl_writedata\[16\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[17\] " "No output dependent on input pin \"avl_writedata\[17\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[18\] " "No output dependent on input pin \"avl_writedata\[18\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[19\] " "No output dependent on input pin \"avl_writedata\[19\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[20\] " "No output dependent on input pin \"avl_writedata\[20\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[21\] " "No output dependent on input pin \"avl_writedata\[21\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[22\] " "No output dependent on input pin \"avl_writedata\[22\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[23\] " "No output dependent on input pin \"avl_writedata\[23\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[24\] " "No output dependent on input pin \"avl_writedata\[24\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[25\] " "No output dependent on input pin \"avl_writedata\[25\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[26\] " "No output dependent on input pin \"avl_writedata\[26\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[27\] " "No output dependent on input pin \"avl_writedata\[27\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[28\] " "No output dependent on input pin \"avl_writedata\[28\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[29\] " "No output dependent on input pin \"avl_writedata\[29\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[30\] " "No output dependent on input pin \"avl_writedata\[30\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[31\] " "No output dependent on input pin \"avl_writedata\[31\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747053902619 "|fpga|avl_writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747053902619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747053902626 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747053902626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747053902626 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747053902626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747053902626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747053902684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 15:45:02 2025 " "Processing ended: Mon May 12 15:45:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747053902684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747053902684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747053902684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747053902684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747053905284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747053905298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 15:45:03 2025 " "Processing started: Mon May 12 15:45:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747053905298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747053905298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747053905299 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747053909695 ""}
{ "Info" "0" "" "Project  = fpga" {  } {  } 0 0 "Project  = fpga" 0 0 "Fitter" 0 0 1747053909698 ""}
{ "Info" "0" "" "Revision = fpga" {  } {  } 0 0 "Revision = fpga" 0 0 "Fitter" 0 0 1747053909698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747053909941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747053909942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747053909959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747053910020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747053910020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747053910555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747053910711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747053911110 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747053911119 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747053911387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747053925377 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 36 global CLKCTRL_G10 " "clk~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747053925585 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747053925585 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747053925586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747053925642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747053925643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747053925644 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747053925644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747053925646 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747053925646 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747053927819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747053927836 ""}
{ "Error" "0" "" "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" {  } {  } 0 0 "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" 0 0 "Fitter" 0 0 1747053927839 ""}
{ "Error" "0" "" "Verify the following:" {  } {  } 0 0 "Verify the following:" 0 0 "Fitter" 0 0 1747053927839 ""}
{ "Error" "0" "" " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" {  } {  } 0 0 " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" 0 0 "Fitter" 0 0 1747053927839 ""}
{ "Error" "0" "" " The core is not the top-level of the project" {  } {  } 0 0 " The core is not the top-level of the project" 0 0 "Fitter" 0 0 1747053927839 ""}
{ "Error" "0" "" " The memory interface pins are exported to the top-level of the project" {  } {  } 0 0 " The memory interface pins are exported to the top-level of the project" 0 0 "Fitter" 0 0 1747053927840 ""}
{ "Error" "0" "" "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," {  } {  } 0 0 "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," 0 0 "Fitter" 0 0 1747053927840 ""}
{ "Error" "0" "" " clean up any stale SDC_FILE references from the QSF/QIP files." {  } {  } 0 0 " clean up any stale SDC_FILE references from the QSF/QIP files." 0 0 "Fitter" 0 0 1747053927840 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1747053927841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747053927842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747053927845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747053927874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747053927874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747053927874 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747053927890 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1747053928021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/output_files/fpga.fit.smsg " "Generated suppressed messages file C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/output_files/fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747053928642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 8 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5760 " "Peak virtual memory: 5760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747053928787 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 12 15:45:28 2025 " "Processing ended: Mon May 12 15:45:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747053928787 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747053928787 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747053928787 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747053928787 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 79 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 79 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747053929618 ""}
