;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Dir_Ctl */
Dir_Ctl_Sync_ctrl_reg__0__MASK EQU 0x01
Dir_Ctl_Sync_ctrl_reg__0__POS EQU 0
Dir_Ctl_Sync_ctrl_reg__1__MASK EQU 0x02
Dir_Ctl_Sync_ctrl_reg__1__POS EQU 1
Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Dir_Ctl_Sync_ctrl_reg__2__MASK EQU 0x04
Dir_Ctl_Sync_ctrl_reg__2__POS EQU 2
Dir_Ctl_Sync_ctrl_reg__3__MASK EQU 0x08
Dir_Ctl_Sync_ctrl_reg__3__POS EQU 3
Dir_Ctl_Sync_ctrl_reg__4__MASK EQU 0x10
Dir_Ctl_Sync_ctrl_reg__4__POS EQU 4
Dir_Ctl_Sync_ctrl_reg__5__MASK EQU 0x20
Dir_Ctl_Sync_ctrl_reg__5__POS EQU 5
Dir_Ctl_Sync_ctrl_reg__6__MASK EQU 0x40
Dir_Ctl_Sync_ctrl_reg__6__POS EQU 6
Dir_Ctl_Sync_ctrl_reg__7__MASK EQU 0x80
Dir_Ctl_Sync_ctrl_reg__7__POS EQU 7
Dir_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Dir_Ctl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Dir_Ctl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Dir_Ctl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Dir_Ctl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Dir_Ctl_Sync_ctrl_reg__MASK EQU 0xFF
Dir_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Dir_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Dir_Ctl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* PORT0D0 */
PORT0D0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PORT0D0__0__MASK EQU 0x01
PORT0D0__0__PC EQU CYREG_PRT0_PC0
PORT0D0__0__PORT EQU 0
PORT0D0__0__SHIFT EQU 0
PORT0D0__AG EQU CYREG_PRT0_AG
PORT0D0__AMUX EQU CYREG_PRT0_AMUX
PORT0D0__BIE EQU CYREG_PRT0_BIE
PORT0D0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D0__BYP EQU CYREG_PRT0_BYP
PORT0D0__CTL EQU CYREG_PRT0_CTL
PORT0D0__DM0 EQU CYREG_PRT0_DM0
PORT0D0__DM1 EQU CYREG_PRT0_DM1
PORT0D0__DM2 EQU CYREG_PRT0_DM2
PORT0D0__DR EQU CYREG_PRT0_DR
PORT0D0__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D0__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D0__MASK EQU 0x01
PORT0D0__PORT EQU 0
PORT0D0__PRT EQU CYREG_PRT0_PRT
PORT0D0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D0__PS EQU CYREG_PRT0_PS
PORT0D0__SHIFT EQU 0
PORT0D0__SLW EQU CYREG_PRT0_SLW

/* PORT0D1 */
PORT0D1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PORT0D1__0__MASK EQU 0x02
PORT0D1__0__PC EQU CYREG_PRT0_PC1
PORT0D1__0__PORT EQU 0
PORT0D1__0__SHIFT EQU 1
PORT0D1__AG EQU CYREG_PRT0_AG
PORT0D1__AMUX EQU CYREG_PRT0_AMUX
PORT0D1__BIE EQU CYREG_PRT0_BIE
PORT0D1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D1__BYP EQU CYREG_PRT0_BYP
PORT0D1__CTL EQU CYREG_PRT0_CTL
PORT0D1__DM0 EQU CYREG_PRT0_DM0
PORT0D1__DM1 EQU CYREG_PRT0_DM1
PORT0D1__DM2 EQU CYREG_PRT0_DM2
PORT0D1__DR EQU CYREG_PRT0_DR
PORT0D1__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D1__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D1__MASK EQU 0x02
PORT0D1__PORT EQU 0
PORT0D1__PRT EQU CYREG_PRT0_PRT
PORT0D1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D1__PS EQU CYREG_PRT0_PS
PORT0D1__SHIFT EQU 1
PORT0D1__SLW EQU CYREG_PRT0_SLW

/* PORT0D2 */
PORT0D2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PORT0D2__0__MASK EQU 0x04
PORT0D2__0__PC EQU CYREG_PRT0_PC2
PORT0D2__0__PORT EQU 0
PORT0D2__0__SHIFT EQU 2
PORT0D2__AG EQU CYREG_PRT0_AG
PORT0D2__AMUX EQU CYREG_PRT0_AMUX
PORT0D2__BIE EQU CYREG_PRT0_BIE
PORT0D2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D2__BYP EQU CYREG_PRT0_BYP
PORT0D2__CTL EQU CYREG_PRT0_CTL
PORT0D2__DM0 EQU CYREG_PRT0_DM0
PORT0D2__DM1 EQU CYREG_PRT0_DM1
PORT0D2__DM2 EQU CYREG_PRT0_DM2
PORT0D2__DR EQU CYREG_PRT0_DR
PORT0D2__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D2__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D2__MASK EQU 0x04
PORT0D2__PORT EQU 0
PORT0D2__PRT EQU CYREG_PRT0_PRT
PORT0D2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D2__PS EQU CYREG_PRT0_PS
PORT0D2__SHIFT EQU 2
PORT0D2__SLW EQU CYREG_PRT0_SLW

/* PORT0D3 */
PORT0D3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
PORT0D3__0__MASK EQU 0x08
PORT0D3__0__PC EQU CYREG_PRT0_PC3
PORT0D3__0__PORT EQU 0
PORT0D3__0__SHIFT EQU 3
PORT0D3__AG EQU CYREG_PRT0_AG
PORT0D3__AMUX EQU CYREG_PRT0_AMUX
PORT0D3__BIE EQU CYREG_PRT0_BIE
PORT0D3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D3__BYP EQU CYREG_PRT0_BYP
PORT0D3__CTL EQU CYREG_PRT0_CTL
PORT0D3__DM0 EQU CYREG_PRT0_DM0
PORT0D3__DM1 EQU CYREG_PRT0_DM1
PORT0D3__DM2 EQU CYREG_PRT0_DM2
PORT0D3__DR EQU CYREG_PRT0_DR
PORT0D3__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D3__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D3__MASK EQU 0x08
PORT0D3__PORT EQU 0
PORT0D3__PRT EQU CYREG_PRT0_PRT
PORT0D3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D3__PS EQU CYREG_PRT0_PS
PORT0D3__SHIFT EQU 3
PORT0D3__SLW EQU CYREG_PRT0_SLW

/* PORT0D4 */
PORT0D4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
PORT0D4__0__MASK EQU 0x10
PORT0D4__0__PC EQU CYREG_PRT0_PC4
PORT0D4__0__PORT EQU 0
PORT0D4__0__SHIFT EQU 4
PORT0D4__AG EQU CYREG_PRT0_AG
PORT0D4__AMUX EQU CYREG_PRT0_AMUX
PORT0D4__BIE EQU CYREG_PRT0_BIE
PORT0D4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D4__BYP EQU CYREG_PRT0_BYP
PORT0D4__CTL EQU CYREG_PRT0_CTL
PORT0D4__DM0 EQU CYREG_PRT0_DM0
PORT0D4__DM1 EQU CYREG_PRT0_DM1
PORT0D4__DM2 EQU CYREG_PRT0_DM2
PORT0D4__DR EQU CYREG_PRT0_DR
PORT0D4__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D4__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D4__MASK EQU 0x10
PORT0D4__PORT EQU 0
PORT0D4__PRT EQU CYREG_PRT0_PRT
PORT0D4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D4__PS EQU CYREG_PRT0_PS
PORT0D4__SHIFT EQU 4
PORT0D4__SLW EQU CYREG_PRT0_SLW

/* PORT0D5 */
PORT0D5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
PORT0D5__0__MASK EQU 0x20
PORT0D5__0__PC EQU CYREG_PRT0_PC5
PORT0D5__0__PORT EQU 0
PORT0D5__0__SHIFT EQU 5
PORT0D5__AG EQU CYREG_PRT0_AG
PORT0D5__AMUX EQU CYREG_PRT0_AMUX
PORT0D5__BIE EQU CYREG_PRT0_BIE
PORT0D5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D5__BYP EQU CYREG_PRT0_BYP
PORT0D5__CTL EQU CYREG_PRT0_CTL
PORT0D5__DM0 EQU CYREG_PRT0_DM0
PORT0D5__DM1 EQU CYREG_PRT0_DM1
PORT0D5__DM2 EQU CYREG_PRT0_DM2
PORT0D5__DR EQU CYREG_PRT0_DR
PORT0D5__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D5__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D5__MASK EQU 0x20
PORT0D5__PORT EQU 0
PORT0D5__PRT EQU CYREG_PRT0_PRT
PORT0D5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D5__PS EQU CYREG_PRT0_PS
PORT0D5__SHIFT EQU 5
PORT0D5__SLW EQU CYREG_PRT0_SLW

/* PORT0D6 */
PORT0D6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
PORT0D6__0__MASK EQU 0x40
PORT0D6__0__PC EQU CYREG_PRT0_PC6
PORT0D6__0__PORT EQU 0
PORT0D6__0__SHIFT EQU 6
PORT0D6__AG EQU CYREG_PRT0_AG
PORT0D6__AMUX EQU CYREG_PRT0_AMUX
PORT0D6__BIE EQU CYREG_PRT0_BIE
PORT0D6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D6__BYP EQU CYREG_PRT0_BYP
PORT0D6__CTL EQU CYREG_PRT0_CTL
PORT0D6__DM0 EQU CYREG_PRT0_DM0
PORT0D6__DM1 EQU CYREG_PRT0_DM1
PORT0D6__DM2 EQU CYREG_PRT0_DM2
PORT0D6__DR EQU CYREG_PRT0_DR
PORT0D6__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D6__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D6__MASK EQU 0x40
PORT0D6__PORT EQU 0
PORT0D6__PRT EQU CYREG_PRT0_PRT
PORT0D6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D6__PS EQU CYREG_PRT0_PS
PORT0D6__SHIFT EQU 6
PORT0D6__SLW EQU CYREG_PRT0_SLW

/* PORT0D7 */
PORT0D7__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
PORT0D7__0__MASK EQU 0x80
PORT0D7__0__PC EQU CYREG_PRT0_PC7
PORT0D7__0__PORT EQU 0
PORT0D7__0__SHIFT EQU 7
PORT0D7__AG EQU CYREG_PRT0_AG
PORT0D7__AMUX EQU CYREG_PRT0_AMUX
PORT0D7__BIE EQU CYREG_PRT0_BIE
PORT0D7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PORT0D7__BYP EQU CYREG_PRT0_BYP
PORT0D7__CTL EQU CYREG_PRT0_CTL
PORT0D7__DM0 EQU CYREG_PRT0_DM0
PORT0D7__DM1 EQU CYREG_PRT0_DM1
PORT0D7__DM2 EQU CYREG_PRT0_DM2
PORT0D7__DR EQU CYREG_PRT0_DR
PORT0D7__INP_DIS EQU CYREG_PRT0_INP_DIS
PORT0D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PORT0D7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PORT0D7__LCD_EN EQU CYREG_PRT0_LCD_EN
PORT0D7__MASK EQU 0x80
PORT0D7__PORT EQU 0
PORT0D7__PRT EQU CYREG_PRT0_PRT
PORT0D7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PORT0D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PORT0D7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PORT0D7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PORT0D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PORT0D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PORT0D7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PORT0D7__PS EQU CYREG_PRT0_PS
PORT0D7__SHIFT EQU 7
PORT0D7__SLW EQU CYREG_PRT0_SLW

/* PORT1D0 */
PORT1D0__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
PORT1D0__0__MASK EQU 0x04
PORT1D0__0__PC EQU CYREG_PRT1_PC2
PORT1D0__0__PORT EQU 1
PORT1D0__0__SHIFT EQU 2
PORT1D0__AG EQU CYREG_PRT1_AG
PORT1D0__AMUX EQU CYREG_PRT1_AMUX
PORT1D0__BIE EQU CYREG_PRT1_BIE
PORT1D0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PORT1D0__BYP EQU CYREG_PRT1_BYP
PORT1D0__CTL EQU CYREG_PRT1_CTL
PORT1D0__DM0 EQU CYREG_PRT1_DM0
PORT1D0__DM1 EQU CYREG_PRT1_DM1
PORT1D0__DM2 EQU CYREG_PRT1_DM2
PORT1D0__DR EQU CYREG_PRT1_DR
PORT1D0__INP_DIS EQU CYREG_PRT1_INP_DIS
PORT1D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PORT1D0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PORT1D0__LCD_EN EQU CYREG_PRT1_LCD_EN
PORT1D0__MASK EQU 0x04
PORT1D0__PORT EQU 1
PORT1D0__PRT EQU CYREG_PRT1_PRT
PORT1D0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PORT1D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PORT1D0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PORT1D0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PORT1D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PORT1D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PORT1D0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PORT1D0__PS EQU CYREG_PRT1_PS
PORT1D0__SHIFT EQU 2
PORT1D0__SLW EQU CYREG_PRT1_SLW

/* PORT1D1 */
PORT1D1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
PORT1D1__0__MASK EQU 0x08
PORT1D1__0__PC EQU CYREG_PRT1_PC3
PORT1D1__0__PORT EQU 1
PORT1D1__0__SHIFT EQU 3
PORT1D1__AG EQU CYREG_PRT1_AG
PORT1D1__AMUX EQU CYREG_PRT1_AMUX
PORT1D1__BIE EQU CYREG_PRT1_BIE
PORT1D1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PORT1D1__BYP EQU CYREG_PRT1_BYP
PORT1D1__CTL EQU CYREG_PRT1_CTL
PORT1D1__DM0 EQU CYREG_PRT1_DM0
PORT1D1__DM1 EQU CYREG_PRT1_DM1
PORT1D1__DM2 EQU CYREG_PRT1_DM2
PORT1D1__DR EQU CYREG_PRT1_DR
PORT1D1__INP_DIS EQU CYREG_PRT1_INP_DIS
PORT1D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PORT1D1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PORT1D1__LCD_EN EQU CYREG_PRT1_LCD_EN
PORT1D1__MASK EQU 0x08
PORT1D1__PORT EQU 1
PORT1D1__PRT EQU CYREG_PRT1_PRT
PORT1D1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PORT1D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PORT1D1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PORT1D1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PORT1D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PORT1D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PORT1D1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PORT1D1__PS EQU CYREG_PRT1_PS
PORT1D1__SHIFT EQU 3
PORT1D1__SLW EQU CYREG_PRT1_SLW

/* PORT1D2 */
PORT1D2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
PORT1D2__0__MASK EQU 0x20
PORT1D2__0__PC EQU CYREG_PRT1_PC5
PORT1D2__0__PORT EQU 1
PORT1D2__0__SHIFT EQU 5
PORT1D2__AG EQU CYREG_PRT1_AG
PORT1D2__AMUX EQU CYREG_PRT1_AMUX
PORT1D2__BIE EQU CYREG_PRT1_BIE
PORT1D2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PORT1D2__BYP EQU CYREG_PRT1_BYP
PORT1D2__CTL EQU CYREG_PRT1_CTL
PORT1D2__DM0 EQU CYREG_PRT1_DM0
PORT1D2__DM1 EQU CYREG_PRT1_DM1
PORT1D2__DM2 EQU CYREG_PRT1_DM2
PORT1D2__DR EQU CYREG_PRT1_DR
PORT1D2__INP_DIS EQU CYREG_PRT1_INP_DIS
PORT1D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PORT1D2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PORT1D2__LCD_EN EQU CYREG_PRT1_LCD_EN
PORT1D2__MASK EQU 0x20
PORT1D2__PORT EQU 1
PORT1D2__PRT EQU CYREG_PRT1_PRT
PORT1D2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PORT1D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PORT1D2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PORT1D2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PORT1D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PORT1D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PORT1D2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PORT1D2__PS EQU CYREG_PRT1_PS
PORT1D2__SHIFT EQU 5
PORT1D2__SLW EQU CYREG_PRT1_SLW

/* PORT1D3 */
PORT1D3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
PORT1D3__0__MASK EQU 0x40
PORT1D3__0__PC EQU CYREG_PRT1_PC6
PORT1D3__0__PORT EQU 1
PORT1D3__0__SHIFT EQU 6
PORT1D3__AG EQU CYREG_PRT1_AG
PORT1D3__AMUX EQU CYREG_PRT1_AMUX
PORT1D3__BIE EQU CYREG_PRT1_BIE
PORT1D3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PORT1D3__BYP EQU CYREG_PRT1_BYP
PORT1D3__CTL EQU CYREG_PRT1_CTL
PORT1D3__DM0 EQU CYREG_PRT1_DM0
PORT1D3__DM1 EQU CYREG_PRT1_DM1
PORT1D3__DM2 EQU CYREG_PRT1_DM2
PORT1D3__DR EQU CYREG_PRT1_DR
PORT1D3__INP_DIS EQU CYREG_PRT1_INP_DIS
PORT1D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PORT1D3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PORT1D3__LCD_EN EQU CYREG_PRT1_LCD_EN
PORT1D3__MASK EQU 0x40
PORT1D3__PORT EQU 1
PORT1D3__PRT EQU CYREG_PRT1_PRT
PORT1D3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PORT1D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PORT1D3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PORT1D3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PORT1D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PORT1D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PORT1D3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PORT1D3__PS EQU CYREG_PRT1_PS
PORT1D3__SHIFT EQU 6
PORT1D3__SLW EQU CYREG_PRT1_SLW

/* PORT1D4 */
PORT1D4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
PORT1D4__0__MASK EQU 0x80
PORT1D4__0__PC EQU CYREG_PRT1_PC7
PORT1D4__0__PORT EQU 1
PORT1D4__0__SHIFT EQU 7
PORT1D4__AG EQU CYREG_PRT1_AG
PORT1D4__AMUX EQU CYREG_PRT1_AMUX
PORT1D4__BIE EQU CYREG_PRT1_BIE
PORT1D4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PORT1D4__BYP EQU CYREG_PRT1_BYP
PORT1D4__CTL EQU CYREG_PRT1_CTL
PORT1D4__DM0 EQU CYREG_PRT1_DM0
PORT1D4__DM1 EQU CYREG_PRT1_DM1
PORT1D4__DM2 EQU CYREG_PRT1_DM2
PORT1D4__DR EQU CYREG_PRT1_DR
PORT1D4__INP_DIS EQU CYREG_PRT1_INP_DIS
PORT1D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PORT1D4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PORT1D4__LCD_EN EQU CYREG_PRT1_LCD_EN
PORT1D4__MASK EQU 0x80
PORT1D4__PORT EQU 1
PORT1D4__PRT EQU CYREG_PRT1_PRT
PORT1D4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PORT1D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PORT1D4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PORT1D4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PORT1D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PORT1D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PORT1D4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PORT1D4__PS EQU CYREG_PRT1_PS
PORT1D4__SHIFT EQU 7
PORT1D4__SLW EQU CYREG_PRT1_SLW

/* PORT2D0 */
PORT2D0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
PORT2D0__0__MASK EQU 0x01
PORT2D0__0__PC EQU CYREG_PRT2_PC0
PORT2D0__0__PORT EQU 2
PORT2D0__0__SHIFT EQU 0
PORT2D0__AG EQU CYREG_PRT2_AG
PORT2D0__AMUX EQU CYREG_PRT2_AMUX
PORT2D0__BIE EQU CYREG_PRT2_BIE
PORT2D0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D0__BYP EQU CYREG_PRT2_BYP
PORT2D0__CTL EQU CYREG_PRT2_CTL
PORT2D0__DM0 EQU CYREG_PRT2_DM0
PORT2D0__DM1 EQU CYREG_PRT2_DM1
PORT2D0__DM2 EQU CYREG_PRT2_DM2
PORT2D0__DR EQU CYREG_PRT2_DR
PORT2D0__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D0__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D0__MASK EQU 0x01
PORT2D0__PORT EQU 2
PORT2D0__PRT EQU CYREG_PRT2_PRT
PORT2D0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D0__PS EQU CYREG_PRT2_PS
PORT2D0__SHIFT EQU 0
PORT2D0__SLW EQU CYREG_PRT2_SLW

/* PORT2D1 */
PORT2D1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PORT2D1__0__MASK EQU 0x02
PORT2D1__0__PC EQU CYREG_PRT2_PC1
PORT2D1__0__PORT EQU 2
PORT2D1__0__SHIFT EQU 1
PORT2D1__AG EQU CYREG_PRT2_AG
PORT2D1__AMUX EQU CYREG_PRT2_AMUX
PORT2D1__BIE EQU CYREG_PRT2_BIE
PORT2D1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D1__BYP EQU CYREG_PRT2_BYP
PORT2D1__CTL EQU CYREG_PRT2_CTL
PORT2D1__DM0 EQU CYREG_PRT2_DM0
PORT2D1__DM1 EQU CYREG_PRT2_DM1
PORT2D1__DM2 EQU CYREG_PRT2_DM2
PORT2D1__DR EQU CYREG_PRT2_DR
PORT2D1__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D1__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D1__MASK EQU 0x02
PORT2D1__PORT EQU 2
PORT2D1__PRT EQU CYREG_PRT2_PRT
PORT2D1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D1__PS EQU CYREG_PRT2_PS
PORT2D1__SHIFT EQU 1
PORT2D1__SLW EQU CYREG_PRT2_SLW

/* PORT2D2 */
PORT2D2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
PORT2D2__0__MASK EQU 0x04
PORT2D2__0__PC EQU CYREG_PRT2_PC2
PORT2D2__0__PORT EQU 2
PORT2D2__0__SHIFT EQU 2
PORT2D2__AG EQU CYREG_PRT2_AG
PORT2D2__AMUX EQU CYREG_PRT2_AMUX
PORT2D2__BIE EQU CYREG_PRT2_BIE
PORT2D2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D2__BYP EQU CYREG_PRT2_BYP
PORT2D2__CTL EQU CYREG_PRT2_CTL
PORT2D2__DM0 EQU CYREG_PRT2_DM0
PORT2D2__DM1 EQU CYREG_PRT2_DM1
PORT2D2__DM2 EQU CYREG_PRT2_DM2
PORT2D2__DR EQU CYREG_PRT2_DR
PORT2D2__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D2__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D2__MASK EQU 0x04
PORT2D2__PORT EQU 2
PORT2D2__PRT EQU CYREG_PRT2_PRT
PORT2D2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D2__PS EQU CYREG_PRT2_PS
PORT2D2__SHIFT EQU 2
PORT2D2__SLW EQU CYREG_PRT2_SLW

/* PORT2D3 */
PORT2D3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
PORT2D3__0__MASK EQU 0x08
PORT2D3__0__PC EQU CYREG_PRT2_PC3
PORT2D3__0__PORT EQU 2
PORT2D3__0__SHIFT EQU 3
PORT2D3__AG EQU CYREG_PRT2_AG
PORT2D3__AMUX EQU CYREG_PRT2_AMUX
PORT2D3__BIE EQU CYREG_PRT2_BIE
PORT2D3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D3__BYP EQU CYREG_PRT2_BYP
PORT2D3__CTL EQU CYREG_PRT2_CTL
PORT2D3__DM0 EQU CYREG_PRT2_DM0
PORT2D3__DM1 EQU CYREG_PRT2_DM1
PORT2D3__DM2 EQU CYREG_PRT2_DM2
PORT2D3__DR EQU CYREG_PRT2_DR
PORT2D3__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D3__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D3__MASK EQU 0x08
PORT2D3__PORT EQU 2
PORT2D3__PRT EQU CYREG_PRT2_PRT
PORT2D3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D3__PS EQU CYREG_PRT2_PS
PORT2D3__SHIFT EQU 3
PORT2D3__SLW EQU CYREG_PRT2_SLW

/* PORT2D4 */
PORT2D4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
PORT2D4__0__MASK EQU 0x10
PORT2D4__0__PC EQU CYREG_PRT2_PC4
PORT2D4__0__PORT EQU 2
PORT2D4__0__SHIFT EQU 4
PORT2D4__AG EQU CYREG_PRT2_AG
PORT2D4__AMUX EQU CYREG_PRT2_AMUX
PORT2D4__BIE EQU CYREG_PRT2_BIE
PORT2D4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D4__BYP EQU CYREG_PRT2_BYP
PORT2D4__CTL EQU CYREG_PRT2_CTL
PORT2D4__DM0 EQU CYREG_PRT2_DM0
PORT2D4__DM1 EQU CYREG_PRT2_DM1
PORT2D4__DM2 EQU CYREG_PRT2_DM2
PORT2D4__DR EQU CYREG_PRT2_DR
PORT2D4__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D4__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D4__MASK EQU 0x10
PORT2D4__PORT EQU 2
PORT2D4__PRT EQU CYREG_PRT2_PRT
PORT2D4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D4__PS EQU CYREG_PRT2_PS
PORT2D4__SHIFT EQU 4
PORT2D4__SLW EQU CYREG_PRT2_SLW

/* PORT2D5 */
PORT2D5__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
PORT2D5__0__MASK EQU 0x20
PORT2D5__0__PC EQU CYREG_PRT2_PC5
PORT2D5__0__PORT EQU 2
PORT2D5__0__SHIFT EQU 5
PORT2D5__AG EQU CYREG_PRT2_AG
PORT2D5__AMUX EQU CYREG_PRT2_AMUX
PORT2D5__BIE EQU CYREG_PRT2_BIE
PORT2D5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D5__BYP EQU CYREG_PRT2_BYP
PORT2D5__CTL EQU CYREG_PRT2_CTL
PORT2D5__DM0 EQU CYREG_PRT2_DM0
PORT2D5__DM1 EQU CYREG_PRT2_DM1
PORT2D5__DM2 EQU CYREG_PRT2_DM2
PORT2D5__DR EQU CYREG_PRT2_DR
PORT2D5__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D5__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D5__MASK EQU 0x20
PORT2D5__PORT EQU 2
PORT2D5__PRT EQU CYREG_PRT2_PRT
PORT2D5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D5__PS EQU CYREG_PRT2_PS
PORT2D5__SHIFT EQU 5
PORT2D5__SLW EQU CYREG_PRT2_SLW

/* PORT2D6 */
PORT2D6__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
PORT2D6__0__MASK EQU 0x80
PORT2D6__0__PC EQU CYREG_PRT2_PC7
PORT2D6__0__PORT EQU 2
PORT2D6__0__SHIFT EQU 7
PORT2D6__AG EQU CYREG_PRT2_AG
PORT2D6__AMUX EQU CYREG_PRT2_AMUX
PORT2D6__BIE EQU CYREG_PRT2_BIE
PORT2D6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D6__BYP EQU CYREG_PRT2_BYP
PORT2D6__CTL EQU CYREG_PRT2_CTL
PORT2D6__DM0 EQU CYREG_PRT2_DM0
PORT2D6__DM1 EQU CYREG_PRT2_DM1
PORT2D6__DM2 EQU CYREG_PRT2_DM2
PORT2D6__DR EQU CYREG_PRT2_DR
PORT2D6__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D6__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D6__MASK EQU 0x80
PORT2D6__PORT EQU 2
PORT2D6__PRT EQU CYREG_PRT2_PRT
PORT2D6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D6__PS EQU CYREG_PRT2_PS
PORT2D6__SHIFT EQU 7
PORT2D6__SLW EQU CYREG_PRT2_SLW

/* PORT2D7 */
PORT2D7__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
PORT2D7__0__MASK EQU 0x40
PORT2D7__0__PC EQU CYREG_PRT2_PC6
PORT2D7__0__PORT EQU 2
PORT2D7__0__SHIFT EQU 6
PORT2D7__AG EQU CYREG_PRT2_AG
PORT2D7__AMUX EQU CYREG_PRT2_AMUX
PORT2D7__BIE EQU CYREG_PRT2_BIE
PORT2D7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PORT2D7__BYP EQU CYREG_PRT2_BYP
PORT2D7__CTL EQU CYREG_PRT2_CTL
PORT2D7__DM0 EQU CYREG_PRT2_DM0
PORT2D7__DM1 EQU CYREG_PRT2_DM1
PORT2D7__DM2 EQU CYREG_PRT2_DM2
PORT2D7__DR EQU CYREG_PRT2_DR
PORT2D7__INP_DIS EQU CYREG_PRT2_INP_DIS
PORT2D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PORT2D7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PORT2D7__LCD_EN EQU CYREG_PRT2_LCD_EN
PORT2D7__MASK EQU 0x40
PORT2D7__PORT EQU 2
PORT2D7__PRT EQU CYREG_PRT2_PRT
PORT2D7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PORT2D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PORT2D7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PORT2D7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PORT2D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PORT2D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PORT2D7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PORT2D7__PS EQU CYREG_PRT2_PS
PORT2D7__SHIFT EQU 6
PORT2D7__SLW EQU CYREG_PRT2_SLW

/* PORT3D0 */
PORT3D0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
PORT3D0__0__MASK EQU 0x01
PORT3D0__0__PC EQU CYREG_PRT3_PC0
PORT3D0__0__PORT EQU 3
PORT3D0__0__SHIFT EQU 0
PORT3D0__AG EQU CYREG_PRT3_AG
PORT3D0__AMUX EQU CYREG_PRT3_AMUX
PORT3D0__BIE EQU CYREG_PRT3_BIE
PORT3D0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D0__BYP EQU CYREG_PRT3_BYP
PORT3D0__CTL EQU CYREG_PRT3_CTL
PORT3D0__DM0 EQU CYREG_PRT3_DM0
PORT3D0__DM1 EQU CYREG_PRT3_DM1
PORT3D0__DM2 EQU CYREG_PRT3_DM2
PORT3D0__DR EQU CYREG_PRT3_DR
PORT3D0__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D0__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D0__MASK EQU 0x01
PORT3D0__PORT EQU 3
PORT3D0__PRT EQU CYREG_PRT3_PRT
PORT3D0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D0__PS EQU CYREG_PRT3_PS
PORT3D0__SHIFT EQU 0
PORT3D0__SLW EQU CYREG_PRT3_SLW

/* PORT3D1 */
PORT3D1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
PORT3D1__0__MASK EQU 0x02
PORT3D1__0__PC EQU CYREG_PRT3_PC1
PORT3D1__0__PORT EQU 3
PORT3D1__0__SHIFT EQU 1
PORT3D1__AG EQU CYREG_PRT3_AG
PORT3D1__AMUX EQU CYREG_PRT3_AMUX
PORT3D1__BIE EQU CYREG_PRT3_BIE
PORT3D1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D1__BYP EQU CYREG_PRT3_BYP
PORT3D1__CTL EQU CYREG_PRT3_CTL
PORT3D1__DM0 EQU CYREG_PRT3_DM0
PORT3D1__DM1 EQU CYREG_PRT3_DM1
PORT3D1__DM2 EQU CYREG_PRT3_DM2
PORT3D1__DR EQU CYREG_PRT3_DR
PORT3D1__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D1__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D1__MASK EQU 0x02
PORT3D1__PORT EQU 3
PORT3D1__PRT EQU CYREG_PRT3_PRT
PORT3D1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D1__PS EQU CYREG_PRT3_PS
PORT3D1__SHIFT EQU 1
PORT3D1__SLW EQU CYREG_PRT3_SLW

/* PORT3D2 */
PORT3D2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
PORT3D2__0__MASK EQU 0x04
PORT3D2__0__PC EQU CYREG_PRT3_PC2
PORT3D2__0__PORT EQU 3
PORT3D2__0__SHIFT EQU 2
PORT3D2__AG EQU CYREG_PRT3_AG
PORT3D2__AMUX EQU CYREG_PRT3_AMUX
PORT3D2__BIE EQU CYREG_PRT3_BIE
PORT3D2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D2__BYP EQU CYREG_PRT3_BYP
PORT3D2__CTL EQU CYREG_PRT3_CTL
PORT3D2__DM0 EQU CYREG_PRT3_DM0
PORT3D2__DM1 EQU CYREG_PRT3_DM1
PORT3D2__DM2 EQU CYREG_PRT3_DM2
PORT3D2__DR EQU CYREG_PRT3_DR
PORT3D2__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D2__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D2__MASK EQU 0x04
PORT3D2__PORT EQU 3
PORT3D2__PRT EQU CYREG_PRT3_PRT
PORT3D2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D2__PS EQU CYREG_PRT3_PS
PORT3D2__SHIFT EQU 2
PORT3D2__SLW EQU CYREG_PRT3_SLW

/* PORT3D3 */
PORT3D3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
PORT3D3__0__MASK EQU 0x08
PORT3D3__0__PC EQU CYREG_PRT3_PC3
PORT3D3__0__PORT EQU 3
PORT3D3__0__SHIFT EQU 3
PORT3D3__AG EQU CYREG_PRT3_AG
PORT3D3__AMUX EQU CYREG_PRT3_AMUX
PORT3D3__BIE EQU CYREG_PRT3_BIE
PORT3D3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D3__BYP EQU CYREG_PRT3_BYP
PORT3D3__CTL EQU CYREG_PRT3_CTL
PORT3D3__DM0 EQU CYREG_PRT3_DM0
PORT3D3__DM1 EQU CYREG_PRT3_DM1
PORT3D3__DM2 EQU CYREG_PRT3_DM2
PORT3D3__DR EQU CYREG_PRT3_DR
PORT3D3__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D3__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D3__MASK EQU 0x08
PORT3D3__PORT EQU 3
PORT3D3__PRT EQU CYREG_PRT3_PRT
PORT3D3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D3__PS EQU CYREG_PRT3_PS
PORT3D3__SHIFT EQU 3
PORT3D3__SLW EQU CYREG_PRT3_SLW

/* PORT3D4 */
PORT3D4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
PORT3D4__0__MASK EQU 0x10
PORT3D4__0__PC EQU CYREG_PRT3_PC4
PORT3D4__0__PORT EQU 3
PORT3D4__0__SHIFT EQU 4
PORT3D4__AG EQU CYREG_PRT3_AG
PORT3D4__AMUX EQU CYREG_PRT3_AMUX
PORT3D4__BIE EQU CYREG_PRT3_BIE
PORT3D4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D4__BYP EQU CYREG_PRT3_BYP
PORT3D4__CTL EQU CYREG_PRT3_CTL
PORT3D4__DM0 EQU CYREG_PRT3_DM0
PORT3D4__DM1 EQU CYREG_PRT3_DM1
PORT3D4__DM2 EQU CYREG_PRT3_DM2
PORT3D4__DR EQU CYREG_PRT3_DR
PORT3D4__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D4__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D4__MASK EQU 0x10
PORT3D4__PORT EQU 3
PORT3D4__PRT EQU CYREG_PRT3_PRT
PORT3D4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D4__PS EQU CYREG_PRT3_PS
PORT3D4__SHIFT EQU 4
PORT3D4__SLW EQU CYREG_PRT3_SLW

/* PORT3D5 */
PORT3D5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
PORT3D5__0__MASK EQU 0x20
PORT3D5__0__PC EQU CYREG_PRT3_PC5
PORT3D5__0__PORT EQU 3
PORT3D5__0__SHIFT EQU 5
PORT3D5__AG EQU CYREG_PRT3_AG
PORT3D5__AMUX EQU CYREG_PRT3_AMUX
PORT3D5__BIE EQU CYREG_PRT3_BIE
PORT3D5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D5__BYP EQU CYREG_PRT3_BYP
PORT3D5__CTL EQU CYREG_PRT3_CTL
PORT3D5__DM0 EQU CYREG_PRT3_DM0
PORT3D5__DM1 EQU CYREG_PRT3_DM1
PORT3D5__DM2 EQU CYREG_PRT3_DM2
PORT3D5__DR EQU CYREG_PRT3_DR
PORT3D5__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D5__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D5__MASK EQU 0x20
PORT3D5__PORT EQU 3
PORT3D5__PRT EQU CYREG_PRT3_PRT
PORT3D5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D5__PS EQU CYREG_PRT3_PS
PORT3D5__SHIFT EQU 5
PORT3D5__SLW EQU CYREG_PRT3_SLW

/* PORT3D6 */
PORT3D6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
PORT3D6__0__MASK EQU 0x40
PORT3D6__0__PC EQU CYREG_PRT3_PC6
PORT3D6__0__PORT EQU 3
PORT3D6__0__SHIFT EQU 6
PORT3D6__AG EQU CYREG_PRT3_AG
PORT3D6__AMUX EQU CYREG_PRT3_AMUX
PORT3D6__BIE EQU CYREG_PRT3_BIE
PORT3D6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D6__BYP EQU CYREG_PRT3_BYP
PORT3D6__CTL EQU CYREG_PRT3_CTL
PORT3D6__DM0 EQU CYREG_PRT3_DM0
PORT3D6__DM1 EQU CYREG_PRT3_DM1
PORT3D6__DM2 EQU CYREG_PRT3_DM2
PORT3D6__DR EQU CYREG_PRT3_DR
PORT3D6__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D6__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D6__MASK EQU 0x40
PORT3D6__PORT EQU 3
PORT3D6__PRT EQU CYREG_PRT3_PRT
PORT3D6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D6__PS EQU CYREG_PRT3_PS
PORT3D6__SHIFT EQU 6
PORT3D6__SLW EQU CYREG_PRT3_SLW

/* PORT3D7 */
PORT3D7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
PORT3D7__0__MASK EQU 0x80
PORT3D7__0__PC EQU CYREG_PRT3_PC7
PORT3D7__0__PORT EQU 3
PORT3D7__0__SHIFT EQU 7
PORT3D7__AG EQU CYREG_PRT3_AG
PORT3D7__AMUX EQU CYREG_PRT3_AMUX
PORT3D7__BIE EQU CYREG_PRT3_BIE
PORT3D7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PORT3D7__BYP EQU CYREG_PRT3_BYP
PORT3D7__CTL EQU CYREG_PRT3_CTL
PORT3D7__DM0 EQU CYREG_PRT3_DM0
PORT3D7__DM1 EQU CYREG_PRT3_DM1
PORT3D7__DM2 EQU CYREG_PRT3_DM2
PORT3D7__DR EQU CYREG_PRT3_DR
PORT3D7__INP_DIS EQU CYREG_PRT3_INP_DIS
PORT3D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PORT3D7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PORT3D7__LCD_EN EQU CYREG_PRT3_LCD_EN
PORT3D7__MASK EQU 0x80
PORT3D7__PORT EQU 3
PORT3D7__PRT EQU CYREG_PRT3_PRT
PORT3D7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PORT3D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PORT3D7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PORT3D7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PORT3D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PORT3D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PORT3D7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PORT3D7__PS EQU CYREG_PRT3_PS
PORT3D7__SHIFT EQU 7
PORT3D7__SLW EQU CYREG_PRT3_SLW

/* PORT4D0 */
PORT4D0__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
PORT4D0__0__MASK EQU 0x01
PORT4D0__0__PC EQU CYREG_PRT4_PC0
PORT4D0__0__PORT EQU 4
PORT4D0__0__SHIFT EQU 0
PORT4D0__AG EQU CYREG_PRT4_AG
PORT4D0__AMUX EQU CYREG_PRT4_AMUX
PORT4D0__BIE EQU CYREG_PRT4_BIE
PORT4D0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PORT4D0__BYP EQU CYREG_PRT4_BYP
PORT4D0__CTL EQU CYREG_PRT4_CTL
PORT4D0__DM0 EQU CYREG_PRT4_DM0
PORT4D0__DM1 EQU CYREG_PRT4_DM1
PORT4D0__DM2 EQU CYREG_PRT4_DM2
PORT4D0__DR EQU CYREG_PRT4_DR
PORT4D0__INP_DIS EQU CYREG_PRT4_INP_DIS
PORT4D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PORT4D0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PORT4D0__LCD_EN EQU CYREG_PRT4_LCD_EN
PORT4D0__MASK EQU 0x01
PORT4D0__PORT EQU 4
PORT4D0__PRT EQU CYREG_PRT4_PRT
PORT4D0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PORT4D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PORT4D0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PORT4D0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PORT4D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PORT4D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PORT4D0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PORT4D0__PS EQU CYREG_PRT4_PS
PORT4D0__SHIFT EQU 0
PORT4D0__SLW EQU CYREG_PRT4_SLW

/* PORT4D1 */
PORT4D1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
PORT4D1__0__MASK EQU 0x02
PORT4D1__0__PC EQU CYREG_PRT6_PC1
PORT4D1__0__PORT EQU 6
PORT4D1__0__SHIFT EQU 1
PORT4D1__AG EQU CYREG_PRT6_AG
PORT4D1__AMUX EQU CYREG_PRT6_AMUX
PORT4D1__BIE EQU CYREG_PRT6_BIE
PORT4D1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PORT4D1__BYP EQU CYREG_PRT6_BYP
PORT4D1__CTL EQU CYREG_PRT6_CTL
PORT4D1__DM0 EQU CYREG_PRT6_DM0
PORT4D1__DM1 EQU CYREG_PRT6_DM1
PORT4D1__DM2 EQU CYREG_PRT6_DM2
PORT4D1__DR EQU CYREG_PRT6_DR
PORT4D1__INP_DIS EQU CYREG_PRT6_INP_DIS
PORT4D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PORT4D1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PORT4D1__LCD_EN EQU CYREG_PRT6_LCD_EN
PORT4D1__MASK EQU 0x02
PORT4D1__PORT EQU 6
PORT4D1__PRT EQU CYREG_PRT6_PRT
PORT4D1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PORT4D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PORT4D1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PORT4D1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PORT4D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PORT4D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PORT4D1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PORT4D1__PS EQU CYREG_PRT6_PS
PORT4D1__SHIFT EQU 1
PORT4D1__SLW EQU CYREG_PRT6_SLW

/* PORT4D2 */
PORT4D2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
PORT4D2__0__MASK EQU 0x04
PORT4D2__0__PC EQU CYREG_PRT4_PC2
PORT4D2__0__PORT EQU 4
PORT4D2__0__SHIFT EQU 2
PORT4D2__AG EQU CYREG_PRT4_AG
PORT4D2__AMUX EQU CYREG_PRT4_AMUX
PORT4D2__BIE EQU CYREG_PRT4_BIE
PORT4D2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PORT4D2__BYP EQU CYREG_PRT4_BYP
PORT4D2__CTL EQU CYREG_PRT4_CTL
PORT4D2__DM0 EQU CYREG_PRT4_DM0
PORT4D2__DM1 EQU CYREG_PRT4_DM1
PORT4D2__DM2 EQU CYREG_PRT4_DM2
PORT4D2__DR EQU CYREG_PRT4_DR
PORT4D2__INP_DIS EQU CYREG_PRT4_INP_DIS
PORT4D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PORT4D2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PORT4D2__LCD_EN EQU CYREG_PRT4_LCD_EN
PORT4D2__MASK EQU 0x04
PORT4D2__PORT EQU 4
PORT4D2__PRT EQU CYREG_PRT4_PRT
PORT4D2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PORT4D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PORT4D2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PORT4D2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PORT4D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PORT4D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PORT4D2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PORT4D2__PS EQU CYREG_PRT4_PS
PORT4D2__SHIFT EQU 2
PORT4D2__SLW EQU CYREG_PRT4_SLW

/* PORT4D3 */
PORT4D3__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
PORT4D3__0__MASK EQU 0x08
PORT4D3__0__PC EQU CYREG_PRT4_PC3
PORT4D3__0__PORT EQU 4
PORT4D3__0__SHIFT EQU 3
PORT4D3__AG EQU CYREG_PRT4_AG
PORT4D3__AMUX EQU CYREG_PRT4_AMUX
PORT4D3__BIE EQU CYREG_PRT4_BIE
PORT4D3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PORT4D3__BYP EQU CYREG_PRT4_BYP
PORT4D3__CTL EQU CYREG_PRT4_CTL
PORT4D3__DM0 EQU CYREG_PRT4_DM0
PORT4D3__DM1 EQU CYREG_PRT4_DM1
PORT4D3__DM2 EQU CYREG_PRT4_DM2
PORT4D3__DR EQU CYREG_PRT4_DR
PORT4D3__INP_DIS EQU CYREG_PRT4_INP_DIS
PORT4D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PORT4D3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PORT4D3__LCD_EN EQU CYREG_PRT4_LCD_EN
PORT4D3__MASK EQU 0x08
PORT4D3__PORT EQU 4
PORT4D3__PRT EQU CYREG_PRT4_PRT
PORT4D3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PORT4D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PORT4D3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PORT4D3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PORT4D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PORT4D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PORT4D3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PORT4D3__PS EQU CYREG_PRT4_PS
PORT4D3__SHIFT EQU 3
PORT4D3__SLW EQU CYREG_PRT4_SLW

/* PORT4D4 */
PORT4D4__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
PORT4D4__0__MASK EQU 0x10
PORT4D4__0__PC EQU CYREG_PRT4_PC4
PORT4D4__0__PORT EQU 4
PORT4D4__0__SHIFT EQU 4
PORT4D4__AG EQU CYREG_PRT4_AG
PORT4D4__AMUX EQU CYREG_PRT4_AMUX
PORT4D4__BIE EQU CYREG_PRT4_BIE
PORT4D4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PORT4D4__BYP EQU CYREG_PRT4_BYP
PORT4D4__CTL EQU CYREG_PRT4_CTL
PORT4D4__DM0 EQU CYREG_PRT4_DM0
PORT4D4__DM1 EQU CYREG_PRT4_DM1
PORT4D4__DM2 EQU CYREG_PRT4_DM2
PORT4D4__DR EQU CYREG_PRT4_DR
PORT4D4__INP_DIS EQU CYREG_PRT4_INP_DIS
PORT4D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PORT4D4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PORT4D4__LCD_EN EQU CYREG_PRT4_LCD_EN
PORT4D4__MASK EQU 0x10
PORT4D4__PORT EQU 4
PORT4D4__PRT EQU CYREG_PRT4_PRT
PORT4D4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PORT4D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PORT4D4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PORT4D4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PORT4D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PORT4D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PORT4D4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PORT4D4__PS EQU CYREG_PRT4_PS
PORT4D4__SHIFT EQU 4
PORT4D4__SLW EQU CYREG_PRT4_SLW

/* PORT4D5 */
PORT4D5__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
PORT4D5__0__MASK EQU 0x20
PORT4D5__0__PC EQU CYREG_PRT4_PC5
PORT4D5__0__PORT EQU 4
PORT4D5__0__SHIFT EQU 5
PORT4D5__AG EQU CYREG_PRT4_AG
PORT4D5__AMUX EQU CYREG_PRT4_AMUX
PORT4D5__BIE EQU CYREG_PRT4_BIE
PORT4D5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PORT4D5__BYP EQU CYREG_PRT4_BYP
PORT4D5__CTL EQU CYREG_PRT4_CTL
PORT4D5__DM0 EQU CYREG_PRT4_DM0
PORT4D5__DM1 EQU CYREG_PRT4_DM1
PORT4D5__DM2 EQU CYREG_PRT4_DM2
PORT4D5__DR EQU CYREG_PRT4_DR
PORT4D5__INP_DIS EQU CYREG_PRT4_INP_DIS
PORT4D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PORT4D5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PORT4D5__LCD_EN EQU CYREG_PRT4_LCD_EN
PORT4D5__MASK EQU 0x20
PORT4D5__PORT EQU 4
PORT4D5__PRT EQU CYREG_PRT4_PRT
PORT4D5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PORT4D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PORT4D5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PORT4D5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PORT4D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PORT4D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PORT4D5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PORT4D5__PS EQU CYREG_PRT4_PS
PORT4D5__SHIFT EQU 5
PORT4D5__SLW EQU CYREG_PRT4_SLW

/* PORT5D0 */
PORT5D0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
PORT5D0__0__MASK EQU 0x01
PORT5D0__0__PC EQU CYREG_PRT5_PC0
PORT5D0__0__PORT EQU 5
PORT5D0__0__SHIFT EQU 0
PORT5D0__AG EQU CYREG_PRT5_AG
PORT5D0__AMUX EQU CYREG_PRT5_AMUX
PORT5D0__BIE EQU CYREG_PRT5_BIE
PORT5D0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PORT5D0__BYP EQU CYREG_PRT5_BYP
PORT5D0__CTL EQU CYREG_PRT5_CTL
PORT5D0__DM0 EQU CYREG_PRT5_DM0
PORT5D0__DM1 EQU CYREG_PRT5_DM1
PORT5D0__DM2 EQU CYREG_PRT5_DM2
PORT5D0__DR EQU CYREG_PRT5_DR
PORT5D0__INP_DIS EQU CYREG_PRT5_INP_DIS
PORT5D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PORT5D0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PORT5D0__LCD_EN EQU CYREG_PRT5_LCD_EN
PORT5D0__MASK EQU 0x01
PORT5D0__PORT EQU 5
PORT5D0__PRT EQU CYREG_PRT5_PRT
PORT5D0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PORT5D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PORT5D0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PORT5D0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PORT5D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PORT5D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PORT5D0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PORT5D0__PS EQU CYREG_PRT5_PS
PORT5D0__SHIFT EQU 0
PORT5D0__SLW EQU CYREG_PRT5_SLW

/* PORT5D1 */
PORT5D1__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
PORT5D1__0__MASK EQU 0x10
PORT5D1__0__PC EQU CYREG_PRT5_PC4
PORT5D1__0__PORT EQU 5
PORT5D1__0__SHIFT EQU 4
PORT5D1__AG EQU CYREG_PRT5_AG
PORT5D1__AMUX EQU CYREG_PRT5_AMUX
PORT5D1__BIE EQU CYREG_PRT5_BIE
PORT5D1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PORT5D1__BYP EQU CYREG_PRT5_BYP
PORT5D1__CTL EQU CYREG_PRT5_CTL
PORT5D1__DM0 EQU CYREG_PRT5_DM0
PORT5D1__DM1 EQU CYREG_PRT5_DM1
PORT5D1__DM2 EQU CYREG_PRT5_DM2
PORT5D1__DR EQU CYREG_PRT5_DR
PORT5D1__INP_DIS EQU CYREG_PRT5_INP_DIS
PORT5D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PORT5D1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PORT5D1__LCD_EN EQU CYREG_PRT5_LCD_EN
PORT5D1__MASK EQU 0x10
PORT5D1__PORT EQU 5
PORT5D1__PRT EQU CYREG_PRT5_PRT
PORT5D1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PORT5D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PORT5D1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PORT5D1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PORT5D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PORT5D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PORT5D1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PORT5D1__PS EQU CYREG_PRT5_PS
PORT5D1__SHIFT EQU 4
PORT5D1__SLW EQU CYREG_PRT5_SLW

/* PORT5D2 */
PORT5D2__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
PORT5D2__0__MASK EQU 0x20
PORT5D2__0__PC EQU CYREG_PRT5_PC5
PORT5D2__0__PORT EQU 5
PORT5D2__0__SHIFT EQU 5
PORT5D2__AG EQU CYREG_PRT5_AG
PORT5D2__AMUX EQU CYREG_PRT5_AMUX
PORT5D2__BIE EQU CYREG_PRT5_BIE
PORT5D2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PORT5D2__BYP EQU CYREG_PRT5_BYP
PORT5D2__CTL EQU CYREG_PRT5_CTL
PORT5D2__DM0 EQU CYREG_PRT5_DM0
PORT5D2__DM1 EQU CYREG_PRT5_DM1
PORT5D2__DM2 EQU CYREG_PRT5_DM2
PORT5D2__DR EQU CYREG_PRT5_DR
PORT5D2__INP_DIS EQU CYREG_PRT5_INP_DIS
PORT5D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PORT5D2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PORT5D2__LCD_EN EQU CYREG_PRT5_LCD_EN
PORT5D2__MASK EQU 0x20
PORT5D2__PORT EQU 5
PORT5D2__PRT EQU CYREG_PRT5_PRT
PORT5D2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PORT5D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PORT5D2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PORT5D2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PORT5D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PORT5D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PORT5D2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PORT5D2__PS EQU CYREG_PRT5_PS
PORT5D2__SHIFT EQU 5
PORT5D2__SLW EQU CYREG_PRT5_SLW

/* PORT5D3 */
PORT5D3__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
PORT5D3__0__MASK EQU 0x40
PORT5D3__0__PC EQU CYREG_PRT5_PC6
PORT5D3__0__PORT EQU 5
PORT5D3__0__SHIFT EQU 6
PORT5D3__AG EQU CYREG_PRT5_AG
PORT5D3__AMUX EQU CYREG_PRT5_AMUX
PORT5D3__BIE EQU CYREG_PRT5_BIE
PORT5D3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PORT5D3__BYP EQU CYREG_PRT5_BYP
PORT5D3__CTL EQU CYREG_PRT5_CTL
PORT5D3__DM0 EQU CYREG_PRT5_DM0
PORT5D3__DM1 EQU CYREG_PRT5_DM1
PORT5D3__DM2 EQU CYREG_PRT5_DM2
PORT5D3__DR EQU CYREG_PRT5_DR
PORT5D3__INP_DIS EQU CYREG_PRT5_INP_DIS
PORT5D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PORT5D3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PORT5D3__LCD_EN EQU CYREG_PRT5_LCD_EN
PORT5D3__MASK EQU 0x40
PORT5D3__PORT EQU 5
PORT5D3__PRT EQU CYREG_PRT5_PRT
PORT5D3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PORT5D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PORT5D3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PORT5D3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PORT5D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PORT5D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PORT5D3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PORT5D3__PS EQU CYREG_PRT5_PS
PORT5D3__SHIFT EQU 6
PORT5D3__SLW EQU CYREG_PRT5_SLW

/* PORT5D4 */
PORT5D4__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
PORT5D4__0__MASK EQU 0x80
PORT5D4__0__PC EQU CYREG_PRT5_PC7
PORT5D4__0__PORT EQU 5
PORT5D4__0__SHIFT EQU 7
PORT5D4__AG EQU CYREG_PRT5_AG
PORT5D4__AMUX EQU CYREG_PRT5_AMUX
PORT5D4__BIE EQU CYREG_PRT5_BIE
PORT5D4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PORT5D4__BYP EQU CYREG_PRT5_BYP
PORT5D4__CTL EQU CYREG_PRT5_CTL
PORT5D4__DM0 EQU CYREG_PRT5_DM0
PORT5D4__DM1 EQU CYREG_PRT5_DM1
PORT5D4__DM2 EQU CYREG_PRT5_DM2
PORT5D4__DR EQU CYREG_PRT5_DR
PORT5D4__INP_DIS EQU CYREG_PRT5_INP_DIS
PORT5D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PORT5D4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PORT5D4__LCD_EN EQU CYREG_PRT5_LCD_EN
PORT5D4__MASK EQU 0x80
PORT5D4__PORT EQU 5
PORT5D4__PRT EQU CYREG_PRT5_PRT
PORT5D4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PORT5D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PORT5D4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PORT5D4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PORT5D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PORT5D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PORT5D4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PORT5D4__PS EQU CYREG_PRT5_PS
PORT5D4__SHIFT EQU 7
PORT5D4__SLW EQU CYREG_PRT5_SLW

/* PORT6D0 */
PORT6D0__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
PORT6D0__0__MASK EQU 0x10
PORT6D0__0__PC EQU CYREG_PRT6_PC4
PORT6D0__0__PORT EQU 6
PORT6D0__0__SHIFT EQU 4
PORT6D0__AG EQU CYREG_PRT6_AG
PORT6D0__AMUX EQU CYREG_PRT6_AMUX
PORT6D0__BIE EQU CYREG_PRT6_BIE
PORT6D0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PORT6D0__BYP EQU CYREG_PRT6_BYP
PORT6D0__CTL EQU CYREG_PRT6_CTL
PORT6D0__DM0 EQU CYREG_PRT6_DM0
PORT6D0__DM1 EQU CYREG_PRT6_DM1
PORT6D0__DM2 EQU CYREG_PRT6_DM2
PORT6D0__DR EQU CYREG_PRT6_DR
PORT6D0__INP_DIS EQU CYREG_PRT6_INP_DIS
PORT6D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PORT6D0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PORT6D0__LCD_EN EQU CYREG_PRT6_LCD_EN
PORT6D0__MASK EQU 0x10
PORT6D0__PORT EQU 6
PORT6D0__PRT EQU CYREG_PRT6_PRT
PORT6D0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PORT6D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PORT6D0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PORT6D0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PORT6D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PORT6D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PORT6D0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PORT6D0__PS EQU CYREG_PRT6_PS
PORT6D0__SHIFT EQU 4
PORT6D0__SLW EQU CYREG_PRT6_SLW

/* PORT6D1 */
PORT6D1__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
PORT6D1__0__MASK EQU 0x20
PORT6D1__0__PC EQU CYREG_PRT6_PC5
PORT6D1__0__PORT EQU 6
PORT6D1__0__SHIFT EQU 5
PORT6D1__AG EQU CYREG_PRT6_AG
PORT6D1__AMUX EQU CYREG_PRT6_AMUX
PORT6D1__BIE EQU CYREG_PRT6_BIE
PORT6D1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PORT6D1__BYP EQU CYREG_PRT6_BYP
PORT6D1__CTL EQU CYREG_PRT6_CTL
PORT6D1__DM0 EQU CYREG_PRT6_DM0
PORT6D1__DM1 EQU CYREG_PRT6_DM1
PORT6D1__DM2 EQU CYREG_PRT6_DM2
PORT6D1__DR EQU CYREG_PRT6_DR
PORT6D1__INP_DIS EQU CYREG_PRT6_INP_DIS
PORT6D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PORT6D1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PORT6D1__LCD_EN EQU CYREG_PRT6_LCD_EN
PORT6D1__MASK EQU 0x20
PORT6D1__PORT EQU 6
PORT6D1__PRT EQU CYREG_PRT6_PRT
PORT6D1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PORT6D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PORT6D1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PORT6D1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PORT6D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PORT6D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PORT6D1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PORT6D1__PS EQU CYREG_PRT6_PS
PORT6D1__SHIFT EQU 5
PORT6D1__SLW EQU CYREG_PRT6_SLW

/* PORT6D2 */
PORT6D2__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
PORT6D2__0__MASK EQU 0x40
PORT6D2__0__PC EQU CYREG_PRT6_PC6
PORT6D2__0__PORT EQU 6
PORT6D2__0__SHIFT EQU 6
PORT6D2__AG EQU CYREG_PRT6_AG
PORT6D2__AMUX EQU CYREG_PRT6_AMUX
PORT6D2__BIE EQU CYREG_PRT6_BIE
PORT6D2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PORT6D2__BYP EQU CYREG_PRT6_BYP
PORT6D2__CTL EQU CYREG_PRT6_CTL
PORT6D2__DM0 EQU CYREG_PRT6_DM0
PORT6D2__DM1 EQU CYREG_PRT6_DM1
PORT6D2__DM2 EQU CYREG_PRT6_DM2
PORT6D2__DR EQU CYREG_PRT6_DR
PORT6D2__INP_DIS EQU CYREG_PRT6_INP_DIS
PORT6D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PORT6D2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PORT6D2__LCD_EN EQU CYREG_PRT6_LCD_EN
PORT6D2__MASK EQU 0x40
PORT6D2__PORT EQU 6
PORT6D2__PRT EQU CYREG_PRT6_PRT
PORT6D2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PORT6D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PORT6D2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PORT6D2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PORT6D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PORT6D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PORT6D2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PORT6D2__PS EQU CYREG_PRT6_PS
PORT6D2__SHIFT EQU 6
PORT6D2__SLW EQU CYREG_PRT6_SLW

/* PORT6D3 */
PORT6D3__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
PORT6D3__0__MASK EQU 0x80
PORT6D3__0__PC EQU CYREG_PRT6_PC7
PORT6D3__0__PORT EQU 6
PORT6D3__0__SHIFT EQU 7
PORT6D3__AG EQU CYREG_PRT6_AG
PORT6D3__AMUX EQU CYREG_PRT6_AMUX
PORT6D3__BIE EQU CYREG_PRT6_BIE
PORT6D3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PORT6D3__BYP EQU CYREG_PRT6_BYP
PORT6D3__CTL EQU CYREG_PRT6_CTL
PORT6D3__DM0 EQU CYREG_PRT6_DM0
PORT6D3__DM1 EQU CYREG_PRT6_DM1
PORT6D3__DM2 EQU CYREG_PRT6_DM2
PORT6D3__DR EQU CYREG_PRT6_DR
PORT6D3__INP_DIS EQU CYREG_PRT6_INP_DIS
PORT6D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PORT6D3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PORT6D3__LCD_EN EQU CYREG_PRT6_LCD_EN
PORT6D3__MASK EQU 0x80
PORT6D3__PORT EQU 6
PORT6D3__PRT EQU CYREG_PRT6_PRT
PORT6D3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PORT6D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PORT6D3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PORT6D3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PORT6D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PORT6D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PORT6D3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PORT6D3__PS EQU CYREG_PRT6_PS
PORT6D3__SHIFT EQU 7
PORT6D3__SLW EQU CYREG_PRT6_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* PORT12D0 */
PORT12D0__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
PORT12D0__0__MASK EQU 0x01
PORT12D0__0__PC EQU CYREG_PRT12_PC0
PORT12D0__0__PORT EQU 12
PORT12D0__0__SHIFT EQU 0
PORT12D0__AG EQU CYREG_PRT12_AG
PORT12D0__BIE EQU CYREG_PRT12_BIE
PORT12D0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D0__BYP EQU CYREG_PRT12_BYP
PORT12D0__DM0 EQU CYREG_PRT12_DM0
PORT12D0__DM1 EQU CYREG_PRT12_DM1
PORT12D0__DM2 EQU CYREG_PRT12_DM2
PORT12D0__DR EQU CYREG_PRT12_DR
PORT12D0__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D0__MASK EQU 0x01
PORT12D0__PORT EQU 12
PORT12D0__PRT EQU CYREG_PRT12_PRT
PORT12D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D0__PS EQU CYREG_PRT12_PS
PORT12D0__SHIFT EQU 0
PORT12D0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D0__SLW EQU CYREG_PRT12_SLW

/* PORT12D1 */
PORT12D1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
PORT12D1__0__MASK EQU 0x02
PORT12D1__0__PC EQU CYREG_PRT12_PC1
PORT12D1__0__PORT EQU 12
PORT12D1__0__SHIFT EQU 1
PORT12D1__AG EQU CYREG_PRT12_AG
PORT12D1__BIE EQU CYREG_PRT12_BIE
PORT12D1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D1__BYP EQU CYREG_PRT12_BYP
PORT12D1__DM0 EQU CYREG_PRT12_DM0
PORT12D1__DM1 EQU CYREG_PRT12_DM1
PORT12D1__DM2 EQU CYREG_PRT12_DM2
PORT12D1__DR EQU CYREG_PRT12_DR
PORT12D1__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D1__MASK EQU 0x02
PORT12D1__PORT EQU 12
PORT12D1__PRT EQU CYREG_PRT12_PRT
PORT12D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D1__PS EQU CYREG_PRT12_PS
PORT12D1__SHIFT EQU 1
PORT12D1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D1__SLW EQU CYREG_PRT12_SLW

/* PORT12D2 */
PORT12D2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
PORT12D2__0__MASK EQU 0x04
PORT12D2__0__PC EQU CYREG_PRT12_PC2
PORT12D2__0__PORT EQU 12
PORT12D2__0__SHIFT EQU 2
PORT12D2__AG EQU CYREG_PRT12_AG
PORT12D2__BIE EQU CYREG_PRT12_BIE
PORT12D2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D2__BYP EQU CYREG_PRT12_BYP
PORT12D2__DM0 EQU CYREG_PRT12_DM0
PORT12D2__DM1 EQU CYREG_PRT12_DM1
PORT12D2__DM2 EQU CYREG_PRT12_DM2
PORT12D2__DR EQU CYREG_PRT12_DR
PORT12D2__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D2__MASK EQU 0x04
PORT12D2__PORT EQU 12
PORT12D2__PRT EQU CYREG_PRT12_PRT
PORT12D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D2__PS EQU CYREG_PRT12_PS
PORT12D2__SHIFT EQU 2
PORT12D2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D2__SLW EQU CYREG_PRT12_SLW

/* PORT12D3 */
PORT12D3__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
PORT12D3__0__MASK EQU 0x08
PORT12D3__0__PC EQU CYREG_PRT12_PC3
PORT12D3__0__PORT EQU 12
PORT12D3__0__SHIFT EQU 3
PORT12D3__AG EQU CYREG_PRT12_AG
PORT12D3__BIE EQU CYREG_PRT12_BIE
PORT12D3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D3__BYP EQU CYREG_PRT12_BYP
PORT12D3__DM0 EQU CYREG_PRT12_DM0
PORT12D3__DM1 EQU CYREG_PRT12_DM1
PORT12D3__DM2 EQU CYREG_PRT12_DM2
PORT12D3__DR EQU CYREG_PRT12_DR
PORT12D3__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D3__MASK EQU 0x08
PORT12D3__PORT EQU 12
PORT12D3__PRT EQU CYREG_PRT12_PRT
PORT12D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D3__PS EQU CYREG_PRT12_PS
PORT12D3__SHIFT EQU 3
PORT12D3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D3__SLW EQU CYREG_PRT12_SLW

/* PORT12D4 */
PORT12D4__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
PORT12D4__0__MASK EQU 0x40
PORT12D4__0__PC EQU CYREG_PRT12_PC6
PORT12D4__0__PORT EQU 12
PORT12D4__0__SHIFT EQU 6
PORT12D4__AG EQU CYREG_PRT12_AG
PORT12D4__BIE EQU CYREG_PRT12_BIE
PORT12D4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D4__BYP EQU CYREG_PRT12_BYP
PORT12D4__DM0 EQU CYREG_PRT12_DM0
PORT12D4__DM1 EQU CYREG_PRT12_DM1
PORT12D4__DM2 EQU CYREG_PRT12_DM2
PORT12D4__DR EQU CYREG_PRT12_DR
PORT12D4__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D4__MASK EQU 0x40
PORT12D4__PORT EQU 12
PORT12D4__PRT EQU CYREG_PRT12_PRT
PORT12D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D4__PS EQU CYREG_PRT12_PS
PORT12D4__SHIFT EQU 6
PORT12D4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D4__SLW EQU CYREG_PRT12_SLW

/* PORT12D5 */
PORT12D5__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
PORT12D5__0__MASK EQU 0x80
PORT12D5__0__PC EQU CYREG_PRT12_PC7
PORT12D5__0__PORT EQU 12
PORT12D5__0__SHIFT EQU 7
PORT12D5__AG EQU CYREG_PRT12_AG
PORT12D5__BIE EQU CYREG_PRT12_BIE
PORT12D5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PORT12D5__BYP EQU CYREG_PRT12_BYP
PORT12D5__DM0 EQU CYREG_PRT12_DM0
PORT12D5__DM1 EQU CYREG_PRT12_DM1
PORT12D5__DM2 EQU CYREG_PRT12_DM2
PORT12D5__DR EQU CYREG_PRT12_DR
PORT12D5__INP_DIS EQU CYREG_PRT12_INP_DIS
PORT12D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PORT12D5__MASK EQU 0x80
PORT12D5__PORT EQU 12
PORT12D5__PRT EQU CYREG_PRT12_PRT
PORT12D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PORT12D5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PORT12D5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PORT12D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PORT12D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PORT12D5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PORT12D5__PS EQU CYREG_PRT12_PS
PORT12D5__SHIFT EQU 7
PORT12D5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PORT12D5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PORT12D5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PORT12D5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PORT12D5__SLW EQU CYREG_PRT12_SLW

/* PORT15D0 */
PORT15D0__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
PORT15D0__0__MASK EQU 0x01
PORT15D0__0__PC EQU CYREG_IO_PC_PRT15_PC0
PORT15D0__0__PORT EQU 15
PORT15D0__0__SHIFT EQU 0
PORT15D0__AG EQU CYREG_PRT15_AG
PORT15D0__AMUX EQU CYREG_PRT15_AMUX
PORT15D0__BIE EQU CYREG_PRT15_BIE
PORT15D0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PORT15D0__BYP EQU CYREG_PRT15_BYP
PORT15D0__CTL EQU CYREG_PRT15_CTL
PORT15D0__DM0 EQU CYREG_PRT15_DM0
PORT15D0__DM1 EQU CYREG_PRT15_DM1
PORT15D0__DM2 EQU CYREG_PRT15_DM2
PORT15D0__DR EQU CYREG_PRT15_DR
PORT15D0__INP_DIS EQU CYREG_PRT15_INP_DIS
PORT15D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PORT15D0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PORT15D0__LCD_EN EQU CYREG_PRT15_LCD_EN
PORT15D0__MASK EQU 0x01
PORT15D0__PORT EQU 15
PORT15D0__PRT EQU CYREG_PRT15_PRT
PORT15D0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PORT15D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PORT15D0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PORT15D0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PORT15D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PORT15D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PORT15D0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PORT15D0__PS EQU CYREG_PRT15_PS
PORT15D0__SHIFT EQU 0
PORT15D0__SLW EQU CYREG_PRT15_SLW

/* PORT15D1 */
PORT15D1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
PORT15D1__0__MASK EQU 0x02
PORT15D1__0__PC EQU CYREG_IO_PC_PRT15_PC1
PORT15D1__0__PORT EQU 15
PORT15D1__0__SHIFT EQU 1
PORT15D1__AG EQU CYREG_PRT15_AG
PORT15D1__AMUX EQU CYREG_PRT15_AMUX
PORT15D1__BIE EQU CYREG_PRT15_BIE
PORT15D1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PORT15D1__BYP EQU CYREG_PRT15_BYP
PORT15D1__CTL EQU CYREG_PRT15_CTL
PORT15D1__DM0 EQU CYREG_PRT15_DM0
PORT15D1__DM1 EQU CYREG_PRT15_DM1
PORT15D1__DM2 EQU CYREG_PRT15_DM2
PORT15D1__DR EQU CYREG_PRT15_DR
PORT15D1__INP_DIS EQU CYREG_PRT15_INP_DIS
PORT15D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PORT15D1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PORT15D1__LCD_EN EQU CYREG_PRT15_LCD_EN
PORT15D1__MASK EQU 0x02
PORT15D1__PORT EQU 15
PORT15D1__PRT EQU CYREG_PRT15_PRT
PORT15D1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PORT15D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PORT15D1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PORT15D1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PORT15D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PORT15D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PORT15D1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PORT15D1__PS EQU CYREG_PRT15_PS
PORT15D1__SHIFT EQU 1
PORT15D1__SLW EQU CYREG_PRT15_SLW

/* PORT15D2 */
PORT15D2__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
PORT15D2__0__MASK EQU 0x04
PORT15D2__0__PC EQU CYREG_IO_PC_PRT15_PC2
PORT15D2__0__PORT EQU 15
PORT15D2__0__SHIFT EQU 2
PORT15D2__AG EQU CYREG_PRT15_AG
PORT15D2__AMUX EQU CYREG_PRT15_AMUX
PORT15D2__BIE EQU CYREG_PRT15_BIE
PORT15D2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PORT15D2__BYP EQU CYREG_PRT15_BYP
PORT15D2__CTL EQU CYREG_PRT15_CTL
PORT15D2__DM0 EQU CYREG_PRT15_DM0
PORT15D2__DM1 EQU CYREG_PRT15_DM1
PORT15D2__DM2 EQU CYREG_PRT15_DM2
PORT15D2__DR EQU CYREG_PRT15_DR
PORT15D2__INP_DIS EQU CYREG_PRT15_INP_DIS
PORT15D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PORT15D2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PORT15D2__LCD_EN EQU CYREG_PRT15_LCD_EN
PORT15D2__MASK EQU 0x04
PORT15D2__PORT EQU 15
PORT15D2__PRT EQU CYREG_PRT15_PRT
PORT15D2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PORT15D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PORT15D2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PORT15D2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PORT15D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PORT15D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PORT15D2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PORT15D2__PS EQU CYREG_PRT15_PS
PORT15D2__SHIFT EQU 2
PORT15D2__SLW EQU CYREG_PRT15_SLW

/* PORT15D3 */
PORT15D3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
PORT15D3__0__MASK EQU 0x08
PORT15D3__0__PC EQU CYREG_IO_PC_PRT15_PC3
PORT15D3__0__PORT EQU 15
PORT15D3__0__SHIFT EQU 3
PORT15D3__AG EQU CYREG_PRT15_AG
PORT15D3__AMUX EQU CYREG_PRT15_AMUX
PORT15D3__BIE EQU CYREG_PRT15_BIE
PORT15D3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PORT15D3__BYP EQU CYREG_PRT15_BYP
PORT15D3__CTL EQU CYREG_PRT15_CTL
PORT15D3__DM0 EQU CYREG_PRT15_DM0
PORT15D3__DM1 EQU CYREG_PRT15_DM1
PORT15D3__DM2 EQU CYREG_PRT15_DM2
PORT15D3__DR EQU CYREG_PRT15_DR
PORT15D3__INP_DIS EQU CYREG_PRT15_INP_DIS
PORT15D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PORT15D3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PORT15D3__LCD_EN EQU CYREG_PRT15_LCD_EN
PORT15D3__MASK EQU 0x08
PORT15D3__PORT EQU 15
PORT15D3__PRT EQU CYREG_PRT15_PRT
PORT15D3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PORT15D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PORT15D3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PORT15D3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PORT15D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PORT15D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PORT15D3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PORT15D3__PS EQU CYREG_PRT15_PS
PORT15D3__SHIFT EQU 3
PORT15D3__SLW EQU CYREG_PRT15_SLW

/* I2C_EEPROM */
I2C_EEPROM_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_EEPROM_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_EEPROM_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_EEPROM_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_EEPROM_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_EEPROM_I2C_FF__D EQU CYREG_I2C_D
I2C_EEPROM_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_EEPROM_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_EEPROM_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_EEPROM_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_EEPROM_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_EEPROM_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_EEPROM_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_EEPROM_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_EEPROM_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_EEPROM_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_EEPROM_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_EEPROM_I2C_IRQ__INTC_NUMBER EQU 15
I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DataIn_Port0 */
DataIn_Port0_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port0_sts_sts_reg__0__POS EQU 0
DataIn_Port0_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port0_sts_sts_reg__1__POS EQU 1
DataIn_Port0_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
DataIn_Port0_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
DataIn_Port0_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port0_sts_sts_reg__2__POS EQU 2
DataIn_Port0_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port0_sts_sts_reg__3__POS EQU 3
DataIn_Port0_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port0_sts_sts_reg__4__POS EQU 4
DataIn_Port0_sts_sts_reg__5__MASK EQU 0x20
DataIn_Port0_sts_sts_reg__5__POS EQU 5
DataIn_Port0_sts_sts_reg__6__MASK EQU 0x40
DataIn_Port0_sts_sts_reg__6__POS EQU 6
DataIn_Port0_sts_sts_reg__7__MASK EQU 0x80
DataIn_Port0_sts_sts_reg__7__POS EQU 7
DataIn_Port0_sts_sts_reg__MASK EQU 0xFF
DataIn_Port0_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
DataIn_Port0_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DataIn_Port0_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DataIn_Port0_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
DataIn_Port0_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
DataIn_Port0_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
DataIn_Port0_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* DataIn_Port1 */
DataIn_Port1_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port1_sts_sts_reg__0__POS EQU 0
DataIn_Port1_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port1_sts_sts_reg__1__POS EQU 1
DataIn_Port1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DataIn_Port1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
DataIn_Port1_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port1_sts_sts_reg__2__POS EQU 2
DataIn_Port1_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port1_sts_sts_reg__3__POS EQU 3
DataIn_Port1_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port1_sts_sts_reg__4__POS EQU 4
DataIn_Port1_sts_sts_reg__MASK EQU 0x1F
DataIn_Port1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
DataIn_Port1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DataIn_Port1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DataIn_Port1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DataIn_Port1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
DataIn_Port1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
DataIn_Port1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* DataIn_Port2 */
DataIn_Port2_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port2_sts_sts_reg__0__POS EQU 0
DataIn_Port2_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port2_sts_sts_reg__1__POS EQU 1
DataIn_Port2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
DataIn_Port2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
DataIn_Port2_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port2_sts_sts_reg__2__POS EQU 2
DataIn_Port2_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port2_sts_sts_reg__3__POS EQU 3
DataIn_Port2_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port2_sts_sts_reg__4__POS EQU 4
DataIn_Port2_sts_sts_reg__5__MASK EQU 0x20
DataIn_Port2_sts_sts_reg__5__POS EQU 5
DataIn_Port2_sts_sts_reg__6__MASK EQU 0x40
DataIn_Port2_sts_sts_reg__6__POS EQU 6
DataIn_Port2_sts_sts_reg__7__MASK EQU 0x80
DataIn_Port2_sts_sts_reg__7__POS EQU 7
DataIn_Port2_sts_sts_reg__MASK EQU 0xFF
DataIn_Port2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
DataIn_Port2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
DataIn_Port2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
DataIn_Port2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
DataIn_Port2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
DataIn_Port2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
DataIn_Port2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* DataIn_Port3 */
DataIn_Port3_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port3_sts_sts_reg__0__POS EQU 0
DataIn_Port3_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port3_sts_sts_reg__1__POS EQU 1
DataIn_Port3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
DataIn_Port3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
DataIn_Port3_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port3_sts_sts_reg__2__POS EQU 2
DataIn_Port3_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port3_sts_sts_reg__3__POS EQU 3
DataIn_Port3_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port3_sts_sts_reg__4__POS EQU 4
DataIn_Port3_sts_sts_reg__5__MASK EQU 0x20
DataIn_Port3_sts_sts_reg__5__POS EQU 5
DataIn_Port3_sts_sts_reg__6__MASK EQU 0x40
DataIn_Port3_sts_sts_reg__6__POS EQU 6
DataIn_Port3_sts_sts_reg__7__MASK EQU 0x80
DataIn_Port3_sts_sts_reg__7__POS EQU 7
DataIn_Port3_sts_sts_reg__MASK EQU 0xFF
DataIn_Port3_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
DataIn_Port3_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
DataIn_Port3_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
DataIn_Port3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
DataIn_Port3_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
DataIn_Port3_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
DataIn_Port3_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* DataIn_Port4 */
DataIn_Port4_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port4_sts_sts_reg__0__POS EQU 0
DataIn_Port4_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port4_sts_sts_reg__1__POS EQU 1
DataIn_Port4_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DataIn_Port4_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
DataIn_Port4_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port4_sts_sts_reg__2__POS EQU 2
DataIn_Port4_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port4_sts_sts_reg__3__POS EQU 3
DataIn_Port4_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port4_sts_sts_reg__4__POS EQU 4
DataIn_Port4_sts_sts_reg__5__MASK EQU 0x20
DataIn_Port4_sts_sts_reg__5__POS EQU 5
DataIn_Port4_sts_sts_reg__MASK EQU 0x3F
DataIn_Port4_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
DataIn_Port4_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DataIn_Port4_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DataIn_Port4_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DataIn_Port4_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
DataIn_Port4_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
DataIn_Port4_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* DataIn_Port5 */
DataIn_Port5_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port5_sts_sts_reg__0__POS EQU 0
DataIn_Port5_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port5_sts_sts_reg__1__POS EQU 1
DataIn_Port5_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DataIn_Port5_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
DataIn_Port5_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port5_sts_sts_reg__2__POS EQU 2
DataIn_Port5_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port5_sts_sts_reg__3__POS EQU 3
DataIn_Port5_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port5_sts_sts_reg__4__POS EQU 4
DataIn_Port5_sts_sts_reg__MASK EQU 0x1F
DataIn_Port5_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
DataIn_Port5_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DataIn_Port5_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DataIn_Port5_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DataIn_Port5_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
DataIn_Port5_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
DataIn_Port5_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* DataIn_Port6 */
DataIn_Port6_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port6_sts_sts_reg__0__POS EQU 0
DataIn_Port6_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port6_sts_sts_reg__1__POS EQU 1
DataIn_Port6_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DataIn_Port6_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
DataIn_Port6_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port6_sts_sts_reg__2__POS EQU 2
DataIn_Port6_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port6_sts_sts_reg__3__POS EQU 3
DataIn_Port6_sts_sts_reg__MASK EQU 0x0F
DataIn_Port6_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
DataIn_Port6_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DataIn_Port6_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* DataIn_Port12 */
DataIn_Port12_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port12_sts_sts_reg__0__POS EQU 0
DataIn_Port12_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port12_sts_sts_reg__1__POS EQU 1
DataIn_Port12_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DataIn_Port12_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
DataIn_Port12_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port12_sts_sts_reg__2__POS EQU 2
DataIn_Port12_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port12_sts_sts_reg__3__POS EQU 3
DataIn_Port12_sts_sts_reg__4__MASK EQU 0x10
DataIn_Port12_sts_sts_reg__4__POS EQU 4
DataIn_Port12_sts_sts_reg__5__MASK EQU 0x20
DataIn_Port12_sts_sts_reg__5__POS EQU 5
DataIn_Port12_sts_sts_reg__MASK EQU 0x3F
DataIn_Port12_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
DataIn_Port12_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DataIn_Port12_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* DataIn_Port15 */
DataIn_Port15_sts_sts_reg__0__MASK EQU 0x01
DataIn_Port15_sts_sts_reg__0__POS EQU 0
DataIn_Port15_sts_sts_reg__1__MASK EQU 0x02
DataIn_Port15_sts_sts_reg__1__POS EQU 1
DataIn_Port15_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
DataIn_Port15_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
DataIn_Port15_sts_sts_reg__2__MASK EQU 0x04
DataIn_Port15_sts_sts_reg__2__POS EQU 2
DataIn_Port15_sts_sts_reg__3__MASK EQU 0x08
DataIn_Port15_sts_sts_reg__3__POS EQU 3
DataIn_Port15_sts_sts_reg__MASK EQU 0x0F
DataIn_Port15_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
DataIn_Port15_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DataIn_Port15_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DataIn_Port15_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
DataIn_Port15_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
DataIn_Port15_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
DataIn_Port15_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* DataOut_Port0 */
DataOut_Port0_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port0_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port0_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port0_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
DataOut_Port0_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port0_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port0_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port0_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port0_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port0_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port0_Sync_ctrl_reg__5__MASK EQU 0x20
DataOut_Port0_Sync_ctrl_reg__5__POS EQU 5
DataOut_Port0_Sync_ctrl_reg__6__MASK EQU 0x40
DataOut_Port0_Sync_ctrl_reg__6__POS EQU 6
DataOut_Port0_Sync_ctrl_reg__7__MASK EQU 0x80
DataOut_Port0_Sync_ctrl_reg__7__POS EQU 7
DataOut_Port0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
DataOut_Port0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
DataOut_Port0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
DataOut_Port0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
DataOut_Port0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
DataOut_Port0_Sync_ctrl_reg__MASK EQU 0xFF
DataOut_Port0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DataOut_Port0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DataOut_Port0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* DataOut_Port1 */
DataOut_Port1_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port1_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port1_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port1_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DataOut_Port1_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port1_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port1_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port1_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port1_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port1_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DataOut_Port1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
DataOut_Port1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DataOut_Port1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
DataOut_Port1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DataOut_Port1_Sync_ctrl_reg__MASK EQU 0x1F
DataOut_Port1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DataOut_Port1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DataOut_Port1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* DataOut_Port2 */
DataOut_Port2_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port2_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port2_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port2_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
DataOut_Port2_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port2_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port2_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port2_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port2_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port2_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port2_Sync_ctrl_reg__5__MASK EQU 0x20
DataOut_Port2_Sync_ctrl_reg__5__POS EQU 5
DataOut_Port2_Sync_ctrl_reg__6__MASK EQU 0x40
DataOut_Port2_Sync_ctrl_reg__6__POS EQU 6
DataOut_Port2_Sync_ctrl_reg__7__MASK EQU 0x80
DataOut_Port2_Sync_ctrl_reg__7__POS EQU 7
DataOut_Port2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
DataOut_Port2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
DataOut_Port2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
DataOut_Port2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
DataOut_Port2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
DataOut_Port2_Sync_ctrl_reg__MASK EQU 0xFF
DataOut_Port2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
DataOut_Port2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
DataOut_Port2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* DataOut_Port3 */
DataOut_Port3_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port3_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port3_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port3_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
DataOut_Port3_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port3_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port3_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port3_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port3_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port3_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port3_Sync_ctrl_reg__5__MASK EQU 0x20
DataOut_Port3_Sync_ctrl_reg__5__POS EQU 5
DataOut_Port3_Sync_ctrl_reg__6__MASK EQU 0x40
DataOut_Port3_Sync_ctrl_reg__6__POS EQU 6
DataOut_Port3_Sync_ctrl_reg__7__MASK EQU 0x80
DataOut_Port3_Sync_ctrl_reg__7__POS EQU 7
DataOut_Port3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
DataOut_Port3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
DataOut_Port3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
DataOut_Port3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
DataOut_Port3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
DataOut_Port3_Sync_ctrl_reg__MASK EQU 0xFF
DataOut_Port3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
DataOut_Port3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
DataOut_Port3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* DataOut_Port4 */
DataOut_Port4_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port4_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port4_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port4_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DataOut_Port4_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port4_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port4_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port4_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port4_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port4_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port4_Sync_ctrl_reg__5__MASK EQU 0x20
DataOut_Port4_Sync_ctrl_reg__5__POS EQU 5
DataOut_Port4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DataOut_Port4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
DataOut_Port4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DataOut_Port4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
DataOut_Port4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DataOut_Port4_Sync_ctrl_reg__MASK EQU 0x3F
DataOut_Port4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DataOut_Port4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DataOut_Port4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* DataOut_Port5 */
DataOut_Port5_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port5_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port5_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port5_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
DataOut_Port5_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port5_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port5_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port5_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port5_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port5_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port5_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DataOut_Port5_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
DataOut_Port5_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
DataOut_Port5_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
DataOut_Port5_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
DataOut_Port5_Sync_ctrl_reg__MASK EQU 0x1F
DataOut_Port5_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DataOut_Port5_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DataOut_Port5_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* DataOut_Port6 */
DataOut_Port6_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port6_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port6_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port6_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port6_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port6_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port6_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port6_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port6_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
DataOut_Port6_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
DataOut_Port6_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
DataOut_Port6_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
DataOut_Port6_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
DataOut_Port6_Sync_ctrl_reg__MASK EQU 0x0F
DataOut_Port6_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
DataOut_Port6_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
DataOut_Port6_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

/* DataOut_Port12 */
DataOut_Port12_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port12_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port12_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port12_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port12_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
DataOut_Port12_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
DataOut_Port12_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
DataOut_Port12_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
DataOut_Port12_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
DataOut_Port12_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
DataOut_Port12_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
DataOut_Port12_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
DataOut_Port12_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
DataOut_Port12_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port12_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port12_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port12_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port12_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port12_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port12_Sync_ctrl_reg__5__MASK EQU 0x20
DataOut_Port12_Sync_ctrl_reg__5__POS EQU 5
DataOut_Port12_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
DataOut_Port12_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
DataOut_Port12_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
DataOut_Port12_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
DataOut_Port12_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
DataOut_Port12_Sync_ctrl_reg__MASK EQU 0x3F
DataOut_Port12_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
DataOut_Port12_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
DataOut_Port12_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* DataOut_Port15 */
DataOut_Port15_Sync_ctrl_reg__0__MASK EQU 0x01
DataOut_Port15_Sync_ctrl_reg__0__POS EQU 0
DataOut_Port15_Sync_ctrl_reg__1__MASK EQU 0x02
DataOut_Port15_Sync_ctrl_reg__1__POS EQU 1
DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
DataOut_Port15_Sync_ctrl_reg__2__MASK EQU 0x04
DataOut_Port15_Sync_ctrl_reg__2__POS EQU 2
DataOut_Port15_Sync_ctrl_reg__3__MASK EQU 0x08
DataOut_Port15_Sync_ctrl_reg__3__POS EQU 3
DataOut_Port15_Sync_ctrl_reg__4__MASK EQU 0x10
DataOut_Port15_Sync_ctrl_reg__4__POS EQU 4
DataOut_Port15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
DataOut_Port15_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
DataOut_Port15_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
DataOut_Port15_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
DataOut_Port15_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
DataOut_Port15_Sync_ctrl_reg__MASK EQU 0x1F
DataOut_Port15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DataOut_Port15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DataOut_Port15_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
