hybrid fault simul synchron sequenti circuit present fault simul synchron sequenti circuit combin effici threevalu logic simul exact symbol approach simul hybrid sens three differ mode operationthreevalu symbol mixedar support demonstr automat switch mode depend comput resourc properti circuit test realiz thu trade timespac accuraci comput furthermor besid usual singl observ time test evalu fault coverag simul support evalu accord gener multipl observ time test strategi mot numer experi given demonstr feasibl effici approach particular shown expens reason time penalti exact fault coverag comput improv even largest benchmark function b introduct simul basic techniqu appli mani area electron design well known task simul gate level determin valu given logic everi lead circuit respect set primari input assign also test area numer tool use simul fundament underli algorithm eg qualiti classic automat test pattern gener atpg tool 2 significantli reli effici fault simul specif type simul current test pattern simul determin fault fault model also detect comput pattern recent new type atpg tool socal genet algorithmbas tool 30 14 emerg fault simul core algorithm play even import role apart test set compact switch activ comput signal probabl comput fault diagnosi provid exampl applic simulationfault simul test mainli interest fault simul synchron sequenti circuit sever gate level base fault simul algorithm known eg 12 21 24 3 gener simul focu perform accuraci main concern hand inform initi state circuit avail algorithm deal unknown initi state often threevalu logic 01 x model unknown valu use well known gener lower bound fault coverag determin even usual benchmark 4 gap lower bound real fault coverag larg reason gap inher inaccuraci threevalu logic instanc circuit whose synchron sequenc verifi use threevalu logic 23 synchron sequenc input sequenc drive circuit uniqu state start initi state lot work done overcom problem one hand possibl chang made alreadi design phase may help problem synchron bypass implement fullreset full scan environ addit make assumpt ad circuitri faultfre howev besid assumpt disadvantag approach eg long sometim inadequ test evalu full scan circuit due scanin scanout overhead also area delay penalti full scan circuit might high unaccept circuit partial reset shown good altern exampl 22 28 partial reset use improv fault coverag test length given circuit thu assum partial non reset circuit advantag furthermor sophist state assign procedur 8 may avoid initializ problem nevertheless method appli synthesi alreadi design circuit consid case fault simul algorithm handl unknown initi state one possibl apart standard way use threevalu logic complet simul unknown valu success simul possibl combin 0 1 7 27 gener approach reason circuit small number memori element promis approach base symbol travers techniqu well known area verif order binari decis diagram obdd 5 may use represent state space travers ie offer potenti calcul exact valu signal circuit comput minimum almost minimum reset sequenc 16 31 test gener symbol method 6 9 10 denot success applic concept nevertheless advantag exact comput paid complex handl obdd inde practic applic happen quit frequent circuit lead larg bdd treat thu pure symbol method either applic smaller circuit combin eg case test gener classic pathori method allow handl larg circuit concern fault simul test gener use symbol method accompani fault simul tool exploit potenti symbol gener test sequenc cours reason alreadi mention fulli exact symbol fault simul gener perform larg circuit contrari verif ordinari test gener obdd set fault construct kept memori one possibl handl problem implement combin incomplet effici strategi hybrid fault simul hf present articl follow approach hybrid context mean algorithm support differ simul mode one symbol mode simul assum gate level descript circuit support stuckat fault model allow dynam fulli automat switch mode therebi guarante correct transform step mode precis hf use three kind fault simul procedur ffl fault simul procedur xf base upon threevalu logic ffl symbol fault simul procedur bf base upon obdd ffl fault simul procedur bxf hybrid sens symbol true valu simul explicit fault simul procedur base upon threevalu logic combin procedur differ time space requir accuraci fault simul hf tri combin advantag procedur choos conveni logic start simul next test vector instanc space requir bf becom larg hybrid fault simul select bxf necessari xf applic pattern possibl initi larg number memori element therebi reduc space requir bf algorithm tri continu bf reason hybrid fault simul strategi work also largest benchmark circuit 4 experi show hf abl determin exact fault coverag mani benchmark least tighter lower bound previous known consid fault simul base singl observ time test strategi sot inaccur overcom limit sot gener definit detect consid led multipl observ time test strategi mot use eg 26 increas effici test gener pomeranz reddi realiz necess support motbas test gener motbas fault simul propos threevalu fault simul base mot 27 29 complet mot necessari compar set faultfre respons set respons obtain presenc fault possibl state circuit especi time consum long test sequenc larg number memori element exist overcom problem restrict version mot rmot propos nevertheless accur sot 26 addit sot hf support rmot mot well turn rmot mot includ symbol part hf without much effort use obdd make possibl handl larg number output sequenc experi demonstr succeed comput exact mot fault coverag mani consid benchmark circuit case space requir obddbas approach exceed given limit determin work environ hybrid fault simul may eg chang sot strategi base threevalu logic simul step return symbol evalu mot strategi guarante mot strategi appli even larg circuit contrast gener mot strategi rmot strategi allow test evalu compar output sequenc circuit test uniqu output sequenc faultfre circuit show experiment accuraci fault simul base rmot almost ident base mot mani circuit regard perform observ circuit symbol rmot fault simul work even effici symbol sot fault simul thu result gener accord rmot attribut import fault simul algorithm reason fast simul time high fault coverag normal test evalu paper structur follow section 2 present definit import properti synchron sequenti circuit section 3 differ fault simul compon properti describ result hybrid fault simul hf base sot symbol extens mot explain section 4 section 5 give experi ment demonstr effici present hybrid fault simul finish summari result section 6 preliminari section repeat basic definit notat necessari understand paper sot mot rmot introduc final complex fault simul sequenti circuit briefli analyz theoret point view 21 basic definit notat well known inputoutput behavior synchron sequenti circuit describ finit state machin fsm 18 illustr given figur 1 formal finit state machin defin 5tupl input set output set state set ffi theta next state function output function combi nation logic input output figur 1 model finit state machin sinc consid gate level realiz fsm number primari input pi l number primari output po number memori element ffi comput combin circuit input combin circuit connect output memori element call secondari input si presentst variabl analog output combin circuit connect input memori element call secondari output so nextstat variabl descript algorithm use follow denot input sequenc length n denot valu assign ith pi start simul time step sp 0 denot state sequenc defin z initi state next state function ffi ie output sequenc defin initi state p input sequenc z output function ie op n notion l use denot valu ith po simul time step usual behavior circuit affect stuckat fault f describ faulti fsm state f p output defin analog faultfre case notic case unknown initi state assum initi state faultfre machin faulti machin well may element b 22 fault detect sequenti circuit detect fault synchron sequenti circuit gener depend possibl unknown initi state 1 15 26 consid singl observ time test sot 1 multipl observ time test strategi mot restrict version mot 26 togeth singl stuckat fault model definit 21 fault f sotdetect input sequenc 1g 8 state accord definit fault sotdetect uniqu point time independ initi state machin boolean output valu particular po other invers figur 2 exampl sot mot fault detect turn intuit detect stuckat fault detect accord definit illustr consid figur 2 27 figur show two fault simul step test sequenc four possibl initi state pair 1g four pair separ two case differ po time frame one differ po time frame two p q 2 f0 1 1 0g differ po time frame two differ time frame one henc fault undetect accord sot sinc singl time frame initi state pair caus faulti faultfre output differ hand fault detect accord mot definit 22 fault f motdetect input sequenc l accord mot individu point time possibl initi state pair p q boolean output valu particular po complementari word state pair p q correspond output sequenc result applic input sequenc z faultfre faulti circuit ident henc clear mot gener sot furthermor motdetect equival fact set output sequenc obtain fix sequenc z possibl initi state fault free faulti circuit disjoint restrict mot requir uniqu output valu faultfre circuit thu less gener mot gener sot definit 23 fault f rmotdetect input sequenc notic fault given exampl figur 2 motdetect rmot detect mention advantag rmot compar mot result fact rmot allow test evalu compar output sequenc circuit test partial defin uniqu output sequenc faultfre circuit close section analyz complex fault simul synchron sequenti circuit well known 2 fault simul combin circuit solv delta size circuit number pattern situat difficult sequenti case runtim sequenti fault simul base threevalu logic ident bound threevalu simul gener comput lower bound fault coverag exampl circuit shown later howev exact solut problem sequenti fault simul ie comput exact fault coverag given test sequenc much complex even respect sot analysi complex exact sequenti fault simul consid follow decis problem solv fault simul instanc synchron sequenti circuit input sequenc z stuckat fault f question f sotundetect z construct polynomi time reduct nontautolog problem sotfsimund tect nontautolog problem correspond question whether given combin circuit c evalu 0 least one assign variabl sinc nontautolog wellknown npcomplet obtain theorem 21 sotfsimundetect nphard sketch proof reduct consid combin circuit c pi c replac memori element longer pi result sequenti circuit togeth empti input sequenc sa0 fault po form instanc sotfsimundetect due unknown initi state fault sot undetect empti input sequenc iff c nontautolog 2 note result valid also rmot mot test sequenc length 1 consid theorem 21 follow hope find effici polynomi time algorithm obtain exact solut thu point view complex theori use obdd exponenti worst case behavior justifi want attack problem find exact solut furthermor see follow exact algorithm modifi trade runtim method exact result 3 compon hybrid fault simul section introduc three main compon hf threevalu fault simul procedur xf symbol simul procedur bf mix simul procedur bxf sinc follow basic simul method introduc method advanc simplifi present 31 basic fault simul scheme approach overal fault simul scheme correspond eventdriven singlefault propag sfp 2 sinc procedur differ logic go combin final algorithm make use machin word length parallel evalu input pattern begin fault simul procedur receiv set fault f test sequenc z length n also encod unknown initi state defin depend logic use simul sequenti circuit time frame perform similar simul combin circuit evalu gate topolog order extens valu secondari input time 1 n defin valu correspond secondari output time gamma 1 first truevalu simul carri subsequ fault inject one one eventdriven sfp perform therebi effect fault propag toward po so fault reach po mark detect cours fault drop consid follow simul step chang next state faulti circuit differ next state faultfre circuit store next simul step mean memori element store whose valu differ faultfre case help reduc memori requir simul 32 threevalu fault simul alreadi mention fault simul use logic xg paper denot xf usual way handl circuit unknown initi state 0 1 call defin valu x use denot unknown undefin valu unknown initi state encod x thu repres set possibl binari initi state fault f mark detect input sequenc z explicit fault simul base logic bx po reach faultfre faulti circuit comput differ defin valu sinc differ obtain without use inform state faultfre faulti circuit follow immedi fault sotdetect z ffr r r r c r r r r figur 3 bx uninitializ circuit hand undefin valu x abl captur depend two undefin signal thu lead inaccur comput simpl exampl given figur 3 simul base upon threevalu logic abl verifi synchron sequenc given a1b0c0 shown 23 choic binari encod may reason inaccuraci prevent verif synchron sequenc threevalu logic advantag threevalu fault simul time space behavior base upon threevalu logic fault simul circuit c test sequenc length n perform time delta jcj 2 summari xf effici determin lower bound exact fault coverag respect sot 33 symbol fault simul unlik xf symbol fault simul procedur call bf aim repres exact valu signal circuit assumpt initi state known fix input sequenc z given signal valu time step complet defin boolean function depend memori element fix boolean valu sequenc z thu bf base upon logic b ie element logic singl output boolean function boolean variabl memori element boolean variabl p assign repres unknown valu begin simul faultfre faulti circuit two constant function contain abbrevi 0 1 begin simul time step assign pi accord valu sequenc z represent element b use obdd use obdd manipul algorithm symbol fault simul along gener scheme present section 31 perform accord sot fault f mark detect z iff exist output f lead differ constant function certain time frame want mention point contrast xf symbol simul scheme also offer possibl determin detect respect rmot mot detail complic discuss separ section 42 concern time space behavior follow note time step bf assign obdd lead circuit truevalu simul obdd must store eventdriven explicit fault simul moreov symbol represent state vector faultfre circuit state vector faulti circuit detect previou time step store next simul step short bf determin exact fault coverag respect sot even use heurist find good variabl order space time requir may prohibit high worst case exponenti prevent applic pure obddbas fault simul algorithm larg circuit 34 mixedlog fault simul take first step toward hybrid fault simul procedur combin xf bf result mixedlog fault simul procedur bxf basic work follow ffl truevalu simul carri per input vector use accur ie valu repres obdd initi state given variabl sequenc p 1 ffl expens explicit fault simul use threevalu logic bx thu unknown initi state model follow discuss problem emerg use differ logic simul faultfre faulti machin combin sfp method algorithm bx sim figur 4 give detail descript mixedlog truevalu simul first pi si initi line 1 obddbas evalu gate g line 2 outputobdd tb outputg signal outputg transform accord line 3 map realiz transform symbol valu valu 01x follow note surject inject sinc nonconst valu b map valu x line 4 algorithm bx sim ensur obdd freed final delet soon obdd longer necessari differ pure symbol simul obdd truevalu simul store initi faulti circuit store done obdd next state store remain signal done effici logic element bx note element bx requir explicit fault simul part procedur bx sim zt st vector vector length noof lead 1 initi primari secondari input obdd zt st gate g 2 g topolog order els els successor inputg evalu figur 4 algorithm bx sim mixedlog truevalu simul use transform truevalu assign instead use threevalu truevalu simul increas accuraci explicit fault simul simpl exampl illustr improv consid circuit shown figur 3 circuit initi input assign use threevalu logic shown section 32 howev algorithm bx sim initi faultfre circuit assign 1 primari output circuit wherea threevalu simul would assign valu x thu stuckat 0 fault output becom detect hand combin differ logic fault simul togeth effici method eventdriven simul lead new problem illustr consid figur 5 show symbol assign determin truevalu simul lefthand side assign logic transform righthand side f g h 0 1 element b f g h 62 f0 1g f delta h 62 f0 1g assum stuckat 0 fault u inject result event propag toward w sfp usual done threevalu fault simul see righthand side mux mux mux mux figur 5 combin differ logic bxf eventdriven singlefault propag figur 5 first multiplex evalu sinc event produc output sfp stop valu lead v remain 0 faulti circuit evalu gate event right input obtain 10 output thu fault would judg detect output w correct howev look lefthand side figur 5 easili reveal therefor eventdriven sfp modifi guarante correct whenev gate evalu eventdriven singl fault propag valu output gate equal x faulti case gener know anyth symbol valu repres x particular know whether x stand valu ident valu signal faultfre case thu correct sfp point continu ie x consid potenti event consid figur 5 evalu multiplex lead x multiplex output faultfre faulti case consequ follow gate evalu get 0x event v evalu gate lead 0x w fault observ correct answer algorithm bx fa sim figur 6 describ event propag precis procedur bx fa sim f l f list faulti state valu comput bx sim 2 lead valu 2 l f exist gate g mark input lead outputg po f sotdetect exit mark sog figur algorithm bx fa sim mixedlog explicit fault simul f denot threevalu assign faulti circuit tx threevalu assign determin algorithm bx sim figur 6 initi valu vector line 1 present state faulti circuit load l f list store state valu differ faultfre circuit l f updat line 8 end algorithm line 3 fault inject correspond lead mark long gate queue sort level gate bodi loop execut line 4 comput output valu g line 5 line 6 check event event reach po fault detect respect sot line 7 whileloop fault detect next state faulti circuit store line 8 base descript bxf consider given readi conclud correct algorithm truevalu simul perform algorithm bx sim similar bf particular guarante constant valu po comput modifi event propag given algorithm bx fa sim guarante potenti event propag thu 01 10 differ po guarante detect fault accord sot furthermor slight modif exampl figur show bf gener detect fault bxf theorem 31 procedur bxf determin lower bound fault coverag respect sot lower bound gener tighter bound determin xf alreadi mention space time requir bxf consider smaller bf sinc fewer obdd store fewer obdd construct consequ paramet set obddmanag larger obdd built thu term accuraci complex bxf posit xf bf see experi practic point view bxf also offer reason compromis effici accuraci 4 hybrid fault simul hf section integr three simul procedur hf discuss repeat motiv pure symbol fault simul bf even mix simul bxf may infeas specif larg circuit hand fault coverag determin precis possibl thu symbol method appli often possibl reason develop hybrid scheme abl automat select suitabl simul switch back forth simul depend resourc avail properti circuit test firstli describ hybrid fault simul respect sot perform extend concept also work rmot mot 41 hybrid fault simul respect sot perform hybrid fault simul synchron sequenti circuit input sequenc z hf receiv addit input space limit max initi mode max bound memori use obdd packag basic form hf work three mode base upon xf bf bxf mode differ accuraci spacetim requir perform fault simul use threevalu logic mode work like xf tri perform fault simul use bxf space requir obddbas truevalu simul exce space limit max hf select xf simul next delta 1 time step mode mx start resimul current faultfre circuit subsequ hf work mode mbx necessari chang back mbx unnecessari memori element faultfre circuit initi tri perform fault simul use bf space requir bf exce space limit max hf select bxf work mode mbx rest current next delta 2 time step start resimul current faulti faultfre circuit subsequ hf chang mode mb necessari chang mb unnecessari memori element faulti circuit initi clearli space limit never exceed bf hf determin exact fault coverag achiev test sequenc zmb input sequenc mode memori exceed memori element initi figur 7 automat switch differ simul mode figur 7 illustr mode select exampl hf start mode mb memori limit exceed chang mode mbx mx respect delta step return mode mb memori element initi mode mb figur 7 time hf switch mode mx valu space limit max strong influenc run time accuraci hf instanc space limit given hf start mode mb determin exact fault coverag run time behavior bf use small space limit larg valu delta accuraci effici hf converg xf current version hf pair defin user base numer test use pair 5 7 experi section 5 want point detail switch three simul mode accord definit mode switch mode less precis mode switch may occur time frame switch accur mode switchup occur begin time frame case signal valu transform correspond logic b bx first consid switchdown mb mbx store symbol state vector faulti circuit transform bx use transform alreadi introduc section 34 particular mean correl signal valu time step lost unless valu constant transform switchdown mbx mx perform analog faultfre circuit exampl see tabl 1 transform symbol state vector threevalu state vector illustr st state vector comput faultfre circuit time f 1 f 2 state vector comput faulti circuit fault f 1 f 2 respect consid transform necessari switchup case valu bx replac symbol valu sinc inject invers map gamma tabl 1 transform symbol state vector threevalu state vector defin make use fact switchup perform begin time step therefor invers transform appli state vector let threevalu state vector transform defin 1 exampl transform threevalu state vector correspond symbol state vector time step shown tabl 2 ith compon state vector undefin replac p otherwis correspond defin valu use follow time step obdd defin remain p variabl result much smaller memori demand gamma tabl 2 transform threevalu state vector symbol state vector cours effici hf depend select mode improv effici hf check simul step whether memori element left initi either faultfre circuit faulti circuit hf automat chang mode mb mode mx memori element faultfre circuit faulti circuit initi gate evalu base upon threevalu logic much effici gate evalu base upon obdd see figur 7 exampl simul step correct faulti circuit initi simul switch mode mb mode mx without lose accuraci notic faultfre circuit must initi allow switch mbx mx without disadvantag hybrid fault simul procedur hf use xf reduc space requir bf bxf profit fact threevalu simul step case number memori element initi greatli reduc consequ space requir bf bxf reduc number variabl introduc encod current state circuit smaller note space requir may exponenti number variabl introduc import threevalu simul step obviou consequ hf partial allow symbol fault simul even larg circuit shown experi section 5 42 hybrid fault simul respect rmot mot mention section 2 stuckat fault detect fault simul base sot howev exampl figur 2 show fault may detect watch output sequenc sever time frame appli mot strategi accord definit mot section 22 necessari compar set faultfre respons set respons obtain presenc fault especi costli long test sequenc larg number memori element exist eleg way solv task use symbol method present sequel defin motdetect function mot fz p q l fault f test sequenc z denot state variabl initi state faultfre faulti circuit respect fz compar output sequenc faultfre faulti circuit simultan long initi state p faultfre circuit caus output sequenc respect z faulti circuit initi state q two circuit distinguish mot fz 6 0 conclud lemma 41 fault f motdetect input sequenc z iff illustr comput mot fz consid circuit shown figur 2 test sequenc stuckat 1 fault f indic figur obtain fz consequ fault motdetect accord definit rmot restrict version motdetect function fz suffici product taken term ie obtain rmotdetect function rmot defin fz q 1tn1jl fault f test sequenc z obtain lemma analog mot lemma 42 fault f rmotdetect input sequenc z iff fault simul respect rmot mot realiz symbol fault simul bf iter comput detect function rmot fz mot fz respect consid function detect fz initi set constant function 1 increment enlarg final repres fz mot fz cours fault simul process ith po reach time frame observ activ fault f check depend current test strategi detect fz modifi follow detect fz p q detect fz p q delta p 1g detect fz evalu 0 fault mark rmotdetect note obddrepresent alreadi provid eventdriven sfp bf besid correct output function comput faulti output function thu second set boolean variabl q memori element faulti circuit requir profit fact obddrepresent variabl set eventdriven sfp bf obtain q compos oper correspond obdd basic replac p q much effici comput separ therebi unnecessarili increas memori demand obddmanag sinc equival function would store twice variabl set moreov sfp method appli directli final comput detect fz p q detect fz p q delta p detect fz evalu 0 fault mark motdetect besid usual advantag symbol approach compar explicit enumer tech niqu integr approach hybrid fault simul hf allow applic mot strategi even larg circuit space requir symbol fault simul exceed given limit hybrid fault simul chang sot strategi work describ section 41 simul step use eg threevalu logic usual reduc space requir subsequ symbol simul hf return mot strategi detect function detect fz reiniti constant function 1 concern effici accuraci want make follow point mot work accur rmot hand space requir mot larger mot requir differ variabl encod initi state faultfre faulti circuit rmot use output valu faultfre circuit repres constant function therefor addit set variabl use detect fz usual smaller import advantag rmot allow test evalu method sot achiev higher fault coverag mean advantag fault coverag without drawback test evalu explain next cn output sequenc obtain appli z circuit test test evalu requir decis whether circuit test faulti case test sequenc determin respect sot rmot test evalu easili done singl partial defin output sequenc faultfre circuit compar output sequenc circuit test ie circuit test declar faulti n l 1g case test sequenc determin respect mot test evalu complic implement propos 27 requir check whether output sequenc contain set output sequenc caus differ initi state faultfre circuit sinc number output sequenc may exponenti number memori element test evalu may timeconsum reduc time requir propos comparison sequenc symbol represent faultfre output sequenc comparison done evalu step step product l result comput 0 circuit test faulti experiment result given next section assur symbol test evalu mani case requir small resourc time space 5 experiment result investig perform approach implement hybrid fault simul respect sot rmot mot program languag c measur perform sun ultra 1 creator 256 mbyte memori experi consid iscas89 benchmark suit 4 space limit max 500000 obddnod 300000 circuit s92341 larger use ensur procedur hf base upon obdd work effici number node guarante small midsiz circuit simul fulli symbol larger circuit notic increas node limit help increas effici accuraci therefor reduc number node guarante execut time otherwis wast save give short overview set experi perform first sot fault coverag execut time number benchmark circuit respect determinist comput pattern hitec 25 tabl 3 analyz surprisingli benchmark mode mb faster mode explain execut time closer look number gate evalu simul taken tabl 4 test pattern hitec determin base bx thu special abil symbol simul could consid test pattern symbol atpg tool 17 use tabl 5 tabl 6 summar result random pattern appli circuit hard initi threevalu random pattern simul graph shown figur 8 depict possibl larg gap fault coverag three simul mode one circuit final tabl 7 8 collect advantag rmot first tabl consid determinist pattern 17 second tabl 500 random pattern use mot fault evalu consid tabl 9 51 hf sot fault coverag cpu time sec cct jzj mx mbx mb mx mbx mb s8381 26 516 516 516 048 474 9711 tabl 3 sot result test sequenc gener hitec evalu cct mx mbx mb s386 481 804 642 s400 44944 44961 23985 evalu cct mx mbx mb s1494 19324 19482 4115 tabl 4 number gate evalu test sequenc gener hitec fault coverag cpu time sec cct jzj mx mbx mb mx mbx mb s400 691 9009 9009 9222 198 200 1 1623 s953 196 834 2558 9907 572 2558 18 296 57 tabl 5 sot result determinist pattern gener symatgp fault coverag execut time sever benchmark circuit determinist test sequenc comput hitec 25 shown tabl 3 jzj denot length test sequenc compar fault coverag determin hf work differ mode observ expect fault coverag determin mode mb higher lower bound determin mode mx mbx fault coverag determin hf mode mx mbx equal circuit except two surpris use determinist test sequenc input vector faultfre circuit initi hf automat switch mode mx mbx mb simul step hf work mode mx due initi state vector given squar bracket note abl classifi accuraci fault simul procedur base upon threevalu fault coverag cpu time sec cct jzj mx mbx mb mx mbx mb 1000 000 2145 10000 640 17299 7944 s953 100 834 3355 4884 290 2063 1057 500 834 5959 8628 1437 9157 1266 1000 834 6256 9092 3065 17288 1414 500 5967 5977 5990 1332 2773 7091 s92341 100 528 547 547 3000 41587 141160 500 528 547 547 14845 158388 416127 1000 537 556 564 30007 320565 845375 500 874 1223 1255 38617 614953 585576 1000 898 1365 1394 74301 916144 865597 500 1967 2008 2011 29319 47342 505548 1000 2299 2336 2341 54770 95779 966574 500 353 499 499 83536 952766 1013790 s385841 100 2686 2866 2882 31716 48493 115875 1000 5208 5237 5249 177185 197683 515850 tabl result random pattern hardtoiniti circuit logic compar fault coverag determin mode mx exact fault coverag determin mode mb exact result obtain without temporari chang threevalu logic hybrid fault simul indic lambda first time possibl show half benchmark circuit consid tabl 3 exact fault coverag respect pattern 25 alreadi comput mode mx half circuit gap exact fault coverag threevalu one small compar execut time observ one third simul mode mb consider slower mode mx mbx first sight gener hold mb slower mx mbx circuit s820 s832 s1488 s1494 mode mb even faster mode explain tabl 4 show number gate evalu perform simul hitec test sequenc given unit 10 000 gate evalu almost circuit hf perform far fewer gate evalu mode mb work mode besid faultfre circuit faulti circuit initi simul mode mbx hf perform fault detect cpu time sec cct s953 1079 989 979 979 979 347 503 973 tabl 7 comparison sot rmot mot pattern gener symatpg largest number gate evalu due modifi singlefault propag cours gate evalu perform obddbas simul much expens gate evalu perform simul base threevalu logic smaller number gate evalu neutral expens obdd evalu cost follow mode mb acceler fault simul note hf work mode mx fast determinist test sequenc mani exampl effici approxim compar fault simul publish 3 24 12 sinc hitec base bx surpris symbol simul mode hf provid essenti advantag therefor tabl 5 test sequenc gener use method atpg symatpg consid 17 underli symbol simul use hf propos tabl 5 show nearli circuit mode mb improv fault coverag 22 moreov hardtoiniti circuit s953 s510 gap fault coverag mode mx mbx mb significantli higher anoth import observ circuit s510 contain fault redund respect sot consequ applic expens multipl observ time test strategi propos 27 necessari likewis fullscan approach propos 11 13 also necessari reason fault coverag howev 13 test length fullscan version s510 90 pattern wherea 245 pattern necessari also achiev 100 fault coverag 11 968 pattern comput 100 fault coverag known hardtoiniti circuit consid tabl 6 moreov 16 shown circuit initi even symbol random test sequenc use differ mode hf circuit hf increas fault coverag work mode mb instanc consid fault coverag obtain circuit s510 simul random sequenc length 1000 get fault coverag 100 fault coverag random pattern much better fault coverag determin atpg procedur verita 10 achiev fault coverag 933 test length 3027 possibl due nonsymbol fault simul use fault detect cpu time sec cct 26 26 9540 365637 7659 s92341 6927 6561 13 19 19 444882 448738 387741 tabl 8 comparison sot rmot mot 500 random pattern small differ execut time circuit s510 fault simul 500 1000 pattern explain fact simul 553 input vector state vector faultfre circuit state vector faulti circuit initi hf continu work mode mx contrast procedur use symbol method also abl perform accur fault simul largest benchmark circuit instanc use hf mode mb fault coverag achiev circuit s13207 approxim 5 higher use mx furthermor tabl show also gener behavior mode mbx mb detect fault sooner test sequenc see eg s510 s953 s385841 thu given level fault coverag obtain far fewer random pattern direct comparison accuraci hf work differ mode consid figur 8 show fault coverag function test sequenc length circuit s953 depend differ mode result graph illustr gap exact fault coverag determin mode mb lower bound comput mode mx mbx cct max product size cpu time sec s132071 16926 936 s385841 173466 8517 tabl 9 result mot test evalu 500 random pattern test sequenc length mx mb mbx figur 8 depend fault coverag work mode circuit s953 52 hf rmot mot compar perform accuraci differ observ strategi perform two set experi firstli took determinist pattern tabl 7 alreadi use tabl 5 secondli randomli determin test sequenc length 500 use ta ble 8 experi separ four part first threevalu sotdetect fault elimin symbol random fault simul base sot rmot mot strategi perform note three symbol simul initi threevalu simul use randomli determin test sequenc jf j denot number fault jf u j denot number fault detect threevalu fault simul strategi result given respect set remain fault exact comput denot lambda due obddbas simul strategi permit classif detect fault obvious mot advantag rmot determinist pattern tabl 7 becom clear look time step faultfre circuit initi see tabl 5 column 7 initi faultfre circuit differ mot rmot howev tabl show even pattern comput symbol evalu advanc test strategi rmot mot increas fault coverag almost overhead simul time randomli determin pattern tabl 8 gener fault simul base mot detect fault fault simul base rmot rmot detect fault sotbas fault simul eight exampl even succeed comput exact mot fault coverag test sequenc hand case mot exact succeed least improv accuraci compar threevalu fault simul sot approach well six circuit rmot strategi comput fault coverag mot strategi howev six circuit mot detect consider fault rmot use rmot instead sot also led improv execut time number circuit circuit except s526n s3384 s5378 simul time rmot time sot although mani obddoper must perform mot strategi faster rmot sot seven eleven circuit gener happen circuit mot comput higher fault coverag rmot sot due earlier detect fault order investig space time need test evalu mot measur maxim size symbol output sequenc evalu product see section 42 necessari execut time 500 random pattern use result tabl 8 use consid circuit mot strategi detect fault detect either sot rmot strategi addit show feasibl mot test evalu largest benchmark circuit consid order estim maximum time need test evalu comput possibl test respons faultfre circuit follow 1 initi memori element faultfre circuit begin simul random valu 2 simul test sequenc sinc output sequenc circuit test correct test evalu termin test sequenc fulli evalu also note test respons faultfre circuit test requir comput product symbol output valu maxim size product given tabl togeth execut time experi show mottest evalu effici perform time space 6 conclus paper present hybrid fault simul hf synchron sequenti circuit abl automat select three differ logic simul well known threevalu logic boolean function logic mix logic consequ hf profit advantag offer differ logic one hand may use effici threevalu fault simul hand may use accuraci simul furthermor advantag strategi combin mixedlog simul experi shown hf abl increas fault coverag even largest benchmark circuit cours case hf requir time space fault simul mere base upon threevalu logic hand accuraci consider increas moreov mani benchmark circuit comput exact fault coverag known symbol part hf enhanc advanc multipl observ time test method mot extens fault detect definit result improv fault coverag addit show test evalu also perform effici mot moreov use restrict mot achiev fault coverag mot mani circuit usual sottest evalu method need modifi thu evalu test sequenc accord rmot one obtain advantag without drawback addit fault simul time respect rmot often shorter respect sot r redund fault detect sequenti circuit digit system test testabl design fastsc fast fault simul synchron sequenti circuit combin profil sequenti benchmark circuit full symbol atpg larg circuit accur logic simul presenc unknown state assign initializ synthesi redund identificationremov test gener sequenti circuit use implicit state enumer synchron sequenc symbol travers techniqu test gener advanc techniqu gabas sequenti atpg pari parallel pattern fault simul synchron sequenti circuit new techniqu determinist test pattern gener sequenti circuit test gener use dynam state travers sequenti untest fault identifi without search non reset synchron sequenti circuit combin ga symbol method high qualiti test sequenti circuit switch finit automata theori hybrid fault simul synchron sequenti circuit symbol fault simul sequenti circuit multipl observ time test strategi hope effici parallel fault simul synchron sequenti circuit partial reset inexpens design testabl approach sequenti atpg theoret limit hitec test gener packag sequenti circuit multipl observ time test strategi fault simul synchron sequenti circuit multipl observ time test approach role hardwar reset synchron sequenti circuit test gener fault simul multipl observ time approach use backward implic test cultiv program sequenti vlsi circuit initi sequenti circuit tr graphbas algorithm boolean function manipul multipl observ time test hope effici parallel fault simul synchron sequenti circuit symbol fault simul sequenti circuit multipl observ time test strategi fault simul multipl observ time approach use backward implic cri role hardwar reset synchron sequenti circuit test gener hybrid fault simul synchron sequenti circuit sequenti untest fault identifi without search simpl implic beat exhaust search fullsymbol atpg larg circuit initi sequenti circuit advanc techniqu gabas sequenti atpg sequenti circuit test gener use dynam state travers nonreset synchron sequenti circuit 202 new techniqu determinist test pattern gener ctr martin keim nicol drechsler rolf drechsler bernd becker combin ga symbol method high qualiti test sequenti circuit journal electron test theori applic v17 n1 p3751 februari 2001