==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.2
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes2.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 9.25 seconds; current memory usage: 248 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'black_scholes2' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 249 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/sigma' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/T' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/gaussian_random_number' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes2' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'black_scholes2_dadddsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 249 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes2'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes2'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes2'.
@I [HLS-112] Total elapsed time: 131.155 seconds; peak memory usage: 249 MB.
@I [LIC-101] Checked in feature [HLS]
