// Seed: 4171100208
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1._id_0 = 0;
endprogram
module module_1 #(
    parameter id_0 = 32'd63
) (
    input tri1 _id_0
);
  wire id_2[id_0 : -1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output tri0 id_1;
  assign id_1 = -1;
  wire _id_7;
  wire [id_7 : id_7] id_8;
  logic id_9 = 1 - id_3;
endmodule
