ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"Mcu.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MsTickDiff,"ax",%progbits
  16              		.align	1
  17              		.global	MsTickDiff
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MsTickDiff:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "HARDWARE/Mcu.c"
   1:HARDWARE/Mcu.c **** #include "Mcu.h"
   2:HARDWARE/Mcu.c **** 
   3:HARDWARE/Mcu.c **** vu64 SYS_TICK;
   4:HARDWARE/Mcu.c **** u64 MsTickDiff(u64 tick)
   5:HARDWARE/Mcu.c **** {
  28              		.loc 1 5 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 5 1 is_stmt 0 view .LVU1
  34 0000 30B4     		push	{r4, r5}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 5, -4
  39 0002 0446     		mov	r4, r0
  40 0004 0D46     		mov	r5, r1
   6:HARDWARE/Mcu.c **** 	unsigned long systick = SYS_TICK;
  41              		.loc 1 6 2 is_stmt 1 view .LVU2
  42              		.loc 1 6 16 is_stmt 0 view .LVU3
  43 0006 0A4B     		ldr	r3, .L5
  44 0008 D3E90001 		ldrd	r0, [r3]
  45              	.LVL1:
   7:HARDWARE/Mcu.c **** 	if(tick > systick)
  46              		.loc 1 7 2 is_stmt 1 view .LVU4
  47 000c 0023     		movs	r3, #0
  48              		.loc 1 7 4 is_stmt 0 view .LVU5
  49 000e AB42     		cmp	r3, r5
  50 0010 08BF     		it	eq
  51 0012 A042     		cmpeq	r0, r4
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 2


  52 0014 08D2     		bcs	.L2
   8:HARDWARE/Mcu.c **** 		return 0xFFFFFFFFFFFFFFFF - tick + systick;
  53              		.loc 1 8 3 is_stmt 1 view .LVU6
  54              		.loc 1 8 36 is_stmt 0 view .LVU7
  55 0016 001B     		subs	r0, r0, r4
  56              	.LVL2:
  57              		.loc 1 8 36 view .LVU8
  58 0018 63EB0501 		sbc	r1, r3, r5
  59 001c 10F1FF30 		adds	r0, r0, #-1
  60 0020 41F1FF31 		adc	r1, r1, #-1
  61              	.L1:
   9:HARDWARE/Mcu.c **** 	else
  10:HARDWARE/Mcu.c **** 		return systick - tick;
  11:HARDWARE/Mcu.c **** }
  62              		.loc 1 11 1 view .LVU9
  63 0024 30BC     		pop	{r4, r5}
  64              	.LCFI1:
  65              		.cfi_remember_state
  66              		.cfi_restore 5
  67              		.cfi_restore 4
  68              		.cfi_def_cfa_offset 0
  69 0026 7047     		bx	lr
  70              	.LVL3:
  71              	.L2:
  72              	.LCFI2:
  73              		.cfi_restore_state
  10:HARDWARE/Mcu.c **** }
  74              		.loc 1 10 3 is_stmt 1 view .LVU10
  10:HARDWARE/Mcu.c **** }
  75              		.loc 1 10 18 is_stmt 0 view .LVU11
  76 0028 001B     		subs	r0, r0, r4
  77              	.LVL4:
  10:HARDWARE/Mcu.c **** }
  78              		.loc 1 10 18 view .LVU12
  79 002a 63EB0501 		sbc	r1, r3, r5
  80 002e F9E7     		b	.L1
  81              	.L6:
  82              		.align	2
  83              	.L5:
  84 0030 00000000 		.word	SYS_TICK
  85              		.cfi_endproc
  86              	.LFE65:
  88              		.section	.text.MY_NVIC_SetVectorTable,"ax",%progbits
  89              		.align	1
  90              		.global	MY_NVIC_SetVectorTable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu softvfp
  96              	MY_NVIC_SetVectorTable:
  97              	.LVL5:
  98              	.LFB66:
  12:HARDWARE/Mcu.c **** //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ«ï¿½Æµï¿½Ö·
  13:HARDWARE/Mcu.c **** //NVIC_VectTab:ï¿½ï¿½Ö·
  14:HARDWARE/Mcu.c **** //Offset:Æ«ï¿½ï¿½ï¿½ï¿½		 
  15:HARDWARE/Mcu.c **** void MY_NVIC_SetVectorTable(u32 NVIC_VectTab,u32 Offset)	 
  16:HARDWARE/Mcu.c **** { 	   	  
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 3


  99              		.loc 1 16 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
  17:HARDWARE/Mcu.c **** 	SCB->VTOR=NVIC_VectTab|(Offset&(u32)0xFFFFFE00);//ï¿½ï¿½ï¿½ï¿½NVICï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ«ï¿½Æ¼Ä
 104              		.loc 1 17 2 view .LVU14
 105              		.loc 1 17 32 is_stmt 0 view .LVU15
 106 0000 21F4FF71 		bic	r1, r1, #510
 107              	.LVL6:
 108              		.loc 1 17 32 view .LVU16
 109 0004 21F00101 		bic	r1, r1, #1
 110              		.loc 1 17 24 view .LVU17
 111 0008 0143     		orrs	r1, r1, r0
 112              		.loc 1 17 11 view .LVU18
 113 000a 014B     		ldr	r3, .L8
 114 000c 9960     		str	r1, [r3, #8]
  18:HARDWARE/Mcu.c **** }
 115              		.loc 1 18 1 view .LVU19
 116 000e 7047     		bx	lr
 117              	.L9:
 118              		.align	2
 119              	.L8:
 120 0010 00ED00E0 		.word	-536810240
 121              		.cfi_endproc
 122              	.LFE66:
 124              		.section	.text.MY_NVIC_PriorityGroupConfig,"ax",%progbits
 125              		.align	1
 126              		.global	MY_NVIC_PriorityGroupConfig
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 130              		.fpu softvfp
 132              	MY_NVIC_PriorityGroupConfig:
 133              	.LVL7:
 134              	.LFB67:
  19:HARDWARE/Mcu.c **** //ï¿½ï¿½ï¿½ï¿½NVICï¿½ï¿½ï¿½ï¿½
  20:HARDWARE/Mcu.c **** //NVIC_Group:NVICï¿½ï¿½ï¿½ï¿½ 0~4 ï¿½Ü¹ï¿½5ï¿½ï¿½ 		   
  21:HARDWARE/Mcu.c **** void MY_NVIC_PriorityGroupConfig(u8 NVIC_Group)	 
  22:HARDWARE/Mcu.c **** { 
 135              		.loc 1 22 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
  23:HARDWARE/Mcu.c **** 	u32 temp,temp1;	  
 140              		.loc 1 23 2 view .LVU21
  24:HARDWARE/Mcu.c **** 	temp1=(~NVIC_Group)&0x07;//È¡ï¿½ï¿½ï¿½ï¿½Î»
 141              		.loc 1 24 2 view .LVU22
 142              		.loc 1 24 9 is_stmt 0 view .LVU23
 143 0000 C043     		mvns	r0, r0
 144              	.LVL8:
  25:HARDWARE/Mcu.c **** 	temp1<<=8;
 145              		.loc 1 25 2 is_stmt 1 view .LVU24
 146              		.loc 1 25 7 is_stmt 0 view .LVU25
 147 0002 0002     		lsls	r0, r0, #8
 148              	.LVL9:
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 4


 149              		.loc 1 25 7 view .LVU26
 150 0004 00F4E060 		and	r0, r0, #1792
 151              	.LVL10:
  26:HARDWARE/Mcu.c **** 	temp=SCB->AIRCR;  //ï¿½ï¿½È¡ï¿½ï¿½Ç°ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 152              		.loc 1 26 2 is_stmt 1 view .LVU27
 153              		.loc 1 26 6 is_stmt 0 view .LVU28
 154 0008 064A     		ldr	r2, .L11
 155 000a D368     		ldr	r3, [r2, #12]
 156              	.LVL11:
  27:HARDWARE/Mcu.c **** 	temp&=0X0000F8FF; //ï¿½ï¿½ï¿½ï¿½ï¿½Ç°ï¿½ï¿½ï¿½ï¿½
 157              		.loc 1 27 2 is_stmt 1 view .LVU29
 158              		.loc 1 27 6 is_stmt 0 view .LVU30
 159 000c 23F4E063 		bic	r3, r3, #1792
 160              	.LVL12:
 161              		.loc 1 27 6 view .LVU31
 162 0010 1B04     		lsls	r3, r3, #16
 163 0012 1B0C     		lsrs	r3, r3, #16
 164              	.LVL13:
  28:HARDWARE/Mcu.c **** 	temp|=0X05FA0000; //Ð´ï¿½ï¿½Ô¿ï¿½ï¿½
 165              		.loc 1 28 2 is_stmt 1 view .LVU32
 166              		.loc 1 28 6 is_stmt 0 view .LVU33
 167 0014 43F0BF63 		orr	r3, r3, #100139008
 168              	.LVL14:
 169              		.loc 1 28 6 view .LVU34
 170 0018 43F40033 		orr	r3, r3, #131072
 171              	.LVL15:
  29:HARDWARE/Mcu.c **** 	temp|=temp1;		
 172              		.loc 1 29 2 is_stmt 1 view .LVU35
 173              		.loc 1 29 6 is_stmt 0 view .LVU36
 174 001c 1843     		orrs	r0, r0, r3
 175              	.LVL16:
  30:HARDWARE/Mcu.c **** 	SCB->AIRCR=temp;  //ï¿½ï¿½ï¿½Ã·ï¿½ï¿½ï¿½	    	  				   
 176              		.loc 1 30 2 is_stmt 1 view .LVU37
 177              		.loc 1 30 12 is_stmt 0 view .LVU38
 178 001e D060     		str	r0, [r2, #12]
  31:HARDWARE/Mcu.c **** }
 179              		.loc 1 31 1 view .LVU39
 180 0020 7047     		bx	lr
 181              	.L12:
 182 0022 00BF     		.align	2
 183              	.L11:
 184 0024 00ED00E0 		.word	-536810240
 185              		.cfi_endproc
 186              	.LFE67:
 188              		.section	.text.MY_NVIC_Init,"ax",%progbits
 189              		.align	1
 190              		.global	MY_NVIC_Init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu softvfp
 196              	MY_NVIC_Init:
 197              	.LVL17:
 198              	.LFB68:
  32:HARDWARE/Mcu.c **** //ï¿½ï¿½ï¿½ï¿½NVIC 
  33:HARDWARE/Mcu.c **** //NVIC_PreemptionPriority:ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½
  34:HARDWARE/Mcu.c **** //NVIC_SubPriority       :ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 5


  35:HARDWARE/Mcu.c **** //NVIC_Channel           :ï¿½Ð¶Ï±ï¿½ï¿½
  36:HARDWARE/Mcu.c **** //NVIC_Group             :ï¿½Ð¶Ï·ï¿½ï¿½ï¿½ 0~4
  37:HARDWARE/Mcu.c **** //×¢ï¿½ï¿½ï¿½ï¿½ï¿½È¼ï¿½ï¿½ï¿½ï¿½Ü³ï¿½ï¿½ï¿½ï¿½è¶¨ï¿½ï¿½ï¿½ï¿½Ä·ï¿½Î§!ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
  38:HARDWARE/Mcu.c **** //ï¿½é»®ï¿½ï¿½:
  39:HARDWARE/Mcu.c **** //ï¿½ï¿½0:0Î»ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½,4Î»ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
  40:HARDWARE/Mcu.c **** //ï¿½ï¿½1:1Î»ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½,3Î»ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
  41:HARDWARE/Mcu.c **** //ï¿½ï¿½2:2Î»ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½,2Î»ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
  42:HARDWARE/Mcu.c **** //ï¿½ï¿½3:3Î»ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½,1Î»ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
  43:HARDWARE/Mcu.c **** //ï¿½ï¿½4:4Î»ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½,0Î»ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½
  44:HARDWARE/Mcu.c **** //NVIC_SubPriorityï¿½ï¿½NVIC_PreemptionPriorityï¿½ï¿½Ô­ï¿½ï¿½ï¿½ï¿½,ï¿½ï¿½ÖµÔ½Ð¡,Ô½ï¿½ï¿½ï¿½ï¿½	   
  45:HARDWARE/Mcu.c **** void MY_NVIC_Init(u8 NVIC_PreemptionPriority,u8 NVIC_SubPriority,u8 NVIC_Channel,u8 NVIC_Group)	 
  46:HARDWARE/Mcu.c **** { 
 199              		.loc 1 46 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		.loc 1 46 1 is_stmt 0 view .LVU41
 204 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 205              	.LCFI3:
 206              		.cfi_def_cfa_offset 24
 207              		.cfi_offset 3, -24
 208              		.cfi_offset 4, -20
 209              		.cfi_offset 5, -16
 210              		.cfi_offset 6, -12
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 0646     		mov	r6, r0
 214 0004 0C46     		mov	r4, r1
 215 0006 1546     		mov	r5, r2
 216 0008 1F46     		mov	r7, r3
  47:HARDWARE/Mcu.c **** 	u32 temp;	  
 217              		.loc 1 47 2 is_stmt 1 view .LVU42
  48:HARDWARE/Mcu.c **** 	MY_NVIC_PriorityGroupConfig(NVIC_Group);//ï¿½ï¿½ï¿½Ã·ï¿½ï¿½ï¿½
 218              		.loc 1 48 2 view .LVU43
 219 000a 1846     		mov	r0, r3
 220              	.LVL18:
 221              		.loc 1 48 2 is_stmt 0 view .LVU44
 222 000c FFF7FEFF 		bl	MY_NVIC_PriorityGroupConfig
 223              	.LVL19:
  49:HARDWARE/Mcu.c **** 	temp=NVIC_PreemptionPriority<<(4-NVIC_Group);	  
 224              		.loc 1 49 2 is_stmt 1 view .LVU45
 225              		.loc 1 49 34 is_stmt 0 view .LVU46
 226 0010 C7F10403 		rsb	r3, r7, #4
 227              		.loc 1 49 30 view .LVU47
 228 0014 9E40     		lsls	r6, r6, r3
 229              	.LVL20:
  50:HARDWARE/Mcu.c **** 	temp|=NVIC_SubPriority&(0x0f>>NVIC_Group);
 230              		.loc 1 50 2 is_stmt 1 view .LVU48
 231              		.loc 1 50 30 is_stmt 0 view .LVU49
 232 0016 0F23     		movs	r3, #15
 233 0018 3B41     		asrs	r3, r3, r7
 234              		.loc 1 50 24 view .LVU50
 235 001a 1C40     		ands	r4, r4, r3
 236              		.loc 1 50 6 view .LVU51
 237 001c 3443     		orrs	r4, r4, r6
 238              	.LVL21:
  51:HARDWARE/Mcu.c **** 	temp&=0xf;								//È¡ï¿½ï¿½ï¿½ï¿½Î»
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 6


 239              		.loc 1 51 2 is_stmt 1 view .LVU52
 240              		.loc 1 51 6 is_stmt 0 view .LVU53
 241 001e 04F00F04 		and	r4, r4, #15
 242              	.LVL22:
  52:HARDWARE/Mcu.c **** 	NVIC->ISER[NVIC_Channel/32]|=1<<NVIC_Channel%32;//Ê¹ï¿½ï¿½ï¿½Ð¶ï¿½Î»(Òªï¿½ï¿½ï¿½ï¿½Ä»ï¿½,ï¿½ï¿½ï¿½
 243              		.loc 1 52 2 is_stmt 1 view .LVU54
 244              		.loc 1 52 29 is_stmt 0 view .LVU55
 245 0022 6809     		lsrs	r0, r5, #5
 246 0024 084A     		ldr	r2, .L15
 247 0026 52F82030 		ldr	r3, [r2, r0, lsl #2]
 248              		.loc 1 52 46 view .LVU56
 249 002a 05F01F06 		and	r6, r5, #31
 250              		.loc 1 52 32 view .LVU57
 251 002e 0121     		movs	r1, #1
 252 0030 B140     		lsls	r1, r1, r6
 253              		.loc 1 52 29 view .LVU58
 254 0032 0B43     		orrs	r3, r3, r1
 255 0034 42F82030 		str	r3, [r2, r0, lsl #2]
  53:HARDWARE/Mcu.c **** 	NVIC->IP[NVIC_Channel]|=temp<<4;				//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½È¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 256              		.loc 1 53 2 is_stmt 1 view .LVU59
 257              		.loc 1 53 24 is_stmt 0 view .LVU60
 258 0038 2A44     		add	r2, r2, r5
 259 003a 92F80033 		ldrb	r3, [r2, #768]	@ zero_extendqisi2
 260 003e 43EA0414 		orr	r4, r3, r4, lsl #4
 261              	.LVL23:
 262              		.loc 1 53 24 view .LVU61
 263 0042 82F80043 		strb	r4, [r2, #768]
  54:HARDWARE/Mcu.c **** } 
 264              		.loc 1 54 1 view .LVU62
 265 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 266              	.L16:
 267              		.align	2
 268              	.L15:
 269 0048 00E100E0 		.word	-536813312
 270              		.cfi_endproc
 271              	.LFE68:
 273              		.section	.text.SystemInit,"ax",%progbits
 274              		.align	1
 275              		.global	SystemInit
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu softvfp
 281              	SystemInit:
 282              	.LFB69:
  55:HARDWARE/Mcu.c **** 
  56:HARDWARE/Mcu.c **** void SystemInit (void)
  57:HARDWARE/Mcu.c **** {
 283              		.loc 1 57 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		@ link register save eliminated.
  58:HARDWARE/Mcu.c ****   /*!< Set MSION bit */
  59:HARDWARE/Mcu.c ****   RCC->CR |= (uint32_t)0x00000100;
 288              		.loc 1 59 3 view .LVU64
 289              		.loc 1 59 11 is_stmt 0 view .LVU65
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 7


 290 0000 0F4B     		ldr	r3, .L18
 291 0002 1A68     		ldr	r2, [r3]
 292 0004 42F48072 		orr	r2, r2, #256
 293 0008 1A60     		str	r2, [r3]
  60:HARDWARE/Mcu.c **** 
  61:HARDWARE/Mcu.c ****   /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  62:HARDWARE/Mcu.c ****   RCC->CFGR &= (uint32_t)0x88FFC00C;
 294              		.loc 1 62 3 is_stmt 1 view .LVU66
 295              		.loc 1 62 13 is_stmt 0 view .LVU67
 296 000a 9968     		ldr	r1, [r3, #8]
 297 000c 0D4A     		ldr	r2, .L18+4
 298 000e 0A40     		ands	r2, r2, r1
 299 0010 9A60     		str	r2, [r3, #8]
  63:HARDWARE/Mcu.c ****   
  64:HARDWARE/Mcu.c ****   /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  65:HARDWARE/Mcu.c ****   RCC->CR &= (uint32_t)0xEEFEFFFE;
 300              		.loc 1 65 3 is_stmt 1 view .LVU68
 301              		.loc 1 65 11 is_stmt 0 view .LVU69
 302 0012 1A68     		ldr	r2, [r3]
 303 0014 22F08852 		bic	r2, r2, #285212672
 304 0018 22F00112 		bic	r2, r2, #65537
 305 001c 1A60     		str	r2, [r3]
  66:HARDWARE/Mcu.c **** 
  67:HARDWARE/Mcu.c ****   /*!< Reset HSEBYP bit */
  68:HARDWARE/Mcu.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 306              		.loc 1 68 3 is_stmt 1 view .LVU70
 307              		.loc 1 68 11 is_stmt 0 view .LVU71
 308 001e 1A68     		ldr	r2, [r3]
 309 0020 22F48022 		bic	r2, r2, #262144
 310 0024 1A60     		str	r2, [r3]
  69:HARDWARE/Mcu.c **** 
  70:HARDWARE/Mcu.c ****   /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  71:HARDWARE/Mcu.c ****   RCC->CFGR &= (uint32_t)0xFF02FFFF;
 311              		.loc 1 71 3 is_stmt 1 view .LVU72
 312              		.loc 1 71 13 is_stmt 0 view .LVU73
 313 0026 9A68     		ldr	r2, [r3, #8]
 314 0028 22F47D02 		bic	r2, r2, #16580608
 315 002c 9A60     		str	r2, [r3, #8]
  72:HARDWARE/Mcu.c **** 
  73:HARDWARE/Mcu.c ****   /*!< Disable all interrupts */
  74:HARDWARE/Mcu.c ****   RCC->CIR = 0x00000000;
 316              		.loc 1 74 3 is_stmt 1 view .LVU74
 317              		.loc 1 74 12 is_stmt 0 view .LVU75
 318 002e 0022     		movs	r2, #0
 319 0030 DA60     		str	r2, [r3, #12]
  75:HARDWARE/Mcu.c **** 
  76:HARDWARE/Mcu.c **** #ifdef DATA_IN_ExtSRAM
  77:HARDWARE/Mcu.c ****   SystemInit_ExtMemCtl(); 
  78:HARDWARE/Mcu.c **** #endif /* DATA_IN_ExtSRAM */
  79:HARDWARE/Mcu.c ****     
  80:HARDWARE/Mcu.c ****   /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  81:HARDWARE/Mcu.c ****  // SetSysClock();
  82:HARDWARE/Mcu.c **** #ifdef VECT_TAB_SRAM
  83:HARDWARE/Mcu.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
  84:HARDWARE/Mcu.c **** #else
  85:HARDWARE/Mcu.c ****   SCB->VTOR |= 0x08000000 | 0; /* Vector Table Relocation in Internal FLASH. */
 320              		.loc 1 85 3 is_stmt 1 view .LVU76
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 8


 321              		.loc 1 85 13 is_stmt 0 view .LVU77
 322 0032 054A     		ldr	r2, .L18+8
 323 0034 9368     		ldr	r3, [r2, #8]
 324 0036 43F00063 		orr	r3, r3, #134217728
 325 003a 9360     		str	r3, [r2, #8]
  86:HARDWARE/Mcu.c **** #endif
  87:HARDWARE/Mcu.c **** }
 326              		.loc 1 87 1 view .LVU78
 327 003c 7047     		bx	lr
 328              	.L19:
 329 003e 00BF     		.align	2
 330              	.L18:
 331 0040 00380240 		.word	1073887232
 332 0044 0CC0FF88 		.word	-1996505076
 333 0048 00ED00E0 		.word	-536810240
 334              		.cfi_endproc
 335              	.LFE69:
 337              		.section	.text.SYS_CLK_CONFIG,"ax",%progbits
 338              		.align	1
 339              		.global	SYS_CLK_CONFIG
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	SYS_CLK_CONFIG:
 346              	.LFB70:
  88:HARDWARE/Mcu.c **** 
  89:HARDWARE/Mcu.c **** void SYS_CLK_CONFIG(void)
  90:HARDWARE/Mcu.c **** {
 347              		.loc 1 90 1 is_stmt 1 view -0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
  91:HARDWARE/Mcu.c **** 	RCC->CR |= 0x01;							//ï¿½ï¿½HSI
 352              		.loc 1 91 2 view .LVU80
 353              		.loc 1 91 10 is_stmt 0 view .LVU81
 354 0000 1E4A     		ldr	r2, .L24
 355 0002 1368     		ldr	r3, [r2]
 356 0004 43F00103 		orr	r3, r3, #1
 357 0008 1360     		str	r3, [r2]
  92:HARDWARE/Mcu.c **** 	while(!(RCC->CR & 0x02));					//ï¿½È´ï¿½HSIï¿½ï¿½ï¿½ï¿½
 358              		.loc 1 92 2 is_stmt 1 view .LVU82
 359              	.L21:
 360              		.loc 1 92 26 discriminator 1 view .LVU83
 361              		.loc 1 92 13 is_stmt 0 discriminator 1 view .LVU84
 362 000a 1C4B     		ldr	r3, .L24
 363 000c 1B68     		ldr	r3, [r3]
 364              		.loc 1 92 7 discriminator 1 view .LVU85
 365 000e 13F0020F 		tst	r3, #2
 366 0012 FAD0     		beq	.L21
  93:HARDWARE/Mcu.c **** 	RCC->APB1ENR |= 1<<28;
 367              		.loc 1 93 2 is_stmt 1 view .LVU86
 368              		.loc 1 93 15 is_stmt 0 view .LVU87
 369 0014 194B     		ldr	r3, .L24
 370 0016 5A6A     		ldr	r2, [r3, #36]
 371 0018 42F08052 		orr	r2, r2, #268435456
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 9


 372 001c 5A62     		str	r2, [r3, #36]
  94:HARDWARE/Mcu.c **** 	PWR->CR = (1<<11);
 373              		.loc 1 94 2 is_stmt 1 view .LVU88
 374              		.loc 1 94 10 is_stmt 0 view .LVU89
 375 001e 184A     		ldr	r2, .L24+4
 376 0020 4FF40061 		mov	r1, #2048
 377 0024 1160     		str	r1, [r2]
  95:HARDWARE/Mcu.c **** 	RCC->CFGR |= (5<<11);
 378              		.loc 1 95 2 is_stmt 1 view .LVU90
 379              		.loc 1 95 12 is_stmt 0 view .LVU91
 380 0026 9A68     		ldr	r2, [r3, #8]
 381 0028 42F42052 		orr	r2, r2, #10240
 382 002c 9A60     		str	r2, [r3, #8]
  96:HARDWARE/Mcu.c **** 	RCC->CFGR |= (1<<18);
 383              		.loc 1 96 2 is_stmt 1 view .LVU92
 384              		.loc 1 96 12 is_stmt 0 view .LVU93
 385 002e 9A68     		ldr	r2, [r3, #8]
 386 0030 42F48022 		orr	r2, r2, #262144
 387 0034 9A60     		str	r2, [r3, #8]
  97:HARDWARE/Mcu.c **** 	RCC->CFGR |= (1<<22);
 388              		.loc 1 97 2 is_stmt 1 view .LVU94
 389              		.loc 1 97 12 is_stmt 0 view .LVU95
 390 0036 9A68     		ldr	r2, [r3, #8]
 391 0038 42F48002 		orr	r2, r2, #4194304
 392 003c 9A60     		str	r2, [r3, #8]
  98:HARDWARE/Mcu.c **** 	FLASH->ACR |= 1<<2;
 393              		.loc 1 98 2 is_stmt 1 view .LVU96
 394              		.loc 1 98 13 is_stmt 0 view .LVU97
 395 003e 114A     		ldr	r2, .L24+8
 396 0040 1168     		ldr	r1, [r2]
 397 0042 41F00401 		orr	r1, r1, #4
 398 0046 1160     		str	r1, [r2]
  99:HARDWARE/Mcu.c **** 	FLASH->ACR |= 1;
 399              		.loc 1 99 2 is_stmt 1 view .LVU98
 400              		.loc 1 99 13 is_stmt 0 view .LVU99
 401 0048 1168     		ldr	r1, [r2]
 402 004a 41F00101 		orr	r1, r1, #1
 403 004e 1160     		str	r1, [r2]
 100:HARDWARE/Mcu.c **** 	RCC->CR |= (1<<24);
 404              		.loc 1 100 2 is_stmt 1 view .LVU100
 405              		.loc 1 100 10 is_stmt 0 view .LVU101
 406 0050 1A68     		ldr	r2, [r3]
 407 0052 42F08072 		orr	r2, r2, #16777216
 408 0056 1A60     		str	r2, [r3]
 101:HARDWARE/Mcu.c **** 	while(!((RCC->CR>>25)&0x01));
 409              		.loc 1 101 2 is_stmt 1 view .LVU102
 410              	.L22:
 411              		.loc 1 101 30 discriminator 1 view .LVU103
 412              		.loc 1 101 14 is_stmt 0 discriminator 1 view .LVU104
 413 0058 084B     		ldr	r3, .L24
 414 005a 1B68     		ldr	r3, [r3]
 415              		.loc 1 101 7 discriminator 1 view .LVU105
 416 005c 13F0007F 		tst	r3, #33554432
 417 0060 FAD0     		beq	.L22
 102:HARDWARE/Mcu.c **** 	RCC->CFGR |= 0x03;	//PLLï¿½ï¿½ÎªÊ±ï¿½ï¿½ÏµÍ³Ê±ï¿½ï¿½
 418              		.loc 1 102 2 is_stmt 1 view .LVU106
 419              		.loc 1 102 12 is_stmt 0 view .LVU107
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 10


 420 0062 064A     		ldr	r2, .L24
 421 0064 9368     		ldr	r3, [r2, #8]
 422 0066 43F00303 		orr	r3, r3, #3
 423 006a 9360     		str	r3, [r2, #8]
 103:HARDWARE/Mcu.c **** 	
 104:HARDWARE/Mcu.c **** 	while(((RCC->CFGR >> 2) & 0x03) != 0x03){}	//ï¿½È´ï¿½PLLï¿½ï¿½ï¿½ï¿½ï¿½ÎªÏµÍ³Ê±ï¿½ï¿½
 424              		.loc 1 104 2 is_stmt 1 view .LVU108
 425              	.L23:
 426              		.loc 1 104 43 discriminator 1 view .LVU109
 427              		.loc 1 104 13 is_stmt 0 discriminator 1 view .LVU110
 428 006c 034B     		ldr	r3, .L24
 429 006e 9B68     		ldr	r3, [r3, #8]
 430              		.loc 1 104 26 discriminator 1 view .LVU111
 431 0070 C3F38103 		ubfx	r3, r3, #2, #2
 432              		.loc 1 104 7 discriminator 1 view .LVU112
 433 0074 032B     		cmp	r3, #3
 434 0076 F9D1     		bne	.L23
 105:HARDWARE/Mcu.c **** }
 435              		.loc 1 105 1 view .LVU113
 436 0078 7047     		bx	lr
 437              	.L25:
 438 007a 00BF     		.align	2
 439              	.L24:
 440 007c 00380240 		.word	1073887232
 441 0080 00700040 		.word	1073770496
 442 0084 003C0240 		.word	1073888256
 443              		.cfi_endproc
 444              	.LFE70:
 446              		.section	.text.SystemTickInit,"ax",%progbits
 447              		.align	1
 448              		.global	SystemTickInit
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 452              		.fpu softvfp
 454              	SystemTickInit:
 455              	.LFB71:
 106:HARDWARE/Mcu.c **** 
 107:HARDWARE/Mcu.c **** //1msÏµÍ³Ê±ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½
 108:HARDWARE/Mcu.c **** void SystemTickInit(void)
 109:HARDWARE/Mcu.c **** {
 456              		.loc 1 109 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 08B5     		push	{r3, lr}
 461              	.LCFI4:
 462              		.cfi_def_cfa_offset 8
 463              		.cfi_offset 3, -8
 464              		.cfi_offset 14, -4
 110:HARDWARE/Mcu.c **** 	RCC->APB1ENR|=0x01;				//TIM2Ê±ï¿½ï¿½Ê¹ï¿½ï¿½    
 465              		.loc 1 110 2 view .LVU115
 466              		.loc 1 110 14 is_stmt 0 view .LVU116
 467 0002 0D4A     		ldr	r2, .L28
 468 0004 536A     		ldr	r3, [r2, #36]
 469 0006 43F00103 		orr	r3, r3, #1
 470 000a 5362     		str	r3, [r2, #36]
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 11


 111:HARDWARE/Mcu.c ****  	TIM2->ARR = 1000;  				//ï¿½è¶¨ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô¶ï¿½ï¿½ï¿½×°Öµ 
 471              		.loc 1 111 3 is_stmt 1 view .LVU117
 472              		.loc 1 111 13 is_stmt 0 view .LVU118
 473 000c 4FF08043 		mov	r3, #1073741824
 474 0010 4FF47A72 		mov	r2, #1000
 475 0014 DA62     		str	r2, [r3, #44]
 112:HARDWARE/Mcu.c **** 	TIM2->PSC = 31;  				//Ô¤ï¿½ï¿½Æµï¿½ï¿½	  
 476              		.loc 1 112 2 is_stmt 1 view .LVU119
 477              		.loc 1 112 12 is_stmt 0 view .LVU120
 478 0016 1F22     		movs	r2, #31
 479 0018 9A62     		str	r2, [r3, #40]
 113:HARDWARE/Mcu.c **** 	TIM2->DIER |=1<<0;   			//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½	  
 480              		.loc 1 113 2 is_stmt 1 view .LVU121
 481              		.loc 1 113 13 is_stmt 0 view .LVU122
 482 001a DA68     		ldr	r2, [r3, #12]
 483 001c 42F00102 		orr	r2, r2, #1
 484 0020 DA60     		str	r2, [r3, #12]
 114:HARDWARE/Mcu.c **** 	TIM2->CR1|=0x01;    			//Ê¹ï¿½Ü¶ï¿½Ê±ï¿½ï¿½2
 485              		.loc 1 114 2 is_stmt 1 view .LVU123
 486              		.loc 1 114 11 is_stmt 0 view .LVU124
 487 0022 1A68     		ldr	r2, [r3]
 488 0024 42F00102 		orr	r2, r2, #1
 489 0028 1A60     		str	r2, [r3]
 115:HARDWARE/Mcu.c ****   	MY_NVIC_Init(0,0,TIM2_IRQn,0);	//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¼ï¿½ï¿½ï¿½Ö¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½ï¿½ï¿½
 490              		.loc 1 115 4 is_stmt 1 view .LVU125
 491 002a 0023     		movs	r3, #0
 492 002c 1C22     		movs	r2, #28
 493 002e 1946     		mov	r1, r3
 494 0030 1846     		mov	r0, r3
 495 0032 FFF7FEFF 		bl	MY_NVIC_Init
 496              	.LVL24:
 116:HARDWARE/Mcu.c **** }
 497              		.loc 1 116 1 is_stmt 0 view .LVU126
 498 0036 08BD     		pop	{r3, pc}
 499              	.L29:
 500              		.align	2
 501              	.L28:
 502 0038 00380240 		.word	1073887232
 503              		.cfi_endproc
 504              	.LFE71:
 506              		.section	.text.McuInit,"ax",%progbits
 507              		.align	1
 508              		.global	McuInit
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 512              		.fpu softvfp
 514              	McuInit:
 515              	.LFB72:
 117:HARDWARE/Mcu.c **** 
 118:HARDWARE/Mcu.c **** void McuInit(void)
 119:HARDWARE/Mcu.c **** {
 516              		.loc 1 119 1 is_stmt 1 view -0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 12


 521              	.LCFI5:
 522              		.cfi_def_cfa_offset 8
 523              		.cfi_offset 3, -8
 524              		.cfi_offset 14, -4
 120:HARDWARE/Mcu.c **** 	//SCB->VTOR = 0x08005000;
 121:HARDWARE/Mcu.c **** 	SYS_CLK_CONFIG();
 525              		.loc 1 121 2 view .LVU128
 526 0002 FFF7FEFF 		bl	SYS_CLK_CONFIG
 527              	.LVL25:
 122:HARDWARE/Mcu.c **** 	SystemTickInit();
 528              		.loc 1 122 2 view .LVU129
 529 0006 FFF7FEFF 		bl	SystemTickInit
 530              	.LVL26:
 123:HARDWARE/Mcu.c **** }
 531              		.loc 1 123 1 is_stmt 0 view .LVU130
 532 000a 08BD     		pop	{r3, pc}
 533              		.cfi_endproc
 534              	.LFE72:
 536              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 537              		.align	1
 538              		.global	TIM2_IRQHandler
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 542              		.fpu softvfp
 544              	TIM2_IRQHandler:
 545              	.LFB73:
 124:HARDWARE/Mcu.c **** 
 125:HARDWARE/Mcu.c **** //ï¿½ï¿½Ê±ï¿½ï¿½2ï¿½Ð¶Ï·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½	 
 126:HARDWARE/Mcu.c **** void TIM2_IRQHandler(void)
 127:HARDWARE/Mcu.c **** { 		    		  			    
 546              		.loc 1 127 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 128:HARDWARE/Mcu.c **** 	if(TIM2->SR&0X0001)//ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½
 551              		.loc 1 128 2 view .LVU132
 552              		.loc 1 128 9 is_stmt 0 view .LVU133
 553 0000 4FF08043 		mov	r3, #1073741824
 554 0004 1B69     		ldr	r3, [r3, #16]
 555              		.loc 1 128 4 view .LVU134
 556 0006 13F0010F 		tst	r3, #1
 557 000a 14D0     		beq	.L35
 127:HARDWARE/Mcu.c **** 	if(TIM2->SR&0X0001)//ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½
 558              		.loc 1 127 1 view .LVU135
 559 000c 30B4     		push	{r4, r5}
 560              	.LCFI6:
 561              		.cfi_def_cfa_offset 8
 562              		.cfi_offset 4, -8
 563              		.cfi_offset 5, -4
 129:HARDWARE/Mcu.c **** 	{
 130:HARDWARE/Mcu.c **** 		SYS_TICK++;			
 564              		.loc 1 130 3 is_stmt 1 view .LVU136
 565              		.loc 1 130 11 is_stmt 0 view .LVU137
 566 000e 0D49     		ldr	r1, .L38
 567 0010 D1E90023 		ldrd	r2, [r1]
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 13


 568 0014 541C     		adds	r4, r2, #1
 569 0016 43F10005 		adc	r5, r3, #0
 570 001a C1E90045 		strd	r4, [r1]
 131:HARDWARE/Mcu.c **** 		TaskManger.Tick++;
 571              		.loc 1 131 3 is_stmt 1 view .LVU138
 572              		.loc 1 131 13 is_stmt 0 view .LVU139
 573 001e 0A4A     		ldr	r2, .L38+4
 574 0020 5368     		ldr	r3, [r2, #4]
 575              		.loc 1 131 18 view .LVU140
 576 0022 0133     		adds	r3, r3, #1
 577 0024 5360     		str	r3, [r2, #4]
 132:HARDWARE/Mcu.c **** 	}		
 133:HARDWARE/Mcu.c **** 	TIM2->SR&=~(1<<0);//ï¿½ï¿½ï¿½ï¿½Ð¶Ï±ï¿½Ö¾Î» 	    
 578              		.loc 1 133 2 is_stmt 1 view .LVU141
 579              		.loc 1 133 10 is_stmt 0 view .LVU142
 580 0026 4FF08042 		mov	r2, #1073741824
 581 002a 1369     		ldr	r3, [r2, #16]
 582 002c 23F00103 		bic	r3, r3, #1
 583 0030 1361     		str	r3, [r2, #16]
 134:HARDWARE/Mcu.c **** }
 584              		.loc 1 134 1 view .LVU143
 585 0032 30BC     		pop	{r4, r5}
 586              	.LCFI7:
 587              		.cfi_restore 5
 588              		.cfi_restore 4
 589              		.cfi_def_cfa_offset 0
 590 0034 7047     		bx	lr
 591              	.L35:
 133:HARDWARE/Mcu.c **** }
 592              		.loc 1 133 2 is_stmt 1 view .LVU144
 133:HARDWARE/Mcu.c **** }
 593              		.loc 1 133 10 is_stmt 0 view .LVU145
 594 0036 4FF08042 		mov	r2, #1073741824
 595 003a 1369     		ldr	r3, [r2, #16]
 596 003c 23F00103 		bic	r3, r3, #1
 597 0040 1361     		str	r3, [r2, #16]
 598 0042 7047     		bx	lr
 599              	.L39:
 600              		.align	2
 601              	.L38:
 602 0044 00000000 		.word	SYS_TICK
 603 0048 00000000 		.word	TaskManger
 604              		.cfi_endproc
 605              	.LFE73:
 607              		.section	.text.delay_ms,"ax",%progbits
 608              		.align	1
 609              		.global	delay_ms
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu softvfp
 615              	delay_ms:
 616              	.LVL27:
 617              	.LFB74:
 135:HARDWARE/Mcu.c **** 
 136:HARDWARE/Mcu.c **** void delay_ms(u64 nms)
 137:HARDWARE/Mcu.c **** {
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 14


 618              		.loc 1 137 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		.loc 1 137 1 is_stmt 0 view .LVU147
 623 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 624              	.LCFI8:
 625              		.cfi_def_cfa_offset 24
 626              		.cfi_offset 3, -24
 627              		.cfi_offset 4, -20
 628              		.cfi_offset 5, -16
 629              		.cfi_offset 6, -12
 630              		.cfi_offset 7, -8
 631              		.cfi_offset 14, -4
 632 0002 0646     		mov	r6, r0
 633 0004 0F46     		mov	r7, r1
 138:HARDWARE/Mcu.c **** 	u64 tick = SYS_TICK;
 634              		.loc 1 138 2 is_stmt 1 view .LVU148
 635              		.loc 1 138 6 is_stmt 0 view .LVU149
 636 0006 064B     		ldr	r3, .L43
 637 0008 D3E90045 		ldrd	r4, [r3]
 638              	.LVL28:
 139:HARDWARE/Mcu.c **** 	while(MsTickDiff(tick) <= nms);
 639              		.loc 1 139 2 is_stmt 1 view .LVU150
 640              	.L41:
 641              		.loc 1 139 32 discriminator 1 view .LVU151
 642              		.loc 1 139 8 is_stmt 0 discriminator 1 view .LVU152
 643 000c 2046     		mov	r0, r4
 644 000e 2946     		mov	r1, r5
 645 0010 FFF7FEFF 		bl	MsTickDiff
 646              	.LVL29:
 647              		.loc 1 139 7 discriminator 1 view .LVU153
 648 0014 8F42     		cmp	r7, r1
 649 0016 08BF     		it	eq
 650 0018 8642     		cmpeq	r6, r0
 651 001a F7D2     		bcs	.L41
 140:HARDWARE/Mcu.c **** }
 652              		.loc 1 140 1 view .LVU154
 653 001c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 654              	.LVL30:
 655              	.L44:
 656              		.loc 1 140 1 view .LVU155
 657 001e 00BF     		.align	2
 658              	.L43:
 659 0020 00000000 		.word	SYS_TICK
 660              		.cfi_endproc
 661              	.LFE74:
 663              		.comm	SYS_TICK,8,8
 664              		.text
 665              	.Letext0:
 666              		.file 2 "/Users/shuuyou/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 667              		.file 3 "/Users/shuuyou/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 668              		.file 4 "Inc/core_cm3.h"
 669              		.file 5 "Inc/stm32l152xe.h"
 670              		.file 6 "/Users/shuuyou/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 671              		.file 7 "/Users/shuuyou/gcc-arm-none-eabi/arm-none-eabi/include/sys/_types.h"
 672              		.file 8 "/Users/shuuyou/gcc-arm-none-eabi/arm-none-eabi/include/sys/reent.h"
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 15


 673              		.file 9 "/Users/shuuyou/gcc-arm-none-eabi/arm-none-eabi/include/sys/lock.h"
 674              		.file 10 "APP/inc/public.h"
 675              		.file 11 "RML1028B/RML1028B.h"
 676              		.file 12 "HARDWARE/inc/Temputer.h"
 677              		.file 13 "HARDWARE/inc/Adc.h"
 678              		.file 14 "HARDWARE/inc/Timer.h"
 679              		.file 15 "HARDWARE/inc/Control.h"
 680              		.file 16 "TOOL/inc/malloc.h"
 681              		.file 17 "TOOL/inc/TaskManger.h"
 682              		.file 18 "DISPALY/inc/DispManger.h"
 683              		.file 19 "TOOL/inc/CrcUtil.h"
 684              		.file 20 "APP/inc/VolPro.h"
 685              		.file 21 "APP/inc/FreqPro.h"
 686              		.file 22 "APP/inc/ParasCheckPro.h"
 687              		.file 23 "APP/inc/TemputerPro.h"
ARM GAS  /var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 Mcu.c
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:16     .text.MsTickDiff:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:24     .text.MsTickDiff:0000000000000000 MsTickDiff
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:84     .text.MsTickDiff:0000000000000030 $d
                            *COM*:0000000000000008 SYS_TICK
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:89     .text.MY_NVIC_SetVectorTable:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:96     .text.MY_NVIC_SetVectorTable:0000000000000000 MY_NVIC_SetVectorTable
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:120    .text.MY_NVIC_SetVectorTable:0000000000000010 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:125    .text.MY_NVIC_PriorityGroupConfig:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:132    .text.MY_NVIC_PriorityGroupConfig:0000000000000000 MY_NVIC_PriorityGroupConfig
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:184    .text.MY_NVIC_PriorityGroupConfig:0000000000000024 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:189    .text.MY_NVIC_Init:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:196    .text.MY_NVIC_Init:0000000000000000 MY_NVIC_Init
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:269    .text.MY_NVIC_Init:0000000000000048 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:274    .text.SystemInit:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:281    .text.SystemInit:0000000000000000 SystemInit
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:331    .text.SystemInit:0000000000000040 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:338    .text.SYS_CLK_CONFIG:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:345    .text.SYS_CLK_CONFIG:0000000000000000 SYS_CLK_CONFIG
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:440    .text.SYS_CLK_CONFIG:000000000000007c $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:447    .text.SystemTickInit:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:454    .text.SystemTickInit:0000000000000000 SystemTickInit
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:502    .text.SystemTickInit:0000000000000038 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:507    .text.McuInit:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:514    .text.McuInit:0000000000000000 McuInit
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:537    .text.TIM2_IRQHandler:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:544    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:602    .text.TIM2_IRQHandler:0000000000000044 $d
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:608    .text.delay_ms:0000000000000000 $t
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:615    .text.delay_ms:0000000000000000 delay_ms
/var/folders/ww/n4ctlbrs3x70633t9y2ks63c0000gn/T//cc1rwbos.s:659    .text.delay_ms:0000000000000020 $d

UNDEFINED SYMBOLS
TaskManger
