//
// File created by:  ncverilog
// Do not modify this file
//
/home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv
/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v
+incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src
+nc64bit
+access+r
+define+FSDB_FILE=\"JAM.fsdb\"
