// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_ht_inputLogic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        requestParser2hashTable_V_dout,
        requestParser2hashTable_V_empty_n,
        requestParser2hashTable_V_read,
        hashValueBuffer_V_V_din,
        hashValueBuffer_V_V_full_n,
        hashValueBuffer_V_V_write,
        hashKeyBuffer_V_V_din,
        hashKeyBuffer_V_V_full_n,
        hashKeyBuffer_V_V_write,
        in2hashKeyLength_V_V_din,
        in2hashKeyLength_V_V_full_n,
        in2hashKeyLength_V_V_write,
        hashMdBuffer_V_V_din,
        hashMdBuffer_V_V_full_n,
        hashMdBuffer_V_V_write,
        in2cc_V_din,
        in2cc_V_full_n,
        in2cc_V_write,
        in2ccMd_V_din,
        in2ccMd_V_full_n,
        in2ccMd_V_write,
        in2hash_V_din,
        in2hash_V_full_n,
        in2hash_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st4_fsm3_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_ST_st0_fsm3_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_7E = 32'b1111110;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_BF = 32'b10111111;
parameter    ap_const_lv32_C0 = 32'b11000000;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv32_7D = 32'b1111101;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_9 = 8'b1001;
parameter    ap_const_lv8_F8 = 8'b11111000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv128_lc_2 = 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv124_0 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv256_lc_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] requestParser2hashTable_V_dout;
input   requestParser2hashTable_V_empty_n;
output   requestParser2hashTable_V_read;
output  [63:0] hashValueBuffer_V_V_din;
input   hashValueBuffer_V_V_full_n;
output   hashValueBuffer_V_V_write;
output  [63:0] hashKeyBuffer_V_V_din;
input   hashKeyBuffer_V_V_full_n;
output   hashKeyBuffer_V_V_write;
output  [7:0] in2hashKeyLength_V_V_din;
input   in2hashKeyLength_V_V_full_n;
output   in2hashKeyLength_V_V_write;
output  [127:0] hashMdBuffer_V_V_din;
input   hashMdBuffer_V_V_full_n;
output   hashMdBuffer_V_V_write;
output  [129:0] in2cc_V_din;
input   in2cc_V_full_n;
output   in2cc_V_write;
output  [63:0] in2ccMd_V_din;
input   in2ccMd_V_full_n;
output   in2ccMd_V_write;
output  [129:0] in2hash_V_din;
input   in2hash_V_full_n;
output   in2hash_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg requestParser2hashTable_V_read;
reg hashValueBuffer_V_V_write;
reg hashKeyBuffer_V_V_write;
reg in2hashKeyLength_V_V_write;
reg[127:0] hashMdBuffer_V_V_din;
reg hashMdBuffer_V_V_write;
reg[129:0] in2cc_V_din;
reg in2cc_V_write;
reg[63:0] in2ccMd_V_din;
reg in2ccMd_V_write;
reg[129:0] in2hash_V_din;
reg in2hash_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_29;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_40;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_48;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm3 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm3_0;
reg    ap_sig_bdd_56;
wire   [0:0] tmp_49_nbreadreq_fu_236_p3;
reg    ap_sig_bdd_81;
reg   [0:0] iState_load_reg_1220 = 1'b0;
reg   [0:0] tmp_49_reg_1224 = 1'b0;
reg   [0:0] tmp_295_reg_1233 = 1'b0;
reg   [0:0] tmp_296_reg_1237 = 1'b0;
reg   [0:0] tmp_reg_1273 = 1'b0;
reg    ap_sig_bdd_115;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_121;
reg   [0:0] ap_reg_ppstg_iState_load_reg_1220_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 = 1'b0;
reg   [0:0] tmp_161_reg_1288 = 1'b0;
reg   [0:0] tmp_s_reg_1253 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 = 1'b0;
reg   [0:0] tmp_297_reg_1306 = 1'b0;
reg   [0:0] tmp_163_reg_1315 = 1'b0;
reg    ap_sig_bdd_176;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_181;
reg   [0:0] ap_reg_ppstg_iState_load_reg_1220_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 = 1'b0;
reg   [0:0] tmp_165_reg_1292 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 = 1'b0;
reg   [0:0] tmp_164_reg_1319 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 = 1'b0;
reg   [0:0] tmp_168_reg_1343 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 = 1'b0;
reg    ap_sig_bdd_249;
reg    ap_sig_cseq_ST_st4_fsm3_1;
reg    ap_sig_bdd_254;
reg   [0:0] iState = 1'b0;
reg   [7:0] bufferWordMd_keyLength_V = 8'b00000000;
reg   [1:0] wordCounter_V_1 = 2'b00;
reg   [7:0] keyLength_V = 8'b00000000;
reg   [1:0] keyWordCounter_V = 2'b00;
reg   [127:0] bufferWord_data_V = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] bufferWordMd_operation_V = 8'b00000000;
reg   [15:0] bufferWordMd_valueLength_V = 16'b0000000000000000;
reg   [63:0] reg_511 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_516 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] ap_reg_ppstg_reg_516_pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [123:0] p_Val2_s_fu_525_p1;
reg   [123:0] p_Val2_s_reg_1228 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [123:0] ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_295_fu_529_p3;
wire   [7:0] tmp_operation_V_1_fu_537_p4;
reg   [7:0] tmp_operation_V_1_reg_1241 = 8'b00000000;
reg   [7:0] ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1 = 8'b00000000;
reg   [7:0] ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2 = 8'b00000000;
reg   [15:0] tmp_valueLength_V_1_reg_1247 = 16'b0000000000000000;
reg   [15:0] ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1 = 16'b0000000000000000;
reg   [15:0] ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2 = 16'b0000000000000000;
wire   [0:0] tmp_s_fu_557_p2;
wire   [7:0] tmp_298_fu_563_p1;
reg   [7:0] tmp_298_reg_1258 = 8'b00000000;
reg   [2:0] tmp_61_reg_1263 = 3'b000;
reg   [2:0] ap_reg_ppstg_tmp_61_reg_1263_pp0_it1 = 3'b000;
reg   [255:0] tmp_4_reg_1268 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_293_fu_583_p3;
wire   [7:0] tmp_V_55_fu_615_p3;
reg   [7:0] tmp_V_55_reg_1281 = 8'b00000000;
reg   [7:0] ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2 = 8'b00000000;
wire   [0:0] tmp_161_fu_628_p2;
wire   [0:0] tmp_165_fu_634_p2;
wire   [0:0] ap_reg_ppstg_tmp_165_reg_1292_pp0_it1;
wire   [6:0] tmp_169_fu_651_p3;
reg   [6:0] tmp_169_reg_1296 = 7'b0000000;
wire   [6:0] Hi_assign_fu_659_p2;
reg   [6:0] Hi_assign_reg_1301 = 7'b0000000;
wire   [0:0] tmp_297_fu_670_p3;
wire   [127:0] p_Result_56_fu_678_p1;
reg   [127:0] p_Result_56_reg_1310 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_163_fu_688_p2;
wire   [0:0] tmp_164_fu_694_p2;
wire   [0:0] ap_reg_ppstg_tmp_164_reg_1319_pp0_it1;
wire   [0:0] tmp_320_fu_715_p2;
reg   [0:0] tmp_320_reg_1323 = 1'b0;
wire   [7:0] tmp_322_fu_721_p3;
reg   [7:0] tmp_322_reg_1328 = 8'b00000000;
wire   [7:0] tmp_323_fu_729_p3;
reg   [7:0] tmp_323_reg_1333 = 8'b00000000;
wire   [7:0] tmp_324_fu_737_p3;
reg   [7:0] tmp_324_reg_1338 = 8'b00000000;
wire   [0:0] tmp_168_fu_745_p2;
wire   [0:0] tmp_301_fu_811_p2;
reg   [0:0] tmp_301_reg_1347 = 1'b0;
wire   [7:0] tmp_304_fu_821_p3;
reg   [7:0] tmp_304_reg_1352 = 8'b00000000;
wire   [7:0] tmp_305_fu_829_p3;
reg   [7:0] tmp_305_reg_1357 = 8'b00000000;
wire   [7:0] tmp_306_fu_837_p3;
reg   [7:0] tmp_306_reg_1362 = 8'b00000000;
wire   [127:0] p_Result_54_fu_951_p2;
reg   [127:0] p_Result_54_reg_1367 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [127:0] p_Result_58_fu_1050_p2;
reg   [127:0] p_Result_58_reg_1372 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [127:0] p_Result_57_fu_1140_p2;
reg   [127:0] p_Result_57_reg_1377 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [7:0] ap_reg_phiprechg_keyLength_V_new_reg_299pp0_it1;
reg   [7:0] keyLength_V_new_phi_fu_302_p6;
wire   [7:0] tmp_170_fu_640_p2;
reg   [0:0] ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1 = 1'b0;
reg   [0:0] wordCounter_V_1_new_phi_fu_315_p4;
wire   [0:0] ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it0;
wire   [7:0] ap_reg_phiprechg_keyLength_V_new_1_reg_323pp0_it1;
reg   [7:0] keyLength_V_new_1_phi_fu_327_p4;
wire   [0:0] ap_reg_phiprechg_wordCounter_V_1_flag_2_reg_335pp0_it1;
reg   [0:0] wordCounter_V_1_flag_2_phi_fu_338_p4;
wire   [1:0] tmp_162_fu_681_p2;
wire   [1:0] ap_reg_phiprechg_wordCounter_V_1_new_2_reg_346pp0_it1;
reg   [1:0] wordCounter_V_1_new_2_phi_fu_349_p4;
wire   [1:0] tmp_171_fu_751_p2;
wire   [1:0] ap_reg_phiprechg_storemerge_reg_356pp0_it1;
reg   [1:0] storemerge_phi_fu_359_p4;
wire   [0:0] ap_reg_phiprechg_keyLength_V_flag_4_reg_366pp0_it1;
reg   [0:0] keyLength_V_flag_4_phi_fu_369_p6;
wire   [7:0] tmp_172_fu_764_p2;
wire   [7:0] ap_reg_phiprechg_keyLength_V_new_4_reg_380pp0_it1;
reg   [7:0] keyLength_V_new_4_phi_fu_383_p6;
reg   [0:0] ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 = 1'b0;
reg   [0:0] wordCounter_V_1_flag_4_phi_fu_397_p8;
wire   [0:0] ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it0;
wire   [1:0] wordCounter_V_1_new_cast_fu_665_p1;
wire   [1:0] ap_reg_phiprechg_wordCounter_V_1_new_4_reg_412pp0_it1;
reg   [1:0] wordCounter_V_1_new_4_phi_fu_416_p8;
reg   [0:0] ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 = 1'b0;
reg   [0:0] keyLength_V_flag_6_phi_fu_433_p8;
wire   [0:0] ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it0;
wire   [7:0] ap_reg_phiprechg_keyLength_V_new_6_reg_448pp0_it1;
reg   [7:0] keyLength_V_new_6_phi_fu_452_p8;
reg   [7:0] ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1 = 8'b00000000;
reg   [7:0] ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2 = 8'b00000000;
reg   [7:0] ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3 = 8'b00000000;
wire   [7:0] ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it0;
wire   [127:0] p_Result_55_fu_963_p4;
wire   [129:0] tmp_1_fu_1156_p3;
wire   [129:0] tmp_8_fu_1181_p3;
wire   [129:0] tmp_5_fu_1190_p3;
wire   [63:0] tmp_2_fu_1165_p5;
wire   [63:0] tmp_6_fu_1207_p5;
wire   [127:0] p_Result_s_fu_871_p5;
wire   [7:0] Lo_assign_fu_700_p3;
wire   [3:0] tmp_338_fu_647_p1;
wire   [7:0] Hi_assign_s_fu_709_p2;
wire   [7:0] grp_fu_506_p2;
wire   [3:0] tmp_300_fu_779_p1;
wire   [6:0] tmp_166_fu_783_p3;
wire   [6:0] tmp_167_fu_791_p2;
wire  signed [8:0] tmp_250_cast_fu_797_p1;
wire   [8:0] Lo_assign_cast1_fu_771_p1;
wire  signed [8:0] Hi_assign_9_fu_801_p2;
wire   [31:0] Lo_assign_cast_fu_775_p1;
wire  signed [31:0] Hi_assign_11_cast_fu_807_p1;
wire   [7:0] tmp_302_fu_817_p1;
wire   [6:0] tmp_339_fu_889_p2;
wire   [63:0] tmp_340_fu_894_p1;
wire   [63:0] tmp_341_fu_898_p2;
wire   [63:0] p_Result_53_fu_904_p2;
wire  signed [7:0] tmp_343_fu_914_p1;
wire  signed [7:0] tmp_344_fu_917_p2;
wire   [127:0] tmp_345_fu_923_p1;
wire   [127:0] tmp_346_fu_927_p2;
wire   [127:0] tmp_347_fu_933_p2;
wire   [127:0] loc_V_fu_910_p1;
wire   [127:0] tmp_348_fu_939_p2;
wire   [127:0] tmp_349_fu_945_p2;
wire   [7:0] tmp_325_fu_976_p2;
wire   [127:0] loc_V_4_fu_972_p1;
wire   [127:0] tmp_326_fu_981_p1;
wire   [127:0] tmp_329_fu_991_p2;
reg   [127:0] tmp_330_fu_997_p4;
wire   [127:0] tmp_327_fu_984_p1;
wire   [127:0] tmp_328_fu_987_p1;
wire   [127:0] tmp_332_fu_1014_p2;
wire   [127:0] tmp_333_fu_1020_p2;
wire   [127:0] p_demorgan_fu_1026_p2;
wire   [127:0] tmp_334_fu_1032_p2;
wire   [127:0] tmp_331_fu_1007_p3;
wire   [127:0] tmp_335_fu_1038_p2;
wire   [127:0] tmp_336_fu_1044_p2;
wire   [7:0] tmp_307_fu_1066_p2;
wire   [127:0] loc_V_3_fu_1062_p1;
wire   [127:0] tmp_308_fu_1071_p1;
wire   [127:0] tmp_311_fu_1081_p2;
reg   [127:0] tmp_312_fu_1087_p4;
wire   [127:0] tmp_309_fu_1074_p1;
wire   [127:0] tmp_310_fu_1077_p1;
wire   [127:0] tmp_314_fu_1104_p2;
wire   [127:0] tmp_315_fu_1110_p2;
wire   [127:0] p_demorgan2_fu_1116_p2;
wire   [127:0] tmp_316_fu_1122_p2;
wire   [127:0] tmp_313_fu_1097_p3;
wire   [127:0] tmp_317_fu_1128_p2;
wire   [127:0] tmp_318_fu_1134_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg   [1:0] ap_NS_fsm3;
reg    ap_sig_bdd_506;
reg    ap_sig_bdd_262;
reg    ap_sig_bdd_100;
reg    ap_sig_bdd_325;
reg    ap_sig_bdd_1075;
reg    ap_sig_bdd_1077;
reg    ap_sig_bdd_1080;
reg    ap_sig_bdd_1082;
reg    ap_sig_bdd_1072;
reg    ap_sig_bdd_1073;
reg    ap_sig_bdd_1086;
reg    ap_sig_bdd_1090;
reg    ap_sig_bdd_1092;
reg    ap_sig_bdd_1089;
reg    ap_sig_bdd_1099;
reg    ap_sig_bdd_1102;
reg    ap_sig_bdd_1096;
reg    ap_sig_bdd_1106;
reg    ap_sig_bdd_1108;
reg    ap_sig_bdd_1110;
reg    ap_sig_bdd_1112;
reg    ap_sig_bdd_1114;
reg    ap_sig_bdd_504;
reg    ap_sig_bdd_1118;
reg    ap_sig_bdd_1120;
reg    ap_sig_bdd_1123;
reg    ap_sig_bdd_1117;
reg    ap_sig_bdd_539;
reg    ap_sig_bdd_553;




/// Hi_assign_reg_1301 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_Hi_assign_reg_1301
    if (ap_rst == 1'b1) begin
        Hi_assign_reg_1301[3] <= 1'b0;
        Hi_assign_reg_1301[4] <= 1'b0;
        Hi_assign_reg_1301[5] <= 1'b0;
        Hi_assign_reg_1301[6] <= 1'b0;
    end else begin
        if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_161_fu_628_p2) & ~(ap_const_lv1_0 == tmp_165_fu_634_p2))) begin
                        Hi_assign_reg_1301[6 : 3] <= Hi_assign_fu_659_p2[6 : 3];
        end
    end
end

/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// the current state (ap_CS_fsm3) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm3
    if (ap_rst == 1'b1) begin
        ap_CS_fsm3 <= ap_ST_st0_fsm3_0;
    end else begin
        ap_CS_fsm3 <= ap_NS_fsm3;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1 <= ap_const_lv8_0;
    end else begin
        if (ap_sig_bdd_262) begin
            if (ap_sig_bdd_506) begin
                ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1 <= ap_const_lv8_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1 <= ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2 <= ap_const_lv8_0;
    end else begin
        if (ap_sig_bdd_325) begin
            if (ap_sig_bdd_100) begin
                ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2 <= tmp_V_55_fu_615_p3;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2 <= ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it1;
            end
        end
    end
end

/// ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3 <= ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it2;
        end
    end
end

/// ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
            ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 <= ap_const_lv1_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 <= ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it0;
        end
    end
end

/// ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
            ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 <= ap_const_lv1_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 <= ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it0;
        end
    end
end

/// ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_262) begin
            if (ap_sig_bdd_506) begin
                ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1 <= ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it0;
            end
        end
    end
end

/// ap_reg_ppstg_iState_load_reg_1220_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_iState_load_reg_1220_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_iState_load_reg_1220_pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_iState_load_reg_1220_pp0_it1 <= iState_load_reg_1220;
        end
    end
end

/// ap_reg_ppstg_iState_load_reg_1220_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_iState_load_reg_1220_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_iState_load_reg_1220_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_iState_load_reg_1220_pp0_it2 <= ap_reg_ppstg_iState_load_reg_1220_pp0_it1;
        end
    end
end

/// ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1 <= p_Val2_s_reg_1228;
        end
    end
end

/// ap_reg_ppstg_reg_516_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_reg_516_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_reg_516_pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_reg_516_pp0_it1 <= reg_516;
        end
    end
end

/// ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_161_reg_1288_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 <= tmp_161_reg_1288;
        end
    end
end

/// ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_163_reg_1315_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 <= tmp_163_reg_1315;
        end
    end
end

/// ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_164_reg_1319_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 <= tmp_164_reg_1319;
        end
    end
end

/// ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_165_reg_1292_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 <= tmp_165_reg_1292;
        end
    end
end

/// ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_168_reg_1343_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 <= tmp_168_reg_1343;
        end
    end
end

/// ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_295_reg_1233_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 <= tmp_295_reg_1233;
        end
    end
end

/// ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_295_reg_1233_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 <= ap_reg_ppstg_tmp_295_reg_1233_pp0_it1;
        end
    end
end

/// ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_49_reg_1224_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 <= tmp_49_reg_1224;
        end
    end
end

/// ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_49_reg_1224_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 <= ap_reg_ppstg_tmp_49_reg_1224_pp0_it1;
        end
    end
end

/// ap_reg_ppstg_tmp_61_reg_1263_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_61_reg_1263_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_61_reg_1263_pp0_it1 <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_61_reg_1263_pp0_it1 <= tmp_61_reg_1263;
        end
    end
end

/// ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2 <= tmp_V_55_reg_1281;
        end
    end
end

/// ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1 <= tmp_operation_V_1_reg_1241;
        end
    end
end

/// ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2 <= ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1;
        end
    end
end

/// ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_s_reg_1253_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 <= tmp_s_reg_1253;
        end
    end
end

/// ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1 <= tmp_valueLength_V_1_reg_1247;
        end
    end
end

/// ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2 <= ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1;
        end
    end
end

/// bufferWordMd_keyLength_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_bufferWordMd_keyLength_V
    if (ap_rst == 1'b1) begin
        bufferWordMd_keyLength_V <= ap_const_lv8_0;
    end else begin
        if (((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249))) begin
            bufferWordMd_keyLength_V <= ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it3;
        end
    end
end

/// bufferWordMd_operation_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_bufferWordMd_operation_V
    if (ap_rst == 1'b1) begin
        bufferWordMd_operation_V <= ap_const_lv8_0;
    end else begin
        if (((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            bufferWordMd_operation_V <= ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it1;
        end
    end
end

/// bufferWordMd_valueLength_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_bufferWordMd_valueLength_V
    if (ap_rst == 1'b1) begin
        bufferWordMd_valueLength_V <= ap_const_lv16_0;
    end else begin
        if (((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            bufferWordMd_valueLength_V <= ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it1;
        end
    end
end

/// bufferWord_data_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_bufferWord_data_V
    if (ap_rst == 1'b1) begin
        bufferWord_data_V <= ap_const_lv128_lc_1;
    end else begin
        if (ap_sig_bdd_1072) begin
            if (ap_sig_bdd_1082) begin
                bufferWord_data_V <= p_Result_57_fu_1140_p2;
            end else if (ap_sig_bdd_1080) begin
                bufferWord_data_V <= p_Result_58_fu_1050_p2;
            end else if (ap_sig_bdd_1077) begin
                bufferWord_data_V <= p_Result_54_fu_951_p2;
            end else if (ap_sig_bdd_1075) begin
                bufferWord_data_V <= p_Result_s_fu_871_p5;
            end
        end
    end
end

/// iState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_iState
    if (ap_rst == 1'b1) begin
        iState <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_1089) begin
            if (ap_sig_bdd_1092) begin
                iState <= ap_const_lv1_0;
            end else if (ap_sig_bdd_1090) begin
                iState <= ap_const_lv1_1;
            end
        end
    end
end

/// iState_load_reg_1220 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_iState_load_reg_1220
    if (ap_rst == 1'b1) begin
        iState_load_reg_1220 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            iState_load_reg_1220 <= iState;
        end
    end
end

/// keyLength_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_keyLength_V
    if (ap_rst == 1'b1) begin
        keyLength_V <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == keyLength_V_flag_6_phi_fu_433_p8))) begin
            keyLength_V <= keyLength_V_new_6_phi_fu_452_p8;
        end
    end
end

/// keyWordCounter_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_keyWordCounter_V
    if (ap_rst == 1'b1) begin
        keyWordCounter_V <= ap_const_lv2_0;
    end else begin
        if (ap_sig_bdd_1117) begin
            if (ap_sig_bdd_1123) begin
                keyWordCounter_V <= storemerge_phi_fu_359_p4;
            end else if (ap_sig_bdd_1120) begin
                keyWordCounter_V <= ap_const_lv2_1;
            end else if (ap_sig_bdd_1118) begin
                keyWordCounter_V <= ap_const_lv2_0;
            end
        end
    end
end

/// p_Result_54_reg_1367 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Result_54_reg_1367
    if (ap_rst == 1'b1) begin
        p_Result_54_reg_1367 <= ap_const_lv128_lc_1;
    end else begin
        if (((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it1))) begin
            p_Result_54_reg_1367 <= p_Result_54_fu_951_p2;
        end
    end
end

/// p_Result_56_reg_1310 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Result_56_reg_1310
    if (ap_rst == 1'b1) begin
        p_Result_56_reg_1310 <= ap_const_lv128_lc_1;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_297_fu_670_p3))) begin
            p_Result_56_reg_1310 <= p_Result_56_fu_678_p1;
        end
    end
end

/// p_Result_57_reg_1377 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Result_57_reg_1377
    if (ap_rst == 1'b1) begin
        p_Result_57_reg_1377 <= ap_const_lv128_lc_1;
    end else begin
        if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it1))) begin
            p_Result_57_reg_1377 <= p_Result_57_fu_1140_p2;
        end
    end
end

/// p_Result_58_reg_1372 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Result_58_reg_1372
    if (ap_rst == 1'b1) begin
        p_Result_58_reg_1372 <= ap_const_lv128_lc_1;
    end else begin
        if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it1))) begin
            p_Result_58_reg_1372 <= p_Result_58_fu_1050_p2;
        end
    end
end

/// p_Val2_s_reg_1228 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Val2_s_reg_1228
    if (ap_rst == 1'b1) begin
        p_Val2_s_reg_1228 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            p_Val2_s_reg_1228 <= p_Val2_s_fu_525_p1;
        end
    end
end

/// reg_511 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_511
    if (ap_rst == 1'b1) begin
        reg_511 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
            reg_511 <= {{requestParser2hashTable_V_dout[ap_const_lv32_BF : ap_const_lv32_80]}};
        end
    end
end

/// reg_516 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_516
    if (ap_rst == 1'b1) begin
        reg_516 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
            reg_516 <= {{requestParser2hashTable_V_dout[ap_const_lv32_FF : ap_const_lv32_C0]}};
        end
    end
end

/// tmp_161_reg_1288 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_161_reg_1288
    if (ap_rst == 1'b1) begin
        tmp_161_reg_1288 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_161_reg_1288 <= tmp_161_fu_628_p2;
        end
    end
end

/// tmp_163_reg_1315 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_163_reg_1315
    if (ap_rst == 1'b1) begin
        tmp_163_reg_1315 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_163_reg_1315 <= tmp_163_fu_688_p2;
        end
    end
end

/// tmp_164_reg_1319 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_164_reg_1319
    if (ap_rst == 1'b1) begin
        tmp_164_reg_1319 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2))) begin
            tmp_164_reg_1319 <= tmp_164_fu_694_p2;
        end
    end
end

/// tmp_165_reg_1292 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_165_reg_1292
    if (ap_rst == 1'b1) begin
        tmp_165_reg_1292 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_161_fu_628_p2))) begin
            tmp_165_reg_1292 <= tmp_165_fu_634_p2;
        end
    end
end

/// tmp_168_reg_1343 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_168_reg_1343
    if (ap_rst == 1'b1) begin
        tmp_168_reg_1343 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_168_reg_1343 <= tmp_168_fu_745_p2;
        end
    end
end

/// tmp_169_reg_1296 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_169_reg_1296
    if (ap_rst == 1'b1) begin
        tmp_169_reg_1296[3] <= 1'b0;
        tmp_169_reg_1296[4] <= 1'b0;
        tmp_169_reg_1296[5] <= 1'b0;
        tmp_169_reg_1296[6] <= 1'b0;
    end else begin
        if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_161_fu_628_p2) & ~(ap_const_lv1_0 == tmp_165_fu_634_p2))) begin
                        tmp_169_reg_1296[6 : 3] <= tmp_169_fu_651_p3[6 : 3];
        end
    end
end

/// tmp_295_reg_1233 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_295_reg_1233
    if (ap_rst == 1'b1) begin
        tmp_295_reg_1233 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_295_reg_1233 <= requestParser2hashTable_V_dout[ap_const_lv32_7C];
        end
    end
end

/// tmp_296_reg_1237 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_296_reg_1237
    if (ap_rst == 1'b1) begin
        tmp_296_reg_1237 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_296_reg_1237 <= requestParser2hashTable_V_dout[ap_const_lv32_7E];
        end
    end
end

/// tmp_297_reg_1306 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_297_reg_1306
    if (ap_rst == 1'b1) begin
        tmp_297_reg_1306 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_297_reg_1306 <= wordCounter_V_1[ap_const_lv32_1];
        end
    end
end

/// tmp_298_reg_1258 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_298_reg_1258
    if (ap_rst == 1'b1) begin
        tmp_298_reg_1258 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3))) begin
            tmp_298_reg_1258 <= tmp_298_fu_563_p1;
        end
    end
end

/// tmp_301_reg_1347 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_301_reg_1347
    if (ap_rst == 1'b1) begin
        tmp_301_reg_1347 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & ~(ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_301_reg_1347 <= tmp_301_fu_811_p2;
        end
    end
end

/// tmp_304_reg_1352 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_304_reg_1352
    if (ap_rst == 1'b1) begin
        tmp_304_reg_1352 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & ~(ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_304_reg_1352 <= tmp_304_fu_821_p3;
        end
    end
end

/// tmp_305_reg_1357 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_305_reg_1357
    if (ap_rst == 1'b1) begin
        tmp_305_reg_1357 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & ~(ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_305_reg_1357 <= tmp_305_fu_829_p3;
        end
    end
end

/// tmp_306_reg_1362 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_306_reg_1362
    if (ap_rst == 1'b1) begin
        tmp_306_reg_1362 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & ~(ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_306_reg_1362 <= tmp_306_fu_837_p3;
        end
    end
end

/// tmp_320_reg_1323 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_320_reg_1323
    if (ap_rst == 1'b1) begin
        tmp_320_reg_1323 <= ap_const_lv1_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_320_reg_1323 <= tmp_320_fu_715_p2;
        end
    end
end

/// tmp_322_reg_1328 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_322_reg_1328
    if (ap_rst == 1'b1) begin
        tmp_322_reg_1328 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_322_reg_1328 <= tmp_322_fu_721_p3;
        end
    end
end

/// tmp_323_reg_1333 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_323_reg_1333
    if (ap_rst == 1'b1) begin
        tmp_323_reg_1333 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_323_reg_1333 <= tmp_323_fu_729_p3;
        end
    end
end

/// tmp_324_reg_1338 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_324_reg_1338
    if (ap_rst == 1'b1) begin
        tmp_324_reg_1338 <= ap_const_lv8_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2))) begin
            tmp_324_reg_1338 <= tmp_324_fu_737_p3;
        end
    end
end

/// tmp_49_reg_1224 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_49_reg_1224
    if (ap_rst == 1'b1) begin
        tmp_49_reg_1224 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_49_reg_1224 <= tmp_49_nbreadreq_fu_236_p3;
        end
    end
end

/// tmp_4_reg_1268 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_4_reg_1268
    if (ap_rst == 1'b1) begin
        tmp_4_reg_1268 <= ap_const_lv256_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_4_reg_1268 <= requestParser2hashTable_V_dout;
        end
    end
end

/// tmp_61_reg_1263 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_61_reg_1263
    if (ap_rst == 1'b1) begin
        tmp_61_reg_1263 <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3))) begin
            tmp_61_reg_1263 <= {{requestParser2hashTable_V_dout[ap_const_lv32_7F : ap_const_lv32_7D]}};
        end
    end
end

/// tmp_V_55_reg_1281 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_V_55_reg_1281
    if (ap_rst == 1'b1) begin
        tmp_V_55_reg_1281 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_V_55_reg_1281 <= tmp_V_55_fu_615_p3;
        end
    end
end

/// tmp_operation_V_1_reg_1241 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_operation_V_1_reg_1241
    if (ap_rst == 1'b1) begin
        tmp_operation_V_1_reg_1241 <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3))) begin
            tmp_operation_V_1_reg_1241 <= {{requestParser2hashTable_V_dout[ap_const_lv32_6F : ap_const_lv32_68]}};
        end
    end
end

/// tmp_reg_1273 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_reg_1273
    if (ap_rst == 1'b1) begin
        tmp_reg_1273 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
            tmp_reg_1273 <= requestParser2hashTable_V_dout[ap_const_lv32_7E];
        end
    end
end

/// tmp_s_reg_1253 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_s_reg_1253
    if (ap_rst == 1'b1) begin
        tmp_s_reg_1253 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3))) begin
            tmp_s_reg_1253 <= tmp_s_fu_557_p2;
        end
    end
end

/// tmp_valueLength_V_1_reg_1247 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_valueLength_V_1_reg_1247
    if (ap_rst == 1'b1) begin
        tmp_valueLength_V_1_reg_1247 <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3))) begin
            tmp_valueLength_V_1_reg_1247 <= {{requestParser2hashTable_V_dout[ap_const_lv32_17 : ap_const_lv32_8]}};
        end
    end
end

/// wordCounter_V_1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_wordCounter_V_1
    if (ap_rst == 1'b1) begin
        wordCounter_V_1 <= ap_const_lv2_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~(ap_const_lv1_0 == wordCounter_V_1_flag_4_phi_fu_397_p8))) begin
            wordCounter_V_1 <= wordCounter_V_1_new_4_phi_fu_416_p8;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0 or ap_sig_cseq_ST_st0_fsm3_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm3_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_40)
begin
    if (ap_sig_bdd_40) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_48)
begin
    if (ap_sig_bdd_48) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm3_0 assign process. ///
always @ (ap_sig_bdd_56)
begin
    if (ap_sig_bdd_56) begin
        ap_sig_cseq_ST_st0_fsm3_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm3_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_29)
begin
    if (ap_sig_bdd_29) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_121)
begin
    if (ap_sig_bdd_121) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_181)
begin
    if (ap_sig_bdd_181) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm3_1 assign process. ///
always @ (ap_sig_bdd_254)
begin
    if (ap_sig_bdd_254) begin
        ap_sig_cseq_ST_st4_fsm3_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm3_1 = ap_const_logic_0;
    end
end

/// hashKeyBuffer_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_161_reg_1288 or ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 or tmp_163_reg_1315 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1253_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
        hashKeyBuffer_V_V_write = ap_const_logic_1;
    end else begin
        hashKeyBuffer_V_V_write = ap_const_logic_0;
    end
end

/// hashMdBuffer_V_V_din assign process. ///
always @ (p_Result_56_reg_1310 or p_Result_55_fu_963_p4 or ap_sig_bdd_1072 or ap_sig_bdd_1073 or ap_sig_bdd_1086)
begin
    if (ap_sig_bdd_1072) begin
        if (ap_sig_bdd_1086) begin
            hashMdBuffer_V_V_din = p_Result_56_reg_1310;
        end else if (ap_sig_bdd_1073) begin
            hashMdBuffer_V_V_din = p_Result_55_fu_963_p4;
        end else begin
            hashMdBuffer_V_V_din = 'bx;
        end
    end else begin
        hashMdBuffer_V_V_din = 'bx;
    end
end

/// hashMdBuffer_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_297_reg_1306 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_297_reg_1306) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
        hashMdBuffer_V_V_write = ap_const_logic_1;
    end else begin
        hashMdBuffer_V_V_write = ap_const_logic_0;
    end
end

/// hashValueBuffer_V_V_write assign process. ///
always @ (ap_done_reg or iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233 or tmp_296_reg_1237 or tmp_reg_1273 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & ~(ap_const_lv1_0 == tmp_296_reg_1237) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | (~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_reg_1273) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
        hashValueBuffer_V_V_write = ap_const_logic_1;
    end else begin
        hashValueBuffer_V_V_write = ap_const_logic_0;
    end
end

/// in2ccMd_V_din assign process. ///
always @ (tmp_2_fu_1165_p5 or tmp_6_fu_1207_p5 or ap_sig_bdd_1099 or ap_sig_bdd_1102 or ap_sig_bdd_1096)
begin
    if (ap_sig_bdd_1096) begin
        if (ap_sig_bdd_1102) begin
            in2ccMd_V_din = tmp_6_fu_1207_p5;
        end else if (ap_sig_bdd_1099) begin
            in2ccMd_V_din = tmp_2_fu_1165_p5;
        end else begin
            in2ccMd_V_din = 'bx;
        end
    end else begin
        in2ccMd_V_din = 'bx;
    end
end

/// in2ccMd_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 or ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)))) begin
        in2ccMd_V_write = ap_const_logic_1;
    end else begin
        in2ccMd_V_write = ap_const_logic_0;
    end
end

/// in2cc_V_din assign process. ///
always @ (tmp_1_fu_1156_p3 or tmp_8_fu_1181_p3 or tmp_5_fu_1190_p3 or ap_sig_bdd_1099 or ap_sig_bdd_1102 or ap_sig_bdd_1096 or ap_sig_bdd_1106)
begin
    if (ap_sig_bdd_1096) begin
        if (ap_sig_bdd_1102) begin
            in2cc_V_din = tmp_5_fu_1190_p3;
        end else if (ap_sig_bdd_1106) begin
            in2cc_V_din = tmp_8_fu_1181_p3;
        end else if (ap_sig_bdd_1099) begin
            in2cc_V_din = tmp_1_fu_1156_p3;
        end else begin
            in2cc_V_din = 'bx;
        end
    end else begin
        in2cc_V_din = 'bx;
    end
end

/// in2cc_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 or ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_168_reg_1343_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)))) begin
        in2cc_V_write = ap_const_logic_1;
    end else begin
        in2cc_V_write = ap_const_logic_0;
    end
end

/// in2hashKeyLength_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_161_reg_1288 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
        in2hashKeyLength_V_V_write = ap_const_logic_1;
    end else begin
        in2hashKeyLength_V_V_write = ap_const_logic_0;
    end
end

/// in2hash_V_din assign process. ///
always @ (tmp_1_fu_1156_p3 or tmp_8_fu_1181_p3 or tmp_5_fu_1190_p3 or ap_sig_bdd_1099 or ap_sig_bdd_1102 or ap_sig_bdd_1096 or ap_sig_bdd_1106)
begin
    if (ap_sig_bdd_1096) begin
        if (ap_sig_bdd_1102) begin
            in2hash_V_din = tmp_5_fu_1190_p3;
        end else if (ap_sig_bdd_1106) begin
            in2hash_V_din = tmp_8_fu_1181_p3;
        end else if (ap_sig_bdd_1099) begin
            in2hash_V_din = tmp_1_fu_1156_p3;
        end else begin
            in2hash_V_din = 'bx;
        end
    end else begin
        in2hash_V_din = 'bx;
    end
end

/// in2hash_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 or ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_168_reg_1343_pp0_it2 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_168_reg_1343_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249)))) begin
        in2hash_V_write = ap_const_logic_1;
    end else begin
        in2hash_V_write = ap_const_logic_0;
    end
end

/// keyLength_V_flag_4_phi_fu_369_p6 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_163_fu_688_p2 or tmp_164_fu_694_p2 or ap_reg_phiprechg_keyLength_V_flag_4_reg_366pp0_it1)
begin
    if (((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2)) | (~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & ~(ap_const_lv1_0 == tmp_164_fu_694_p2)))) begin
        keyLength_V_flag_4_phi_fu_369_p6 = ap_const_lv1_1;
    end else if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_const_lv1_0 == tmp_163_fu_688_p2))) begin
        keyLength_V_flag_4_phi_fu_369_p6 = ap_const_lv1_0;
    end else begin
        keyLength_V_flag_4_phi_fu_369_p6 = ap_reg_phiprechg_keyLength_V_flag_4_reg_366pp0_it1;
    end
end

/// keyLength_V_flag_6_phi_fu_433_p8 assign process. ///
always @ (iState_load_reg_1220 or wordCounter_V_1_new_phi_fu_315_p4 or keyLength_V_flag_4_phi_fu_369_p6 or ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1 or ap_sig_bdd_1108)
begin
    if (ap_sig_bdd_1108) begin
        if (~(ap_const_lv1_0 == iState_load_reg_1220)) begin
            keyLength_V_flag_6_phi_fu_433_p8 = keyLength_V_flag_4_phi_fu_369_p6;
        end else if ((ap_const_lv1_0 == iState_load_reg_1220)) begin
            keyLength_V_flag_6_phi_fu_433_p8 = wordCounter_V_1_new_phi_fu_315_p4;
        end else begin
            keyLength_V_flag_6_phi_fu_433_p8 = ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1;
        end
    end else begin
        keyLength_V_flag_6_phi_fu_433_p8 = ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it1;
    end
end

/// keyLength_V_new_1_phi_fu_327_p4 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233 or ap_sig_cseq_ST_st2_fsm1_1 or keyLength_V_new_phi_fu_302_p6 or ap_reg_phiprechg_keyLength_V_new_1_reg_323pp0_it1)
begin
    if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) begin
        keyLength_V_new_1_phi_fu_327_p4 = keyLength_V_new_phi_fu_302_p6;
    end else begin
        keyLength_V_new_1_phi_fu_327_p4 = ap_reg_phiprechg_keyLength_V_new_1_reg_323pp0_it1;
    end
end

/// keyLength_V_new_4_phi_fu_383_p6 assign process. ///
always @ (tmp_164_fu_694_p2 or tmp_172_fu_764_p2 or ap_reg_phiprechg_keyLength_V_new_4_reg_380pp0_it1 or ap_sig_bdd_1110)
begin
    if (ap_sig_bdd_1110) begin
        if (~(ap_const_lv1_0 == tmp_164_fu_694_p2)) begin
            keyLength_V_new_4_phi_fu_383_p6 = ap_const_lv8_0;
        end else if ((ap_const_lv1_0 == tmp_164_fu_694_p2)) begin
            keyLength_V_new_4_phi_fu_383_p6 = tmp_172_fu_764_p2;
        end else begin
            keyLength_V_new_4_phi_fu_383_p6 = ap_reg_phiprechg_keyLength_V_new_4_reg_380pp0_it1;
        end
    end else begin
        keyLength_V_new_4_phi_fu_383_p6 = ap_reg_phiprechg_keyLength_V_new_4_reg_380pp0_it1;
    end
end

/// keyLength_V_new_6_phi_fu_452_p8 assign process. ///
always @ (iState_load_reg_1220 or keyLength_V_new_1_phi_fu_327_p4 or keyLength_V_new_4_phi_fu_383_p6 or ap_reg_phiprechg_keyLength_V_new_6_reg_448pp0_it1 or ap_sig_bdd_1108)
begin
    if (ap_sig_bdd_1108) begin
        if (~(ap_const_lv1_0 == iState_load_reg_1220)) begin
            keyLength_V_new_6_phi_fu_452_p8 = keyLength_V_new_4_phi_fu_383_p6;
        end else if ((ap_const_lv1_0 == iState_load_reg_1220)) begin
            keyLength_V_new_6_phi_fu_452_p8 = keyLength_V_new_1_phi_fu_327_p4;
        end else begin
            keyLength_V_new_6_phi_fu_452_p8 = ap_reg_phiprechg_keyLength_V_new_6_reg_448pp0_it1;
        end
    end else begin
        keyLength_V_new_6_phi_fu_452_p8 = ap_reg_phiprechg_keyLength_V_new_6_reg_448pp0_it1;
    end
end

/// keyLength_V_new_phi_fu_302_p6 assign process. ///
always @ (tmp_V_55_fu_615_p3 or tmp_161_fu_628_p2 or ap_reg_phiprechg_keyLength_V_new_reg_299pp0_it1 or tmp_170_fu_640_p2 or ap_sig_bdd_1112 or ap_sig_bdd_1114 or ap_sig_bdd_504)
begin
    if (ap_sig_bdd_504) begin
        if (ap_sig_bdd_1114) begin
            keyLength_V_new_phi_fu_302_p6 = ap_const_lv8_0;
        end else if (ap_sig_bdd_1112) begin
            keyLength_V_new_phi_fu_302_p6 = tmp_170_fu_640_p2;
        end else if (~(ap_const_lv1_0 == tmp_161_fu_628_p2)) begin
            keyLength_V_new_phi_fu_302_p6 = tmp_V_55_fu_615_p3;
        end else begin
            keyLength_V_new_phi_fu_302_p6 = ap_reg_phiprechg_keyLength_V_new_reg_299pp0_it1;
        end
    end else begin
        keyLength_V_new_phi_fu_302_p6 = ap_reg_phiprechg_keyLength_V_new_reg_299pp0_it1;
    end
end

/// requestParser2hashTable_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_49_nbreadreq_fu_236_p3 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1 or iState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1)))))) begin
        requestParser2hashTable_V_read = ap_const_logic_1;
    end else begin
        requestParser2hashTable_V_read = ap_const_logic_0;
    end
end

/// storemerge_phi_fu_359_p4 assign process. ///
always @ (tmp_168_fu_745_p2 or tmp_171_fu_751_p2 or ap_reg_phiprechg_storemerge_reg_356pp0_it1 or ap_sig_bdd_539)
begin
    if (ap_sig_bdd_539) begin
        if (~(ap_const_lv1_0 == tmp_168_fu_745_p2)) begin
            storemerge_phi_fu_359_p4 = ap_const_lv2_0;
        end else if ((ap_const_lv1_0 == tmp_168_fu_745_p2)) begin
            storemerge_phi_fu_359_p4 = tmp_171_fu_751_p2;
        end else begin
            storemerge_phi_fu_359_p4 = ap_reg_phiprechg_storemerge_reg_356pp0_it1;
        end
    end else begin
        storemerge_phi_fu_359_p4 = ap_reg_phiprechg_storemerge_reg_356pp0_it1;
    end
end

/// wordCounter_V_1_flag_2_phi_fu_338_p4 assign process. ///
always @ (tmp_297_fu_670_p3 or ap_reg_phiprechg_wordCounter_V_1_flag_2_reg_335pp0_it1 or ap_sig_bdd_553)
begin
    if (ap_sig_bdd_553) begin
        if (~(ap_const_lv1_0 == tmp_297_fu_670_p3)) begin
            wordCounter_V_1_flag_2_phi_fu_338_p4 = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == tmp_297_fu_670_p3)) begin
            wordCounter_V_1_flag_2_phi_fu_338_p4 = ap_const_lv1_1;
        end else begin
            wordCounter_V_1_flag_2_phi_fu_338_p4 = ap_reg_phiprechg_wordCounter_V_1_flag_2_reg_335pp0_it1;
        end
    end else begin
        wordCounter_V_1_flag_2_phi_fu_338_p4 = ap_reg_phiprechg_wordCounter_V_1_flag_2_reg_335pp0_it1;
    end
end

/// wordCounter_V_1_flag_4_phi_fu_397_p8 assign process. ///
always @ (iState_load_reg_1220 or wordCounter_V_1_flag_2_phi_fu_338_p4 or ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1 or ap_sig_bdd_1108)
begin
    if (ap_sig_bdd_1108) begin
        if (~(ap_const_lv1_0 == iState_load_reg_1220)) begin
            wordCounter_V_1_flag_4_phi_fu_397_p8 = wordCounter_V_1_flag_2_phi_fu_338_p4;
        end else if ((ap_const_lv1_0 == iState_load_reg_1220)) begin
            wordCounter_V_1_flag_4_phi_fu_397_p8 = ap_const_lv1_1;
        end else begin
            wordCounter_V_1_flag_4_phi_fu_397_p8 = ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1;
        end
    end else begin
        wordCounter_V_1_flag_4_phi_fu_397_p8 = ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it1;
    end
end

/// wordCounter_V_1_new_2_phi_fu_349_p4 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_297_fu_670_p3 or tmp_162_fu_681_p2 or ap_reg_phiprechg_wordCounter_V_1_new_2_reg_346pp0_it1)
begin
    if ((~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & (ap_const_lv1_0 == tmp_297_fu_670_p3))) begin
        wordCounter_V_1_new_2_phi_fu_349_p4 = tmp_162_fu_681_p2;
    end else begin
        wordCounter_V_1_new_2_phi_fu_349_p4 = ap_reg_phiprechg_wordCounter_V_1_new_2_reg_346pp0_it1;
    end
end

/// wordCounter_V_1_new_4_phi_fu_416_p8 assign process. ///
always @ (iState_load_reg_1220 or wordCounter_V_1_new_2_phi_fu_349_p4 or wordCounter_V_1_new_cast_fu_665_p1 or ap_reg_phiprechg_wordCounter_V_1_new_4_reg_412pp0_it1 or ap_sig_bdd_1108)
begin
    if (ap_sig_bdd_1108) begin
        if (~(ap_const_lv1_0 == iState_load_reg_1220)) begin
            wordCounter_V_1_new_4_phi_fu_416_p8 = wordCounter_V_1_new_2_phi_fu_349_p4;
        end else if ((ap_const_lv1_0 == iState_load_reg_1220)) begin
            wordCounter_V_1_new_4_phi_fu_416_p8 = wordCounter_V_1_new_cast_fu_665_p1;
        end else begin
            wordCounter_V_1_new_4_phi_fu_416_p8 = ap_reg_phiprechg_wordCounter_V_1_new_4_reg_412pp0_it1;
        end
    end else begin
        wordCounter_V_1_new_4_phi_fu_416_p8 = ap_reg_phiprechg_wordCounter_V_1_new_4_reg_412pp0_it1;
    end
end

/// wordCounter_V_1_new_phi_fu_315_p4 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1)
begin
    if (((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) begin
        wordCounter_V_1_new_phi_fu_315_p4 = ap_const_lv1_1;
    end else begin
        wordCounter_V_1_new_phi_fu_315_p4 = ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it1;
    end
end
/// the next state (ap_NS_fsm3) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm3 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    case (ap_CS_fsm3)
        ap_ST_st4_fsm3_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249) & ~ap_sig_bdd_176)) begin
                ap_NS_fsm3 = ap_ST_st4_fsm3_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249) & ((ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) begin
                ap_NS_fsm3 = ap_ST_st0_fsm3_0;
            end else begin
                ap_NS_fsm3 = ap_ST_st4_fsm3_1;
            end
        end
        ap_ST_st0_fsm3_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
                ap_NS_fsm3 = ap_ST_st4_fsm3_1;
            end else begin
                ap_NS_fsm3 = ap_ST_st0_fsm3_0;
            end
        end
        default : 
        begin
            ap_NS_fsm3 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~ap_sig_bdd_81)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_81)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ~ap_sig_bdd_115)) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))) & ((ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

assign Hi_assign_11_cast_fu_807_p1 = Hi_assign_9_fu_801_p2;
assign Hi_assign_9_fu_801_p2 = ($signed(tmp_250_cast_fu_797_p1) + $signed(Lo_assign_cast1_fu_771_p1));
assign Hi_assign_fu_659_p2 = ($signed(ap_const_lv7_7F) + $signed(tmp_169_fu_651_p3));
assign Hi_assign_s_fu_709_p2 = (Lo_assign_fu_700_p3 | ap_const_lv8_3F);
assign Lo_assign_cast1_fu_771_p1 = Lo_assign_fu_700_p3;
assign Lo_assign_cast_fu_775_p1 = Lo_assign_fu_700_p3;
assign Lo_assign_fu_700_p3 = {{keyWordCounter_V}, {ap_const_lv6_0}};
assign ap_reg_phiprechg_bufferWordMd_keyLength_V_new_reg_466pp0_it0 = 'bx;
assign ap_reg_phiprechg_keyLength_V_flag_4_reg_366pp0_it1 = 'bx;
assign ap_reg_phiprechg_keyLength_V_flag_6_reg_429pp0_it0 = 'bx;
assign ap_reg_phiprechg_keyLength_V_new_1_reg_323pp0_it1 = 'bx;
assign ap_reg_phiprechg_keyLength_V_new_4_reg_380pp0_it1 = 'bx;
assign ap_reg_phiprechg_keyLength_V_new_6_reg_448pp0_it1 = 'bx;
assign ap_reg_phiprechg_keyLength_V_new_reg_299pp0_it1 = 'bx;
assign ap_reg_phiprechg_storemerge_reg_356pp0_it1 = 'bx;
assign ap_reg_phiprechg_wordCounter_V_1_flag_2_reg_335pp0_it1 = 'bx;
assign ap_reg_phiprechg_wordCounter_V_1_flag_4_reg_393pp0_it0 = 'bx;
assign ap_reg_phiprechg_wordCounter_V_1_new_2_reg_346pp0_it1 = 'bx;
assign ap_reg_phiprechg_wordCounter_V_1_new_4_reg_412pp0_it1 = 'bx;
assign ap_reg_phiprechg_wordCounter_V_1_new_reg_311pp0_it0 = 'bx;
assign ap_reg_ppstg_tmp_164_reg_1319_pp0_it1 = tmp_164_reg_1319;
assign ap_reg_ppstg_tmp_165_reg_1292_pp0_it1 = tmp_165_reg_1292;

/// ap_sig_bdd_100 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233)
begin
    ap_sig_bdd_100 = ((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233));
end

/// ap_sig_bdd_1072 assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_1072 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_176 | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))));
end

/// ap_sig_bdd_1073 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1)
begin
    ap_sig_bdd_1073 = ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1));
end

/// ap_sig_bdd_1075 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_161_reg_1288 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it1)
begin
    ap_sig_bdd_1075 = ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it1));
end

/// ap_sig_bdd_1077 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_161_reg_1288 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it1)
begin
    ap_sig_bdd_1077 = ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it1));
end

/// ap_sig_bdd_1080 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or tmp_163_reg_1315 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it1)
begin
    ap_sig_bdd_1080 = (~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it1));
end

/// ap_sig_bdd_1082 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or tmp_163_reg_1315 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it1)
begin
    ap_sig_bdd_1082 = (~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it1));
end

/// ap_sig_bdd_1086 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or tmp_297_reg_1306)
begin
    ap_sig_bdd_1086 = (~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_297_reg_1306));
end

/// ap_sig_bdd_1089 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_49_nbreadreq_fu_236_p3 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_1089 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))));
end

/// ap_sig_bdd_1090 assign process. ///
always @ (iState or tmp_295_fu_529_p3)
begin
    ap_sig_bdd_1090 = ((iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_295_fu_529_p3));
end

/// ap_sig_bdd_1092 assign process. ///
always @ (iState or tmp_293_fu_583_p3)
begin
    ap_sig_bdd_1092 = (~(iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_293_fu_583_p3));
end

/// ap_sig_bdd_1096 assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_1096 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_249));
end

/// ap_sig_bdd_1099 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 or ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it2)
begin
    ap_sig_bdd_1099 = ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2));
end

/// ap_sig_bdd_1102 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2)
begin
    ap_sig_bdd_1102 = (~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2));
end

/// ap_sig_bdd_1106 assign process. ///
always @ (ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_168_reg_1343_pp0_it2)
begin
    ap_sig_bdd_1106 = (~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_168_reg_1343_pp0_it2));
end

/// ap_sig_bdd_1108 assign process. ///
always @ (tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_1108 = (~(ap_const_lv1_0 == tmp_49_reg_1224) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_1110 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_163_fu_688_p2)
begin
    ap_sig_bdd_1110 = (~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & (ap_const_lv1_0 == tmp_163_fu_688_p2));
end

/// ap_sig_bdd_1112 assign process. ///
always @ (tmp_161_fu_628_p2 or tmp_165_fu_634_p2)
begin
    ap_sig_bdd_1112 = ((ap_const_lv1_0 == tmp_161_fu_628_p2) & (ap_const_lv1_0 == tmp_165_fu_634_p2));
end

/// ap_sig_bdd_1114 assign process. ///
always @ (tmp_161_fu_628_p2 or tmp_165_fu_634_p2)
begin
    ap_sig_bdd_1114 = ((ap_const_lv1_0 == tmp_161_fu_628_p2) & ~(ap_const_lv1_0 == tmp_165_fu_634_p2));
end

/// ap_sig_bdd_1117 assign process. ///
always @ (ap_done_reg or tmp_49_reg_1224 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_1117 = (~(ap_const_lv1_0 == tmp_49_reg_1224) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))));
end

/// ap_sig_bdd_1118 assign process. ///
always @ (iState_load_reg_1220 or tmp_295_reg_1233)
begin
    ap_sig_bdd_1118 = ((ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_lv1_0 == tmp_295_reg_1233));
end

/// ap_sig_bdd_1120 assign process. ///
always @ (iState_load_reg_1220 or tmp_295_reg_1233)
begin
    ap_sig_bdd_1120 = ((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_295_reg_1233));
end

/// ap_sig_bdd_1123 assign process. ///
always @ (iState_load_reg_1220 or tmp_163_fu_688_p2 or tmp_164_fu_694_p2)
begin
    ap_sig_bdd_1123 = (~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2));
end

/// ap_sig_bdd_115 assign process. ///
always @ (hashValueBuffer_V_V_full_n or iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233 or tmp_296_reg_1237 or tmp_reg_1273)
begin
    ap_sig_bdd_115 = (((hashValueBuffer_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & ~(ap_const_lv1_0 == tmp_296_reg_1237)) | ((hashValueBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_reg_1273)));
end

/// ap_sig_bdd_121 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_121 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_176 assign process. ///
always @ (hashKeyBuffer_V_V_full_n or ap_reg_ppstg_iState_load_reg_1220_pp0_it1 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it1 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it1 or tmp_161_reg_1288 or ap_reg_ppstg_tmp_s_reg_1253_pp0_it1 or in2hashKeyLength_V_V_full_n or hashMdBuffer_V_V_full_n or tmp_297_reg_1306 or tmp_163_reg_1315)
begin
    ap_sig_bdd_176 = (((hashKeyBuffer_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1253_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (ap_const_lv1_0 == tmp_161_reg_1288) & (in2hashKeyLength_V_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it1) & (hashMdBuffer_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & (hashMdBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_297_reg_1306)) | ((hashKeyBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it1) & (ap_const_lv1_0 == tmp_163_reg_1315)));
end

/// ap_sig_bdd_181 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_181 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_249 assign process. ///
always @ (in2cc_V_full_n or ap_reg_ppstg_iState_load_reg_1220_pp0_it2 or ap_reg_ppstg_tmp_49_reg_1224_pp0_it2 or ap_reg_ppstg_tmp_295_reg_1233_pp0_it2 or ap_reg_ppstg_tmp_161_reg_1288_pp0_it2 or ap_reg_ppstg_tmp_165_reg_1292_pp0_it2 or in2ccMd_V_full_n or in2hash_V_full_n or ap_reg_ppstg_tmp_163_reg_1315_pp0_it2 or ap_reg_ppstg_tmp_164_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_168_reg_1343_pp0_it2)
begin
    ap_sig_bdd_249 = (((in2cc_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2)) | ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2) & (in2ccMd_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_295_reg_1233_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_161_reg_1288_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_165_reg_1292_pp0_it2) & (in2hash_V_full_n == ap_const_logic_0)) | ((in2cc_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_168_reg_1343_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & (in2hash_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_168_reg_1343_pp0_it2)) | ((in2cc_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & (in2ccMd_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1224_pp0_it2) & (in2hash_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_iState_load_reg_1220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_163_reg_1315_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_164_reg_1319_pp0_it2)));
end

/// ap_sig_bdd_254 assign process. ///
always @ (ap_CS_fsm3)
begin
    ap_sig_bdd_254 = (ap_const_lv1_1 == ap_CS_fsm3[ap_const_lv32_1]);
end

/// ap_sig_bdd_262 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_81 or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_262 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_81 | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))));
end

/// ap_sig_bdd_29 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_29 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_325 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_115 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_176 or ap_sig_cseq_ST_st3_fsm2_1 or ap_sig_bdd_249 or ap_sig_cseq_ST_st4_fsm3_1)
begin
    ap_sig_bdd_325 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_115 | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)) | (ap_sig_bdd_249 & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm3_1))));
end

/// ap_sig_bdd_40 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_40 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_48 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_48 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_504 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or tmp_295_reg_1233 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_504 = ((ap_const_lv1_0 == iState_load_reg_1220) & ~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == tmp_295_reg_1233) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_506 assign process. ///
always @ (tmp_49_nbreadreq_fu_236_p3 or iState or tmp_295_fu_529_p3)
begin
    ap_sig_bdd_506 = ((iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & (ap_const_lv1_0 == tmp_295_fu_529_p3));
end

/// ap_sig_bdd_539 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_163_fu_688_p2 or tmp_164_fu_694_p2)
begin
    ap_sig_bdd_539 = (~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & (ap_const_lv1_0 == tmp_163_fu_688_p2) & (ap_const_lv1_0 == tmp_164_fu_694_p2));
end

/// ap_sig_bdd_553 assign process. ///
always @ (iState_load_reg_1220 or tmp_49_reg_1224 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_553 = (~(ap_const_lv1_0 == tmp_49_reg_1224) & ~(ap_const_lv1_0 == iState_load_reg_1220) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_56 assign process. ///
always @ (ap_CS_fsm3)
begin
    ap_sig_bdd_56 = (ap_const_lv1_1 == ap_CS_fsm3[ap_const_lv32_0]);
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_start or ap_done_reg or requestParser2hashTable_V_empty_n or tmp_49_nbreadreq_fu_236_p3 or iState)
begin
    ap_sig_bdd_81 = (((requestParser2hashTable_V_empty_n == ap_const_logic_0) & (iState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3)) | ((requestParser2hashTable_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_49_nbreadreq_fu_236_p3) & ~(iState == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_fu_506_p2 = (ap_const_lv8_7F - Lo_assign_fu_700_p3);
assign hashKeyBuffer_V_V_din = ap_reg_ppstg_reg_516_pp0_it1;
assign hashValueBuffer_V_V_din = reg_511;
assign in2hashKeyLength_V_V_din = tmp_V_55_reg_1281;
assign loc_V_3_fu_1062_p1 = ap_reg_ppstg_reg_516_pp0_it1;
assign loc_V_4_fu_972_p1 = ap_reg_ppstg_reg_516_pp0_it1;
assign loc_V_fu_910_p1 = p_Result_53_fu_904_p2;
assign p_Result_53_fu_904_p2 = (ap_reg_ppstg_reg_516_pp0_it1 & tmp_341_fu_898_p2);
assign p_Result_54_fu_951_p2 = (tmp_348_fu_939_p2 | tmp_349_fu_945_p2);
assign p_Result_55_fu_963_p4 = {{{ap_reg_ppstg_tmp_61_reg_1263_pp0_it1}, {ap_const_lv1_1}}, {ap_reg_ppstg_p_Val2_s_reg_1228_pp0_it1}};
assign p_Result_56_fu_678_p1 = tmp_4_reg_1268[127:0];
assign p_Result_57_fu_1140_p2 = (tmp_317_fu_1128_p2 | tmp_318_fu_1134_p2);
assign p_Result_58_fu_1050_p2 = (tmp_335_fu_1038_p2 | tmp_336_fu_1044_p2);
assign p_Result_s_fu_871_p5 = {{bufferWord_data_V[32'd127 : 32'd64]}, {ap_reg_ppstg_reg_516_pp0_it1}};
assign p_Val2_s_fu_525_p1 = requestParser2hashTable_V_dout[123:0];
assign p_demorgan2_fu_1116_p2 = (tmp_314_fu_1104_p2 & tmp_315_fu_1110_p2);
assign p_demorgan_fu_1026_p2 = (tmp_332_fu_1014_p2 & tmp_333_fu_1020_p2);
assign tmp_161_fu_628_p2 = (tmp_V_55_fu_615_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_162_fu_681_p2 = (ap_const_lv2_1 + wordCounter_V_1);
assign tmp_163_fu_688_p2 = (keyLength_V == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_164_fu_694_p2 = (keyLength_V < ap_const_lv8_9? 1'b1: 1'b0);
assign tmp_165_fu_634_p2 = (tmp_V_55_fu_615_p3 < ap_const_lv8_9? 1'b1: 1'b0);
assign tmp_166_fu_783_p3 = {{tmp_300_fu_779_p1}, {ap_const_lv3_0}};
assign tmp_167_fu_791_p2 = ($signed(ap_const_lv7_7F) + $signed(tmp_166_fu_783_p3));
assign tmp_168_fu_745_p2 = (keyWordCounter_V == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_169_fu_651_p3 = {{tmp_338_fu_647_p1}, {ap_const_lv3_0}};
assign tmp_170_fu_640_p2 = ($signed(tmp_V_55_fu_615_p3) + $signed(ap_const_lv8_F8));
assign tmp_171_fu_751_p2 = (keyWordCounter_V + ap_const_lv2_1);
assign tmp_172_fu_764_p2 = ($signed(keyLength_V) + $signed(ap_const_lv8_F8));
assign tmp_1_fu_1156_p3 = {{ap_const_lv2_3}, {p_Result_54_reg_1367}};
assign tmp_250_cast_fu_797_p1 = $signed(tmp_167_fu_791_p2);
assign tmp_293_fu_583_p3 = requestParser2hashTable_V_dout[ap_const_lv32_7F];
assign tmp_295_fu_529_p3 = requestParser2hashTable_V_dout[ap_const_lv32_7C];
assign tmp_297_fu_670_p3 = wordCounter_V_1[ap_const_lv32_1];
assign tmp_298_fu_563_p1 = requestParser2hashTable_V_dout[7:0];
assign tmp_2_fu_1165_p5 = {{{{ap_reg_ppstg_tmp_valueLength_V_1_reg_1247_pp0_it2}, {ap_reg_ppstg_tmp_V_55_reg_1281_pp0_it2}}, {ap_const_lv32_0}}, {ap_reg_ppstg_tmp_operation_V_1_reg_1241_pp0_it2}};
assign tmp_300_fu_779_p1 = keyLength_V[3:0];
assign tmp_301_fu_811_p2 = (Lo_assign_cast_fu_775_p1 > Hi_assign_11_cast_fu_807_p1? 1'b1: 1'b0);
assign tmp_302_fu_817_p1 = Hi_assign_9_fu_801_p2[7:0];
assign tmp_304_fu_821_p3 = ((tmp_301_fu_811_p2[0:0]===1'b1)? Lo_assign_fu_700_p3: tmp_302_fu_817_p1);
assign tmp_305_fu_829_p3 = ((tmp_301_fu_811_p2[0:0]===1'b1)? tmp_302_fu_817_p1: Lo_assign_fu_700_p3);
assign tmp_306_fu_837_p3 = ((tmp_301_fu_811_p2[0:0]===1'b1)? grp_fu_506_p2: Lo_assign_fu_700_p3);
assign tmp_307_fu_1066_p2 = (ap_const_lv8_7F - tmp_304_reg_1352);
assign tmp_308_fu_1071_p1 = tmp_306_reg_1362;
assign tmp_309_fu_1074_p1 = tmp_305_reg_1357;
assign tmp_310_fu_1077_p1 = tmp_307_fu_1066_p2;
assign tmp_311_fu_1081_p2 = loc_V_3_fu_1062_p1 << tmp_308_fu_1071_p1;

integer ap_tvar_int_0;

always @ (tmp_311_fu_1081_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_7F - ap_const_lv32_0) begin
            tmp_312_fu_1087_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_312_fu_1087_p4[ap_tvar_int_0] = tmp_311_fu_1081_p2[ap_const_lv32_7F - ap_tvar_int_0];
        end
    end
end


assign tmp_313_fu_1097_p3 = ((tmp_301_reg_1347[0:0]===1'b1)? tmp_312_fu_1087_p4: tmp_311_fu_1081_p2);
assign tmp_314_fu_1104_p2 = ap_const_lv128_lc_2 << tmp_309_fu_1074_p1;
assign tmp_315_fu_1110_p2 = ap_const_lv128_lc_2 >> tmp_310_fu_1077_p1;
assign tmp_316_fu_1122_p2 = (p_demorgan2_fu_1116_p2 ^ ap_const_lv128_lc_2);
assign tmp_317_fu_1128_p2 = (bufferWord_data_V & tmp_316_fu_1122_p2);
assign tmp_318_fu_1134_p2 = (tmp_313_fu_1097_p3 & p_demorgan2_fu_1116_p2);
assign tmp_320_fu_715_p2 = (Lo_assign_fu_700_p3 > Hi_assign_s_fu_709_p2? 1'b1: 1'b0);
assign tmp_322_fu_721_p3 = ((tmp_320_fu_715_p2[0:0]===1'b1)? Lo_assign_fu_700_p3: Hi_assign_s_fu_709_p2);
assign tmp_323_fu_729_p3 = ((tmp_320_fu_715_p2[0:0]===1'b1)? Hi_assign_s_fu_709_p2: Lo_assign_fu_700_p3);
assign tmp_324_fu_737_p3 = ((tmp_320_fu_715_p2[0:0]===1'b1)? grp_fu_506_p2: Lo_assign_fu_700_p3);
assign tmp_325_fu_976_p2 = (ap_const_lv8_7F - tmp_322_reg_1328);
assign tmp_326_fu_981_p1 = tmp_324_reg_1338;
assign tmp_327_fu_984_p1 = tmp_323_reg_1333;
assign tmp_328_fu_987_p1 = tmp_325_fu_976_p2;
assign tmp_329_fu_991_p2 = loc_V_4_fu_972_p1 << tmp_326_fu_981_p1;

integer ap_tvar_int_1;

always @ (tmp_329_fu_991_p2) begin
    for (ap_tvar_int_1 = 128 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_7F - ap_const_lv32_0) begin
            tmp_330_fu_997_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_330_fu_997_p4[ap_tvar_int_1] = tmp_329_fu_991_p2[ap_const_lv32_7F - ap_tvar_int_1];
        end
    end
end


assign tmp_331_fu_1007_p3 = ((tmp_320_reg_1323[0:0]===1'b1)? tmp_330_fu_997_p4: tmp_329_fu_991_p2);
assign tmp_332_fu_1014_p2 = ap_const_lv128_lc_2 << tmp_327_fu_984_p1;
assign tmp_333_fu_1020_p2 = ap_const_lv128_lc_2 >> tmp_328_fu_987_p1;
assign tmp_334_fu_1032_p2 = (p_demorgan_fu_1026_p2 ^ ap_const_lv128_lc_2);
assign tmp_335_fu_1038_p2 = (bufferWord_data_V & tmp_334_fu_1032_p2);
assign tmp_336_fu_1044_p2 = (tmp_331_fu_1007_p3 & p_demorgan_fu_1026_p2);
assign tmp_338_fu_647_p1 = tmp_V_55_fu_615_p3[3:0];
assign tmp_339_fu_889_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_169_reg_1296));
assign tmp_340_fu_894_p1 = tmp_339_fu_889_p2;
assign tmp_341_fu_898_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_340_fu_894_p1;
assign tmp_343_fu_914_p1 = $signed(Hi_assign_reg_1301);
assign tmp_344_fu_917_p2 = ($signed(ap_const_lv8_7F) - $signed(tmp_343_fu_914_p1));
assign tmp_345_fu_923_p1 = $unsigned(tmp_344_fu_917_p2);
assign tmp_346_fu_927_p2 = ap_const_lv128_lc_2 >> tmp_345_fu_923_p1;
assign tmp_347_fu_933_p2 = (tmp_346_fu_927_p2 ^ ap_const_lv128_lc_2);
assign tmp_348_fu_939_p2 = (bufferWord_data_V & tmp_347_fu_933_p2);
assign tmp_349_fu_945_p2 = (loc_V_fu_910_p1 & tmp_346_fu_927_p2);
assign tmp_49_nbreadreq_fu_236_p3 = requestParser2hashTable_V_empty_n;
assign tmp_5_fu_1190_p3 = {{ap_const_lv2_2}, {p_Result_57_reg_1377}};
assign tmp_6_fu_1207_p5 = {{{{bufferWordMd_valueLength_V}, {bufferWordMd_keyLength_V}}, {ap_const_lv32_0}}, {bufferWordMd_operation_V}};
assign tmp_8_fu_1181_p3 = {{ap_const_lv2_0}, {p_Result_58_reg_1372}};
assign tmp_V_55_fu_615_p3 = ((tmp_s_reg_1253[0:0]===1'b1)? ap_const_lv8_1: tmp_298_reg_1258);
assign tmp_operation_V_1_fu_537_p4 = {{requestParser2hashTable_V_dout[ap_const_lv32_6F : ap_const_lv32_68]}};
assign tmp_s_fu_557_p2 = (tmp_operation_V_1_fu_537_p4 == ap_const_lv8_8? 1'b1: 1'b0);
assign wordCounter_V_1_new_cast_fu_665_p1 = wordCounter_V_1_new_phi_fu_315_p4;
always @ (posedge ap_clk)
begin
    tmp_169_reg_1296[2:0] <= 3'b000;
    Hi_assign_reg_1301[2:0] <= 3'b111;
end



endmodule //memcachedPipeline_ht_inputLogic

