============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  09:48:00 am
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                         Type          Fanout  Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clock_name)               launch                                            0 R 
reg_line_in_reg[5][2]/CP                                             0             0 R 
reg_line_in_reg[5][2]/Q          HS65_LS_DFPRQX27        17 119.8  148  +266     266 F 
g500/A                                                                    +0     266   
g500/Z                           HS65_LS_BFX106          18  67.4   27  +105     371 F 
gen_filter[30].U_S0/e2[2] 
  U_2_U_S0_add_18_10/B[2] 
    g2/A                                                                  +0     371   
    g2/Z                         HS65_LS_AND2X9           2   8.0   29   +63     435 F 
    g210/A                                                                +0     435   
    g210/Z                       HS65_LS_NAND2X7          1   7.3   38   +38     473 R 
    g208/B                                                                +0     473   
    g208/Z                       HS65_LS_NAND2AX14        2  10.4   36   +41     513 F 
    g207/B                                                                +0     513   
    g207/Z                       HS65_LS_NAND2AX14        1   7.3   27   +29     542 R 
    g205/B                                                                +0     542   
    g205/Z                       HS65_LS_NAND2AX14        2   8.2   31   +32     574 F 
    g204/B                                                                +0     575   
    g204/Z                       HS65_LS_NAND2X7          1   7.3   38   +37     612 R 
    g202/B                                                                +0     612   
    g202/Z                       HS65_LS_NAND2AX14        2   8.1   32   +37     649 F 
    g201/B                                                                +0     649   
    g201/Z                       HS65_LS_NAND2AX7         1   7.3   38   +37     686 R 
    g199/B                                                                +0     686   
    g199/Z                       HS65_LS_NAND2AX14        2   8.1   32   +37     723 F 
    g198/C                                                                +0     723   
    g198/Z                       HS65_LS_OAI21X6          1   7.3   75   +37     760 R 
    g196/B                                                                +0     760   
    g196/Z                       HS65_LS_NAND2AX14        1  11.9   46   +58     818 F 
    g195/A0                                                               +0     818   
    g195/CO                      HS65_LS_FA1X18           1  11.9   38  +123     941 F 
    g194/A0                                                               +0     941   
    g194/CO                      HS65_LS_FA1X18           1  11.9   38  +119    1060 F 
    g193/A0                                                               +0    1060   
    g193/S0                      HS65_LS_FA1X18           2  11.5   36  +174    1235 R 
  U_2_U_S0_add_18_10/Z[10] 
  g103/A                                                                  +0    1235   
  g103/Z                         HS65_LS_IVX9             1   4.5   21   +30    1265 F 
  csa_tree_U_S5_add_18_10_groupi/in_3[11] 
    drc_bufs/A                                                            +0    1265   
    drc_bufs/Z                   HS65_LS_BFX18            1  11.9   24   +56    1321 F 
    g1043/A0                                                              +0    1322   
    g1043/S0                     HS65_LS_FA1X18           1  10.8   36  +166    1488 R 
    g1031/B0                                                              +0    1488   
    g1031/S0                     HS65_LS_FA1X18           2  13.9   42  +151    1639 F 
    g415/B                                                                +0    1639   
    g415/Z                       HS65_LS_AND2X4           2   9.0   58   +94    1733 F 
    g364/B                                                                +0    1733   
    g364/Z                       HS65_LS_NAND4ABX19       2  13.4   48  +109    1842 F 
    g358/B                                                                +0    1842   
    g358/Z                       HS65_LS_AOI12X17         1   9.7   48   +44    1886 R 
    g356/B                                                                +0    1886   
    g356/Z                       HS65_LS_OAI12X18         1   9.3   36   +39    1925 F 
    g355/CI                                                               +0    1925   
    g355/CO                      HS65_LS_FA1X18           1   7.8   32   +98    2023 F 
    g354/B                                                                +0    2023   
    g354/Z                       HS65_LS_XNOR2X18         1   3.8   23   +70    2093 F 
  csa_tree_U_S5_add_18_10_groupi/out_0[15] 
gen_filter[30].U_S0/f1[9] 
reg_out_inter_reg[90][9]/D  <<<  HS65_LS_DFPRQX4                          +0    2093   
reg_out_inter_reg[90][9]/CP      setup                               0  +106    2199 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                        2300 R 
                                 adjustments                            -100    2200   
---------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       1ps 
Start-point  : reg_line_in_reg[5][2]/CP
End-point    : reg_out_inter_reg[90][9]/D
