{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503504351465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503504351466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:05:51 2017 " "Processing started: Wed Aug 23 12:05:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503504351466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1503504351466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1503504351466 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351665 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:ram_top1 " "Using synthesis netlist for partition \"ram_top:ram_top1\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 126 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351691 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_1_port:the_ram " "Using synthesis netlist for partition \"ram_1_port:the_ram\"" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 24 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351704 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:ram_top2 " "Using synthesis netlist for partition \"ram_top:ram_top2\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 145 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351714 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_1_port:the_ram_2 " "Using synthesis netlist for partition \"ram_1_port:the_ram_2\"" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 24 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351726 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:ram_top3 " "Using synthesis netlist for partition \"ram_top:ram_top3\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 164 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351737 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_1_port:the_ram_3 " "Using synthesis netlist for partition \"ram_1_port:the_ram_3\"" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 24 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351750 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:ram_top4 " "Using synthesis netlist for partition \"ram_top:ram_top4\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 183 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351761 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_1_port:the_ram_4 " "Using synthesis netlist for partition \"ram_1_port:the_ram_4\"" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM.v" 24 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351774 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "9 " "Resolved and merged 9 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1503504351796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503504351840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351840 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "184 " "Found 184 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1503504351915 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "160 " "Found 160 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1503504351915 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[1\] ram_top:ram_top1\|LEDR\[8\] " "Partition port \"ram_top:ram_top1\|LEDR\[8\]\", driven by node \"ram_top:ram_top1\|fail_count\[1\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[8]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[2\] ram_top:ram_top1\|LEDR\[9\] " "Partition port \"ram_top:ram_top1\|LEDR\[9\]\", driven by node \"ram_top:ram_top1\|fail_count\[2\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[9]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[3\] ram_top:ram_top1\|LEDR\[10\] " "Partition port \"ram_top:ram_top1\|LEDR\[10\]\", driven by node \"ram_top:ram_top1\|fail_count\[3\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[10]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[4\] ram_top:ram_top1\|LEDR\[11\] " "Partition port \"ram_top:ram_top1\|LEDR\[11\]\", driven by node \"ram_top:ram_top1\|fail_count\[4\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[11]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[5\] ram_top:ram_top1\|LEDR\[12\] " "Partition port \"ram_top:ram_top1\|LEDR\[12\]\", driven by node \"ram_top:ram_top1\|fail_count\[5\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[12]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[6\] ram_top:ram_top1\|LEDR\[13\] " "Partition port \"ram_top:ram_top1\|LEDR\[13\]\", driven by node \"ram_top:ram_top1\|fail_count\[6\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[13]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[7\] ram_top:ram_top1\|LEDR\[14\] " "Partition port \"ram_top:ram_top1\|LEDR\[14\]\", driven by node \"ram_top:ram_top1\|fail_count\[7\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[14]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[8\] ram_top:ram_top1\|LEDR\[15\] " "Partition port \"ram_top:ram_top1\|LEDR\[15\]\", driven by node \"ram_top:ram_top1\|fail_count\[8\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[15]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[9\] ram_top:ram_top1\|LEDR\[16\] " "Partition port \"ram_top:ram_top1\|LEDR\[16\]\", driven by node \"ram_top:ram_top1\|fail_count\[9\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[16]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[10\] ram_top:ram_top1\|LEDR\[17\] " "Partition port \"ram_top:ram_top1\|LEDR\[17\]\", driven by node \"ram_top:ram_top1\|fail_count\[10\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[17]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_2 ram_top:ram_top1\|LEDR\[1\] " "Partition port \"ram_top:ram_top1\|LEDR\[1\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_2\", does not drive logic" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM_Controller.v" 7 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|fail_count\[0\] ram_top:ram_top1\|LEDR\[7\] " "Partition port \"ram_top:ram_top1\|LEDR\[7\]\", driven by node \"ram_top:ram_top1\|fail_count\[0\]\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 316 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_1 ram_top:ram_top1\|LEDR\[0\] " "Partition port \"ram_top:ram_top1\|LEDR\[0\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_1\", does not drive logic" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/RAM_Controller.v" 5 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|~GND ram_top:ram_top1\|LEDR\[6\] " "Partition port \"ram_top:ram_top1\|LEDR\[6\]\", driven by node \"ram_top:ram_top1\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|~GND ram_top:ram_top1\|LEDR\[5\] " "Partition port \"ram_top:ram_top1\|LEDR\[5\]\", driven by node \"ram_top:ram_top1\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|~GND ram_top:ram_top1\|LEDR\[4\] " "Partition port \"ram_top:ram_top1\|LEDR\[4\]\", driven by node \"ram_top:ram_top1\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|~GND ram_top:ram_top1\|LEDR\[3\] " "Partition port \"ram_top:ram_top1\|LEDR\[3\]\", driven by node \"ram_top:ram_top1\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|~GND ram_top:ram_top1\|LEDR\[2\] " "Partition port \"ram_top:ram_top1\|LEDR\[2\]\", driven by node \"ram_top:ram_top1\|~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|LEDR[2]"} { "Warning" "WAMERGE_DANGLING_ATOM" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\|ram_block1a0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|q\[0\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|q\[0\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\|ram_block1a0\", does not drive logic" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/altsyncram_ttj1.tdf" 38 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|q[0]"} { "Warning" "WAMERGE_DANGLING_ATOM" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\|ram_block1a1 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|q\[1\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|q\[1\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\|ram_block1a1\", does not drive logic" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/db/altsyncram_ttj1.tdf" 63 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1503504351917 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|q[1]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1503504351917 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1503504351917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503504351947 "|top|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1503504351947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1133 " "Implemented 1133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503504351948 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503504351948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1007 " "Implemented 1007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503504351948 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1503504351948 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1503504351948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1503504351948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 40 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1446 " "Peak virtual memory: 1446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503504352033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:52 2017 " "Processing ended: Wed Aug 23 12:05:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503504352033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503504352033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503504352033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1503504352033 ""}
