{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513897284696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513897284699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:01:24 2017 " "Processing started: Thu Dec 21 18:01:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513897284699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897284699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897284699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513897285081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513897285081 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513897295624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513897295627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897295630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897295630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorlessthan.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comparatorlessthan.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296025 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513897296028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296031 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296034 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296036 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count5bits " "Found entity 1: count5bits" {  } { { "count5bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513897296157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513897296159 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "StoP inst6 " "Block or symbol \"StoP\" of instance \"inst6\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513897296163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 688 1408 1456 720 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513897296163 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS " "Pin \"CS\" is missing source" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 520 696 712 "CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513897296164 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "controlsActive " "Pin \"controlsActive\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513897296164 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Dout " "Pin \"Dout\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 560 -200 -32 576 "Dout" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513897296164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296217 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513897296217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296273 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513897296273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513897296338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897296338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296423 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513897296423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296535 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513897296535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5bits count5bits:inst1 " "Elaborating entity \"count5bits\" for hierarchy \"count5bits:inst1\"" {  } { { "hexpointthermostat.bdf" "inst1" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513897296666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513897296666 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513897296666 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 520 696 712 "CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513897297106 "|HexpointThermostat|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513897297106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hiTrueSetDisp " "No output dependent on input pin \"hiTrueSetDisp\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 224 1064 1240 240 "hiTrueSetDisp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513897297157 "|HexpointThermostat|hiTrueSetDisp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controlsActive " "No output dependent on input pin \"controlsActive\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513897297157 "|HexpointThermostat|controlsActive"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dout " "No output dependent on input pin \"Dout\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 560 -200 -32 576 "Dout" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513897297157 "|HexpointThermostat|Dout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513897297157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513897297157 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513897297157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513897297157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513897297157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513897297316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:01:37 2017 " "Processing ended: Thu Dec 21 18:01:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513897297316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513897297316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513897297316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513897297316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513897298417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513897298421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:01:38 2017 " "Processing started: Thu Dec 21 18:01:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513897298421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513897298421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513897298421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1513897298531 ""}
{ "Info" "0" "" "Project  = HexpointThermostat" {  } {  } 0 0 "Project  = HexpointThermostat" 0 0 "Fitter" 0 0 1513897298532 ""}
{ "Info" "0" "" "Revision = HexpointThermostat" {  } {  } 0 0 "Revision = HexpointThermostat" 0 0 "Fitter" 0 0 1513897298532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513897298592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513897298592 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HexpointThermostat 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"HexpointThermostat\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513897298594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513897298658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513897298658 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513897298698 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513897298703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513897298866 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513897298866 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513897298879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HexpointThermostat.sdc " "Synopsys Design Constraints File file not found: 'HexpointThermostat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513897298903 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513897298904 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1513897298907 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1513897298907 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst1\|inst " "   1.000 count5bits:inst1\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst1\|inst1 " "   1.000 count5bits:inst1\|inst1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst1\|inst2 " "   1.000 count5bits:inst1\|inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst1\|inst3 " "   1.000 count5bits:inst1\|inst3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst " "   1.000 count5bits:inst15\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst1 " "   1.000 count5bits:inst15\|inst1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst2 " "   1.000 count5bits:inst15\|inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst3 " "   1.000 count5bits:inst15\|inst3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   fbctestclk " "   1.000   fbctestclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513897298907 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513897298907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513897298911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513897298911 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1513897298915 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 12 " "Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCL " "Destination \"SCL\" may be non-global or may not use global clock" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 400 248 424 416 "SCL" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1513897298920 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 400 32 208 416 "CLK" "" } { 536 -96 -40 553 "CLK" "" } { -472 128 156 -455 "CLK" "" } { -336 304 332 -319 "CLK" "" } { -200 88 120 -183 "CLK" "" } { -8 72 104 9 "CLK" "" } { 168 184 212 185 "CLK" "" } { 248 -48 -8 265 "CLK" "" } { 728 832 896 745 "CLK" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1513897298920 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "fbctestrestart Global clock in PIN 14 " "Automatically promoted signal \"fbctestrestart\" to use Global clock in PIN 14" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 104 -808 "fbctestrestart" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1513897298921 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "re Global clock in PIN 64 " "Automatically promoted signal \"re\" to use Global clock in PIN 64" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 752 728 896 768 "re" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1513897298921 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1513897298921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1513897298923 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1513897298940 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1513897298949 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1513897298950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1513897298950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513897298950 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 11 10 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 11 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513897298951 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513897298951 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513897298951 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513897298951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 38 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513897298951 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513897298951 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513897298951 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513897298961 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513897298975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513897299053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513897299116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513897299118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513897299732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513897299732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513897299750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/HexpointThermostat/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513897299841 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513897299841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513897299940 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513897299940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513897299941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513897299950 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513897299958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/HexpointThermostat/output_files/HexpointThermostat.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/HexpointThermostat/output_files/HexpointThermostat.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513897300008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513897300063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:01:40 2017 " "Processing ended: Thu Dec 21 18:01:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513897300063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513897300063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513897300063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513897300063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513897307623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513897307626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:01:47 2017 " "Processing started: Thu Dec 21 18:01:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513897307626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513897307626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513897307626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513897307862 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513897307890 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513897307899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513897308043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:01:48 2017 " "Processing ended: Thu Dec 21 18:01:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513897308043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513897308043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513897308043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513897308043 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513897308640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513897309119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513897309123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:01:48 2017 " "Processing started: Thu Dec 21 18:01:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513897309123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HexpointThermostat -c HexpointThermostat " "Command: quartus_sta HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1513897309243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HexpointThermostat.sdc " "Synopsys Design Constraints File file not found: 'HexpointThermostat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309842 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fbctestclk fbctestclk " "create_clock -period 1.000 -name fbctestclk fbctestclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst1\|inst count5bits:inst1\|inst " "create_clock -period 1.000 -name count5bits:inst1\|inst count5bits:inst1\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst1\|inst2 count5bits:inst1\|inst2 " "create_clock -period 1.000 -name count5bits:inst1\|inst2 count5bits:inst1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst1\|inst3 count5bits:inst1\|inst3 " "create_clock -period 1.000 -name count5bits:inst1\|inst3 count5bits:inst1\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst1\|inst1 count5bits:inst1\|inst1 " "create_clock -period 1.000 -name count5bits:inst1\|inst1 count5bits:inst1\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst3 count5bits:inst15\|inst3 " "create_clock -period 1.000 -name count5bits:inst15\|inst3 count5bits:inst15\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst2 count5bits:inst15\|inst2 " "create_clock -period 1.000 -name count5bits:inst15\|inst2 count5bits:inst15\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst1 count5bits:inst15\|inst1 " "create_clock -period 1.000 -name count5bits:inst15\|inst1 count5bits:inst15\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst count5bits:inst15\|inst " "create_clock -period 1.000 -name count5bits:inst15\|inst count5bits:inst15\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513897309843 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309843 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513897309846 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1513897309864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.158 " "Worst-case setup slack is -16.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.158            -949.115 CLK  " "  -16.158            -949.115 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.751              -2.751 count5bits:inst15\|inst3  " "   -2.751              -2.751 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711              -2.711 count5bits:inst1\|inst3  " "   -2.711              -2.711 count5bits:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 count5bits:inst1\|inst  " "    0.969               0.000 count5bits:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 count5bits:inst15\|inst1  " "    0.996               0.000 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.951               0.000 count5bits:inst15\|inst2  " "    1.951               0.000 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.994               0.000 count5bits:inst1\|inst1  " "    1.994               0.000 count5bits:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.019               0.000 count5bits:inst1\|inst2  " "    2.019               0.000 count5bits:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.045               0.000 count5bits:inst15\|inst  " "    2.045               0.000 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.303               0.000 fbctestclk  " "    3.303               0.000 fbctestclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.163 " "Worst-case hold slack is -3.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163              -3.163 fbctestclk  " "   -3.163              -3.163 fbctestclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975              -1.975 CLK  " "   -1.975              -1.975 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905              -1.905 count5bits:inst15\|inst  " "   -1.905              -1.905 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879              -1.879 count5bits:inst1\|inst2  " "   -1.879              -1.879 count5bits:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854              -1.854 count5bits:inst1\|inst1  " "   -1.854              -1.854 count5bits:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811              -1.811 count5bits:inst15\|inst2  " "   -1.811              -1.811 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856              -0.856 count5bits:inst15\|inst1  " "   -0.856              -0.856 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -0.829 count5bits:inst1\|inst  " "   -0.829              -0.829 count5bits:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.351               0.000 count5bits:inst1\|inst3  " "    3.351               0.000 count5bits:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.391               0.000 count5bits:inst15\|inst3  " "    3.391               0.000 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 fbctestclk  " "   -2.289              -2.289 fbctestclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst  " "    0.161               0.000 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst1  " "    0.161               0.000 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst2  " "    0.161               0.000 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst3  " "    0.161               0.000 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst1\|inst  " "    0.161               0.000 count5bits:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst1\|inst1  " "    0.161               0.000 count5bits:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst1\|inst2  " "    0.161               0.000 count5bits:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst1\|inst3  " "    0.161               0.000 count5bits:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513897309896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897309896 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897310056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897310076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897310077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513897310144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:01:50 2017 " "Processing ended: Thu Dec 21 18:01:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513897310144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513897310144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513897310144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897310144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513897311126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513897311130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:01:51 2017 " "Processing started: Thu Dec 21 18:01:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513897311130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513897311130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513897311130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513897311577 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "HexpointThermostat.vho HexpointThermostat_vhd.sdo C:/intelFPGA_lite/17.1/HexpointThermostat/simulation/modelsim/ simulation " "Generated files \"HexpointThermostat.vho\" and \"HexpointThermostat_vhd.sdo\" in directory \"C:/intelFPGA_lite/17.1/HexpointThermostat/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513897311706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513897311751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:01:51 2017 " "Processing ended: Thu Dec 21 18:01:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513897311751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513897311751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513897311751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513897311751 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513897312353 ""}
