ARM GAS  /tmp/ccqP6piN.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"memp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.comm	memp_memory_UDP_PCB_base,131,4
  18              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
  19              		.align	2
  22              	memp_tab_UDP_PCB:
  23 0000 00000000 		.space	4
  24              		.global	memp_UDP_PCB
  25              		.section	.rodata.memp_UDP_PCB,"a"
  26              		.align	2
  29              	memp_UDP_PCB:
  30 0000 2000     		.short	32
  31 0002 0400     		.short	4
  32 0004 00000000 		.word	memp_memory_UDP_PCB_base
  33 0008 00000000 		.word	memp_tab_UDP_PCB
  34              		.comm	memp_memory_TCP_PCB_base,783,4
  35              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
  36              		.align	2
  39              	memp_tab_TCP_PCB:
  40 0000 00000000 		.space	4
  41              		.global	memp_TCP_PCB
  42              		.section	.rodata.memp_TCP_PCB,"a"
  43              		.align	2
  46              	memp_TCP_PCB:
  47 0000 9C00     		.short	156
  48 0002 0500     		.short	5
  49 0004 00000000 		.word	memp_memory_TCP_PCB_base
  50 0008 00000000 		.word	memp_tab_TCP_PCB
  51              		.comm	memp_memory_TCP_PCB_LISTEN_base,227,4
  52              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
  53              		.align	2
  56              	memp_tab_TCP_PCB_LISTEN:
  57 0000 00000000 		.space	4
  58              		.global	memp_TCP_PCB_LISTEN
  59              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
  60              		.align	2
  63              	memp_TCP_PCB_LISTEN:
  64 0000 1C00     		.short	28
  65 0002 0800     		.short	8
  66 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
  67 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
  68              		.comm	memp_memory_TCP_SEG_base,259,4
  69              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
ARM GAS  /tmp/ccqP6piN.s 			page 2


  70              		.align	2
  73              	memp_tab_TCP_SEG:
  74 0000 00000000 		.space	4
  75              		.global	memp_TCP_SEG
  76              		.section	.rodata.memp_TCP_SEG,"a"
  77              		.align	2
  80              	memp_TCP_SEG:
  81 0000 1000     		.short	16
  82 0002 1000     		.short	16
  83 0004 00000000 		.word	memp_memory_TCP_SEG_base
  84 0008 00000000 		.word	memp_tab_TCP_SEG
  85              		.comm	memp_memory_REASSDATA_base,163,4
  86              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
  87              		.align	2
  90              	memp_tab_REASSDATA:
  91 0000 00000000 		.space	4
  92              		.global	memp_REASSDATA
  93              		.section	.rodata.memp_REASSDATA,"a"
  94              		.align	2
  97              	memp_REASSDATA:
  98 0000 2000     		.short	32
  99 0002 0500     		.short	5
 100 0004 00000000 		.word	memp_memory_REASSDATA_base
 101 0008 00000000 		.word	memp_tab_REASSDATA
 102              		.comm	memp_memory_FRAG_PBUF_base,363,4
 103              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 104              		.align	2
 107              	memp_tab_FRAG_PBUF:
 108 0000 00000000 		.space	4
 109              		.global	memp_FRAG_PBUF
 110              		.section	.rodata.memp_FRAG_PBUF,"a"
 111              		.align	2
 114              	memp_FRAG_PBUF:
 115 0000 1800     		.short	24
 116 0002 0F00     		.short	15
 117 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 118 0008 00000000 		.word	memp_tab_FRAG_PBUF
 119              		.comm	memp_memory_NETBUF_base,35,4
 120              		.section	.bss.memp_tab_NETBUF,"aw",%nobits
 121              		.align	2
 124              	memp_tab_NETBUF:
 125 0000 00000000 		.space	4
 126              		.global	memp_NETBUF
 127              		.section	.rodata.memp_NETBUF,"a"
 128              		.align	2
 131              	memp_NETBUF:
 132 0000 1000     		.short	16
 133 0002 0200     		.short	2
 134 0004 00000000 		.word	memp_memory_NETBUF_base
 135 0008 00000000 		.word	memp_tab_NETBUF
 136              		.comm	memp_memory_NETCONN_base,163,4
 137              		.section	.bss.memp_tab_NETCONN,"aw",%nobits
 138              		.align	2
 141              	memp_tab_NETCONN:
 142 0000 00000000 		.space	4
 143              		.global	memp_NETCONN
 144              		.section	.rodata.memp_NETCONN,"a"
ARM GAS  /tmp/ccqP6piN.s 			page 3


 145              		.align	2
 148              	memp_NETCONN:
 149 0000 2800     		.short	40
 150 0002 0400     		.short	4
 151 0004 00000000 		.word	memp_memory_NETCONN_base
 152 0008 00000000 		.word	memp_tab_NETCONN
 153              		.comm	memp_memory_TCPIP_MSG_API_base,131,4
 154              		.section	.bss.memp_tab_TCPIP_MSG_API,"aw",%nobits
 155              		.align	2
 158              	memp_tab_TCPIP_MSG_API:
 159 0000 00000000 		.space	4
 160              		.global	memp_TCPIP_MSG_API
 161              		.section	.rodata.memp_TCPIP_MSG_API,"a"
 162              		.align	2
 165              	memp_TCPIP_MSG_API:
 166 0000 1000     		.short	16
 167 0002 0800     		.short	8
 168 0004 00000000 		.word	memp_memory_TCPIP_MSG_API_base
 169 0008 00000000 		.word	memp_tab_TCPIP_MSG_API
 170              		.comm	memp_memory_TCPIP_MSG_INPKT_base,131,4
 171              		.section	.bss.memp_tab_TCPIP_MSG_INPKT,"aw",%nobits
 172              		.align	2
 175              	memp_tab_TCPIP_MSG_INPKT:
 176 0000 00000000 		.space	4
 177              		.global	memp_TCPIP_MSG_INPKT
 178              		.section	.rodata.memp_TCPIP_MSG_INPKT,"a"
 179              		.align	2
 182              	memp_TCPIP_MSG_INPKT:
 183 0000 1000     		.short	16
 184 0002 0800     		.short	8
 185 0004 00000000 		.word	memp_memory_TCPIP_MSG_INPKT_base
 186 0008 00000000 		.word	memp_tab_TCPIP_MSG_INPKT
 187              		.comm	memp_memory_SYS_TIMEOUT_base,83,4
 188              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 189              		.align	2
 192              	memp_tab_SYS_TIMEOUT:
 193 0000 00000000 		.space	4
 194              		.global	memp_SYS_TIMEOUT
 195              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 196              		.align	2
 199              	memp_SYS_TIMEOUT:
 200 0000 1000     		.short	16
 201 0002 0500     		.short	5
 202 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 203 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 204              		.comm	memp_memory_PBUF_base,259,4
 205              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 206              		.align	2
 209              	memp_tab_PBUF:
 210 0000 00000000 		.space	4
 211              		.global	memp_PBUF
 212              		.section	.rodata.memp_PBUF,"a"
 213              		.align	2
 216              	memp_PBUF:
 217 0000 1000     		.short	16
 218 0002 1000     		.short	16
 219 0004 00000000 		.word	memp_memory_PBUF_base
ARM GAS  /tmp/ccqP6piN.s 			page 4


 220 0008 00000000 		.word	memp_tab_PBUF
 221              		.comm	memp_memory_PBUF_POOL_base,9731,4
 222              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 223              		.align	2
 226              	memp_tab_PBUF_POOL:
 227 0000 00000000 		.space	4
 228              		.global	memp_PBUF_POOL
 229              		.section	.rodata.memp_PBUF_POOL,"a"
 230              		.align	2
 233              	memp_PBUF_POOL:
 234 0000 6002     		.short	608
 235 0002 1000     		.short	16
 236 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 237 0008 00000000 		.word	memp_tab_PBUF_POOL
 238              		.global	memp_pools
 239              		.section	.rodata.memp_pools,"a"
 240              		.align	2
 243              	memp_pools:
 244 0000 00000000 		.word	memp_UDP_PCB
 245 0004 00000000 		.word	memp_TCP_PCB
 246 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 247 000c 00000000 		.word	memp_TCP_SEG
 248 0010 00000000 		.word	memp_REASSDATA
 249 0014 00000000 		.word	memp_FRAG_PBUF
 250 0018 00000000 		.word	memp_NETBUF
 251 001c 00000000 		.word	memp_NETCONN
 252 0020 00000000 		.word	memp_TCPIP_MSG_API
 253 0024 00000000 		.word	memp_TCPIP_MSG_INPKT
 254 0028 00000000 		.word	memp_SYS_TIMEOUT
 255 002c 00000000 		.word	memp_PBUF
 256 0030 00000000 		.word	memp_PBUF_POOL
 257              		.section	.text.memp_init_pool,"ax",%progbits
 258              		.align	1
 259              		.global	memp_init_pool
 260              		.arch armv7e-m
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	memp_init_pool:
 267              	.LFB137:
 268              		.file 1 "Middlewares/Third_Party/LwIP/src/core/memp.c"
   1:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
   9:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
  10:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
  11:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
ARM GAS  /tmp/ccqP6piN.s 			page 5


  16:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/altcp.h"
  61:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  62:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  63:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  64:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  65:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
  66:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/sockets_priv.h"
  67:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
  68:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
ARM GAS  /tmp/ccqP6piN.s 			page 6


  73:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc *const memp_pools[MEMP_MAX] = {
  82:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:Middlewares/Third_Party/LwIP/src/core/memp.c ****          h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow or underflow
 122:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after/before it has been altered)
 123:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 124:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 125:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element(struct memp *p, const struct memp_desc *desc)
 129:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
ARM GAS  /tmp/ccqP6piN.s 			page 7


 130:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 131:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 132:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 133:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 134:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 135:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 136:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 137:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 138:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 139:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 140:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 141:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 142:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 143:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 144:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 145:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 146:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 147:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 148:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 149:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 150:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 151:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 152:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 153:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 154:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 155:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 157:Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 158:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 159:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element(p, memp_pools[i]);
 160:Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SAN
 161:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 162:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 163:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 164:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 165:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 166:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 167:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 168:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 169:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 170:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 171:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 172:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 173:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 174:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 175:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 176:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 269              		.loc 1 176 1
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 16
 272              		@ frame_needed = 1, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 274 0000 80B4     		push	{r7}
 275              	.LCFI0:
 276              		.cfi_def_cfa_offset 4
 277              		.cfi_offset 7, -4
 278 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccqP6piN.s 			page 8


 279              	.LCFI1:
 280              		.cfi_def_cfa_offset 24
 281 0004 00AF     		add	r7, sp, #0
 282              	.LCFI2:
 283              		.cfi_def_cfa_register 7
 284 0006 7860     		str	r0, [r7, #4]
 177:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 178:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 179:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 180:Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
 181:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 182:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
 285              		.loc 1 183 8
 286 0008 7B68     		ldr	r3, [r7, #4]
 287 000a 9B68     		ldr	r3, [r3, #8]
 288              		.loc 1 183 14
 289 000c 0022     		movs	r2, #0
 290 000e 1A60     		str	r2, [r3]
 184:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 291              		.loc 1 184 25
 292 0010 7B68     		ldr	r3, [r7, #4]
 293 0012 5B68     		ldr	r3, [r3, #4]
 294 0014 0333     		adds	r3, r3, #3
 295 0016 23F00303 		bic	r3, r3, #3
 296              		.loc 1 184 8
 297 001a BB60     		str	r3, [r7, #8]
 185:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 186:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* force memset on pool memory */
 187:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(memp, 0, (size_t)desc->num * (MEMP_SIZE + desc->size
 188:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 189:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                        + MEM_SANITY_REGION_AFTER_ALIGNED
 190:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                       ));
 192:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 193:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 298              		.loc 1 194 10
 299 001c 0023     		movs	r3, #0
 300 001e FB60     		str	r3, [r7, #12]
 301              		.loc 1 194 3
 302 0020 11E0     		b	.L2
 303              	.L3:
 195:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 304              		.loc 1 195 23 discriminator 3
 305 0022 7B68     		ldr	r3, [r7, #4]
 306 0024 9B68     		ldr	r3, [r3, #8]
 307              		.loc 1 195 18 discriminator 3
 308 0026 1A68     		ldr	r2, [r3]
 309              		.loc 1 195 16 discriminator 3
 310 0028 BB68     		ldr	r3, [r7, #8]
 311 002a 1A60     		str	r2, [r3]
 196:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 312              		.loc 1 196 10 discriminator 3
 313 002c 7B68     		ldr	r3, [r7, #4]
 314 002e 9B68     		ldr	r3, [r3, #8]
 315              		.loc 1 196 16 discriminator 3
ARM GAS  /tmp/ccqP6piN.s 			page 9


 316 0030 BA68     		ldr	r2, [r7, #8]
 317 0032 1A60     		str	r2, [r3]
 197:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 198:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 199:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 200:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through void* to get rid of alignment warnings */
 201:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 318              		.loc 1 201 67 discriminator 3
 319 0034 7B68     		ldr	r3, [r7, #4]
 320 0036 1B88     		ldrh	r3, [r3]
 321 0038 1A46     		mov	r2, r3
 322              		.loc 1 201 10 discriminator 3
 323 003a BB68     		ldr	r3, [r7, #8]
 324 003c 1344     		add	r3, r3, r2
 325 003e BB60     		str	r3, [r7, #8]
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 326              		.loc 1 194 30 discriminator 3
 327 0040 FB68     		ldr	r3, [r7, #12]
 328 0042 0133     		adds	r3, r3, #1
 329 0044 FB60     		str	r3, [r7, #12]
 330              	.L2:
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 331              		.loc 1 194 23 discriminator 1
 332 0046 7B68     		ldr	r3, [r7, #4]
 333 0048 5B88     		ldrh	r3, [r3, #2]
 334 004a 1A46     		mov	r2, r3
 194:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 335              		.loc 1 194 3 discriminator 1
 336 004c FB68     		ldr	r3, [r7, #12]
 337 004e 9342     		cmp	r3, r2
 338 0050 E7DB     		blt	.L3
 202:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 203:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                    + MEM_SANITY_REGION_AFTER_ALIGNED
 204:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 205:Middlewares/Third_Party/LwIP/src/core/memp.c ****                                   );
 206:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 207:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 208:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 209:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 210:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 211:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 212:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 213:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 214:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 215:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 339              		.loc 1 215 1
 340 0052 00BF     		nop
 341 0054 1437     		adds	r7, r7, #20
 342              	.LCFI3:
 343              		.cfi_def_cfa_offset 4
 344 0056 BD46     		mov	sp, r7
 345              	.LCFI4:
 346              		.cfi_def_cfa_register 13
 347              		@ sp needed
 348 0058 5DF8047B 		ldr	r7, [sp], #4
 349              	.LCFI5:
 350              		.cfi_restore 7
ARM GAS  /tmp/ccqP6piN.s 			page 10


 351              		.cfi_def_cfa_offset 0
 352 005c 7047     		bx	lr
 353              		.cfi_endproc
 354              	.LFE137:
 356              		.section	.text.memp_init,"ax",%progbits
 357              		.align	1
 358              		.global	memp_init
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 362              		.fpu fpv4-sp-d16
 364              	memp_init:
 365              	.LFB138:
 216:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 217:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 218:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 219:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 220:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 221:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 222:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 223:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 224:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 225:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 366              		.loc 1 225 1
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 8
 369              		@ frame_needed = 1, uses_anonymous_args = 0
 370 0000 80B5     		push	{r7, lr}
 371              	.LCFI6:
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 7, -8
 374              		.cfi_offset 14, -4
 375 0002 82B0     		sub	sp, sp, #8
 376              	.LCFI7:
 377              		.cfi_def_cfa_offset 16
 378 0004 00AF     		add	r7, sp, #0
 379              	.LCFI8:
 380              		.cfi_def_cfa_register 7
 226:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 227:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 228:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 381              		.loc 1 229 10
 382 0006 0023     		movs	r3, #0
 383 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 384              		.loc 1 229 3
 385 000a 09E0     		b	.L5
 386              	.L6:
 230:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 387              		.loc 1 230 5 discriminator 3
 388 000c FB88     		ldrh	r3, [r7, #6]
 389 000e 084A     		ldr	r2, .L7
 390 0010 52F82330 		ldr	r3, [r2, r3, lsl #2]
 391 0014 1846     		mov	r0, r3
 392 0016 FFF7FEFF 		bl	memp_init_pool
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 393              		.loc 1 229 48 discriminator 3
ARM GAS  /tmp/ccqP6piN.s 			page 11


 394 001a FB88     		ldrh	r3, [r7, #6]
 395 001c 0133     		adds	r3, r3, #1
 396 001e FB80     		strh	r3, [r7, #6]	@ movhi
 397              	.L5:
 229:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 398              		.loc 1 229 3 discriminator 1
 399 0020 FB88     		ldrh	r3, [r7, #6]
 400 0022 0C2B     		cmp	r3, #12
 401 0024 F2D9     		bls	.L6
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 232:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 233:Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 234:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 236:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 237:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 240:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 241:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 402              		.loc 1 241 1
 403 0026 00BF     		nop
 404 0028 0837     		adds	r7, r7, #8
 405              	.LCFI9:
 406              		.cfi_def_cfa_offset 8
 407 002a BD46     		mov	sp, r7
 408              	.LCFI10:
 409              		.cfi_def_cfa_register 13
 410              		@ sp needed
 411 002c 80BD     		pop	{r7, pc}
 412              	.L8:
 413 002e 00BF     		.align	2
 414              	.L7:
 415 0030 00000000 		.word	memp_pools
 416              		.cfi_endproc
 417              	.LFE138:
 419              		.section	.rodata
 420              		.align	2
 421              	.LC0:
 422 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/memp.c\000"
 422      6C657761 
 422      7265732F 
 422      54686972 
 422      645F5061 
 423 002d 000000   		.align	2
 424              	.LC1:
 425 0030 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
 425      5F6D616C 
 425      6C6F633A 
 425      206D656D 
 425      70207072 
 426 0053 00       		.align	2
 427              	.LC2:
 428 0054 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 428      7274696F 
 428      6E202225 
 428      73222066 
ARM GAS  /tmp/ccqP6piN.s 			page 12


 428      61696C65 
 429              		.section	.text.do_memp_malloc_pool,"ax",%progbits
 430              		.align	1
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	do_memp_malloc_pool:
 437              	.LFB139:
 242:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void *
 244:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 245:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 246:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 247:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 249:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 438              		.loc 1 249 1
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 16
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442 0000 80B5     		push	{r7, lr}
 443              	.LCFI11:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 7, -8
 446              		.cfi_offset 14, -4
 447 0002 84B0     		sub	sp, sp, #16
 448              	.LCFI12:
 449              		.cfi_def_cfa_offset 24
 450 0004 00AF     		add	r7, sp, #0
 451              	.LCFI13:
 452              		.cfi_def_cfa_register 7
 453 0006 7860     		str	r0, [r7, #4]
 250:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 251:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 252:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 253:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 254:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 255:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 256:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 257:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 454              		.loc 1 257 3
 455 0008 FFF7FEFF 		bl	sys_arch_protect
 456 000c F860     		str	r0, [r7, #12]
 258:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
 457              		.loc 1 259 15
 458 000e 7B68     		ldr	r3, [r7, #4]
 459 0010 9B68     		ldr	r3, [r3, #8]
 460              		.loc 1 259 8
 461 0012 1B68     		ldr	r3, [r3]
 462 0014 BB60     		str	r3, [r7, #8]
 260:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 261:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 262:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
 463              		.loc 1 262 6
 464 0016 BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/ccqP6piN.s 			page 13


 465 0018 002B     		cmp	r3, #0
 466 001a 15D0     		beq	.L10
 263:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
 264:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 265:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element(memp, desc);
 266:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 267:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 268:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
 467              		.loc 1 268 10
 468 001c 7B68     		ldr	r3, [r7, #4]
 469 001e 9B68     		ldr	r3, [r3, #8]
 470              		.loc 1 268 22
 471 0020 BA68     		ldr	r2, [r7, #8]
 472 0022 1268     		ldr	r2, [r2]
 473              		.loc 1 268 16
 474 0024 1A60     		str	r2, [r3]
 269:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 270:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 271:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 272:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 273:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 274:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 275:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 276:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 277:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 278:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 279:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
 475              		.loc 1 280 5
 476 0026 BB68     		ldr	r3, [r7, #8]
 477 0028 03F00303 		and	r3, r3, #3
 478 002c 002B     		cmp	r3, #0
 479 002e 06D0     		beq	.L11
 480              		.loc 1 280 5 is_stmt 0 discriminator 1
 481 0030 094B     		ldr	r3, .L13
 482 0032 40F21912 		movw	r2, #281
 483 0036 0949     		ldr	r1, .L13+4
 484 0038 0948     		ldr	r0, .L13+8
 485 003a FFF7FEFF 		bl	printf
 486              	.L11:
 281:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 282:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 283:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 284:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 285:Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 286:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 287:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 288:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 487              		.loc 1 288 5 is_stmt 1
 488 003e F868     		ldr	r0, [r7, #12]
 489 0040 FFF7FEFF 		bl	sys_arch_unprotect
 289:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 290:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t *)memp + MEMP_SIZE);
 490              		.loc 1 290 26
 491 0044 BB68     		ldr	r3, [r7, #8]
 492 0046 03E0     		b	.L12
 493              	.L10:
ARM GAS  /tmp/ccqP6piN.s 			page 14


 291:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 292:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 293:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 294:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 295:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 494              		.loc 1 295 5
 495 0048 F868     		ldr	r0, [r7, #12]
 496 004a FFF7FEFF 		bl	sys_arch_unprotect
 296:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 297:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 298:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 299:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 497              		.loc 1 299 10
 498 004e 0023     		movs	r3, #0
 499              	.L12:
 300:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 500              		.loc 1 300 1
 501 0050 1846     		mov	r0, r3
 502 0052 1037     		adds	r7, r7, #16
 503              	.LCFI14:
 504              		.cfi_def_cfa_offset 8
 505 0054 BD46     		mov	sp, r7
 506              	.LCFI15:
 507              		.cfi_def_cfa_register 13
 508              		@ sp needed
 509 0056 80BD     		pop	{r7, pc}
 510              	.L14:
 511              		.align	2
 512              	.L13:
 513 0058 00000000 		.word	.LC0
 514 005c 30000000 		.word	.LC1
 515 0060 54000000 		.word	.LC2
 516              		.cfi_endproc
 517              	.LFE139:
 519              		.section	.rodata
 520              		.align	2
 521              	.LC3:
 522 007c 696E7661 		.ascii	"invalid pool desc\000"
 522      6C696420 
 522      706F6F6C 
 522      20646573 
 522      6300
 523              		.section	.text.memp_malloc_pool,"ax",%progbits
 524              		.align	1
 525              		.global	memp_malloc_pool
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 529              		.fpu fpv4-sp-d16
 531              	memp_malloc_pool:
 532              	.LFB140:
 301:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 302:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 303:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 304:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 305:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 306:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
ARM GAS  /tmp/ccqP6piN.s 			page 15


 307:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 308:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 309:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 310:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 311:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 312:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 313:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 314:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 315:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 533              		.loc 1 315 1
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 8
 536              		@ frame_needed = 1, uses_anonymous_args = 0
 537 0000 80B5     		push	{r7, lr}
 538              	.LCFI16:
 539              		.cfi_def_cfa_offset 8
 540              		.cfi_offset 7, -8
 541              		.cfi_offset 14, -4
 542 0002 82B0     		sub	sp, sp, #8
 543              	.LCFI17:
 544              		.cfi_def_cfa_offset 16
 545 0004 00AF     		add	r7, sp, #0
 546              	.LCFI18:
 547              		.cfi_def_cfa_register 7
 548 0006 7860     		str	r0, [r7, #4]
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 549              		.loc 1 316 3
 550 0008 7B68     		ldr	r3, [r7, #4]
 551 000a 002B     		cmp	r3, #0
 552 000c 06D1     		bne	.L16
 553              		.loc 1 316 3 is_stmt 0 discriminator 1
 554 000e 0A4B     		ldr	r3, .L19
 555 0010 4FF49E72 		mov	r2, #316
 556 0014 0949     		ldr	r1, .L19+4
 557 0016 0A48     		ldr	r0, .L19+8
 558 0018 FFF7FEFF 		bl	printf
 559              	.L16:
 317:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 560              		.loc 1 317 6 is_stmt 1
 561 001c 7B68     		ldr	r3, [r7, #4]
 562 001e 002B     		cmp	r3, #0
 563 0020 01D1     		bne	.L17
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 564              		.loc 1 318 12
 565 0022 0023     		movs	r3, #0
 566 0024 03E0     		b	.L18
 567              	.L17:
 319:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 320:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 321:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 322:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
 568              		.loc 1 322 10
 569 0026 7868     		ldr	r0, [r7, #4]
 570 0028 FFF7FEFF 		bl	do_memp_malloc_pool
 571 002c 0346     		mov	r3, r0
 572              	.L18:
 323:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
ARM GAS  /tmp/ccqP6piN.s 			page 16


 324:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 325:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 573              		.loc 1 326 1
 574 002e 1846     		mov	r0, r3
 575 0030 0837     		adds	r7, r7, #8
 576              	.LCFI19:
 577              		.cfi_def_cfa_offset 8
 578 0032 BD46     		mov	sp, r7
 579              	.LCFI20:
 580              		.cfi_def_cfa_register 13
 581              		@ sp needed
 582 0034 80BD     		pop	{r7, pc}
 583              	.L20:
 584 0036 00BF     		.align	2
 585              	.L19:
 586 0038 00000000 		.word	.LC0
 587 003c 7C000000 		.word	.LC3
 588 0040 54000000 		.word	.LC2
 589              		.cfi_endproc
 590              	.LFE140:
 592              		.section	.rodata
 593 008e 0000     		.align	2
 594              	.LC4:
 595 0090 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 595      5F6D616C 
 595      6C6F633A 
 595      20747970 
 595      65203C20 
 596              		.section	.text.memp_malloc,"ax",%progbits
 597              		.align	1
 598              		.global	memp_malloc
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu fpv4-sp-d16
 604              	memp_malloc:
 605              	.LFB141:
 327:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 328:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 329:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 330:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 331:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
 332:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 333:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 334:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 335:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 336:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 337:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 338:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 339:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char *file, const int line)
 340:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 341:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 606              		.loc 1 341 1
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 16
 609              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccqP6piN.s 			page 17


 610 0000 80B5     		push	{r7, lr}
 611              	.LCFI21:
 612              		.cfi_def_cfa_offset 8
 613              		.cfi_offset 7, -8
 614              		.cfi_offset 14, -4
 615 0002 84B0     		sub	sp, sp, #16
 616              	.LCFI22:
 617              		.cfi_def_cfa_offset 24
 618 0004 00AF     		add	r7, sp, #0
 619              	.LCFI23:
 620              		.cfi_def_cfa_register 7
 621 0006 0346     		mov	r3, r0
 622 0008 FB71     		strb	r3, [r7, #7]
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 343:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 623              		.loc 1 343 3
 624 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 625 000c 0C2B     		cmp	r3, #12
 626 000e 08D9     		bls	.L22
 627              		.loc 1 343 3 is_stmt 0 discriminator 1
 628 0010 0A4B     		ldr	r3, .L24
 629 0012 40F25712 		movw	r2, #343
 630 0016 0A49     		ldr	r1, .L24+4
 631 0018 0A48     		ldr	r0, .L24+8
 632 001a FFF7FEFF 		bl	printf
 633 001e 0023     		movs	r3, #0
 634 0020 08E0     		b	.L23
 635              	.L22:
 344:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 345:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 347:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 348:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 349:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 350:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 636              		.loc 1 350 10 is_stmt 1
 637 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 638 0024 084A     		ldr	r2, .L24+12
 639 0026 52F82330 		ldr	r3, [r2, r3, lsl #2]
 640 002a 1846     		mov	r0, r3
 641 002c FFF7FEFF 		bl	do_memp_malloc_pool
 642 0030 F860     		str	r0, [r7, #12]
 351:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 352:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 353:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 354:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 355:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 643              		.loc 1 355 10
 644 0032 FB68     		ldr	r3, [r7, #12]
 645              	.L23:
 356:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 646              		.loc 1 356 1
 647 0034 1846     		mov	r0, r3
 648 0036 1037     		adds	r7, r7, #16
 649              	.LCFI24:
 650              		.cfi_def_cfa_offset 8
 651 0038 BD46     		mov	sp, r7
ARM GAS  /tmp/ccqP6piN.s 			page 18


 652              	.LCFI25:
 653              		.cfi_def_cfa_register 13
 654              		@ sp needed
 655 003a 80BD     		pop	{r7, pc}
 656              	.L25:
 657              		.align	2
 658              	.L24:
 659 003c 00000000 		.word	.LC0
 660 0040 90000000 		.word	.LC4
 661 0044 54000000 		.word	.LC2
 662 0048 00000000 		.word	memp_pools
 663              		.cfi_endproc
 664              	.LFE141:
 666              		.section	.rodata
 667 00ad 000000   		.align	2
 668              	.LC5:
 669 00b0 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 669      5F667265 
 669      653A206D 
 669      656D2070 
 669      726F7065 
 670              		.section	.text.do_memp_free_pool,"ax",%progbits
 671              		.align	1
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	do_memp_free_pool:
 678              	.LFB142:
 357:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 358:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 359:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc *desc, void *mem)
 360:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 679              		.loc 1 360 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 16
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683 0000 80B5     		push	{r7, lr}
 684              	.LCFI26:
 685              		.cfi_def_cfa_offset 8
 686              		.cfi_offset 7, -8
 687              		.cfi_offset 14, -4
 688 0002 84B0     		sub	sp, sp, #16
 689              	.LCFI27:
 690              		.cfi_def_cfa_offset 24
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI28:
 693              		.cfi_def_cfa_register 7
 694 0006 7860     		str	r0, [r7, #4]
 695 0008 3960     		str	r1, [r7]
 361:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 362:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 363:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 696              		.loc 1 364 3
 697 000a 3B68     		ldr	r3, [r7]
 698 000c 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/ccqP6piN.s 			page 19


 699 0010 002B     		cmp	r3, #0
 700 0012 06D0     		beq	.L27
 701              		.loc 1 364 3 is_stmt 0 discriminator 1
 702 0014 0D4B     		ldr	r3, .L28
 703 0016 40F26D12 		movw	r2, #365
 704 001a 0D49     		ldr	r1, .L28+4
 705 001c 0D48     		ldr	r0, .L28+8
 706 001e FFF7FEFF 		bl	printf
 707              	.L27:
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 366:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 367:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 368:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 708              		.loc 1 368 8 is_stmt 1
 709 0022 3B68     		ldr	r3, [r7]
 710 0024 FB60     		str	r3, [r7, #12]
 369:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 370:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 711              		.loc 1 370 3
 712 0026 FFF7FEFF 		bl	sys_arch_protect
 713 002a B860     		str	r0, [r7, #8]
 371:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 372:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 373:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element(memp, desc);
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 375:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 377:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 378:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 379:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 380:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 381:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 382:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 383:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 384:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 385:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 714              		.loc 1 385 21
 715 002c 7B68     		ldr	r3, [r7, #4]
 716 002e 9B68     		ldr	r3, [r3, #8]
 717              		.loc 1 385 16
 718 0030 1A68     		ldr	r2, [r3]
 719              		.loc 1 385 14
 720 0032 FB68     		ldr	r3, [r7, #12]
 721 0034 1A60     		str	r2, [r3]
 386:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 722              		.loc 1 386 8
 723 0036 7B68     		ldr	r3, [r7, #4]
 724 0038 9B68     		ldr	r3, [r3, #8]
 725              		.loc 1 386 14
 726 003a FA68     		ldr	r2, [r7, #12]
 727 003c 1A60     		str	r2, [r3]
 387:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 388:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 390:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 392:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
ARM GAS  /tmp/ccqP6piN.s 			page 20


 728              		.loc 1 392 3
 729 003e B868     		ldr	r0, [r7, #8]
 730 0040 FFF7FEFF 		bl	sys_arch_unprotect
 393:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 394:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 731              		.loc 1 394 1
 732 0044 00BF     		nop
 733 0046 1037     		adds	r7, r7, #16
 734              	.LCFI29:
 735              		.cfi_def_cfa_offset 8
 736 0048 BD46     		mov	sp, r7
 737              	.LCFI30:
 738              		.cfi_def_cfa_register 13
 739              		@ sp needed
 740 004a 80BD     		pop	{r7, pc}
 741              	.L29:
 742              		.align	2
 743              	.L28:
 744 004c 00000000 		.word	.LC0
 745 0050 B0000000 		.word	.LC5
 746 0054 54000000 		.word	.LC2
 747              		.cfi_endproc
 748              	.LFE142:
 750              		.section	.text.memp_free_pool,"ax",%progbits
 751              		.align	1
 752              		.global	memp_free_pool
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 756              		.fpu fpv4-sp-d16
 758              	memp_free_pool:
 759              	.LFB143:
 395:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 396:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 397:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 398:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 399:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
 400:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 401:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 402:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 403:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc *desc, void *mem)
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 760              		.loc 1 404 1
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 8
 763              		@ frame_needed = 1, uses_anonymous_args = 0
 764 0000 80B5     		push	{r7, lr}
 765              	.LCFI31:
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 7, -8
 768              		.cfi_offset 14, -4
 769 0002 82B0     		sub	sp, sp, #8
 770              	.LCFI32:
 771              		.cfi_def_cfa_offset 16
 772 0004 00AF     		add	r7, sp, #0
 773              	.LCFI33:
 774              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccqP6piN.s 			page 21


 775 0006 7860     		str	r0, [r7, #4]
 776 0008 3960     		str	r1, [r7]
 405:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 777              		.loc 1 405 3
 778 000a 7B68     		ldr	r3, [r7, #4]
 779 000c 002B     		cmp	r3, #0
 780 000e 06D1     		bne	.L31
 781              		.loc 1 405 3 is_stmt 0 discriminator 1
 782 0010 0A4B     		ldr	r3, .L36
 783 0012 40F29512 		movw	r2, #405
 784 0016 0A49     		ldr	r1, .L36+4
 785 0018 0A48     		ldr	r0, .L36+8
 786 001a FFF7FEFF 		bl	printf
 787              	.L31:
 406:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 788              		.loc 1 406 6 is_stmt 1
 789 001e 7B68     		ldr	r3, [r7, #4]
 790 0020 002B     		cmp	r3, #0
 791 0022 07D0     		beq	.L35
 792              		.loc 1 406 22 discriminator 1
 793 0024 3B68     		ldr	r3, [r7]
 794 0026 002B     		cmp	r3, #0
 795 0028 04D0     		beq	.L35
 407:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 408:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 409:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 410:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 796              		.loc 1 410 3
 797 002a 3968     		ldr	r1, [r7]
 798 002c 7868     		ldr	r0, [r7, #4]
 799 002e FFF7FEFF 		bl	do_memp_free_pool
 800 0032 00E0     		b	.L30
 801              	.L35:
 407:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 802              		.loc 1 407 5
 803 0034 00BF     		nop
 804              	.L30:
 411:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 805              		.loc 1 411 1
 806 0036 0837     		adds	r7, r7, #8
 807              	.LCFI34:
 808              		.cfi_def_cfa_offset 8
 809 0038 BD46     		mov	sp, r7
 810              	.LCFI35:
 811              		.cfi_def_cfa_register 13
 812              		@ sp needed
 813 003a 80BD     		pop	{r7, pc}
 814              	.L37:
 815              		.align	2
 816              	.L36:
 817 003c 00000000 		.word	.LC0
 818 0040 7C000000 		.word	.LC3
 819 0044 54000000 		.word	.LC2
 820              		.cfi_endproc
 821              	.LFE143:
 823              		.section	.rodata
 824              		.align	2
ARM GAS  /tmp/ccqP6piN.s 			page 22


 825              	.LC6:
 826 00d0 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 826      5F667265 
 826      653A2074 
 826      79706520 
 826      3C204D45 
 827              		.section	.text.memp_free,"ax",%progbits
 828              		.align	1
 829              		.global	memp_free
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 833              		.fpu fpv4-sp-d16
 835              	memp_free:
 836              	.LFB144:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 413:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 414:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 415:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 416:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 417:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 418:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 419:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 420:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 421:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 837              		.loc 1 421 1
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 8
 840              		@ frame_needed = 1, uses_anonymous_args = 0
 841 0000 80B5     		push	{r7, lr}
 842              	.LCFI36:
 843              		.cfi_def_cfa_offset 8
 844              		.cfi_offset 7, -8
 845              		.cfi_offset 14, -4
 846 0002 82B0     		sub	sp, sp, #8
 847              	.LCFI37:
 848              		.cfi_def_cfa_offset 16
 849 0004 00AF     		add	r7, sp, #0
 850              	.LCFI38:
 851              		.cfi_def_cfa_register 7
 852 0006 0346     		mov	r3, r0
 853 0008 3960     		str	r1, [r7]
 854 000a FB71     		strb	r3, [r7, #7]
 422:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 423:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 424:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 425:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 426:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 855              		.loc 1 426 3
 856 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 857 000e 0C2B     		cmp	r3, #12
 858 0010 07D9     		bls	.L39
 859              		.loc 1 426 3 is_stmt 0 discriminator 1
 860 0012 0C4B     		ldr	r3, .L43
 861 0014 4FF4D572 		mov	r2, #426
 862 0018 0B49     		ldr	r1, .L43+4
 863 001a 0C48     		ldr	r0, .L43+8
ARM GAS  /tmp/ccqP6piN.s 			page 23


 864 001c FFF7FEFF 		bl	printf
 865 0020 0CE0     		b	.L38
 866              	.L39:
 427:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 867              		.loc 1 428 6 is_stmt 1
 868 0022 3B68     		ldr	r3, [r7]
 869 0024 002B     		cmp	r3, #0
 870 0026 08D0     		beq	.L42
 429:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 430:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 431:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 432:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 433:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 434:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 435:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 436:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 437:Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 438:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 439:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 440:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
 871              		.loc 1 440 3
 872 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 873 002a 094A     		ldr	r2, .L43+12
 874 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 875 0030 3968     		ldr	r1, [r7]
 876 0032 1846     		mov	r0, r3
 877 0034 FFF7FEFF 		bl	do_memp_free_pool
 878 0038 00E0     		b	.L38
 879              	.L42:
 429:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 880              		.loc 1 429 5
 881 003a 00BF     		nop
 882              	.L38:
 441:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 442:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 443:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 444:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 445:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 446:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 447:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 883              		.loc 1 447 1
 884 003c 0837     		adds	r7, r7, #8
 885              	.LCFI39:
 886              		.cfi_def_cfa_offset 8
 887 003e BD46     		mov	sp, r7
 888              	.LCFI40:
 889              		.cfi_def_cfa_register 13
 890              		@ sp needed
 891 0040 80BD     		pop	{r7, pc}
 892              	.L44:
 893 0042 00BF     		.align	2
 894              	.L43:
 895 0044 00000000 		.word	.LC0
 896 0048 D0000000 		.word	.LC6
 897 004c 54000000 		.word	.LC2
 898 0050 00000000 		.word	memp_pools
ARM GAS  /tmp/ccqP6piN.s 			page 24


 899              		.cfi_endproc
 900              	.LFE144:
 902              		.text
 903              	.Letext0:
 904              		.file 2 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/machine/_default_typ
 905              		.file 3 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_stdint.h"
 906              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 907              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 908              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 909              		.file 7 "/home/mego-ros2/microros_ws/firmware/toolchain/lib/gcc/arm-none-eabi/8.3.1/include/stddef
 910              		.file 8 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_types.h"
 911              		.file 9 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/reent.h"
 912              		.file 10 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/lock.h"
 913              		.file 11 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/stdlib.h"
 914              		.file 12 "Middlewares/Third_Party/LwIP/system/arch/cc.h"
 915              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 916              		.file 14 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/ctype.h"
 917              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 918              		.file 16 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 919              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 920              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 921              		.file 19 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 922              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 923              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 924              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 925              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 926              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ip4.h"
 927              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/ip.h"
 928              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/udp.h"
 929              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpbase.h"
 930              		.file 28 "Middlewares/Third_Party/LwIP/src/include/lwip/tcp.h"
 931              		.file 29 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/tcp_priv.h"
 932              		.file 30 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/tcp.h"
 933              		.file 31 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 934              		.file 32 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.h"
 935              		.file 33 "Middlewares/Third_Party/LwIP/src/include/lwip/inet.h"
 936              		.file 34 "Middlewares/Third_Party/LwIP/src/include/lwip/errno.h"
 937              		.file 35 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
ARM GAS  /tmp/ccqP6piN.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 memp.c
                            *COM*:0000000000000083 memp_memory_UDP_PCB_base
     /tmp/ccqP6piN.s:19     .bss.memp_tab_UDP_PCB:0000000000000000 $d
     /tmp/ccqP6piN.s:22     .bss.memp_tab_UDP_PCB:0000000000000000 memp_tab_UDP_PCB
     /tmp/ccqP6piN.s:29     .rodata.memp_UDP_PCB:0000000000000000 memp_UDP_PCB
     /tmp/ccqP6piN.s:26     .rodata.memp_UDP_PCB:0000000000000000 $d
                            *COM*:000000000000030f memp_memory_TCP_PCB_base
     /tmp/ccqP6piN.s:36     .bss.memp_tab_TCP_PCB:0000000000000000 $d
     /tmp/ccqP6piN.s:39     .bss.memp_tab_TCP_PCB:0000000000000000 memp_tab_TCP_PCB
     /tmp/ccqP6piN.s:46     .rodata.memp_TCP_PCB:0000000000000000 memp_TCP_PCB
     /tmp/ccqP6piN.s:43     .rodata.memp_TCP_PCB:0000000000000000 $d
                            *COM*:00000000000000e3 memp_memory_TCP_PCB_LISTEN_base
     /tmp/ccqP6piN.s:53     .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/ccqP6piN.s:56     .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 memp_tab_TCP_PCB_LISTEN
     /tmp/ccqP6piN.s:63     .rodata.memp_TCP_PCB_LISTEN:0000000000000000 memp_TCP_PCB_LISTEN
     /tmp/ccqP6piN.s:60     .rodata.memp_TCP_PCB_LISTEN:0000000000000000 $d
                            *COM*:0000000000000103 memp_memory_TCP_SEG_base
     /tmp/ccqP6piN.s:70     .bss.memp_tab_TCP_SEG:0000000000000000 $d
     /tmp/ccqP6piN.s:73     .bss.memp_tab_TCP_SEG:0000000000000000 memp_tab_TCP_SEG
     /tmp/ccqP6piN.s:80     .rodata.memp_TCP_SEG:0000000000000000 memp_TCP_SEG
     /tmp/ccqP6piN.s:77     .rodata.memp_TCP_SEG:0000000000000000 $d
                            *COM*:00000000000000a3 memp_memory_REASSDATA_base
     /tmp/ccqP6piN.s:87     .bss.memp_tab_REASSDATA:0000000000000000 $d
     /tmp/ccqP6piN.s:90     .bss.memp_tab_REASSDATA:0000000000000000 memp_tab_REASSDATA
     /tmp/ccqP6piN.s:97     .rodata.memp_REASSDATA:0000000000000000 memp_REASSDATA
     /tmp/ccqP6piN.s:94     .rodata.memp_REASSDATA:0000000000000000 $d
                            *COM*:000000000000016b memp_memory_FRAG_PBUF_base
     /tmp/ccqP6piN.s:104    .bss.memp_tab_FRAG_PBUF:0000000000000000 $d
     /tmp/ccqP6piN.s:107    .bss.memp_tab_FRAG_PBUF:0000000000000000 memp_tab_FRAG_PBUF
     /tmp/ccqP6piN.s:114    .rodata.memp_FRAG_PBUF:0000000000000000 memp_FRAG_PBUF
     /tmp/ccqP6piN.s:111    .rodata.memp_FRAG_PBUF:0000000000000000 $d
                            *COM*:0000000000000023 memp_memory_NETBUF_base
     /tmp/ccqP6piN.s:121    .bss.memp_tab_NETBUF:0000000000000000 $d
     /tmp/ccqP6piN.s:124    .bss.memp_tab_NETBUF:0000000000000000 memp_tab_NETBUF
     /tmp/ccqP6piN.s:131    .rodata.memp_NETBUF:0000000000000000 memp_NETBUF
     /tmp/ccqP6piN.s:128    .rodata.memp_NETBUF:0000000000000000 $d
                            *COM*:00000000000000a3 memp_memory_NETCONN_base
     /tmp/ccqP6piN.s:138    .bss.memp_tab_NETCONN:0000000000000000 $d
     /tmp/ccqP6piN.s:141    .bss.memp_tab_NETCONN:0000000000000000 memp_tab_NETCONN
     /tmp/ccqP6piN.s:148    .rodata.memp_NETCONN:0000000000000000 memp_NETCONN
     /tmp/ccqP6piN.s:145    .rodata.memp_NETCONN:0000000000000000 $d
                            *COM*:0000000000000083 memp_memory_TCPIP_MSG_API_base
     /tmp/ccqP6piN.s:155    .bss.memp_tab_TCPIP_MSG_API:0000000000000000 $d
     /tmp/ccqP6piN.s:158    .bss.memp_tab_TCPIP_MSG_API:0000000000000000 memp_tab_TCPIP_MSG_API
     /tmp/ccqP6piN.s:165    .rodata.memp_TCPIP_MSG_API:0000000000000000 memp_TCPIP_MSG_API
     /tmp/ccqP6piN.s:162    .rodata.memp_TCPIP_MSG_API:0000000000000000 $d
                            *COM*:0000000000000083 memp_memory_TCPIP_MSG_INPKT_base
     /tmp/ccqP6piN.s:172    .bss.memp_tab_TCPIP_MSG_INPKT:0000000000000000 $d
     /tmp/ccqP6piN.s:175    .bss.memp_tab_TCPIP_MSG_INPKT:0000000000000000 memp_tab_TCPIP_MSG_INPKT
     /tmp/ccqP6piN.s:182    .rodata.memp_TCPIP_MSG_INPKT:0000000000000000 memp_TCPIP_MSG_INPKT
     /tmp/ccqP6piN.s:179    .rodata.memp_TCPIP_MSG_INPKT:0000000000000000 $d
                            *COM*:0000000000000053 memp_memory_SYS_TIMEOUT_base
     /tmp/ccqP6piN.s:189    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 $d
     /tmp/ccqP6piN.s:192    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 memp_tab_SYS_TIMEOUT
     /tmp/ccqP6piN.s:199    .rodata.memp_SYS_TIMEOUT:0000000000000000 memp_SYS_TIMEOUT
     /tmp/ccqP6piN.s:196    .rodata.memp_SYS_TIMEOUT:0000000000000000 $d
ARM GAS  /tmp/ccqP6piN.s 			page 26


                            *COM*:0000000000000103 memp_memory_PBUF_base
     /tmp/ccqP6piN.s:206    .bss.memp_tab_PBUF:0000000000000000 $d
     /tmp/ccqP6piN.s:209    .bss.memp_tab_PBUF:0000000000000000 memp_tab_PBUF
     /tmp/ccqP6piN.s:216    .rodata.memp_PBUF:0000000000000000 memp_PBUF
     /tmp/ccqP6piN.s:213    .rodata.memp_PBUF:0000000000000000 $d
                            *COM*:0000000000002603 memp_memory_PBUF_POOL_base
     /tmp/ccqP6piN.s:223    .bss.memp_tab_PBUF_POOL:0000000000000000 $d
     /tmp/ccqP6piN.s:226    .bss.memp_tab_PBUF_POOL:0000000000000000 memp_tab_PBUF_POOL
     /tmp/ccqP6piN.s:233    .rodata.memp_PBUF_POOL:0000000000000000 memp_PBUF_POOL
     /tmp/ccqP6piN.s:230    .rodata.memp_PBUF_POOL:0000000000000000 $d
     /tmp/ccqP6piN.s:243    .rodata.memp_pools:0000000000000000 memp_pools
     /tmp/ccqP6piN.s:240    .rodata.memp_pools:0000000000000000 $d
     /tmp/ccqP6piN.s:258    .text.memp_init_pool:0000000000000000 $t
     /tmp/ccqP6piN.s:266    .text.memp_init_pool:0000000000000000 memp_init_pool
     /tmp/ccqP6piN.s:357    .text.memp_init:0000000000000000 $t
     /tmp/ccqP6piN.s:364    .text.memp_init:0000000000000000 memp_init
     /tmp/ccqP6piN.s:415    .text.memp_init:0000000000000030 $d
     /tmp/ccqP6piN.s:420    .rodata:0000000000000000 $d
     /tmp/ccqP6piN.s:430    .text.do_memp_malloc_pool:0000000000000000 $t
     /tmp/ccqP6piN.s:436    .text.do_memp_malloc_pool:0000000000000000 do_memp_malloc_pool
     /tmp/ccqP6piN.s:513    .text.do_memp_malloc_pool:0000000000000058 $d
     /tmp/ccqP6piN.s:524    .text.memp_malloc_pool:0000000000000000 $t
     /tmp/ccqP6piN.s:531    .text.memp_malloc_pool:0000000000000000 memp_malloc_pool
     /tmp/ccqP6piN.s:586    .text.memp_malloc_pool:0000000000000038 $d
     /tmp/ccqP6piN.s:597    .text.memp_malloc:0000000000000000 $t
     /tmp/ccqP6piN.s:604    .text.memp_malloc:0000000000000000 memp_malloc
     /tmp/ccqP6piN.s:659    .text.memp_malloc:000000000000003c $d
     /tmp/ccqP6piN.s:671    .text.do_memp_free_pool:0000000000000000 $t
     /tmp/ccqP6piN.s:677    .text.do_memp_free_pool:0000000000000000 do_memp_free_pool
     /tmp/ccqP6piN.s:744    .text.do_memp_free_pool:000000000000004c $d
     /tmp/ccqP6piN.s:751    .text.memp_free_pool:0000000000000000 $t
     /tmp/ccqP6piN.s:758    .text.memp_free_pool:0000000000000000 memp_free_pool
     /tmp/ccqP6piN.s:817    .text.memp_free_pool:000000000000003c $d
     /tmp/ccqP6piN.s:828    .text.memp_free:0000000000000000 $t
     /tmp/ccqP6piN.s:835    .text.memp_free:0000000000000000 memp_free
     /tmp/ccqP6piN.s:895    .text.memp_free:0000000000000044 $d

UNDEFINED SYMBOLS
sys_arch_protect
printf
sys_arch_unprotect
