*****************************************************************

  Device    [devBQ]

  Author    [liujiao]

  Abstract  [FF WITH B PART OF CLMS]

  Revision History:

********************************************************************************/
gate
device devBQ : device devB
{
    parameter
    (
        config string CP_GRS_EN    = "TRUE",  
        config string CP_Q1MUX_SEL := "MX",           //"YX":Y1 "MX":M2 "SRQ":QP0
        config string CP_CEMUX_SEL = "LOCAL",           //"LOCAL":CE; "CHAIN":CEIN 
        config string CP_RSMUX_SEL = "LOCAL",           //"LOCAL":RS; "CHAIN":RSIN
        config string CP_CLK_POL = "FALSE",             //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL  = "FALSE",            //1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL  = "FALSE",            //1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN  = "TRUE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_LRS_EN  = "TRUE",             //1'b0: "Disable"; 1'b1: "Enable"      
        config string CP_RS_MODE = "ASYNC",          //"SYNC" "ASYNC" - CLMA Global
        config string CP_FF1_RS  = "SET"             //"RESET" "SET"
    );
    
    port
    (
        output   Q1,  
        input    M2,
        input    RS, CE, CLK,
        input    RSCI,
        output   RSCO,
        input    CECI,
        output   CECO

    );
}; // end of device devBQ


/*******************************************************************************

  Device    [devBQ]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devBQ
{
    // Wires for input ports
    wire ntM2;
    wire ntRS, ntCE, ntCLK;
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntQ1;
    wire ntRSCO;
    wire ntCECO;

    // Internal wires 
    wire ntQD1;
    wire ntCLKR;
    wire ntRS_P;
    wire ntCE_P;

    //
    // Connection to ports
    //
    ntM2      <= M2;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Q1        <= ntQ1;

    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //

    
    device QMUX Q1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q1MUX_SEL
        )      
        port map
        (           
            MX  => ntM2,
            Q   => ntQD1
        );   
    
    device FF FF1
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF1_RS
        )
        port map
        (
            D  => ntQD1,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q  => ntQ1
        );

    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0  => ntRS_P,
            DOUT   => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0  => ntCE_P,
            DOUT   => ntCECO
        );


    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN   => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN   => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN  => ntCLK,
            Y   => ntCLKR
        );
}; // end of structure netlist of devBQ

