

================================================================
== Vitis HLS Report for 'node23'
================================================================
* Date:           Wed Oct  2 14:55:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.782 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16421|    16421|  54.682 us|  54.682 us|  16421|  16421|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop124_loop125_loop126  |    16419|    16419|        37|          1|          1|  16384|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      530|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       48|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      612|    -|
|Register             |        -|     -|     9383|     1312|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       48|   320|    38887|    20118|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U161  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U162  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U163  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U164  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U165  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U166  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U167  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U168  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U169  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U170  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U171  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U172  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U173  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U174  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U175  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U176  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U177  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U178  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U179  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U180  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U181  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U182  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U183  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U184  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U185  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U186  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U187  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U188  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U189  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U190  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U191  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U192  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U193  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U194  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U195  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U196  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U197  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U198  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U199  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U200  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U201  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U202  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U203  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U204  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U205  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U206  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U207  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U208  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U209  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U210  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U211  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U212  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U213  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U214  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U215  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U216  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U217  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U218  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U219  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U220  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U221  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U222  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U223  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U224  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U225   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U226   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U227   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U228   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U229   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U230   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U231   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U232   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U233   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U234   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U235   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U236   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U237   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U238   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U239   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U240   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U241   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U242   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U243   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U244   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U245   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U246   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U247   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U248   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U249   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U250   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U251   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U252   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U253   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U254   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U255   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U256   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U257   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U258   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U259   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U260   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U261   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U262   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U263   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U264   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U265   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U266   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U267   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U268   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U269   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U270   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U271   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U272   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U273   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U274   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U275   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U276   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U277   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U278   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U279   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U280   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U281   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U282   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U283   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U284   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U285   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U286   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U287   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U288   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 320|29504|17664|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v294_U     |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_1_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_2_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_3_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_4_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_5_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_6_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v294_7_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_U     |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_1_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_2_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_3_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_4_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_5_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_6_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_7_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_8_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_9_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_10_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_11_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_12_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_13_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_14_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v295_15_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       48|  0|   0|    0| 24576|  768|    24|       786432|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln838_1_fu_1695_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln838_fu_1710_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln839_1_fu_1804_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln839_fu_1760_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln840_fu_1798_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln853_fu_1876_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln859_fu_1870_p2                |         +|   0|  0|  17|          10|          10|
    |and_ln838_fu_1742_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_3262                   |       and|   0|  0|   2|           1|           1|
    |cmp42_fu_1792_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp68_fu_1857_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp99_7_fu_1862_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln838_fu_1689_p2               |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln839_fu_1716_p2               |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln840_fu_1736_p2               |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln846_fu_1902_p2               |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage0_iter36  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |or_ln839_fu_1766_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln838_1_fu_1748_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln838_fu_1722_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln839_1_fu_1780_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln839_2_fu_1810_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln839_fu_1772_p3             |    select|   0|  0|   7|           1|           1|
    |v307_1_fu_2429_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_2_fu_2436_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_3_fu_2443_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_4_fu_2450_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_5_fu_2457_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_6_fu_2464_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_7_fu_2471_p3                   |    select|   0|  0|  32|           1|           1|
    |v307_fu_2422_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln838_fu_1730_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 530|         142|          98|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v297_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v298_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v299_load              |   9|          2|    7|         14|
    |indvar_flatten44_fu_190                 |   9|          2|   15|         30|
    |indvar_flatten_fu_182                   |   9|          2|   12|         24|
    |v297_fu_186                             |   9|          2|    5|         10|
    |v298_fu_178                             |   9|          2|    5|         10|
    |v299_fu_174                             |   9|          2|    7|         14|
    |v361_0_0_blk_n                          |   9|          2|    1|          2|
    |v361_0_1_blk_n                          |   9|          2|    1|          2|
    |v361_1_0_blk_n                          |   9|          2|    1|          2|
    |v361_1_1_blk_n                          |   9|          2|    1|          2|
    |v361_2_0_blk_n                          |   9|          2|    1|          2|
    |v361_2_1_blk_n                          |   9|          2|    1|          2|
    |v361_3_0_blk_n                          |   9|          2|    1|          2|
    |v361_3_1_blk_n                          |   9|          2|    1|          2|
    |v362_0_0_blk_n                          |   9|          2|    1|          2|
    |v362_0_1_blk_n                          |   9|          2|    1|          2|
    |v362_1_0_blk_n                          |   9|          2|    1|          2|
    |v362_1_1_blk_n                          |   9|          2|    1|          2|
    |v362_2_0_blk_n                          |   9|          2|    1|          2|
    |v362_2_1_blk_n                          |   9|          2|    1|          2|
    |v362_3_0_blk_n                          |   9|          2|    1|          2|
    |v362_3_1_blk_n                          |   9|          2|    1|          2|
    |v362_4_0_blk_n                          |   9|          2|    1|          2|
    |v362_4_1_blk_n                          |   9|          2|    1|          2|
    |v362_5_0_blk_n                          |   9|          2|    1|          2|
    |v362_5_1_blk_n                          |   9|          2|    1|          2|
    |v362_6_0_blk_n                          |   9|          2|    1|          2|
    |v362_6_1_blk_n                          |   9|          2|    1|          2|
    |v362_7_0_blk_n                          |   9|          2|    1|          2|
    |v362_7_1_blk_n                          |   9|          2|    1|          2|
    |v363_0_0_blk_n                          |   9|          2|    1|          2|
    |v363_0_1_blk_n                          |   9|          2|    1|          2|
    |v363_0_2_blk_n                          |   9|          2|    1|          2|
    |v363_0_3_blk_n                          |   9|          2|    1|          2|
    |v363_0_4_blk_n                          |   9|          2|    1|          2|
    |v363_0_5_blk_n                          |   9|          2|    1|          2|
    |v363_0_6_blk_n                          |   9|          2|    1|          2|
    |v363_0_7_blk_n                          |   9|          2|    1|          2|
    |v363_1_0_blk_n                          |   9|          2|    1|          2|
    |v363_1_1_blk_n                          |   9|          2|    1|          2|
    |v363_1_2_blk_n                          |   9|          2|    1|          2|
    |v363_1_3_blk_n                          |   9|          2|    1|          2|
    |v363_1_4_blk_n                          |   9|          2|    1|          2|
    |v363_1_5_blk_n                          |   9|          2|    1|          2|
    |v363_1_6_blk_n                          |   9|          2|    1|          2|
    |v363_1_7_blk_n                          |   9|          2|    1|          2|
    |v363_2_0_blk_n                          |   9|          2|    1|          2|
    |v363_2_1_blk_n                          |   9|          2|    1|          2|
    |v363_2_2_blk_n                          |   9|          2|    1|          2|
    |v363_2_3_blk_n                          |   9|          2|    1|          2|
    |v363_2_4_blk_n                          |   9|          2|    1|          2|
    |v363_2_5_blk_n                          |   9|          2|    1|          2|
    |v363_2_6_blk_n                          |   9|          2|    1|          2|
    |v363_2_7_blk_n                          |   9|          2|    1|          2|
    |v363_3_0_blk_n                          |   9|          2|    1|          2|
    |v363_3_1_blk_n                          |   9|          2|    1|          2|
    |v363_3_2_blk_n                          |   9|          2|    1|          2|
    |v363_3_3_blk_n                          |   9|          2|    1|          2|
    |v363_3_4_blk_n                          |   9|          2|    1|          2|
    |v363_3_5_blk_n                          |   9|          2|    1|          2|
    |v363_3_6_blk_n                          |   9|          2|    1|          2|
    |v363_3_7_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 612|        136|  146|        292|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln859_reg_2785                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp42_reg_2765                     |   1|   0|    1|          0|
    |cmp68_reg_2769                     |   1|   0|    1|          0|
    |cmp99_7_reg_2781                   |   1|   0|    1|          0|
    |icmp_ln846_reg_2870                |   1|   0|    1|          0|
    |indvar_flatten44_fu_190            |  15|   0|   15|          0|
    |indvar_flatten_fu_182              |  12|   0|   12|          0|
    |mux_case_017617_fu_226             |  32|   0|   32|          0|
    |mux_case_01_fu_194                 |  32|   0|   32|          0|
    |mux_case_021133_fu_258             |  32|   0|   32|          0|
    |mux_case_024549_fu_290             |  32|   0|   32|          0|
    |mux_case_118719_fu_230             |  32|   0|   32|          0|
    |mux_case_122135_fu_262             |  32|   0|   32|          0|
    |mux_case_130851_fu_294             |  32|   0|   32|          0|
    |mux_case_1703_fu_198               |  32|   0|   32|          0|
    |mux_case_218921_fu_234             |  32|   0|   32|          0|
    |mux_case_222337_fu_266             |  32|   0|   32|          0|
    |mux_case_231253_fu_298             |  32|   0|   32|          0|
    |mux_case_25_fu_202                 |  32|   0|   32|          0|
    |mux_case_319123_fu_238             |  32|   0|   32|          0|
    |mux_case_322539_fu_270             |  32|   0|   32|          0|
    |mux_case_331655_fu_302             |  32|   0|   32|          0|
    |mux_case_37_fu_206                 |  32|   0|   32|          0|
    |mux_case_419325_fu_242             |  32|   0|   32|          0|
    |mux_case_422741_fu_274             |  32|   0|   32|          0|
    |mux_case_432157_fu_306             |  32|   0|   32|          0|
    |mux_case_49_fu_210                 |  32|   0|   32|          0|
    |mux_case_511_fu_214                |  32|   0|   32|          0|
    |mux_case_519527_fu_246             |  32|   0|   32|          0|
    |mux_case_522943_fu_278             |  32|   0|   32|          0|
    |mux_case_532559_fu_310             |  32|   0|   32|          0|
    |mux_case_613_fu_218                |  32|   0|   32|          0|
    |mux_case_619729_fu_250             |  32|   0|   32|          0|
    |mux_case_623145_fu_282             |  32|   0|   32|          0|
    |mux_case_632961_fu_314             |  32|   0|   32|          0|
    |mux_case_715_fu_222                |  32|   0|   32|          0|
    |mux_case_719931_fu_254             |  32|   0|   32|          0|
    |mux_case_723347_fu_286             |  32|   0|   32|          0|
    |mux_case_733363_fu_318             |  32|   0|   32|          0|
    |select_ln839_1_reg_2754            |   5|   0|    5|          0|
    |select_ln839_reg_2748              |   7|   0|    7|          0|
    |tmp12_reg_3870                     |  32|   0|   32|          0|
    |tmp13_reg_3770                     |  32|   0|   32|          0|
    |tmp14_reg_3775                     |  32|   0|   32|          0|
    |tmp15_reg_3875                     |  32|   0|   32|          0|
    |tmp16_reg_3780                     |  32|   0|   32|          0|
    |tmp17_reg_3785                     |  32|   0|   32|          0|
    |tmp18_reg_3640                     |  32|   0|   32|          0|
    |tmp19_reg_3880                     |  32|   0|   32|          0|
    |tmp20_reg_3790                     |  32|   0|   32|          0|
    |tmp21_reg_3795                     |  32|   0|   32|          0|
    |tmp22_reg_3885                     |  32|   0|   32|          0|
    |tmp23_reg_3800                     |  32|   0|   32|          0|
    |tmp24_reg_3805                     |  32|   0|   32|          0|
    |tmp25_reg_3645                     |  32|   0|   32|          0|
    |tmp38_reg_3850                     |  32|   0|   32|          0|
    |tmp39_reg_3730                     |  32|   0|   32|          0|
    |tmp40_reg_3735                     |  32|   0|   32|          0|
    |tmp41_reg_3855                     |  32|   0|   32|          0|
    |tmp42_reg_3740                     |  32|   0|   32|          0|
    |tmp43_reg_3745                     |  32|   0|   32|          0|
    |tmp44_reg_3560                     |  32|   0|   32|          0|
    |tmp45_reg_3860                     |  32|   0|   32|          0|
    |tmp46_reg_3750                     |  32|   0|   32|          0|
    |tmp47_reg_3755                     |  32|   0|   32|          0|
    |tmp48_reg_3865                     |  32|   0|   32|          0|
    |tmp49_reg_3760                     |  32|   0|   32|          0|
    |tmp50_reg_3765                     |  32|   0|   32|          0|
    |tmp51_reg_3565                     |  32|   0|   32|          0|
    |tmp59_reg_3655                     |  32|   0|   32|          0|
    |tmp60_reg_3810                     |  32|   0|   32|          0|
    |tmp61_reg_3660                     |  32|   0|   32|          0|
    |tmp62_reg_3400                     |  32|   0|   32|          0|
    |tmp63_reg_3665                     |  32|   0|   32|          0|
    |tmp64_reg_3830                     |  32|   0|   32|          0|
    |tmp65_reg_3690                     |  32|   0|   32|          0|
    |tmp66_reg_3695                     |  32|   0|   32|          0|
    |tmp67_reg_3835                     |  32|   0|   32|          0|
    |tmp68_reg_3700                     |  32|   0|   32|          0|
    |tmp69_reg_3705                     |  32|   0|   32|          0|
    |tmp70_reg_3480                     |  32|   0|   32|          0|
    |tmp71_reg_3840                     |  32|   0|   32|          0|
    |tmp72_reg_3710                     |  32|   0|   32|          0|
    |tmp73_reg_3715                     |  32|   0|   32|          0|
    |tmp74_reg_3845                     |  32|   0|   32|          0|
    |tmp75_reg_3720                     |  32|   0|   32|          0|
    |tmp76_reg_3725                     |  32|   0|   32|          0|
    |tmp77_reg_3485                     |  32|   0|   32|          0|
    |tmp78_reg_3815                     |  32|   0|   32|          0|
    |tmp79_reg_3670                     |  32|   0|   32|          0|
    |tmp80_reg_3675                     |  32|   0|   32|          0|
    |tmp81_reg_3820                     |  32|   0|   32|          0|
    |tmp82_reg_3680                     |  32|   0|   32|          0|
    |tmp83_reg_3405                     |  32|   0|   32|          0|
    |tmp84_reg_3685                     |  32|   0|   32|          0|
    |tmp85_reg_3825                     |  32|   0|   32|          0|
    |tmp_reg_3650                       |  32|   0|   32|          0|
    |trunc_ln839_reg_2743               |   4|   0|    4|          0|
    |trunc_ln859_reg_2759               |   4|   0|    4|          0|
    |v294_1_addr_reg_3288               |  10|   0|   10|          0|
    |v294_2_addr_reg_3294               |  10|   0|   10|          0|
    |v294_3_addr_reg_3300               |  10|   0|   10|          0|
    |v294_4_addr_reg_3306               |  10|   0|   10|          0|
    |v294_5_addr_reg_3312               |  10|   0|   10|          0|
    |v294_6_addr_reg_3318               |  10|   0|   10|          0|
    |v294_7_addr_reg_3324               |  10|   0|   10|          0|
    |v294_addr_reg_3282                 |  10|   0|   10|          0|
    |v295_10_addr_reg_2840              |  10|   0|   10|          0|
    |v295_11_addr_reg_2845              |  10|   0|   10|          0|
    |v295_12_addr_reg_2850              |  10|   0|   10|          0|
    |v295_13_addr_reg_2855              |  10|   0|   10|          0|
    |v295_14_addr_reg_2860              |  10|   0|   10|          0|
    |v295_15_addr_reg_2865              |  10|   0|   10|          0|
    |v295_1_addr_reg_2795               |  10|   0|   10|          0|
    |v295_2_addr_reg_2800               |  10|   0|   10|          0|
    |v295_3_addr_reg_2805               |  10|   0|   10|          0|
    |v295_4_addr_reg_2810               |  10|   0|   10|          0|
    |v295_5_addr_reg_2815               |  10|   0|   10|          0|
    |v295_6_addr_reg_2820               |  10|   0|   10|          0|
    |v295_7_addr_reg_2825               |  10|   0|   10|          0|
    |v295_8_addr_reg_2830               |  10|   0|   10|          0|
    |v295_9_addr_reg_2835               |  10|   0|   10|          0|
    |v295_addr_reg_2790                 |  10|   0|   10|          0|
    |v297_fu_186                        |   5|   0|    5|          0|
    |v298_fu_178                        |   5|   0|    5|          0|
    |v299_fu_174                        |   7|   0|    7|          0|
    |v304_25_reg_3028                   |  32|   0|   32|          0|
    |v304_26_reg_3034                   |  32|   0|   32|          0|
    |v304_27_reg_3040                   |  32|   0|   32|          0|
    |v304_28_reg_3046                   |  32|   0|   32|          0|
    |v304_29_reg_3052                   |  32|   0|   32|          0|
    |v304_31_reg_2986                   |  32|   0|   32|          0|
    |v304_32_reg_2992                   |  32|   0|   32|          0|
    |v304_33_reg_2998                   |  32|   0|   32|          0|
    |v304_34_reg_3004                   |  32|   0|   32|          0|
    |v304_35_reg_3010                   |  32|   0|   32|          0|
    |v304_37_reg_2944                   |  32|   0|   32|          0|
    |v304_38_reg_2950                   |  32|   0|   32|          0|
    |v304_39_reg_2956                   |  32|   0|   32|          0|
    |v304_40_reg_2962                   |  32|   0|   32|          0|
    |v304_41_reg_2968                   |  32|   0|   32|          0|
    |v306_11_reg_3216                   |  32|   0|   32|          0|
    |v306_13_reg_2898                   |  32|   0|   32|          0|
    |v306_14_reg_2906                   |  32|   0|   32|          0|
    |v306_15_reg_2914                   |  32|   0|   32|          0|
    |v306_16_reg_2874                   |  32|   0|   32|          0|
    |v306_17_reg_3160                   |  32|   0|   32|          0|
    |v306_18_reg_3176                   |  32|   0|   32|          0|
    |v306_19_reg_3192                   |  32|   0|   32|          0|
    |v306_1_reg_3152                    |  32|   0|   32|          0|
    |v306_20_reg_3208                   |  32|   0|   32|          0|
    |v306_21_reg_2890                   |  32|   0|   32|          0|
    |v306_3_reg_2882                    |  32|   0|   32|          0|
    |v306_5_reg_3168                    |  32|   0|   32|          0|
    |v306_7_reg_3184                    |  32|   0|   32|          0|
    |v306_9_reg_3200                    |  32|   0|   32|          0|
    |v306_reg_3144                      |  32|   0|   32|          0|
    |v307_1_reg_3340                    |  32|   0|   32|          0|
    |v307_2_reg_3415                    |  32|   0|   32|          0|
    |v307_3_reg_3420                    |  32|   0|   32|          0|
    |v307_4_reg_3495                    |  32|   0|   32|          0|
    |v307_5_reg_3500                    |  32|   0|   32|          0|
    |v307_6_reg_3575                    |  32|   0|   32|          0|
    |v307_7_reg_3580                    |  32|   0|   32|          0|
    |v307_reg_3330                      |  32|   0|   32|          0|
    |v308_10_reg_3064                   |  32|   0|   32|          0|
    |v308_11_reg_3395                   |  32|   0|   32|          0|
    |v308_12_reg_3084                   |  32|   0|   32|          0|
    |v308_13_reg_3069                   |  32|   0|   32|          0|
    |v308_14_reg_3074                   |  32|   0|   32|          0|
    |v308_15_reg_3079                   |  32|   0|   32|          0|
    |v308_16_reg_3410                   |  32|   0|   32|          0|
    |v308_17_reg_3425                   |  32|   0|   32|          0|
    |v308_18_reg_3089                   |  32|   0|   32|          0|
    |v308_19_reg_3430                   |  32|   0|   32|          0|
    |v308_1_reg_3345                    |  32|   0|   32|          0|
    |v308_20_reg_3435                   |  32|   0|   32|          0|
    |v308_21_reg_3440                   |  32|   0|   32|          0|
    |v308_22_reg_3445                   |  32|   0|   32|          0|
    |v308_23_reg_3450                   |  32|   0|   32|          0|
    |v308_24_reg_3455                   |  32|   0|   32|          0|
    |v308_25_reg_3460                   |  32|   0|   32|          0|
    |v308_26_reg_3465                   |  32|   0|   32|          0|
    |v308_27_reg_3470                   |  32|   0|   32|          0|
    |v308_28_reg_3475                   |  32|   0|   32|          0|
    |v308_29_reg_3104                   |  32|   0|   32|          0|
    |v308_2_reg_3350                    |  32|   0|   32|          0|
    |v308_30_reg_3094                   |  32|   0|   32|          0|
    |v308_31_reg_3099                   |  32|   0|   32|          0|
    |v308_32_reg_3490                   |  32|   0|   32|          0|
    |v308_33_reg_3505                   |  32|   0|   32|          0|
    |v308_34_reg_3109                   |  32|   0|   32|          0|
    |v308_35_reg_3510                   |  32|   0|   32|          0|
    |v308_36_reg_3515                   |  32|   0|   32|          0|
    |v308_37_reg_3520                   |  32|   0|   32|          0|
    |v308_38_reg_3525                   |  32|   0|   32|          0|
    |v308_39_reg_3530                   |  32|   0|   32|          0|
    |v308_3_reg_3355                    |  32|   0|   32|          0|
    |v308_40_reg_3535                   |  32|   0|   32|          0|
    |v308_41_reg_3540                   |  32|   0|   32|          0|
    |v308_42_reg_3545                   |  32|   0|   32|          0|
    |v308_43_reg_3550                   |  32|   0|   32|          0|
    |v308_44_reg_3555                   |  32|   0|   32|          0|
    |v308_45_reg_3124                   |  32|   0|   32|          0|
    |v308_46_reg_3114                   |  32|   0|   32|          0|
    |v308_47_reg_3119                   |  32|   0|   32|          0|
    |v308_48_reg_3570                   |  32|   0|   32|          0|
    |v308_49_reg_3585                   |  32|   0|   32|          0|
    |v308_4_reg_3360                    |  32|   0|   32|          0|
    |v308_50_reg_3129                   |  32|   0|   32|          0|
    |v308_51_reg_3590                   |  32|   0|   32|          0|
    |v308_52_reg_3595                   |  32|   0|   32|          0|
    |v308_53_reg_3600                   |  32|   0|   32|          0|
    |v308_54_reg_3605                   |  32|   0|   32|          0|
    |v308_55_reg_3610                   |  32|   0|   32|          0|
    |v308_56_reg_3615                   |  32|   0|   32|          0|
    |v308_57_reg_3620                   |  32|   0|   32|          0|
    |v308_58_reg_3625                   |  32|   0|   32|          0|
    |v308_59_reg_3630                   |  32|   0|   32|          0|
    |v308_5_reg_3365                    |  32|   0|   32|          0|
    |v308_60_reg_3635                   |  32|   0|   32|          0|
    |v308_61_reg_3134                   |  32|   0|   32|          0|
    |v308_62_reg_3139                   |  32|   0|   32|          0|
    |v308_64_reg_3390                   |  32|   0|   32|          0|
    |v308_6_reg_3370                    |  32|   0|   32|          0|
    |v308_7_reg_3375                    |  32|   0|   32|          0|
    |v308_8_reg_3380                    |  32|   0|   32|          0|
    |v308_9_reg_3385                    |  32|   0|   32|          0|
    |v308_reg_3335                      |  32|   0|   32|          0|
    |v309_10_reg_3902                   |  32|   0|   32|          0|
    |v309_11_reg_3908                   |  32|   0|   32|          0|
    |v309_12_reg_3890                   |  32|   0|   32|          0|
    |v309_13_reg_3896                   |  32|   0|   32|          0|
    |v309_7_reg_3932                    |  32|   0|   32|          0|
    |v309_8_reg_3914                    |  32|   0|   32|          0|
    |v309_9_reg_3920                    |  32|   0|   32|          0|
    |v309_reg_3926                      |  32|   0|   32|          0|
    |add_ln859_reg_2785                 |  64|  32|   10|          0|
    |cmp68_reg_2769                     |  64|  32|    1|          0|
    |cmp99_7_reg_2781                   |  64|  32|    1|          0|
    |icmp_ln846_reg_2870                |  64|  32|    1|          0|
    |v294_1_addr_reg_3288               |  64|  32|   10|          0|
    |v294_2_addr_reg_3294               |  64|  32|   10|          0|
    |v294_3_addr_reg_3300               |  64|  32|   10|          0|
    |v294_4_addr_reg_3306               |  64|  32|   10|          0|
    |v294_5_addr_reg_3312               |  64|  32|   10|          0|
    |v294_6_addr_reg_3318               |  64|  32|   10|          0|
    |v294_7_addr_reg_3324               |  64|  32|   10|          0|
    |v294_addr_reg_3282                 |  64|  32|   10|          0|
    |v295_10_addr_reg_2840              |  64|  32|   10|          0|
    |v295_11_addr_reg_2845              |  64|  32|   10|          0|
    |v295_1_addr_reg_2795               |  64|  32|   10|          0|
    |v295_4_addr_reg_2810               |  64|  32|   10|          0|
    |v295_5_addr_reg_2815               |  64|  32|   10|          0|
    |v295_6_addr_reg_2820               |  64|  32|   10|          0|
    |v295_7_addr_reg_2825               |  64|  32|   10|          0|
    |v295_8_addr_reg_2830               |  64|  32|   10|          0|
    |v295_9_addr_reg_2835               |  64|  32|   10|          0|
    |v295_addr_reg_2790                 |  64|  32|   10|          0|
    |v304_25_reg_3028                   |  64|  32|   32|          0|
    |v304_26_reg_3034                   |  64|  32|   32|          0|
    |v304_27_reg_3040                   |  64|  32|   32|          0|
    |v304_28_reg_3046                   |  64|  32|   32|          0|
    |v304_29_reg_3052                   |  64|  32|   32|          0|
    |v304_31_reg_2986                   |  64|  32|   32|          0|
    |v304_32_reg_2992                   |  64|  32|   32|          0|
    |v304_33_reg_2998                   |  64|  32|   32|          0|
    |v304_34_reg_3004                   |  64|  32|   32|          0|
    |v304_35_reg_3010                   |  64|  32|   32|          0|
    |v304_37_reg_2944                   |  64|  32|   32|          0|
    |v304_38_reg_2950                   |  64|  32|   32|          0|
    |v304_39_reg_2956                   |  64|  32|   32|          0|
    |v304_40_reg_2962                   |  64|  32|   32|          0|
    |v304_41_reg_2968                   |  64|  32|   32|          0|
    |v306_13_reg_2898                   |  64|  32|   32|          0|
    |v306_16_reg_2874                   |  64|  32|   32|          0|
    |v306_21_reg_2890                   |  64|  32|   32|          0|
    |v306_3_reg_2882                    |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |9383|1312| 7560|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node23|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node23|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node23|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node23|  return value|
|v362_0_0_dout            |   in|   32|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_num_data_valid  |   in|   11|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_fifo_cap        |   in|   11|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_empty_n         |   in|    1|     ap_fifo|      v362_0_0|       pointer|
|v362_0_0_read            |  out|    1|     ap_fifo|      v362_0_0|       pointer|
|v362_0_1_dout            |   in|   32|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_num_data_valid  |   in|   11|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_fifo_cap        |   in|   11|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_empty_n         |   in|    1|     ap_fifo|      v362_0_1|       pointer|
|v362_0_1_read            |  out|    1|     ap_fifo|      v362_0_1|       pointer|
|v362_1_0_dout            |   in|   32|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_num_data_valid  |   in|   11|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_fifo_cap        |   in|   11|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_empty_n         |   in|    1|     ap_fifo|      v362_1_0|       pointer|
|v362_1_0_read            |  out|    1|     ap_fifo|      v362_1_0|       pointer|
|v362_1_1_dout            |   in|   32|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_num_data_valid  |   in|   11|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_fifo_cap        |   in|   11|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_empty_n         |   in|    1|     ap_fifo|      v362_1_1|       pointer|
|v362_1_1_read            |  out|    1|     ap_fifo|      v362_1_1|       pointer|
|v362_2_0_dout            |   in|   32|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_num_data_valid  |   in|   11|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_fifo_cap        |   in|   11|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_empty_n         |   in|    1|     ap_fifo|      v362_2_0|       pointer|
|v362_2_0_read            |  out|    1|     ap_fifo|      v362_2_0|       pointer|
|v362_2_1_dout            |   in|   32|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_num_data_valid  |   in|   11|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_fifo_cap        |   in|   11|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_empty_n         |   in|    1|     ap_fifo|      v362_2_1|       pointer|
|v362_2_1_read            |  out|    1|     ap_fifo|      v362_2_1|       pointer|
|v362_3_0_dout            |   in|   32|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_num_data_valid  |   in|   11|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_fifo_cap        |   in|   11|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_empty_n         |   in|    1|     ap_fifo|      v362_3_0|       pointer|
|v362_3_0_read            |  out|    1|     ap_fifo|      v362_3_0|       pointer|
|v362_3_1_dout            |   in|   32|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_num_data_valid  |   in|   11|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_fifo_cap        |   in|   11|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_empty_n         |   in|    1|     ap_fifo|      v362_3_1|       pointer|
|v362_3_1_read            |  out|    1|     ap_fifo|      v362_3_1|       pointer|
|v362_4_0_dout            |   in|   32|     ap_fifo|      v362_4_0|       pointer|
|v362_4_0_num_data_valid  |   in|   11|     ap_fifo|      v362_4_0|       pointer|
|v362_4_0_fifo_cap        |   in|   11|     ap_fifo|      v362_4_0|       pointer|
|v362_4_0_empty_n         |   in|    1|     ap_fifo|      v362_4_0|       pointer|
|v362_4_0_read            |  out|    1|     ap_fifo|      v362_4_0|       pointer|
|v362_4_1_dout            |   in|   32|     ap_fifo|      v362_4_1|       pointer|
|v362_4_1_num_data_valid  |   in|   11|     ap_fifo|      v362_4_1|       pointer|
|v362_4_1_fifo_cap        |   in|   11|     ap_fifo|      v362_4_1|       pointer|
|v362_4_1_empty_n         |   in|    1|     ap_fifo|      v362_4_1|       pointer|
|v362_4_1_read            |  out|    1|     ap_fifo|      v362_4_1|       pointer|
|v362_5_0_dout            |   in|   32|     ap_fifo|      v362_5_0|       pointer|
|v362_5_0_num_data_valid  |   in|   11|     ap_fifo|      v362_5_0|       pointer|
|v362_5_0_fifo_cap        |   in|   11|     ap_fifo|      v362_5_0|       pointer|
|v362_5_0_empty_n         |   in|    1|     ap_fifo|      v362_5_0|       pointer|
|v362_5_0_read            |  out|    1|     ap_fifo|      v362_5_0|       pointer|
|v362_5_1_dout            |   in|   32|     ap_fifo|      v362_5_1|       pointer|
|v362_5_1_num_data_valid  |   in|   11|     ap_fifo|      v362_5_1|       pointer|
|v362_5_1_fifo_cap        |   in|   11|     ap_fifo|      v362_5_1|       pointer|
|v362_5_1_empty_n         |   in|    1|     ap_fifo|      v362_5_1|       pointer|
|v362_5_1_read            |  out|    1|     ap_fifo|      v362_5_1|       pointer|
|v362_6_0_dout            |   in|   32|     ap_fifo|      v362_6_0|       pointer|
|v362_6_0_num_data_valid  |   in|   11|     ap_fifo|      v362_6_0|       pointer|
|v362_6_0_fifo_cap        |   in|   11|     ap_fifo|      v362_6_0|       pointer|
|v362_6_0_empty_n         |   in|    1|     ap_fifo|      v362_6_0|       pointer|
|v362_6_0_read            |  out|    1|     ap_fifo|      v362_6_0|       pointer|
|v362_6_1_dout            |   in|   32|     ap_fifo|      v362_6_1|       pointer|
|v362_6_1_num_data_valid  |   in|   11|     ap_fifo|      v362_6_1|       pointer|
|v362_6_1_fifo_cap        |   in|   11|     ap_fifo|      v362_6_1|       pointer|
|v362_6_1_empty_n         |   in|    1|     ap_fifo|      v362_6_1|       pointer|
|v362_6_1_read            |  out|    1|     ap_fifo|      v362_6_1|       pointer|
|v362_7_0_dout            |   in|   32|     ap_fifo|      v362_7_0|       pointer|
|v362_7_0_num_data_valid  |   in|   11|     ap_fifo|      v362_7_0|       pointer|
|v362_7_0_fifo_cap        |   in|   11|     ap_fifo|      v362_7_0|       pointer|
|v362_7_0_empty_n         |   in|    1|     ap_fifo|      v362_7_0|       pointer|
|v362_7_0_read            |  out|    1|     ap_fifo|      v362_7_0|       pointer|
|v362_7_1_dout            |   in|   32|     ap_fifo|      v362_7_1|       pointer|
|v362_7_1_num_data_valid  |   in|   11|     ap_fifo|      v362_7_1|       pointer|
|v362_7_1_fifo_cap        |   in|   11|     ap_fifo|      v362_7_1|       pointer|
|v362_7_1_empty_n         |   in|    1|     ap_fifo|      v362_7_1|       pointer|
|v362_7_1_read            |  out|    1|     ap_fifo|      v362_7_1|       pointer|
|v363_0_6_dout            |   in|   32|     ap_fifo|      v363_0_6|       pointer|
|v363_0_6_num_data_valid  |   in|    9|     ap_fifo|      v363_0_6|       pointer|
|v363_0_6_fifo_cap        |   in|    9|     ap_fifo|      v363_0_6|       pointer|
|v363_0_6_empty_n         |   in|    1|     ap_fifo|      v363_0_6|       pointer|
|v363_0_6_read            |  out|    1|     ap_fifo|      v363_0_6|       pointer|
|v363_0_7_dout            |   in|   32|     ap_fifo|      v363_0_7|       pointer|
|v363_0_7_num_data_valid  |   in|    9|     ap_fifo|      v363_0_7|       pointer|
|v363_0_7_fifo_cap        |   in|    9|     ap_fifo|      v363_0_7|       pointer|
|v363_0_7_empty_n         |   in|    1|     ap_fifo|      v363_0_7|       pointer|
|v363_0_7_read            |  out|    1|     ap_fifo|      v363_0_7|       pointer|
|v363_1_1_dout            |   in|   32|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_num_data_valid  |   in|    9|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_fifo_cap        |   in|    9|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_empty_n         |   in|    1|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_read            |  out|    1|     ap_fifo|      v363_1_1|       pointer|
|v363_1_2_dout            |   in|   32|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_num_data_valid  |   in|    9|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_fifo_cap        |   in|    9|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_empty_n         |   in|    1|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_read            |  out|    1|     ap_fifo|      v363_1_2|       pointer|
|v363_1_3_dout            |   in|   32|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_num_data_valid  |   in|    9|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_fifo_cap        |   in|    9|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_empty_n         |   in|    1|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_read            |  out|    1|     ap_fifo|      v363_1_3|       pointer|
|v363_1_4_dout            |   in|   32|     ap_fifo|      v363_1_4|       pointer|
|v363_1_4_num_data_valid  |   in|    9|     ap_fifo|      v363_1_4|       pointer|
|v363_1_4_fifo_cap        |   in|    9|     ap_fifo|      v363_1_4|       pointer|
|v363_1_4_empty_n         |   in|    1|     ap_fifo|      v363_1_4|       pointer|
|v363_1_4_read            |  out|    1|     ap_fifo|      v363_1_4|       pointer|
|v363_1_5_dout            |   in|   32|     ap_fifo|      v363_1_5|       pointer|
|v363_1_5_num_data_valid  |   in|    9|     ap_fifo|      v363_1_5|       pointer|
|v363_1_5_fifo_cap        |   in|    9|     ap_fifo|      v363_1_5|       pointer|
|v363_1_5_empty_n         |   in|    1|     ap_fifo|      v363_1_5|       pointer|
|v363_1_5_read            |  out|    1|     ap_fifo|      v363_1_5|       pointer|
|v363_1_6_dout            |   in|   32|     ap_fifo|      v363_1_6|       pointer|
|v363_1_6_num_data_valid  |   in|    9|     ap_fifo|      v363_1_6|       pointer|
|v363_1_6_fifo_cap        |   in|    9|     ap_fifo|      v363_1_6|       pointer|
|v363_1_6_empty_n         |   in|    1|     ap_fifo|      v363_1_6|       pointer|
|v363_1_6_read            |  out|    1|     ap_fifo|      v363_1_6|       pointer|
|v363_1_7_dout            |   in|   32|     ap_fifo|      v363_1_7|       pointer|
|v363_1_7_num_data_valid  |   in|    9|     ap_fifo|      v363_1_7|       pointer|
|v363_1_7_fifo_cap        |   in|    9|     ap_fifo|      v363_1_7|       pointer|
|v363_1_7_empty_n         |   in|    1|     ap_fifo|      v363_1_7|       pointer|
|v363_1_7_read            |  out|    1|     ap_fifo|      v363_1_7|       pointer|
|v363_2_1_dout            |   in|   32|     ap_fifo|      v363_2_1|       pointer|
|v363_2_1_num_data_valid  |   in|    9|     ap_fifo|      v363_2_1|       pointer|
|v363_2_1_fifo_cap        |   in|    9|     ap_fifo|      v363_2_1|       pointer|
|v363_2_1_empty_n         |   in|    1|     ap_fifo|      v363_2_1|       pointer|
|v363_2_1_read            |  out|    1|     ap_fifo|      v363_2_1|       pointer|
|v363_2_2_dout            |   in|   32|     ap_fifo|      v363_2_2|       pointer|
|v363_2_2_num_data_valid  |   in|    9|     ap_fifo|      v363_2_2|       pointer|
|v363_2_2_fifo_cap        |   in|    9|     ap_fifo|      v363_2_2|       pointer|
|v363_2_2_empty_n         |   in|    1|     ap_fifo|      v363_2_2|       pointer|
|v363_2_2_read            |  out|    1|     ap_fifo|      v363_2_2|       pointer|
|v363_2_3_dout            |   in|   32|     ap_fifo|      v363_2_3|       pointer|
|v363_2_3_num_data_valid  |   in|    9|     ap_fifo|      v363_2_3|       pointer|
|v363_2_3_fifo_cap        |   in|    9|     ap_fifo|      v363_2_3|       pointer|
|v363_2_3_empty_n         |   in|    1|     ap_fifo|      v363_2_3|       pointer|
|v363_2_3_read            |  out|    1|     ap_fifo|      v363_2_3|       pointer|
|v363_2_4_dout            |   in|   32|     ap_fifo|      v363_2_4|       pointer|
|v363_2_4_num_data_valid  |   in|    9|     ap_fifo|      v363_2_4|       pointer|
|v363_2_4_fifo_cap        |   in|    9|     ap_fifo|      v363_2_4|       pointer|
|v363_2_4_empty_n         |   in|    1|     ap_fifo|      v363_2_4|       pointer|
|v363_2_4_read            |  out|    1|     ap_fifo|      v363_2_4|       pointer|
|v363_2_5_dout            |   in|   32|     ap_fifo|      v363_2_5|       pointer|
|v363_2_5_num_data_valid  |   in|    9|     ap_fifo|      v363_2_5|       pointer|
|v363_2_5_fifo_cap        |   in|    9|     ap_fifo|      v363_2_5|       pointer|
|v363_2_5_empty_n         |   in|    1|     ap_fifo|      v363_2_5|       pointer|
|v363_2_5_read            |  out|    1|     ap_fifo|      v363_2_5|       pointer|
|v363_2_6_dout            |   in|   32|     ap_fifo|      v363_2_6|       pointer|
|v363_2_6_num_data_valid  |   in|    9|     ap_fifo|      v363_2_6|       pointer|
|v363_2_6_fifo_cap        |   in|    9|     ap_fifo|      v363_2_6|       pointer|
|v363_2_6_empty_n         |   in|    1|     ap_fifo|      v363_2_6|       pointer|
|v363_2_6_read            |  out|    1|     ap_fifo|      v363_2_6|       pointer|
|v363_2_7_dout            |   in|   32|     ap_fifo|      v363_2_7|       pointer|
|v363_2_7_num_data_valid  |   in|    9|     ap_fifo|      v363_2_7|       pointer|
|v363_2_7_fifo_cap        |   in|    9|     ap_fifo|      v363_2_7|       pointer|
|v363_2_7_empty_n         |   in|    1|     ap_fifo|      v363_2_7|       pointer|
|v363_2_7_read            |  out|    1|     ap_fifo|      v363_2_7|       pointer|
|v363_3_1_dout            |   in|   32|     ap_fifo|      v363_3_1|       pointer|
|v363_3_1_num_data_valid  |   in|    9|     ap_fifo|      v363_3_1|       pointer|
|v363_3_1_fifo_cap        |   in|    9|     ap_fifo|      v363_3_1|       pointer|
|v363_3_1_empty_n         |   in|    1|     ap_fifo|      v363_3_1|       pointer|
|v363_3_1_read            |  out|    1|     ap_fifo|      v363_3_1|       pointer|
|v363_3_2_dout            |   in|   32|     ap_fifo|      v363_3_2|       pointer|
|v363_3_2_num_data_valid  |   in|    9|     ap_fifo|      v363_3_2|       pointer|
|v363_3_2_fifo_cap        |   in|    9|     ap_fifo|      v363_3_2|       pointer|
|v363_3_2_empty_n         |   in|    1|     ap_fifo|      v363_3_2|       pointer|
|v363_3_2_read            |  out|    1|     ap_fifo|      v363_3_2|       pointer|
|v363_3_3_dout            |   in|   32|     ap_fifo|      v363_3_3|       pointer|
|v363_3_3_num_data_valid  |   in|    9|     ap_fifo|      v363_3_3|       pointer|
|v363_3_3_fifo_cap        |   in|    9|     ap_fifo|      v363_3_3|       pointer|
|v363_3_3_empty_n         |   in|    1|     ap_fifo|      v363_3_3|       pointer|
|v363_3_3_read            |  out|    1|     ap_fifo|      v363_3_3|       pointer|
|v363_3_4_dout            |   in|   32|     ap_fifo|      v363_3_4|       pointer|
|v363_3_4_num_data_valid  |   in|    9|     ap_fifo|      v363_3_4|       pointer|
|v363_3_4_fifo_cap        |   in|    9|     ap_fifo|      v363_3_4|       pointer|
|v363_3_4_empty_n         |   in|    1|     ap_fifo|      v363_3_4|       pointer|
|v363_3_4_read            |  out|    1|     ap_fifo|      v363_3_4|       pointer|
|v363_3_5_dout            |   in|   32|     ap_fifo|      v363_3_5|       pointer|
|v363_3_5_num_data_valid  |   in|    9|     ap_fifo|      v363_3_5|       pointer|
|v363_3_5_fifo_cap        |   in|    9|     ap_fifo|      v363_3_5|       pointer|
|v363_3_5_empty_n         |   in|    1|     ap_fifo|      v363_3_5|       pointer|
|v363_3_5_read            |  out|    1|     ap_fifo|      v363_3_5|       pointer|
|v363_3_6_dout            |   in|   32|     ap_fifo|      v363_3_6|       pointer|
|v363_3_6_num_data_valid  |   in|    9|     ap_fifo|      v363_3_6|       pointer|
|v363_3_6_fifo_cap        |   in|    9|     ap_fifo|      v363_3_6|       pointer|
|v363_3_6_empty_n         |   in|    1|     ap_fifo|      v363_3_6|       pointer|
|v363_3_6_read            |  out|    1|     ap_fifo|      v363_3_6|       pointer|
|v363_3_7_dout            |   in|   32|     ap_fifo|      v363_3_7|       pointer|
|v363_3_7_num_data_valid  |   in|    9|     ap_fifo|      v363_3_7|       pointer|
|v363_3_7_fifo_cap        |   in|    9|     ap_fifo|      v363_3_7|       pointer|
|v363_3_7_empty_n         |   in|    1|     ap_fifo|      v363_3_7|       pointer|
|v363_3_7_read            |  out|    1|     ap_fifo|      v363_3_7|       pointer|
|v363_0_0_dout            |   in|   32|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_num_data_valid  |   in|    9|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_fifo_cap        |   in|    9|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_empty_n         |   in|    1|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_read            |  out|    1|     ap_fifo|      v363_0_0|       pointer|
|v363_0_1_dout            |   in|   32|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_num_data_valid  |   in|    9|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_fifo_cap        |   in|    9|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_empty_n         |   in|    1|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_read            |  out|    1|     ap_fifo|      v363_0_1|       pointer|
|v363_0_2_dout            |   in|   32|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_num_data_valid  |   in|    9|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_fifo_cap        |   in|    9|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_empty_n         |   in|    1|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_read            |  out|    1|     ap_fifo|      v363_0_2|       pointer|
|v363_0_3_dout            |   in|   32|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_num_data_valid  |   in|    9|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_fifo_cap        |   in|    9|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_empty_n         |   in|    1|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_read            |  out|    1|     ap_fifo|      v363_0_3|       pointer|
|v363_0_4_dout            |   in|   32|     ap_fifo|      v363_0_4|       pointer|
|v363_0_4_num_data_valid  |   in|    9|     ap_fifo|      v363_0_4|       pointer|
|v363_0_4_fifo_cap        |   in|    9|     ap_fifo|      v363_0_4|       pointer|
|v363_0_4_empty_n         |   in|    1|     ap_fifo|      v363_0_4|       pointer|
|v363_0_4_read            |  out|    1|     ap_fifo|      v363_0_4|       pointer|
|v363_0_5_dout            |   in|   32|     ap_fifo|      v363_0_5|       pointer|
|v363_0_5_num_data_valid  |   in|    9|     ap_fifo|      v363_0_5|       pointer|
|v363_0_5_fifo_cap        |   in|    9|     ap_fifo|      v363_0_5|       pointer|
|v363_0_5_empty_n         |   in|    1|     ap_fifo|      v363_0_5|       pointer|
|v363_0_5_read            |  out|    1|     ap_fifo|      v363_0_5|       pointer|
|v363_1_0_dout            |   in|   32|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_num_data_valid  |   in|    9|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_fifo_cap        |   in|    9|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_empty_n         |   in|    1|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_read            |  out|    1|     ap_fifo|      v363_1_0|       pointer|
|v363_2_0_dout            |   in|   32|     ap_fifo|      v363_2_0|       pointer|
|v363_2_0_num_data_valid  |   in|    9|     ap_fifo|      v363_2_0|       pointer|
|v363_2_0_fifo_cap        |   in|    9|     ap_fifo|      v363_2_0|       pointer|
|v363_2_0_empty_n         |   in|    1|     ap_fifo|      v363_2_0|       pointer|
|v363_2_0_read            |  out|    1|     ap_fifo|      v363_2_0|       pointer|
|v363_3_0_dout            |   in|   32|     ap_fifo|      v363_3_0|       pointer|
|v363_3_0_num_data_valid  |   in|    9|     ap_fifo|      v363_3_0|       pointer|
|v363_3_0_fifo_cap        |   in|    9|     ap_fifo|      v363_3_0|       pointer|
|v363_3_0_empty_n         |   in|    1|     ap_fifo|      v363_3_0|       pointer|
|v363_3_0_read            |  out|    1|     ap_fifo|      v363_3_0|       pointer|
|v361_0_0_din             |  out|   32|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_num_data_valid  |   in|   11|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_fifo_cap        |   in|   11|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_full_n          |   in|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_write           |  out|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_0_1_din             |  out|   32|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_num_data_valid  |   in|   11|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_fifo_cap        |   in|   11|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_full_n          |   in|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_write           |  out|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_1_0_din             |  out|   32|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_num_data_valid  |   in|   11|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_fifo_cap        |   in|   11|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_full_n          |   in|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_write           |  out|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_1_1_din             |  out|   32|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_num_data_valid  |   in|   11|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_fifo_cap        |   in|   11|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_full_n          |   in|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_write           |  out|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_2_0_din             |  out|   32|     ap_fifo|      v361_2_0|       pointer|
|v361_2_0_num_data_valid  |   in|   11|     ap_fifo|      v361_2_0|       pointer|
|v361_2_0_fifo_cap        |   in|   11|     ap_fifo|      v361_2_0|       pointer|
|v361_2_0_full_n          |   in|    1|     ap_fifo|      v361_2_0|       pointer|
|v361_2_0_write           |  out|    1|     ap_fifo|      v361_2_0|       pointer|
|v361_2_1_din             |  out|   32|     ap_fifo|      v361_2_1|       pointer|
|v361_2_1_num_data_valid  |   in|   11|     ap_fifo|      v361_2_1|       pointer|
|v361_2_1_fifo_cap        |   in|   11|     ap_fifo|      v361_2_1|       pointer|
|v361_2_1_full_n          |   in|    1|     ap_fifo|      v361_2_1|       pointer|
|v361_2_1_write           |  out|    1|     ap_fifo|      v361_2_1|       pointer|
|v361_3_0_din             |  out|   32|     ap_fifo|      v361_3_0|       pointer|
|v361_3_0_num_data_valid  |   in|   11|     ap_fifo|      v361_3_0|       pointer|
|v361_3_0_fifo_cap        |   in|   11|     ap_fifo|      v361_3_0|       pointer|
|v361_3_0_full_n          |   in|    1|     ap_fifo|      v361_3_0|       pointer|
|v361_3_0_write           |  out|    1|     ap_fifo|      v361_3_0|       pointer|
|v361_3_1_din             |  out|   32|     ap_fifo|      v361_3_1|       pointer|
|v361_3_1_num_data_valid  |   in|   11|     ap_fifo|      v361_3_1|       pointer|
|v361_3_1_fifo_cap        |   in|   11|     ap_fifo|      v361_3_1|       pointer|
|v361_3_1_full_n          |   in|    1|     ap_fifo|      v361_3_1|       pointer|
|v361_3_1_write           |  out|    1|     ap_fifo|      v361_3_1|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

