/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [22:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_4z);
  assign celloutsig_1_1z = ~(in_data[183] | celloutsig_1_0z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[1] | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_9z[1]);
  assign celloutsig_1_4z = ~(in_data[123] ^ celloutsig_1_1z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_3z[2:0];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 23'h000000;
    else _01_ <= { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_16z = celloutsig_1_2z[15:12] / { 1'h1, celloutsig_1_11z[2:0] };
  assign celloutsig_0_6z = celloutsig_0_2z[17:12] / { 1'h1, _01_[5:4], _00_ };
  assign celloutsig_0_11z = ! in_data[55:51];
  assign celloutsig_1_3z = ! in_data[129:126];
  assign celloutsig_0_9z = in_data[62:59] % { 1'h1, in_data[16:14] };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:2], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[3:0] };
  assign celloutsig_0_2z = in_data[59:38] % { 1'h1, in_data[39:21], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = - in_data[162:143];
  assign celloutsig_1_11z = - { celloutsig_1_5z[4], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_6z[4:1] | celloutsig_1_17z[7:4];
  assign celloutsig_0_3z = in_data[15:11] | { in_data[81:79], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[160:155] | celloutsig_1_2z[12:7];
  assign celloutsig_1_9z = { celloutsig_1_2z[19:16], celloutsig_1_4z, celloutsig_1_8z } | { celloutsig_1_5z[4:1], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_15z = { celloutsig_1_5z[0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z } | celloutsig_1_2z[19:1];
  assign celloutsig_1_14z = celloutsig_1_9z[1] & celloutsig_1_1z;
  assign celloutsig_0_7z = { celloutsig_0_6z[0], celloutsig_0_0z, _00_ } << celloutsig_0_2z[10:6];
  assign celloutsig_0_12z = { in_data[35:34], celloutsig_0_9z } << { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, _00_ };
  assign celloutsig_1_17z = { in_data[132:121], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z } <<< { celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[111:105] <<< in_data[153:147];
  assign celloutsig_0_0z = ~((in_data[86] & in_data[38]) | (in_data[6] & in_data[16]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z[18] & celloutsig_1_14z) | (celloutsig_1_17z[12] & celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[1] & celloutsig_0_0z) | (_01_[19] & _01_[15]));
  assign celloutsig_0_10z = ~((in_data[75] & celloutsig_0_7z[0]) | (_00_[0] & celloutsig_0_3z[3]));
  assign celloutsig_0_13z = ~((_00_[0] & in_data[7]) | (celloutsig_0_0z & celloutsig_0_1z));
  assign { out_data[128], out_data[99:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
