
Build/temp.elf:     file format elf32-littlearm


Disassembly of section .flash_interrupts:

00000000 <VTABLE>:
   0:	20007000 	.word	0x20007000
   4:	00000411 	.word	0x00000411
   8:	000005a3 	.word	0x000005a3
   c:	00000b37 	.word	0x00000b37
  10:	00000b39 	.word	0x00000b39
  14:	00000b3b 	.word	0x00000b3b
  18:	00000b3d 	.word	0x00000b3d
	...
  2c:	00000b3f 	.word	0x00000b3f
  30:	00000b41 	.word	0x00000b41
  34:	00000000 	.word	0x00000000
  38:	00000b43 	.word	0x00000b43
  3c:	00000b45 	.word	0x00000b45
  40:	00000b47 	.word	0x00000b47
  44:	00000b47 	.word	0x00000b47
  48:	00000b47 	.word	0x00000b47
  4c:	00000b47 	.word	0x00000b47
  50:	00000b47 	.word	0x00000b47
  54:	00000b47 	.word	0x00000b47
  58:	00000b47 	.word	0x00000b47
  5c:	00000b47 	.word	0x00000b47
  60:	00000b47 	.word	0x00000b47
  64:	00000b47 	.word	0x00000b47
  68:	00000b47 	.word	0x00000b47
  6c:	00000b47 	.word	0x00000b47
  70:	00000b47 	.word	0x00000b47
  74:	00000b47 	.word	0x00000b47
  78:	00000b47 	.word	0x00000b47
  7c:	00000b47 	.word	0x00000b47
  80:	00000b47 	.word	0x00000b47
  84:	00000b47 	.word	0x00000b47
  88:	00000b47 	.word	0x00000b47
  8c:	00000b47 	.word	0x00000b47
  90:	00000b47 	.word	0x00000b47
  94:	00000b47 	.word	0x00000b47
  98:	00000b47 	.word	0x00000b47
  9c:	00000b47 	.word	0x00000b47
  a0:	00000b47 	.word	0x00000b47
  a4:	00000b47 	.word	0x00000b47
  a8:	00000b47 	.word	0x00000b47
  ac:	00000b47 	.word	0x00000b47
  b0:	00000b47 	.word	0x00000b47
  b4:	00000b47 	.word	0x00000b47
  b8:	00000b47 	.word	0x00000b47
  bc:	00000b47 	.word	0x00000b47
  c0:	00000b47 	.word	0x00000b47
  c4:	00000b47 	.word	0x00000b47
  c8:	00000b47 	.word	0x00000b47
  cc:	00000b47 	.word	0x00000b47
  d0:	00000b47 	.word	0x00000b47
  d4:	00000b47 	.word	0x00000b47
  d8:	00000b47 	.word	0x00000b47
  dc:	00000b47 	.word	0x00000b47
  e0:	00000b47 	.word	0x00000b47
  e4:	00000b47 	.word	0x00000b47
  e8:	00000b47 	.word	0x00000b47
  ec:	00000b47 	.word	0x00000b47
  f0:	00000b47 	.word	0x00000b47
  f4:	00000b47 	.word	0x00000b47
  f8:	00000b47 	.word	0x00000b47
  fc:	00000b47 	.word	0x00000b47
 100:	00000b47 	.word	0x00000b47
 104:	00000b47 	.word	0x00000b47
 108:	00000b47 	.word	0x00000b47
 10c:	00000b47 	.word	0x00000b47
 110:	00000b47 	.word	0x00000b47
 114:	00000b47 	.word	0x00000b47
 118:	00000b47 	.word	0x00000b47
 11c:	00000b47 	.word	0x00000b47
 120:	00000b47 	.word	0x00000b47
 124:	00000b47 	.word	0x00000b47
 128:	00000b47 	.word	0x00000b47
 12c:	00000b47 	.word	0x00000b47
 130:	00000b47 	.word	0x00000b47
 134:	00000b47 	.word	0x00000b47
 138:	00000b47 	.word	0x00000b47
 13c:	00000b47 	.word	0x00000b47
 140:	00000b47 	.word	0x00000b47
 144:	00000b47 	.word	0x00000b47
 148:	00000b47 	.word	0x00000b47
 14c:	00000b47 	.word	0x00000b47
 150:	00000b47 	.word	0x00000b47
 154:	00000b47 	.word	0x00000b47
 158:	00000b47 	.word	0x00000b47
 15c:	00000b47 	.word	0x00000b47
 160:	00000b47 	.word	0x00000b47
 164:	00000b47 	.word	0x00000b47
 168:	00000b47 	.word	0x00000b47
 16c:	00000b47 	.word	0x00000b47
 170:	00000b47 	.word	0x00000b47
 174:	00000b47 	.word	0x00000b47
 178:	00000b47 	.word	0x00000b47
 17c:	00000b47 	.word	0x00000b47
 180:	00000b47 	.word	0x00000b47
 184:	00000b47 	.word	0x00000b47
 188:	00000b47 	.word	0x00000b47
 18c:	00000b47 	.word	0x00000b47
 190:	00000b47 	.word	0x00000b47
 194:	00000b47 	.word	0x00000b47
 198:	00000b47 	.word	0x00000b47
 19c:	00000b47 	.word	0x00000b47
 1a0:	00000b47 	.word	0x00000b47
 1a4:	00000b47 	.word	0x00000b47
 1a8:	00000b47 	.word	0x00000b47
 1ac:	00000b47 	.word	0x00000b47
 1b0:	00000b47 	.word	0x00000b47
 1b4:	00000b47 	.word	0x00000b47
 1b8:	00000b47 	.word	0x00000b47
 1bc:	00000b47 	.word	0x00000b47
 1c0:	00000b47 	.word	0x00000b47
 1c4:	00000b47 	.word	0x00000b47
 1c8:	00000b47 	.word	0x00000b47
 1cc:	00000b47 	.word	0x00000b47
 1d0:	00000b47 	.word	0x00000b47
 1d4:	00000b47 	.word	0x00000b47
 1d8:	00000b47 	.word	0x00000b47
 1dc:	00000b47 	.word	0x00000b47
 1e0:	00000b47 	.word	0x00000b47
 1e4:	00000b47 	.word	0x00000b47
 1e8:	00000b47 	.word	0x00000b47
 1ec:	00000b47 	.word	0x00000b47
 1f0:	00000b47 	.word	0x00000b47
 1f4:	00000b47 	.word	0x00000b47
 1f8:	00000b47 	.word	0x00000b47
 1fc:	00000b47 	.word	0x00000b47
 200:	00000b47 	.word	0x00000b47
 204:	00000b47 	.word	0x00000b47
 208:	00000b47 	.word	0x00000b47
 20c:	00000b47 	.word	0x00000b47
 210:	00000b47 	.word	0x00000b47
 214:	00000b47 	.word	0x00000b47
 218:	00000b47 	.word	0x00000b47
 21c:	00000b47 	.word	0x00000b47
 220:	00000b47 	.word	0x00000b47
 224:	00000b47 	.word	0x00000b47
 228:	00000b47 	.word	0x00000b47
 22c:	00000b47 	.word	0x00000b47
 230:	00000b47 	.word	0x00000b47
 234:	00000b47 	.word	0x00000b47
 238:	00000b47 	.word	0x00000b47
 23c:	00000b47 	.word	0x00000b47
 240:	00000b47 	.word	0x00000b47
 244:	00000b47 	.word	0x00000b47
 248:	00000b47 	.word	0x00000b47
 24c:	00000b47 	.word	0x00000b47
 250:	00000b47 	.word	0x00000b47
 254:	00000b47 	.word	0x00000b47
 258:	00000b47 	.word	0x00000b47
 25c:	00000b47 	.word	0x00000b47
 260:	00000b47 	.word	0x00000b47
 264:	00000b47 	.word	0x00000b47
 268:	00000b47 	.word	0x00000b47
 26c:	00000b47 	.word	0x00000b47
 270:	00000b47 	.word	0x00000b47
 274:	00000b47 	.word	0x00000b47
 278:	00000b47 	.word	0x00000b47
 27c:	00000b47 	.word	0x00000b47
 280:	00000b47 	.word	0x00000b47
 284:	00000b47 	.word	0x00000b47
 288:	00000b47 	.word	0x00000b47
 28c:	00000b47 	.word	0x00000b47
 290:	00000b47 	.word	0x00000b47
 294:	00000b47 	.word	0x00000b47
 298:	00000b47 	.word	0x00000b47
 29c:	00000b47 	.word	0x00000b47
 2a0:	00000b47 	.word	0x00000b47
 2a4:	00000b47 	.word	0x00000b47
 2a8:	00000b47 	.word	0x00000b47
 2ac:	00000b47 	.word	0x00000b47
 2b0:	00000b47 	.word	0x00000b47
 2b4:	00000b47 	.word	0x00000b47
 2b8:	00000b47 	.word	0x00000b47
 2bc:	00000b47 	.word	0x00000b47
 2c0:	00000b47 	.word	0x00000b47
 2c4:	00000b47 	.word	0x00000b47
 2c8:	00000b47 	.word	0x00000b47
 2cc:	00000b47 	.word	0x00000b47
 2d0:	00000b47 	.word	0x00000b47
 2d4:	00000b47 	.word	0x00000b47
 2d8:	00000b47 	.word	0x00000b47
 2dc:	00000b47 	.word	0x00000b47
 2e0:	00000b47 	.word	0x00000b47
 2e4:	00000b47 	.word	0x00000b47
 2e8:	00000b47 	.word	0x00000b47
 2ec:	00000b47 	.word	0x00000b47
 2f0:	00000b47 	.word	0x00000b47
 2f4:	00000b47 	.word	0x00000b47
 2f8:	00000b47 	.word	0x00000b47
 2fc:	00000b47 	.word	0x00000b47
 300:	00000b47 	.word	0x00000b47
 304:	00000b47 	.word	0x00000b47
 308:	00000b47 	.word	0x00000b47
 30c:	00000b47 	.word	0x00000b47

Disassembly of section .flash:

00000410 <_start>:
     410:	b672      	cpsid	i
     412:	f04f 0000 	mov.w	r0, #0
     416:	f04f 0100 	mov.w	r1, #0
     41a:	f04f 0200 	mov.w	r2, #0
     41e:	f04f 0300 	mov.w	r3, #0
     422:	f04f 0400 	mov.w	r4, #0
     426:	f04f 0500 	mov.w	r5, #0
     42a:	f04f 0600 	mov.w	r6, #0
     42e:	f04f 0700 	mov.w	r7, #0
     432:	481b      	ldr	r0, [pc, #108]	; (4a0 <_end_of_eunit_test+0xa>)
     434:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
     438:	6001      	str	r1, [r0, #0]

0000043a <SetVTOR>:
     43a:	481a      	ldr	r0, [pc, #104]	; (4a4 <_end_of_eunit_test+0xe>)
     43c:	491a      	ldr	r1, [pc, #104]	; (4a8 <_end_of_eunit_test+0x12>)
     43e:	6001      	str	r1, [r0, #0]

00000440 <SetCore0Stack>:
     440:	481a      	ldr	r0, [pc, #104]	; (4ac <_end_of_eunit_test+0x16>)
     442:	f380 8808 	msr	MSP, r0
     446:	e7ff      	b.n	448 <DisableSWT0>

00000448 <DisableSWT0>:
     448:	4819      	ldr	r0, [pc, #100]	; (4b0 <_end_of_eunit_test+0x1a>)
     44a:	f242 5120 	movw	r1, #9504	; 0x2520
     44e:	6001      	str	r1, [r0, #0]
     450:	4818      	ldr	r0, [pc, #96]	; (4b4 <_end_of_eunit_test+0x1e>)
     452:	f64f 71ff 	movw	r1, #65535	; 0xffff
     456:	6001      	str	r1, [r0, #0]
     458:	e7ff      	b.n	45a <RamInit>

0000045a <RamInit>:
     45a:	4817      	ldr	r0, [pc, #92]	; (4b8 <_end_of_eunit_test+0x22>)
     45c:	2800      	cmp	r0, #0
     45e:	d009      	beq.n	474 <DebuggerHeldCoreLoop>
     460:	4916      	ldr	r1, [pc, #88]	; (4bc <_end_of_eunit_test+0x26>)
     462:	4a17      	ldr	r2, [pc, #92]	; (4c0 <_end_of_eunit_test+0x2a>)
     464:	1a52      	subs	r2, r2, r1
     466:	3a01      	subs	r2, #1
     468:	dd04      	ble.n	474 <DebuggerHeldCoreLoop>
     46a:	2000      	movs	r0, #0
     46c:	2300      	movs	r3, #0

0000046e <SRAM_LOOP>:
     46e:	c109      	stmia	r1!, {r0, r3}
     470:	3a08      	subs	r2, #8
     472:	dafc      	bge.n	46e <SRAM_LOOP>

00000474 <DebuggerHeldCoreLoop>:
     474:	4813      	ldr	r0, [pc, #76]	; (4c4 <_end_of_eunit_test+0x2e>)
     476:	6800      	ldr	r0, [r0, #0]
     478:	f04f 315a 	mov.w	r1, #1515870810	; 0x5a5a5a5a
     47c:	4288      	cmp	r0, r1
     47e:	d0f9      	beq.n	474 <DebuggerHeldCoreLoop>

00000480 <_DATA_INIT>:
     480:	e7ff      	b.n	482 <_INIT_DATA_BSS>

00000482 <_INIT_DATA_BSS>:
     482:	f000 fa8f 	bl	9a4 <init_data_bss>

00000486 <__SYSTEM_INIT>:
     486:	f000 f81f 	bl	4c8 <SystemInit>

0000048a <_MAIN>:
     48a:	b662      	cpsie	i
     48c:	f000 fb4e 	bl	b2c <startup_go_to_user_mode>
     490:	f000 fa48 	bl	924 <main>

00000494 <MCAL_LTB_TRACE_OFF>:
     494:	bf00      	nop

00000496 <_end_of_eunit_test>:
     496:	e7fe      	b.n	496 <_end_of_eunit_test>
     498:	f3af 8000 	nop.w
     49c:	f3af 8000 	nop.w
     4a0:	40048004 	.word	0x40048004
     4a4:	e000ed08 	.word	0xe000ed08
     4a8:	1fff8800 	.word	0x1fff8800
     4ac:	20007000 	.word	0x20007000
     4b0:	40052000 	.word	0x40052000
     4b4:	40052008 	.word	0x40052008
     4b8:	00000001 	.word	0x00000001
     4bc:	1fff8000 	.word	0x1fff8000
     4c0:	20007000 	.word	0x20007000
     4c4:	1fff9188 	.word	0x1fff9188

000004c8 <SystemInit>:
#else
    __attribute__ ((section (".systeminit")))
#endif 

void SystemInit(void)
{
     4c8:	b508      	push	{r3, lr}
/**************************************************************************/
                      /* FPU ENABLE*/
/**************************************************************************/
#ifdef ENABLE_FPU
    /* Enable CP10 and CP11 coprocessors */
    S32_SCB->CPACR |= (S32_SCB_CPACR_CPx(10U, 3U) | S32_SCB_CPACR_CPx(11U, 3U)); 
     4ca:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ce:	f8d3 3d88 	ldr.w	r3, [r3, #3464]	; 0xd88
     4d2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     4da:	f8c2 3d88 	str.w	r3, [r2, #3464]	; 0xd88

    ASM_KEYWORD("dsb");
     4de:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     4e2:	f3bf 8f6f 	isb	sy
#endif /* ENABLE_FPU */

#ifdef ENABLE_THREAD_MODE_ENTRY_CONFIGURATION
    S32_SCB->CCR    |=  1u;       /**< processor can enter Thread mode from any level under the 
     4e6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ea:	f8d3 3d14 	ldr.w	r3, [r3, #3348]	; 0xd14
     4ee:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4f2:	f043 0301 	orr.w	r3, r3, #1
     4f6:	f8c2 3d14 	str.w	r3, [r2, #3348]	; 0xd14
                                   control of an EXC_RETURN value, PendSV priority set to 0*/
#endif
    S32_SCB->SHPR3 &= ~S32_SCB_SHPR3_PRI_14_MASK; 
     4fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4fe:	f8d3 3d20 	ldr.w	r3, [r3, #3360]	; 0xd20
     502:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     506:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     50a:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    
    /* enable the AIPS */
    IP_AIPS->MPRA = 0x77777777;      
     50e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     512:	f04f 3277 	mov.w	r2, #2004318071	; 0x77777777
     516:	601a      	str	r2, [r3, #0]
    IP_AIPS->PACRA  = 0x0; 
     518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     51c:	2200      	movs	r2, #0
     51e:	621a      	str	r2, [r3, #32]
    IP_AIPS->PACRB  = 0x0; 
     520:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     524:	2200      	movs	r2, #0
     526:	625a      	str	r2, [r3, #36]	; 0x24
    IP_AIPS->PACRD  = 0x0;
     528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     52c:	2200      	movs	r2, #0
     52e:	62da      	str	r2, [r3, #44]	; 0x2c
    IP_AIPS->OPACR[0] = 0x0; 
     530:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     534:	2200      	movs	r2, #0
     536:	641a      	str	r2, [r3, #64]	; 0x40
    IP_AIPS->OPACR[1] = 0x0; 
     538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     53c:	2200      	movs	r2, #0
     53e:	645a      	str	r2, [r3, #68]	; 0x44
    IP_AIPS->OPACR[2] = 0x0; 
     540:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     544:	2200      	movs	r2, #0
     546:	649a      	str	r2, [r3, #72]	; 0x48
    IP_AIPS->OPACR[3] = 0x0; 
     548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     54c:	2200      	movs	r2, #0
     54e:	64da      	str	r2, [r3, #76]	; 0x4c
    IP_AIPS->OPACR[4] = 0x0; 
     550:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     554:	2200      	movs	r2, #0
     556:	651a      	str	r2, [r3, #80]	; 0x50
    IP_AIPS->OPACR[5] = 0x0; 
     558:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     55c:	2200      	movs	r2, #0
     55e:	655a      	str	r2, [r3, #84]	; 0x54
    IP_AIPS->OPACR[6] = 0x0; 
     560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     564:	2200      	movs	r2, #0
     566:	659a      	str	r2, [r3, #88]	; 0x58
    IP_AIPS->OPACR[7] = 0x0; 
     568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     56c:	2200      	movs	r2, #0
     56e:	65da      	str	r2, [r3, #92]	; 0x5c
    IP_AIPS->OPACR[8] = 0x0; 
     570:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     574:	2200      	movs	r2, #0
     576:	661a      	str	r2, [r3, #96]	; 0x60
    IP_AIPS->OPACR[9] = 0x0; 
     578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     57c:	2200      	movs	r2, #0
     57e:	665a      	str	r2, [r3, #100]	; 0x64
    IP_AIPS->OPACR[10] = 0x0;
     580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     584:	2200      	movs	r2, #0
     586:	669a      	str	r2, [r3, #104]	; 0x68
    IP_AIPS->OPACR[11] = 0x0;
     588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     58c:	2200      	movs	r2, #0
     58e:	66da      	str	r2, [r3, #108]	; 0x6c

/**************************************************************************/
                      /* DEFAULT MEMORY ENABLE*/
/**************************************************************************/
    ASM_KEYWORD("dsb");
     590:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     594:	f3bf 8f6f 	isb	sy

#ifdef I_CACHE_ENABLE  
/**************************************************************************/
            /* ENABLE CACHE */
/**************************************************************************/
    (void)sys_m4_cache_init(CODE_CACHE);    
     598:	2000      	movs	r0, #0
     59a:	f000 fa99 	bl	ad0 <sys_m4_cache_init>
#endif
}
     59e:	bf00      	nop
     5a0:	bd08      	pop	{r3, pc}

000005a2 <NMI_Handler>:
#endif


void NMI_Handler(void)
{
    while(TRUE){};
     5a2:	e7fe      	b.n	5a2 <NMI_Handler>

000005a4 <__aeabi_uldivmod>:
     5a4:	b953      	cbnz	r3, 5bc <__aeabi_uldivmod+0x18>
     5a6:	b94a      	cbnz	r2, 5bc <__aeabi_uldivmod+0x18>
     5a8:	2900      	cmp	r1, #0
     5aa:	bf08      	it	eq
     5ac:	2800      	cmpeq	r0, #0
     5ae:	bf1c      	itt	ne
     5b0:	f04f 31ff 	movne.w	r1, #4294967295
     5b4:	f04f 30ff 	movne.w	r0, #4294967295
     5b8:	f000 b978 	b.w	8ac <__aeabi_idiv0>
     5bc:	f1ad 0c08 	sub.w	ip, sp, #8
     5c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     5c4:	f000 f806 	bl	5d4 <__udivmoddi4>
     5c8:	f8dd e004 	ldr.w	lr, [sp, #4]
     5cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     5d0:	b004      	add	sp, #16
     5d2:	4770      	bx	lr

000005d4 <__udivmoddi4>:
     5d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     5d8:	9d08      	ldr	r5, [sp, #32]
     5da:	460e      	mov	r6, r1
     5dc:	4604      	mov	r4, r0
     5de:	468e      	mov	lr, r1
     5e0:	2b00      	cmp	r3, #0
     5e2:	d14c      	bne.n	67e <__BSS_SRAM_SIZE+0x1e>
     5e4:	428a      	cmp	r2, r1
     5e6:	4694      	mov	ip, r2
     5e8:	d967      	bls.n	6ba <__BSS_SRAM_SIZE+0x5a>
     5ea:	fab2 f282 	clz	r2, r2
     5ee:	b152      	cbz	r2, 606 <__udivmoddi4+0x32>
     5f0:	fa01 f302 	lsl.w	r3, r1, r2
     5f4:	f1c2 0120 	rsb	r1, r2, #32
     5f8:	fa20 f101 	lsr.w	r1, r0, r1
     5fc:	fa0c fc02 	lsl.w	ip, ip, r2
     600:	ea41 0e03 	orr.w	lr, r1, r3
     604:	4094      	lsls	r4, r2
     606:	ea4f 481c 	mov.w	r8, ip, lsr #16
     60a:	0c21      	lsrs	r1, r4, #16
     60c:	fbbe f6f8 	udiv	r6, lr, r8
     610:	fa1f f78c 	uxth.w	r7, ip
     614:	fb08 e316 	mls	r3, r8, r6, lr
     618:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     61c:	fb06 f107 	mul.w	r1, r6, r7
     620:	4299      	cmp	r1, r3
     622:	d90a      	bls.n	63a <__udivmoddi4+0x66>
     624:	eb1c 0303 	adds.w	r3, ip, r3
     628:	f106 30ff 	add.w	r0, r6, #4294967295
     62c:	f080 811e 	bcs.w	86c <__BSS_SRAM_SIZE+0x20c>
     630:	4299      	cmp	r1, r3
     632:	f240 811b 	bls.w	86c <__BSS_SRAM_SIZE+0x20c>
     636:	3e02      	subs	r6, #2
     638:	4463      	add	r3, ip
     63a:	1a5b      	subs	r3, r3, r1
     63c:	b2a4      	uxth	r4, r4
     63e:	fbb3 f0f8 	udiv	r0, r3, r8
     642:	fb08 3310 	mls	r3, r8, r0, r3
     646:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     64a:	fb00 f707 	mul.w	r7, r0, r7
     64e:	42a7      	cmp	r7, r4
     650:	d90a      	bls.n	668 <__BSS_SRAM_SIZE+0x8>
     652:	eb1c 0404 	adds.w	r4, ip, r4
     656:	f100 33ff 	add.w	r3, r0, #4294967295
     65a:	f080 8109 	bcs.w	870 <__BSS_SRAM_SIZE+0x210>
     65e:	42a7      	cmp	r7, r4
     660:	f240 8106 	bls.w	870 <__BSS_SRAM_SIZE+0x210>
     664:	4464      	add	r4, ip
     666:	3802      	subs	r0, #2
     668:	1be4      	subs	r4, r4, r7
     66a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
     66e:	2100      	movs	r1, #0
     670:	b11d      	cbz	r5, 67a <__BSS_SRAM_SIZE+0x1a>
     672:	40d4      	lsrs	r4, r2
     674:	2300      	movs	r3, #0
     676:	e9c5 4300 	strd	r4, r3, [r5]
     67a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     67e:	428b      	cmp	r3, r1
     680:	d908      	bls.n	694 <__BSS_SRAM_SIZE+0x34>
     682:	2d00      	cmp	r5, #0
     684:	f000 80ef 	beq.w	866 <__BSS_SRAM_SIZE+0x206>
     688:	2100      	movs	r1, #0
     68a:	e9c5 0600 	strd	r0, r6, [r5]
     68e:	4608      	mov	r0, r1
     690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     694:	fab3 f183 	clz	r1, r3
     698:	2900      	cmp	r1, #0
     69a:	d149      	bne.n	730 <__BSS_SRAM_SIZE+0xd0>
     69c:	42b3      	cmp	r3, r6
     69e:	d302      	bcc.n	6a6 <__BSS_SRAM_SIZE+0x46>
     6a0:	4282      	cmp	r2, r0
     6a2:	f200 80ff 	bhi.w	8a4 <__BSS_SRAM_SIZE+0x244>
     6a6:	1a84      	subs	r4, r0, r2
     6a8:	eb66 0303 	sbc.w	r3, r6, r3
     6ac:	2001      	movs	r0, #1
     6ae:	469e      	mov	lr, r3
     6b0:	2d00      	cmp	r5, #0
     6b2:	d0e2      	beq.n	67a <__BSS_SRAM_SIZE+0x1a>
     6b4:	e9c5 4e00 	strd	r4, lr, [r5]
     6b8:	e7df      	b.n	67a <__BSS_SRAM_SIZE+0x1a>
     6ba:	b902      	cbnz	r2, 6be <__BSS_SRAM_SIZE+0x5e>
     6bc:	deff      	udf	#255	; 0xff
     6be:	fab2 f282 	clz	r2, r2
     6c2:	2a00      	cmp	r2, #0
     6c4:	f040 808e 	bne.w	7e4 <__BSS_SRAM_SIZE+0x184>
     6c8:	eba1 060c 	sub.w	r6, r1, ip
     6cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
     6d0:	fa1f f38c 	uxth.w	r3, ip
     6d4:	2101      	movs	r1, #1
     6d6:	fbb6 fef7 	udiv	lr, r6, r7
     6da:	fb07 601e 	mls	r0, r7, lr, r6
     6de:	0c26      	lsrs	r6, r4, #16
     6e0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     6e4:	fb03 f00e 	mul.w	r0, r3, lr
     6e8:	42b0      	cmp	r0, r6
     6ea:	d908      	bls.n	6fe <__BSS_SRAM_SIZE+0x9e>
     6ec:	eb1c 0606 	adds.w	r6, ip, r6
     6f0:	f10e 38ff 	add.w	r8, lr, #4294967295
     6f4:	d202      	bcs.n	6fc <__BSS_SRAM_SIZE+0x9c>
     6f6:	42b0      	cmp	r0, r6
     6f8:	f200 80d0 	bhi.w	89c <__BSS_SRAM_SIZE+0x23c>
     6fc:	46c6      	mov	lr, r8
     6fe:	1a36      	subs	r6, r6, r0
     700:	b2a4      	uxth	r4, r4
     702:	fbb6 f0f7 	udiv	r0, r6, r7
     706:	fb07 6610 	mls	r6, r7, r0, r6
     70a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
     70e:	fb00 f303 	mul.w	r3, r0, r3
     712:	42a3      	cmp	r3, r4
     714:	d908      	bls.n	728 <__BSS_SRAM_SIZE+0xc8>
     716:	eb1c 0404 	adds.w	r4, ip, r4
     71a:	f100 36ff 	add.w	r6, r0, #4294967295
     71e:	d202      	bcs.n	726 <__BSS_SRAM_SIZE+0xc6>
     720:	42a3      	cmp	r3, r4
     722:	f200 80b8 	bhi.w	896 <__BSS_SRAM_SIZE+0x236>
     726:	4630      	mov	r0, r6
     728:	1ae4      	subs	r4, r4, r3
     72a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     72e:	e79f      	b.n	670 <__BSS_SRAM_SIZE+0x10>
     730:	f1c1 0720 	rsb	r7, r1, #32
     734:	fa22 f407 	lsr.w	r4, r2, r7
     738:	408b      	lsls	r3, r1
     73a:	4323      	orrs	r3, r4
     73c:	fa06 fc01 	lsl.w	ip, r6, r1
     740:	fa26 f407 	lsr.w	r4, r6, r7
     744:	fa20 f607 	lsr.w	r6, r0, r7
     748:	ea46 060c 	orr.w	r6, r6, ip
     74c:	ea4f 4913 	mov.w	r9, r3, lsr #16
     750:	fa00 f801 	lsl.w	r8, r0, r1
     754:	fbb4 fef9 	udiv	lr, r4, r9
     758:	0c30      	lsrs	r0, r6, #16
     75a:	fa1f fc83 	uxth.w	ip, r3
     75e:	fb09 441e 	mls	r4, r9, lr, r4
     762:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
     766:	fb0e f00c 	mul.w	r0, lr, ip
     76a:	42a0      	cmp	r0, r4
     76c:	fa02 f201 	lsl.w	r2, r2, r1
     770:	d90a      	bls.n	788 <__BSS_SRAM_SIZE+0x128>
     772:	191c      	adds	r4, r3, r4
     774:	f10e 3aff 	add.w	sl, lr, #4294967295
     778:	f080 808b 	bcs.w	892 <__BSS_SRAM_SIZE+0x232>
     77c:	42a0      	cmp	r0, r4
     77e:	f240 8088 	bls.w	892 <__BSS_SRAM_SIZE+0x232>
     782:	f1ae 0e02 	sub.w	lr, lr, #2
     786:	441c      	add	r4, r3
     788:	1a24      	subs	r4, r4, r0
     78a:	b2b6      	uxth	r6, r6
     78c:	fbb4 f0f9 	udiv	r0, r4, r9
     790:	fb09 4410 	mls	r4, r9, r0, r4
     794:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
     798:	fb00 fc0c 	mul.w	ip, r0, ip
     79c:	45a4      	cmp	ip, r4
     79e:	d907      	bls.n	7b0 <__BSS_SRAM_SIZE+0x150>
     7a0:	191c      	adds	r4, r3, r4
     7a2:	f100 36ff 	add.w	r6, r0, #4294967295
     7a6:	d270      	bcs.n	88a <__BSS_SRAM_SIZE+0x22a>
     7a8:	45a4      	cmp	ip, r4
     7aa:	d96e      	bls.n	88a <__BSS_SRAM_SIZE+0x22a>
     7ac:	3802      	subs	r0, #2
     7ae:	441c      	add	r4, r3
     7b0:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     7b4:	fba0 e602 	umull	lr, r6, r0, r2
     7b8:	eba4 040c 	sub.w	r4, r4, ip
     7bc:	42b4      	cmp	r4, r6
     7be:	46f4      	mov	ip, lr
     7c0:	46b1      	mov	r9, r6
     7c2:	d359      	bcc.n	878 <__BSS_SRAM_SIZE+0x218>
     7c4:	d056      	beq.n	874 <__BSS_SRAM_SIZE+0x214>
     7c6:	2d00      	cmp	r5, #0
     7c8:	d06e      	beq.n	8a8 <__BSS_SRAM_SIZE+0x248>
     7ca:	ebb8 030c 	subs.w	r3, r8, ip
     7ce:	eb64 0409 	sbc.w	r4, r4, r9
     7d2:	40cb      	lsrs	r3, r1
     7d4:	fa04 f707 	lsl.w	r7, r4, r7
     7d8:	431f      	orrs	r7, r3
     7da:	40cc      	lsrs	r4, r1
     7dc:	e9c5 7400 	strd	r7, r4, [r5]
     7e0:	2100      	movs	r1, #0
     7e2:	e74a      	b.n	67a <__BSS_SRAM_SIZE+0x1a>
     7e4:	f1c2 0020 	rsb	r0, r2, #32
     7e8:	fa24 f100 	lsr.w	r1, r4, r0
     7ec:	fa0c fc02 	lsl.w	ip, ip, r2
     7f0:	fa06 f302 	lsl.w	r3, r6, r2
     7f4:	fa26 f000 	lsr.w	r0, r6, r0
     7f8:	ea4f 471c 	mov.w	r7, ip, lsr #16
     7fc:	ea41 0603 	orr.w	r6, r1, r3
     800:	fbb0 f1f7 	udiv	r1, r0, r7
     804:	fa1f f38c 	uxth.w	r3, ip
     808:	fb07 0e11 	mls	lr, r7, r1, r0
     80c:	0c30      	lsrs	r0, r6, #16
     80e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     812:	fb01 fe03 	mul.w	lr, r1, r3
     816:	4586      	cmp	lr, r0
     818:	fa04 f402 	lsl.w	r4, r4, r2
     81c:	d908      	bls.n	830 <__BSS_SRAM_SIZE+0x1d0>
     81e:	eb1c 0000 	adds.w	r0, ip, r0
     822:	f101 38ff 	add.w	r8, r1, #4294967295
     826:	d232      	bcs.n	88e <__BSS_SRAM_SIZE+0x22e>
     828:	4586      	cmp	lr, r0
     82a:	d930      	bls.n	88e <__BSS_SRAM_SIZE+0x22e>
     82c:	3902      	subs	r1, #2
     82e:	4460      	add	r0, ip
     830:	eba0 000e 	sub.w	r0, r0, lr
     834:	b2b6      	uxth	r6, r6
     836:	fbb0 fef7 	udiv	lr, r0, r7
     83a:	fb07 001e 	mls	r0, r7, lr, r0
     83e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     842:	fb0e f003 	mul.w	r0, lr, r3
     846:	42b0      	cmp	r0, r6
     848:	d909      	bls.n	85e <__BSS_SRAM_SIZE+0x1fe>
     84a:	eb1c 0606 	adds.w	r6, ip, r6
     84e:	f10e 38ff 	add.w	r8, lr, #4294967295
     852:	d218      	bcs.n	886 <__BSS_SRAM_SIZE+0x226>
     854:	42b0      	cmp	r0, r6
     856:	d916      	bls.n	886 <__BSS_SRAM_SIZE+0x226>
     858:	f1ae 0e02 	sub.w	lr, lr, #2
     85c:	4466      	add	r6, ip
     85e:	1a36      	subs	r6, r6, r0
     860:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
     864:	e737      	b.n	6d6 <__BSS_SRAM_SIZE+0x76>
     866:	4629      	mov	r1, r5
     868:	4628      	mov	r0, r5
     86a:	e706      	b.n	67a <__BSS_SRAM_SIZE+0x1a>
     86c:	4606      	mov	r6, r0
     86e:	e6e4      	b.n	63a <__udivmoddi4+0x66>
     870:	4618      	mov	r0, r3
     872:	e6f9      	b.n	668 <__BSS_SRAM_SIZE+0x8>
     874:	45f0      	cmp	r8, lr
     876:	d2a6      	bcs.n	7c6 <__BSS_SRAM_SIZE+0x166>
     878:	ebbe 0c02 	subs.w	ip, lr, r2
     87c:	eb66 0303 	sbc.w	r3, r6, r3
     880:	3801      	subs	r0, #1
     882:	4699      	mov	r9, r3
     884:	e79f      	b.n	7c6 <__BSS_SRAM_SIZE+0x166>
     886:	46c6      	mov	lr, r8
     888:	e7e9      	b.n	85e <__BSS_SRAM_SIZE+0x1fe>
     88a:	4630      	mov	r0, r6
     88c:	e790      	b.n	7b0 <__BSS_SRAM_SIZE+0x150>
     88e:	4641      	mov	r1, r8
     890:	e7ce      	b.n	830 <__BSS_SRAM_SIZE+0x1d0>
     892:	46d6      	mov	lr, sl
     894:	e778      	b.n	788 <__BSS_SRAM_SIZE+0x128>
     896:	4464      	add	r4, ip
     898:	3802      	subs	r0, #2
     89a:	e745      	b.n	728 <__BSS_SRAM_SIZE+0xc8>
     89c:	f1ae 0e02 	sub.w	lr, lr, #2
     8a0:	4466      	add	r6, ip
     8a2:	e72c      	b.n	6fe <__BSS_SRAM_SIZE+0x9e>
     8a4:	4608      	mov	r0, r1
     8a6:	e703      	b.n	6b0 <__BSS_SRAM_SIZE+0x50>
     8a8:	4629      	mov	r1, r5
     8aa:	e6e6      	b.n	67a <__BSS_SRAM_SIZE+0x1a>

000008ac <__aeabi_idiv0>:
     8ac:	4770      	bx	lr
     8ae:	bf00      	nop

000008b0 <CanIf_ControllerBusOff>:
void EcuM_Init( void );

/*CanIf callback function implementation, just to avoid compiler errors
in reality this function is already implemented in CanIf layer*/
void CanIf_ControllerBusOff(uint8 ControllerId)
{
     8b0:	b082      	sub	sp, #8
     8b2:	4603      	mov	r3, r0
     8b4:	f88d 3007 	strb.w	r3, [sp, #7]
    (void)ControllerId;
}
     8b8:	bf00      	nop
     8ba:	b002      	add	sp, #8
     8bc:	4770      	bx	lr

000008be <CanIf_ControllerModeIndication>:

/*CanIf callback function implementation, just to avoid compiler errors
in reality this function is already implemented in CanIf layer*/
void CanIf_ControllerModeIndication(uint8 ControllerId, Can_ControllerStateType ControllerMode )
{
     8be:	b082      	sub	sp, #8
     8c0:	4603      	mov	r3, r0
     8c2:	9100      	str	r1, [sp, #0]
     8c4:	f88d 3007 	strb.w	r3, [sp, #7]
    (void)ControllerId;
    (void)ControllerMode;
}
     8c8:	bf00      	nop
     8ca:	b002      	add	sp, #8
     8cc:	4770      	bx	lr

000008ce <CanIf_TxConfirmation>:

/*CanIf callback function implementation to set the flag when a message is transmited
this function is called by the CAN interrupt.
In reality this function is already implemented in CanIf layer*/
void CanIf_TxConfirmation( PduIdType CanTxPduId )
{
     8ce:	b082      	sub	sp, #8
     8d0:	4603      	mov	r3, r0
     8d2:	f8ad 3006 	strh.w	r3, [sp, #6]
    (void)CanTxPduId;
}
     8d6:	bf00      	nop
     8d8:	b002      	add	sp, #8
     8da:	4770      	bx	lr

000008dc <CanIf_RxIndication>:

/*CanIf callback function implementation to set the flag when a message is received
this function is called by the CAN interrupt.
In reality this function is already implemented in CanIf layer*/
void CanIf_RxIndication(const Can_HwType* Mailbox, const PduInfoType* PduInfoPtr )
{
     8dc:	b084      	sub	sp, #16
     8de:	9001      	str	r0, [sp, #4]
     8e0:	9100      	str	r1, [sp, #0]
    (void)Mailbox;
    /*the received message is store in PduInfoPtr->SduDataPtr*/
    if(PduInfoPtr->SduDataPtr[0] == 0x32)
     8e2:	9b00      	ldr	r3, [sp, #0]
     8e4:	681b      	ldr	r3, [r3, #0]
     8e6:	781b      	ldrb	r3, [r3, #0]
     8e8:	2b32      	cmp	r3, #50	; 0x32
     8ea:	d116      	bne.n	91a <CanIf_RxIndication+0x3e>
    {
        /*do soemthing in case the first byte received is equal to 0x32*/
        for(uint8 i = 0; i < 8 ; i++)
     8ec:	2300      	movs	r3, #0
     8ee:	f88d 300f 	strb.w	r3, [sp, #15]
     8f2:	e00e      	b.n	912 <CanIf_RxIndication+0x36>
        {
            Can_au8Sdu8bytes[i] = PduInfoPtr->SduDataPtr[i];
     8f4:	9b00      	ldr	r3, [sp, #0]
     8f6:	681a      	ldr	r2, [r3, #0]
     8f8:	f89d 300f 	ldrb.w	r3, [sp, #15]
     8fc:	441a      	add	r2, r3
     8fe:	f89d 300f 	ldrb.w	r3, [sp, #15]
     902:	7811      	ldrb	r1, [r2, #0]
     904:	4a06      	ldr	r2, [pc, #24]	; (920 <CanIf_RxIndication+0x44>)
     906:	54d1      	strb	r1, [r2, r3]
        for(uint8 i = 0; i < 8 ; i++)
     908:	f89d 300f 	ldrb.w	r3, [sp, #15]
     90c:	3301      	adds	r3, #1
     90e:	f88d 300f 	strb.w	r3, [sp, #15]
     912:	f89d 300f 	ldrb.w	r3, [sp, #15]
     916:	2b07      	cmp	r3, #7
     918:	d9ec      	bls.n	8f4 <CanIf_RxIndication+0x18>
        }
    }
    //CanId is stored in Mailbox->CanId}
}
     91a:	bf00      	nop
     91c:	b004      	add	sp, #16
     91e:	4770      	bx	lr
     920:	1fff8b30 	.word	0x1fff8b30

00000924 <main>:
 * This is the main function of the project, it is the entry point of the program
 * 
 * @return Always zero
*/
int main( void )
{
     924:	b508      	push	{r3, lr}
    EcuM_Init();
     926:	f000 f805 	bl	934 <EcuM_Init>

    /*Start the CAN controller and make it active in the CAN bus network*/
    Can_43_FLEXCAN_SetControllerMode( CanController_0, CAN_CS_STARTED );
     92a:	2101      	movs	r1, #1
     92c:	2000      	movs	r0, #0
     92e:	f005 fb99 	bl	6064 <Can_43_FLEXCAN_SetControllerMode>

    while( 1u )
     932:	e7fe      	b.n	932 <main+0xe>

00000934 <EcuM_Init>:
 * 
 * it is just a temporary function, in the future this function will be replaced when the EcuM module 
 * is configured and implemented
*/
void EcuM_Init( void )
{
     934:	b508      	push	{r3, lr}
    /*Init Mcu module, including internal PLL, reference to Mcu Config structure can 
    be found at Mcu_PBcfg.h and PLL defines at Mcu_Cfg.h*/
    Mcu_Init( &Mcu_Config );
     936:	480a      	ldr	r0, [pc, #40]	; (960 <EcuM_Init+0x2c>)
     938:	f004 f922 	bl	4b80 <Mcu_Init>
    Mcu_InitClock( McuClockSettingConfig_0 );
     93c:	2000      	movs	r0, #0
     93e:	f004 f973 	bl	4c28 <Mcu_InitClock>
    Mcu_SetMode( McuModeSettingConf_0 );
     942:	2000      	movs	r0, #0
     944:	f004 f994 	bl	4c70 <Mcu_SetMode>
    
    /*enable and setup interrupts in use by the Can Driver*/
    Platform_Init( NULL_PTR );
     948:	2000      	movs	r0, #0
     94a:	f000 fa81 	bl	e50 <Platform_Init>

    /*Apply all the Pin Port microcontroller configuration*/
    Port_Init( &Port_Config );
     94e:	4805      	ldr	r0, [pc, #20]	; (964 <EcuM_Init+0x30>)
     950:	f004 fd18 	bl	5384 <Port_Init>

    /*init the FlexCAN2 with the paramters set in Tresos WITHOUT loop back mode*/
    Can_43_FLEXCAN_Init( &Can_43_FLEXCAN_Config );
     954:	4804      	ldr	r0, [pc, #16]	; (968 <EcuM_Init+0x34>)
     956:	f005 fb17 	bl	5f88 <Can_43_FLEXCAN_Init>
}
     95a:	bf00      	nop
     95c:	bd08      	pop	{r3, pc}
     95e:	bf00      	nop
     960:	0000eb08 	.word	0x0000eb08
     964:	0000ecb4 	.word	0x0000ecb4
     968:	0000e67c 	.word	0x0000e67c

0000096c <Can_43_FLEXCAN_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Can_43_FLEXCAN_schm_read_msr(void)
{
     96c:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     96e:	f3ef 8310 	mrs	r3, PRIMASK
     972:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     974:	4623      	mov	r3, r4
}
     976:	4618      	mov	r0, r3
     978:	f85d 4b04 	ldr.w	r4, [sp], #4
     97c:	4770      	bx	lr

0000097e <Mcu_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Mcu_schm_read_msr(void)
{
     97e:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     980:	f3ef 8310 	mrs	r3, PRIMASK
     984:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     986:	4623      	mov	r3, r4
}
     988:	4618      	mov	r0, r3
     98a:	f85d 4b04 	ldr.w	r4, [sp], #4
     98e:	4770      	bx	lr

00000990 <Port_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Port_schm_read_msr(void)
{
     990:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     992:	f3ef 8310 	mrs	r3, PRIMASK
     996:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     998:	4623      	mov	r3, r4
}
     99a:	4618      	mov	r0, r3
     99c:	f85d 4b04 	ldr.w	r4, [sp], #4
     9a0:	4770      	bx	lr
	...

000009a4 <init_data_bss>:
 * Implements    : init_data_bss_Activity
 *END**************************************************************************/
void init_data_bss(void);

void init_data_bss(void)
{
     9a4:	b08a      	sub	sp, #40	; 0x28
    const Sys_CopyLayoutType * copy_layout;
    const Sys_ZeroLayoutType * zero_layout;
    const uint8 * rom;
    uint8 * ram;
    uint32 len = 0U;
     9a6:	2300      	movs	r3, #0
     9a8:	9307      	str	r3, [sp, #28]
    uint32 size = 0U;
     9aa:	2300      	movs	r3, #0
     9ac:	9306      	str	r3, [sp, #24]
    uint32 i = 0U;
     9ae:	2300      	movs	r3, #0
     9b0:	9309      	str	r3, [sp, #36]	; 0x24
    uint32 j = 0U;
     9b2:	2300      	movs	r3, #0
     9b4:	9308      	str	r3, [sp, #32]

    const uint32 * initTable_Ptr = (uint32 *)__INIT_TABLE;
     9b6:	4b44      	ldr	r3, [pc, #272]	; (ac8 <init_data_bss+0x124>)
     9b8:	9305      	str	r3, [sp, #20]
    const uint32 * zeroTable_Ptr = (uint32*)__ZERO_TABLE;
     9ba:	4b44      	ldr	r3, [pc, #272]	; (acc <init_data_bss+0x128>)
     9bc:	9304      	str	r3, [sp, #16]

    /* Copy initialized table */
    len = *initTable_Ptr;
     9be:	9b05      	ldr	r3, [sp, #20]
     9c0:	681b      	ldr	r3, [r3, #0]
     9c2:	9307      	str	r3, [sp, #28]
    initTable_Ptr++;
     9c4:	9b05      	ldr	r3, [sp, #20]
     9c6:	3304      	adds	r3, #4
     9c8:	9305      	str	r3, [sp, #20]
    copy_layout = (const Sys_CopyLayoutType *)initTable_Ptr;
     9ca:	9b05      	ldr	r3, [sp, #20]
     9cc:	9303      	str	r3, [sp, #12]
    for(i = 0; i < len; i++)
     9ce:	2300      	movs	r3, #0
     9d0:	9309      	str	r3, [sp, #36]	; 0x24
     9d2:	e03d      	b.n	a50 <init_data_bss+0xac>
    {
        rom = copy_layout[i].rom_start;
     9d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
     9d6:	4613      	mov	r3, r2
     9d8:	005b      	lsls	r3, r3, #1
     9da:	4413      	add	r3, r2
     9dc:	009b      	lsls	r3, r3, #2
     9de:	461a      	mov	r2, r3
     9e0:	9b03      	ldr	r3, [sp, #12]
     9e2:	4413      	add	r3, r2
     9e4:	685b      	ldr	r3, [r3, #4]
     9e6:	9300      	str	r3, [sp, #0]
        ram = copy_layout[i].ram_start;
     9e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
     9ea:	4613      	mov	r3, r2
     9ec:	005b      	lsls	r3, r3, #1
     9ee:	4413      	add	r3, r2
     9f0:	009b      	lsls	r3, r3, #2
     9f2:	461a      	mov	r2, r3
     9f4:	9b03      	ldr	r3, [sp, #12]
     9f6:	4413      	add	r3, r2
     9f8:	681b      	ldr	r3, [r3, #0]
     9fa:	9301      	str	r3, [sp, #4]
        size = (uint32)copy_layout[i].rom_end - (uint32)copy_layout[i].rom_start;
     9fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
     9fe:	4613      	mov	r3, r2
     a00:	005b      	lsls	r3, r3, #1
     a02:	4413      	add	r3, r2
     a04:	009b      	lsls	r3, r3, #2
     a06:	461a      	mov	r2, r3
     a08:	9b03      	ldr	r3, [sp, #12]
     a0a:	4413      	add	r3, r2
     a0c:	689b      	ldr	r3, [r3, #8]
     a0e:	4619      	mov	r1, r3
     a10:	9a09      	ldr	r2, [sp, #36]	; 0x24
     a12:	4613      	mov	r3, r2
     a14:	005b      	lsls	r3, r3, #1
     a16:	4413      	add	r3, r2
     a18:	009b      	lsls	r3, r3, #2
     a1a:	461a      	mov	r2, r3
     a1c:	9b03      	ldr	r3, [sp, #12]
     a1e:	4413      	add	r3, r2
     a20:	685b      	ldr	r3, [r3, #4]
     a22:	1acb      	subs	r3, r1, r3
     a24:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
     a26:	2300      	movs	r3, #0
     a28:	9308      	str	r3, [sp, #32]
     a2a:	e00a      	b.n	a42 <init_data_bss+0x9e>
        {
            ram[j] = rom[j];
     a2c:	9a00      	ldr	r2, [sp, #0]
     a2e:	9b08      	ldr	r3, [sp, #32]
     a30:	441a      	add	r2, r3
     a32:	9901      	ldr	r1, [sp, #4]
     a34:	9b08      	ldr	r3, [sp, #32]
     a36:	440b      	add	r3, r1
     a38:	7812      	ldrb	r2, [r2, #0]
     a3a:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
     a3c:	9b08      	ldr	r3, [sp, #32]
     a3e:	3301      	adds	r3, #1
     a40:	9308      	str	r3, [sp, #32]
     a42:	9a08      	ldr	r2, [sp, #32]
     a44:	9b06      	ldr	r3, [sp, #24]
     a46:	429a      	cmp	r2, r3
     a48:	d3f0      	bcc.n	a2c <init_data_bss+0x88>
    for(i = 0; i < len; i++)
     a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
     a4c:	3301      	adds	r3, #1
     a4e:	9309      	str	r3, [sp, #36]	; 0x24
     a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
     a52:	9b07      	ldr	r3, [sp, #28]
     a54:	429a      	cmp	r2, r3
     a56:	d3bd      	bcc.n	9d4 <init_data_bss+0x30>
        }
    }
    
    /* Clear zero table */
    len = *zeroTable_Ptr;
     a58:	9b04      	ldr	r3, [sp, #16]
     a5a:	681b      	ldr	r3, [r3, #0]
     a5c:	9307      	str	r3, [sp, #28]
    zeroTable_Ptr++;
     a5e:	9b04      	ldr	r3, [sp, #16]
     a60:	3304      	adds	r3, #4
     a62:	9304      	str	r3, [sp, #16]
    zero_layout = (const Sys_ZeroLayoutType *)zeroTable_Ptr;
     a64:	9b04      	ldr	r3, [sp, #16]
     a66:	9302      	str	r3, [sp, #8]
    for(i = 0; i < len; i++)
     a68:	2300      	movs	r3, #0
     a6a:	9309      	str	r3, [sp, #36]	; 0x24
     a6c:	e024      	b.n	ab8 <init_data_bss+0x114>
    {
        ram = zero_layout[i].ram_start;
     a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
     a70:	00db      	lsls	r3, r3, #3
     a72:	9a02      	ldr	r2, [sp, #8]
     a74:	4413      	add	r3, r2
     a76:	681b      	ldr	r3, [r3, #0]
     a78:	9301      	str	r3, [sp, #4]
        size = (uint32)zero_layout[i].ram_end - (uint32)zero_layout[i].ram_start;
     a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
     a7c:	00db      	lsls	r3, r3, #3
     a7e:	9a02      	ldr	r2, [sp, #8]
     a80:	4413      	add	r3, r2
     a82:	685b      	ldr	r3, [r3, #4]
     a84:	4619      	mov	r1, r3
     a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
     a88:	00db      	lsls	r3, r3, #3
     a8a:	9a02      	ldr	r2, [sp, #8]
     a8c:	4413      	add	r3, r2
     a8e:	681b      	ldr	r3, [r3, #0]
     a90:	1acb      	subs	r3, r1, r3
     a92:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
     a94:	2300      	movs	r3, #0
     a96:	9308      	str	r3, [sp, #32]
     a98:	e007      	b.n	aaa <init_data_bss+0x106>
        {
            ram[j] = 0U;
     a9a:	9a01      	ldr	r2, [sp, #4]
     a9c:	9b08      	ldr	r3, [sp, #32]
     a9e:	4413      	add	r3, r2
     aa0:	2200      	movs	r2, #0
     aa2:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
     aa4:	9b08      	ldr	r3, [sp, #32]
     aa6:	3301      	adds	r3, #1
     aa8:	9308      	str	r3, [sp, #32]
     aaa:	9a08      	ldr	r2, [sp, #32]
     aac:	9b06      	ldr	r3, [sp, #24]
     aae:	429a      	cmp	r2, r3
     ab0:	d3f3      	bcc.n	a9a <init_data_bss+0xf6>
    for(i = 0; i < len; i++)
     ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
     ab4:	3301      	adds	r3, #1
     ab6:	9309      	str	r3, [sp, #36]	; 0x24
     ab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
     aba:	9b07      	ldr	r3, [sp, #28]
     abc:	429a      	cmp	r2, r3
     abe:	d3d6      	bcc.n	a6e <init_data_bss+0xca>
        }
    }
}
     ac0:	bf00      	nop
     ac2:	bf00      	nop
     ac4:	b00a      	add	sp, #40	; 0x28
     ac6:	4770      	bx	lr
     ac8:	0000ed00 	.word	0x0000ed00
     acc:	0000ed1c 	.word	0x0000ed1c

00000ad0 <sys_m4_cache_init>:
{
     ad0:	b084      	sub	sp, #16
     ad2:	4603      	mov	r3, r0
     ad4:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 RetValue = CACHE_OK;
     ad8:	2300      	movs	r3, #0
     ada:	f88d 300f 	strb.w	r3, [sp, #15]
  if (cache == CODE_CACHE)
     ade:	f89d 3007 	ldrb.w	r3, [sp, #7]
     ae2:	2b00      	cmp	r3, #0
     ae4:	d118      	bne.n	b18 <sys_m4_cache_init+0x48>
      IP_LMEM->PCCCR = 0x05000000UL;
     ae6:	4b10      	ldr	r3, [pc, #64]	; (b28 <sys_m4_cache_init+0x58>)
     ae8:	f04f 62a0 	mov.w	r2, #83886080	; 0x5000000
     aec:	601a      	str	r2, [r3, #0]
      IP_LMEM->PCCCR |= LMEM_PCCCR_GO(1);
     aee:	4b0e      	ldr	r3, [pc, #56]	; (b28 <sys_m4_cache_init+0x58>)
     af0:	681b      	ldr	r3, [r3, #0]
     af2:	4a0d      	ldr	r2, [pc, #52]	; (b28 <sys_m4_cache_init+0x58>)
     af4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     af8:	6013      	str	r3, [r2, #0]
      while((IP_LMEM->PCCCR & LMEM_PCCCR_GO_MASK) == LMEM_PCCCR_GO_MASK){};
     afa:	bf00      	nop
     afc:	4b0a      	ldr	r3, [pc, #40]	; (b28 <sys_m4_cache_init+0x58>)
     afe:	681b      	ldr	r3, [r3, #0]
     b00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
     b04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     b08:	d0f8      	beq.n	afc <sys_m4_cache_init+0x2c>
      IP_LMEM->PCCCR |= LMEM_PCCCR_ENCACHE(1);
     b0a:	4b07      	ldr	r3, [pc, #28]	; (b28 <sys_m4_cache_init+0x58>)
     b0c:	681b      	ldr	r3, [r3, #0]
     b0e:	4a06      	ldr	r2, [pc, #24]	; (b28 <sys_m4_cache_init+0x58>)
     b10:	f043 0301 	orr.w	r3, r3, #1
     b14:	6013      	str	r3, [r2, #0]
     b16:	e002      	b.n	b1e <sys_m4_cache_init+0x4e>
     RetValue = CACHE_INVALID_PARAM;
     b18:	2301      	movs	r3, #1
     b1a:	f88d 300f 	strb.w	r3, [sp, #15]
  return RetValue;
     b1e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     b22:	4618      	mov	r0, r3
     b24:	b004      	add	sp, #16
     b26:	4770      	bx	lr
     b28:	e0082000 	.word	0xe0082000

00000b2c <startup_go_to_user_mode>:
}
     b2c:	bf00      	nop
     b2e:	4770      	bx	lr

00000b30 <Sys_GetCoreID>:
    return 0U;
     b30:	2300      	movs	r3, #0
}
     b32:	4618      	mov	r0, r3
     b34:	4770      	bx	lr

00000b36 <HardFault_Handler>:
}
void HardFault_Handler(void)
{
    while(TRUE){};
     b36:	e7fe      	b.n	b36 <HardFault_Handler>

00000b38 <MemManage_Handler>:
}
void MemManage_Handler(void)
{
    while(TRUE){};
     b38:	e7fe      	b.n	b38 <MemManage_Handler>

00000b3a <BusFault_Handler>:
}
void BusFault_Handler(void)
{
    while(TRUE){};
     b3a:	e7fe      	b.n	b3a <BusFault_Handler>

00000b3c <UsageFault_Handler>:
}
void UsageFault_Handler(void)
{
    while(TRUE){};
     b3c:	e7fe      	b.n	b3c <UsageFault_Handler>

00000b3e <SVC_Handler>:

#ifndef MCAL_ENABLE_USER_MODE_SUPPORT
void SVC_Handler(void)  __attribute__ ((weak));               /* SVCall Handler */
void SVC_Handler(void)
{
    while(TRUE){};
     b3e:	e7fe      	b.n	b3e <SVC_Handler>

00000b40 <DebugMon_Handler>:
    ASM_KEYWORD("pop {r0}");
}
#endif
void DebugMon_Handler(void)
{
    while(TRUE){};
     b40:	e7fe      	b.n	b40 <DebugMon_Handler>

00000b42 <PendSV_Handler>:
}
void PendSV_Handler(void)
{
    while(TRUE){};
     b42:	e7fe      	b.n	b42 <PendSV_Handler>

00000b44 <SysTick_Handler>:
}
void SysTick_Handler(void)
{
    while(TRUE){};
     b44:	e7fe      	b.n	b44 <SysTick_Handler>

00000b46 <undefined_handler>:
}
void undefined_handler(void)
{
   while(TRUE){};
     b46:	e7fe      	b.n	b46 <undefined_handler>

00000b48 <IntCtrl_Ip_InstallHandlerPrivileged>:
#endif

void IntCtrl_Ip_InstallHandlerPrivileged(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
     b48:	b086      	sub	sp, #24
     b4a:	9003      	str	r0, [sp, #12]
     b4c:	9102      	str	r1, [sp, #8]
     b4e:	9201      	str	r2, [sp, #4]

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber)] = pfNewHandler;
    OsIf_ResumeAllInterrupts();
#else
    IntCtrl_Ip_IrqHandlerType *pVectorRam = (IntCtrl_Ip_IrqHandlerType *)S32_SCB->VTOR;
     b50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     b54:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
     b58:	9305      	str	r3, [sp, #20]

    /* Save the former handler pointer */
    if (pfOldHandler != NULL_PTR)
     b5a:	9b01      	ldr	r3, [sp, #4]
     b5c:	2b00      	cmp	r3, #0
     b5e:	d007      	beq.n	b70 <IntCtrl_Ip_InstallHandlerPrivileged+0x28>
    {
        *pfOldHandler = (IntCtrl_Ip_IrqHandlerType)pVectorRam[((sint32)eIrqNumber) + 16];
     b60:	9b03      	ldr	r3, [sp, #12]
     b62:	3310      	adds	r3, #16
     b64:	009b      	lsls	r3, r3, #2
     b66:	9a05      	ldr	r2, [sp, #20]
     b68:	4413      	add	r3, r2
     b6a:	681a      	ldr	r2, [r3, #0]
     b6c:	9b01      	ldr	r3, [sp, #4]
     b6e:	601a      	str	r2, [r3, #0]
    }

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber) + 16] = pfNewHandler;
     b70:	9b03      	ldr	r3, [sp, #12]
     b72:	3310      	adds	r3, #16
     b74:	009b      	lsls	r3, r3, #2
     b76:	9a05      	ldr	r2, [sp, #20]
     b78:	4413      	add	r3, r2
     b7a:	9a02      	ldr	r2, [sp, #8]
     b7c:	601a      	str	r2, [r3, #0]
    S32_SCB->ICIALLU = 0UL;
#endif
    
#endif /* (INT_CTRL_IP_CORTEXR == STD_ON) || (INT_CTRL_IP_CORTEXA == STD_ON) */
/*LDRA_NOANALYSIS*/
    MCAL_INSTRUCTION_SYNC_BARRIER();
     b7e:	f3bf 8f6f 	isb	sy
    MCAL_DATA_SYNC_BARRIER();
     b82:	f3bf 8f4f 	dsb	sy
/*LDRA_ANALYSIS*/    
}
     b86:	bf00      	nop
     b88:	b006      	add	sp, #24
     b8a:	4770      	bx	lr

00000b8c <IntCtrl_Ip_EnableIrqPrivileged>:

void IntCtrl_Ip_EnableIrqPrivileged(IRQn_Type eIrqNumber)
{
     b8c:	b082      	sub	sp, #8
     b8e:	9001      	str	r0, [sp, #4]
    {
        S32_GICD->GICD_ISENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ISER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
     b90:	9b01      	ldr	r3, [sp, #4]
     b92:	f003 021f 	and.w	r2, r3, #31
     b96:	4905      	ldr	r1, [pc, #20]	; (bac <IntCtrl_Ip_EnableIrqPrivileged+0x20>)
     b98:	9b01      	ldr	r3, [sp, #4]
     b9a:	095b      	lsrs	r3, r3, #5
     b9c:	2001      	movs	r0, #1
     b9e:	fa00 f202 	lsl.w	r2, r0, r2
     ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
     ba6:	bf00      	nop
     ba8:	b002      	add	sp, #8
     baa:	4770      	bx	lr
     bac:	e000e100 	.word	0xe000e100

00000bb0 <IntCtrl_Ip_DisableIrqPrivileged>:

void IntCtrl_Ip_DisableIrqPrivileged(IRQn_Type eIrqNumber)
{
     bb0:	b082      	sub	sp, #8
     bb2:	9001      	str	r0, [sp, #4]
    {
        S32_GICD->GICD_ICENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ICER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
     bb4:	9b01      	ldr	r3, [sp, #4]
     bb6:	f003 021f 	and.w	r2, r3, #31
     bba:	4906      	ldr	r1, [pc, #24]	; (bd4 <IntCtrl_Ip_DisableIrqPrivileged+0x24>)
     bbc:	9b01      	ldr	r3, [sp, #4]
     bbe:	095b      	lsrs	r3, r3, #5
     bc0:	2001      	movs	r0, #1
     bc2:	fa00 f202 	lsl.w	r2, r0, r2
     bc6:	3320      	adds	r3, #32
     bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
     bcc:	bf00      	nop
     bce:	b002      	add	sp, #8
     bd0:	4770      	bx	lr
     bd2:	bf00      	nop
     bd4:	e000e100 	.word	0xe000e100

00000bd8 <IntCtrl_Ip_SetPriorityPrivileged>:

void IntCtrl_Ip_SetPriorityPrivileged(IRQn_Type eIrqNumber, uint8 u8Priority)
{
     bd8:	b084      	sub	sp, #16
     bda:	9001      	str	r0, [sp, #4]
     bdc:	460b      	mov	r3, r1
     bde:	f88d 3003 	strb.w	r3, [sp, #3]
#endif

#endif /* (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON) */

#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8) (8U - INT_CTRL_IP_NVIC_PRIO_BITS);
     be2:	2304      	movs	r3, #4
     be4:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Set Priority for device specific Interrupts */
        S32_NVIC->IP[(uint32)(eIrqNumber)] = (uint8)((((uint32)u8Priority) << shift) & 0xFFUL);
     be8:	f89d 2003 	ldrb.w	r2, [sp, #3]
     bec:	f89d 300f 	ldrb.w	r3, [sp, #15]
     bf0:	fa02 f103 	lsl.w	r1, r2, r3
     bf4:	4a04      	ldr	r2, [pc, #16]	; (c08 <IntCtrl_Ip_SetPriorityPrivileged+0x30>)
     bf6:	9b01      	ldr	r3, [sp, #4]
     bf8:	b2c9      	uxtb	r1, r1
     bfa:	4413      	add	r3, r2
     bfc:	460a      	mov	r2, r1
     bfe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] &= ~(0xFFUL << priByteShift);
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] |= ((uint32)(((((uint32)u8Priority) << shift_gic)) & 0xFFUL)) << priByteShift;
        }
    #endif
#endif
}
     c02:	bf00      	nop
     c04:	b004      	add	sp, #16
     c06:	4770      	bx	lr
     c08:	e000e100 	.word	0xe000e100

00000c0c <IntCtrl_Ip_GetPriorityPrivileged>:

uint8 IntCtrl_Ip_GetPriorityPrivileged(IRQn_Type eIrqNumber)
{
     c0c:	b084      	sub	sp, #16
     c0e:	9001      	str	r0, [sp, #4]

    uint8 priority;


#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8)(8U - INT_CTRL_IP_NVIC_PRIO_BITS);
     c10:	2304      	movs	r3, #4
     c12:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Get Priority for device specific Interrupts  */
        priority = (uint8)(S32_NVIC->IP[(uint32)(eIrqNumber)] >> shift);
     c16:	4a09      	ldr	r2, [pc, #36]	; (c3c <IntCtrl_Ip_GetPriorityPrivileged+0x30>)
     c18:	9b01      	ldr	r3, [sp, #4]
     c1a:	4413      	add	r3, r2
     c1c:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
     c20:	b2db      	uxtb	r3, r3
     c22:	461a      	mov	r2, r3
     c24:	f89d 300f 	ldrb.w	r3, [sp, #15]
     c28:	fa42 f303 	asr.w	r3, r2, r3
     c2c:	f88d 300e 	strb.w	r3, [sp, #14]
            uint8 priByteShift = (uint8)((((uint8)(eIrqNumber)) & 0x3U) << 3U);
            priority = ((uint8)(IP_GIC500->GICD.IPRIORITYR[iprVectorId] >> priByteShift)) >> shift_gic;
        }
    #endif
#endif
    return priority;
     c30:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
     c34:	4618      	mov	r0, r3
     c36:	b004      	add	sp, #16
     c38:	4770      	bx	lr
     c3a:	bf00      	nop
     c3c:	e000e100 	.word	0xe000e100

00000c40 <IntCtrl_Ip_ClearPendingPrivileged>:

void IntCtrl_Ip_ClearPendingPrivileged(IRQn_Type eIrqNumber)
{
     c40:	b082      	sub	sp, #8
     c42:	9001      	str	r0, [sp, #4]
    }
#endif

#else
    /* Clear Pending Interrupt */
    S32_NVIC->ICPR[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
     c44:	9b01      	ldr	r3, [sp, #4]
     c46:	f003 021f 	and.w	r2, r3, #31
     c4a:	4906      	ldr	r1, [pc, #24]	; (c64 <IntCtrl_Ip_ClearPendingPrivileged+0x24>)
     c4c:	9b01      	ldr	r3, [sp, #4]
     c4e:	095b      	lsrs	r3, r3, #5
     c50:	2001      	movs	r0, #1
     c52:	fa00 f202 	lsl.w	r2, r0, r2
     c56:	3360      	adds	r3, #96	; 0x60
     c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
     c5c:	bf00      	nop
     c5e:	b002      	add	sp, #8
     c60:	4770      	bx	lr
     c62:	bf00      	nop
     c64:	e000e100 	.word	0xe000e100

00000c68 <IntCtrl_Ip_Init>:
 * @internal
 * @brief         Initializes the configured interrupts at interrupt controller level.
 * @implements    IntCtrl_Ip_Init_Activity
 */
IntCtrl_Ip_StatusType IntCtrl_Ip_Init(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
     c68:	b500      	push	{lr}
     c6a:	b085      	sub	sp, #20
     c6c:	9001      	str	r0, [sp, #4]
#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(pIntCtrlCtrlConfig != NULL_PTR);
    DevAssert(pIntCtrlCtrlConfig->u32ConfigIrqCount <= INT_CTRL_IP_IRQ_COUNT);
#endif
    uint32 irqIdx;
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
     c6e:	2300      	movs	r3, #0
     c70:	9303      	str	r3, [sp, #12]
     c72:	e05d      	b.n	d30 <IntCtrl_Ip_Init+0xc8>
    {
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     c74:	9b01      	ldr	r3, [sp, #4]
     c76:	6859      	ldr	r1, [r3, #4]
     c78:	9a03      	ldr	r2, [sp, #12]
     c7a:	4613      	mov	r3, r2
     c7c:	005b      	lsls	r3, r3, #1
     c7e:	4413      	add	r3, r2
     c80:	009b      	lsls	r3, r3, #2
     c82:	440b      	add	r3, r1
     c84:	681b      	ldr	r3, [r3, #0]
     c86:	4618      	mov	r0, r3
     c88:	f000 f899 	bl	dbe <IntCtrl_Ip_ClearPending>
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     c8c:	9b01      	ldr	r3, [sp, #4]
     c8e:	6859      	ldr	r1, [r3, #4]
     c90:	9a03      	ldr	r2, [sp, #12]
     c92:	4613      	mov	r3, r2
     c94:	005b      	lsls	r3, r3, #1
     c96:	4413      	add	r3, r2
     c98:	009b      	lsls	r3, r3, #2
     c9a:	440b      	add	r3, r1
     c9c:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
     c9e:	9b01      	ldr	r3, [sp, #4]
     ca0:	6859      	ldr	r1, [r3, #4]
     ca2:	9a03      	ldr	r2, [sp, #12]
     ca4:	4613      	mov	r3, r2
     ca6:	005b      	lsls	r3, r3, #1
     ca8:	4413      	add	r3, r2
     caa:	009b      	lsls	r3, r3, #2
     cac:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     cae:	795b      	ldrb	r3, [r3, #5]
     cb0:	4619      	mov	r1, r3
     cb2:	f000 f869 	bl	d88 <IntCtrl_Ip_SetPriority>

        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     cb6:	9b01      	ldr	r3, [sp, #4]
     cb8:	6859      	ldr	r1, [r3, #4]
     cba:	9a03      	ldr	r2, [sp, #12]
     cbc:	4613      	mov	r3, r2
     cbe:	005b      	lsls	r3, r3, #1
     cc0:	4413      	add	r3, r2
     cc2:	009b      	lsls	r3, r3, #2
     cc4:	440b      	add	r3, r1
     cc6:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
     cc8:	9b01      	ldr	r3, [sp, #4]
     cca:	6859      	ldr	r1, [r3, #4]
     ccc:	9a03      	ldr	r2, [sp, #12]
     cce:	4613      	mov	r3, r2
     cd0:	005b      	lsls	r3, r3, #1
     cd2:	4413      	add	r3, r2
     cd4:	009b      	lsls	r3, r3, #2
     cd6:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     cd8:	689b      	ldr	r3, [r3, #8]
     cda:	2200      	movs	r2, #0
     cdc:	4619      	mov	r1, r3
     cde:	f000 f831 	bl	d44 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
     ce2:	9b01      	ldr	r3, [sp, #4]
     ce4:	6859      	ldr	r1, [r3, #4]
     ce6:	9a03      	ldr	r2, [sp, #12]
     ce8:	4613      	mov	r3, r2
     cea:	005b      	lsls	r3, r3, #1
     cec:	4413      	add	r3, r2
     cee:	009b      	lsls	r3, r3, #2
     cf0:	440b      	add	r3, r1
     cf2:	791b      	ldrb	r3, [r3, #4]
     cf4:	2b00      	cmp	r3, #0
     cf6:	d00c      	beq.n	d12 <IntCtrl_Ip_Init+0xaa>
        {
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     cf8:	9b01      	ldr	r3, [sp, #4]
     cfa:	6859      	ldr	r1, [r3, #4]
     cfc:	9a03      	ldr	r2, [sp, #12]
     cfe:	4613      	mov	r3, r2
     d00:	005b      	lsls	r3, r3, #1
     d02:	4413      	add	r3, r2
     d04:	009b      	lsls	r3, r3, #2
     d06:	440b      	add	r3, r1
     d08:	681b      	ldr	r3, [r3, #0]
     d0a:	4618      	mov	r0, r3
     d0c:	f000 f828 	bl	d60 <IntCtrl_Ip_EnableIrq>
     d10:	e00b      	b.n	d2a <IntCtrl_Ip_Init+0xc2>
        }
        else
        {
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     d12:	9b01      	ldr	r3, [sp, #4]
     d14:	6859      	ldr	r1, [r3, #4]
     d16:	9a03      	ldr	r2, [sp, #12]
     d18:	4613      	mov	r3, r2
     d1a:	005b      	lsls	r3, r3, #1
     d1c:	4413      	add	r3, r2
     d1e:	009b      	lsls	r3, r3, #2
     d20:	440b      	add	r3, r1
     d22:	681b      	ldr	r3, [r3, #0]
     d24:	4618      	mov	r0, r3
     d26:	f000 f825 	bl	d74 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
     d2a:	9b03      	ldr	r3, [sp, #12]
     d2c:	3301      	adds	r3, #1
     d2e:	9303      	str	r3, [sp, #12]
     d30:	9b01      	ldr	r3, [sp, #4]
     d32:	681b      	ldr	r3, [r3, #0]
     d34:	9a03      	ldr	r2, [sp, #12]
     d36:	429a      	cmp	r2, r3
     d38:	d39c      	bcc.n	c74 <IntCtrl_Ip_Init+0xc>
        }
    }

    return INTCTRL_IP_STATUS_SUCCESS;
     d3a:	2300      	movs	r3, #0
}
     d3c:	4618      	mov	r0, r3
     d3e:	b005      	add	sp, #20
     d40:	f85d fb04 	ldr.w	pc, [sp], #4

00000d44 <IntCtrl_Ip_InstallHandler>:
 * @implements    IntCtrl_Ip_InstallHandler_Activity
 */
void IntCtrl_Ip_InstallHandler(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
     d44:	b500      	push	{lr}
     d46:	b085      	sub	sp, #20
     d48:	9003      	str	r0, [sp, #12]
     d4a:	9102      	str	r1, [sp, #8]
     d4c:	9201      	str	r2, [sp, #4]
    Call_IntCtrl_Ip_InstallHandlerPrivileged(eIrqNumber,pfNewHandler,pfOldHandler);
     d4e:	9a01      	ldr	r2, [sp, #4]
     d50:	9902      	ldr	r1, [sp, #8]
     d52:	9803      	ldr	r0, [sp, #12]
     d54:	f7ff fef8 	bl	b48 <IntCtrl_Ip_InstallHandlerPrivileged>
}
     d58:	bf00      	nop
     d5a:	b005      	add	sp, #20
     d5c:	f85d fb04 	ldr.w	pc, [sp], #4

00000d60 <IntCtrl_Ip_EnableIrq>:
 * @internal
 * @brief         Enables an interrupt request.
 * @implements    IntCtrl_Ip_EnableIrq_Activity
 */
void IntCtrl_Ip_EnableIrq(IRQn_Type eIrqNumber)
{
     d60:	b500      	push	{lr}
     d62:	b083      	sub	sp, #12
     d64:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_EnableIrqPrivileged(eIrqNumber);
     d66:	9801      	ldr	r0, [sp, #4]
     d68:	f7ff ff10 	bl	b8c <IntCtrl_Ip_EnableIrqPrivileged>
}
     d6c:	bf00      	nop
     d6e:	b003      	add	sp, #12
     d70:	f85d fb04 	ldr.w	pc, [sp], #4

00000d74 <IntCtrl_Ip_DisableIrq>:
 * @internal
 * @brief         Disables an interrupt request.
 * @implements    IntCtrl_Ip_DisableIrq_Activity
 */
void IntCtrl_Ip_DisableIrq(IRQn_Type eIrqNumber)
{
     d74:	b500      	push	{lr}
     d76:	b083      	sub	sp, #12
     d78:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_DisableIrqPrivileged(eIrqNumber);
     d7a:	9801      	ldr	r0, [sp, #4]
     d7c:	f7ff ff18 	bl	bb0 <IntCtrl_Ip_DisableIrqPrivileged>
}
     d80:	bf00      	nop
     d82:	b003      	add	sp, #12
     d84:	f85d fb04 	ldr.w	pc, [sp], #4

00000d88 <IntCtrl_Ip_SetPriority>:
 * @internal
 * @brief         Sets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_SetPriority_Activity
 */
void IntCtrl_Ip_SetPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
     d88:	b500      	push	{lr}
     d8a:	b083      	sub	sp, #12
     d8c:	9001      	str	r0, [sp, #4]
     d8e:	460b      	mov	r3, r1
     d90:	f88d 3003 	strb.w	r3, [sp, #3]
    Call_IntCtrl_Ip_SetPriorityPrivileged(eIrqNumber,u8Priority);
     d94:	f89d 3003 	ldrb.w	r3, [sp, #3]
     d98:	4619      	mov	r1, r3
     d9a:	9801      	ldr	r0, [sp, #4]
     d9c:	f7ff ff1c 	bl	bd8 <IntCtrl_Ip_SetPriorityPrivileged>
}
     da0:	bf00      	nop
     da2:	b003      	add	sp, #12
     da4:	f85d fb04 	ldr.w	pc, [sp], #4

00000da8 <IntCtrl_Ip_GetPriority>:
 * @internal
 * @brief         Gets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_GetPriority_Activity
 */
uint8 IntCtrl_Ip_GetPriority(IRQn_Type eIrqNumber)
{
     da8:	b500      	push	{lr}
     daa:	b083      	sub	sp, #12
     dac:	9001      	str	r0, [sp, #4]
    return (uint8)Call_IntCtrl_Ip_GetPriorityPrivileged(eIrqNumber);
     dae:	9801      	ldr	r0, [sp, #4]
     db0:	f7ff ff2c 	bl	c0c <IntCtrl_Ip_GetPriorityPrivileged>
     db4:	4603      	mov	r3, r0
}
     db6:	4618      	mov	r0, r3
     db8:	b003      	add	sp, #12
     dba:	f85d fb04 	ldr.w	pc, [sp], #4

00000dbe <IntCtrl_Ip_ClearPending>:
 * @internal
 * @brief         Clears the pending flag for an interrupt request.
 * @implements    IntCtrl_Ip_ClearPending_Activity
 */
void IntCtrl_Ip_ClearPending(IRQn_Type eIrqNumber)
{
     dbe:	b500      	push	{lr}
     dc0:	b083      	sub	sp, #12
     dc2:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_ClearPendingPrivileged(eIrqNumber);
     dc4:	9801      	ldr	r0, [sp, #4]
     dc6:	f7ff ff3b 	bl	c40 <IntCtrl_Ip_ClearPendingPrivileged>
}
     dca:	bf00      	nop
     dcc:	b003      	add	sp, #12
     dce:	f85d fb04 	ldr.w	pc, [sp], #4
     dd2:	bf00      	nop

00000dd4 <Platform_Ipw_SetIrq>:
/**
 * @internal
 * @brief         Enables/disables an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
     dd4:	b500      	push	{lr}
     dd6:	b083      	sub	sp, #12
     dd8:	9001      	str	r0, [sp, #4]
     dda:	460b      	mov	r3, r1
     ddc:	f88d 3003 	strb.w	r3, [sp, #3]
    if (bEnable)
     de0:	f89d 3003 	ldrb.w	r3, [sp, #3]
     de4:	2b00      	cmp	r3, #0
     de6:	d003      	beq.n	df0 <Platform_Ipw_SetIrq+0x1c>
    {
        IntCtrl_Ip_EnableIrq(eIrqNumber);
     de8:	9801      	ldr	r0, [sp, #4]
     dea:	f7ff ffb9 	bl	d60 <IntCtrl_Ip_EnableIrq>
    }
    else
    {
        IntCtrl_Ip_DisableIrq(eIrqNumber);
    }
}
     dee:	e002      	b.n	df6 <Platform_Ipw_SetIrq+0x22>
        IntCtrl_Ip_DisableIrq(eIrqNumber);
     df0:	9801      	ldr	r0, [sp, #4]
     df2:	f7ff ffbf 	bl	d74 <IntCtrl_Ip_DisableIrq>
}
     df6:	bf00      	nop
     df8:	b003      	add	sp, #12
     dfa:	f85d fb04 	ldr.w	pc, [sp], #4

00000dfe <Platform_Ipw_SetIrqPriority>:
/**
 * @internal
 * @brief         Sets the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
     dfe:	b500      	push	{lr}
     e00:	b083      	sub	sp, #12
     e02:	9001      	str	r0, [sp, #4]
     e04:	460b      	mov	r3, r1
     e06:	f88d 3003 	strb.w	r3, [sp, #3]
    IntCtrl_Ip_SetPriority(eIrqNumber, u8Priority);
     e0a:	f89d 3003 	ldrb.w	r3, [sp, #3]
     e0e:	4619      	mov	r1, r3
     e10:	9801      	ldr	r0, [sp, #4]
     e12:	f7ff ffb9 	bl	d88 <IntCtrl_Ip_SetPriority>
}
     e16:	bf00      	nop
     e18:	b003      	add	sp, #12
     e1a:	f85d fb04 	ldr.w	pc, [sp], #4

00000e1e <Platform_Ipw_GetIrqPriority>:
/**
 * @internal
 * @brief         Returns the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline uint8 Platform_Ipw_GetIrqPriority(IRQn_Type eIrqNumber)
{
     e1e:	b500      	push	{lr}
     e20:	b083      	sub	sp, #12
     e22:	9001      	str	r0, [sp, #4]
    return IntCtrl_Ip_GetPriority(eIrqNumber);
     e24:	9801      	ldr	r0, [sp, #4]
     e26:	f7ff ffbf 	bl	da8 <IntCtrl_Ip_GetPriority>
     e2a:	4603      	mov	r3, r0
}
     e2c:	4618      	mov	r0, r3
     e2e:	b003      	add	sp, #12
     e30:	f85d fb04 	ldr.w	pc, [sp], #4

00000e34 <Platform_Ipw_InstallIrqHandler>:
 * @brief         Installs a new interrupt handler by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_InstallIrqHandler(IRQn_Type eIrqNumber,
                                                  const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                                                  IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
     e34:	b500      	push	{lr}
     e36:	b085      	sub	sp, #20
     e38:	9003      	str	r0, [sp, #12]
     e3a:	9102      	str	r1, [sp, #8]
     e3c:	9201      	str	r2, [sp, #4]
    IntCtrl_Ip_InstallHandler(eIrqNumber, pfNewHandler, pfOldHandler);
     e3e:	9a01      	ldr	r2, [sp, #4]
     e40:	9902      	ldr	r1, [sp, #8]
     e42:	9803      	ldr	r0, [sp, #12]
     e44:	f7ff ff7e 	bl	d44 <IntCtrl_Ip_InstallHandler>
}
     e48:	bf00      	nop
     e4a:	b005      	add	sp, #20
     e4c:	f85d fb04 	ldr.w	pc, [sp], #4

00000e50 <Platform_Init>:
 * @internal
 * @brief         Initializes the platform settings based on user configuration.
 * @implements    Platform_Init_Activity
 */
void Platform_Init(const Platform_ConfigType *pConfig)
{
     e50:	b500      	push	{lr}
     e52:	b085      	sub	sp, #20
     e54:	9001      	str	r0, [sp, #4]
    uint8 u8CoreId;

    u8CoreId = (uint8)Platform_GetCoreID();
     e56:	2300      	movs	r3, #0
     e58:	f88d 300f 	strb.w	r3, [sp, #15]
        {
#endif /*(PLATFORM_MULTICORE_SUPPORT == STD_ON)*/
#endif /*(PLATFORM_DEV_ERROR_DETECT == STD_ON)*/


            Platform_Ipw_Init(Platform_Config[u8CoreId]->pIpwConfig);
     e5c:	f89d 300f 	ldrb.w	r3, [sp, #15]
     e60:	4a05      	ldr	r2, [pc, #20]	; (e78 <Platform_Init+0x28>)
     e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
     e66:	681b      	ldr	r3, [r3, #0]
     e68:	4618      	mov	r0, r3
     e6a:	f000 f8c7 	bl	ffc <Platform_Ipw_Init>
        }
#endif /*(PLATFORM_MULTICORE_SUPPORT == STD_ON)*/
    }
#endif /* (PLATFORM_DEV_ERROR_DETECT == STD_ON)*/

}
     e6e:	bf00      	nop
     e70:	b005      	add	sp, #20
     e72:	f85d fb04 	ldr.w	pc, [sp], #4
     e76:	bf00      	nop
     e78:	0000eb34 	.word	0x0000eb34

00000e7c <Platform_SetIrq>:
 * @internal
 * @brief         Configures (enables/disables) an interrupt request.
 * @implements    Platform_SetIrq_Activity
 */
Std_ReturnType Platform_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
     e7c:	b500      	push	{lr}
     e7e:	b085      	sub	sp, #20
     e80:	9001      	str	r0, [sp, #4]
     e82:	460b      	mov	r3, r1
     e84:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
     e88:	2300      	movs	r3, #0
     e8a:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_SetIrq(eIrqNumber, bEnable);
     e8e:	f89d 3003 	ldrb.w	r3, [sp, #3]
     e92:	4619      	mov	r1, r3
     e94:	9801      	ldr	r0, [sp, #4]
     e96:	f7ff ff9d 	bl	dd4 <Platform_Ipw_SetIrq>
    }
    return RetValue;
     e9a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     e9e:	4618      	mov	r0, r3
     ea0:	b005      	add	sp, #20
     ea2:	f85d fb04 	ldr.w	pc, [sp], #4

00000ea6 <Platform_SetIrqPriority>:
 * @internal
 * @brief         Configures the priority of an interrupt request.
 * @implements    Platform_SetIrqPriority_Activity
 */
Std_ReturnType Platform_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
     ea6:	b500      	push	{lr}
     ea8:	b085      	sub	sp, #20
     eaa:	9001      	str	r0, [sp, #4]
     eac:	460b      	mov	r3, r1
     eae:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
     eb2:	2300      	movs	r3, #0
     eb4:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_SetIrqPriority(eIrqNumber, u8Priority);
     eb8:	f89d 3003 	ldrb.w	r3, [sp, #3]
     ebc:	4619      	mov	r1, r3
     ebe:	9801      	ldr	r0, [sp, #4]
     ec0:	f7ff ff9d 	bl	dfe <Platform_Ipw_SetIrqPriority>
    }
    return RetValue;
     ec4:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     ec8:	4618      	mov	r0, r3
     eca:	b005      	add	sp, #20
     ecc:	f85d fb04 	ldr.w	pc, [sp], #4

00000ed0 <Platform_GetIrqPriority>:
 * @internal
 * @brief         Returns the priority of an interrupt request.
 * @implements    Platform_GetIrqPriority_Activity
 */
Std_ReturnType Platform_GetIrqPriority(IRQn_Type eIrqNumber, uint8 * u8Priority)
{
     ed0:	b500      	push	{lr}
     ed2:	b085      	sub	sp, #20
     ed4:	9001      	str	r0, [sp, #4]
     ed6:	9100      	str	r1, [sp, #0]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
     ed8:	2300      	movs	r3, #0
     eda:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        *u8Priority = Platform_Ipw_GetIrqPriority(eIrqNumber);
     ede:	9801      	ldr	r0, [sp, #4]
     ee0:	f7ff ff9d 	bl	e1e <Platform_Ipw_GetIrqPriority>
     ee4:	4603      	mov	r3, r0
     ee6:	461a      	mov	r2, r3
     ee8:	9b00      	ldr	r3, [sp, #0]
     eea:	701a      	strb	r2, [r3, #0]
    }

    return RetValue;
     eec:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     ef0:	4618      	mov	r0, r3
     ef2:	b005      	add	sp, #20
     ef4:	f85d fb04 	ldr.w	pc, [sp], #4

00000ef8 <Platform_InstallIrqHandler>:
 * @implements    Platform_InstallIrqHandler_Activity
 */
Std_ReturnType Platform_InstallIrqHandler(IRQn_Type eIrqNumber,
                                          const Platform_IrqHandlerType pfNewHandler,
                                          Platform_IrqHandlerType* const pfOldHandler)
{
     ef8:	b500      	push	{lr}
     efa:	b087      	sub	sp, #28
     efc:	9003      	str	r0, [sp, #12]
     efe:	9102      	str	r1, [sp, #8]
     f00:	9201      	str	r2, [sp, #4]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
     f02:	2300      	movs	r3, #0
     f04:	f88d 3017 	strb.w	r3, [sp, #23]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_InstallIrqHandler(eIrqNumber, pfNewHandler, pfOldHandler);
     f08:	9a01      	ldr	r2, [sp, #4]
     f0a:	9902      	ldr	r1, [sp, #8]
     f0c:	9803      	ldr	r0, [sp, #12]
     f0e:	f7ff ff91 	bl	e34 <Platform_Ipw_InstallIrqHandler>
    }
    return RetValue;
     f12:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
     f16:	4618      	mov	r0, r3
     f18:	b007      	add	sp, #28
     f1a:	f85d fb04 	ldr.w	pc, [sp], #4
     f1e:	bf00      	nop

00000f20 <Platform_Ipw_InitIntCtrl>:
#endif



static Std_ReturnType Platform_Ipw_InitIntCtrl(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
     f20:	b500      	push	{lr}
     f22:	b085      	sub	sp, #20
     f24:	9001      	str	r0, [sp, #4]
    uint32 irqIdx;
    
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
     f26:	2300      	movs	r3, #0
     f28:	9303      	str	r3, [sp, #12]
     f2a:	e05d      	b.n	fe8 <Platform_Ipw_InitIntCtrl+0xc8>
    {   
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     f2c:	9b01      	ldr	r3, [sp, #4]
     f2e:	6859      	ldr	r1, [r3, #4]
     f30:	9a03      	ldr	r2, [sp, #12]
     f32:	4613      	mov	r3, r2
     f34:	005b      	lsls	r3, r3, #1
     f36:	4413      	add	r3, r2
     f38:	009b      	lsls	r3, r3, #2
     f3a:	440b      	add	r3, r1
     f3c:	681b      	ldr	r3, [r3, #0]
     f3e:	4618      	mov	r0, r3
     f40:	f7ff ff3d 	bl	dbe <IntCtrl_Ip_ClearPending>
        /* interrupt number for which the priority is set */
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     f44:	9b01      	ldr	r3, [sp, #4]
     f46:	6859      	ldr	r1, [r3, #4]
     f48:	9a03      	ldr	r2, [sp, #12]
     f4a:	4613      	mov	r3, r2
     f4c:	005b      	lsls	r3, r3, #1
     f4e:	4413      	add	r3, r2
     f50:	009b      	lsls	r3, r3, #2
     f52:	440b      	add	r3, r1
     f54:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
     f56:	9b01      	ldr	r3, [sp, #4]
     f58:	6859      	ldr	r1, [r3, #4]
     f5a:	9a03      	ldr	r2, [sp, #12]
     f5c:	4613      	mov	r3, r2
     f5e:	005b      	lsls	r3, r3, #1
     f60:	4413      	add	r3, r2
     f62:	009b      	lsls	r3, r3, #2
     f64:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     f66:	795b      	ldrb	r3, [r3, #5]
     f68:	4619      	mov	r1, r3
     f6a:	f7ff ff0d 	bl	d88 <IntCtrl_Ip_SetPriority>
        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     f6e:	9b01      	ldr	r3, [sp, #4]
     f70:	6859      	ldr	r1, [r3, #4]
     f72:	9a03      	ldr	r2, [sp, #12]
     f74:	4613      	mov	r3, r2
     f76:	005b      	lsls	r3, r3, #1
     f78:	4413      	add	r3, r2
     f7a:	009b      	lsls	r3, r3, #2
     f7c:	440b      	add	r3, r1
     f7e:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
     f80:	9b01      	ldr	r3, [sp, #4]
     f82:	6859      	ldr	r1, [r3, #4]
     f84:	9a03      	ldr	r2, [sp, #12]
     f86:	4613      	mov	r3, r2
     f88:	005b      	lsls	r3, r3, #1
     f8a:	4413      	add	r3, r2
     f8c:	009b      	lsls	r3, r3, #2
     f8e:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
     f90:	689b      	ldr	r3, [r3, #8]
     f92:	2200      	movs	r2, #0
     f94:	4619      	mov	r1, r3
     f96:	f7ff fed5 	bl	d44 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        /* Enable interrupt */                       
        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
     f9a:	9b01      	ldr	r3, [sp, #4]
     f9c:	6859      	ldr	r1, [r3, #4]
     f9e:	9a03      	ldr	r2, [sp, #12]
     fa0:	4613      	mov	r3, r2
     fa2:	005b      	lsls	r3, r3, #1
     fa4:	4413      	add	r3, r2
     fa6:	009b      	lsls	r3, r3, #2
     fa8:	440b      	add	r3, r1
     faa:	791b      	ldrb	r3, [r3, #4]
     fac:	2b00      	cmp	r3, #0
     fae:	d00c      	beq.n	fca <Platform_Ipw_InitIntCtrl+0xaa>
        {   
            /* enables the interrupt request at interrupt controller level. */
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     fb0:	9b01      	ldr	r3, [sp, #4]
     fb2:	6859      	ldr	r1, [r3, #4]
     fb4:	9a03      	ldr	r2, [sp, #12]
     fb6:	4613      	mov	r3, r2
     fb8:	005b      	lsls	r3, r3, #1
     fba:	4413      	add	r3, r2
     fbc:	009b      	lsls	r3, r3, #2
     fbe:	440b      	add	r3, r1
     fc0:	681b      	ldr	r3, [r3, #0]
     fc2:	4618      	mov	r0, r3
     fc4:	f7ff fecc 	bl	d60 <IntCtrl_Ip_EnableIrq>
     fc8:	e00b      	b.n	fe2 <Platform_Ipw_InitIntCtrl+0xc2>
        }
        else
        {   
            /* disables the interrupt request at interrupt controller level.*/
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
     fca:	9b01      	ldr	r3, [sp, #4]
     fcc:	6859      	ldr	r1, [r3, #4]
     fce:	9a03      	ldr	r2, [sp, #12]
     fd0:	4613      	mov	r3, r2
     fd2:	005b      	lsls	r3, r3, #1
     fd4:	4413      	add	r3, r2
     fd6:	009b      	lsls	r3, r3, #2
     fd8:	440b      	add	r3, r1
     fda:	681b      	ldr	r3, [r3, #0]
     fdc:	4618      	mov	r0, r3
     fde:	f7ff fec9 	bl	d74 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
     fe2:	9b03      	ldr	r3, [sp, #12]
     fe4:	3301      	adds	r3, #1
     fe6:	9303      	str	r3, [sp, #12]
     fe8:	9b01      	ldr	r3, [sp, #4]
     fea:	681b      	ldr	r3, [r3, #0]
     fec:	9a03      	ldr	r2, [sp, #12]
     fee:	429a      	cmp	r2, r3
     ff0:	d39c      	bcc.n	f2c <Platform_Ipw_InitIntCtrl+0xc>
        }
    }

    return E_OK;
     ff2:	2300      	movs	r3, #0
}
     ff4:	4618      	mov	r0, r3
     ff6:	b005      	add	sp, #20
     ff8:	f85d fb04 	ldr.w	pc, [sp], #4

00000ffc <Platform_Ipw_Init>:

/**
 * @brief         Initializes the platform settings based on user configuration.
 */
void Platform_Ipw_Init(const Platform_Ipw_ConfigType *pConfig)
{    
     ffc:	b500      	push	{lr}
     ffe:	b085      	sub	sp, #20
    1000:	9001      	str	r0, [sp, #4]
#if ((PLATFORM_SYS_CFG == STD_ON)&&(INT_CTRL_IP_CORTEXM == STD_ON))
    uint8 irqIdx;
#endif
    Std_ReturnType ret = (Std_ReturnType)E_OK;
    1002:	2300      	movs	r3, #0
    1004:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Initialize interrupts at interrupt controller level */
    if (NULL_PTR != pConfig->pIntCtrlConfig)
    1008:	9b01      	ldr	r3, [sp, #4]
    100a:	681b      	ldr	r3, [r3, #0]
    100c:	2b00      	cmp	r3, #0
    100e:	d007      	beq.n	1020 <Platform_Ipw_Init+0x24>
    {
        ret = Platform_Ipw_InitIntCtrl(pConfig->pIntCtrlConfig);
    1010:	9b01      	ldr	r3, [sp, #4]
    1012:	681b      	ldr	r3, [r3, #0]
    1014:	4618      	mov	r0, r3
    1016:	f7ff ff83 	bl	f20 <Platform_Ipw_InitIntCtrl>
    101a:	4603      	mov	r3, r0
    101c:	f88d 300f 	strb.w	r3, [sp, #15]
    }

    if(ret == (Std_ReturnType)E_OK)
    1020:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1024:	2b00      	cmp	r3, #0
            /* Call_System_Ip_SetAhbSlavePriority((pConfig->aSystemConfig)->bAhbSlavePriority); */
#endif
        }  
#endif
    }
}
    1026:	bf00      	nop
    1028:	b005      	add	sp, #20
    102a:	f85d fb04 	ldr.w	pc, [sp], #4

0000102e <OsIf_Timer_Dummy_GetCounter>:
 * Description   : Get counter value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetCounter(void)
{
    return 0U;
    102e:	2300      	movs	r3, #0
}
    1030:	4618      	mov	r0, r3
    1032:	4770      	bx	lr

00001034 <OsIf_Timer_Dummy_GetElapsed>:
 * Function Name : OsIf_Timer_Dummy_GetElapsed.
 * Description   : Get elapsed value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetElapsed(const uint32 * const CurrentRef)
{
    1034:	b082      	sub	sp, #8
    1036:	9001      	str	r0, [sp, #4]
    (void)CurrentRef;
    return 1U;
    1038:	2301      	movs	r3, #1
}
    103a:	4618      	mov	r0, r3
    103c:	b002      	add	sp, #8
    103e:	4770      	bx	lr

00001040 <OsIf_Timer_Dummy_SetTimerFrequency>:
 * Function Name : OsIf_Timer_Dummy_SetTimerFrequency.
 * Description   : Set timer frequency.
 * 
 *END**************************************************************************/
static inline void OsIf_Timer_Dummy_SetTimerFrequency(uint32 Freq)
{
    1040:	b082      	sub	sp, #8
    1042:	9001      	str	r0, [sp, #4]
    (void)Freq;
}
    1044:	bf00      	nop
    1046:	b002      	add	sp, #8
    1048:	4770      	bx	lr

0000104a <OsIf_Timer_Dummy_MicrosToTicks>:
 * Function Name : OsIf_Timer_Dummy_MicrosToTicks.
 * Description   : Convert micro second to ticks.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_MicrosToTicks(uint32 Micros)
{
    104a:	b082      	sub	sp, #8
    104c:	9001      	str	r0, [sp, #4]
    return Micros;
    104e:	9b01      	ldr	r3, [sp, #4]
}
    1050:	4618      	mov	r0, r3
    1052:	b002      	add	sp, #8
    1054:	4770      	bx	lr

00001056 <OsIf_Init>:
 * Description   : OsIf initialization.
 * @implements OsIf_Init_Activity
 * 
 *END**************************************************************************/
void OsIf_Init(const void* Config)
{
    1056:	b500      	push	{lr}
    1058:	b083      	sub	sp, #12
    105a:	9001      	str	r0, [sp, #4]
#else
    (void)Config;
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */

#if (OSIF_USE_SYSTEM_TIMER == STD_ON)
    OsIf_Timer_System_Init();
    105c:	f000 f86c 	bl	1138 <OsIf_Timer_System_Init>
#endif /* (OSIF_USE_SYSTEM_TIMER == STD_ON) */
#if (OSIF_USE_CUSTOM_TIMER == STD_ON)
    OsIf_Timer_Custom_Init();
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
}
    1060:	bf00      	nop
    1062:	b003      	add	sp, #12
    1064:	f85d fb04 	ldr.w	pc, [sp], #4

00001068 <OsIf_GetCounter>:
 * Description   : Get counter value.
 * @implements OsIf_GetCounter_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetCounter(OsIf_CounterType SelectedCounter)
{
    1068:	b500      	push	{lr}
    106a:	b085      	sub	sp, #20
    106c:	9001      	str	r0, [sp, #4]
    uint32 Value = 0U;
    106e:	2300      	movs	r3, #0
    1070:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    1072:	9b01      	ldr	r3, [sp, #4]
    1074:	2b00      	cmp	r3, #0
    1076:	d003      	beq.n	1080 <OsIf_GetCounter+0x18>
    1078:	9b01      	ldr	r3, [sp, #4]
    107a:	2b01      	cmp	r3, #1
    107c:	d004      	beq.n	1088 <OsIf_GetCounter+0x20>
            Value = OsIf_Timer_Custom_GetCounter();
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    107e:	e007      	b.n	1090 <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_Dummy_GetCounter();
    1080:	f7ff ffd5 	bl	102e <OsIf_Timer_Dummy_GetCounter>
    1084:	9003      	str	r0, [sp, #12]
            break;
    1086:	e003      	b.n	1090 <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_System_GetCounter();
    1088:	f000 f872 	bl	1170 <OsIf_Timer_System_GetCounter>
    108c:	9003      	str	r0, [sp, #12]
            break;
    108e:	bf00      	nop
    }

    return Value;
    1090:	9b03      	ldr	r3, [sp, #12]
}
    1092:	4618      	mov	r0, r3
    1094:	b005      	add	sp, #20
    1096:	f85d fb04 	ldr.w	pc, [sp], #4

0000109a <OsIf_GetElapsed>:
 * Description   : Get elapsed value.
 * @implements OsIf_GetElapsed_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetElapsed(uint32 * const CurrentRef, OsIf_CounterType SelectedCounter)
{
    109a:	b500      	push	{lr}
    109c:	b085      	sub	sp, #20
    109e:	9001      	str	r0, [sp, #4]
    10a0:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    10a2:	2300      	movs	r3, #0
    10a4:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    10a6:	9b00      	ldr	r3, [sp, #0]
    10a8:	2b00      	cmp	r3, #0
    10aa:	d003      	beq.n	10b4 <OsIf_GetElapsed+0x1a>
    10ac:	9b00      	ldr	r3, [sp, #0]
    10ae:	2b01      	cmp	r3, #1
    10b0:	d005      	beq.n	10be <OsIf_GetElapsed+0x24>
            Value = OsIf_Timer_Custom_GetElapsed(CurrentRef);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    10b2:	e009      	b.n	10c8 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_Dummy_GetElapsed(CurrentRef);
    10b4:	9801      	ldr	r0, [sp, #4]
    10b6:	f7ff ffbd 	bl	1034 <OsIf_Timer_Dummy_GetElapsed>
    10ba:	9003      	str	r0, [sp, #12]
            break;
    10bc:	e004      	b.n	10c8 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_System_GetElapsed(CurrentRef);
    10be:	9801      	ldr	r0, [sp, #4]
    10c0:	f000 f864 	bl	118c <OsIf_Timer_System_GetElapsed>
    10c4:	9003      	str	r0, [sp, #12]
            break;
    10c6:	bf00      	nop
    }

    return Value;
    10c8:	9b03      	ldr	r3, [sp, #12]
}
    10ca:	4618      	mov	r0, r3
    10cc:	b005      	add	sp, #20
    10ce:	f85d fb04 	ldr.w	pc, [sp], #4

000010d2 <OsIf_SetTimerFrequency>:
 * @implements OsIf_SetTimerFrequency_Activity
 * 
 *END**************************************************************************/
/* @implements OsIf_SetTimerFrequency_Activity */
void OsIf_SetTimerFrequency(uint32 Freq, OsIf_CounterType SelectedCounter)
{
    10d2:	b500      	push	{lr}
    10d4:	b083      	sub	sp, #12
    10d6:	9001      	str	r0, [sp, #4]
    10d8:	9100      	str	r1, [sp, #0]
    switch (SelectedCounter){
    10da:	9b00      	ldr	r3, [sp, #0]
    10dc:	2b00      	cmp	r3, #0
    10de:	d003      	beq.n	10e8 <OsIf_SetTimerFrequency+0x16>
    10e0:	9b00      	ldr	r3, [sp, #0]
    10e2:	2b01      	cmp	r3, #1
    10e4:	d004      	beq.n	10f0 <OsIf_SetTimerFrequency+0x1e>
            OsIf_Timer_Custom_SetTimerFrequency(Freq);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    10e6:	e007      	b.n	10f8 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_Dummy_SetTimerFrequency(Freq);
    10e8:	9801      	ldr	r0, [sp, #4]
    10ea:	f7ff ffa9 	bl	1040 <OsIf_Timer_Dummy_SetTimerFrequency>
            break;
    10ee:	e003      	b.n	10f8 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_System_SetTimerFrequency(Freq);
    10f0:	9801      	ldr	r0, [sp, #4]
    10f2:	f000 f85b 	bl	11ac <OsIf_Timer_System_SetTimerFrequency>
            break;
    10f6:	bf00      	nop
    }
}
    10f8:	bf00      	nop
    10fa:	b003      	add	sp, #12
    10fc:	f85d fb04 	ldr.w	pc, [sp], #4

00001100 <OsIf_MicrosToTicks>:
 * Description   : Convert micro second to ticks.
 * @implements OsIf_MicrosToTicks_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_MicrosToTicks(uint32 Micros, OsIf_CounterType SelectedCounter)
{
    1100:	b500      	push	{lr}
    1102:	b085      	sub	sp, #20
    1104:	9001      	str	r0, [sp, #4]
    1106:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    1108:	2300      	movs	r3, #0
    110a:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    110c:	9b00      	ldr	r3, [sp, #0]
    110e:	2b00      	cmp	r3, #0
    1110:	d003      	beq.n	111a <OsIf_MicrosToTicks+0x1a>
    1112:	9b00      	ldr	r3, [sp, #0]
    1114:	2b01      	cmp	r3, #1
    1116:	d005      	beq.n	1124 <OsIf_MicrosToTicks+0x24>
            Value = OsIf_Timer_Custom_MicrosToTicks(Micros);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    1118:	e009      	b.n	112e <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_Dummy_MicrosToTicks(Micros);
    111a:	9801      	ldr	r0, [sp, #4]
    111c:	f7ff ff95 	bl	104a <OsIf_Timer_Dummy_MicrosToTicks>
    1120:	9003      	str	r0, [sp, #12]
            break;
    1122:	e004      	b.n	112e <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_System_MicrosToTicks(Micros);
    1124:	9801      	ldr	r0, [sp, #4]
    1126:	f000 f84f 	bl	11c8 <OsIf_Timer_System_MicrosToTicks>
    112a:	9003      	str	r0, [sp, #12]
            break;
    112c:	bf00      	nop
    }

    return Value;
    112e:	9b03      	ldr	r3, [sp, #12]
}
    1130:	4618      	mov	r0, r3
    1132:	b005      	add	sp, #20
    1134:	f85d fb04 	ldr.w	pc, [sp], #4

00001138 <OsIf_Timer_System_Init>:
 * Function Name : OsIf_Timer_System_Init.
 * Description   : Initialize system timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Init(void)
{
    1138:	b500      	push	{lr}
    113a:	b083      	sub	sp, #12
    uint32 CoreId = OsIfCoreID();
    113c:	2300      	movs	r3, #0
    113e:	9301      	str	r3, [sp, #4]

#if (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT))
    OsIf_apxInternalCfg[CoreId] = OsIf_apxPredefinedConfig[CoreId];
#endif /* (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT)) */
#if (!defined(USING_OS_FREERTOS) && !defined(USING_OS_ZEPHYR))
    OsIf_au32InternalFrequencies[CoreId] = OsIf_apxPredefinedConfig[CoreId]->counterFrequency;
    1140:	4a09      	ldr	r2, [pc, #36]	; (1168 <OsIf_Timer_System_Init+0x30>)
    1142:	9b01      	ldr	r3, [sp, #4]
    1144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1148:	685a      	ldr	r2, [r3, #4]
    114a:	4908      	ldr	r1, [pc, #32]	; (116c <OsIf_Timer_System_Init+0x34>)
    114c:	9b01      	ldr	r3, [sp, #4]
    114e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#elif defined(USING_OS_ZEPHYR)
    /* ZephyrOS */
    OsIf_au32InternalFrequencies[CoreId] = sys_clock_hw_cycles_per_sec();
#elif defined(USING_OS_BAREMETAL)
    /* Baremetal */
    Trusted_OsIf_Timer_System_Internal_Init(OsIf_au32InternalFrequencies[CoreId]);
    1152:	4a06      	ldr	r2, [pc, #24]	; (116c <OsIf_Timer_System_Init+0x34>)
    1154:	9b01      	ldr	r3, [sp, #4]
    1156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    115a:	4618      	mov	r0, r3
    115c:	f000 f868 	bl	1230 <OsIf_Timer_System_Internal_Init>
#endif
#if (STD_ON == OSIF_DEV_ERROR_DETECT)
    }
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */
}
    1160:	bf00      	nop
    1162:	b003      	add	sp, #12
    1164:	f85d fb04 	ldr.w	pc, [sp], #4
    1168:	0000eb2c 	.word	0x0000eb2c
    116c:	1fff8b38 	.word	0x1fff8b38

00001170 <OsIf_Timer_System_GetCounter>:
 * Function Name : OsIf_Timer_System_GetCounter.
 * Description   : Get counter value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetCounter(void)
{
    1170:	b500      	push	{lr}
    1172:	b083      	sub	sp, #12
    uint32 Counter = 0U;
    1174:	2300      	movs	r3, #0
    1176:	9301      	str	r3, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    1178:	2300      	movs	r3, #0
    117a:	9300      	str	r3, [sp, #0]
        (void)CoreId;
        Counter = Trusted_k_cycle_get_32();
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Counter = Trusted_OsIf_Timer_System_Internal_GetCounter();
    117c:	f000 f86c 	bl	1258 <OsIf_Timer_System_Internal_GetCounter>
    1180:	9001      	str	r0, [sp, #4]
#endif
    }

    return Counter;
    1182:	9b01      	ldr	r3, [sp, #4]
}
    1184:	4618      	mov	r0, r3
    1186:	b003      	add	sp, #12
    1188:	f85d fb04 	ldr.w	pc, [sp], #4

0000118c <OsIf_Timer_System_GetElapsed>:
 * Function Name : OsIf_Timer_System_GetElapsed.
 * Description   : Get elapsed value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetElapsed(uint32 * const CurrentRef)
{
    118c:	b500      	push	{lr}
    118e:	b085      	sub	sp, #20
    1190:	9001      	str	r0, [sp, #4]
    uint32 Elapsed = 0U;
    1192:	2300      	movs	r3, #0
    1194:	9303      	str	r3, [sp, #12]
    uint32 CoreId = OsIfCoreID();
    1196:	2300      	movs	r3, #0
    1198:	9302      	str	r3, [sp, #8]
        *CurrentRef = CurrentVal;
        (void)CoreId;
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Elapsed = Trusted_OsIf_Timer_System_Internal_GetElapsed(CurrentRef);
    119a:	9801      	ldr	r0, [sp, #4]
    119c:	f000 f864 	bl	1268 <OsIf_Timer_System_Internal_GetElapsed>
    11a0:	9003      	str	r0, [sp, #12]
#endif
    }

    return Elapsed;
    11a2:	9b03      	ldr	r3, [sp, #12]
}
    11a4:	4618      	mov	r0, r3
    11a6:	b005      	add	sp, #20
    11a8:	f85d fb04 	ldr.w	pc, [sp], #4

000011ac <OsIf_Timer_System_SetTimerFrequency>:
 * Function Name : OsIf_Timer_System_SetTimerFrequency.
 * Description   : Set system timer frequency.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_SetTimerFrequency(uint32 Freq)
{
    11ac:	b084      	sub	sp, #16
    11ae:	9001      	str	r0, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    11b0:	2300      	movs	r3, #0
    11b2:	9303      	str	r3, [sp, #12]
        (void)CoreId;
        (void)Freq;
        /* As of 2.6.0: "The frequency of this counter is required to be steady over time" */
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        OsIf_au32InternalFrequencies[CoreId] = Freq;
    11b4:	4903      	ldr	r1, [pc, #12]	; (11c4 <OsIf_Timer_System_SetTimerFrequency+0x18>)
    11b6:	9b03      	ldr	r3, [sp, #12]
    11b8:	9a01      	ldr	r2, [sp, #4]
    11ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
    }
}
    11be:	bf00      	nop
    11c0:	b004      	add	sp, #16
    11c2:	4770      	bx	lr
    11c4:	1fff8b38 	.word	0x1fff8b38

000011c8 <OsIf_Timer_System_MicrosToTicks>:
 * Function Name : OsIf_Timer_System_MicrosToTicks.
 * Description   : Convert micro second to ticks based on system timer frequency.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_MicrosToTicks(uint32 Micros)
{
    11c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11ca:	b087      	sub	sp, #28
    11cc:	9001      	str	r0, [sp, #4]
    uint64 interim;
    uint32 ticks = 0U;
    11ce:	2100      	movs	r1, #0
    11d0:	9105      	str	r1, [sp, #20]
    uint32 CoreId = OsIfCoreID();
    11d2:	2100      	movs	r1, #0
    11d4:	9104      	str	r1, [sp, #16]
    #endif /* defined(USING_OS_AUTOSAROS) */
    }
    else
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT)  */
    {
        interim = Micros * (uint64)OsIf_au32InternalFrequencies[CoreId];
    11d6:	9901      	ldr	r1, [sp, #4]
    11d8:	2000      	movs	r0, #0
    11da:	460e      	mov	r6, r1
    11dc:	4607      	mov	r7, r0
    11de:	4812      	ldr	r0, [pc, #72]	; (1228 <OsIf_Timer_System_MicrosToTicks+0x60>)
    11e0:	9904      	ldr	r1, [sp, #16]
    11e2:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    11e6:	2000      	movs	r0, #0
    11e8:	460c      	mov	r4, r1
    11ea:	4605      	mov	r5, r0
    11ec:	fb04 f007 	mul.w	r0, r4, r7
    11f0:	fb06 f105 	mul.w	r1, r6, r5
    11f4:	4401      	add	r1, r0
    11f6:	fba6 2304 	umull	r2, r3, r6, r4
    11fa:	4419      	add	r1, r3
    11fc:	460b      	mov	r3, r1
    11fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
    1202:	e9cd 2302 	strd	r2, r3, [sp, #8]
        interim /= 1000000u;
    1206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    120a:	4a08      	ldr	r2, [pc, #32]	; (122c <OsIf_Timer_System_MicrosToTicks+0x64>)
    120c:	f04f 0300 	mov.w	r3, #0
    1210:	f7ff f9c8 	bl	5a4 <__aeabi_uldivmod>
    1214:	4602      	mov	r2, r0
    1216:	460b      	mov	r3, r1
    1218:	e9cd 2302 	strd	r2, r3, [sp, #8]
        /* check that computed value fits in 32 bits */
        OSIF_DEV_ASSERT(interim <= 0xFFFFFFFFu);
        ticks = (uint32)(interim & 0xFFFFFFFFu);
    121c:	9b02      	ldr	r3, [sp, #8]
    121e:	9305      	str	r3, [sp, #20]
    }

    return ticks;
    1220:	9b05      	ldr	r3, [sp, #20]
}
    1222:	4618      	mov	r0, r3
    1224:	b007      	add	sp, #28
    1226:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1228:	1fff8b38 	.word	0x1fff8b38
    122c:	000f4240 	.word	0x000f4240

00001230 <OsIf_Timer_System_Internal_Init>:
 * Function Name : OsIf_Timer_System_Internal_Init.
 * Description   : Initialize systick timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Internal_Init(uint32 SystemCounterFreq)
{
    1230:	b082      	sub	sp, #8
    1232:	9001      	str	r0, [sp, #4]
    (void)SystemCounterFreq;

    /* For Cortex-M0 devices the systick counter is initialized with an undefined
     value, so make sure to initialize it to 0 before starting */
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(0u);
    1234:	4b07      	ldr	r3, [pc, #28]	; (1254 <OsIf_Timer_System_Internal_Init+0x24>)
    1236:	2200      	movs	r2, #0
    1238:	601a      	str	r2, [r3, #0]
    S32_SysTick->RVR = S32_SysTick_RVR_RELOAD(SYSTICK_MAX);
    123a:	4b06      	ldr	r3, [pc, #24]	; (1254 <OsIf_Timer_System_Internal_Init+0x24>)
    123c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    1240:	605a      	str	r2, [r3, #4]
    S32_SysTick->CVR = S32_SysTick_CVR_CURRENT(0U);
    1242:	4b04      	ldr	r3, [pc, #16]	; (1254 <OsIf_Timer_System_Internal_Init+0x24>)
    1244:	2200      	movs	r2, #0
    1246:	609a      	str	r2, [r3, #8]
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(1u) | S32_SysTick_CSR_TICKINT(0u) | S32_SysTick_CSR_CLKSOURCE(1u);
    1248:	4b02      	ldr	r3, [pc, #8]	; (1254 <OsIf_Timer_System_Internal_Init+0x24>)
    124a:	2205      	movs	r2, #5
    124c:	601a      	str	r2, [r3, #0]
}
    124e:	bf00      	nop
    1250:	b002      	add	sp, #8
    1252:	4770      	bx	lr
    1254:	e000e010 	.word	0xe000e010

00001258 <OsIf_Timer_System_Internal_GetCounter>:
 * Description   : Get systick counter value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetCounter(void)
{
    return SYSTICK_GET_COUNTER();
    1258:	4b02      	ldr	r3, [pc, #8]	; (1264 <OsIf_Timer_System_Internal_GetCounter+0xc>)
    125a:	689b      	ldr	r3, [r3, #8]
    125c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
}
    1260:	4618      	mov	r0, r3
    1262:	4770      	bx	lr
    1264:	e000e010 	.word	0xe000e010

00001268 <OsIf_Timer_System_Internal_GetElapsed>:
 * Function Name : OsIf_Timer_System_Internal_GetElapsed.
 * Description   : Get systick elapsed value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetElapsed(uint32 * const CurrentRef)
{
    1268:	b084      	sub	sp, #16
    126a:	9001      	str	r0, [sp, #4]
    uint32 CurrentVal = SYSTICK_GET_COUNTER();
    126c:	4b10      	ldr	r3, [pc, #64]	; (12b0 <OsIf_Timer_System_Internal_GetElapsed+0x48>)
    126e:	689b      	ldr	r3, [r3, #8]
    1270:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    1274:	9302      	str	r3, [sp, #8]
    uint32 dif = 0U;
    1276:	2300      	movs	r3, #0
    1278:	9303      	str	r3, [sp, #12]

    if (SYSTICK_OVERFLOWED((CurrentVal), (*CurrentRef)))
    127a:	9b01      	ldr	r3, [sp, #4]
    127c:	681b      	ldr	r3, [r3, #0]
    127e:	9a02      	ldr	r2, [sp, #8]
    1280:	429a      	cmp	r2, r3
    1282:	d909      	bls.n	1298 <OsIf_Timer_System_Internal_GetElapsed+0x30>
    {
        /* overflow occurred */
        dif = SYSTICK_DELTA_OUTER(CurrentVal, *CurrentRef, SYSTICK_MAX);
    1284:	9b01      	ldr	r3, [sp, #4]
    1286:	681a      	ldr	r2, [r3, #0]
    1288:	9b02      	ldr	r3, [sp, #8]
    128a:	1ad3      	subs	r3, r2, r3
    128c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
    1290:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
    1294:	9303      	str	r3, [sp, #12]
    1296:	e004      	b.n	12a2 <OsIf_Timer_System_Internal_GetElapsed+0x3a>
    }
    else
    {
        /* overflow did not occur */
        dif = SYSTICK_DELTA_INNER(*CurrentRef, CurrentVal);
    1298:	9b01      	ldr	r3, [sp, #4]
    129a:	681a      	ldr	r2, [r3, #0]
    129c:	9b02      	ldr	r3, [sp, #8]
    129e:	1ad3      	subs	r3, r2, r3
    12a0:	9303      	str	r3, [sp, #12]
    }
    *CurrentRef = CurrentVal;
    12a2:	9b01      	ldr	r3, [sp, #4]
    12a4:	9a02      	ldr	r2, [sp, #8]
    12a6:	601a      	str	r2, [r3, #0]

    return dif;
    12a8:	9b03      	ldr	r3, [sp, #12]
}
    12aa:	4618      	mov	r0, r3
    12ac:	b004      	add	sp, #16
    12ae:	4770      	bx	lr
    12b0:	e000e010 	.word	0xe000e010

000012b4 <Clock_Ip_NotificatonsEmptyCallback>:
 *
 *END**************************************************************************/
static void Clock_Ip_NotificatonsEmptyCallback( Clock_Ip_NotificationType Notification,
                                                Clock_Ip_NameType ClockName
                                               )
{
    12b4:	b082      	sub	sp, #8
    12b6:	9001      	str	r0, [sp, #4]
    12b8:	9100      	str	r1, [sp, #0]
    /* No implementation */
    (void)Notification;
    (void)ClockName;
}
    12ba:	bf00      	nop
    12bc:	b002      	add	sp, #8
    12be:	4770      	bx	lr

000012c0 <Clock_Ip_UpdateDriverContext>:
 * Function Name : Clock_Ip_UpdateDriverContext.
 * Description   : Updates context of the driver, internal memory, clock objects.
 *
 *END**************************************************************************/
static void Clock_Ip_UpdateDriverContext(Clock_Ip_ClockConfigType const * Config)
{
    12c0:	b500      	push	{lr}
    12c2:	b085      	sub	sp, #20
    12c4:	9001      	str	r0, [sp, #4]
    uint8 Index;
    (void)Config;
    Clock_Ip_bSentFromUpdateDriverContext = TRUE;
    12c6:	4b24      	ldr	r3, [pc, #144]	; (1358 <Clock_Ip_UpdateDriverContext+0x98>)
    12c8:	2201      	movs	r2, #1
    12ca:	701a      	strb	r2, [r3, #0]
    /* Initialize clock objects */
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    12cc:	4b23      	ldr	r3, [pc, #140]	; (135c <Clock_Ip_UpdateDriverContext+0x9c>)
    12ce:	681b      	ldr	r3, [r3, #0]
    12d0:	2102      	movs	r1, #2
    12d2:	4618      	mov	r0, r3
    12d4:	f003 fc32 	bl	4b3c <Clock_Ip_Command>

    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    12d8:	2300      	movs	r3, #0
    12da:	f88d 300f 	strb.w	r3, [sp, #15]
    12de:	e015      	b.n	130c <Clock_Ip_UpdateDriverContext+0x4c>
    {
        Clock_Ip_SetExternalSignalFrequency(Config->ExtClks[Index].Name, Config->ExtClks[Index].Value);
    12e0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    12e4:	9a01      	ldr	r2, [sp, #4]
    12e6:	334a      	adds	r3, #74	; 0x4a
    12e8:	00db      	lsls	r3, r3, #3
    12ea:	4413      	add	r3, r2
    12ec:	6858      	ldr	r0, [r3, #4]
    12ee:	f89d 300f 	ldrb.w	r3, [sp, #15]
    12f2:	9a01      	ldr	r2, [sp, #4]
    12f4:	334a      	adds	r3, #74	; 0x4a
    12f6:	00db      	lsls	r3, r3, #3
    12f8:	4413      	add	r3, r2
    12fa:	689b      	ldr	r3, [r3, #8]
    12fc:	4619      	mov	r1, r3
    12fe:	f001 fadc 	bl	28ba <Clock_Ip_SetExternalSignalFrequency>
    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    1302:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1306:	3301      	adds	r3, #1
    1308:	f88d 300f 	strb.w	r3, [sp, #15]
    130c:	9b01      	ldr	r3, [sp, #4]
    130e:	7bdb      	ldrb	r3, [r3, #15]
    1310:	f89d 200f 	ldrb.w	r2, [sp, #15]
    1314:	429a      	cmp	r2, r3
    1316:	d3e3      	bcc.n	12e0 <Clock_Ip_UpdateDriverContext+0x20>
    }

    /* Call empty callbacks */
    Clock_Ip_CallEmptyCallbacks();
    1318:	f000 f824 	bl	1364 <Clock_Ip_CallEmptyCallbacks>

#if CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U

    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    131c:	2301      	movs	r3, #1
    131e:	f88d 300f 	strb.w	r3, [sp, #15]
    1322:	e00e      	b.n	1342 <Clock_Ip_UpdateDriverContext+0x82>
    {
        Clock_Ip_FreqIds[Config->ConfiguredFrequencies[Index].Name] = Index;
    1324:	f89d 200f 	ldrb.w	r2, [sp, #15]
    1328:	9b01      	ldr	r3, [sp, #4]
    132a:	327e      	adds	r2, #126	; 0x7e
    132c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    1330:	490b      	ldr	r1, [pc, #44]	; (1360 <Clock_Ip_UpdateDriverContext+0xa0>)
    1332:	f89d 200f 	ldrb.w	r2, [sp, #15]
    1336:	54ca      	strb	r2, [r1, r3]
    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    1338:	f89d 300f 	ldrb.w	r3, [sp, #15]
    133c:	3301      	adds	r3, #1
    133e:	f88d 300f 	strb.w	r3, [sp, #15]
    1342:	9b01      	ldr	r3, [sp, #4]
    1344:	7cdb      	ldrb	r3, [r3, #19]
    1346:	f89d 200f 	ldrb.w	r2, [sp, #15]
    134a:	429a      	cmp	r2, r3
    134c:	d3ea      	bcc.n	1324 <Clock_Ip_UpdateDriverContext+0x64>
    }

#endif /* CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U */
}
    134e:	bf00      	nop
    1350:	bf00      	nop
    1352:	b005      	add	sp, #20
    1354:	f85d fb04 	ldr.w	pc, [sp], #4
    1358:	1fff8b10 	.word	0x1fff8b10
    135c:	1fff8b3c 	.word	0x1fff8b3c
    1360:	1fff8b48 	.word	0x1fff8b48

00001364 <Clock_Ip_CallEmptyCallbacks>:

#define CLOCK_IP_NO_CALLBACK 0U

/* Call empty callbacks to improve CCOV*/
static void Clock_Ip_CallEmptyCallbacks(void)
{
    1364:	b508      	push	{r3, lr}

    if (FALSE == FunctionWasCalled)
    1366:	4b23      	ldr	r3, [pc, #140]	; (13f4 <Clock_Ip_CallEmptyCallbacks+0x90>)
    1368:	781b      	ldrb	r3, [r3, #0]
    136a:	f083 0301 	eor.w	r3, r3, #1
    136e:	b2db      	uxtb	r3, r3
    1370:	2b00      	cmp	r3, #0
    1372:	d03d      	beq.n	13f0 <Clock_Ip_CallEmptyCallbacks+0x8c>
    {
        FunctionWasCalled = TRUE;
    1374:	4b1f      	ldr	r3, [pc, #124]	; (13f4 <Clock_Ip_CallEmptyCallbacks+0x90>)
    1376:	2201      	movs	r2, #1
    1378:	701a      	strb	r2, [r3, #0]

        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    137a:	4b1f      	ldr	r3, [pc, #124]	; (13f8 <Clock_Ip_CallEmptyCallbacks+0x94>)
    137c:	685b      	ldr	r3, [r3, #4]
    137e:	2100      	movs	r1, #0
    1380:	2000      	movs	r0, #0
    1382:	4798      	blx	r3
        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Disable(RESERVED_CLK);
    1384:	4b1c      	ldr	r3, [pc, #112]	; (13f8 <Clock_Ip_CallEmptyCallbacks+0x94>)
    1386:	689b      	ldr	r3, [r3, #8]
    1388:	2057      	movs	r0, #87	; 0x57
    138a:	4798      	blx	r3

        Clock_Ip_axDividerCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    138c:	4b1b      	ldr	r3, [pc, #108]	; (13fc <Clock_Ip_CallEmptyCallbacks+0x98>)
    138e:	681b      	ldr	r3, [r3, #0]
    1390:	2000      	movs	r0, #0
    1392:	4798      	blx	r3

        Clock_Ip_axDividerTriggerCallbacks[CLOCK_IP_NO_CALLBACK].Configure(NULL_PTR);
    1394:	4b1a      	ldr	r3, [pc, #104]	; (1400 <Clock_Ip_CallEmptyCallbacks+0x9c>)
    1396:	681b      	ldr	r3, [r3, #0]
    1398:	2000      	movs	r0, #0
    139a:	4798      	blx	r3

        Clock_Ip_axExtOscCallbacks[CLOCK_IP_NO_CALLBACK].Reset(NULL_PTR);
    139c:	4b19      	ldr	r3, [pc, #100]	; (1404 <Clock_Ip_CallEmptyCallbacks+0xa0>)
    139e:	681b      	ldr	r3, [r3, #0]
    13a0:	2000      	movs	r0, #0
    13a2:	4798      	blx	r3

        Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    13a4:	4b18      	ldr	r3, [pc, #96]	; (1408 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    13a6:	685b      	ldr	r3, [r3, #4]
    13a8:	2000      	movs	r0, #0
    13aa:	4798      	blx	r3
        (void)Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    13ac:	4b16      	ldr	r3, [pc, #88]	; (1408 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    13ae:	689b      	ldr	r3, [r3, #8]
    13b0:	2057      	movs	r0, #87	; 0x57
    13b2:	4798      	blx	r3

        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    13b4:	4b15      	ldr	r3, [pc, #84]	; (140c <Clock_Ip_CallEmptyCallbacks+0xa8>)
    13b6:	681b      	ldr	r3, [r3, #0]
    13b8:	2000      	movs	r0, #0
    13ba:	4798      	blx	r3
        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Update(RESERVED_CLK,FALSE);
    13bc:	4b13      	ldr	r3, [pc, #76]	; (140c <Clock_Ip_CallEmptyCallbacks+0xa8>)
    13be:	685b      	ldr	r3, [r3, #4]
    13c0:	2100      	movs	r1, #0
    13c2:	2057      	movs	r0, #87	; 0x57
    13c4:	4798      	blx	r3

        Clock_Ip_axIntOscCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    13c6:	4b12      	ldr	r3, [pc, #72]	; (1410 <Clock_Ip_CallEmptyCallbacks+0xac>)
    13c8:	681b      	ldr	r3, [r3, #0]
    13ca:	2000      	movs	r0, #0
    13cc:	4798      	blx	r3

        Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    13ce:	4b11      	ldr	r3, [pc, #68]	; (1414 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    13d0:	685b      	ldr	r3, [r3, #4]
    13d2:	2000      	movs	r0, #0
    13d4:	4798      	blx	r3
        (void)Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    13d6:	4b0f      	ldr	r3, [pc, #60]	; (1414 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    13d8:	689b      	ldr	r3, [r3, #8]
    13da:	2057      	movs	r0, #87	; 0x57
    13dc:	4798      	blx	r3

        Clock_Ip_axSelectorCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    13de:	4b0e      	ldr	r3, [pc, #56]	; (1418 <Clock_Ip_CallEmptyCallbacks+0xb4>)
    13e0:	685b      	ldr	r3, [r3, #4]
    13e2:	2000      	movs	r0, #0
    13e4:	4798      	blx	r3

        Clock_Ip_axPcfsCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    13e6:	4b0d      	ldr	r3, [pc, #52]	; (141c <Clock_Ip_CallEmptyCallbacks+0xb8>)
    13e8:	681b      	ldr	r3, [r3, #0]
    13ea:	2100      	movs	r1, #0
    13ec:	2000      	movs	r0, #0
    13ee:	4798      	blx	r3
    }
}
    13f0:	bf00      	nop
    13f2:	bd08      	pop	{r3, pc}
    13f4:	1fff8b40 	.word	0x1fff8b40
    13f8:	0000e470 	.word	0x0000e470
    13fc:	0000e384 	.word	0x0000e384
    1400:	0000e3c0 	.word	0x0000e3c0
    1404:	0000e3c8 	.word	0x0000e3c8
    1408:	0000e3f0 	.word	0x0000e3f0
    140c:	0000e3fc 	.word	0x0000e3fc
    1410:	0000e434 	.word	0x0000e434
    1414:	0000e480 	.word	0x0000e480
    1418:	0000e4ac 	.word	0x0000e4ac
    141c:	0000e4a8 	.word	0x0000e4a8

00001420 <Clock_Ip_ResetClockConfiguration>:

static void Clock_Ip_ResetClockConfiguration(Clock_Ip_ClockConfigType const * Config)
{
    1420:	b500      	push	{lr}
    1422:	b085      	sub	sp, #20
    1424:	9001      	str	r0, [sp, #4]
    uint32 CallbackIndex;
    uint32 Index;

    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    1426:	9b01      	ldr	r3, [sp, #4]
    1428:	7adb      	ldrb	r3, [r3, #11]
    142a:	9303      	str	r3, [sp, #12]
    142c:	e01f      	b.n	146e <Clock_Ip_ResetClockConfiguration+0x4e>
    {
        CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    142e:	9b03      	ldr	r3, [sp, #12]
    1430:	1e5a      	subs	r2, r3, #1
    1432:	9b01      	ldr	r3, [sp, #4]
    1434:	320d      	adds	r2, #13
    1436:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    143a:	495a      	ldr	r1, [pc, #360]	; (15a4 <Clock_Ip_ResetClockConfiguration+0x184>)
    143c:	4613      	mov	r3, r2
    143e:	00db      	lsls	r3, r3, #3
    1440:	4413      	add	r3, r2
    1442:	440b      	add	r3, r1
    1444:	3301      	adds	r3, #1
    1446:	781b      	ldrb	r3, [r3, #0]
    1448:	461a      	mov	r2, r3
    144a:	4b57      	ldr	r3, [pc, #348]	; (15a8 <Clock_Ip_ResetClockConfiguration+0x188>)
    144c:	5c9b      	ldrb	r3, [r3, r2]
    144e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axSelectorCallbacks[CallbackIndex].Reset(&Config->Selectors[Index - 1U]);
    1450:	4a56      	ldr	r2, [pc, #344]	; (15ac <Clock_Ip_ResetClockConfiguration+0x18c>)
    1452:	9b02      	ldr	r3, [sp, #8]
    1454:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    1458:	9a03      	ldr	r2, [sp, #12]
    145a:	3a01      	subs	r2, #1
    145c:	320d      	adds	r2, #13
    145e:	00d2      	lsls	r2, r2, #3
    1460:	9901      	ldr	r1, [sp, #4]
    1462:	440a      	add	r2, r1
    1464:	4610      	mov	r0, r2
    1466:	4798      	blx	r3
    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    1468:	9b03      	ldr	r3, [sp, #12]
    146a:	3b01      	subs	r3, #1
    146c:	9303      	str	r3, [sp, #12]
    146e:	9b03      	ldr	r3, [sp, #12]
    1470:	2b00      	cmp	r3, #0
    1472:	d1dc      	bne.n	142e <Clock_Ip_ResetClockConfiguration+0xe>
    }

    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    1474:	9b01      	ldr	r3, [sp, #4]
    1476:	7b9b      	ldrb	r3, [r3, #14]
    1478:	9303      	str	r3, [sp, #12]
    147a:	e026      	b.n	14ca <Clock_Ip_ResetClockConfiguration+0xaa>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    147c:	9b03      	ldr	r3, [sp, #12]
    147e:	3b01      	subs	r3, #1
    1480:	9a01      	ldr	r2, [sp, #4]
    1482:	3324      	adds	r3, #36	; 0x24
    1484:	011b      	lsls	r3, r3, #4
    1486:	4413      	add	r3, r2
    1488:	3304      	adds	r3, #4
    148a:	681a      	ldr	r2, [r3, #0]
    148c:	4945      	ldr	r1, [pc, #276]	; (15a4 <Clock_Ip_ResetClockConfiguration+0x184>)
    148e:	4613      	mov	r3, r2
    1490:	00db      	lsls	r3, r3, #3
    1492:	4413      	add	r3, r2
    1494:	440b      	add	r3, r1
    1496:	3301      	adds	r3, #1
    1498:	781b      	ldrb	r3, [r3, #0]
    149a:	461a      	mov	r2, r3
    149c:	4b44      	ldr	r3, [pc, #272]	; (15b0 <Clock_Ip_ResetClockConfiguration+0x190>)
    149e:	5c9b      	ldrb	r3, [r3, r2]
    14a0:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Reset(&Config->FracDivs[Index - 1U]);
    14a2:	4944      	ldr	r1, [pc, #272]	; (15b4 <Clock_Ip_ResetClockConfiguration+0x194>)
    14a4:	9a02      	ldr	r2, [sp, #8]
    14a6:	4613      	mov	r3, r2
    14a8:	005b      	lsls	r3, r3, #1
    14aa:	4413      	add	r3, r2
    14ac:	009b      	lsls	r3, r3, #2
    14ae:	440b      	add	r3, r1
    14b0:	681b      	ldr	r3, [r3, #0]
    14b2:	9a03      	ldr	r2, [sp, #12]
    14b4:	3a01      	subs	r2, #1
    14b6:	3224      	adds	r2, #36	; 0x24
    14b8:	0112      	lsls	r2, r2, #4
    14ba:	9901      	ldr	r1, [sp, #4]
    14bc:	440a      	add	r2, r1
    14be:	3204      	adds	r2, #4
    14c0:	4610      	mov	r0, r2
    14c2:	4798      	blx	r3
    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    14c4:	9b03      	ldr	r3, [sp, #12]
    14c6:	3b01      	subs	r3, #1
    14c8:	9303      	str	r3, [sp, #12]
    14ca:	9b03      	ldr	r3, [sp, #12]
    14cc:	2b00      	cmp	r3, #0
    14ce:	d1d5      	bne.n	147c <Clock_Ip_ResetClockConfiguration+0x5c>
    }

    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    14d0:	9b01      	ldr	r3, [sp, #4]
    14d2:	7a9b      	ldrb	r3, [r3, #10]
    14d4:	9303      	str	r3, [sp, #12]
    14d6:	e02a      	b.n	152e <Clock_Ip_ResetClockConfiguration+0x10e>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    14d8:	9b03      	ldr	r3, [sp, #12]
    14da:	1e5a      	subs	r2, r3, #1
    14dc:	9901      	ldr	r1, [sp, #4]
    14de:	4613      	mov	r3, r2
    14e0:	009b      	lsls	r3, r3, #2
    14e2:	4413      	add	r3, r2
    14e4:	00db      	lsls	r3, r3, #3
    14e6:	440b      	add	r3, r1
    14e8:	3340      	adds	r3, #64	; 0x40
    14ea:	681a      	ldr	r2, [r3, #0]
    14ec:	492d      	ldr	r1, [pc, #180]	; (15a4 <Clock_Ip_ResetClockConfiguration+0x184>)
    14ee:	4613      	mov	r3, r2
    14f0:	00db      	lsls	r3, r3, #3
    14f2:	4413      	add	r3, r2
    14f4:	440b      	add	r3, r1
    14f6:	3301      	adds	r3, #1
    14f8:	781b      	ldrb	r3, [r3, #0]
    14fa:	461a      	mov	r2, r3
    14fc:	4b2e      	ldr	r3, [pc, #184]	; (15b8 <Clock_Ip_ResetClockConfiguration+0x198>)
    14fe:	5c9b      	ldrb	r3, [r3, r2]
    1500:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Reset(&Config->Plls[Index - 1U]);
    1502:	492e      	ldr	r1, [pc, #184]	; (15bc <Clock_Ip_ResetClockConfiguration+0x19c>)
    1504:	9a02      	ldr	r2, [sp, #8]
    1506:	4613      	mov	r3, r2
    1508:	009b      	lsls	r3, r3, #2
    150a:	4413      	add	r3, r2
    150c:	009b      	lsls	r3, r3, #2
    150e:	440b      	add	r3, r1
    1510:	6819      	ldr	r1, [r3, #0]
    1512:	9b03      	ldr	r3, [sp, #12]
    1514:	1e5a      	subs	r2, r3, #1
    1516:	4613      	mov	r3, r2
    1518:	009b      	lsls	r3, r3, #2
    151a:	4413      	add	r3, r2
    151c:	00db      	lsls	r3, r3, #3
    151e:	3340      	adds	r3, #64	; 0x40
    1520:	9a01      	ldr	r2, [sp, #4]
    1522:	4413      	add	r3, r2
    1524:	4618      	mov	r0, r3
    1526:	4788      	blx	r1
    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    1528:	9b03      	ldr	r3, [sp, #12]
    152a:	3b01      	subs	r3, #1
    152c:	9303      	str	r3, [sp, #12]
    152e:	9b03      	ldr	r3, [sp, #12]
    1530:	2b00      	cmp	r3, #0
    1532:	d1d1      	bne.n	14d8 <Clock_Ip_ResetClockConfiguration+0xb8>
    }

    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    1534:	9b01      	ldr	r3, [sp, #4]
    1536:	7a5b      	ldrb	r3, [r3, #9]
    1538:	9303      	str	r3, [sp, #12]
    153a:	e02b      	b.n	1594 <Clock_Ip_ResetClockConfiguration+0x174>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    153c:	9b03      	ldr	r3, [sp, #12]
    153e:	1e5a      	subs	r2, r3, #1
    1540:	9901      	ldr	r1, [sp, #4]
    1542:	4613      	mov	r3, r2
    1544:	009b      	lsls	r3, r3, #2
    1546:	4413      	add	r3, r2
    1548:	009b      	lsls	r3, r3, #2
    154a:	440b      	add	r3, r1
    154c:	332c      	adds	r3, #44	; 0x2c
    154e:	681a      	ldr	r2, [r3, #0]
    1550:	4914      	ldr	r1, [pc, #80]	; (15a4 <Clock_Ip_ResetClockConfiguration+0x184>)
    1552:	4613      	mov	r3, r2
    1554:	00db      	lsls	r3, r3, #3
    1556:	4413      	add	r3, r2
    1558:	440b      	add	r3, r1
    155a:	3301      	adds	r3, #1
    155c:	781b      	ldrb	r3, [r3, #0]
    155e:	461a      	mov	r2, r3
    1560:	4b17      	ldr	r3, [pc, #92]	; (15c0 <Clock_Ip_ResetClockConfiguration+0x1a0>)
    1562:	5c9b      	ldrb	r3, [r3, r2]
    1564:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Reset(&Config->Xoscs[Index - 1U]);
    1566:	4917      	ldr	r1, [pc, #92]	; (15c4 <Clock_Ip_ResetClockConfiguration+0x1a4>)
    1568:	9a02      	ldr	r2, [sp, #8]
    156a:	4613      	mov	r3, r2
    156c:	009b      	lsls	r3, r3, #2
    156e:	4413      	add	r3, r2
    1570:	009b      	lsls	r3, r3, #2
    1572:	440b      	add	r3, r1
    1574:	6819      	ldr	r1, [r3, #0]
    1576:	9b03      	ldr	r3, [sp, #12]
    1578:	1e5a      	subs	r2, r3, #1
    157a:	4613      	mov	r3, r2
    157c:	009b      	lsls	r3, r3, #2
    157e:	4413      	add	r3, r2
    1580:	009b      	lsls	r3, r3, #2
    1582:	3328      	adds	r3, #40	; 0x28
    1584:	9a01      	ldr	r2, [sp, #4]
    1586:	4413      	add	r3, r2
    1588:	3304      	adds	r3, #4
    158a:	4618      	mov	r0, r3
    158c:	4788      	blx	r1
    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    158e:	9b03      	ldr	r3, [sp, #12]
    1590:	3b01      	subs	r3, #1
    1592:	9303      	str	r3, [sp, #12]
    1594:	9b03      	ldr	r3, [sp, #12]
    1596:	2b00      	cmp	r3, #0
    1598:	d1d0      	bne.n	153c <Clock_Ip_ResetClockConfiguration+0x11c>
    }
}
    159a:	bf00      	nop
    159c:	bf00      	nop
    159e:	b005      	add	sp, #20
    15a0:	f85d fb04 	ldr.w	pc, [sp], #4
    15a4:	0000de74 	.word	0x0000de74
    15a8:	0000de44 	.word	0x0000de44
    15ac:	0000e4ac 	.word	0x0000e4ac
    15b0:	0000de24 	.word	0x0000de24
    15b4:	0000e3f0 	.word	0x0000e3f0
    15b8:	0000de34 	.word	0x0000de34
    15bc:	0000e480 	.word	0x0000e480
    15c0:	0000ddf4 	.word	0x0000ddf4
    15c4:	0000e3c8 	.word	0x0000e3c8

000015c8 <Clock_Ip_Init>:
 *                 enabled, for example, if the external oscillator is used, please setup correctly.
 *
 * @implements Clock_Ip_Init_Activity
 * END**********************************************************************************/
Clock_Ip_StatusType Clock_Ip_Init(Clock_Ip_ClockConfigType const * Config)
{
    15c8:	b500      	push	{lr}
    15ca:	b085      	sub	sp, #20
    15cc:	9001      	str	r0, [sp, #4]
    Clock_Ip_StatusType ClockStatus = CLOCK_IP_ERROR;
    15ce:	2301      	movs	r3, #1
    15d0:	9303      	str	r3, [sp, #12]
    Clock_Ip_Command(Config, CLOCK_IP_SET_USER_ACCESS_ALLOWED_COMMAND);
  #endif
#endif
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    Clock_Ip_InitClock(Config);
    15d2:	9801      	ldr	r0, [sp, #4]
    15d4:	f000 f818 	bl	1608 <Clock_Ip_InitClock>

    if (DriverContext.ClockTreeIsConsumingPll)
    15d8:	4b0a      	ldr	r3, [pc, #40]	; (1604 <Clock_Ip_Init+0x3c>)
    15da:	781b      	ldrb	r3, [r3, #0]
    15dc:	2b00      	cmp	r3, #0
    15de:	d00a      	beq.n	15f6 <Clock_Ip_Init+0x2e>
    {
        PllStatus = Clock_Ip_GetPllStatus();
    15e0:	f000 fb74 	bl	1ccc <Clock_Ip_GetPllStatus>
    15e4:	9002      	str	r0, [sp, #8]
        if (CLOCK_IP_PLL_LOCKED == PllStatus)
    15e6:	9b02      	ldr	r3, [sp, #8]
    15e8:	2b00      	cmp	r3, #0
    15ea:	d106      	bne.n	15fa <Clock_Ip_Init+0x32>
        {
            Clock_Ip_DistributePll();
    15ec:	f000 fbf2 	bl	1dd4 <Clock_Ip_DistributePll>
            ClockStatus = CLOCK_IP_SUCCESS;
    15f0:	2300      	movs	r3, #0
    15f2:	9303      	str	r3, [sp, #12]
    15f4:	e001      	b.n	15fa <Clock_Ip_Init+0x32>
        }
    }
    else
    {
        ClockStatus = CLOCK_IP_SUCCESS;
    15f6:	2300      	movs	r3, #0
    15f8:	9303      	str	r3, [sp, #12]
    }

    return ClockStatus;
    15fa:	9b03      	ldr	r3, [sp, #12]
}
    15fc:	4618      	mov	r0, r3
    15fe:	b005      	add	sp, #20
    1600:	f85d fb04 	ldr.w	pc, [sp], #4
    1604:	1fff8b44 	.word	0x1fff8b44

00001608 <Clock_Ip_InitClock>:
 *                 shall be initialized) and shall return without waiting until the PLL is locked.
 *
 * @implements Clock_Ip_InitClock_Activity
 * END**********************************************************************************/
void Clock_Ip_InitClock(Clock_Ip_ClockConfigType const * Config)
{
    1608:	b510      	push	{r4, lr}
    160a:	b084      	sub	sp, #16
    160c:	9001      	str	r0, [sp, #4]
#endif

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    /* Save the current clock configuration to be used by "Clock_Ip_DistributePllClock". */
    Clock_Ip_pxConfig = Config;
    160e:	4a9f      	ldr	r2, [pc, #636]	; (188c <Clock_Ip_InitClock+0x284>)
    1610:	9b01      	ldr	r3, [sp, #4]
    1612:	6013      	str	r3, [r2, #0]

    /* Platform specific initialization:
     * DFS reset, FIRC_CLK configuration etc. */
    Clock_Ip_Command(Config, CLOCK_IP_INITIALIZE_PLATFORM_COMMAND);
    1614:	2101      	movs	r1, #1
    1616:	9801      	ldr	r0, [sp, #4]
    1618:	f003 fa90 	bl	4b3c <Clock_Ip_Command>

    /* Clear all the settings for CMU0/1/2... */
    /* In case one clock configuration has the CMU disabled, then need to make the transition to
    reset state of CMU modules. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    161c:	4b9b      	ldr	r3, [pc, #620]	; (188c <Clock_Ip_InitClock+0x284>)
    161e:	681b      	ldr	r3, [r3, #0]
    1620:	2b00      	cmp	r3, #0
    1622:	d030      	beq.n	1686 <Clock_Ip_InitClock+0x7e>
    {
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    1624:	2300      	movs	r3, #0
    1626:	9303      	str	r3, [sp, #12]
    1628:	e027      	b.n	167a <Clock_Ip_InitClock+0x72>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    162a:	9901      	ldr	r1, [sp, #4]
    162c:	9a03      	ldr	r2, [sp, #12]
    162e:	4613      	mov	r3, r2
    1630:	009b      	lsls	r3, r3, #2
    1632:	4413      	add	r3, r2
    1634:	009b      	lsls	r3, r3, #2
    1636:	440b      	add	r3, r1
    1638:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    163c:	681a      	ldr	r2, [r3, #0]
    163e:	4994      	ldr	r1, [pc, #592]	; (1890 <Clock_Ip_InitClock+0x288>)
    1640:	4613      	mov	r3, r2
    1642:	00db      	lsls	r3, r3, #3
    1644:	4413      	add	r3, r2
    1646:	440b      	add	r3, r1
    1648:	3301      	adds	r3, #1
    164a:	781b      	ldrb	r3, [r3, #0]
    164c:	461a      	mov	r2, r3
    164e:	4b91      	ldr	r3, [pc, #580]	; (1894 <Clock_Ip_InitClock+0x28c>)
    1650:	5c9b      	ldrb	r3, [r3, r2]
    1652:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Reset(&Config->Cmus[Index]);
    1654:	4a90      	ldr	r2, [pc, #576]	; (1898 <Clock_Ip_InitClock+0x290>)
    1656:	9b02      	ldr	r3, [sp, #8]
    1658:	011b      	lsls	r3, r3, #4
    165a:	4413      	add	r3, r2
    165c:	6819      	ldr	r1, [r3, #0]
    165e:	9a03      	ldr	r2, [sp, #12]
    1660:	4613      	mov	r3, r2
    1662:	009b      	lsls	r3, r3, #2
    1664:	4413      	add	r3, r2
    1666:	009b      	lsls	r3, r3, #2
    1668:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    166c:	9a01      	ldr	r2, [sp, #4]
    166e:	4413      	add	r3, r2
    1670:	4618      	mov	r0, r3
    1672:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    1674:	9b03      	ldr	r3, [sp, #12]
    1676:	3301      	adds	r3, #1
    1678:	9303      	str	r3, [sp, #12]
    167a:	9b01      	ldr	r3, [sp, #4]
    167c:	7c9b      	ldrb	r3, [r3, #18]
    167e:	461a      	mov	r2, r3
    1680:	9b03      	ldr	r3, [sp, #12]
    1682:	4293      	cmp	r3, r2
    1684:	d3d1      	bcc.n	162a <Clock_Ip_InitClock+0x22>

    /*********************************************************************
     ***  Ramp down to safe configuration. Reset elements from clock tree:
     ***  selectors, fractional dividers, plls and xoscs
     ***********************************************************************/
    Clock_Ip_ResetClockConfiguration(Config);
    1686:	9801      	ldr	r0, [sp, #4]
    1688:	f7ff feca 	bl	1420 <Clock_Ip_ResetClockConfiguration>
    /*******************************************************
     *** Load the new configuration. Selectors that might
     *** be clocked from PLLs shouldn't be configured.
     *******************************************************/

    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    168c:	2300      	movs	r3, #0
    168e:	9303      	str	r3, [sp, #12]
    1690:	e029      	b.n	16e6 <Clock_Ip_InitClock+0xde>
    {
        CallbackIndex = Clock_Ip_au8IrcoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Ircoscs[Index].Name][CLOCK_IP_CALLBACK]];
    1692:	9901      	ldr	r1, [sp, #4]
    1694:	9a03      	ldr	r2, [sp, #12]
    1696:	4613      	mov	r3, r2
    1698:	005b      	lsls	r3, r3, #1
    169a:	4413      	add	r3, r2
    169c:	009b      	lsls	r3, r3, #2
    169e:	440b      	add	r3, r1
    16a0:	3314      	adds	r3, #20
    16a2:	681a      	ldr	r2, [r3, #0]
    16a4:	497a      	ldr	r1, [pc, #488]	; (1890 <Clock_Ip_InitClock+0x288>)
    16a6:	4613      	mov	r3, r2
    16a8:	00db      	lsls	r3, r3, #3
    16aa:	4413      	add	r3, r2
    16ac:	440b      	add	r3, r1
    16ae:	3301      	adds	r3, #1
    16b0:	781b      	ldrb	r3, [r3, #0]
    16b2:	461a      	mov	r2, r3
    16b4:	4b79      	ldr	r3, [pc, #484]	; (189c <Clock_Ip_InitClock+0x294>)
    16b6:	5c9b      	ldrb	r3, [r3, r2]
    16b8:	9302      	str	r3, [sp, #8]
        Clock_Ip_axIntOscCallbacks[CallbackIndex].Set(&Config->Ircoscs[Index]);
    16ba:	4979      	ldr	r1, [pc, #484]	; (18a0 <Clock_Ip_InitClock+0x298>)
    16bc:	9a02      	ldr	r2, [sp, #8]
    16be:	4613      	mov	r3, r2
    16c0:	005b      	lsls	r3, r3, #1
    16c2:	4413      	add	r3, r2
    16c4:	009b      	lsls	r3, r3, #2
    16c6:	440b      	add	r3, r1
    16c8:	6819      	ldr	r1, [r3, #0]
    16ca:	9a03      	ldr	r2, [sp, #12]
    16cc:	4613      	mov	r3, r2
    16ce:	005b      	lsls	r3, r3, #1
    16d0:	4413      	add	r3, r2
    16d2:	009b      	lsls	r3, r3, #2
    16d4:	3310      	adds	r3, #16
    16d6:	9a01      	ldr	r2, [sp, #4]
    16d8:	4413      	add	r3, r2
    16da:	3304      	adds	r3, #4
    16dc:	4618      	mov	r0, r3
    16de:	4788      	blx	r1
    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    16e0:	9b03      	ldr	r3, [sp, #12]
    16e2:	3301      	adds	r3, #1
    16e4:	9303      	str	r3, [sp, #12]
    16e6:	9b01      	ldr	r3, [sp, #4]
    16e8:	7a1b      	ldrb	r3, [r3, #8]
    16ea:	461a      	mov	r2, r3
    16ec:	9b03      	ldr	r3, [sp, #12]
    16ee:	4293      	cmp	r3, r2
    16f0:	d3cf      	bcc.n	1692 <Clock_Ip_InitClock+0x8a>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    16f2:	2300      	movs	r3, #0
    16f4:	9303      	str	r3, [sp, #12]
    16f6:	e02a      	b.n	174e <Clock_Ip_InitClock+0x146>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    16f8:	9901      	ldr	r1, [sp, #4]
    16fa:	9a03      	ldr	r2, [sp, #12]
    16fc:	4613      	mov	r3, r2
    16fe:	009b      	lsls	r3, r3, #2
    1700:	4413      	add	r3, r2
    1702:	009b      	lsls	r3, r3, #2
    1704:	440b      	add	r3, r1
    1706:	332c      	adds	r3, #44	; 0x2c
    1708:	681a      	ldr	r2, [r3, #0]
    170a:	4961      	ldr	r1, [pc, #388]	; (1890 <Clock_Ip_InitClock+0x288>)
    170c:	4613      	mov	r3, r2
    170e:	00db      	lsls	r3, r3, #3
    1710:	4413      	add	r3, r2
    1712:	440b      	add	r3, r1
    1714:	3301      	adds	r3, #1
    1716:	781b      	ldrb	r3, [r3, #0]
    1718:	461a      	mov	r2, r3
    171a:	4b62      	ldr	r3, [pc, #392]	; (18a4 <Clock_Ip_InitClock+0x29c>)
    171c:	5c9b      	ldrb	r3, [r3, r2]
    171e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Set(&Config->Xoscs[Index]);
    1720:	4961      	ldr	r1, [pc, #388]	; (18a8 <Clock_Ip_InitClock+0x2a0>)
    1722:	9a02      	ldr	r2, [sp, #8]
    1724:	4613      	mov	r3, r2
    1726:	009b      	lsls	r3, r3, #2
    1728:	4413      	add	r3, r2
    172a:	009b      	lsls	r3, r3, #2
    172c:	440b      	add	r3, r1
    172e:	3304      	adds	r3, #4
    1730:	6819      	ldr	r1, [r3, #0]
    1732:	9a03      	ldr	r2, [sp, #12]
    1734:	4613      	mov	r3, r2
    1736:	009b      	lsls	r3, r3, #2
    1738:	4413      	add	r3, r2
    173a:	009b      	lsls	r3, r3, #2
    173c:	3328      	adds	r3, #40	; 0x28
    173e:	9a01      	ldr	r2, [sp, #4]
    1740:	4413      	add	r3, r2
    1742:	3304      	adds	r3, #4
    1744:	4618      	mov	r0, r3
    1746:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    1748:	9b03      	ldr	r3, [sp, #12]
    174a:	3301      	adds	r3, #1
    174c:	9303      	str	r3, [sp, #12]
    174e:	9b01      	ldr	r3, [sp, #4]
    1750:	7a5b      	ldrb	r3, [r3, #9]
    1752:	461a      	mov	r2, r3
    1754:	9b03      	ldr	r3, [sp, #12]
    1756:	4293      	cmp	r3, r2
    1758:	d3ce      	bcc.n	16f8 <Clock_Ip_InitClock+0xf0>
    }

    /* Initialize clock objects, internal driver data */
    Clock_Ip_UpdateDriverContext(Config);
    175a:	9801      	ldr	r0, [sp, #4]
    175c:	f7ff fdb0 	bl	12c0 <Clock_Ip_UpdateDriverContext>

    /* Configure the PCFS  */
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    1760:	2300      	movs	r3, #0
    1762:	9303      	str	r3, [sp, #12]
    1764:	e028      	b.n	17b8 <Clock_Ip_InitClock+0x1b0>
    {
        CallbackIndex = Clock_Ip_au8PcfsCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Pcfs[Index].Name][CLOCK_IP_CALLBACK]];
    1766:	9901      	ldr	r1, [sp, #4]
    1768:	9a03      	ldr	r2, [sp, #12]
    176a:	4613      	mov	r3, r2
    176c:	009b      	lsls	r3, r3, #2
    176e:	4413      	add	r3, r2
    1770:	009b      	lsls	r3, r3, #2
    1772:	440b      	add	r3, r1
    1774:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
    1778:	681a      	ldr	r2, [r3, #0]
    177a:	4945      	ldr	r1, [pc, #276]	; (1890 <Clock_Ip_InitClock+0x288>)
    177c:	4613      	mov	r3, r2
    177e:	00db      	lsls	r3, r3, #3
    1780:	4413      	add	r3, r2
    1782:	440b      	add	r3, r1
    1784:	3301      	adds	r3, #1
    1786:	781b      	ldrb	r3, [r3, #0]
    1788:	461a      	mov	r2, r3
    178a:	4b48      	ldr	r3, [pc, #288]	; (18ac <Clock_Ip_InitClock+0x2a4>)
    178c:	5c9b      	ldrb	r3, [r3, r2]
    178e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPcfsCallbacks[CallbackIndex].Set(&Config->Pcfs[Index], Index);
    1790:	4a47      	ldr	r2, [pc, #284]	; (18b0 <Clock_Ip_InitClock+0x2a8>)
    1792:	9b02      	ldr	r3, [sp, #8]
    1794:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    1798:	9a03      	ldr	r2, [sp, #12]
    179a:	4613      	mov	r3, r2
    179c:	009b      	lsls	r3, r3, #2
    179e:	4413      	add	r3, r2
    17a0:	009b      	lsls	r3, r3, #2
    17a2:	f503 736e 	add.w	r3, r3, #952	; 0x3b8
    17a6:	9a01      	ldr	r2, [sp, #4]
    17a8:	4413      	add	r3, r2
    17aa:	3304      	adds	r3, #4
    17ac:	9903      	ldr	r1, [sp, #12]
    17ae:	4618      	mov	r0, r3
    17b0:	47a0      	blx	r4
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    17b2:	9b03      	ldr	r3, [sp, #12]
    17b4:	3301      	adds	r3, #1
    17b6:	9303      	str	r3, [sp, #12]
    17b8:	9b01      	ldr	r3, [sp, #4]
    17ba:	7c5b      	ldrb	r3, [r3, #17]
    17bc:	461a      	mov	r2, r3
    17be:	9b03      	ldr	r3, [sp, #12]
    17c0:	4293      	cmp	r3, r2
    17c2:	d3d0      	bcc.n	1766 <Clock_Ip_InitClock+0x15e>
    }

    /* Configure the clock divider triggers that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    17c4:	2300      	movs	r3, #0
    17c6:	9303      	str	r3, [sp, #12]
    17c8:	e026      	b.n	1818 <Clock_Ip_InitClock+0x210>
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    17ca:	9901      	ldr	r1, [sp, #4]
    17cc:	9a03      	ldr	r2, [sp, #12]
    17ce:	4613      	mov	r3, r2
    17d0:	005b      	lsls	r3, r3, #1
    17d2:	4413      	add	r3, r2
    17d4:	009b      	lsls	r3, r3, #2
    17d6:	440b      	add	r3, r1
    17d8:	f503 730e 	add.w	r3, r3, #568	; 0x238
    17dc:	681a      	ldr	r2, [r3, #0]
    17de:	492c      	ldr	r1, [pc, #176]	; (1890 <Clock_Ip_InitClock+0x288>)
    17e0:	4613      	mov	r3, r2
    17e2:	00db      	lsls	r3, r3, #3
    17e4:	4413      	add	r3, r2
    17e6:	440b      	add	r3, r1
    17e8:	3301      	adds	r3, #1
    17ea:	781b      	ldrb	r3, [r3, #0]
    17ec:	461a      	mov	r2, r3
    17ee:	4b31      	ldr	r3, [pc, #196]	; (18b4 <Clock_Ip_InitClock+0x2ac>)
    17f0:	5c9b      	ldrb	r3, [r3, r2]
    17f2:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].Configure(&Config->DividerTriggers[Index]);
    17f4:	4a30      	ldr	r2, [pc, #192]	; (18b8 <Clock_Ip_InitClock+0x2b0>)
    17f6:	9b02      	ldr	r3, [sp, #8]
    17f8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
    17fc:	9a03      	ldr	r2, [sp, #12]
    17fe:	4613      	mov	r3, r2
    1800:	005b      	lsls	r3, r3, #1
    1802:	4413      	add	r3, r2
    1804:	009b      	lsls	r3, r3, #2
    1806:	f503 730e 	add.w	r3, r3, #568	; 0x238
    180a:	9a01      	ldr	r2, [sp, #4]
    180c:	4413      	add	r3, r2
    180e:	4618      	mov	r0, r3
    1810:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    1812:	9b03      	ldr	r3, [sp, #12]
    1814:	3301      	adds	r3, #1
    1816:	9303      	str	r3, [sp, #12]
    1818:	9b01      	ldr	r3, [sp, #4]
    181a:	7b5b      	ldrb	r3, [r3, #13]
    181c:	461a      	mov	r2, r3
    181e:	9b03      	ldr	r3, [sp, #12]
    1820:	4293      	cmp	r3, r2
    1822:	d3d2      	bcc.n	17ca <Clock_Ip_InitClock+0x1c2>
    }

    /* Configure the clock dividers that are under MCU control */
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    1824:	2300      	movs	r3, #0
    1826:	9303      	str	r3, [sp, #12]
    1828:	e026      	b.n	1878 <Clock_Ip_InitClock+0x270>
    {
        CallbackIndex = Clock_Ip_au8DividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Dividers[Index].Name][CLOCK_IP_CALLBACK]];
    182a:	9901      	ldr	r1, [sp, #4]
    182c:	9a03      	ldr	r2, [sp, #12]
    182e:	4613      	mov	r3, r2
    1830:	005b      	lsls	r3, r3, #1
    1832:	4413      	add	r3, r2
    1834:	009b      	lsls	r3, r3, #2
    1836:	440b      	add	r3, r1
    1838:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    183c:	681a      	ldr	r2, [r3, #0]
    183e:	4914      	ldr	r1, [pc, #80]	; (1890 <Clock_Ip_InitClock+0x288>)
    1840:	4613      	mov	r3, r2
    1842:	00db      	lsls	r3, r3, #3
    1844:	4413      	add	r3, r2
    1846:	440b      	add	r3, r1
    1848:	3301      	adds	r3, #1
    184a:	781b      	ldrb	r3, [r3, #0]
    184c:	461a      	mov	r2, r3
    184e:	4b1b      	ldr	r3, [pc, #108]	; (18bc <Clock_Ip_InitClock+0x2b4>)
    1850:	5c9b      	ldrb	r3, [r3, r2]
    1852:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerCallbacks[CallbackIndex].Set(&Config->Dividers[Index]);
    1854:	4a1a      	ldr	r2, [pc, #104]	; (18c0 <Clock_Ip_InitClock+0x2b8>)
    1856:	9b02      	ldr	r3, [sp, #8]
    1858:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    185c:	9a03      	ldr	r2, [sp, #12]
    185e:	4613      	mov	r3, r2
    1860:	005b      	lsls	r3, r3, #1
    1862:	4413      	add	r3, r2
    1864:	009b      	lsls	r3, r3, #2
    1866:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    186a:	9a01      	ldr	r2, [sp, #4]
    186c:	4413      	add	r3, r2
    186e:	4618      	mov	r0, r3
    1870:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    1872:	9b03      	ldr	r3, [sp, #12]
    1874:	3301      	adds	r3, #1
    1876:	9303      	str	r3, [sp, #12]
    1878:	9b01      	ldr	r3, [sp, #4]
    187a:	7b1b      	ldrb	r3, [r3, #12]
    187c:	461a      	mov	r2, r3
    187e:	9b03      	ldr	r3, [sp, #12]
    1880:	4293      	cmp	r3, r2
    1882:	d3d2      	bcc.n	182a <Clock_Ip_InitClock+0x222>
    }

    /* Trigger update for all divider trigger that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    1884:	2300      	movs	r3, #0
    1886:	9303      	str	r3, [sp, #12]
    1888:	e044      	b.n	1914 <Clock_Ip_InitClock+0x30c>
    188a:	bf00      	nop
    188c:	1fff8b3c 	.word	0x1fff8b3c
    1890:	0000de74 	.word	0x0000de74
    1894:	0000de64 	.word	0x0000de64
    1898:	0000e470 	.word	0x0000e470
    189c:	0000de04 	.word	0x0000de04
    18a0:	0000e434 	.word	0x0000e434
    18a4:	0000ddf4 	.word	0x0000ddf4
    18a8:	0000e3c8 	.word	0x0000e3c8
    18ac:	0000de54 	.word	0x0000de54
    18b0:	0000e4a8 	.word	0x0000e4a8
    18b4:	0000dde4 	.word	0x0000dde4
    18b8:	0000e3c0 	.word	0x0000e3c0
    18bc:	0000ddd4 	.word	0x0000ddd4
    18c0:	0000e384 	.word	0x0000e384
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    18c4:	9901      	ldr	r1, [sp, #4]
    18c6:	9a03      	ldr	r2, [sp, #12]
    18c8:	4613      	mov	r3, r2
    18ca:	005b      	lsls	r3, r3, #1
    18cc:	4413      	add	r3, r2
    18ce:	009b      	lsls	r3, r3, #2
    18d0:	440b      	add	r3, r1
    18d2:	f503 730e 	add.w	r3, r3, #568	; 0x238
    18d6:	681a      	ldr	r2, [r3, #0]
    18d8:	49ac      	ldr	r1, [pc, #688]	; (1b8c <Clock_Ip_InitClock+0x584>)
    18da:	4613      	mov	r3, r2
    18dc:	00db      	lsls	r3, r3, #3
    18de:	4413      	add	r3, r2
    18e0:	440b      	add	r3, r1
    18e2:	3301      	adds	r3, #1
    18e4:	781b      	ldrb	r3, [r3, #0]
    18e6:	461a      	mov	r2, r3
    18e8:	4ba9      	ldr	r3, [pc, #676]	; (1b90 <Clock_Ip_InitClock+0x588>)
    18ea:	5c9b      	ldrb	r3, [r3, r2]
    18ec:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].TriggerUpdate(&Config->DividerTriggers[Index]);
    18ee:	4aa9      	ldr	r2, [pc, #676]	; (1b94 <Clock_Ip_InitClock+0x58c>)
    18f0:	9b02      	ldr	r3, [sp, #8]
    18f2:	00db      	lsls	r3, r3, #3
    18f4:	4413      	add	r3, r2
    18f6:	6859      	ldr	r1, [r3, #4]
    18f8:	9a03      	ldr	r2, [sp, #12]
    18fa:	4613      	mov	r3, r2
    18fc:	005b      	lsls	r3, r3, #1
    18fe:	4413      	add	r3, r2
    1900:	009b      	lsls	r3, r3, #2
    1902:	f503 730e 	add.w	r3, r3, #568	; 0x238
    1906:	9a01      	ldr	r2, [sp, #4]
    1908:	4413      	add	r3, r2
    190a:	4618      	mov	r0, r3
    190c:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    190e:	9b03      	ldr	r3, [sp, #12]
    1910:	3301      	adds	r3, #1
    1912:	9303      	str	r3, [sp, #12]
    1914:	9b01      	ldr	r3, [sp, #4]
    1916:	7b5b      	ldrb	r3, [r3, #13]
    1918:	461a      	mov	r2, r3
    191a:	9b03      	ldr	r3, [sp, #12]
    191c:	4293      	cmp	r3, r2
    191e:	d3d1      	bcc.n	18c4 <Clock_Ip_InitClock+0x2bc>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    1920:	2300      	movs	r3, #0
    1922:	9303      	str	r3, [sp, #12]
    1924:	e029      	b.n	197a <Clock_Ip_InitClock+0x372>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    1926:	9901      	ldr	r1, [sp, #4]
    1928:	9a03      	ldr	r2, [sp, #12]
    192a:	4613      	mov	r3, r2
    192c:	009b      	lsls	r3, r3, #2
    192e:	4413      	add	r3, r2
    1930:	00db      	lsls	r3, r3, #3
    1932:	440b      	add	r3, r1
    1934:	3340      	adds	r3, #64	; 0x40
    1936:	681a      	ldr	r2, [r3, #0]
    1938:	4994      	ldr	r1, [pc, #592]	; (1b8c <Clock_Ip_InitClock+0x584>)
    193a:	4613      	mov	r3, r2
    193c:	00db      	lsls	r3, r3, #3
    193e:	4413      	add	r3, r2
    1940:	440b      	add	r3, r1
    1942:	3301      	adds	r3, #1
    1944:	781b      	ldrb	r3, [r3, #0]
    1946:	461a      	mov	r2, r3
    1948:	4b93      	ldr	r3, [pc, #588]	; (1b98 <Clock_Ip_InitClock+0x590>)
    194a:	5c9b      	ldrb	r3, [r3, r2]
    194c:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Set(&Config->Plls[Index]);
    194e:	4993      	ldr	r1, [pc, #588]	; (1b9c <Clock_Ip_InitClock+0x594>)
    1950:	9a02      	ldr	r2, [sp, #8]
    1952:	4613      	mov	r3, r2
    1954:	009b      	lsls	r3, r3, #2
    1956:	4413      	add	r3, r2
    1958:	009b      	lsls	r3, r3, #2
    195a:	440b      	add	r3, r1
    195c:	3304      	adds	r3, #4
    195e:	6819      	ldr	r1, [r3, #0]
    1960:	9a03      	ldr	r2, [sp, #12]
    1962:	4613      	mov	r3, r2
    1964:	009b      	lsls	r3, r3, #2
    1966:	4413      	add	r3, r2
    1968:	00db      	lsls	r3, r3, #3
    196a:	3340      	adds	r3, #64	; 0x40
    196c:	9a01      	ldr	r2, [sp, #4]
    196e:	4413      	add	r3, r2
    1970:	4618      	mov	r0, r3
    1972:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    1974:	9b03      	ldr	r3, [sp, #12]
    1976:	3301      	adds	r3, #1
    1978:	9303      	str	r3, [sp, #12]
    197a:	9b01      	ldr	r3, [sp, #4]
    197c:	7a9b      	ldrb	r3, [r3, #10]
    197e:	461a      	mov	r2, r3
    1980:	9b03      	ldr	r3, [sp, #12]
    1982:	4293      	cmp	r3, r2
    1984:	d3cf      	bcc.n	1926 <Clock_Ip_InitClock+0x31e>
    }

    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    1986:	2300      	movs	r3, #0
    1988:	9303      	str	r3, [sp, #12]
    198a:	e029      	b.n	19e0 <Clock_Ip_InitClock+0x3d8>
    {
        CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    198c:	9901      	ldr	r1, [sp, #4]
    198e:	9a03      	ldr	r2, [sp, #12]
    1990:	4613      	mov	r3, r2
    1992:	009b      	lsls	r3, r3, #2
    1994:	4413      	add	r3, r2
    1996:	009b      	lsls	r3, r3, #2
    1998:	440b      	add	r3, r1
    199a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    199e:	681a      	ldr	r2, [r3, #0]
    19a0:	497a      	ldr	r1, [pc, #488]	; (1b8c <Clock_Ip_InitClock+0x584>)
    19a2:	4613      	mov	r3, r2
    19a4:	00db      	lsls	r3, r3, #3
    19a6:	4413      	add	r3, r2
    19a8:	440b      	add	r3, r1
    19aa:	3301      	adds	r3, #1
    19ac:	781b      	ldrb	r3, [r3, #0]
    19ae:	461a      	mov	r2, r3
    19b0:	4b7b      	ldr	r3, [pc, #492]	; (1ba0 <Clock_Ip_InitClock+0x598>)
    19b2:	5c9b      	ldrb	r3, [r3, r2]
    19b4:	9302      	str	r3, [sp, #8]
        Clock_Ip_axCmuCallbacks[CallbackIndex].Set(&Config->Cmus[Index], Index);
    19b6:	4a7b      	ldr	r2, [pc, #492]	; (1ba4 <Clock_Ip_InitClock+0x59c>)
    19b8:	9b02      	ldr	r3, [sp, #8]
    19ba:	011b      	lsls	r3, r3, #4
    19bc:	4413      	add	r3, r2
    19be:	3304      	adds	r3, #4
    19c0:	681c      	ldr	r4, [r3, #0]
    19c2:	9a03      	ldr	r2, [sp, #12]
    19c4:	4613      	mov	r3, r2
    19c6:	009b      	lsls	r3, r3, #2
    19c8:	4413      	add	r3, r2
    19ca:	009b      	lsls	r3, r3, #2
    19cc:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    19d0:	9a01      	ldr	r2, [sp, #4]
    19d2:	4413      	add	r3, r2
    19d4:	9903      	ldr	r1, [sp, #12]
    19d6:	4618      	mov	r0, r3
    19d8:	47a0      	blx	r4
    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    19da:	9b03      	ldr	r3, [sp, #12]
    19dc:	3301      	adds	r3, #1
    19de:	9303      	str	r3, [sp, #12]
    19e0:	9b01      	ldr	r3, [sp, #4]
    19e2:	7c9b      	ldrb	r3, [r3, #18]
    19e4:	461a      	mov	r2, r3
    19e6:	9b03      	ldr	r3, [sp, #12]
    19e8:	4293      	cmp	r3, r2
    19ea:	d3cf      	bcc.n	198c <Clock_Ip_InitClock+0x384>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    19ec:	2300      	movs	r3, #0
    19ee:	9303      	str	r3, [sp, #12]
    19f0:	e02a      	b.n	1a48 <Clock_Ip_InitClock+0x440>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    19f2:	9901      	ldr	r1, [sp, #4]
    19f4:	9a03      	ldr	r2, [sp, #12]
    19f6:	4613      	mov	r3, r2
    19f8:	009b      	lsls	r3, r3, #2
    19fa:	4413      	add	r3, r2
    19fc:	009b      	lsls	r3, r3, #2
    19fe:	440b      	add	r3, r1
    1a00:	332c      	adds	r3, #44	; 0x2c
    1a02:	681a      	ldr	r2, [r3, #0]
    1a04:	4961      	ldr	r1, [pc, #388]	; (1b8c <Clock_Ip_InitClock+0x584>)
    1a06:	4613      	mov	r3, r2
    1a08:	00db      	lsls	r3, r3, #3
    1a0a:	4413      	add	r3, r2
    1a0c:	440b      	add	r3, r1
    1a0e:	3301      	adds	r3, #1
    1a10:	781b      	ldrb	r3, [r3, #0]
    1a12:	461a      	mov	r2, r3
    1a14:	4b64      	ldr	r3, [pc, #400]	; (1ba8 <Clock_Ip_InitClock+0x5a0>)
    1a16:	5c9b      	ldrb	r3, [r3, r2]
    1a18:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Complete(&Config->Xoscs[Index]);
    1a1a:	4964      	ldr	r1, [pc, #400]	; (1bac <Clock_Ip_InitClock+0x5a4>)
    1a1c:	9a02      	ldr	r2, [sp, #8]
    1a1e:	4613      	mov	r3, r2
    1a20:	009b      	lsls	r3, r3, #2
    1a22:	4413      	add	r3, r2
    1a24:	009b      	lsls	r3, r3, #2
    1a26:	440b      	add	r3, r1
    1a28:	3308      	adds	r3, #8
    1a2a:	6819      	ldr	r1, [r3, #0]
    1a2c:	9a03      	ldr	r2, [sp, #12]
    1a2e:	4613      	mov	r3, r2
    1a30:	009b      	lsls	r3, r3, #2
    1a32:	4413      	add	r3, r2
    1a34:	009b      	lsls	r3, r3, #2
    1a36:	3328      	adds	r3, #40	; 0x28
    1a38:	9a01      	ldr	r2, [sp, #4]
    1a3a:	4413      	add	r3, r2
    1a3c:	3304      	adds	r3, #4
    1a3e:	4618      	mov	r0, r3
    1a40:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    1a42:	9b03      	ldr	r3, [sp, #12]
    1a44:	3301      	adds	r3, #1
    1a46:	9303      	str	r3, [sp, #12]
    1a48:	9b01      	ldr	r3, [sp, #4]
    1a4a:	7a5b      	ldrb	r3, [r3, #9]
    1a4c:	461a      	mov	r2, r3
    1a4e:	9b03      	ldr	r3, [sp, #12]
    1a50:	4293      	cmp	r3, r2
    1a52:	d3ce      	bcc.n	19f2 <Clock_Ip_InitClock+0x3ea>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    1a54:	2300      	movs	r3, #0
    1a56:	9303      	str	r3, [sp, #12]
    1a58:	e029      	b.n	1aae <Clock_Ip_InitClock+0x4a6>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    1a5a:	9901      	ldr	r1, [sp, #4]
    1a5c:	9a03      	ldr	r2, [sp, #12]
    1a5e:	4613      	mov	r3, r2
    1a60:	009b      	lsls	r3, r3, #2
    1a62:	4413      	add	r3, r2
    1a64:	00db      	lsls	r3, r3, #3
    1a66:	440b      	add	r3, r1
    1a68:	3340      	adds	r3, #64	; 0x40
    1a6a:	681a      	ldr	r2, [r3, #0]
    1a6c:	4947      	ldr	r1, [pc, #284]	; (1b8c <Clock_Ip_InitClock+0x584>)
    1a6e:	4613      	mov	r3, r2
    1a70:	00db      	lsls	r3, r3, #3
    1a72:	4413      	add	r3, r2
    1a74:	440b      	add	r3, r1
    1a76:	3301      	adds	r3, #1
    1a78:	781b      	ldrb	r3, [r3, #0]
    1a7a:	461a      	mov	r2, r3
    1a7c:	4b46      	ldr	r3, [pc, #280]	; (1b98 <Clock_Ip_InitClock+0x590>)
    1a7e:	5c9b      	ldrb	r3, [r3, r2]
    1a80:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Enable(&Config->Plls[Index]);
    1a82:	4946      	ldr	r1, [pc, #280]	; (1b9c <Clock_Ip_InitClock+0x594>)
    1a84:	9a02      	ldr	r2, [sp, #8]
    1a86:	4613      	mov	r3, r2
    1a88:	009b      	lsls	r3, r3, #2
    1a8a:	4413      	add	r3, r2
    1a8c:	009b      	lsls	r3, r3, #2
    1a8e:	440b      	add	r3, r1
    1a90:	330c      	adds	r3, #12
    1a92:	6819      	ldr	r1, [r3, #0]
    1a94:	9a03      	ldr	r2, [sp, #12]
    1a96:	4613      	mov	r3, r2
    1a98:	009b      	lsls	r3, r3, #2
    1a9a:	4413      	add	r3, r2
    1a9c:	00db      	lsls	r3, r3, #3
    1a9e:	3340      	adds	r3, #64	; 0x40
    1aa0:	9a01      	ldr	r2, [sp, #4]
    1aa2:	4413      	add	r3, r2
    1aa4:	4618      	mov	r0, r3
    1aa6:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    1aa8:	9b03      	ldr	r3, [sp, #12]
    1aaa:	3301      	adds	r3, #1
    1aac:	9303      	str	r3, [sp, #12]
    1aae:	9b01      	ldr	r3, [sp, #4]
    1ab0:	7a9b      	ldrb	r3, [r3, #10]
    1ab2:	461a      	mov	r2, r3
    1ab4:	9b03      	ldr	r3, [sp, #12]
    1ab6:	4293      	cmp	r3, r2
    1ab8:	d3cf      	bcc.n	1a5a <Clock_Ip_InitClock+0x452>
    }

    /* Configure fractional dividers */
    /* Note: The DFS configuration might actually need to be done after we
     * know that the PLLs are all locked in "Clock_Ip_GetPllStatus". */
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    1aba:	2300      	movs	r3, #0
    1abc:	9303      	str	r3, [sp, #12]
    1abe:	e025      	b.n	1b0c <Clock_Ip_InitClock+0x504>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index].Name][CLOCK_IP_CALLBACK]];
    1ac0:	9a01      	ldr	r2, [sp, #4]
    1ac2:	9b03      	ldr	r3, [sp, #12]
    1ac4:	3324      	adds	r3, #36	; 0x24
    1ac6:	011b      	lsls	r3, r3, #4
    1ac8:	4413      	add	r3, r2
    1aca:	3304      	adds	r3, #4
    1acc:	681a      	ldr	r2, [r3, #0]
    1ace:	492f      	ldr	r1, [pc, #188]	; (1b8c <Clock_Ip_InitClock+0x584>)
    1ad0:	4613      	mov	r3, r2
    1ad2:	00db      	lsls	r3, r3, #3
    1ad4:	4413      	add	r3, r2
    1ad6:	440b      	add	r3, r1
    1ad8:	3301      	adds	r3, #1
    1ada:	781b      	ldrb	r3, [r3, #0]
    1adc:	461a      	mov	r2, r3
    1ade:	4b34      	ldr	r3, [pc, #208]	; (1bb0 <Clock_Ip_InitClock+0x5a8>)
    1ae0:	5c9b      	ldrb	r3, [r3, r2]
    1ae2:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Set(&Config->FracDivs[Index]);
    1ae4:	4933      	ldr	r1, [pc, #204]	; (1bb4 <Clock_Ip_InitClock+0x5ac>)
    1ae6:	9a02      	ldr	r2, [sp, #8]
    1ae8:	4613      	mov	r3, r2
    1aea:	005b      	lsls	r3, r3, #1
    1aec:	4413      	add	r3, r2
    1aee:	009b      	lsls	r3, r3, #2
    1af0:	440b      	add	r3, r1
    1af2:	3304      	adds	r3, #4
    1af4:	681b      	ldr	r3, [r3, #0]
    1af6:	9a03      	ldr	r2, [sp, #12]
    1af8:	3224      	adds	r2, #36	; 0x24
    1afa:	0112      	lsls	r2, r2, #4
    1afc:	9901      	ldr	r1, [sp, #4]
    1afe:	440a      	add	r2, r1
    1b00:	3204      	adds	r2, #4
    1b02:	4610      	mov	r0, r2
    1b04:	4798      	blx	r3
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    1b06:	9b03      	ldr	r3, [sp, #12]
    1b08:	3301      	adds	r3, #1
    1b0a:	9303      	str	r3, [sp, #12]
    1b0c:	9b01      	ldr	r3, [sp, #4]
    1b0e:	7b9b      	ldrb	r3, [r3, #14]
    1b10:	461a      	mov	r2, r3
    1b12:	9b03      	ldr	r3, [sp, #12]
    1b14:	4293      	cmp	r3, r2
    1b16:	d3d3      	bcc.n	1ac0 <Clock_Ip_InitClock+0x4b8>
    }

    DriverContext.ClockTreeIsConsumingPll = FALSE;                                  /* Check if clock tree is using a PLL output */
    1b18:	4b27      	ldr	r3, [pc, #156]	; (1bb8 <Clock_Ip_InitClock+0x5b0>)
    1b1a:	2200      	movs	r2, #0
    1b1c:	701a      	strb	r2, [r3, #0]
#if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES))
#if(CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON)
    DriverContext.WaitStatesAreSupported = TRUE;                                    /* Wait states are supported */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
    1b1e:	4b26      	ldr	r3, [pc, #152]	; (1bb8 <Clock_Ip_InitClock+0x5b0>)
    1b20:	2200      	movs	r2, #0
    1b22:	705a      	strb	r2, [r3, #1]
#endif /*CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
#endif /* #if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES)) */
    DriverContext.HwPllsNo = CLOCK_IP_NUMBER_OF_HARDWARE_PLL;                       /* Number of plls */
    1b24:	4b24      	ldr	r3, [pc, #144]	; (1bb8 <Clock_Ip_InitClock+0x5b0>)
    1b26:	2201      	movs	r2, #1
    1b28:	709a      	strb	r2, [r3, #2]
    DriverContext.HwDfsNo = CLOCK_IP_NUMBER_OF_HARDWARE_DFS;                        /* Number of fractional dividers */
    1b2a:	4b23      	ldr	r3, [pc, #140]	; (1bb8 <Clock_Ip_InitClock+0x5b0>)
    1b2c:	2200      	movs	r2, #0
    1b2e:	70da      	strb	r2, [r3, #3]


    /* Configure wait states */
    Clock_Ip_SetWaitStates();
    1b30:	f000 fa9c 	bl	206c <Clock_Ip_SetWaitStates>
    /* Switch the clock multiplexers under MCU control to the configured source clocks */
    /* Note: if the configured source clock of a ClockMux is the output clock of a PLL/DFS,
     * the configuration will be skipped and the respective ClockMux will be switched in
     * the "Clock_Ip_DistributePllClock" function instead, when the source clock will have
     * stabilized already. */
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    1b34:	2300      	movs	r3, #0
    1b36:	9303      	str	r3, [sp, #12]
    1b38:	e04c      	b.n	1bd4 <Clock_Ip_InitClock+0x5cc>
    {
        if ((PLL_TYPE != Clock_Ip_aeSourceTypeClockName[Config->Selectors[Index].Value]))
    1b3a:	9a01      	ldr	r2, [sp, #4]
    1b3c:	9b03      	ldr	r3, [sp, #12]
    1b3e:	330d      	adds	r3, #13
    1b40:	00db      	lsls	r3, r3, #3
    1b42:	4413      	add	r3, r2
    1b44:	685b      	ldr	r3, [r3, #4]
    1b46:	4a1d      	ldr	r2, [pc, #116]	; (1bbc <Clock_Ip_InitClock+0x5b4>)
    1b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1b4c:	2b03      	cmp	r3, #3
    1b4e:	d03b      	beq.n	1bc8 <Clock_Ip_InitClock+0x5c0>
        {

            CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    1b50:	9b01      	ldr	r3, [sp, #4]
    1b52:	9a03      	ldr	r2, [sp, #12]
    1b54:	320d      	adds	r2, #13
    1b56:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    1b5a:	490c      	ldr	r1, [pc, #48]	; (1b8c <Clock_Ip_InitClock+0x584>)
    1b5c:	4613      	mov	r3, r2
    1b5e:	00db      	lsls	r3, r3, #3
    1b60:	4413      	add	r3, r2
    1b62:	440b      	add	r3, r1
    1b64:	3301      	adds	r3, #1
    1b66:	781b      	ldrb	r3, [r3, #0]
    1b68:	461a      	mov	r2, r3
    1b6a:	4b15      	ldr	r3, [pc, #84]	; (1bc0 <Clock_Ip_InitClock+0x5b8>)
    1b6c:	5c9b      	ldrb	r3, [r3, r2]
    1b6e:	9302      	str	r3, [sp, #8]
            Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Config->Selectors[Index]);
    1b70:	4a14      	ldr	r2, [pc, #80]	; (1bc4 <Clock_Ip_InitClock+0x5bc>)
    1b72:	9b02      	ldr	r3, [sp, #8]
    1b74:	00db      	lsls	r3, r3, #3
    1b76:	4413      	add	r3, r2
    1b78:	685b      	ldr	r3, [r3, #4]
    1b7a:	9a03      	ldr	r2, [sp, #12]
    1b7c:	320d      	adds	r2, #13
    1b7e:	00d2      	lsls	r2, r2, #3
    1b80:	9901      	ldr	r1, [sp, #4]
    1b82:	440a      	add	r2, r1
    1b84:	4610      	mov	r0, r2
    1b86:	4798      	blx	r3
    1b88:	e021      	b.n	1bce <Clock_Ip_InitClock+0x5c6>
    1b8a:	bf00      	nop
    1b8c:	0000de74 	.word	0x0000de74
    1b90:	0000dde4 	.word	0x0000dde4
    1b94:	0000e3c0 	.word	0x0000e3c0
    1b98:	0000de34 	.word	0x0000de34
    1b9c:	0000e480 	.word	0x0000e480
    1ba0:	0000de64 	.word	0x0000de64
    1ba4:	0000e470 	.word	0x0000e470
    1ba8:	0000ddf4 	.word	0x0000ddf4
    1bac:	0000e3c8 	.word	0x0000e3c8
    1bb0:	0000de24 	.word	0x0000de24
    1bb4:	0000e3f0 	.word	0x0000e3f0
    1bb8:	1fff8b44 	.word	0x1fff8b44
    1bbc:	0000e2c0 	.word	0x0000e2c0
    1bc0:	0000de44 	.word	0x0000de44
    1bc4:	0000e4ac 	.word	0x0000e4ac
        }
        else
        {
            /* At least one mux is consuming pll */
            DriverContext.ClockTreeIsConsumingPll = TRUE;
    1bc8:	4b3a      	ldr	r3, [pc, #232]	; (1cb4 <Clock_Ip_InitClock+0x6ac>)
    1bca:	2201      	movs	r2, #1
    1bcc:	701a      	strb	r2, [r3, #0]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    1bce:	9b03      	ldr	r3, [sp, #12]
    1bd0:	3301      	adds	r3, #1
    1bd2:	9303      	str	r3, [sp, #12]
    1bd4:	9b01      	ldr	r3, [sp, #4]
    1bd6:	7adb      	ldrb	r3, [r3, #11]
    1bd8:	461a      	mov	r2, r3
    1bda:	9b03      	ldr	r3, [sp, #12]
    1bdc:	4293      	cmp	r3, r2
    1bde:	d3ac      	bcc.n	1b3a <Clock_Ip_InitClock+0x532>
        }
    }

    /* Check if the clock tree is using a PLL output */
    if ( FALSE == DriverContext.ClockTreeIsConsumingPll )
    1be0:	4b34      	ldr	r3, [pc, #208]	; (1cb4 <Clock_Ip_InitClock+0x6ac>)
    1be2:	781b      	ldrb	r3, [r3, #0]
    1be4:	f083 0301 	eor.w	r3, r3, #1
    1be8:	b2db      	uxtb	r3, r3
    1bea:	2b00      	cmp	r3, #0
    1bec:	d05e      	beq.n	1cac <Clock_Ip_InitClock+0x6a4>
    {
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    1bee:	2300      	movs	r3, #0
    1bf0:	9303      	str	r3, [sp, #12]
    1bf2:	e01f      	b.n	1c34 <Clock_Ip_InitClock+0x62c>
        {
            CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    1bf4:	9a01      	ldr	r2, [sp, #4]
    1bf6:	9b03      	ldr	r3, [sp, #12]
    1bf8:	334e      	adds	r3, #78	; 0x4e
    1bfa:	00db      	lsls	r3, r3, #3
    1bfc:	4413      	add	r3, r2
    1bfe:	685a      	ldr	r2, [r3, #4]
    1c00:	492d      	ldr	r1, [pc, #180]	; (1cb8 <Clock_Ip_InitClock+0x6b0>)
    1c02:	4613      	mov	r3, r2
    1c04:	00db      	lsls	r3, r3, #3
    1c06:	4413      	add	r3, r2
    1c08:	440b      	add	r3, r1
    1c0a:	3301      	adds	r3, #1
    1c0c:	781b      	ldrb	r3, [r3, #0]
    1c0e:	461a      	mov	r2, r3
    1c10:	4b2a      	ldr	r3, [pc, #168]	; (1cbc <Clock_Ip_InitClock+0x6b4>)
    1c12:	5c9b      	ldrb	r3, [r3, r2]
    1c14:	9302      	str	r3, [sp, #8]
            Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Config->Gates[Index]);
    1c16:	4a2a      	ldr	r2, [pc, #168]	; (1cc0 <Clock_Ip_InitClock+0x6b8>)
    1c18:	9b02      	ldr	r3, [sp, #8]
    1c1a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    1c1e:	9a03      	ldr	r2, [sp, #12]
    1c20:	324e      	adds	r2, #78	; 0x4e
    1c22:	00d2      	lsls	r2, r2, #3
    1c24:	9901      	ldr	r1, [sp, #4]
    1c26:	440a      	add	r2, r1
    1c28:	3204      	adds	r2, #4
    1c2a:	4610      	mov	r0, r2
    1c2c:	4798      	blx	r3
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    1c2e:	9b03      	ldr	r3, [sp, #12]
    1c30:	3301      	adds	r3, #1
    1c32:	9303      	str	r3, [sp, #12]
    1c34:	9b01      	ldr	r3, [sp, #4]
    1c36:	7c1b      	ldrb	r3, [r3, #16]
    1c38:	461a      	mov	r2, r3
    1c3a:	9b03      	ldr	r3, [sp, #12]
    1c3c:	4293      	cmp	r3, r2
    1c3e:	d3d9      	bcc.n	1bf4 <Clock_Ip_InitClock+0x5ec>
        }

        /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
        for (Index = 0U; Index < Config->CmusCount; Index++)
    1c40:	2300      	movs	r3, #0
    1c42:	9303      	str	r3, [sp, #12]
    1c44:	e028      	b.n	1c98 <Clock_Ip_InitClock+0x690>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    1c46:	9901      	ldr	r1, [sp, #4]
    1c48:	9a03      	ldr	r2, [sp, #12]
    1c4a:	4613      	mov	r3, r2
    1c4c:	009b      	lsls	r3, r3, #2
    1c4e:	4413      	add	r3, r2
    1c50:	009b      	lsls	r3, r3, #2
    1c52:	440b      	add	r3, r1
    1c54:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    1c58:	681a      	ldr	r2, [r3, #0]
    1c5a:	4917      	ldr	r1, [pc, #92]	; (1cb8 <Clock_Ip_InitClock+0x6b0>)
    1c5c:	4613      	mov	r3, r2
    1c5e:	00db      	lsls	r3, r3, #3
    1c60:	4413      	add	r3, r2
    1c62:	440b      	add	r3, r1
    1c64:	3301      	adds	r3, #1
    1c66:	781b      	ldrb	r3, [r3, #0]
    1c68:	461a      	mov	r2, r3
    1c6a:	4b16      	ldr	r3, [pc, #88]	; (1cc4 <Clock_Ip_InitClock+0x6bc>)
    1c6c:	5c9b      	ldrb	r3, [r3, r2]
    1c6e:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Config->Cmus[Index]);
    1c70:	4a15      	ldr	r2, [pc, #84]	; (1cc8 <Clock_Ip_InitClock+0x6c0>)
    1c72:	9b02      	ldr	r3, [sp, #8]
    1c74:	011b      	lsls	r3, r3, #4
    1c76:	4413      	add	r3, r2
    1c78:	330c      	adds	r3, #12
    1c7a:	6819      	ldr	r1, [r3, #0]
    1c7c:	9a03      	ldr	r2, [sp, #12]
    1c7e:	4613      	mov	r3, r2
    1c80:	009b      	lsls	r3, r3, #2
    1c82:	4413      	add	r3, r2
    1c84:	009b      	lsls	r3, r3, #2
    1c86:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    1c8a:	9a01      	ldr	r2, [sp, #4]
    1c8c:	4413      	add	r3, r2
    1c8e:	4618      	mov	r0, r3
    1c90:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)
    1c92:	9b03      	ldr	r3, [sp, #12]
    1c94:	3301      	adds	r3, #1
    1c96:	9303      	str	r3, [sp, #12]
    1c98:	9b01      	ldr	r3, [sp, #4]
    1c9a:	7c9b      	ldrb	r3, [r3, #18]
    1c9c:	461a      	mov	r2, r3
    1c9e:	9b03      	ldr	r3, [sp, #12]
    1ca0:	4293      	cmp	r3, r2
    1ca2:	d3d0      	bcc.n	1c46 <Clock_Ip_InitClock+0x63e>
        }
        /* Disable safe clock if it is supported by platform and it is configured/required. */
        /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
         * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
        Clock_Ip_Command(Config, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    1ca4:	2104      	movs	r1, #4
    1ca6:	9801      	ldr	r0, [sp, #4]
    1ca8:	f002 ff48 	bl	4b3c <Clock_Ip_Command>
    {
        /* The clock tree is using at least one PLL/DFS output clock as source. */
        /* The user must wait until the PLLs and DFSs are locked by polling Clock_Ip_GetPllStatus */
        /* and then call "Clock_Ip_DistributePllClock" */
    }
}
    1cac:	bf00      	nop
    1cae:	b004      	add	sp, #16
    1cb0:	bd10      	pop	{r4, pc}
    1cb2:	bf00      	nop
    1cb4:	1fff8b44 	.word	0x1fff8b44
    1cb8:	0000de74 	.word	0x0000de74
    1cbc:	0000de14 	.word	0x0000de14
    1cc0:	0000e3fc 	.word	0x0000e3fc
    1cc4:	0000de64 	.word	0x0000de64
    1cc8:	0000e470 	.word	0x0000e470

00001ccc <Clock_Ip_GetPllStatus>:
 * will calculate frequencies only.
 *
 * @implements Clock_Ip_GetPllStatus_Activity
 * END**********************************************************************************/
Clock_Ip_PllStatusType Clock_Ip_GetPllStatus(void)
{
    1ccc:	b500      	push	{lr}
    1cce:	b087      	sub	sp, #28
    Clock_Ip_PllStatusType RetValue = CLOCK_IP_PLL_STATUS_UNDEFINED;
    1cd0:	2302      	movs	r3, #2
    1cd2:	9305      	str	r3, [sp, #20]
    Clock_Ip_DfsStatusType DfsStatus;

    uint32 Index;
    uint32 CallbackIndex;

    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    1cd4:	2300      	movs	r3, #0
    1cd6:	9304      	str	r3, [sp, #16]
    1cd8:	e02c      	b.n	1d34 <Clock_Ip_GetPllStatus+0x68>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwPllName[Index]][CLOCK_IP_CALLBACK]];
    1cda:	4a36      	ldr	r2, [pc, #216]	; (1db4 <Clock_Ip_GetPllStatus+0xe8>)
    1cdc:	9b04      	ldr	r3, [sp, #16]
    1cde:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    1ce2:	4935      	ldr	r1, [pc, #212]	; (1db8 <Clock_Ip_GetPllStatus+0xec>)
    1ce4:	4613      	mov	r3, r2
    1ce6:	00db      	lsls	r3, r3, #3
    1ce8:	4413      	add	r3, r2
    1cea:	440b      	add	r3, r1
    1cec:	3301      	adds	r3, #1
    1cee:	781b      	ldrb	r3, [r3, #0]
    1cf0:	461a      	mov	r2, r3
    1cf2:	4b32      	ldr	r3, [pc, #200]	; (1dbc <Clock_Ip_GetPllStatus+0xf0>)
    1cf4:	5c9b      	ldrb	r3, [r3, r2]
    1cf6:	9303      	str	r3, [sp, #12]
        PllStatus = Clock_Ip_axPllCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwPllName[Index]);
    1cf8:	4931      	ldr	r1, [pc, #196]	; (1dc0 <Clock_Ip_GetPllStatus+0xf4>)
    1cfa:	9a03      	ldr	r2, [sp, #12]
    1cfc:	4613      	mov	r3, r2
    1cfe:	009b      	lsls	r3, r3, #2
    1d00:	4413      	add	r3, r2
    1d02:	009b      	lsls	r3, r3, #2
    1d04:	440b      	add	r3, r1
    1d06:	3308      	adds	r3, #8
    1d08:	681b      	ldr	r3, [r3, #0]
    1d0a:	492a      	ldr	r1, [pc, #168]	; (1db4 <Clock_Ip_GetPllStatus+0xe8>)
    1d0c:	9a04      	ldr	r2, [sp, #16]
    1d0e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    1d12:	4610      	mov	r0, r2
    1d14:	4798      	blx	r3
    1d16:	9002      	str	r0, [sp, #8]
        if (STATUS_PLL_UNLOCKED == PllStatus)
    1d18:	9b02      	ldr	r3, [sp, #8]
    1d1a:	2b01      	cmp	r3, #1
    1d1c:	d102      	bne.n	1d24 <Clock_Ip_GetPllStatus+0x58>
        {
            RetValue = CLOCK_IP_PLL_UNLOCKED;
    1d1e:	2301      	movs	r3, #1
    1d20:	9305      	str	r3, [sp, #20]
            break;
    1d22:	e00d      	b.n	1d40 <Clock_Ip_GetPllStatus+0x74>
        }
        else
        {
            if (STATUS_PLL_LOCKED == PllStatus)
    1d24:	9b02      	ldr	r3, [sp, #8]
    1d26:	2b02      	cmp	r3, #2
    1d28:	d101      	bne.n	1d2e <Clock_Ip_GetPllStatus+0x62>
            {
                RetValue = CLOCK_IP_PLL_LOCKED;
    1d2a:	2300      	movs	r3, #0
    1d2c:	9305      	str	r3, [sp, #20]
    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    1d2e:	9b04      	ldr	r3, [sp, #16]
    1d30:	3301      	adds	r3, #1
    1d32:	9304      	str	r3, [sp, #16]
    1d34:	4b23      	ldr	r3, [pc, #140]	; (1dc4 <Clock_Ip_GetPllStatus+0xf8>)
    1d36:	789b      	ldrb	r3, [r3, #2]
    1d38:	461a      	mov	r2, r3
    1d3a:	9b04      	ldr	r3, [sp, #16]
    1d3c:	4293      	cmp	r3, r2
    1d3e:	d3cc      	bcc.n	1cda <Clock_Ip_GetPllStatus+0xe>
            }
        }
    }

    if (CLOCK_IP_PLL_LOCKED == RetValue)
    1d40:	9b05      	ldr	r3, [sp, #20]
    1d42:	2b00      	cmp	r3, #0
    1d44:	d130      	bne.n	1da8 <Clock_Ip_GetPllStatus+0xdc>
    {
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    1d46:	2300      	movs	r3, #0
    1d48:	9304      	str	r3, [sp, #16]
    1d4a:	e027      	b.n	1d9c <Clock_Ip_GetPllStatus+0xd0>
        {
            CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwDfsName[Index]][CLOCK_IP_CALLBACK]];
    1d4c:	4a1e      	ldr	r2, [pc, #120]	; (1dc8 <Clock_Ip_GetPllStatus+0xfc>)
    1d4e:	9b04      	ldr	r3, [sp, #16]
    1d50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    1d54:	4918      	ldr	r1, [pc, #96]	; (1db8 <Clock_Ip_GetPllStatus+0xec>)
    1d56:	4613      	mov	r3, r2
    1d58:	00db      	lsls	r3, r3, #3
    1d5a:	4413      	add	r3, r2
    1d5c:	440b      	add	r3, r1
    1d5e:	3301      	adds	r3, #1
    1d60:	781b      	ldrb	r3, [r3, #0]
    1d62:	461a      	mov	r2, r3
    1d64:	4b19      	ldr	r3, [pc, #100]	; (1dcc <Clock_Ip_GetPllStatus+0x100>)
    1d66:	5c9b      	ldrb	r3, [r3, r2]
    1d68:	9303      	str	r3, [sp, #12]
            DfsStatus = Clock_Ip_axFracDivCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwDfsName[Index]);
    1d6a:	4919      	ldr	r1, [pc, #100]	; (1dd0 <Clock_Ip_GetPllStatus+0x104>)
    1d6c:	9a03      	ldr	r2, [sp, #12]
    1d6e:	4613      	mov	r3, r2
    1d70:	005b      	lsls	r3, r3, #1
    1d72:	4413      	add	r3, r2
    1d74:	009b      	lsls	r3, r3, #2
    1d76:	440b      	add	r3, r1
    1d78:	3308      	adds	r3, #8
    1d7a:	681b      	ldr	r3, [r3, #0]
    1d7c:	4912      	ldr	r1, [pc, #72]	; (1dc8 <Clock_Ip_GetPllStatus+0xfc>)
    1d7e:	9a04      	ldr	r2, [sp, #16]
    1d80:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    1d84:	4610      	mov	r0, r2
    1d86:	4798      	blx	r3
    1d88:	9001      	str	r0, [sp, #4]
            if (STATUS_DFS_UNLOCKED == DfsStatus)
    1d8a:	9b01      	ldr	r3, [sp, #4]
    1d8c:	2b01      	cmp	r3, #1
    1d8e:	d102      	bne.n	1d96 <Clock_Ip_GetPllStatus+0xca>
            {
                RetValue = CLOCK_IP_PLL_UNLOCKED;
    1d90:	2301      	movs	r3, #1
    1d92:	9305      	str	r3, [sp, #20]
                break;
    1d94:	e008      	b.n	1da8 <Clock_Ip_GetPllStatus+0xdc>
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    1d96:	9b04      	ldr	r3, [sp, #16]
    1d98:	3301      	adds	r3, #1
    1d9a:	9304      	str	r3, [sp, #16]
    1d9c:	4b09      	ldr	r3, [pc, #36]	; (1dc4 <Clock_Ip_GetPllStatus+0xf8>)
    1d9e:	78db      	ldrb	r3, [r3, #3]
    1da0:	461a      	mov	r2, r3
    1da2:	9b04      	ldr	r3, [sp, #16]
    1da4:	4293      	cmp	r3, r2
    1da6:	d3d1      	bcc.n	1d4c <Clock_Ip_GetPllStatus+0x80>
            }
        }
    }

    return RetValue;
    1da8:	9b05      	ldr	r3, [sp, #20]
}
    1daa:	4618      	mov	r0, r3
    1dac:	b007      	add	sp, #28
    1dae:	f85d fb04 	ldr.w	pc, [sp], #4
    1db2:	bf00      	nop
    1db4:	0000e37c 	.word	0x0000e37c
    1db8:	0000de74 	.word	0x0000de74
    1dbc:	0000de34 	.word	0x0000de34
    1dc0:	0000e480 	.word	0x0000e480
    1dc4:	1fff8b44 	.word	0x1fff8b44
    1dc8:	0000e380 	.word	0x0000e380
    1dcc:	0000de24 	.word	0x0000de24
    1dd0:	0000e3f0 	.word	0x0000e3f0

00001dd4 <Clock_Ip_DistributePll>:
 * The function will not distribute the PLL clock if the driver state does not allow it, or the PLL is not stable.
 *
 * @implements Clock_Ip_DistributePll_Activity
 * END**********************************************************************************/
void Clock_Ip_DistributePll(void)
{
    1dd4:	b500      	push	{lr}
    1dd6:	b083      	sub	sp, #12
    uint32 CallbackIndex;

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Clock_Ip_pxConfig);
    /* 'Clock_Ip_pxConfig' is set by Clock_Ip_InitClock().
     *  It doesn't make sense to call PLL distribution without clock initialization. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    1dd8:	4b55      	ldr	r3, [pc, #340]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1dda:	681b      	ldr	r3, [r3, #0]
    1ddc:	2b00      	cmp	r3, #0
    1dde:	f000 80a2 	beq.w	1f26 <Clock_Ip_DistributePll+0x152>
    {
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    1de2:	2300      	movs	r3, #0
    1de4:	9301      	str	r3, [sp, #4]
    1de6:	e02c      	b.n	1e42 <Clock_Ip_DistributePll+0x6e>
        {
            if (PLL_TYPE == Clock_Ip_aeSourceTypeClockName[Clock_Ip_pxConfig->Selectors[Index].Value])
    1de8:	4b51      	ldr	r3, [pc, #324]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1dea:	681a      	ldr	r2, [r3, #0]
    1dec:	9b01      	ldr	r3, [sp, #4]
    1dee:	330d      	adds	r3, #13
    1df0:	00db      	lsls	r3, r3, #3
    1df2:	4413      	add	r3, r2
    1df4:	685b      	ldr	r3, [r3, #4]
    1df6:	4a4f      	ldr	r2, [pc, #316]	; (1f34 <Clock_Ip_DistributePll+0x160>)
    1df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1dfc:	2b03      	cmp	r3, #3
    1dfe:	d11d      	bne.n	1e3c <Clock_Ip_DistributePll+0x68>
            {

                CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    1e00:	4b4b      	ldr	r3, [pc, #300]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1e02:	681b      	ldr	r3, [r3, #0]
    1e04:	9a01      	ldr	r2, [sp, #4]
    1e06:	320d      	adds	r2, #13
    1e08:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    1e0c:	494a      	ldr	r1, [pc, #296]	; (1f38 <Clock_Ip_DistributePll+0x164>)
    1e0e:	4613      	mov	r3, r2
    1e10:	00db      	lsls	r3, r3, #3
    1e12:	4413      	add	r3, r2
    1e14:	440b      	add	r3, r1
    1e16:	3301      	adds	r3, #1
    1e18:	781b      	ldrb	r3, [r3, #0]
    1e1a:	461a      	mov	r2, r3
    1e1c:	4b47      	ldr	r3, [pc, #284]	; (1f3c <Clock_Ip_DistributePll+0x168>)
    1e1e:	5c9b      	ldrb	r3, [r3, r2]
    1e20:	9300      	str	r3, [sp, #0]
                Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Selectors[Index]);
    1e22:	4a47      	ldr	r2, [pc, #284]	; (1f40 <Clock_Ip_DistributePll+0x16c>)
    1e24:	9b00      	ldr	r3, [sp, #0]
    1e26:	00db      	lsls	r3, r3, #3
    1e28:	4413      	add	r3, r2
    1e2a:	685b      	ldr	r3, [r3, #4]
    1e2c:	4a40      	ldr	r2, [pc, #256]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1e2e:	6811      	ldr	r1, [r2, #0]
    1e30:	9a01      	ldr	r2, [sp, #4]
    1e32:	320d      	adds	r2, #13
    1e34:	00d2      	lsls	r2, r2, #3
    1e36:	440a      	add	r2, r1
    1e38:	4610      	mov	r0, r2
    1e3a:	4798      	blx	r3
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    1e3c:	9b01      	ldr	r3, [sp, #4]
    1e3e:	3301      	adds	r3, #1
    1e40:	9301      	str	r3, [sp, #4]
    1e42:	4b3b      	ldr	r3, [pc, #236]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1e44:	681b      	ldr	r3, [r3, #0]
    1e46:	7adb      	ldrb	r3, [r3, #11]
    1e48:	461a      	mov	r2, r3
    1e4a:	9b01      	ldr	r3, [sp, #4]
    1e4c:	4293      	cmp	r3, r2
    1e4e:	d3cb      	bcc.n	1de8 <Clock_Ip_DistributePll+0x14>
        }

        /* In the case of PLL is enabled but PLL clock source is not used by any clock Mux.
           So, no need to re-configure for CMUs, because they are configured by Clock_Ip_InitClock */
        /* Check if the clock tree is using a PLL output */
        if ( DriverContext.ClockTreeIsConsumingPll )
    1e50:	4b3c      	ldr	r3, [pc, #240]	; (1f44 <Clock_Ip_DistributePll+0x170>)
    1e52:	781b      	ldrb	r3, [r3, #0]
    1e54:	2b00      	cmp	r3, #0
    1e56:	d066      	beq.n	1f26 <Clock_Ip_DistributePll+0x152>
        {
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    1e58:	2300      	movs	r3, #0
    1e5a:	9301      	str	r3, [sp, #4]
    1e5c:	e021      	b.n	1ea2 <Clock_Ip_DistributePll+0xce>
            {
                CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    1e5e:	4b34      	ldr	r3, [pc, #208]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1e60:	681a      	ldr	r2, [r3, #0]
    1e62:	9b01      	ldr	r3, [sp, #4]
    1e64:	334e      	adds	r3, #78	; 0x4e
    1e66:	00db      	lsls	r3, r3, #3
    1e68:	4413      	add	r3, r2
    1e6a:	685a      	ldr	r2, [r3, #4]
    1e6c:	4932      	ldr	r1, [pc, #200]	; (1f38 <Clock_Ip_DistributePll+0x164>)
    1e6e:	4613      	mov	r3, r2
    1e70:	00db      	lsls	r3, r3, #3
    1e72:	4413      	add	r3, r2
    1e74:	440b      	add	r3, r1
    1e76:	3301      	adds	r3, #1
    1e78:	781b      	ldrb	r3, [r3, #0]
    1e7a:	461a      	mov	r2, r3
    1e7c:	4b32      	ldr	r3, [pc, #200]	; (1f48 <Clock_Ip_DistributePll+0x174>)
    1e7e:	5c9b      	ldrb	r3, [r3, r2]
    1e80:	9300      	str	r3, [sp, #0]
                Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Gates[Index]);
    1e82:	4a32      	ldr	r2, [pc, #200]	; (1f4c <Clock_Ip_DistributePll+0x178>)
    1e84:	9b00      	ldr	r3, [sp, #0]
    1e86:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    1e8a:	4a29      	ldr	r2, [pc, #164]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1e8c:	6811      	ldr	r1, [r2, #0]
    1e8e:	9a01      	ldr	r2, [sp, #4]
    1e90:	324e      	adds	r2, #78	; 0x4e
    1e92:	00d2      	lsls	r2, r2, #3
    1e94:	440a      	add	r2, r1
    1e96:	3204      	adds	r2, #4
    1e98:	4610      	mov	r0, r2
    1e9a:	4798      	blx	r3
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    1e9c:	9b01      	ldr	r3, [sp, #4]
    1e9e:	3301      	adds	r3, #1
    1ea0:	9301      	str	r3, [sp, #4]
    1ea2:	4b23      	ldr	r3, [pc, #140]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1ea4:	681b      	ldr	r3, [r3, #0]
    1ea6:	7c1b      	ldrb	r3, [r3, #16]
    1ea8:	461a      	mov	r2, r3
    1eaa:	9b01      	ldr	r3, [sp, #4]
    1eac:	4293      	cmp	r3, r2
    1eae:	d3d6      	bcc.n	1e5e <Clock_Ip_DistributePll+0x8a>
            }

            /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    1eb0:	2300      	movs	r3, #0
    1eb2:	9301      	str	r3, [sp, #4]
    1eb4:	e02a      	b.n	1f0c <Clock_Ip_DistributePll+0x138>
            {
                CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    1eb6:	4b1e      	ldr	r3, [pc, #120]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1eb8:	6819      	ldr	r1, [r3, #0]
    1eba:	9a01      	ldr	r2, [sp, #4]
    1ebc:	4613      	mov	r3, r2
    1ebe:	009b      	lsls	r3, r3, #2
    1ec0:	4413      	add	r3, r2
    1ec2:	009b      	lsls	r3, r3, #2
    1ec4:	440b      	add	r3, r1
    1ec6:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    1eca:	681a      	ldr	r2, [r3, #0]
    1ecc:	491a      	ldr	r1, [pc, #104]	; (1f38 <Clock_Ip_DistributePll+0x164>)
    1ece:	4613      	mov	r3, r2
    1ed0:	00db      	lsls	r3, r3, #3
    1ed2:	4413      	add	r3, r2
    1ed4:	440b      	add	r3, r1
    1ed6:	3301      	adds	r3, #1
    1ed8:	781b      	ldrb	r3, [r3, #0]
    1eda:	461a      	mov	r2, r3
    1edc:	4b1c      	ldr	r3, [pc, #112]	; (1f50 <Clock_Ip_DistributePll+0x17c>)
    1ede:	5c9b      	ldrb	r3, [r3, r2]
    1ee0:	9300      	str	r3, [sp, #0]
                Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Clock_Ip_pxConfig->Cmus[Index]);
    1ee2:	4a1c      	ldr	r2, [pc, #112]	; (1f54 <Clock_Ip_DistributePll+0x180>)
    1ee4:	9b00      	ldr	r3, [sp, #0]
    1ee6:	011b      	lsls	r3, r3, #4
    1ee8:	4413      	add	r3, r2
    1eea:	330c      	adds	r3, #12
    1eec:	6819      	ldr	r1, [r3, #0]
    1eee:	4b10      	ldr	r3, [pc, #64]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1ef0:	6818      	ldr	r0, [r3, #0]
    1ef2:	9a01      	ldr	r2, [sp, #4]
    1ef4:	4613      	mov	r3, r2
    1ef6:	009b      	lsls	r3, r3, #2
    1ef8:	4413      	add	r3, r2
    1efa:	009b      	lsls	r3, r3, #2
    1efc:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    1f00:	4403      	add	r3, r0
    1f02:	4618      	mov	r0, r3
    1f04:	4788      	blx	r1
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    1f06:	9b01      	ldr	r3, [sp, #4]
    1f08:	3301      	adds	r3, #1
    1f0a:	9301      	str	r3, [sp, #4]
    1f0c:	4b08      	ldr	r3, [pc, #32]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1f0e:	681b      	ldr	r3, [r3, #0]
    1f10:	7c9b      	ldrb	r3, [r3, #18]
    1f12:	461a      	mov	r2, r3
    1f14:	9b01      	ldr	r3, [sp, #4]
    1f16:	4293      	cmp	r3, r2
    1f18:	d3cd      	bcc.n	1eb6 <Clock_Ip_DistributePll+0xe2>
            }

            /* Disable safe clock if it is supported by platform and it is configured/required. */
            /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
             * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
            Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    1f1a:	4b05      	ldr	r3, [pc, #20]	; (1f30 <Clock_Ip_DistributePll+0x15c>)
    1f1c:	681b      	ldr	r3, [r3, #0]
    1f1e:	2104      	movs	r1, #4
    1f20:	4618      	mov	r0, r3
    1f22:	f002 fe0b 	bl	4b3c <Clock_Ip_Command>
        }
    }
}
    1f26:	bf00      	nop
    1f28:	b003      	add	sp, #12
    1f2a:	f85d fb04 	ldr.w	pc, [sp], #4
    1f2e:	bf00      	nop
    1f30:	1fff8b3c 	.word	0x1fff8b3c
    1f34:	0000e2c0 	.word	0x0000e2c0
    1f38:	0000de74 	.word	0x0000de74
    1f3c:	0000de44 	.word	0x0000de44
    1f40:	0000e4ac 	.word	0x0000e4ac
    1f44:	1fff8b44 	.word	0x1fff8b44
    1f48:	0000de14 	.word	0x0000de14
    1f4c:	0000e3fc 	.word	0x0000e3fc
    1f50:	0000de64 	.word	0x0000de64
    1f54:	0000e470 	.word	0x0000e470

00001f58 <Clock_Ip_DisableClockMonitor>:
 * Description   : Disables a clock monitor.
 *
 * @implements Clock_Ip_DisableClockMonitor_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableClockMonitor(Clock_Ip_NameType ClockName)
{
    1f58:	b500      	push	{lr}
    1f5a:	b085      	sub	sp, #20
    1f5c:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    1f5e:	490c      	ldr	r1, [pc, #48]	; (1f90 <Clock_Ip_DisableClockMonitor+0x38>)
    1f60:	9a01      	ldr	r2, [sp, #4]
    1f62:	4613      	mov	r3, r2
    1f64:	00db      	lsls	r3, r3, #3
    1f66:	4413      	add	r3, r2
    1f68:	440b      	add	r3, r1
    1f6a:	3301      	adds	r3, #1
    1f6c:	781b      	ldrb	r3, [r3, #0]
    1f6e:	461a      	mov	r2, r3
    1f70:	4b08      	ldr	r3, [pc, #32]	; (1f94 <Clock_Ip_DisableClockMonitor+0x3c>)
    1f72:	5c9b      	ldrb	r3, [r3, r2]
    1f74:	9303      	str	r3, [sp, #12]
    Clock_Ip_axCmuCallbacks[CallbackIndex].Disable(ClockName);
    1f76:	4a08      	ldr	r2, [pc, #32]	; (1f98 <Clock_Ip_DisableClockMonitor+0x40>)
    1f78:	9b03      	ldr	r3, [sp, #12]
    1f7a:	011b      	lsls	r3, r3, #4
    1f7c:	4413      	add	r3, r2
    1f7e:	3308      	adds	r3, #8
    1f80:	681b      	ldr	r3, [r3, #0]
    1f82:	9801      	ldr	r0, [sp, #4]
    1f84:	4798      	blx	r3
}
    1f86:	bf00      	nop
    1f88:	b005      	add	sp, #20
    1f8a:	f85d fb04 	ldr.w	pc, [sp], #4
    1f8e:	bf00      	nop
    1f90:	0000de74 	.word	0x0000de74
    1f94:	0000de64 	.word	0x0000de64
    1f98:	0000e470 	.word	0x0000e470

00001f9c <Clock_Ip_InstallNotificationsCallback>:
 * Description   : This function installs a callback for clock notifications.
 *
 * @implements Clock_Ip_InstallNotificationsCallback_Activity
 * END**********************************************************************************/
void Clock_Ip_InstallNotificationsCallback(Clock_Ip_NotificationsCallbackType Callback)
{
    1f9c:	b082      	sub	sp, #8
    1f9e:	9001      	str	r0, [sp, #4]
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Callback);

    Clock_Ip_pfkNotificationsCallback = Callback;
    1fa0:	4a02      	ldr	r2, [pc, #8]	; (1fac <Clock_Ip_InstallNotificationsCallback+0x10>)
    1fa2:	9b01      	ldr	r3, [sp, #4]
    1fa4:	6013      	str	r3, [r2, #0]
}
    1fa6:	bf00      	nop
    1fa8:	b002      	add	sp, #8
    1faa:	4770      	bx	lr
    1fac:	1fff8b14 	.word	0x1fff8b14

00001fb0 <Clock_Ip_DisableModuleClock>:
 * Description   : Disables clock for a peripheral.
 *
 * @implements Clock_Ip_DisableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableModuleClock(Clock_Ip_NameType ClockName)
{
    1fb0:	b500      	push	{lr}
    1fb2:	b085      	sub	sp, #20
    1fb4:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    1fb6:	490c      	ldr	r1, [pc, #48]	; (1fe8 <Clock_Ip_DisableModuleClock+0x38>)
    1fb8:	9a01      	ldr	r2, [sp, #4]
    1fba:	4613      	mov	r3, r2
    1fbc:	00db      	lsls	r3, r3, #3
    1fbe:	4413      	add	r3, r2
    1fc0:	440b      	add	r3, r1
    1fc2:	3301      	adds	r3, #1
    1fc4:	781b      	ldrb	r3, [r3, #0]
    1fc6:	461a      	mov	r2, r3
    1fc8:	4b08      	ldr	r3, [pc, #32]	; (1fec <Clock_Ip_DisableModuleClock+0x3c>)
    1fca:	5c9b      	ldrb	r3, [r3, r2]
    1fcc:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,TRUE);
    1fce:	4a08      	ldr	r2, [pc, #32]	; (1ff0 <Clock_Ip_DisableModuleClock+0x40>)
    1fd0:	9b03      	ldr	r3, [sp, #12]
    1fd2:	00db      	lsls	r3, r3, #3
    1fd4:	4413      	add	r3, r2
    1fd6:	685b      	ldr	r3, [r3, #4]
    1fd8:	2101      	movs	r1, #1
    1fda:	9801      	ldr	r0, [sp, #4]
    1fdc:	4798      	blx	r3
}
    1fde:	bf00      	nop
    1fe0:	b005      	add	sp, #20
    1fe2:	f85d fb04 	ldr.w	pc, [sp], #4
    1fe6:	bf00      	nop
    1fe8:	0000de74 	.word	0x0000de74
    1fec:	0000de14 	.word	0x0000de14
    1ff0:	0000e3fc 	.word	0x0000e3fc

00001ff4 <Clock_Ip_EnableModuleClock>:
 * Description   : Enable clock for a peripheral.
 *
 * @implements Clock_Ip_EnableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_EnableModuleClock(Clock_Ip_NameType ClockName)
{
    1ff4:	b500      	push	{lr}
    1ff6:	b085      	sub	sp, #20
    1ff8:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    1ffa:	490c      	ldr	r1, [pc, #48]	; (202c <Clock_Ip_EnableModuleClock+0x38>)
    1ffc:	9a01      	ldr	r2, [sp, #4]
    1ffe:	4613      	mov	r3, r2
    2000:	00db      	lsls	r3, r3, #3
    2002:	4413      	add	r3, r2
    2004:	440b      	add	r3, r1
    2006:	3301      	adds	r3, #1
    2008:	781b      	ldrb	r3, [r3, #0]
    200a:	461a      	mov	r2, r3
    200c:	4b08      	ldr	r3, [pc, #32]	; (2030 <Clock_Ip_EnableModuleClock+0x3c>)
    200e:	5c9b      	ldrb	r3, [r3, r2]
    2010:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,FALSE);
    2012:	4a08      	ldr	r2, [pc, #32]	; (2034 <Clock_Ip_EnableModuleClock+0x40>)
    2014:	9b03      	ldr	r3, [sp, #12]
    2016:	00db      	lsls	r3, r3, #3
    2018:	4413      	add	r3, r2
    201a:	685b      	ldr	r3, [r3, #4]
    201c:	2100      	movs	r1, #0
    201e:	9801      	ldr	r0, [sp, #4]
    2020:	4798      	blx	r3
}
    2022:	bf00      	nop
    2024:	b005      	add	sp, #20
    2026:	f85d fb04 	ldr.w	pc, [sp], #4
    202a:	bf00      	nop
    202c:	0000de74 	.word	0x0000de74
    2030:	0000de14 	.word	0x0000de14
    2034:	0000e3fc 	.word	0x0000e3fc

00002038 <Clock_Ip_PowerModeChangeNotification>:
 * Description   : Notifies clock driver when a power mode is changed.
 *
 * @implements Clock_Ip_PowerModeChangeNotification_Activity
 * END**********************************************************************************/
void Clock_Ip_PowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode,Clock_Ip_PowerNotificationType Notification)
{
    2038:	b500      	push	{lr}
    203a:	b083      	sub	sp, #12
    203c:	9001      	str	r0, [sp, #4]
    203e:	9100      	str	r1, [sp, #0]
    Clock_Ip_bSentFromUpdateDriverContext  = FALSE;
    2040:	4b08      	ldr	r3, [pc, #32]	; (2064 <Clock_Ip_PowerModeChangeNotification+0x2c>)
    2042:	2200      	movs	r2, #0
    2044:	701a      	strb	r2, [r3, #0]
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    2046:	4b08      	ldr	r3, [pc, #32]	; (2068 <Clock_Ip_PowerModeChangeNotification+0x30>)
    2048:	681b      	ldr	r3, [r3, #0]
    204a:	2102      	movs	r1, #2
    204c:	4618      	mov	r0, r3
    204e:	f002 fd75 	bl	4b3c <Clock_Ip_Command>

    Clock_Ip_ClockPowerModeChangeNotification(PowerMode, Notification);
    2052:	9900      	ldr	r1, [sp, #0]
    2054:	9801      	ldr	r0, [sp, #4]
    2056:	f002 fc51 	bl	48fc <Clock_Ip_ClockPowerModeChangeNotification>
}
    205a:	bf00      	nop
    205c:	b003      	add	sp, #12
    205e:	f85d fb04 	ldr.w	pc, [sp], #4
    2062:	bf00      	nop
    2064:	1fff8b10 	.word	0x1fff8b10
    2068:	1fff8b3c 	.word	0x1fff8b3c

0000206c <Clock_Ip_SetWaitStates>:
 * Function Name : Clock_Ip_SetWaitStates
 * Description   : Hardware wait states are not supported, checking function.
 *
 *END**************************************************************************/
static void Clock_Ip_SetWaitStates(void)
{
    206c:	b082      	sub	sp, #8
    uint32 Counter = CLOCK_IP_WAIT_STATES_DELAY;
    206e:	f06f 5380 	mvn.w	r3, #268435456	; 0x10000000
    2072:	9301      	str	r3, [sp, #4]
    
    /* HW doesn't support wait states configuration */
    if (DriverContext.WaitStatesAreSupported)
    2074:	4b06      	ldr	r3, [pc, #24]	; (2090 <Clock_Ip_SetWaitStates+0x24>)
    2076:	785b      	ldrb	r3, [r3, #1]
    2078:	2b00      	cmp	r3, #0
    207a:	d005      	beq.n	2088 <Clock_Ip_SetWaitStates+0x1c>
        /* Wait states are not supported by HW,
           insert a delay . */

        do
        {
            Counter--;
    207c:	9b01      	ldr	r3, [sp, #4]
    207e:	3b01      	subs	r3, #1
    2080:	9301      	str	r3, [sp, #4]
        }
        while(Counter > 0u);
    2082:	9b01      	ldr	r3, [sp, #4]
    2084:	2b00      	cmp	r3, #0
    2086:	d1f9      	bne.n	207c <Clock_Ip_SetWaitStates+0x10>
    }
}
    2088:	bf00      	nop
    208a:	b002      	add	sp, #8
    208c:	4770      	bx	lr
    208e:	bf00      	nop
    2090:	1fff8b44 	.word	0x1fff8b44

00002094 <Clock_Ip_ReportClockErrors>:
 * Function Name : Clock_Ip_ReportClockErrors
 * Description   : Report clock error
 *
 *END**************************************************************************/
void Clock_Ip_ReportClockErrors(Clock_Ip_NotificationType Error, Clock_Ip_NameType ClockName)
{
    2094:	b500      	push	{lr}
    2096:	b083      	sub	sp, #12
    2098:	9001      	str	r0, [sp, #4]
    209a:	9100      	str	r1, [sp, #0]
    Clock_Ip_pfkNotificationsCallback(Error,ClockName);
    209c:	4b04      	ldr	r3, [pc, #16]	; (20b0 <Clock_Ip_ReportClockErrors+0x1c>)
    209e:	681b      	ldr	r3, [r3, #0]
    20a0:	9900      	ldr	r1, [sp, #0]
    20a2:	9801      	ldr	r0, [sp, #4]
    20a4:	4798      	blx	r3
}
    20a6:	bf00      	nop
    20a8:	b003      	add	sp, #12
    20aa:	f85d fb04 	ldr.w	pc, [sp], #4
    20ae:	bf00      	nop
    20b0:	1fff8b14 	.word	0x1fff8b14

000020b4 <Clock_Ip_StartTimeout>:
 *END**************************************************************************/
void Clock_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    20b4:	b500      	push	{lr}
    20b6:	b085      	sub	sp, #20
    20b8:	9003      	str	r0, [sp, #12]
    20ba:	9102      	str	r1, [sp, #8]
    20bc:	9201      	str	r2, [sp, #4]
    20be:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(CLOCK_IP_TIMEOUT_TYPE);
    20c0:	2000      	movs	r0, #0
    20c2:	f7fe ffd1 	bl	1068 <OsIf_GetCounter>
    20c6:	4602      	mov	r2, r0
    20c8:	9b03      	ldr	r3, [sp, #12]
    20ca:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    20cc:	9b02      	ldr	r3, [sp, #8]
    20ce:	2200      	movs	r2, #0
    20d0:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, CLOCK_IP_TIMEOUT_TYPE);
    20d2:	2100      	movs	r1, #0
    20d4:	9800      	ldr	r0, [sp, #0]
    20d6:	f7ff f813 	bl	1100 <OsIf_MicrosToTicks>
    20da:	4602      	mov	r2, r0
    20dc:	9b01      	ldr	r3, [sp, #4]
    20de:	601a      	str	r2, [r3, #0]
}
    20e0:	bf00      	nop
    20e2:	b005      	add	sp, #20
    20e4:	f85d fb04 	ldr.w	pc, [sp], #4

000020e8 <Clock_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Clock_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    20e8:	b500      	push	{lr}
    20ea:	b087      	sub	sp, #28
    20ec:	9003      	str	r0, [sp, #12]
    20ee:	9102      	str	r1, [sp, #8]
    20f0:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    20f2:	2300      	movs	r3, #0
    20f4:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, CLOCK_IP_TIMEOUT_TYPE);
    20f8:	2100      	movs	r1, #0
    20fa:	9803      	ldr	r0, [sp, #12]
    20fc:	f7fe ffcd 	bl	109a <OsIf_GetElapsed>
    2100:	4602      	mov	r2, r0
    2102:	9b02      	ldr	r3, [sp, #8]
    2104:	681b      	ldr	r3, [r3, #0]
    2106:	441a      	add	r2, r3
    2108:	9b02      	ldr	r3, [sp, #8]
    210a:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    210c:	9b02      	ldr	r3, [sp, #8]
    210e:	681b      	ldr	r3, [r3, #0]
    2110:	9a01      	ldr	r2, [sp, #4]
    2112:	429a      	cmp	r2, r3
    2114:	d802      	bhi.n	211c <Clock_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    2116:	2301      	movs	r3, #1
    2118:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    211c:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    2120:	4618      	mov	r0, r3
    2122:	b007      	add	sp, #28
    2124:	f85d fb04 	ldr.w	pc, [sp], #4

00002128 <Clock_Ip_Callback_DividerEmpty>:
/* Clock start section code */

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerEmpty(Clock_Ip_DividerConfigType const* Config)
{
    2128:	b082      	sub	sp, #8
    212a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    212c:	bf00      	nop
    212e:	b002      	add	sp, #8
    2130:	4770      	bx	lr

00002132 <Clock_Ip_SetScgAsyncDiv1>:

#ifdef CLOCK_IP_SCG_ASYNC_DIV1
static void Clock_Ip_SetScgAsyncDiv1(Clock_Ip_DividerConfigType const* Config)
{
    2132:	b500      	push	{lr}
    2134:	b083      	sub	sp, #12
    2136:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2138:	9b01      	ldr	r3, [sp, #4]
    213a:	2b00      	cmp	r3, #0
    213c:	d002      	beq.n	2144 <Clock_Ip_SetScgAsyncDiv1+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv1_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv1_TrustedCall(Config);
    213e:	9801      	ldr	r0, [sp, #4]
    2140:	f000 f8ad 	bl	229e <Clock_Ip_SetScgAsyncDiv1_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2144:	bf00      	nop
    2146:	b003      	add	sp, #12
    2148:	f85d fb04 	ldr.w	pc, [sp], #4

0000214c <Clock_Ip_SetScgAsyncDiv2>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
static void Clock_Ip_SetScgAsyncDiv2(Clock_Ip_DividerConfigType const* Config)
{
    214c:	b500      	push	{lr}
    214e:	b083      	sub	sp, #12
    2150:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2152:	9b01      	ldr	r3, [sp, #4]
    2154:	2b00      	cmp	r3, #0
    2156:	d002      	beq.n	215e <Clock_Ip_SetScgAsyncDiv2+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv2_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv2_TrustedCall(Config);
    2158:	9801      	ldr	r0, [sp, #4]
    215a:	f000 f8cd 	bl	22f8 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    215e:	bf00      	nop
    2160:	b003      	add	sp, #12
    2162:	f85d fb04 	ldr.w	pc, [sp], #4

00002166 <Clock_Ip_SetScgRunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
static void Clock_Ip_SetScgRunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    2166:	b500      	push	{lr}
    2168:	b083      	sub	sp, #12
    216a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    216c:	9b01      	ldr	r3, [sp, #4]
    216e:	2b00      	cmp	r3, #0
    2170:	d002      	beq.n	2178 <Clock_Ip_SetScgRunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivcore_TrustedCall(Config);
    2172:	9801      	ldr	r0, [sp, #4]
    2174:	f000 f8ee 	bl	2354 <Clock_Ip_SetScgRunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2178:	bf00      	nop
    217a:	b003      	add	sp, #12
    217c:	f85d fb04 	ldr.w	pc, [sp], #4

00002180 <Clock_Ip_SetScgRunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
static void Clock_Ip_SetScgRunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    2180:	b500      	push	{lr}
    2182:	b083      	sub	sp, #12
    2184:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2186:	9b01      	ldr	r3, [sp, #4]
    2188:	2b00      	cmp	r3, #0
    218a:	d002      	beq.n	2192 <Clock_Ip_SetScgRunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivbus_TrustedCall(Config);
    218c:	9801      	ldr	r0, [sp, #4]
    218e:	f000 f8f9 	bl	2384 <Clock_Ip_SetScgRunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2192:	bf00      	nop
    2194:	b003      	add	sp, #12
    2196:	f85d fb04 	ldr.w	pc, [sp], #4

0000219a <Clock_Ip_SetScgRunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
static void Clock_Ip_SetScgRunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    219a:	b500      	push	{lr}
    219c:	b083      	sub	sp, #12
    219e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    21a0:	9b01      	ldr	r3, [sp, #4]
    21a2:	2b00      	cmp	r3, #0
    21a4:	d002      	beq.n	21ac <Clock_Ip_SetScgRunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivslow_TrustedCall(Config);
    21a6:	9801      	ldr	r0, [sp, #4]
    21a8:	f000 f904 	bl	23b4 <Clock_Ip_SetScgRunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    21ac:	bf00      	nop
    21ae:	b003      	add	sp, #12
    21b0:	f85d fb04 	ldr.w	pc, [sp], #4

000021b4 <Clock_Ip_SetScgVlprDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
static void Clock_Ip_SetScgVlprDivcore(Clock_Ip_DividerConfigType const* Config)
{
    21b4:	b500      	push	{lr}
    21b6:	b083      	sub	sp, #12
    21b8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    21ba:	9b01      	ldr	r3, [sp, #4]
    21bc:	2b00      	cmp	r3, #0
    21be:	d002      	beq.n	21c6 <Clock_Ip_SetScgVlprDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivcore_TrustedCall(Config);
    21c0:	9801      	ldr	r0, [sp, #4]
    21c2:	f000 f90f 	bl	23e4 <Clock_Ip_SetScgVlprDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    21c6:	bf00      	nop
    21c8:	b003      	add	sp, #12
    21ca:	f85d fb04 	ldr.w	pc, [sp], #4

000021ce <Clock_Ip_SetScgVlprDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
static void Clock_Ip_SetScgVlprDivbus(Clock_Ip_DividerConfigType const* Config)
{
    21ce:	b500      	push	{lr}
    21d0:	b083      	sub	sp, #12
    21d2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    21d4:	9b01      	ldr	r3, [sp, #4]
    21d6:	2b00      	cmp	r3, #0
    21d8:	d002      	beq.n	21e0 <Clock_Ip_SetScgVlprDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivbus_TrustedCall(Config);
    21da:	9801      	ldr	r0, [sp, #4]
    21dc:	f000 f91a 	bl	2414 <Clock_Ip_SetScgVlprDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    21e0:	bf00      	nop
    21e2:	b003      	add	sp, #12
    21e4:	f85d fb04 	ldr.w	pc, [sp], #4

000021e8 <Clock_Ip_SetScgVlprDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
static void Clock_Ip_SetScgVlprDivslow(Clock_Ip_DividerConfigType const* Config)
{
    21e8:	b500      	push	{lr}
    21ea:	b083      	sub	sp, #12
    21ec:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    21ee:	9b01      	ldr	r3, [sp, #4]
    21f0:	2b00      	cmp	r3, #0
    21f2:	d002      	beq.n	21fa <Clock_Ip_SetScgVlprDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivslow_TrustedCall(Config);
    21f4:	9801      	ldr	r0, [sp, #4]
    21f6:	f000 f925 	bl	2444 <Clock_Ip_SetScgVlprDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    21fa:	bf00      	nop
    21fc:	b003      	add	sp, #12
    21fe:	f85d fb04 	ldr.w	pc, [sp], #4

00002202 <Clock_Ip_SetScgHsrunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
static void Clock_Ip_SetScgHsrunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    2202:	b500      	push	{lr}
    2204:	b083      	sub	sp, #12
    2206:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2208:	9b01      	ldr	r3, [sp, #4]
    220a:	2b00      	cmp	r3, #0
    220c:	d002      	beq.n	2214 <Clock_Ip_SetScgHsrunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivcore_TrustedCall(Config);
    220e:	9801      	ldr	r0, [sp, #4]
    2210:	f000 f930 	bl	2474 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2214:	bf00      	nop
    2216:	b003      	add	sp, #12
    2218:	f85d fb04 	ldr.w	pc, [sp], #4

0000221c <Clock_Ip_SetScgHsrunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
static void Clock_Ip_SetScgHsrunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    221c:	b500      	push	{lr}
    221e:	b083      	sub	sp, #12
    2220:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2222:	9b01      	ldr	r3, [sp, #4]
    2224:	2b00      	cmp	r3, #0
    2226:	d002      	beq.n	222e <Clock_Ip_SetScgHsrunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivbus_TrustedCall(Config);
    2228:	9801      	ldr	r0, [sp, #4]
    222a:	f000 f93b 	bl	24a4 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    222e:	bf00      	nop
    2230:	b003      	add	sp, #12
    2232:	f85d fb04 	ldr.w	pc, [sp], #4

00002236 <Clock_Ip_SetScgHsrunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
static void Clock_Ip_SetScgHsrunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    2236:	b500      	push	{lr}
    2238:	b083      	sub	sp, #12
    223a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    223c:	9b01      	ldr	r3, [sp, #4]
    223e:	2b00      	cmp	r3, #0
    2240:	d002      	beq.n	2248 <Clock_Ip_SetScgHsrunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivslow_TrustedCall(Config);
    2242:	9801      	ldr	r0, [sp, #4]
    2244:	f000 f946 	bl	24d4 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2248:	bf00      	nop
    224a:	b003      	add	sp, #12
    224c:	f85d fb04 	ldr.w	pc, [sp], #4

00002250 <Clock_Ip_SetSimClkoutDiv>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
static void Clock_Ip_SetSimClkoutDiv(Clock_Ip_DividerConfigType const *Config)
{
    2250:	b500      	push	{lr}
    2252:	b083      	sub	sp, #12
    2254:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2256:	9b01      	ldr	r3, [sp, #4]
    2258:	2b00      	cmp	r3, #0
    225a:	d002      	beq.n	2262 <Clock_Ip_SetSimClkoutDiv+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutDiv_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutDiv_TrustedCall(Config);
    225c:	9801      	ldr	r0, [sp, #4]
    225e:	f000 f951 	bl	2504 <Clock_Ip_SetSimClkoutDiv_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2262:	bf00      	nop
    2264:	b003      	add	sp, #12
    2266:	f85d fb04 	ldr.w	pc, [sp], #4

0000226a <Clock_Ip_SetPccPcdDivFrac>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
static void Clock_Ip_SetPccPcdDivFrac(Clock_Ip_DividerConfigType const* Config)
{
    226a:	b500      	push	{lr}
    226c:	b083      	sub	sp, #12
    226e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2270:	9b01      	ldr	r3, [sp, #4]
    2272:	2b00      	cmp	r3, #0
    2274:	d002      	beq.n	227c <Clock_Ip_SetPccPcdDivFrac+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcdDivFrac_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcdDivFrac_TrustedCall(Config);
    2276:	9801      	ldr	r0, [sp, #4]
    2278:	f000 f95e 	bl	2538 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    227c:	bf00      	nop
    227e:	b003      	add	sp, #12
    2280:	f85d fb04 	ldr.w	pc, [sp], #4

00002284 <Clock_Ip_SetSimTraceDivMul>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
static void Clock_Ip_SetSimTraceDivMul(Clock_Ip_DividerConfigType const* Config)
{
    2284:	b500      	push	{lr}
    2286:	b083      	sub	sp, #12
    2288:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    228a:	9b01      	ldr	r3, [sp, #4]
    228c:	2b00      	cmp	r3, #0
    228e:	d002      	beq.n	2296 <Clock_Ip_SetSimTraceDivMul+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceDivMul_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceDivMul_TrustedCall(Config);
    2290:	9801      	ldr	r0, [sp, #4]
    2292:	f000 f98b 	bl	25ac <Clock_Ip_SetSimTraceDivMul_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2296:	bf00      	nop
    2298:	b003      	add	sp, #12
    229a:	f85d fb04 	ldr.w	pc, [sp], #4

0000229e <Clock_Ip_SetScgAsyncDiv1_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_ASYNC_DIV1
void Clock_Ip_SetScgAsyncDiv1_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    229e:	b086      	sub	sp, #24
    22a0:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    22a2:	9b01      	ldr	r3, [sp, #4]
    22a4:	681a      	ldr	r2, [r3, #0]
    22a6:	4911      	ldr	r1, [pc, #68]	; (22ec <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x4e>)
    22a8:	4613      	mov	r3, r2
    22aa:	00db      	lsls	r3, r3, #3
    22ac:	4413      	add	r3, r2
    22ae:	440b      	add	r3, r1
    22b0:	781b      	ldrb	r3, [r3, #0]
    22b2:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    22b4:	9b01      	ldr	r3, [sp, #4]
    22b6:	685b      	ldr	r3, [r3, #4]
    22b8:	4a0d      	ldr	r2, [pc, #52]	; (22f0 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x52>)
    22ba:	5cd3      	ldrb	r3, [r2, r3]
    22bc:	9304      	str	r3, [sp, #16]


    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    22be:	4a0d      	ldr	r2, [pc, #52]	; (22f4 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    22c0:	9b05      	ldr	r3, [sp, #20]
    22c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    22c6:	681b      	ldr	r3, [r3, #0]
    22c8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV1_MASK;
    22ca:	9b03      	ldr	r3, [sp, #12]
    22cc:	f023 0307 	bic.w	r3, r3, #7
    22d0:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV1_SHIFT);
    22d2:	9a03      	ldr	r2, [sp, #12]
    22d4:	9b04      	ldr	r3, [sp, #16]
    22d6:	4313      	orrs	r3, r2
    22d8:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    22da:	4a06      	ldr	r2, [pc, #24]	; (22f4 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    22dc:	9b05      	ldr	r3, [sp, #20]
    22de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    22e2:	9a03      	ldr	r2, [sp, #12]
    22e4:	601a      	str	r2, [r3, #0]
}
    22e6:	bf00      	nop
    22e8:	b006      	add	sp, #24
    22ea:	4770      	bx	lr
    22ec:	0000de74 	.word	0x0000de74
    22f0:	0000e26c 	.word	0x0000e26c
    22f4:	0000e2b0 	.word	0x0000e2b0

000022f8 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
void Clock_Ip_SetScgAsyncDiv2_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    22f8:	b086      	sub	sp, #24
    22fa:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    22fc:	9b01      	ldr	r3, [sp, #4]
    22fe:	681a      	ldr	r2, [r3, #0]
    2300:	4911      	ldr	r1, [pc, #68]	; (2348 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x50>)
    2302:	4613      	mov	r3, r2
    2304:	00db      	lsls	r3, r3, #3
    2306:	4413      	add	r3, r2
    2308:	440b      	add	r3, r1
    230a:	781b      	ldrb	r3, [r3, #0]
    230c:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    230e:	9b01      	ldr	r3, [sp, #4]
    2310:	685b      	ldr	r3, [r3, #4]
    2312:	4a0e      	ldr	r2, [pc, #56]	; (234c <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x54>)
    2314:	5cd3      	ldrb	r3, [r2, r3]
    2316:	9304      	str	r3, [sp, #16]

    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    2318:	4a0d      	ldr	r2, [pc, #52]	; (2350 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    231a:	9b05      	ldr	r3, [sp, #20]
    231c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2320:	681b      	ldr	r3, [r3, #0]
    2322:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV2_MASK;
    2324:	9b03      	ldr	r3, [sp, #12]
    2326:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    232a:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV2_SHIFT);
    232c:	9b04      	ldr	r3, [sp, #16]
    232e:	021b      	lsls	r3, r3, #8
    2330:	9a03      	ldr	r2, [sp, #12]
    2332:	4313      	orrs	r3, r2
    2334:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    2336:	4a06      	ldr	r2, [pc, #24]	; (2350 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    2338:	9b05      	ldr	r3, [sp, #20]
    233a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    233e:	9a03      	ldr	r2, [sp, #12]
    2340:	601a      	str	r2, [r3, #0]
}
    2342:	bf00      	nop
    2344:	b006      	add	sp, #24
    2346:	4770      	bx	lr
    2348:	0000de74 	.word	0x0000de74
    234c:	0000e26c 	.word	0x0000e26c
    2350:	0000e2b0 	.word	0x0000e2b0

00002354 <Clock_Ip_SetScgRunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
/* Set divider value of CORE_RUN_CLK to register */
void Clock_Ip_SetScgRunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2354:	b084      	sub	sp, #16
    2356:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    2358:	4b09      	ldr	r3, [pc, #36]	; (2380 <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    235a:	695b      	ldr	r3, [r3, #20]
    235c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVCORE_MASK;
    235e:	9b03      	ldr	r3, [sp, #12]
    2360:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2364:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVCORE_SHIFT);
    2366:	9b01      	ldr	r3, [sp, #4]
    2368:	685b      	ldr	r3, [r3, #4]
    236a:	3b01      	subs	r3, #1
    236c:	041b      	lsls	r3, r3, #16
    236e:	9a03      	ldr	r2, [sp, #12]
    2370:	4313      	orrs	r3, r2
    2372:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    2374:	4a02      	ldr	r2, [pc, #8]	; (2380 <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    2376:	9b03      	ldr	r3, [sp, #12]
    2378:	6153      	str	r3, [r2, #20]
}
    237a:	bf00      	nop
    237c:	b004      	add	sp, #16
    237e:	4770      	bx	lr
    2380:	40064000 	.word	0x40064000

00002384 <Clock_Ip_SetScgRunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
/* Set divider value of BUS_RUN_CLK to register */
void Clock_Ip_SetScgRunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2384:	b084      	sub	sp, #16
    2386:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    2388:	4b09      	ldr	r3, [pc, #36]	; (23b0 <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    238a:	695b      	ldr	r3, [r3, #20]
    238c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVBUS_MASK;
    238e:	9b03      	ldr	r3, [sp, #12]
    2390:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    2394:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVBUS_SHIFT);
    2396:	9b01      	ldr	r3, [sp, #4]
    2398:	685b      	ldr	r3, [r3, #4]
    239a:	3b01      	subs	r3, #1
    239c:	011b      	lsls	r3, r3, #4
    239e:	9a03      	ldr	r2, [sp, #12]
    23a0:	4313      	orrs	r3, r2
    23a2:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    23a4:	4a02      	ldr	r2, [pc, #8]	; (23b0 <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    23a6:	9b03      	ldr	r3, [sp, #12]
    23a8:	6153      	str	r3, [r2, #20]
}
    23aa:	bf00      	nop
    23ac:	b004      	add	sp, #16
    23ae:	4770      	bx	lr
    23b0:	40064000 	.word	0x40064000

000023b4 <Clock_Ip_SetScgRunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
/* Set divider value of SLOW_RUN_CLK to register */
void Clock_Ip_SetScgRunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    23b4:	b084      	sub	sp, #16
    23b6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    23b8:	4b09      	ldr	r3, [pc, #36]	; (23e0 <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    23ba:	695b      	ldr	r3, [r3, #20]
    23bc:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVSLOW_MASK;
    23be:	9b03      	ldr	r3, [sp, #12]
    23c0:	f023 030f 	bic.w	r3, r3, #15
    23c4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVSLOW_SHIFT);
    23c6:	9b01      	ldr	r3, [sp, #4]
    23c8:	685b      	ldr	r3, [r3, #4]
    23ca:	3b01      	subs	r3, #1
    23cc:	9a03      	ldr	r2, [sp, #12]
    23ce:	4313      	orrs	r3, r2
    23d0:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    23d2:	4a03      	ldr	r2, [pc, #12]	; (23e0 <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    23d4:	9b03      	ldr	r3, [sp, #12]
    23d6:	6153      	str	r3, [r2, #20]
}
    23d8:	bf00      	nop
    23da:	b004      	add	sp, #16
    23dc:	4770      	bx	lr
    23de:	bf00      	nop
    23e0:	40064000 	.word	0x40064000

000023e4 <Clock_Ip_SetScgVlprDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
/* Set divider value of CORE_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    23e4:	b084      	sub	sp, #16
    23e6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    23e8:	4b09      	ldr	r3, [pc, #36]	; (2410 <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    23ea:	699b      	ldr	r3, [r3, #24]
    23ec:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVCORE_MASK;
    23ee:	9b03      	ldr	r3, [sp, #12]
    23f0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    23f4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVCORE_SHIFT);
    23f6:	9b01      	ldr	r3, [sp, #4]
    23f8:	685b      	ldr	r3, [r3, #4]
    23fa:	3b01      	subs	r3, #1
    23fc:	041b      	lsls	r3, r3, #16
    23fe:	9a03      	ldr	r2, [sp, #12]
    2400:	4313      	orrs	r3, r2
    2402:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    2404:	4a02      	ldr	r2, [pc, #8]	; (2410 <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    2406:	9b03      	ldr	r3, [sp, #12]
    2408:	6193      	str	r3, [r2, #24]
}
    240a:	bf00      	nop
    240c:	b004      	add	sp, #16
    240e:	4770      	bx	lr
    2410:	40064000 	.word	0x40064000

00002414 <Clock_Ip_SetScgVlprDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
/* Set divider value of BUS_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2414:	b084      	sub	sp, #16
    2416:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    2418:	4b09      	ldr	r3, [pc, #36]	; (2440 <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    241a:	699b      	ldr	r3, [r3, #24]
    241c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVBUS_MASK;
    241e:	9b03      	ldr	r3, [sp, #12]
    2420:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    2424:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVBUS_SHIFT);
    2426:	9b01      	ldr	r3, [sp, #4]
    2428:	685b      	ldr	r3, [r3, #4]
    242a:	3b01      	subs	r3, #1
    242c:	011b      	lsls	r3, r3, #4
    242e:	9a03      	ldr	r2, [sp, #12]
    2430:	4313      	orrs	r3, r2
    2432:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    2434:	4a02      	ldr	r2, [pc, #8]	; (2440 <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    2436:	9b03      	ldr	r3, [sp, #12]
    2438:	6193      	str	r3, [r2, #24]
}
    243a:	bf00      	nop
    243c:	b004      	add	sp, #16
    243e:	4770      	bx	lr
    2440:	40064000 	.word	0x40064000

00002444 <Clock_Ip_SetScgVlprDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
/* Set divider value of SLOW_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2444:	b084      	sub	sp, #16
    2446:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    2448:	4b09      	ldr	r3, [pc, #36]	; (2470 <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    244a:	699b      	ldr	r3, [r3, #24]
    244c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVSLOW_MASK;
    244e:	9b03      	ldr	r3, [sp, #12]
    2450:	f023 030f 	bic.w	r3, r3, #15
    2454:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVSLOW_SHIFT);
    2456:	9b01      	ldr	r3, [sp, #4]
    2458:	685b      	ldr	r3, [r3, #4]
    245a:	3b01      	subs	r3, #1
    245c:	9a03      	ldr	r2, [sp, #12]
    245e:	4313      	orrs	r3, r2
    2460:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    2462:	4a03      	ldr	r2, [pc, #12]	; (2470 <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    2464:	9b03      	ldr	r3, [sp, #12]
    2466:	6193      	str	r3, [r2, #24]
}
    2468:	bf00      	nop
    246a:	b004      	add	sp, #16
    246c:	4770      	bx	lr
    246e:	bf00      	nop
    2470:	40064000 	.word	0x40064000

00002474 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
/* Set divider value of CORE_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2474:	b084      	sub	sp, #16
    2476:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    2478:	4b09      	ldr	r3, [pc, #36]	; (24a0 <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    247a:	69db      	ldr	r3, [r3, #28]
    247c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVCORE_MASK;
    247e:	9b03      	ldr	r3, [sp, #12]
    2480:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2484:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVCORE_SHIFT);
    2486:	9b01      	ldr	r3, [sp, #4]
    2488:	685b      	ldr	r3, [r3, #4]
    248a:	3b01      	subs	r3, #1
    248c:	041b      	lsls	r3, r3, #16
    248e:	9a03      	ldr	r2, [sp, #12]
    2490:	4313      	orrs	r3, r2
    2492:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    2494:	4a02      	ldr	r2, [pc, #8]	; (24a0 <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    2496:	9b03      	ldr	r3, [sp, #12]
    2498:	61d3      	str	r3, [r2, #28]
}
    249a:	bf00      	nop
    249c:	b004      	add	sp, #16
    249e:	4770      	bx	lr
    24a0:	40064000 	.word	0x40064000

000024a4 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
/* Set divider value of BUS_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    24a4:	b084      	sub	sp, #16
    24a6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    24a8:	4b09      	ldr	r3, [pc, #36]	; (24d0 <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    24aa:	69db      	ldr	r3, [r3, #28]
    24ac:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVBUS_MASK;
    24ae:	9b03      	ldr	r3, [sp, #12]
    24b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    24b4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVBUS_SHIFT);
    24b6:	9b01      	ldr	r3, [sp, #4]
    24b8:	685b      	ldr	r3, [r3, #4]
    24ba:	3b01      	subs	r3, #1
    24bc:	011b      	lsls	r3, r3, #4
    24be:	9a03      	ldr	r2, [sp, #12]
    24c0:	4313      	orrs	r3, r2
    24c2:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    24c4:	4a02      	ldr	r2, [pc, #8]	; (24d0 <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    24c6:	9b03      	ldr	r3, [sp, #12]
    24c8:	61d3      	str	r3, [r2, #28]
}
    24ca:	bf00      	nop
    24cc:	b004      	add	sp, #16
    24ce:	4770      	bx	lr
    24d0:	40064000 	.word	0x40064000

000024d4 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
/* Set divider value of SLOW_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    24d4:	b084      	sub	sp, #16
    24d6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    24d8:	4b09      	ldr	r3, [pc, #36]	; (2500 <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    24da:	69db      	ldr	r3, [r3, #28]
    24dc:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVSLOW_MASK;
    24de:	9b03      	ldr	r3, [sp, #12]
    24e0:	f023 030f 	bic.w	r3, r3, #15
    24e4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVSLOW_SHIFT);
    24e6:	9b01      	ldr	r3, [sp, #4]
    24e8:	685b      	ldr	r3, [r3, #4]
    24ea:	3b01      	subs	r3, #1
    24ec:	9a03      	ldr	r2, [sp, #12]
    24ee:	4313      	orrs	r3, r2
    24f0:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    24f2:	4a03      	ldr	r2, [pc, #12]	; (2500 <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    24f4:	9b03      	ldr	r3, [sp, #12]
    24f6:	61d3      	str	r3, [r2, #28]
}
    24f8:	bf00      	nop
    24fa:	b004      	add	sp, #16
    24fc:	4770      	bx	lr
    24fe:	bf00      	nop
    2500:	40064000 	.word	0x40064000

00002504 <Clock_Ip_SetSimClkoutDiv_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
/* Set divider value of CLKOUT0_CLK to register */
void Clock_Ip_SetSimClkoutDiv_TrustedCall(Clock_Ip_DividerConfigType const *Config)
{
    2504:	b084      	sub	sp, #16
    2506:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    2508:	4b0a      	ldr	r3, [pc, #40]	; (2534 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    250a:	685b      	ldr	r3, [r3, #4]
    250c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTDIV_MASK;
    250e:	9b03      	ldr	r3, [sp, #12]
    2510:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    2514:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CHIPCTL_CLKOUTDIV(Config->Value - 1U);
    2516:	9b01      	ldr	r3, [sp, #4]
    2518:	685b      	ldr	r3, [r3, #4]
    251a:	3b01      	subs	r3, #1
    251c:	021b      	lsls	r3, r3, #8
    251e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    2522:	9a03      	ldr	r2, [sp, #12]
    2524:	4313      	orrs	r3, r2
    2526:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    2528:	4a02      	ldr	r2, [pc, #8]	; (2534 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    252a:	9b03      	ldr	r3, [sp, #12]
    252c:	6053      	str	r3, [r2, #4]
}
    252e:	bf00      	nop
    2530:	b004      	add	sp, #16
    2532:	4770      	bx	lr
    2534:	40048000 	.word	0x40048000

00002538 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
void Clock_Ip_SetPccPcdDivFrac_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    2538:	b084      	sub	sp, #16
    253a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]];
    253c:	4919      	ldr	r1, [pc, #100]	; (25a4 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    253e:	9b01      	ldr	r3, [sp, #4]
    2540:	681a      	ldr	r2, [r3, #0]
    2542:	4819      	ldr	r0, [pc, #100]	; (25a8 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    2544:	4613      	mov	r3, r2
    2546:	00db      	lsls	r3, r3, #3
    2548:	4413      	add	r3, r2
    254a:	4403      	add	r3, r0
    254c:	3305      	adds	r3, #5
    254e:	781b      	ldrb	r3, [r3, #0]
    2550:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    2554:	9303      	str	r3, [sp, #12]
    RegValue &= ~(PCC_PCCn_PCD_MASK | PCC_PCCn_FRAC_MASK);
    2556:	9b03      	ldr	r3, [sp, #12]
    2558:	f023 030f 	bic.w	r3, r3, #15
    255c:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCD(Config->Value - 1U);                            /* Divider */
    255e:	9b01      	ldr	r3, [sp, #4]
    2560:	685b      	ldr	r3, [r3, #4]
    2562:	3b01      	subs	r3, #1
    2564:	f003 0307 	and.w	r3, r3, #7
    2568:	9a03      	ldr	r2, [sp, #12]
    256a:	4313      	orrs	r3, r2
    256c:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_FRAC((uint32)(Config->Options[0U]) - 1U);                        /* Multiplier */
    256e:	9b01      	ldr	r3, [sp, #4]
    2570:	7a1b      	ldrb	r3, [r3, #8]
    2572:	3b01      	subs	r3, #1
    2574:	00db      	lsls	r3, r3, #3
    2576:	f003 0308 	and.w	r3, r3, #8
    257a:	9a03      	ldr	r2, [sp, #12]
    257c:	4313      	orrs	r3, r2
    257e:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]] = RegValue;
    2580:	4908      	ldr	r1, [pc, #32]	; (25a4 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    2582:	9b01      	ldr	r3, [sp, #4]
    2584:	681a      	ldr	r2, [r3, #0]
    2586:	4808      	ldr	r0, [pc, #32]	; (25a8 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    2588:	4613      	mov	r3, r2
    258a:	00db      	lsls	r3, r3, #3
    258c:	4413      	add	r3, r2
    258e:	4403      	add	r3, r0
    2590:	3305      	adds	r3, #5
    2592:	781b      	ldrb	r3, [r3, #0]
    2594:	461a      	mov	r2, r3
    2596:	9b03      	ldr	r3, [sp, #12]
    2598:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    259c:	bf00      	nop
    259e:	b004      	add	sp, #16
    25a0:	4770      	bx	lr
    25a2:	bf00      	nop
    25a4:	40065000 	.word	0x40065000
    25a8:	0000de74 	.word	0x0000de74

000025ac <Clock_Ip_SetSimTraceDivMul_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
void Clock_Ip_SetSimTraceDivMul_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    25ac:	b084      	sub	sp, #16
    25ae:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    /* Disable TRACEDIVEN to configure TRACEDIV */
    IP_SIM->CLKDIV4  &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    25b0:	4b10      	ldr	r3, [pc, #64]	; (25f4 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    25b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    25b4:	4a0f      	ldr	r2, [pc, #60]	; (25f4 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    25b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    25ba:	6693      	str	r3, [r2, #104]	; 0x68
    RegValue = IP_SIM->CLKDIV4;
    25bc:	4b0d      	ldr	r3, [pc, #52]	; (25f4 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    25be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    25c0:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CLKDIV4_TRACEDIV_MASK | SIM_CLKDIV4_TRACEFRAC_MASK);
    25c2:	9b03      	ldr	r3, [sp, #12]
    25c4:	f023 030f 	bic.w	r3, r3, #15
    25c8:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    25ca:	9b01      	ldr	r3, [sp, #4]
    25cc:	685b      	ldr	r3, [r3, #4]
    25ce:	3b01      	subs	r3, #1
    25d0:	005b      	lsls	r3, r3, #1
    25d2:	f003 020e 	and.w	r2, r3, #14
                     SIM_CLKDIV4_TRACEFRAC((uint32)(Config->Options[0U]) - 1U);                /* Multiplier */
    25d6:	9b01      	ldr	r3, [sp, #4]
    25d8:	7a1b      	ldrb	r3, [r3, #8]
    25da:	3b01      	subs	r3, #1
    25dc:	f003 0301 	and.w	r3, r3, #1
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    25e0:	4313      	orrs	r3, r2
    25e2:	9a03      	ldr	r2, [sp, #12]
    25e4:	4313      	orrs	r3, r2
    25e6:	9303      	str	r3, [sp, #12]
    IP_SIM->CLKDIV4 = RegValue;
    25e8:	4a02      	ldr	r2, [pc, #8]	; (25f4 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    25ea:	9b03      	ldr	r3, [sp, #12]
    25ec:	6693      	str	r3, [r2, #104]	; 0x68
}
    25ee:	bf00      	nop
    25f0:	b004      	add	sp, #16
    25f2:	4770      	bx	lr
    25f4:	40048000 	.word	0x40048000

000025f8 <Clock_Ip_Callback_DividerTriggerEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerTriggerEmpty(Clock_Ip_DividerTriggerConfigType const* Config)
{
    25f8:	b082      	sub	sp, #8
    25fa:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    25fc:	bf00      	nop
    25fe:	b002      	add	sp, #8
    2600:	4770      	bx	lr
	...

00002604 <Clock_Ip_ExternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ExternalOscillatorEmpty(Clock_Ip_XoscConfigType const* Config)
{
    2604:	b082      	sub	sp, #8
    2606:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    2608:	bf00      	nop
    260a:	b002      	add	sp, #8
    260c:	4770      	bx	lr

0000260e <Clock_Ip_DisableClockIpExternalOscillatorEmpty>:
static void Clock_Ip_DisableClockIpExternalOscillatorEmpty(Clock_Ip_NameType XoscName)
{
    260e:	b082      	sub	sp, #8
    2610:	9001      	str	r0, [sp, #4]
    (void)XoscName;
    /* No implementation */
}
    2612:	bf00      	nop
    2614:	b002      	add	sp, #8
    2616:	4770      	bx	lr

00002618 <Clock_Ip_ResetSOSC>:



#ifdef CLOCK_IP_SOSC_ENABLE
static void Clock_Ip_ResetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    2618:	b500      	push	{lr}
    261a:	b083      	sub	sp, #12
    261c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    261e:	9b01      	ldr	r3, [sp, #4]
    2620:	2b00      	cmp	r3, #0
    2622:	d002      	beq.n	262a <Clock_Ip_ResetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSOSC_TrustedCall(Config);
    2624:	9801      	ldr	r0, [sp, #4]
    2626:	f000 f86a 	bl	26fe <Clock_Ip_ResetSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    262a:	bf00      	nop
    262c:	b003      	add	sp, #12
    262e:	f85d fb04 	ldr.w	pc, [sp], #4

00002632 <Clock_Ip_SetSOSC>:
static void Clock_Ip_SetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    2632:	b500      	push	{lr}
    2634:	b083      	sub	sp, #12
    2636:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2638:	9b01      	ldr	r3, [sp, #4]
    263a:	2b00      	cmp	r3, #0
    263c:	d002      	beq.n	2644 <Clock_Ip_SetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_SetSOSC_TrustedCall(Config);
    263e:	9801      	ldr	r0, [sp, #4]
    2640:	f000 f884 	bl	274c <Clock_Ip_SetSOSC_TrustedCall>
    #if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
    #endif
    #endif
    }
}
    2644:	bf00      	nop
    2646:	b003      	add	sp, #12
    2648:	f85d fb04 	ldr.w	pc, [sp], #4

0000264c <Clock_Ip_CompleteSOSC>:
static void Clock_Ip_CompleteSOSC(Clock_Ip_XoscConfigType const* Config)
{
    264c:	b500      	push	{lr}
    264e:	b089      	sub	sp, #36	; 0x24
    2650:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    2652:	2300      	movs	r3, #0
    2654:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 SoscStatus;

    if (NULL_PTR != Config)
    2658:	9b01      	ldr	r3, [sp, #4]
    265a:	2b00      	cmp	r3, #0
    265c:	d031      	beq.n	26c2 <Clock_Ip_CompleteSOSC+0x76>
    {
        /* Configure SOSC. */
        if ((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) != 0U)
    265e:	4b1b      	ldr	r3, [pc, #108]	; (26cc <Clock_Ip_CompleteSOSC+0x80>)
    2660:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2664:	f003 0301 	and.w	r3, r3, #1
    2668:	2b00      	cmp	r3, #0
    266a:	d02a      	beq.n	26c2 <Clock_Ip_CompleteSOSC+0x76>
        {
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    266c:	aa03      	add	r2, sp, #12
    266e:	a904      	add	r1, sp, #16
    2670:	a805      	add	r0, sp, #20
    2672:	f24c 3350 	movw	r3, #50000	; 0xc350
    2676:	f7ff fd1d 	bl	20b4 <Clock_Ip_StartTimeout>
            /* Wait until ircosc is locked */
            do
            {
                SoscStatus = (((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCVLD_MASK) >> SCG_SOSCCSR_SOSCVLD_SHIFT));
    267a:	4b14      	ldr	r3, [pc, #80]	; (26cc <Clock_Ip_CompleteSOSC+0x80>)
    267c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2680:	0e1b      	lsrs	r3, r3, #24
    2682:	f003 0301 	and.w	r3, r3, #1
    2686:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    2688:	9a03      	ldr	r2, [sp, #12]
    268a:	a904      	add	r1, sp, #16
    268c:	ab05      	add	r3, sp, #20
    268e:	4618      	mov	r0, r3
    2690:	f7ff fd2a 	bl	20e8 <Clock_Ip_TimeoutExpired>
    2694:	4603      	mov	r3, r0
    2696:	f88d 301f 	strb.w	r3, [sp, #31]
            }
            while ((0U == SoscStatus) && (FALSE == TimeoutOccurred));
    269a:	9b06      	ldr	r3, [sp, #24]
    269c:	2b00      	cmp	r3, #0
    269e:	d106      	bne.n	26ae <Clock_Ip_CompleteSOSC+0x62>
    26a0:	f89d 301f 	ldrb.w	r3, [sp, #31]
    26a4:	f083 0301 	eor.w	r3, r3, #1
    26a8:	b2db      	uxtb	r3, r3
    26aa:	2b00      	cmp	r3, #0
    26ac:	d1e5      	bne.n	267a <Clock_Ip_CompleteSOSC+0x2e>

            if (FALSE != TimeoutOccurred)
    26ae:	f89d 301f 	ldrb.w	r3, [sp, #31]
    26b2:	2b00      	cmp	r3, #0
    26b4:	d005      	beq.n	26c2 <Clock_Ip_CompleteSOSC+0x76>
            {
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    26b6:	9b01      	ldr	r3, [sp, #4]
    26b8:	681b      	ldr	r3, [r3, #0]
    26ba:	4619      	mov	r1, r3
    26bc:	2001      	movs	r0, #1
    26be:	f7ff fce9 	bl	2094 <Clock_Ip_ReportClockErrors>
        (void)StartTime;
        (void)ElapsedTime;
        (void)TimeoutTicks;
        (void)SoscStatus;
    }
}
    26c2:	bf00      	nop
    26c4:	b009      	add	sp, #36	; 0x24
    26c6:	f85d fb04 	ldr.w	pc, [sp], #4
    26ca:	bf00      	nop
    26cc:	40064000 	.word	0x40064000

000026d0 <Clock_Ip_DisableSOSC>:
static void Clock_Ip_DisableSOSC(Clock_Ip_NameType XoscName)
{
    26d0:	b500      	push	{lr}
    26d2:	b083      	sub	sp, #12
    26d4:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSOSC_TrustedCall,(XoscName));
  #else
    Clock_Ip_DisableSOSC_TrustedCall(XoscName);
    26d6:	9801      	ldr	r0, [sp, #4]
    26d8:	f000 f8c0 	bl	285c <Clock_Ip_DisableSOSC_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    26dc:	bf00      	nop
    26de:	b003      	add	sp, #12
    26e0:	f85d fb04 	ldr.w	pc, [sp], #4

000026e4 <Clock_Ip_EnableSOSC>:
static void Clock_Ip_EnableSOSC(Clock_Ip_XoscConfigType const* Config)
{
    26e4:	b500      	push	{lr}
    26e6:	b083      	sub	sp, #12
    26e8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    26ea:	9b01      	ldr	r3, [sp, #4]
    26ec:	2b00      	cmp	r3, #0
    26ee:	d002      	beq.n	26f6 <Clock_Ip_EnableSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSOSC_TrustedCall(Config);
    26f0:	9801      	ldr	r0, [sp, #4]
    26f2:	f000 f8c3 	bl	287c <Clock_Ip_EnableSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    26f6:	bf00      	nop
    26f8:	b003      	add	sp, #12
    26fa:	f85d fb04 	ldr.w	pc, [sp], #4

000026fe <Clock_Ip_ResetSOSC_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SOSC_ENABLE
void Clock_Ip_ResetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    26fe:	b082      	sub	sp, #8
    2700:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_LK_MASK));
    2702:	4b11      	ldr	r3, [pc, #68]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    2704:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2708:	4a0f      	ldr	r2, [pc, #60]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    270a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    270e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCM_MASK));
    2712:	4b0d      	ldr	r3, [pc, #52]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    2714:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2718:	4a0b      	ldr	r2, [pc, #44]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    271a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    271e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor reset*/
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCMRE_MASK));
    2722:	4b09      	ldr	r3, [pc, #36]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    2724:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2728:	4a07      	ldr	r2, [pc, #28]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    272a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    272e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCEN_MASK));
    2732:	4b05      	ldr	r3, [pc, #20]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    2734:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2738:	4a03      	ldr	r2, [pc, #12]	; (2748 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    273a:	f023 0301 	bic.w	r3, r3, #1
    273e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    2742:	bf00      	nop
    2744:	b002      	add	sp, #8
    2746:	4770      	bx	lr
    2748:	40064000 	.word	0x40064000

0000274c <Clock_Ip_SetSOSC_TrustedCall>:
void Clock_Ip_SetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    274c:	b082      	sub	sp, #8
    274e:	9001      	str	r0, [sp, #4]
    /* Configure SOSC. */
    if (1U == Config->Enable)
    2750:	9b01      	ldr	r3, [sp, #4]
    2752:	891b      	ldrh	r3, [r3, #8]
    2754:	2b01      	cmp	r3, #1
    2756:	d174      	bne.n	2842 <Clock_Ip_SetSOSC_TrustedCall+0xf6>
#ifdef CLOCK_IP_GET_FREQUENCY_API
#if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
#endif
#endif
        switch(Config->Gain)
    2758:	9b01      	ldr	r3, [sp, #4]
    275a:	7bdb      	ldrb	r3, [r3, #15]
    275c:	2b00      	cmp	r3, #0
    275e:	d002      	beq.n	2766 <Clock_Ip_SetSOSC_TrustedCall+0x1a>
    2760:	2b01      	cmp	r3, #1
    2762:	d009      	beq.n	2778 <Clock_Ip_SetSOSC_TrustedCall+0x2c>
            default:
            {
                /* Invalid configuration element */
                CLOCK_IP_DEV_ASSERT(FALSE);
            }
            break;
    2764:	e011      	b.n	278a <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_HGO_MASK;
    2766:	4b39      	ldr	r3, [pc, #228]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2768:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    276c:	4a37      	ldr	r2, [pc, #220]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    276e:	f023 0308 	bic.w	r3, r3, #8
    2772:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    2776:	e008      	b.n	278a <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG |= SCG_SOSCCFG_HGO_MASK;
    2778:	4b34      	ldr	r3, [pc, #208]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    277a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    277e:	4a33      	ldr	r2, [pc, #204]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2780:	f043 0308 	orr.w	r3, r3, #8
    2784:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    2788:	bf00      	nop
        }


        IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_RANGE_MASK;
    278a:	4b30      	ldr	r3, [pc, #192]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    278c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    2790:	4a2e      	ldr	r2, [pc, #184]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2792:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    2796:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

        if ((Config->Freq >= 4000000U) && (Config->Freq < 8000000U))
    279a:	9b01      	ldr	r3, [sp, #4]
    279c:	685b      	ldr	r3, [r3, #4]
    279e:	4a2c      	ldr	r2, [pc, #176]	; (2850 <Clock_Ip_SetSOSC_TrustedCall+0x104>)
    27a0:	4293      	cmp	r3, r2
    27a2:	d90d      	bls.n	27c0 <Clock_Ip_SetSOSC_TrustedCall+0x74>
    27a4:	9b01      	ldr	r3, [sp, #4]
    27a6:	685b      	ldr	r3, [r3, #4]
    27a8:	4a2a      	ldr	r2, [pc, #168]	; (2854 <Clock_Ip_SetSOSC_TrustedCall+0x108>)
    27aa:	4293      	cmp	r3, r2
    27ac:	d208      	bcs.n	27c0 <Clock_Ip_SetSOSC_TrustedCall+0x74>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(2U);
    27ae:	4b27      	ldr	r3, [pc, #156]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    27b4:	4a25      	ldr	r2, [pc, #148]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27b6:	f043 0320 	orr.w	r3, r3, #32
    27ba:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    27be:	e007      	b.n	27d0 <Clock_Ip_SetSOSC_TrustedCall+0x84>
        }
        else
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(3U);
    27c0:	4b22      	ldr	r3, [pc, #136]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    27c6:	4a21      	ldr	r2, [pc, #132]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27c8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
    27cc:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }

        if (0U == Config->BypassOption)
    27d0:	9b01      	ldr	r3, [sp, #4]
    27d2:	7b1b      	ldrb	r3, [r3, #12]
    27d4:	2b00      	cmp	r3, #0
    27d6:	d108      	bne.n	27ea <Clock_Ip_SetSOSC_TrustedCall+0x9e>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_EREFS_MASK;
    27d8:	4b1c      	ldr	r3, [pc, #112]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27da:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    27de:	4a1b      	ldr	r2, [pc, #108]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27e0:	f043 0304 	orr.w	r3, r3, #4
    27e4:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    27e8:	e007      	b.n	27fa <Clock_Ip_SetSOSC_TrustedCall+0xae>
        }
        else
        {
            IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_EREFS_MASK;
    27ea:	4b18      	ldr	r3, [pc, #96]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27ec:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    27f0:	4a16      	ldr	r2, [pc, #88]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    27f2:	f023 0304 	bic.w	r3, r3, #4
    27f6:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }


        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    27fa:	9b01      	ldr	r3, [sp, #4]
    27fc:	7c1b      	ldrb	r3, [r3, #16]
    27fe:	2b02      	cmp	r3, #2
    2800:	d011      	beq.n	2826 <Clock_Ip_SetSOSC_TrustedCall+0xda>
    2802:	2b02      	cmp	r3, #2
    2804:	dc14      	bgt.n	2830 <Clock_Ip_SetSOSC_TrustedCall+0xe4>
    2806:	2b00      	cmp	r3, #0
    2808:	d002      	beq.n	2810 <Clock_Ip_SetSOSC_TrustedCall+0xc4>
    280a:	2b01      	cmp	r3, #1
    280c:	d005      	beq.n	281a <Clock_Ip_SetSOSC_TrustedCall+0xce>
    280e:	e00f      	b.n	2830 <Clock_Ip_SetSOSC_TrustedCall+0xe4>
        {
#ifdef CLOCK_IP_HAS_MONITOR_DISABLE
            case CLOCK_IP_HAS_MONITOR_DISABLE:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    2810:	4b0e      	ldr	r3, [pc, #56]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2812:	2201      	movs	r2, #1
    2814:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(0UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    2818:	e014      	b.n	2844 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_INT
            case CLOCK_IP_HAS_MONITOR_INT:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    281a:	4b0c      	ldr	r3, [pc, #48]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    281c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    2820:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    2824:	e00e      	b.n	2844 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_RESET
            case CLOCK_IP_HAS_MONITOR_RESET:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    2826:	4b09      	ldr	r3, [pc, #36]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2828:	4a0b      	ldr	r2, [pc, #44]	; (2858 <Clock_Ip_SetSOSC_TrustedCall+0x10c>)
    282a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(1UL);
            }
            break;
    282e:	e009      	b.n	2844 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
            default:
                /* Enable SOSC. */
                IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    2830:	4b06      	ldr	r3, [pc, #24]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2832:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2836:	4a05      	ldr	r2, [pc, #20]	; (284c <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    2838:	f043 0301 	orr.w	r3, r3, #1
    283c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    2840:	e000      	b.n	2844 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
        }
    }
    2842:	bf00      	nop
}
    2844:	bf00      	nop
    2846:	b002      	add	sp, #8
    2848:	4770      	bx	lr
    284a:	bf00      	nop
    284c:	40064000 	.word	0x40064000
    2850:	003d08ff 	.word	0x003d08ff
    2854:	007a1200 	.word	0x007a1200
    2858:	00030001 	.word	0x00030001

0000285c <Clock_Ip_DisableSOSC_TrustedCall>:

void Clock_Ip_DisableSOSC_TrustedCall(Clock_Ip_NameType XoscName)
{
    285c:	b082      	sub	sp, #8
    285e:	9001      	str	r0, [sp, #4]
    (void)XoscName;

    /* Disable SOSC. */
    IP_SCG->SOSCCSR &= ~SCG_SOSCCSR_SOSCEN_MASK;
    2860:	4b05      	ldr	r3, [pc, #20]	; (2878 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    2862:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2866:	4a04      	ldr	r2, [pc, #16]	; (2878 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    2868:	f023 0301 	bic.w	r3, r3, #1
    286c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    2870:	bf00      	nop
    2872:	b002      	add	sp, #8
    2874:	4770      	bx	lr
    2876:	bf00      	nop
    2878:	40064000 	.word	0x40064000

0000287c <Clock_Ip_EnableSOSC_TrustedCall>:

void Clock_Ip_EnableSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    287c:	b082      	sub	sp, #8
    287e:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    2880:	9b01      	ldr	r3, [sp, #4]
    2882:	891b      	ldrh	r3, [r3, #8]
    2884:	2b01      	cmp	r3, #1
    2886:	d107      	bne.n	2898 <Clock_Ip_EnableSOSC_TrustedCall+0x1c>
    {
        /* Enable SOSC. */
        IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    2888:	4b05      	ldr	r3, [pc, #20]	; (28a0 <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    288a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    288e:	4a04      	ldr	r2, [pc, #16]	; (28a0 <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    2890:	f043 0301 	orr.w	r3, r3, #1
    2894:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }
}
    2898:	bf00      	nop
    289a:	b002      	add	sp, #8
    289c:	4770      	bx	lr
    289e:	bf00      	nop
    28a0:	40064000 	.word	0x40064000

000028a4 <Clock_Ip_CallbackFracDivEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackFracDivEmpty(Clock_Ip_FracDivConfigType const* Config)
{
    28a4:	b082      	sub	sp, #8
    28a6:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    28a8:	bf00      	nop
    28aa:	b002      	add	sp, #8
    28ac:	4770      	bx	lr

000028ae <Clock_Ip_CallbackFracDivEmptyComplete>:

static Clock_Ip_DfsStatusType Clock_Ip_CallbackFracDivEmptyComplete(Clock_Ip_NameType DfsName)
{
    28ae:	b082      	sub	sp, #8
    28b0:	9001      	str	r0, [sp, #4]
    (void)DfsName;
    /* No implementation */
    return STATUS_DFS_NOT_ENABLED;
    28b2:	2300      	movs	r3, #0
}
    28b4:	4618      	mov	r0, r3
    28b6:	b002      	add	sp, #8
    28b8:	4770      	bx	lr

000028ba <Clock_Ip_SetExternalSignalFrequency>:
#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

/* Set frequency value for External Signal */
void Clock_Ip_SetExternalSignalFrequency(Clock_Ip_NameType SignalName, uint32 Frequency)
{
    28ba:	b082      	sub	sp, #8
    28bc:	9001      	str	r0, [sp, #4]
    28be:	9100      	str	r1, [sp, #0]
    }
#else
    (void)SignalName;
    (void)Frequency;
#endif
}
    28c0:	bf00      	nop
    28c2:	b002      	add	sp, #8
    28c4:	4770      	bx	lr
	...

000028c8 <Clock_Ip_ClockSetGateEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockSetGateEmpty(Clock_Ip_GateConfigType const* Config)
{
    28c8:	b082      	sub	sp, #8
    28ca:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    28cc:	bf00      	nop
    28ce:	b002      	add	sp, #8
    28d0:	4770      	bx	lr

000028d2 <Clock_Ip_ClockUpdateGateEmpty>:
static void Clock_Ip_ClockUpdateGateEmpty(Clock_Ip_NameType ClockName, boolean Gate)
{
    28d2:	b082      	sub	sp, #8
    28d4:	9001      	str	r0, [sp, #4]
    28d6:	460b      	mov	r3, r1
    28d8:	f88d 3003 	strb.w	r3, [sp, #3]
    (void)ClockName;
    (void)Gate;
    /* No implementation */
}
    28dc:	bf00      	nop
    28de:	b002      	add	sp, #8
    28e0:	4770      	bx	lr

000028e2 <Clock_Ip_ClockSetSimLPO1KEnable>:

#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
static void Clock_Ip_ClockSetSimLPO1KEnable(Clock_Ip_GateConfigType const* Config)
{
    28e2:	b500      	push	{lr}
    28e4:	b083      	sub	sp, #12
    28e6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    28e8:	9b01      	ldr	r3, [sp, #4]
    28ea:	2b00      	cmp	r3, #0
    28ec:	d002      	beq.n	28f4 <Clock_Ip_ClockSetSimLPO1KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Config);
    28ee:	9801      	ldr	r0, [sp, #4]
    28f0:	f000 f8e7 	bl	2ac2 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    28f4:	bf00      	nop
    28f6:	b003      	add	sp, #12
    28f8:	f85d fb04 	ldr.w	pc, [sp], #4

000028fc <Clock_Ip_ClockUpdateSimLPO1KEnable>:

static void Clock_Ip_ClockUpdateSimLPO1KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    28fc:	b500      	push	{lr}
    28fe:	b085      	sub	sp, #20
    2900:	9001      	str	r0, [sp, #4]
    2902:	460b      	mov	r3, r1
    2904:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    2908:	9b01      	ldr	r3, [sp, #4]
    290a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    290c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2910:	2b00      	cmp	r3, #0
    2912:	d003      	beq.n	291c <Clock_Ip_ClockUpdateSimLPO1KEnable+0x20>
    {
        Config.Enable = 0U;
    2914:	2300      	movs	r3, #0
    2916:	f8ad 300c 	strh.w	r3, [sp, #12]
    291a:	e002      	b.n	2922 <Clock_Ip_ClockUpdateSimLPO1KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    291c:	2301      	movs	r3, #1
    291e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO1KEnable(&Config);
    2922:	ab02      	add	r3, sp, #8
    2924:	4618      	mov	r0, r3
    2926:	f7ff ffdc 	bl	28e2 <Clock_Ip_ClockSetSimLPO1KEnable>
}
    292a:	bf00      	nop
    292c:	b005      	add	sp, #20
    292e:	f85d fb04 	ldr.w	pc, [sp], #4

00002932 <Clock_Ip_ClockSetSimLPO32KEnable>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
static void Clock_Ip_ClockSetSimLPO32KEnable(Clock_Ip_GateConfigType const* Config)
{
    2932:	b500      	push	{lr}
    2934:	b083      	sub	sp, #12
    2936:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2938:	9b01      	ldr	r3, [sp, #4]
    293a:	2b00      	cmp	r3, #0
    293c:	d002      	beq.n	2944 <Clock_Ip_ClockSetSimLPO32KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Config);
    293e:	9801      	ldr	r0, [sp, #4]
    2940:	f000 f8d6 	bl	2af0 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2944:	bf00      	nop
    2946:	b003      	add	sp, #12
    2948:	f85d fb04 	ldr.w	pc, [sp], #4

0000294c <Clock_Ip_ClockUpdateSimLPO32KEnable>:
static void Clock_Ip_ClockUpdateSimLPO32KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    294c:	b500      	push	{lr}
    294e:	b085      	sub	sp, #20
    2950:	9001      	str	r0, [sp, #4]
    2952:	460b      	mov	r3, r1
    2954:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    2958:	9b01      	ldr	r3, [sp, #4]
    295a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    295c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2960:	2b00      	cmp	r3, #0
    2962:	d003      	beq.n	296c <Clock_Ip_ClockUpdateSimLPO32KEnable+0x20>
    {
        Config.Enable = 0U;
    2964:	2300      	movs	r3, #0
    2966:	f8ad 300c 	strh.w	r3, [sp, #12]
    296a:	e002      	b.n	2972 <Clock_Ip_ClockUpdateSimLPO32KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    296c:	2301      	movs	r3, #1
    296e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO32KEnable(&Config);
    2972:	ab02      	add	r3, sp, #8
    2974:	4618      	mov	r0, r3
    2976:	f7ff ffdc 	bl	2932 <Clock_Ip_ClockSetSimLPO32KEnable>
}
    297a:	bf00      	nop
    297c:	b005      	add	sp, #20
    297e:	f85d fb04 	ldr.w	pc, [sp], #4

00002982 <Clock_Ip_ClockSetSimClkoutEnable>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
static void Clock_Ip_ClockSetSimClkoutEnable(Clock_Ip_GateConfigType const* Config)
{
    2982:	b500      	push	{lr}
    2984:	b083      	sub	sp, #12
    2986:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2988:	9b01      	ldr	r3, [sp, #4]
    298a:	2b00      	cmp	r3, #0
    298c:	d002      	beq.n	2994 <Clock_Ip_ClockSetSimClkoutEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimClkoutEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Config);
    298e:	9801      	ldr	r0, [sp, #4]
    2990:	f000 f8c6 	bl	2b20 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2994:	bf00      	nop
    2996:	b003      	add	sp, #12
    2998:	f85d fb04 	ldr.w	pc, [sp], #4

0000299c <Clock_Ip_ClockUpdateSimClkoutEnable>:
static void Clock_Ip_ClockUpdateSimClkoutEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    299c:	b500      	push	{lr}
    299e:	b085      	sub	sp, #20
    29a0:	9001      	str	r0, [sp, #4]
    29a2:	460b      	mov	r3, r1
    29a4:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    29a8:	9b01      	ldr	r3, [sp, #4]
    29aa:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    29ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
    29b0:	2b00      	cmp	r3, #0
    29b2:	d003      	beq.n	29bc <Clock_Ip_ClockUpdateSimClkoutEnable+0x20>
    {
        Config.Enable = 0U;
    29b4:	2300      	movs	r3, #0
    29b6:	f8ad 300c 	strh.w	r3, [sp, #12]
    29ba:	e002      	b.n	29c2 <Clock_Ip_ClockUpdateSimClkoutEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    29bc:	2301      	movs	r3, #1
    29be:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimClkoutEnable(&Config);
    29c2:	ab02      	add	r3, sp, #8
    29c4:	4618      	mov	r0, r3
    29c6:	f7ff ffdc 	bl	2982 <Clock_Ip_ClockSetSimClkoutEnable>
}
    29ca:	bf00      	nop
    29cc:	b005      	add	sp, #20
    29ce:	f85d fb04 	ldr.w	pc, [sp], #4

000029d2 <Clock_Ip_ClockSetPccCgcEnable>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
static void Clock_Ip_ClockSetPccCgcEnable(Clock_Ip_GateConfigType const* Config)
{
    29d2:	b500      	push	{lr}
    29d4:	b083      	sub	sp, #12
    29d6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    29d8:	9b01      	ldr	r3, [sp, #4]
    29da:	2b00      	cmp	r3, #0
    29dc:	d002      	beq.n	29e4 <Clock_Ip_ClockSetPccCgcEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetPccCgcEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Config);
    29de:	9801      	ldr	r0, [sp, #4]
    29e0:	f000 f8b6 	bl	2b50 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    29e4:	bf00      	nop
    29e6:	b003      	add	sp, #12
    29e8:	f85d fb04 	ldr.w	pc, [sp], #4

000029ec <Clock_Ip_ClockUpdatePccCgcEnable>:
static void Clock_Ip_ClockUpdatePccCgcEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    29ec:	b500      	push	{lr}
    29ee:	b085      	sub	sp, #20
    29f0:	9001      	str	r0, [sp, #4]
    29f2:	460b      	mov	r3, r1
    29f4:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    29f8:	9b01      	ldr	r3, [sp, #4]
    29fa:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    29fc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2a00:	2b00      	cmp	r3, #0
    2a02:	d003      	beq.n	2a0c <Clock_Ip_ClockUpdatePccCgcEnable+0x20>
    {
        Config.Enable = 0U;
    2a04:	2300      	movs	r3, #0
    2a06:	f8ad 300c 	strh.w	r3, [sp, #12]
    2a0a:	e002      	b.n	2a12 <Clock_Ip_ClockUpdatePccCgcEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    2a0c:	2301      	movs	r3, #1
    2a0e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetPccCgcEnable(&Config);
    2a12:	ab02      	add	r3, sp, #8
    2a14:	4618      	mov	r0, r3
    2a16:	f7ff ffdc 	bl	29d2 <Clock_Ip_ClockSetPccCgcEnable>
}
    2a1a:	bf00      	nop
    2a1c:	b005      	add	sp, #20
    2a1e:	f85d fb04 	ldr.w	pc, [sp], #4

00002a22 <Clock_Ip_ClockSetSimGate>:

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
#define SIM_PLATCGC_CGC_SHIFT(x)   (x)
#define SIM_PLATCGC_CGC_MASK(x)  ((uint32)1U << (x))
static void Clock_Ip_ClockSetSimGate(Clock_Ip_GateConfigType const* Config)
{
    2a22:	b500      	push	{lr}
    2a24:	b083      	sub	sp, #12
    2a26:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2a28:	9b01      	ldr	r3, [sp, #4]
    2a2a:	2b00      	cmp	r3, #0
    2a2c:	d002      	beq.n	2a34 <Clock_Ip_ClockSetSimGate+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimGate_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimGate_TrustedCall(Config);
    2a2e:	9801      	ldr	r0, [sp, #4]
    2a30:	f000 f8bc 	bl	2bac <Clock_Ip_ClockSetSimGate_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2a34:	bf00      	nop
    2a36:	b003      	add	sp, #12
    2a38:	f85d fb04 	ldr.w	pc, [sp], #4

00002a3c <Clock_Ip_ClockUpdateSimGate>:
static void Clock_Ip_ClockUpdateSimGate(Clock_Ip_NameType ClockName, boolean Gate)
{
    2a3c:	b500      	push	{lr}
    2a3e:	b085      	sub	sp, #20
    2a40:	9001      	str	r0, [sp, #4]
    2a42:	460b      	mov	r3, r1
    2a44:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    2a48:	9b01      	ldr	r3, [sp, #4]
    2a4a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    2a4c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2a50:	2b00      	cmp	r3, #0
    2a52:	d003      	beq.n	2a5c <Clock_Ip_ClockUpdateSimGate+0x20>
    {
        Config.Enable = 0U;
    2a54:	2300      	movs	r3, #0
    2a56:	f8ad 300c 	strh.w	r3, [sp, #12]
    2a5a:	e002      	b.n	2a62 <Clock_Ip_ClockUpdateSimGate+0x26>
    }
    else
    {
        Config.Enable = 1U;
    2a5c:	2301      	movs	r3, #1
    2a5e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimGate(&Config);
    2a62:	ab02      	add	r3, sp, #8
    2a64:	4618      	mov	r0, r3
    2a66:	f7ff ffdc 	bl	2a22 <Clock_Ip_ClockSetSimGate>
}
    2a6a:	bf00      	nop
    2a6c:	b005      	add	sp, #20
    2a6e:	f85d fb04 	ldr.w	pc, [sp], #4

00002a72 <Clock_Ip_ClockSetSimTraceEnable>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
static void Clock_Ip_ClockSetSimTraceEnable(Clock_Ip_GateConfigType const* Config)
{
    2a72:	b500      	push	{lr}
    2a74:	b083      	sub	sp, #12
    2a76:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2a78:	9b01      	ldr	r3, [sp, #4]
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d002      	beq.n	2a84 <Clock_Ip_ClockSetSimTraceEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimTraceEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Config);
    2a7e:	9801      	ldr	r0, [sp, #4]
    2a80:	f000 f8c0 	bl	2c04 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2a84:	bf00      	nop
    2a86:	b003      	add	sp, #12
    2a88:	f85d fb04 	ldr.w	pc, [sp], #4

00002a8c <Clock_Ip_ClockUpdateSimTraceEnable>:

static void Clock_Ip_ClockUpdateSimTraceEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    2a8c:	b500      	push	{lr}
    2a8e:	b085      	sub	sp, #20
    2a90:	9001      	str	r0, [sp, #4]
    2a92:	460b      	mov	r3, r1
    2a94:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    2a98:	9b01      	ldr	r3, [sp, #4]
    2a9a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    2a9c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2aa0:	2b00      	cmp	r3, #0
    2aa2:	d003      	beq.n	2aac <Clock_Ip_ClockUpdateSimTraceEnable+0x20>
    {
        Config.Enable = 0U;
    2aa4:	2300      	movs	r3, #0
    2aa6:	f8ad 300c 	strh.w	r3, [sp, #12]
    2aaa:	e002      	b.n	2ab2 <Clock_Ip_ClockUpdateSimTraceEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    2aac:	2301      	movs	r3, #1
    2aae:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimTraceEnable(&Config);
    2ab2:	ab02      	add	r3, sp, #8
    2ab4:	4618      	mov	r0, r3
    2ab6:	f7ff ffdc 	bl	2a72 <Clock_Ip_ClockSetSimTraceEnable>
}
    2aba:	bf00      	nop
    2abc:	b005      	add	sp, #20
    2abe:	f85d fb04 	ldr.w	pc, [sp], #4

00002ac2 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2ac2:	b084      	sub	sp, #16
    2ac4:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    2ac6:	4b09      	ldr	r3, [pc, #36]	; (2aec <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    2ac8:	691b      	ldr	r3, [r3, #16]
    2aca:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO1KCLKEN_MASK;
    2acc:	9b03      	ldr	r3, [sp, #12]
    2ace:	f023 0301 	bic.w	r3, r3, #1
    2ad2:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    2ad4:	9b01      	ldr	r3, [sp, #4]
    2ad6:	889b      	ldrh	r3, [r3, #4]
    2ad8:	461a      	mov	r2, r3
    2ada:	9b03      	ldr	r3, [sp, #12]
    2adc:	4313      	orrs	r3, r2
    2ade:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    2ae0:	4a02      	ldr	r2, [pc, #8]	; (2aec <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    2ae2:	9b03      	ldr	r3, [sp, #12]
    2ae4:	6113      	str	r3, [r2, #16]
}
    2ae6:	bf00      	nop
    2ae8:	b004      	add	sp, #16
    2aea:	4770      	bx	lr
    2aec:	40048000 	.word	0x40048000

00002af0 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2af0:	b084      	sub	sp, #16
    2af2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    2af4:	4b09      	ldr	r3, [pc, #36]	; (2b1c <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    2af6:	691b      	ldr	r3, [r3, #16]
    2af8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO32KCLKEN_MASK;
    2afa:	9b03      	ldr	r3, [sp, #12]
    2afc:	f023 0302 	bic.w	r3, r3, #2
    2b00:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    2b02:	9b01      	ldr	r3, [sp, #4]
    2b04:	889b      	ldrh	r3, [r3, #4]
    2b06:	005b      	lsls	r3, r3, #1
    2b08:	9a03      	ldr	r2, [sp, #12]
    2b0a:	4313      	orrs	r3, r2
    2b0c:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    2b0e:	4a03      	ldr	r2, [pc, #12]	; (2b1c <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    2b10:	9b03      	ldr	r3, [sp, #12]
    2b12:	6113      	str	r3, [r2, #16]
}
    2b14:	bf00      	nop
    2b16:	b004      	add	sp, #16
    2b18:	4770      	bx	lr
    2b1a:	bf00      	nop
    2b1c:	40048000 	.word	0x40048000

00002b20 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2b20:	b084      	sub	sp, #16
    2b22:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    2b24:	4b09      	ldr	r3, [pc, #36]	; (2b4c <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    2b26:	685b      	ldr	r3, [r3, #4]
    2b28:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTEN_MASK;
    2b2a:	9b03      	ldr	r3, [sp, #12]
    2b2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2b30:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_CHIPCTL_CLKOUTEN_SHIFT);
    2b32:	9b01      	ldr	r3, [sp, #4]
    2b34:	889b      	ldrh	r3, [r3, #4]
    2b36:	02db      	lsls	r3, r3, #11
    2b38:	9a03      	ldr	r2, [sp, #12]
    2b3a:	4313      	orrs	r3, r2
    2b3c:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    2b3e:	4a03      	ldr	r2, [pc, #12]	; (2b4c <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    2b40:	9b03      	ldr	r3, [sp, #12]
    2b42:	6053      	str	r3, [r2, #4]
}
    2b44:	bf00      	nop
    2b46:	b004      	add	sp, #16
    2b48:	4770      	bx	lr
    2b4a:	bf00      	nop
    2b4c:	40048000 	.word	0x40048000

00002b50 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2b50:	b084      	sub	sp, #16
    2b52:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]];
    2b54:	4913      	ldr	r1, [pc, #76]	; (2ba4 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    2b56:	9b01      	ldr	r3, [sp, #4]
    2b58:	681a      	ldr	r2, [r3, #0]
    2b5a:	4813      	ldr	r0, [pc, #76]	; (2ba8 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    2b5c:	4613      	mov	r3, r2
    2b5e:	00db      	lsls	r3, r3, #3
    2b60:	4413      	add	r3, r2
    2b62:	4403      	add	r3, r0
    2b64:	3306      	adds	r3, #6
    2b66:	781b      	ldrb	r3, [r3, #0]
    2b68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    2b6c:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_CGC_MASK;
    2b6e:	9b03      	ldr	r3, [sp, #12]
    2b70:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
    2b74:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << PCC_PCCn_CGC_SHIFT);
    2b76:	9b01      	ldr	r3, [sp, #4]
    2b78:	889b      	ldrh	r3, [r3, #4]
    2b7a:	079b      	lsls	r3, r3, #30
    2b7c:	9a03      	ldr	r2, [sp, #12]
    2b7e:	4313      	orrs	r3, r2
    2b80:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]] = RegValue;
    2b82:	4908      	ldr	r1, [pc, #32]	; (2ba4 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    2b84:	9b01      	ldr	r3, [sp, #4]
    2b86:	681a      	ldr	r2, [r3, #0]
    2b88:	4807      	ldr	r0, [pc, #28]	; (2ba8 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    2b8a:	4613      	mov	r3, r2
    2b8c:	00db      	lsls	r3, r3, #3
    2b8e:	4413      	add	r3, r2
    2b90:	4403      	add	r3, r0
    2b92:	3306      	adds	r3, #6
    2b94:	781b      	ldrb	r3, [r3, #0]
    2b96:	461a      	mov	r2, r3
    2b98:	9b03      	ldr	r3, [sp, #12]
    2b9a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

}
    2b9e:	bf00      	nop
    2ba0:	b004      	add	sp, #16
    2ba2:	4770      	bx	lr
    2ba4:	40065000 	.word	0x40065000
    2ba8:	0000de74 	.word	0x0000de74

00002bac <Clock_Ip_ClockSetSimGate_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimGate_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2bac:	b086      	sub	sp, #24
    2bae:	9001      	str	r0, [sp, #4]
    uint32 Enable = Config->Enable;
    2bb0:	9b01      	ldr	r3, [sp, #4]
    2bb2:	889b      	ldrh	r3, [r3, #4]
    2bb4:	9305      	str	r3, [sp, #20]
    uint32 GateIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX];
    2bb6:	9b01      	ldr	r3, [sp, #4]
    2bb8:	681a      	ldr	r2, [r3, #0]
    2bba:	4910      	ldr	r1, [pc, #64]	; (2bfc <Clock_Ip_ClockSetSimGate_TrustedCall+0x50>)
    2bbc:	4613      	mov	r3, r2
    2bbe:	00db      	lsls	r3, r3, #3
    2bc0:	4413      	add	r3, r2
    2bc2:	440b      	add	r3, r1
    2bc4:	3306      	adds	r3, #6
    2bc6:	781b      	ldrb	r3, [r3, #0]
    2bc8:	9304      	str	r3, [sp, #16]

    uint32 RegValue = (uint32 )IP_SIM->PLATCGC;
    2bca:	4b0d      	ldr	r3, [pc, #52]	; (2c00 <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    2bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2bce:	9303      	str	r3, [sp, #12]
    RegValue &= (~((uint32 )SIM_PLATCGC_CGC_MASK(GateIndex)));
    2bd0:	2201      	movs	r2, #1
    2bd2:	9b04      	ldr	r3, [sp, #16]
    2bd4:	fa02 f303 	lsl.w	r3, r2, r3
    2bd8:	43db      	mvns	r3, r3
    2bda:	9a03      	ldr	r2, [sp, #12]
    2bdc:	4013      	ands	r3, r2
    2bde:	9303      	str	r3, [sp, #12]
    RegValue |= Enable << SIM_PLATCGC_CGC_SHIFT(GateIndex);
    2be0:	9a05      	ldr	r2, [sp, #20]
    2be2:	9b04      	ldr	r3, [sp, #16]
    2be4:	fa02 f303 	lsl.w	r3, r2, r3
    2be8:	9a03      	ldr	r2, [sp, #12]
    2bea:	4313      	orrs	r3, r2
    2bec:	9303      	str	r3, [sp, #12]
    IP_SIM->PLATCGC = (uint32 )RegValue;
    2bee:	4a04      	ldr	r2, [pc, #16]	; (2c00 <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    2bf0:	9b03      	ldr	r3, [sp, #12]
    2bf2:	6413      	str	r3, [r2, #64]	; 0x40
}
    2bf4:	bf00      	nop
    2bf6:	b006      	add	sp, #24
    2bf8:	4770      	bx	lr
    2bfa:	bf00      	nop
    2bfc:	0000de74 	.word	0x0000de74
    2c00:	40048000 	.word	0x40048000

00002c04 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    2c04:	b084      	sub	sp, #16
    2c06:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CLKDIV4;
    2c08:	4b0a      	ldr	r3, [pc, #40]	; (2c34 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    2c0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    2c0c:	9303      	str	r3, [sp, #12]
    if (1U == Config->Enable)
    2c0e:	9b01      	ldr	r3, [sp, #4]
    2c10:	889b      	ldrh	r3, [r3, #4]
    2c12:	2b01      	cmp	r3, #1
    2c14:	d104      	bne.n	2c20 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x1c>
    {
        RegValue |= (SIM_CLKDIV4_TRACEDIVEN_MASK);
    2c16:	9b03      	ldr	r3, [sp, #12]
    2c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2c1c:	9303      	str	r3, [sp, #12]
    2c1e:	e003      	b.n	2c28 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x24>
    }
    else
    {
        RegValue &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    2c20:	9b03      	ldr	r3, [sp, #12]
    2c22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    2c26:	9303      	str	r3, [sp, #12]
    }
    IP_SIM->CLKDIV4 = RegValue;
    2c28:	4a02      	ldr	r2, [pc, #8]	; (2c34 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    2c2a:	9b03      	ldr	r3, [sp, #12]
    2c2c:	6693      	str	r3, [r2, #104]	; 0x68
}
    2c2e:	bf00      	nop
    2c30:	b004      	add	sp, #16
    2c32:	4770      	bx	lr
    2c34:	40048000 	.word	0x40048000

00002c38 <Clock_Ip_InternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_InternalOscillatorEmpty(Clock_Ip_IrcoscConfigType const* Config)
{
    2c38:	b082      	sub	sp, #8
    2c3a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    2c3c:	bf00      	nop
    2c3e:	b002      	add	sp, #8
    2c40:	4770      	bx	lr

00002c42 <Clock_Ip_InternalOscillatorEmpty_Disable>:
static void Clock_Ip_InternalOscillatorEmpty_Disable(Clock_Ip_NameType Name)
{
    2c42:	b082      	sub	sp, #8
    2c44:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    2c46:	bf00      	nop
    2c48:	b002      	add	sp, #8
    2c4a:	4770      	bx	lr

00002c4c <Clock_Ip_SetSirc>:
}
#endif

#ifdef CLOCK_IP_SIRC_ENABLE
static void Clock_Ip_SetSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    2c4c:	b500      	push	{lr}
    2c4e:	b083      	sub	sp, #12
    2c50:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2c52:	9b01      	ldr	r3, [sp, #4]
    2c54:	2b00      	cmp	r3, #0
    2c56:	d002      	beq.n	2c5e <Clock_Ip_SetSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetSirc_TrustedCall(Config);
    2c58:	9801      	ldr	r0, [sp, #4]
    2c5a:	f000 f8d1 	bl	2e00 <Clock_Ip_SetSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2c5e:	bf00      	nop
    2c60:	b003      	add	sp, #12
    2c62:	f85d fb04 	ldr.w	pc, [sp], #4

00002c66 <Clock_Ip_EnableSirc>:
static void Clock_Ip_EnableSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    2c66:	b500      	push	{lr}
    2c68:	b083      	sub	sp, #12
    2c6a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2c6c:	9b01      	ldr	r3, [sp, #4]
    2c6e:	2b00      	cmp	r3, #0
    2c70:	d002      	beq.n	2c78 <Clock_Ip_EnableSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSirc_TrustedCall(Config);
    2c72:	9801      	ldr	r0, [sp, #4]
    2c74:	f000 f950 	bl	2f18 <Clock_Ip_EnableSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2c78:	bf00      	nop
    2c7a:	b003      	add	sp, #12
    2c7c:	f85d fb04 	ldr.w	pc, [sp], #4

00002c80 <Clock_Ip_DisableSirc>:
static void Clock_Ip_DisableSirc(Clock_Ip_NameType Name)
{
    2c80:	b500      	push	{lr}
    2c82:	b083      	sub	sp, #12
    2c84:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSirc_TrustedCall(Name);
    2c86:	9801      	ldr	r0, [sp, #4]
    2c88:	f000 f98e 	bl	2fa8 <Clock_Ip_DisableSirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    2c8c:	bf00      	nop
    2c8e:	b003      	add	sp, #12
    2c90:	f85d fb04 	ldr.w	pc, [sp], #4

00002c94 <Clock_Ip_SetSircVlp>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
static void Clock_Ip_SetSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    2c94:	b500      	push	{lr}
    2c96:	b083      	sub	sp, #12
    2c98:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2c9a:	9b01      	ldr	r3, [sp, #4]
    2c9c:	2b00      	cmp	r3, #0
    2c9e:	d002      	beq.n	2ca6 <Clock_Ip_SetSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircVlp_TrustedCall(Config);
    2ca0:	9801      	ldr	r0, [sp, #4]
    2ca2:	f000 f999 	bl	2fd8 <Clock_Ip_SetSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2ca6:	bf00      	nop
    2ca8:	b003      	add	sp, #12
    2caa:	f85d fb04 	ldr.w	pc, [sp], #4

00002cae <Clock_Ip_EnableSircVlp>:
static void Clock_Ip_EnableSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    2cae:	b500      	push	{lr}
    2cb0:	b083      	sub	sp, #12
    2cb2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2cb4:	9b01      	ldr	r3, [sp, #4]
    2cb6:	2b00      	cmp	r3, #0
    2cb8:	d002      	beq.n	2cc0 <Clock_Ip_EnableSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircVlp_TrustedCall(Config);
    2cba:	9801      	ldr	r0, [sp, #4]
    2cbc:	f000 f9b0 	bl	3020 <Clock_Ip_EnableSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2cc0:	bf00      	nop
    2cc2:	b003      	add	sp, #12
    2cc4:	f85d fb04 	ldr.w	pc, [sp], #4

00002cc8 <Clock_Ip_DisableSircVlp>:
static void Clock_Ip_DisableSircVlp(Clock_Ip_NameType Name)
{
    2cc8:	b500      	push	{lr}
    2cca:	b083      	sub	sp, #12
    2ccc:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircVlp_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircVlp_TrustedCall(Name);
    2cce:	9801      	ldr	r0, [sp, #4]
    2cd0:	f000 f9ba 	bl	3048 <Clock_Ip_DisableSircVlp_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    2cd4:	bf00      	nop
    2cd6:	b003      	add	sp, #12
    2cd8:	f85d fb04 	ldr.w	pc, [sp], #4

00002cdc <Clock_Ip_SetSircStop>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
static void Clock_Ip_SetSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    2cdc:	b500      	push	{lr}
    2cde:	b083      	sub	sp, #12
    2ce0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2ce2:	9b01      	ldr	r3, [sp, #4]
    2ce4:	2b00      	cmp	r3, #0
    2ce6:	d002      	beq.n	2cee <Clock_Ip_SetSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircStop_TrustedCall(Config);
    2ce8:	9801      	ldr	r0, [sp, #4]
    2cea:	f000 f9bd 	bl	3068 <Clock_Ip_SetSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2cee:	bf00      	nop
    2cf0:	b003      	add	sp, #12
    2cf2:	f85d fb04 	ldr.w	pc, [sp], #4

00002cf6 <Clock_Ip_EnableSircStop>:
static void Clock_Ip_EnableSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    2cf6:	b500      	push	{lr}
    2cf8:	b083      	sub	sp, #12
    2cfa:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2cfc:	9b01      	ldr	r3, [sp, #4]
    2cfe:	2b00      	cmp	r3, #0
    2d00:	d002      	beq.n	2d08 <Clock_Ip_EnableSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircStop_TrustedCall(Config);
    2d02:	9801      	ldr	r0, [sp, #4]
    2d04:	f000 f9d4 	bl	30b0 <Clock_Ip_EnableSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2d08:	bf00      	nop
    2d0a:	b003      	add	sp, #12
    2d0c:	f85d fb04 	ldr.w	pc, [sp], #4

00002d10 <Clock_Ip_DisableSircStop>:
static void Clock_Ip_DisableSircStop(Clock_Ip_NameType Name)
{
    2d10:	b500      	push	{lr}
    2d12:	b083      	sub	sp, #12
    2d14:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircStop_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircStop_TrustedCall(Name);
    2d16:	9801      	ldr	r0, [sp, #4]
    2d18:	f000 f9de 	bl	30d8 <Clock_Ip_DisableSircStop_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    2d1c:	bf00      	nop
    2d1e:	b003      	add	sp, #12
    2d20:	f85d fb04 	ldr.w	pc, [sp], #4

00002d24 <SetInputSouceSytemClock>:

#ifdef CLOCK_IP_FIRC_ENABLE
#define CLOCK_IP_SIRC_CLK_SOURCE 2U
#define CLOCK_IP_FIRC_CLK_SOURCE 3U
static void SetInputSouceSytemClock(uint32 SourceClock)
{
    2d24:	b500      	push	{lr}
    2d26:	b089      	sub	sp, #36	; 0x24
    2d28:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    boolean TimeoutOccurred = FALSE;
    2d2a:	2300      	movs	r3, #0
    2d2c:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 ScsStatus;

    RegValue = IP_SCG->RCCR;
    2d30:	4b20      	ldr	r3, [pc, #128]	; (2db4 <SetInputSouceSytemClock+0x90>)
    2d32:	695b      	ldr	r3, [r3, #20]
    2d34:	9306      	str	r3, [sp, #24]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    2d36:	9b06      	ldr	r3, [sp, #24]
    2d38:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    2d3c:	9306      	str	r3, [sp, #24]
    RegValue |= (SourceClock << SCG_RCCR_SCS_SHIFT);
    2d3e:	9b01      	ldr	r3, [sp, #4]
    2d40:	061b      	lsls	r3, r3, #24
    2d42:	9a06      	ldr	r2, [sp, #24]
    2d44:	4313      	orrs	r3, r2
    2d46:	9306      	str	r3, [sp, #24]
    IP_SCG->RCCR = RegValue;
    2d48:	4a1a      	ldr	r2, [pc, #104]	; (2db4 <SetInputSouceSytemClock+0x90>)
    2d4a:	9b06      	ldr	r3, [sp, #24]
    2d4c:	6153      	str	r3, [r2, #20]

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    2d4e:	aa02      	add	r2, sp, #8
    2d50:	a903      	add	r1, sp, #12
    2d52:	a804      	add	r0, sp, #16
    2d54:	f24c 3350 	movw	r3, #50000	; 0xc350
    2d58:	f7ff f9ac 	bl	20b4 <Clock_Ip_StartTimeout>
    do
    {
        ScsStatus = (((IP_SCG->CSR & SCG_CSR_SCS_MASK) >> SCG_CSR_SCS_SHIFT) != (SourceClock))?0U:1U;
    2d5c:	4b15      	ldr	r3, [pc, #84]	; (2db4 <SetInputSouceSytemClock+0x90>)
    2d5e:	691b      	ldr	r3, [r3, #16]
    2d60:	0e1b      	lsrs	r3, r3, #24
    2d62:	f003 030f 	and.w	r3, r3, #15
    2d66:	9a01      	ldr	r2, [sp, #4]
    2d68:	429a      	cmp	r2, r3
    2d6a:	bf0c      	ite	eq
    2d6c:	2301      	moveq	r3, #1
    2d6e:	2300      	movne	r3, #0
    2d70:	b2db      	uxtb	r3, r3
    2d72:	9305      	str	r3, [sp, #20]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    2d74:	9a02      	ldr	r2, [sp, #8]
    2d76:	a903      	add	r1, sp, #12
    2d78:	ab04      	add	r3, sp, #16
    2d7a:	4618      	mov	r0, r3
    2d7c:	f7ff f9b4 	bl	20e8 <Clock_Ip_TimeoutExpired>
    2d80:	4603      	mov	r3, r0
    2d82:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == ScsStatus) && (FALSE == TimeoutOccurred));
    2d86:	9b05      	ldr	r3, [sp, #20]
    2d88:	2b00      	cmp	r3, #0
    2d8a:	d106      	bne.n	2d9a <SetInputSouceSytemClock+0x76>
    2d8c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    2d90:	f083 0301 	eor.w	r3, r3, #1
    2d94:	b2db      	uxtb	r3, r3
    2d96:	2b00      	cmp	r3, #0
    2d98:	d1e0      	bne.n	2d5c <SetInputSouceSytemClock+0x38>

    if (FALSE != TimeoutOccurred)
    2d9a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    2d9e:	2b00      	cmp	r3, #0
    2da0:	d003      	beq.n	2daa <SetInputSouceSytemClock+0x86>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    2da2:	2105      	movs	r1, #5
    2da4:	2001      	movs	r0, #1
    2da6:	f7ff f975 	bl	2094 <Clock_Ip_ReportClockErrors>
    }
}
    2daa:	bf00      	nop
    2dac:	b009      	add	sp, #36	; 0x24
    2dae:	f85d fb04 	ldr.w	pc, [sp], #4
    2db2:	bf00      	nop
    2db4:	40064000 	.word	0x40064000

00002db8 <Clock_Ip_SetFirc>:
static void Clock_Ip_SetFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    2db8:	b500      	push	{lr}
    2dba:	b083      	sub	sp, #12
    2dbc:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2dbe:	9b01      	ldr	r3, [sp, #4]
    2dc0:	2b00      	cmp	r3, #0
    2dc2:	d002      	beq.n	2dca <Clock_Ip_SetFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetFirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetFirc_TrustedCall(Config);
    2dc4:	9801      	ldr	r0, [sp, #4]
    2dc6:	f000 f997 	bl	30f8 <Clock_Ip_SetFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2dca:	bf00      	nop
    2dcc:	b003      	add	sp, #12
    2dce:	f85d fb04 	ldr.w	pc, [sp], #4

00002dd2 <Clock_Ip_EnableFirc>:
static void Clock_Ip_EnableFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    2dd2:	b500      	push	{lr}
    2dd4:	b083      	sub	sp, #12
    2dd6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    2dd8:	9b01      	ldr	r3, [sp, #4]
    2dda:	2b00      	cmp	r3, #0
    2ddc:	d002      	beq.n	2de4 <Clock_Ip_EnableFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableFirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableFirc_TrustedCall(Config);
    2dde:	9801      	ldr	r0, [sp, #4]
    2de0:	f000 fa7e 	bl	32e0 <Clock_Ip_EnableFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    2de4:	bf00      	nop
    2de6:	b003      	add	sp, #12
    2de8:	f85d fb04 	ldr.w	pc, [sp], #4

00002dec <Clock_Ip_DisableFirc>:
static void Clock_Ip_DisableFirc(Clock_Ip_NameType Name)
{
    2dec:	b500      	push	{lr}
    2dee:	b083      	sub	sp, #12
    2df0:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableFirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableFirc_TrustedCall(Name);
    2df2:	9801      	ldr	r0, [sp, #4]
    2df4:	f000 fab8 	bl	3368 <Clock_Ip_DisableFirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    2df8:	bf00      	nop
    2dfa:	b003      	add	sp, #12
    2dfc:	f85d fb04 	ldr.w	pc, [sp], #4

00002e00 <Clock_Ip_SetSirc_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIRC_ENABLE
void Clock_Ip_SetSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    2e00:	b500      	push	{lr}
    2e02:	b08b      	sub	sp, #44	; 0x2c
    2e04:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    2e06:	2300      	movs	r3, #0
    2e08:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;
    Clock_Ip_IrcoscConfigType SircConfig;

    if (NULL_PTR == Config)
    2e0c:	9b01      	ldr	r3, [sp, #4]
    2e0e:	2b00      	cmp	r3, #0
    2e10:	d10b      	bne.n	2e2a <Clock_Ip_SetSirc_TrustedCall+0x2a>
    {
        SircConfig.Name   = FIRC_CLK;
    2e12:	2305      	movs	r3, #5
    2e14:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = 1U;   /* 8MHz */
    2e16:	2301      	movs	r3, #1
    2e18:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = 1U;   /* enabled */
    2e1c:	2301      	movs	r3, #1
    2e1e:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable =1U;
    2e22:	2301      	movs	r3, #1
    2e24:	f88d 3010 	strb.w	r3, [sp, #16]
    2e28:	e00e      	b.n	2e48 <Clock_Ip_SetSirc_TrustedCall+0x48>
    }
    else
    {
        SircConfig.Name   = Config->Name;
    2e2a:	9b01      	ldr	r3, [sp, #4]
    2e2c:	681b      	ldr	r3, [r3, #0]
    2e2e:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = Config->Range;
    2e30:	9b01      	ldr	r3, [sp, #4]
    2e32:	79db      	ldrb	r3, [r3, #7]
    2e34:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = Config->Enable;
    2e38:	9b01      	ldr	r3, [sp, #4]
    2e3a:	889b      	ldrh	r3, [r3, #4]
    2e3c:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable = Config->LowPowerModeEnable;
    2e40:	9b01      	ldr	r3, [sp, #4]
    2e42:	7a1b      	ldrb	r3, [r3, #8]
    2e44:	f88d 3010 	strb.w	r3, [sp, #16]
    }

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    2e48:	4b32      	ldr	r3, [pc, #200]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2e4e:	4a31      	ldr	r2, [pc, #196]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e50:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    2e54:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCEN_MASK));
    2e58:	4b2e      	ldr	r3, [pc, #184]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2e5e:	4a2d      	ldr	r2, [pc, #180]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e60:	f023 0301 	bic.w	r3, r3, #1
    2e64:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    2e68:	4b2a      	ldr	r3, [pc, #168]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2e6e:	4a29      	ldr	r2, [pc, #164]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e70:	f023 0304 	bic.w	r3, r3, #4
    2e74:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC. */
    if (1U == SircConfig.Enable)
    2e78:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    2e7c:	2b01      	cmp	r3, #1
    2e7e:	d144      	bne.n	2f0a <Clock_Ip_SetSirc_TrustedCall+0x10a>
    {
        /* Step frequency range. */
        IP_SCG->SIRCCFG = SCG_SIRCCFG_RANGE(SircConfig.Range);
    2e80:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2e84:	4a23      	ldr	r2, [pc, #140]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e86:	f003 0301 	and.w	r3, r3, #1
    2e8a:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

        /* Enable clock. */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    2e8e:	4b21      	ldr	r3, [pc, #132]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2e94:	4a1f      	ldr	r2, [pc, #124]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2e96:	f043 0301 	orr.w	r3, r3, #1
    2e9a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

        /* Set SIRC in VLP modes */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(SircConfig.LowPowerModeEnable);
    2e9e:	4b1d      	ldr	r3, [pc, #116]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2ea0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2ea4:	f89d 3010 	ldrb.w	r3, [sp, #16]
    2ea8:	009b      	lsls	r3, r3, #2
    2eaa:	f003 0304 	and.w	r3, r3, #4
    2eae:	4919      	ldr	r1, [pc, #100]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2eb0:	4313      	orrs	r3, r2
    2eb2:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    2eb6:	aa05      	add	r2, sp, #20
    2eb8:	a906      	add	r1, sp, #24
    2eba:	a807      	add	r0, sp, #28
    2ebc:	f24c 3350 	movw	r3, #50000	; 0xc350
    2ec0:	f7ff f8f8 	bl	20b4 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    2ec4:	4b13      	ldr	r3, [pc, #76]	; (2f14 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    2ec6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2eca:	0e1b      	lsrs	r3, r3, #24
    2ecc:	f003 0301 	and.w	r3, r3, #1
    2ed0:	9308      	str	r3, [sp, #32]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    2ed2:	9a05      	ldr	r2, [sp, #20]
    2ed4:	a906      	add	r1, sp, #24
    2ed6:	ab07      	add	r3, sp, #28
    2ed8:	4618      	mov	r0, r3
    2eda:	f7ff f905 	bl	20e8 <Clock_Ip_TimeoutExpired>
    2ede:	4603      	mov	r3, r0
    2ee0:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    2ee4:	9b08      	ldr	r3, [sp, #32]
    2ee6:	2b00      	cmp	r3, #0
    2ee8:	d106      	bne.n	2ef8 <Clock_Ip_SetSirc_TrustedCall+0xf8>
    2eea:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    2eee:	f083 0301 	eor.w	r3, r3, #1
    2ef2:	b2db      	uxtb	r3, r3
    2ef4:	2b00      	cmp	r3, #0
    2ef6:	d1e5      	bne.n	2ec4 <Clock_Ip_SetSirc_TrustedCall+0xc4>

        if (FALSE != TimeoutOccurred)
    2ef8:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    2efc:	2b00      	cmp	r3, #0
    2efe:	d004      	beq.n	2f0a <Clock_Ip_SetSirc_TrustedCall+0x10a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, SircConfig.Name);
    2f00:	9b02      	ldr	r3, [sp, #8]
    2f02:	4619      	mov	r1, r3
    2f04:	2001      	movs	r0, #1
    2f06:	f7ff f8c5 	bl	2094 <Clock_Ip_ReportClockErrors>
        }
    }
}
    2f0a:	bf00      	nop
    2f0c:	b00b      	add	sp, #44	; 0x2c
    2f0e:	f85d fb04 	ldr.w	pc, [sp], #4
    2f12:	bf00      	nop
    2f14:	40064000 	.word	0x40064000

00002f18 <Clock_Ip_EnableSirc_TrustedCall>:
void Clock_Ip_EnableSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    2f18:	b500      	push	{lr}
    2f1a:	b089      	sub	sp, #36	; 0x24
    2f1c:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    2f1e:	2300      	movs	r3, #0
    2f20:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    /* Enable clock. */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    2f24:	4b1f      	ldr	r3, [pc, #124]	; (2fa4 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    2f26:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2f2a:	4a1e      	ldr	r2, [pc, #120]	; (2fa4 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    2f2c:	f043 0301 	orr.w	r3, r3, #1
    2f30:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Enable SIRC Low Power */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1UL);
    2f34:	4b1b      	ldr	r3, [pc, #108]	; (2fa4 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    2f36:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2f3a:	4a1a      	ldr	r2, [pc, #104]	; (2fa4 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    2f3c:	f043 0304 	orr.w	r3, r3, #4
    2f40:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    2f44:	aa03      	add	r2, sp, #12
    2f46:	a904      	add	r1, sp, #16
    2f48:	a805      	add	r0, sp, #20
    2f4a:	f24c 3350 	movw	r3, #50000	; 0xc350
    2f4e:	f7ff f8b1 	bl	20b4 <Clock_Ip_StartTimeout>
    /* Wait until ircosc is locked */
    do
    {
        IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    2f52:	4b14      	ldr	r3, [pc, #80]	; (2fa4 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    2f54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2f58:	0e1b      	lsrs	r3, r3, #24
    2f5a:	f003 0301 	and.w	r3, r3, #1
    2f5e:	9306      	str	r3, [sp, #24]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    2f60:	9a03      	ldr	r2, [sp, #12]
    2f62:	a904      	add	r1, sp, #16
    2f64:	ab05      	add	r3, sp, #20
    2f66:	4618      	mov	r0, r3
    2f68:	f7ff f8be 	bl	20e8 <Clock_Ip_TimeoutExpired>
    2f6c:	4603      	mov	r3, r0
    2f6e:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    2f72:	9b06      	ldr	r3, [sp, #24]
    2f74:	2b00      	cmp	r3, #0
    2f76:	d106      	bne.n	2f86 <Clock_Ip_EnableSirc_TrustedCall+0x6e>
    2f78:	f89d 301f 	ldrb.w	r3, [sp, #31]
    2f7c:	f083 0301 	eor.w	r3, r3, #1
    2f80:	b2db      	uxtb	r3, r3
    2f82:	2b00      	cmp	r3, #0
    2f84:	d1e5      	bne.n	2f52 <Clock_Ip_EnableSirc_TrustedCall+0x3a>

    if (FALSE != TimeoutOccurred)
    2f86:	f89d 301f 	ldrb.w	r3, [sp, #31]
    2f8a:	2b00      	cmp	r3, #0
    2f8c:	d005      	beq.n	2f9a <Clock_Ip_EnableSirc_TrustedCall+0x82>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    2f8e:	9b01      	ldr	r3, [sp, #4]
    2f90:	681b      	ldr	r3, [r3, #0]
    2f92:	4619      	mov	r1, r3
    2f94:	2001      	movs	r0, #1
    2f96:	f7ff f87d 	bl	2094 <Clock_Ip_ReportClockErrors>
    }
}
    2f9a:	bf00      	nop
    2f9c:	b009      	add	sp, #36	; 0x24
    2f9e:	f85d fb04 	ldr.w	pc, [sp], #4
    2fa2:	bf00      	nop
    2fa4:	40064000 	.word	0x40064000

00002fa8 <Clock_Ip_DisableSirc_TrustedCall>:
void Clock_Ip_DisableSirc_TrustedCall(Clock_Ip_NameType Name)
{
    2fa8:	b082      	sub	sp, #8
    2faa:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock. */
    IP_SCG->SIRCCSR &= ~SCG_SIRCCSR_SIRCEN_MASK;
    2fac:	4b09      	ldr	r3, [pc, #36]	; (2fd4 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    2fae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2fb2:	4a08      	ldr	r2, [pc, #32]	; (2fd4 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    2fb4:	f023 0301 	bic.w	r3, r3, #1
    2fb8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    2fbc:	4b05      	ldr	r3, [pc, #20]	; (2fd4 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    2fbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2fc2:	4a04      	ldr	r2, [pc, #16]	; (2fd4 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    2fc4:	f023 0304 	bic.w	r3, r3, #4
    2fc8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    2fcc:	bf00      	nop
    2fce:	b002      	add	sp, #8
    2fd0:	4770      	bx	lr
    2fd2:	bf00      	nop
    2fd4:	40064000 	.word	0x40064000

00002fd8 <Clock_Ip_SetSircVlp_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
void Clock_Ip_SetSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    2fd8:	b082      	sub	sp, #8
    2fda:	9001      	str	r0, [sp, #4]
    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    2fdc:	4b0f      	ldr	r3, [pc, #60]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    2fde:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2fe2:	4a0e      	ldr	r2, [pc, #56]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    2fe4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    2fe8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    2fec:	4b0b      	ldr	r3, [pc, #44]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    2fee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2ff2:	4a0a      	ldr	r2, [pc, #40]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    2ff4:	f023 0304 	bic.w	r3, r3, #4
    2ff8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in VLP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(Config->LowPowerModeEnable);
    2ffc:	4b07      	ldr	r3, [pc, #28]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    2ffe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3002:	9b01      	ldr	r3, [sp, #4]
    3004:	7a1b      	ldrb	r3, [r3, #8]
    3006:	009b      	lsls	r3, r3, #2
    3008:	f003 0304 	and.w	r3, r3, #4
    300c:	4903      	ldr	r1, [pc, #12]	; (301c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    300e:	4313      	orrs	r3, r2
    3010:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    3014:	bf00      	nop
    3016:	b002      	add	sp, #8
    3018:	4770      	bx	lr
    301a:	bf00      	nop
    301c:	40064000 	.word	0x40064000

00003020 <Clock_Ip_EnableSircVlp_TrustedCall>:
void Clock_Ip_EnableSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    3020:	b082      	sub	sp, #8
    3022:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    3024:	9b01      	ldr	r3, [sp, #4]
    3026:	889b      	ldrh	r3, [r3, #4]
    3028:	2b01      	cmp	r3, #1
    302a:	d107      	bne.n	303c <Clock_Ip_EnableSircVlp_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1U);
    302c:	4b05      	ldr	r3, [pc, #20]	; (3044 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    302e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    3032:	4a04      	ldr	r2, [pc, #16]	; (3044 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    3034:	f043 0304 	orr.w	r3, r3, #4
    3038:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    303c:	bf00      	nop
    303e:	b002      	add	sp, #8
    3040:	4770      	bx	lr
    3042:	bf00      	nop
    3044:	40064000 	.word	0x40064000

00003048 <Clock_Ip_DisableSircVlp_TrustedCall>:
void Clock_Ip_DisableSircVlp_TrustedCall(Clock_Ip_NameType Name)
{
    3048:	b082      	sub	sp, #8
    304a:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    304c:	4b05      	ldr	r3, [pc, #20]	; (3064 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    304e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    3052:	4a04      	ldr	r2, [pc, #16]	; (3064 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    3054:	f023 0304 	bic.w	r3, r3, #4
    3058:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    305c:	bf00      	nop
    305e:	b002      	add	sp, #8
    3060:	4770      	bx	lr
    3062:	bf00      	nop
    3064:	40064000 	.word	0x40064000

00003068 <Clock_Ip_SetSircStop_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
void Clock_Ip_SetSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    3068:	b082      	sub	sp, #8
    306a:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    306c:	4b0f      	ldr	r3, [pc, #60]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    306e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    3072:	4a0e      	ldr	r2, [pc, #56]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    3074:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    3078:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    307c:	4b0b      	ldr	r3, [pc, #44]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    307e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    3082:	4a0a      	ldr	r2, [pc, #40]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    3084:	f023 0302 	bic.w	r3, r3, #2
    3088:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in STOP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(Config->StopModeEnable);
    308c:	4b07      	ldr	r3, [pc, #28]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    308e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3092:	9b01      	ldr	r3, [sp, #4]
    3094:	7a5b      	ldrb	r3, [r3, #9]
    3096:	005b      	lsls	r3, r3, #1
    3098:	f003 0302 	and.w	r3, r3, #2
    309c:	4903      	ldr	r1, [pc, #12]	; (30ac <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    309e:	4313      	orrs	r3, r2
    30a0:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    30a4:	bf00      	nop
    30a6:	b002      	add	sp, #8
    30a8:	4770      	bx	lr
    30aa:	bf00      	nop
    30ac:	40064000 	.word	0x40064000

000030b0 <Clock_Ip_EnableSircStop_TrustedCall>:
void Clock_Ip_EnableSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    30b0:	b082      	sub	sp, #8
    30b2:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    30b4:	9b01      	ldr	r3, [sp, #4]
    30b6:	889b      	ldrh	r3, [r3, #4]
    30b8:	2b01      	cmp	r3, #1
    30ba:	d107      	bne.n	30cc <Clock_Ip_EnableSircStop_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(1U);
    30bc:	4b05      	ldr	r3, [pc, #20]	; (30d4 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    30be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    30c2:	4a04      	ldr	r2, [pc, #16]	; (30d4 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    30c4:	f043 0302 	orr.w	r3, r3, #2
    30c8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    30cc:	bf00      	nop
    30ce:	b002      	add	sp, #8
    30d0:	4770      	bx	lr
    30d2:	bf00      	nop
    30d4:	40064000 	.word	0x40064000

000030d8 <Clock_Ip_DisableSircStop_TrustedCall>:
void Clock_Ip_DisableSircStop_TrustedCall(Clock_Ip_NameType Name)
{
    30d8:	b082      	sub	sp, #8
    30da:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    30dc:	4b05      	ldr	r3, [pc, #20]	; (30f4 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    30de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    30e2:	4a04      	ldr	r2, [pc, #16]	; (30f4 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    30e4:	f023 0302 	bic.w	r3, r3, #2
    30e8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    30ec:	bf00      	nop
    30ee:	b002      	add	sp, #8
    30f0:	4770      	bx	lr
    30f2:	bf00      	nop
    30f4:	40064000 	.word	0x40064000

000030f8 <Clock_Ip_SetFirc_TrustedCall>:
#endif

#ifdef CLOCK_IP_FIRC_ENABLE
void Clock_Ip_SetFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    30f8:	b500      	push	{lr}
    30fa:	b08b      	sub	sp, #44	; 0x2c
    30fc:	9001      	str	r0, [sp, #4]
    uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    30fe:	9b01      	ldr	r3, [sp, #4]
    3100:	681a      	ldr	r2, [r3, #0]
    3102:	4975      	ldr	r1, [pc, #468]	; (32d8 <Clock_Ip_SetFirc_TrustedCall+0x1e0>)
    3104:	4613      	mov	r3, r2
    3106:	00db      	lsls	r3, r3, #3
    3108:	4413      	add	r3, r2
    310a:	440b      	add	r3, r1
    310c:	781b      	ldrb	r3, [r3, #0]
    310e:	9308      	str	r3, [sp, #32]
    boolean TimeoutOccurred = FALSE;
    3110:	2300      	movs	r3, #0
    3112:	f88d 301f 	strb.w	r3, [sp, #31]
    boolean SircWasDisabled = FALSE;
    3116:	2300      	movs	r3, #0
    3118:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 IrcoscStatus;

    (void)Instance;

    /* Clear LK bit field */
    IP_SCG->FIRCCSR &= (uint32)(~(SCG_FIRCCSR_LK_MASK));
    311c:	4b6f      	ldr	r3, [pc, #444]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    311e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3122:	4a6e      	ldr	r2, [pc, #440]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3124:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    3128:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

    /* Check that FIRC is used by system clock) */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCSEL_MASK) != 0U)
    312c:	4b6b      	ldr	r3, [pc, #428]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    312e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    3136:	2b00      	cmp	r3, #0
    3138:	d07d      	beq.n	3236 <Clock_Ip_SetFirc_TrustedCall+0x13e>
    {
        /* Check whether FIRC is already configured as required */
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    313a:	9b01      	ldr	r3, [sp, #4]
    313c:	79db      	ldrb	r3, [r3, #7]
    313e:	461a      	mov	r2, r3
    3140:	4b66      	ldr	r3, [pc, #408]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3142:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    3146:	f003 0303 	and.w	r3, r3, #3
    314a:	429a      	cmp	r2, r3
    314c:	d10b      	bne.n	3166 <Clock_Ip_SetFirc_TrustedCall+0x6e>
            (Config->Regulator != ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT)) )
    314e:	9b01      	ldr	r3, [sp, #4]
    3150:	799b      	ldrb	r3, [r3, #6]
    3152:	461a      	mov	r2, r3
    3154:	4b61      	ldr	r3, [pc, #388]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3156:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    315a:	08db      	lsrs	r3, r3, #3
    315c:	f003 0301 	and.w	r3, r3, #1
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    3160:	429a      	cmp	r2, r3
    3162:	f000 80b4 	beq.w	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        {
            /* Enable SIRC if it is disabled. */
            if (0U == (IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCEN_MASK))
    3166:	4b5d      	ldr	r3, [pc, #372]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3168:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    316c:	f003 0301 	and.w	r3, r3, #1
    3170:	2b00      	cmp	r3, #0
    3172:	d105      	bne.n	3180 <Clock_Ip_SetFirc_TrustedCall+0x88>
            {
                SircWasDisabled = TRUE;
    3174:	2301      	movs	r3, #1
    3176:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
                Clock_Ip_SetSirc(NULL_PTR);
    317a:	2000      	movs	r0, #0
    317c:	f7ff fd66 	bl	2c4c <Clock_Ip_SetSirc>
            }

            /* Switch to SIRC */
            SetInputSouceSytemClock(CLOCK_IP_SIRC_CLK_SOURCE);
    3180:	2002      	movs	r0, #2
    3182:	f7ff fdcf 	bl	2d24 <SetInputSouceSytemClock>

            /* Disable clock */
            IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    3186:	4b55      	ldr	r3, [pc, #340]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3188:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    318c:	4a53      	ldr	r2, [pc, #332]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    318e:	f023 0301 	bic.w	r3, r3, #1
    3192:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

            /* Configure FIRC. */
            if (1U == Config->Enable)
    3196:	9b01      	ldr	r3, [sp, #4]
    3198:	889b      	ldrh	r3, [r3, #4]
    319a:	2b01      	cmp	r3, #1
    319c:	f040 8097 	bne.w	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            {
                /* Step frequency range. */
                IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    31a0:	9b01      	ldr	r3, [sp, #4]
    31a2:	79db      	ldrb	r3, [r3, #7]
    31a4:	4a4d      	ldr	r2, [pc, #308]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    31a6:	f003 0303 	and.w	r3, r3, #3
    31aa:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308

                /* Enable clock. */
                IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    31ae:	4b4b      	ldr	r3, [pc, #300]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    31b0:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    31b4:	9b01      	ldr	r3, [sp, #4]
    31b6:	799b      	ldrb	r3, [r3, #6]
    31b8:	00db      	lsls	r3, r3, #3
    31ba:	f003 0308 	and.w	r3, r3, #8
    31be:	4313      	orrs	r3, r2
    31c0:	4a46      	ldr	r2, [pc, #280]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    31c2:	f043 0301 	orr.w	r3, r3, #1
    31c6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

                Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    31ca:	aa03      	add	r2, sp, #12
    31cc:	a904      	add	r1, sp, #16
    31ce:	a805      	add	r0, sp, #20
    31d0:	f24c 3350 	movw	r3, #50000	; 0xc350
    31d4:	f7fe ff6e 	bl	20b4 <Clock_Ip_StartTimeout>
                /* Wait until ircosc is locked */
                do
                {
                    IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    31d8:	4b40      	ldr	r3, [pc, #256]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    31da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    31de:	0e1b      	lsrs	r3, r3, #24
    31e0:	f003 0301 	and.w	r3, r3, #1
    31e4:	9306      	str	r3, [sp, #24]
                    TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    31e6:	9a03      	ldr	r2, [sp, #12]
    31e8:	a904      	add	r1, sp, #16
    31ea:	ab05      	add	r3, sp, #20
    31ec:	4618      	mov	r0, r3
    31ee:	f7fe ff7b 	bl	20e8 <Clock_Ip_TimeoutExpired>
    31f2:	4603      	mov	r3, r0
    31f4:	f88d 301f 	strb.w	r3, [sp, #31]
                }
                while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    31f8:	9b06      	ldr	r3, [sp, #24]
    31fa:	2b00      	cmp	r3, #0
    31fc:	d106      	bne.n	320c <Clock_Ip_SetFirc_TrustedCall+0x114>
    31fe:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3202:	f083 0301 	eor.w	r3, r3, #1
    3206:	b2db      	uxtb	r3, r3
    3208:	2b00      	cmp	r3, #0
    320a:	d1e5      	bne.n	31d8 <Clock_Ip_SetFirc_TrustedCall+0xe0>

                if (FALSE != TimeoutOccurred)
    320c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3210:	2b00      	cmp	r3, #0
    3212:	d005      	beq.n	3220 <Clock_Ip_SetFirc_TrustedCall+0x128>
                {
                    /* Report timeout error */
                    Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    3214:	9b01      	ldr	r3, [sp, #4]
    3216:	681b      	ldr	r3, [r3, #0]
    3218:	4619      	mov	r1, r3
    321a:	2001      	movs	r0, #1
    321c:	f7fe ff3a 	bl	2094 <Clock_Ip_ReportClockErrors>
                }

                /* Switch back to FIRC */
                SetInputSouceSytemClock(CLOCK_IP_FIRC_CLK_SOURCE);
    3220:	2003      	movs	r0, #3
    3222:	f7ff fd7f 	bl	2d24 <SetInputSouceSytemClock>

                if (SircWasDisabled)
    3226:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    322a:	2b00      	cmp	r3, #0
    322c:	d04f      	beq.n	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                {
                    Clock_Ip_DisableSirc(SIRC_CLK);
    322e:	2002      	movs	r0, #2
    3230:	f7ff fd26 	bl	2c80 <Clock_Ip_DisableSirc>
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
            }
        }
    }
}
    3234:	e04b      	b.n	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    3236:	4b29      	ldr	r3, [pc, #164]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3238:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    323c:	4a27      	ldr	r2, [pc, #156]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    323e:	f023 0301 	bic.w	r3, r3, #1
    3242:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
        if (1U == Config->Enable)
    3246:	9b01      	ldr	r3, [sp, #4]
    3248:	889b      	ldrh	r3, [r3, #4]
    324a:	2b01      	cmp	r3, #1
    324c:	d13f      	bne.n	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    324e:	9b01      	ldr	r3, [sp, #4]
    3250:	79db      	ldrb	r3, [r3, #7]
    3252:	4a22      	ldr	r2, [pc, #136]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3254:	f003 0303 	and.w	r3, r3, #3
    3258:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
            IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    325c:	4b1f      	ldr	r3, [pc, #124]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    325e:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    3262:	9b01      	ldr	r3, [sp, #4]
    3264:	799b      	ldrb	r3, [r3, #6]
    3266:	00db      	lsls	r3, r3, #3
    3268:	f003 0308 	and.w	r3, r3, #8
    326c:	4313      	orrs	r3, r2
    326e:	4a1b      	ldr	r2, [pc, #108]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3270:	f043 0301 	orr.w	r3, r3, #1
    3274:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3278:	aa03      	add	r2, sp, #12
    327a:	a904      	add	r1, sp, #16
    327c:	a805      	add	r0, sp, #20
    327e:	f24c 3350 	movw	r3, #50000	; 0xc350
    3282:	f7fe ff17 	bl	20b4 <Clock_Ip_StartTimeout>
                IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    3286:	4b15      	ldr	r3, [pc, #84]	; (32dc <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    3288:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    328c:	0e1b      	lsrs	r3, r3, #24
    328e:	f003 0301 	and.w	r3, r3, #1
    3292:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3294:	9a03      	ldr	r2, [sp, #12]
    3296:	a904      	add	r1, sp, #16
    3298:	ab05      	add	r3, sp, #20
    329a:	4618      	mov	r0, r3
    329c:	f7fe ff24 	bl	20e8 <Clock_Ip_TimeoutExpired>
    32a0:	4603      	mov	r3, r0
    32a2:	f88d 301f 	strb.w	r3, [sp, #31]
            while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    32a6:	9b06      	ldr	r3, [sp, #24]
    32a8:	2b00      	cmp	r3, #0
    32aa:	d106      	bne.n	32ba <Clock_Ip_SetFirc_TrustedCall+0x1c2>
    32ac:	f89d 301f 	ldrb.w	r3, [sp, #31]
    32b0:	f083 0301 	eor.w	r3, r3, #1
    32b4:	b2db      	uxtb	r3, r3
    32b6:	2b00      	cmp	r3, #0
    32b8:	d1e5      	bne.n	3286 <Clock_Ip_SetFirc_TrustedCall+0x18e>
            if (FALSE != TimeoutOccurred)
    32ba:	f89d 301f 	ldrb.w	r3, [sp, #31]
    32be:	2b00      	cmp	r3, #0
    32c0:	d005      	beq.n	32ce <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    32c2:	9b01      	ldr	r3, [sp, #4]
    32c4:	681b      	ldr	r3, [r3, #0]
    32c6:	4619      	mov	r1, r3
    32c8:	2001      	movs	r0, #1
    32ca:	f7fe fee3 	bl	2094 <Clock_Ip_ReportClockErrors>
}
    32ce:	bf00      	nop
    32d0:	b00b      	add	sp, #44	; 0x2c
    32d2:	f85d fb04 	ldr.w	pc, [sp], #4
    32d6:	bf00      	nop
    32d8:	0000de74 	.word	0x0000de74
    32dc:	40064000 	.word	0x40064000

000032e0 <Clock_Ip_EnableFirc_TrustedCall>:
void Clock_Ip_EnableFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    32e0:	b500      	push	{lr}
    32e2:	b089      	sub	sp, #36	; 0x24
    32e4:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    32e6:	2300      	movs	r3, #0
    32e8:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    if (1U == Config->Enable)
    32ec:	9b01      	ldr	r3, [sp, #4]
    32ee:	889b      	ldrh	r3, [r3, #4]
    32f0:	2b01      	cmp	r3, #1
    32f2:	d132      	bne.n	335a <Clock_Ip_EnableFirc_TrustedCall+0x7a>
    {
        /* Enable clock. */
        IP_SCG->FIRCCSR |= SCG_FIRCCSR_FIRCEN(1U);
    32f4:	4b1b      	ldr	r3, [pc, #108]	; (3364 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    32f6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    32fa:	4a1a      	ldr	r2, [pc, #104]	; (3364 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    32fc:	f043 0301 	orr.w	r3, r3, #1
    3300:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3304:	aa03      	add	r2, sp, #12
    3306:	a904      	add	r1, sp, #16
    3308:	a805      	add	r0, sp, #20
    330a:	f24c 3350 	movw	r3, #50000	; 0xc350
    330e:	f7fe fed1 	bl	20b4 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    3312:	4b14      	ldr	r3, [pc, #80]	; (3364 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    3314:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3318:	0e1b      	lsrs	r3, r3, #24
    331a:	f003 0301 	and.w	r3, r3, #1
    331e:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3320:	9a03      	ldr	r2, [sp, #12]
    3322:	a904      	add	r1, sp, #16
    3324:	ab05      	add	r3, sp, #20
    3326:	4618      	mov	r0, r3
    3328:	f7fe fede 	bl	20e8 <Clock_Ip_TimeoutExpired>
    332c:	4603      	mov	r3, r0
    332e:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    3332:	9b06      	ldr	r3, [sp, #24]
    3334:	2b00      	cmp	r3, #0
    3336:	d106      	bne.n	3346 <Clock_Ip_EnableFirc_TrustedCall+0x66>
    3338:	f89d 301f 	ldrb.w	r3, [sp, #31]
    333c:	f083 0301 	eor.w	r3, r3, #1
    3340:	b2db      	uxtb	r3, r3
    3342:	2b00      	cmp	r3, #0
    3344:	d1e5      	bne.n	3312 <Clock_Ip_EnableFirc_TrustedCall+0x32>

        if (FALSE != TimeoutOccurred)
    3346:	f89d 301f 	ldrb.w	r3, [sp, #31]
    334a:	2b00      	cmp	r3, #0
    334c:	d005      	beq.n	335a <Clock_Ip_EnableFirc_TrustedCall+0x7a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    334e:	9b01      	ldr	r3, [sp, #4]
    3350:	681b      	ldr	r3, [r3, #0]
    3352:	4619      	mov	r1, r3
    3354:	2001      	movs	r0, #1
    3356:	f7fe fe9d 	bl	2094 <Clock_Ip_ReportClockErrors>
        }
    }
}
    335a:	bf00      	nop
    335c:	b009      	add	sp, #36	; 0x24
    335e:	f85d fb04 	ldr.w	pc, [sp], #4
    3362:	bf00      	nop
    3364:	40064000 	.word	0x40064000

00003368 <Clock_Ip_DisableFirc_TrustedCall>:
void Clock_Ip_DisableFirc_TrustedCall(Clock_Ip_NameType Name)
{
    3368:	b082      	sub	sp, #8
    336a:	9001      	str	r0, [sp, #4]
    (void) Name;

    /* Disable clock. */
    IP_SCG->FIRCCSR &= ~SCG_FIRCCSR_FIRCEN_MASK;
    336c:	4b05      	ldr	r3, [pc, #20]	; (3384 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    336e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3372:	4a04      	ldr	r2, [pc, #16]	; (3384 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    3374:	f023 0301 	bic.w	r3, r3, #1
    3378:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    337c:	bf00      	nop
    337e:	b002      	add	sp, #8
    3380:	4770      	bx	lr
    3382:	bf00      	nop
    3384:	40064000 	.word	0x40064000

00003388 <Clock_Ip_ClockMonitorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockMonitorEmpty(Clock_Ip_CmuConfigType const* Config)
{
    3388:	b082      	sub	sp, #8
    338a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    338c:	bf00      	nop
    338e:	b002      	add	sp, #8
    3390:	4770      	bx	lr

00003392 <Clock_Ip_ClockMonitorEmpty_Set>:

static void Clock_Ip_ClockMonitorEmpty_Set( Clock_Ip_CmuConfigType const* Config,
                                            uint32 Index
                                           )
{
    3392:	b082      	sub	sp, #8
    3394:	9001      	str	r0, [sp, #4]
    3396:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    3398:	bf00      	nop
    339a:	b002      	add	sp, #8
    339c:	4770      	bx	lr

0000339e <Clock_Ip_ClockMonitorEmpty_Disable>:

static void Clock_Ip_ClockMonitorEmpty_Disable(Clock_Ip_NameType Name)
{
    339e:	b082      	sub	sp, #8
    33a0:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    33a2:	bf00      	nop
    33a4:	b002      	add	sp, #8
    33a6:	4770      	bx	lr

000033a8 <Clock_Ip_CallbackPllEmpty>:

#include "Mcu_MemMap.h"


static void Clock_Ip_CallbackPllEmpty(Clock_Ip_PllConfigType const* Config)
{
    33a8:	b082      	sub	sp, #8
    33aa:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    33ac:	bf00      	nop
    33ae:	b002      	add	sp, #8
    33b0:	4770      	bx	lr

000033b2 <Clock_Ip_CallbackPllEmptyComplete>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CallbackPllEmptyComplete(Clock_Ip_NameType PllName)
{
    33b2:	b082      	sub	sp, #8
    33b4:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
    return STATUS_PLL_LOCKED;
    33b6:	2302      	movs	r3, #2
}
    33b8:	4618      	mov	r0, r3
    33ba:	b002      	add	sp, #8
    33bc:	4770      	bx	lr

000033be <Clock_Ip_CallbackPllEmptyDisable>:
static void Clock_Ip_CallbackPllEmptyDisable(Clock_Ip_NameType PllName)
{
    33be:	b082      	sub	sp, #8
    33c0:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
}
    33c2:	bf00      	nop
    33c4:	b002      	add	sp, #8
    33c6:	4770      	bx	lr

000033c8 <Clock_Ip_ResetSpll>:


#ifdef CLOCK_IP_SPLL_ENABLE
static void Clock_Ip_ResetSpll(Clock_Ip_PllConfigType const* Config)
{
    33c8:	b500      	push	{lr}
    33ca:	b083      	sub	sp, #12
    33cc:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33ce:	9b01      	ldr	r3, [sp, #4]
    33d0:	2b00      	cmp	r3, #0
    33d2:	d002      	beq.n	33da <Clock_Ip_ResetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSpll_TrustedCall(Config);
    33d4:	9801      	ldr	r0, [sp, #4]
    33d6:	f000 f870 	bl	34ba <Clock_Ip_ResetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    33da:	bf00      	nop
    33dc:	b003      	add	sp, #12
    33de:	f85d fb04 	ldr.w	pc, [sp], #4

000033e2 <Clock_Ip_SetSpll>:
static void Clock_Ip_SetSpll(Clock_Ip_PllConfigType const* Config)
{
    33e2:	b500      	push	{lr}
    33e4:	b083      	sub	sp, #12
    33e6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33e8:	9b01      	ldr	r3, [sp, #4]
    33ea:	2b00      	cmp	r3, #0
    33ec:	d002      	beq.n	33f4 <Clock_Ip_SetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_SetSpll_TrustedCall(Config);
    33ee:	9801      	ldr	r0, [sp, #4]
    33f0:	f000 f89a 	bl	3528 <Clock_Ip_SetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    33f4:	bf00      	nop
    33f6:	b003      	add	sp, #12
    33f8:	f85d fb04 	ldr.w	pc, [sp], #4

000033fc <Clock_Ip_CompleteSpll>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CompleteSpll(Clock_Ip_NameType PllName)
{
    33fc:	b500      	push	{lr}
    33fe:	b089      	sub	sp, #36	; 0x24
    3400:	9001      	str	r0, [sp, #4]
    Clock_Ip_PllStatusReturnType PllStatus = STATUS_PLL_UNLOCKED;
    3402:	2301      	movs	r3, #1
    3404:	9307      	str	r3, [sp, #28]
    boolean TimeoutOccurred = FALSE;
    3406:	2300      	movs	r3, #0
    3408:	f88d 301b 	strb.w	r3, [sp, #27]
    uint32 TimeoutTicks;
    uint32 SpllStatus;


    /* Configure SPLL. */
    if ((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) != 0U)
    340c:	4b1e      	ldr	r3, [pc, #120]	; (3488 <Clock_Ip_CompleteSpll+0x8c>)
    340e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    3412:	f003 0301 	and.w	r3, r3, #1
    3416:	2b00      	cmp	r3, #0
    3418:	d02f      	beq.n	347a <Clock_Ip_CompleteSpll+0x7e>
    {
        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    341a:	aa02      	add	r2, sp, #8
    341c:	a903      	add	r1, sp, #12
    341e:	a804      	add	r0, sp, #16
    3420:	f24c 3350 	movw	r3, #50000	; 0xc350
    3424:	f7fe fe46 	bl	20b4 <Clock_Ip_StartTimeout>
        /* Wait until pll is locked */
        do
        {
            SpllStatus = (((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLVLD_MASK) >> SCG_SPLLCSR_SPLLVLD_SHIFT));
    3428:	4b17      	ldr	r3, [pc, #92]	; (3488 <Clock_Ip_CompleteSpll+0x8c>)
    342a:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    342e:	0e1b      	lsrs	r3, r3, #24
    3430:	f003 0301 	and.w	r3, r3, #1
    3434:	9305      	str	r3, [sp, #20]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3436:	9a02      	ldr	r2, [sp, #8]
    3438:	a903      	add	r1, sp, #12
    343a:	ab04      	add	r3, sp, #16
    343c:	4618      	mov	r0, r3
    343e:	f7fe fe53 	bl	20e8 <Clock_Ip_TimeoutExpired>
    3442:	4603      	mov	r3, r0
    3444:	f88d 301b 	strb.w	r3, [sp, #27]
        }
        while ((0U == SpllStatus) && (FALSE == TimeoutOccurred));
    3448:	9b05      	ldr	r3, [sp, #20]
    344a:	2b00      	cmp	r3, #0
    344c:	d106      	bne.n	345c <Clock_Ip_CompleteSpll+0x60>
    344e:	f89d 301b 	ldrb.w	r3, [sp, #27]
    3452:	f083 0301 	eor.w	r3, r3, #1
    3456:	b2db      	uxtb	r3, r3
    3458:	2b00      	cmp	r3, #0
    345a:	d1e5      	bne.n	3428 <Clock_Ip_CompleteSpll+0x2c>

        if (FALSE == TimeoutOccurred)
    345c:	f89d 301b 	ldrb.w	r3, [sp, #27]
    3460:	f083 0301 	eor.w	r3, r3, #1
    3464:	b2db      	uxtb	r3, r3
    3466:	2b00      	cmp	r3, #0
    3468:	d002      	beq.n	3470 <Clock_Ip_CompleteSpll+0x74>
        {
            PllStatus = STATUS_PLL_LOCKED;
    346a:	2302      	movs	r3, #2
    346c:	9307      	str	r3, [sp, #28]
    346e:	e006      	b.n	347e <Clock_Ip_CompleteSpll+0x82>
        }
        else
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, PllName);
    3470:	9901      	ldr	r1, [sp, #4]
    3472:	2001      	movs	r0, #1
    3474:	f7fe fe0e 	bl	2094 <Clock_Ip_ReportClockErrors>
    3478:	e001      	b.n	347e <Clock_Ip_CompleteSpll+0x82>
        }
    }
    else
    {
        PllStatus = STATUS_PLL_NOT_ENABLED;
    347a:	2300      	movs	r3, #0
    347c:	9307      	str	r3, [sp, #28]
    }
    
    return PllStatus;
    347e:	9b07      	ldr	r3, [sp, #28]
}
    3480:	4618      	mov	r0, r3
    3482:	b009      	add	sp, #36	; 0x24
    3484:	f85d fb04 	ldr.w	pc, [sp], #4
    3488:	40064000 	.word	0x40064000

0000348c <Clock_Ip_DisableSpll>:
static void Clock_Ip_DisableSpll(Clock_Ip_NameType PllName)
{
    348c:	b500      	push	{lr}
    348e:	b083      	sub	sp, #12
    3490:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSpll_TrustedCall,(PllName));
  #else
    Clock_Ip_DisableSpll_TrustedCall(PllName);
    3492:	9801      	ldr	r0, [sp, #4]
    3494:	f000 f886 	bl	35a4 <Clock_Ip_DisableSpll_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    3498:	bf00      	nop
    349a:	b003      	add	sp, #12
    349c:	f85d fb04 	ldr.w	pc, [sp], #4

000034a0 <Clock_Ip_EnableSpll>:
static void Clock_Ip_EnableSpll(Clock_Ip_PllConfigType const* Config)
{
    34a0:	b500      	push	{lr}
    34a2:	b083      	sub	sp, #12
    34a4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    34a6:	9b01      	ldr	r3, [sp, #4]
    34a8:	2b00      	cmp	r3, #0
    34aa:	d002      	beq.n	34b2 <Clock_Ip_EnableSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSpll_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSpll_TrustedCall(Config);
    34ac:	9801      	ldr	r0, [sp, #4]
    34ae:	f000 f891 	bl	35d4 <Clock_Ip_EnableSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    34b2:	bf00      	nop
    34b4:	b003      	add	sp, #12
    34b6:	f85d fb04 	ldr.w	pc, [sp], #4

000034ba <Clock_Ip_ResetSpll_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/

#ifdef CLOCK_IP_SPLL_ENABLE
void Clock_Ip_ResetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    34ba:	b082      	sub	sp, #8
    34bc:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    34be:	4b19      	ldr	r3, [pc, #100]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34c0:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    34c4:	4a17      	ldr	r2, [pc, #92]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34c6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    34ca:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCM_MASK));
    34ce:	4b15      	ldr	r3, [pc, #84]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34d0:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    34d4:	4a13      	ldr	r2, [pc, #76]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    34da:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor reset*/
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCMRE_MASK));
    34de:	4b11      	ldr	r3, [pc, #68]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34e0:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    34e4:	4a0f      	ldr	r2, [pc, #60]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34e6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    34ea:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    34ee:	4b0d      	ldr	r3, [pc, #52]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34f0:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    34f4:	4a0b      	ldr	r2, [pc, #44]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    34f6:	f023 0301 	bic.w	r3, r3, #1
    34fa:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Reset PLL configuration. */
    #if (defined (CLOCK_IP_S32K142W) || defined(CLOCK_IP_S32K144W) || defined(CLOCK_IP_S32M244))
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_SOURCE_MASK));
    #endif
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_PREDIV_MASK));
    34fe:	4b09      	ldr	r3, [pc, #36]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    3500:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    3504:	4a07      	ldr	r2, [pc, #28]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    3506:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    350a:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_MULT_MASK));
    350e:	4b05      	ldr	r3, [pc, #20]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    3510:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    3514:	4a03      	ldr	r2, [pc, #12]	; (3524 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    3516:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
    351a:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
}
    351e:	bf00      	nop
    3520:	b002      	add	sp, #8
    3522:	4770      	bx	lr
    3524:	40064000 	.word	0x40064000

00003528 <Clock_Ip_SetSpll_TrustedCall>:
void Clock_Ip_SetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    3528:	b082      	sub	sp, #8
    352a:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    352c:	9b01      	ldr	r3, [sp, #4]
    352e:	889b      	ldrh	r3, [r3, #4]
    3530:	2b01      	cmp	r3, #1
    3532:	d12f      	bne.n	3594 <Clock_Ip_SetSpll_TrustedCall+0x6c>
            IP_SCG->SPLLCFG |= SCG_SPLLCFG_SOURCE(1UL);
        }
        #endif

        /* Set PLL configuration. */
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    3534:	4b1a      	ldr	r3, [pc, #104]	; (35a0 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    3536:	f8d3 2608 	ldr.w	r2, [r3, #1544]	; 0x608
    353a:	9b01      	ldr	r3, [sp, #4]
    353c:	7b5b      	ldrb	r3, [r3, #13]
    353e:	3b01      	subs	r3, #1
    3540:	021b      	lsls	r3, r3, #8
    3542:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                        SCG_SPLLCFG_MULT((uint32)(Config->MulFactorDiv) - 16U);
    3546:	9b01      	ldr	r3, [sp, #4]
    3548:	7d1b      	ldrb	r3, [r3, #20]
    354a:	3b10      	subs	r3, #16
    354c:	041b      	lsls	r3, r3, #16
    354e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    3552:	430b      	orrs	r3, r1
    3554:	4912      	ldr	r1, [pc, #72]	; (35a0 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    3556:	4313      	orrs	r3, r2
    3558:	f8c1 3608 	str.w	r3, [r1, #1544]	; 0x608

        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    355c:	9b01      	ldr	r3, [sp, #4]
    355e:	7fdb      	ldrb	r3, [r3, #31]
    3560:	2b02      	cmp	r3, #2
    3562:	d011      	beq.n	3588 <Clock_Ip_SetSpll_TrustedCall+0x60>
    3564:	2b02      	cmp	r3, #2
    3566:	dc17      	bgt.n	3598 <Clock_Ip_SetSpll_TrustedCall+0x70>
    3568:	2b00      	cmp	r3, #0
    356a:	d002      	beq.n	3572 <Clock_Ip_SetSpll_TrustedCall+0x4a>
    356c:	2b01      	cmp	r3, #1
    356e:	d005      	beq.n	357c <Clock_Ip_SetSpll_TrustedCall+0x54>
            break;
#endif
            default:
                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    3570:	e012      	b.n	3598 <Clock_Ip_SetSpll_TrustedCall+0x70>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(0UL) |
    3572:	4b0b      	ldr	r3, [pc, #44]	; (35a0 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    3574:	2200      	movs	r2, #0
    3576:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    357a:	e00e      	b.n	359a <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    357c:	4b08      	ldr	r3, [pc, #32]	; (35a0 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    357e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3582:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    3586:	e008      	b.n	359a <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    3588:	4b05      	ldr	r3, [pc, #20]	; (35a0 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    358a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    358e:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    3592:	e002      	b.n	359a <Clock_Ip_SetSpll_TrustedCall+0x72>
        }
    }
    3594:	bf00      	nop
    3596:	e000      	b.n	359a <Clock_Ip_SetSpll_TrustedCall+0x72>
                break;
    3598:	bf00      	nop
}
    359a:	bf00      	nop
    359c:	b002      	add	sp, #8
    359e:	4770      	bx	lr
    35a0:	40064000 	.word	0x40064000

000035a4 <Clock_Ip_DisableSpll_TrustedCall>:
void Clock_Ip_DisableSpll_TrustedCall(Clock_Ip_NameType PllName)
{
    35a4:	b082      	sub	sp, #8
    35a6:	9001      	str	r0, [sp, #4]
    (void)PllName;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    35a8:	4b09      	ldr	r3, [pc, #36]	; (35d0 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    35aa:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    35ae:	4a08      	ldr	r2, [pc, #32]	; (35d0 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    35b0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    35b4:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    35b8:	4b05      	ldr	r3, [pc, #20]	; (35d0 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    35ba:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    35be:	4a04      	ldr	r2, [pc, #16]	; (35d0 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    35c0:	f023 0301 	bic.w	r3, r3, #1
    35c4:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
}
    35c8:	bf00      	nop
    35ca:	b002      	add	sp, #8
    35cc:	4770      	bx	lr
    35ce:	bf00      	nop
    35d0:	40064000 	.word	0x40064000

000035d4 <Clock_Ip_EnableSpll_TrustedCall>:
void Clock_Ip_EnableSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    35d4:	b082      	sub	sp, #8
    35d6:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    35d8:	9b01      	ldr	r3, [sp, #4]
    35da:	889b      	ldrh	r3, [r3, #4]
    35dc:	2b01      	cmp	r3, #1
    35de:	d107      	bne.n	35f0 <Clock_Ip_EnableSpll_TrustedCall+0x1c>
    {
        /* Enable SPLL */
        IP_SCG->SPLLCSR |= SCG_SPLLCSR_SPLLEN(1UL);
    35e0:	4b05      	ldr	r3, [pc, #20]	; (35f8 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    35e2:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    35e6:	4a04      	ldr	r2, [pc, #16]	; (35f8 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    35e8:	f043 0301 	orr.w	r3, r3, #1
    35ec:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    }
}
    35f0:	bf00      	nop
    35f2:	b002      	add	sp, #8
    35f4:	4770      	bx	lr
    35f6:	bf00      	nop
    35f8:	40064000 	.word	0x40064000

000035fc <Clock_Ip_ProgressiveFrequencyClockSwitchEmpty>:
#include "Mcu_MemMap.h"

static void Clock_Ip_ProgressiveFrequencyClockSwitchEmpty(  Clock_Ip_PcfsConfigType const* Config,
                                                            uint32 Index
                                                          )
{
    35fc:	b082      	sub	sp, #8
    35fe:	9001      	str	r0, [sp, #4]
    3600:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    3602:	bf00      	nop
    3604:	b002      	add	sp, #8
    3606:	4770      	bx	lr

00003608 <Clock_Ip_CallbackSelectorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackSelectorEmpty(Clock_Ip_SelectorConfigType const* Config)
{
    3608:	b082      	sub	sp, #8
    360a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    360c:	bf00      	nop
    360e:	b002      	add	sp, #8
    3610:	4770      	bx	lr

00003612 <Clock_Ip_ResetScgRunSel>:

#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
static void Clock_Ip_ResetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    3612:	b500      	push	{lr}
    3614:	b083      	sub	sp, #12
    3616:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3618:	9b01      	ldr	r3, [sp, #4]
    361a:	2b00      	cmp	r3, #0
    361c:	d002      	beq.n	3624 <Clock_Ip_ResetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgRunSel_TrustedCall(Config);
    361e:	9801      	ldr	r0, [sp, #4]
    3620:	f000 f8ee 	bl	3800 <Clock_Ip_ResetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3624:	bf00      	nop
    3626:	b003      	add	sp, #12
    3628:	f85d fb04 	ldr.w	pc, [sp], #4

0000362c <Clock_Ip_SetScgRunSel>:

static void Clock_Ip_SetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    362c:	b500      	push	{lr}
    362e:	b083      	sub	sp, #12
    3630:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3632:	9b01      	ldr	r3, [sp, #4]
    3634:	2b00      	cmp	r3, #0
    3636:	d002      	beq.n	363e <Clock_Ip_SetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunSel_TrustedCall(Config);
    3638:	9801      	ldr	r0, [sp, #4]
    363a:	f000 f8ff 	bl	383c <Clock_Ip_SetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    363e:	bf00      	nop
    3640:	b003      	add	sp, #12
    3642:	f85d fb04 	ldr.w	pc, [sp], #4

00003646 <Clock_Ip_SetScgVlprSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL
static void Clock_Ip_SetScgVlprSel(Clock_Ip_SelectorConfigType const *Config)
{
    3646:	b500      	push	{lr}
    3648:	b083      	sub	sp, #12
    364a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    364c:	9b01      	ldr	r3, [sp, #4]
    364e:	2b00      	cmp	r3, #0
    3650:	d002      	beq.n	3658 <Clock_Ip_SetScgVlprSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprSel_TrustedCall(Config);
    3652:	9801      	ldr	r0, [sp, #4]
    3654:	f000 f912 	bl	387c <Clock_Ip_SetScgVlprSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3658:	bf00      	nop
    365a:	b003      	add	sp, #12
    365c:	f85d fb04 	ldr.w	pc, [sp], #4

00003660 <Clock_Ip_ResetScgHsrunSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
static void Clock_Ip_ResetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    3660:	b500      	push	{lr}
    3662:	b083      	sub	sp, #12
    3664:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3666:	9b01      	ldr	r3, [sp, #4]
    3668:	2b00      	cmp	r3, #0
    366a:	d002      	beq.n	3672 <Clock_Ip_ResetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgHsrunSel_TrustedCall(Config);
    366c:	9801      	ldr	r0, [sp, #4]
    366e:	f000 f925 	bl	38bc <Clock_Ip_ResetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3672:	bf00      	nop
    3674:	b003      	add	sp, #12
    3676:	f85d fb04 	ldr.w	pc, [sp], #4

0000367a <Clock_Ip_SetScgHsrunSel>:
static void Clock_Ip_SetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    367a:	b500      	push	{lr}
    367c:	b083      	sub	sp, #12
    367e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3680:	9b01      	ldr	r3, [sp, #4]
    3682:	2b00      	cmp	r3, #0
    3684:	d002      	beq.n	368c <Clock_Ip_SetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunSel_TrustedCall(Config);
    3686:	9801      	ldr	r0, [sp, #4]
    3688:	f000 f936 	bl	38f8 <Clock_Ip_SetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    368c:	bf00      	nop
    368e:	b003      	add	sp, #12
    3690:	f85d fb04 	ldr.w	pc, [sp], #4

00003694 <Clock_Ip_ResetSimRtcSel>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
static void Clock_Ip_ResetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    3694:	b500      	push	{lr}
    3696:	b083      	sub	sp, #12
    3698:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    369a:	9b01      	ldr	r3, [sp, #4]
    369c:	2b00      	cmp	r3, #0
    369e:	d002      	beq.n	36a6 <Clock_Ip_ResetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimRtcSel_TrustedCall(Config);
    36a0:	9801      	ldr	r0, [sp, #4]
    36a2:	f000 f949 	bl	3938 <Clock_Ip_ResetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    36a6:	bf00      	nop
    36a8:	b003      	add	sp, #12
    36aa:	f85d fb04 	ldr.w	pc, [sp], #4

000036ae <Clock_Ip_SetSimRtcSel>:
static void Clock_Ip_SetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    36ae:	b500      	push	{lr}
    36b0:	b083      	sub	sp, #12
    36b2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    36b4:	9b01      	ldr	r3, [sp, #4]
    36b6:	2b00      	cmp	r3, #0
    36b8:	d002      	beq.n	36c0 <Clock_Ip_SetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimRtcSel_TrustedCall(Config);
    36ba:	9801      	ldr	r0, [sp, #4]
    36bc:	f000 f958 	bl	3970 <Clock_Ip_SetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    36c0:	bf00      	nop
    36c2:	b003      	add	sp, #12
    36c4:	f85d fb04 	ldr.w	pc, [sp], #4

000036c8 <Clock_Ip_ResetSimLpoSel>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
static void Clock_Ip_ResetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    36c8:	b500      	push	{lr}
    36ca:	b083      	sub	sp, #12
    36cc:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    36ce:	9b01      	ldr	r3, [sp, #4]
    36d0:	2b00      	cmp	r3, #0
    36d2:	d002      	beq.n	36da <Clock_Ip_ResetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimLpoSel_TrustedCall(Config);
    36d4:	9801      	ldr	r0, [sp, #4]
    36d6:	f000 f969 	bl	39ac <Clock_Ip_ResetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    36da:	bf00      	nop
    36dc:	b003      	add	sp, #12
    36de:	f85d fb04 	ldr.w	pc, [sp], #4

000036e2 <Clock_Ip_SetSimLpoSel>:
static void Clock_Ip_SetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    36e2:	b500      	push	{lr}
    36e4:	b083      	sub	sp, #12
    36e6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    36e8:	9b01      	ldr	r3, [sp, #4]
    36ea:	2b00      	cmp	r3, #0
    36ec:	d002      	beq.n	36f4 <Clock_Ip_SetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimLpoSel_TrustedCall(Config);
    36ee:	9801      	ldr	r0, [sp, #4]
    36f0:	f000 f978 	bl	39e4 <Clock_Ip_SetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    36f4:	bf00      	nop
    36f6:	b003      	add	sp, #12
    36f8:	f85d fb04 	ldr.w	pc, [sp], #4

000036fc <Clock_Ip_ResetScgClkoutSel>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
static void Clock_Ip_ResetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    36fc:	b500      	push	{lr}
    36fe:	b083      	sub	sp, #12
    3700:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3702:	9b01      	ldr	r3, [sp, #4]
    3704:	2b00      	cmp	r3, #0
    3706:	d002      	beq.n	370e <Clock_Ip_ResetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgClkoutSel_TrustedCall(Config);
    3708:	9801      	ldr	r0, [sp, #4]
    370a:	f000 f989 	bl	3a20 <Clock_Ip_ResetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    370e:	bf00      	nop
    3710:	b003      	add	sp, #12
    3712:	f85d fb04 	ldr.w	pc, [sp], #4

00003716 <Clock_Ip_SetScgClkoutSel>:
static void Clock_Ip_SetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    3716:	b500      	push	{lr}
    3718:	b083      	sub	sp, #12
    371a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    371c:	9b01      	ldr	r3, [sp, #4]
    371e:	2b00      	cmp	r3, #0
    3720:	d002      	beq.n	3728 <Clock_Ip_SetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgClkoutSel_TrustedCall(Config);
    3722:	9801      	ldr	r0, [sp, #4]
    3724:	f000 f998 	bl	3a58 <Clock_Ip_SetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3728:	bf00      	nop
    372a:	b003      	add	sp, #12
    372c:	f85d fb04 	ldr.w	pc, [sp], #4

00003730 <Clock_Ip_ResetSimFtmoptSel>:
#endif

#ifdef CLOCK_IP_SIM_FTMOPT_SEL
static void Clock_Ip_ResetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    3730:	b500      	push	{lr}
    3732:	b083      	sub	sp, #12
    3734:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3736:	9b01      	ldr	r3, [sp, #4]
    3738:	2b00      	cmp	r3, #0
    373a:	d002      	beq.n	3742 <Clock_Ip_ResetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimFtmoptSel_TrustedCall(Config);
    373c:	9801      	ldr	r0, [sp, #4]
    373e:	f000 f9a9 	bl	3a94 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3742:	bf00      	nop
    3744:	b003      	add	sp, #12
    3746:	f85d fb04 	ldr.w	pc, [sp], #4

0000374a <Clock_Ip_SetSimFtmoptSel>:
static void Clock_Ip_SetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    374a:	b500      	push	{lr}
    374c:	b083      	sub	sp, #12
    374e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3750:	9b01      	ldr	r3, [sp, #4]
    3752:	2b00      	cmp	r3, #0
    3754:	d002      	beq.n	375c <Clock_Ip_SetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimFtmoptSel_TrustedCall(Config);
    3756:	9801      	ldr	r0, [sp, #4]
    3758:	f000 f9e6 	bl	3b28 <Clock_Ip_SetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    375c:	bf00      	nop
    375e:	b003      	add	sp, #12
    3760:	f85d fb04 	ldr.w	pc, [sp], #4

00003764 <Clock_Ip_ResetSimClkoutSel>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
static void Clock_Ip_ResetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    3764:	b500      	push	{lr}
    3766:	b083      	sub	sp, #12
    3768:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    376a:	9b01      	ldr	r3, [sp, #4]
    376c:	2b00      	cmp	r3, #0
    376e:	d002      	beq.n	3776 <Clock_Ip_ResetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimClkoutSel_TrustedCall(Config);
    3770:	9801      	ldr	r0, [sp, #4]
    3772:	f000 fa25 	bl	3bc0 <Clock_Ip_ResetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3776:	bf00      	nop
    3778:	b003      	add	sp, #12
    377a:	f85d fb04 	ldr.w	pc, [sp], #4

0000377e <Clock_Ip_SetSimClkoutSel>:
static void Clock_Ip_SetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    377e:	b500      	push	{lr}
    3780:	b083      	sub	sp, #12
    3782:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3784:	9b01      	ldr	r3, [sp, #4]
    3786:	2b00      	cmp	r3, #0
    3788:	d002      	beq.n	3790 <Clock_Ip_SetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutSel_TrustedCall(Config);
    378a:	9801      	ldr	r0, [sp, #4]
    378c:	f000 fa2a 	bl	3be4 <Clock_Ip_SetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3790:	bf00      	nop
    3792:	b003      	add	sp, #12
    3794:	f85d fb04 	ldr.w	pc, [sp], #4

00003798 <Clock_Ip_ResetPccPcsSelect>:
#endif

#ifdef CLOCK_IP_PCC_PCS_SELECT
static void Clock_Ip_ResetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    3798:	b500      	push	{lr}
    379a:	b083      	sub	sp, #12
    379c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    379e:	9b01      	ldr	r3, [sp, #4]
    37a0:	2b00      	cmp	r3, #0
    37a2:	d002      	beq.n	37aa <Clock_Ip_ResetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_ResetPccPcsSelect_TrustedCall(Config);
    37a4:	9801      	ldr	r0, [sp, #4]
    37a6:	f000 fa3b 	bl	3c20 <Clock_Ip_ResetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    37aa:	bf00      	nop
    37ac:	b003      	add	sp, #12
    37ae:	f85d fb04 	ldr.w	pc, [sp], #4

000037b2 <Clock_Ip_SetPccPcsSelect>:
static void Clock_Ip_SetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    37b2:	b500      	push	{lr}
    37b4:	b083      	sub	sp, #12
    37b6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    37b8:	9b01      	ldr	r3, [sp, #4]
    37ba:	2b00      	cmp	r3, #0
    37bc:	d002      	beq.n	37c4 <Clock_Ip_SetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcsSelect_TrustedCall(Config);
    37be:	9801      	ldr	r0, [sp, #4]
    37c0:	f000 fa56 	bl	3c70 <Clock_Ip_SetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    37c4:	bf00      	nop
    37c6:	b003      	add	sp, #12
    37c8:	f85d fb04 	ldr.w	pc, [sp], #4

000037cc <Clock_Ip_ResetSimTraceSel>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
static void Clock_Ip_ResetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    37cc:	b500      	push	{lr}
    37ce:	b083      	sub	sp, #12
    37d0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    37d2:	9b01      	ldr	r3, [sp, #4]
    37d4:	2b00      	cmp	r3, #0
    37d6:	d002      	beq.n	37de <Clock_Ip_ResetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimTraceSel_TrustedCall(Config);
    37d8:	9801      	ldr	r0, [sp, #4]
    37da:	f000 fa79 	bl	3cd0 <Clock_Ip_ResetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    37de:	bf00      	nop
    37e0:	b003      	add	sp, #12
    37e2:	f85d fb04 	ldr.w	pc, [sp], #4

000037e6 <Clock_Ip_SetSimTraceSel>:
static void Clock_Ip_SetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    37e6:	b500      	push	{lr}
    37e8:	b083      	sub	sp, #12
    37ea:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    37ec:	9b01      	ldr	r3, [sp, #4]
    37ee:	2b00      	cmp	r3, #0
    37f0:	d002      	beq.n	37f8 <Clock_Ip_SetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceSel_TrustedCall(Config);
    37f2:	9801      	ldr	r0, [sp, #4]
    37f4:	f000 fa8a 	bl	3d0c <Clock_Ip_SetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    37f8:	bf00      	nop
    37fa:	b003      	add	sp, #12
    37fc:	f85d fb04 	ldr.w	pc, [sp], #4

00003800 <Clock_Ip_ResetScgRunSel_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
void Clock_Ip_ResetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3800:	b084      	sub	sp, #16
    3802:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3804:	4b0b      	ldr	r3, [pc, #44]	; (3834 <Clock_Ip_ResetScgRunSel_TrustedCall+0x34>)
    3806:	795b      	ldrb	r3, [r3, #5]
    3808:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->RCCR;
    380a:	4b0b      	ldr	r3, [pc, #44]	; (3838 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    380c:	695b      	ldr	r3, [r3, #20]
    380e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    3810:	9b02      	ldr	r3, [sp, #8]
    3812:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3816:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    3818:	9b03      	ldr	r3, [sp, #12]
    381a:	061b      	lsls	r3, r3, #24
    381c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    3820:	9a02      	ldr	r2, [sp, #8]
    3822:	4313      	orrs	r3, r2
    3824:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    3826:	4a04      	ldr	r2, [pc, #16]	; (3838 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    3828:	9b02      	ldr	r3, [sp, #8]
    382a:	6153      	str	r3, [r2, #20]
}
    382c:	bf00      	nop
    382e:	b004      	add	sp, #16
    3830:	4770      	bx	lr
    3832:	bf00      	nop
    3834:	0000e1dc 	.word	0x0000e1dc
    3838:	40064000 	.word	0x40064000

0000383c <Clock_Ip_SetScgRunSel_TrustedCall>:

void Clock_Ip_SetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    383c:	b084      	sub	sp, #16
    383e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3840:	9b01      	ldr	r3, [sp, #4]
    3842:	685b      	ldr	r3, [r3, #4]
    3844:	4a0b      	ldr	r2, [pc, #44]	; (3874 <Clock_Ip_SetScgRunSel_TrustedCall+0x38>)
    3846:	5cd3      	ldrb	r3, [r2, r3]
    3848:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->RCCR;
    384a:	4b0b      	ldr	r3, [pc, #44]	; (3878 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    384c:	695b      	ldr	r3, [r3, #20]
    384e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    3850:	9b02      	ldr	r3, [sp, #8]
    3852:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3856:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    3858:	9b03      	ldr	r3, [sp, #12]
    385a:	061b      	lsls	r3, r3, #24
    385c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    3860:	9a02      	ldr	r2, [sp, #8]
    3862:	4313      	orrs	r3, r2
    3864:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    3866:	4a04      	ldr	r2, [pc, #16]	; (3878 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    3868:	9b02      	ldr	r3, [sp, #8]
    386a:	6153      	str	r3, [r2, #20]
}
    386c:	bf00      	nop
    386e:	b004      	add	sp, #16
    3870:	4770      	bx	lr
    3872:	bf00      	nop
    3874:	0000e1dc 	.word	0x0000e1dc
    3878:	40064000 	.word	0x40064000

0000387c <Clock_Ip_SetScgVlprSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL

void Clock_Ip_SetScgVlprSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    387c:	b084      	sub	sp, #16
    387e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3880:	9b01      	ldr	r3, [sp, #4]
    3882:	685b      	ldr	r3, [r3, #4]
    3884:	4a0b      	ldr	r2, [pc, #44]	; (38b4 <Clock_Ip_SetScgVlprSel_TrustedCall+0x38>)
    3886:	5cd3      	ldrb	r3, [r2, r3]
    3888:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->VCCR;
    388a:	4b0b      	ldr	r3, [pc, #44]	; (38b8 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    388c:	699b      	ldr	r3, [r3, #24]
    388e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_VCCR_SCS_MASK;
    3890:	9b02      	ldr	r3, [sp, #8]
    3892:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3896:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_VCCR_SCS(SelectorValue);
    3898:	9b03      	ldr	r3, [sp, #12]
    389a:	061b      	lsls	r3, r3, #24
    389c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    38a0:	9a02      	ldr	r2, [sp, #8]
    38a2:	4313      	orrs	r3, r2
    38a4:	9302      	str	r3, [sp, #8]
    IP_SCG->VCCR = RegValue;
    38a6:	4a04      	ldr	r2, [pc, #16]	; (38b8 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    38a8:	9b02      	ldr	r3, [sp, #8]
    38aa:	6193      	str	r3, [r2, #24]
}
    38ac:	bf00      	nop
    38ae:	b004      	add	sp, #16
    38b0:	4770      	bx	lr
    38b2:	bf00      	nop
    38b4:	0000e1dc 	.word	0x0000e1dc
    38b8:	40064000 	.word	0x40064000

000038bc <Clock_Ip_ResetScgHsrunSel_TrustedCall>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
void Clock_Ip_ResetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    38bc:	b084      	sub	sp, #16
    38be:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    38c0:	4b0b      	ldr	r3, [pc, #44]	; (38f0 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x34>)
    38c2:	795b      	ldrb	r3, [r3, #5]
    38c4:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->HCCR;
    38c6:	4b0b      	ldr	r3, [pc, #44]	; (38f4 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    38c8:	69db      	ldr	r3, [r3, #28]
    38ca:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    38cc:	9b02      	ldr	r3, [sp, #8]
    38ce:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    38d2:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    38d4:	9b03      	ldr	r3, [sp, #12]
    38d6:	061b      	lsls	r3, r3, #24
    38d8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    38dc:	9a02      	ldr	r2, [sp, #8]
    38de:	4313      	orrs	r3, r2
    38e0:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    38e2:	4a04      	ldr	r2, [pc, #16]	; (38f4 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    38e4:	9b02      	ldr	r3, [sp, #8]
    38e6:	61d3      	str	r3, [r2, #28]
}
    38e8:	bf00      	nop
    38ea:	b004      	add	sp, #16
    38ec:	4770      	bx	lr
    38ee:	bf00      	nop
    38f0:	0000e1dc 	.word	0x0000e1dc
    38f4:	40064000 	.word	0x40064000

000038f8 <Clock_Ip_SetScgHsrunSel_TrustedCall>:
void Clock_Ip_SetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    38f8:	b084      	sub	sp, #16
    38fa:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    38fc:	9b01      	ldr	r3, [sp, #4]
    38fe:	685b      	ldr	r3, [r3, #4]
    3900:	4a0b      	ldr	r2, [pc, #44]	; (3930 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x38>)
    3902:	5cd3      	ldrb	r3, [r2, r3]
    3904:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->HCCR;
    3906:	4b0b      	ldr	r3, [pc, #44]	; (3934 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    3908:	69db      	ldr	r3, [r3, #28]
    390a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    390c:	9b02      	ldr	r3, [sp, #8]
    390e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3912:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    3914:	9b03      	ldr	r3, [sp, #12]
    3916:	061b      	lsls	r3, r3, #24
    3918:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    391c:	9a02      	ldr	r2, [sp, #8]
    391e:	4313      	orrs	r3, r2
    3920:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    3922:	4a04      	ldr	r2, [pc, #16]	; (3934 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    3924:	9b02      	ldr	r3, [sp, #8]
    3926:	61d3      	str	r3, [r2, #28]
}
    3928:	bf00      	nop
    392a:	b004      	add	sp, #16
    392c:	4770      	bx	lr
    392e:	bf00      	nop
    3930:	0000e1dc 	.word	0x0000e1dc
    3934:	40064000 	.word	0x40064000

00003938 <Clock_Ip_ResetSimRtcSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
void Clock_Ip_ResetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3938:	b084      	sub	sp, #16
    393a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[SOSCDIV1_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    393c:	4b0a      	ldr	r3, [pc, #40]	; (3968 <Clock_Ip_ResetSimRtcSel_TrustedCall+0x30>)
    393e:	7b9b      	ldrb	r3, [r3, #14]
    3940:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    3942:	4b0a      	ldr	r3, [pc, #40]	; (396c <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    3944:	691b      	ldr	r3, [r3, #16]
    3946:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    3948:	9b02      	ldr	r3, [sp, #8]
    394a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    394e:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    3950:	9b03      	ldr	r3, [sp, #12]
    3952:	011b      	lsls	r3, r3, #4
    3954:	9a02      	ldr	r2, [sp, #8]
    3956:	4313      	orrs	r3, r2
    3958:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    395a:	4a04      	ldr	r2, [pc, #16]	; (396c <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    395c:	9b02      	ldr	r3, [sp, #8]
    395e:	6113      	str	r3, [r2, #16]
}
    3960:	bf00      	nop
    3962:	b004      	add	sp, #16
    3964:	4770      	bx	lr
    3966:	bf00      	nop
    3968:	0000e184 	.word	0x0000e184
    396c:	40048000 	.word	0x40048000

00003970 <Clock_Ip_SetSimRtcSel_TrustedCall>:

void Clock_Ip_SetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3970:	b084      	sub	sp, #16
    3972:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3974:	9b01      	ldr	r3, [sp, #4]
    3976:	685b      	ldr	r3, [r3, #4]
    3978:	4a0a      	ldr	r2, [pc, #40]	; (39a4 <Clock_Ip_SetSimRtcSel_TrustedCall+0x34>)
    397a:	5cd3      	ldrb	r3, [r2, r3]
    397c:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->LPOCLKS;
    397e:	4b0a      	ldr	r3, [pc, #40]	; (39a8 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    3980:	691b      	ldr	r3, [r3, #16]
    3982:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    3984:	9b02      	ldr	r3, [sp, #8]
    3986:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    398a:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    398c:	9b03      	ldr	r3, [sp, #12]
    398e:	011b      	lsls	r3, r3, #4
    3990:	9a02      	ldr	r2, [sp, #8]
    3992:	4313      	orrs	r3, r2
    3994:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    3996:	4a04      	ldr	r2, [pc, #16]	; (39a8 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    3998:	9b02      	ldr	r3, [sp, #8]
    399a:	6113      	str	r3, [r2, #16]
}
    399c:	bf00      	nop
    399e:	b004      	add	sp, #16
    39a0:	4770      	bx	lr
    39a2:	bf00      	nop
    39a4:	0000e184 	.word	0x0000e184
    39a8:	40048000 	.word	0x40048000

000039ac <Clock_Ip_ResetSimLpoSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
void Clock_Ip_ResetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    39ac:	b084      	sub	sp, #16
    39ae:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[LPO_128K_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    39b0:	4b0a      	ldr	r3, [pc, #40]	; (39dc <Clock_Ip_ResetSimLpoSel_TrustedCall+0x30>)
    39b2:	785b      	ldrb	r3, [r3, #1]
    39b4:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    39b6:	4b0a      	ldr	r3, [pc, #40]	; (39e0 <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    39b8:	691b      	ldr	r3, [r3, #16]
    39ba:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    39bc:	9b02      	ldr	r3, [sp, #8]
    39be:	f023 030c 	bic.w	r3, r3, #12
    39c2:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    39c4:	9b03      	ldr	r3, [sp, #12]
    39c6:	009b      	lsls	r3, r3, #2
    39c8:	9a02      	ldr	r2, [sp, #8]
    39ca:	4313      	orrs	r3, r2
    39cc:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    39ce:	4a04      	ldr	r2, [pc, #16]	; (39e0 <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    39d0:	9b02      	ldr	r3, [sp, #8]
    39d2:	6113      	str	r3, [r2, #16]
}
    39d4:	bf00      	nop
    39d6:	b004      	add	sp, #16
    39d8:	4770      	bx	lr
    39da:	bf00      	nop
    39dc:	0000e23c 	.word	0x0000e23c
    39e0:	40048000 	.word	0x40048000

000039e4 <Clock_Ip_SetSimLpoSel_TrustedCall>:
void Clock_Ip_SetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    39e4:	b084      	sub	sp, #16
    39e6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntrySIMHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    39e8:	9b01      	ldr	r3, [sp, #4]
    39ea:	685b      	ldr	r3, [r3, #4]
    39ec:	4a0a      	ldr	r2, [pc, #40]	; (3a18 <Clock_Ip_SetSimLpoSel_TrustedCall+0x34>)
    39ee:	5cd3      	ldrb	r3, [r2, r3]
    39f0:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    39f2:	4b0a      	ldr	r3, [pc, #40]	; (3a1c <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    39f4:	691b      	ldr	r3, [r3, #16]
    39f6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    39f8:	9b02      	ldr	r3, [sp, #8]
    39fa:	f023 030c 	bic.w	r3, r3, #12
    39fe:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    3a00:	9b03      	ldr	r3, [sp, #12]
    3a02:	009b      	lsls	r3, r3, #2
    3a04:	9a02      	ldr	r2, [sp, #8]
    3a06:	4313      	orrs	r3, r2
    3a08:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    3a0a:	4a04      	ldr	r2, [pc, #16]	; (3a1c <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    3a0c:	9b02      	ldr	r3, [sp, #8]
    3a0e:	6113      	str	r3, [r2, #16]
}
    3a10:	bf00      	nop
    3a12:	b004      	add	sp, #16
    3a14:	4770      	bx	lr
    3a16:	bf00      	nop
    3a18:	0000e23c 	.word	0x0000e23c
    3a1c:	40048000 	.word	0x40048000

00003a20 <Clock_Ip_ResetScgClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
void Clock_Ip_ResetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3a20:	b084      	sub	sp, #16
    3a22:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntryScsHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3a24:	4b0a      	ldr	r3, [pc, #40]	; (3a50 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x30>)
    3a26:	795b      	ldrb	r3, [r3, #5]
    3a28:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->CLKOUTCNFG;
    3a2a:	4b0a      	ldr	r3, [pc, #40]	; (3a54 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    3a2c:	6a1b      	ldr	r3, [r3, #32]
    3a2e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    3a30:	9b02      	ldr	r3, [sp, #8]
    3a32:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3a36:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    3a38:	9b03      	ldr	r3, [sp, #12]
    3a3a:	061b      	lsls	r3, r3, #24
    3a3c:	9a02      	ldr	r2, [sp, #8]
    3a3e:	4313      	orrs	r3, r2
    3a40:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    3a42:	4a04      	ldr	r2, [pc, #16]	; (3a54 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    3a44:	9b02      	ldr	r3, [sp, #8]
    3a46:	6213      	str	r3, [r2, #32]
}
    3a48:	bf00      	nop
    3a4a:	b004      	add	sp, #16
    3a4c:	4770      	bx	lr
    3a4e:	bf00      	nop
    3a50:	0000e1dc 	.word	0x0000e1dc
    3a54:	40064000 	.word	0x40064000

00003a58 <Clock_Ip_SetScgClkoutSel_TrustedCall>:
void Clock_Ip_SetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3a58:	b084      	sub	sp, #16
    3a5a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3a5c:	9b01      	ldr	r3, [sp, #4]
    3a5e:	685b      	ldr	r3, [r3, #4]
    3a60:	4a0a      	ldr	r2, [pc, #40]	; (3a8c <Clock_Ip_SetScgClkoutSel_TrustedCall+0x34>)
    3a62:	5cd3      	ldrb	r3, [r2, r3]
    3a64:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->CLKOUTCNFG;
    3a66:	4b0a      	ldr	r3, [pc, #40]	; (3a90 <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    3a68:	6a1b      	ldr	r3, [r3, #32]
    3a6a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    3a6c:	9b02      	ldr	r3, [sp, #8]
    3a6e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3a72:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    3a74:	9b03      	ldr	r3, [sp, #12]
    3a76:	061b      	lsls	r3, r3, #24
    3a78:	9a02      	ldr	r2, [sp, #8]
    3a7a:	4313      	orrs	r3, r2
    3a7c:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    3a7e:	4a04      	ldr	r2, [pc, #16]	; (3a90 <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    3a80:	9b02      	ldr	r3, [sp, #8]
    3a82:	6213      	str	r3, [r2, #32]
}
    3a84:	bf00      	nop
    3a86:	b004      	add	sp, #16
    3a88:	4770      	bx	lr
    3a8a:	bf00      	nop
    3a8c:	0000e1dc 	.word	0x0000e1dc
    3a90:	40064000 	.word	0x40064000

00003a94 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>:
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x)  (24U + ((x) << 1U))
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x)  (16U + (((x) - 4U) << 1U))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x))
void Clock_Ip_ResetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3a94:	b086      	sub	sp, #24
    3a96:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3a98:	4b20      	ldr	r3, [pc, #128]	; (3b1c <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x88>)
    3a9a:	795b      	ldrb	r3, [r3, #5]
    3a9c:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    3a9e:	9b01      	ldr	r3, [sp, #4]
    3aa0:	681a      	ldr	r2, [r3, #0]
    3aa2:	491f      	ldr	r1, [pc, #124]	; (3b20 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x8c>)
    3aa4:	4613      	mov	r3, r2
    3aa6:	00db      	lsls	r3, r3, #3
    3aa8:	4413      	add	r3, r2
    3aaa:	440b      	add	r3, r1
    3aac:	781b      	ldrb	r3, [r3, #0]
    3aae:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    3ab0:	4b1c      	ldr	r3, [pc, #112]	; (3b24 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    3ab2:	68db      	ldr	r3, [r3, #12]
    3ab4:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    3ab6:	9b03      	ldr	r3, [sp, #12]
    3ab8:	2b03      	cmp	r3, #3
    3aba:	d813      	bhi.n	3ae4 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x50>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    3abc:	9b03      	ldr	r3, [sp, #12]
    3abe:	005b      	lsls	r3, r3, #1
    3ac0:	3318      	adds	r3, #24
    3ac2:	2203      	movs	r2, #3
    3ac4:	fa02 f303 	lsl.w	r3, r2, r3
    3ac8:	43db      	mvns	r3, r3
    3aca:	9a05      	ldr	r2, [sp, #20]
    3acc:	4013      	ands	r3, r2
    3ace:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    3ad0:	9b03      	ldr	r3, [sp, #12]
    3ad2:	005b      	lsls	r3, r3, #1
    3ad4:	3318      	adds	r3, #24
    3ad6:	9a04      	ldr	r2, [sp, #16]
    3ad8:	fa02 f303 	lsl.w	r3, r2, r3
    3adc:	9a05      	ldr	r2, [sp, #20]
    3ade:	4313      	orrs	r3, r2
    3ae0:	9305      	str	r3, [sp, #20]
    3ae2:	e014      	b.n	3b0e <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x7a>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    3ae4:	9b03      	ldr	r3, [sp, #12]
    3ae6:	3b04      	subs	r3, #4
    3ae8:	005b      	lsls	r3, r3, #1
    3aea:	3310      	adds	r3, #16
    3aec:	2203      	movs	r2, #3
    3aee:	fa02 f303 	lsl.w	r3, r2, r3
    3af2:	43db      	mvns	r3, r3
    3af4:	9a05      	ldr	r2, [sp, #20]
    3af6:	4013      	ands	r3, r2
    3af8:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    3afa:	9b03      	ldr	r3, [sp, #12]
    3afc:	3b04      	subs	r3, #4
    3afe:	005b      	lsls	r3, r3, #1
    3b00:	3310      	adds	r3, #16
    3b02:	9a04      	ldr	r2, [sp, #16]
    3b04:	fa02 f303 	lsl.w	r3, r2, r3
    3b08:	9a05      	ldr	r2, [sp, #20]
    3b0a:	4313      	orrs	r3, r2
    3b0c:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    3b0e:	4a05      	ldr	r2, [pc, #20]	; (3b24 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    3b10:	9b05      	ldr	r3, [sp, #20]
    3b12:	60d3      	str	r3, [r2, #12]
}
    3b14:	bf00      	nop
    3b16:	b006      	add	sp, #24
    3b18:	4770      	bx	lr
    3b1a:	bf00      	nop
    3b1c:	0000e184 	.word	0x0000e184
    3b20:	0000de74 	.word	0x0000de74
    3b24:	40048000 	.word	0x40048000

00003b28 <Clock_Ip_SetSimFtmoptSel_TrustedCall>:
void Clock_Ip_SetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3b28:	b086      	sub	sp, #24
    3b2a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3b2c:	9b01      	ldr	r3, [sp, #4]
    3b2e:	685b      	ldr	r3, [r3, #4]
    3b30:	4a20      	ldr	r2, [pc, #128]	; (3bb4 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x8c>)
    3b32:	5cd3      	ldrb	r3, [r2, r3]
    3b34:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    3b36:	9b01      	ldr	r3, [sp, #4]
    3b38:	681a      	ldr	r2, [r3, #0]
    3b3a:	491f      	ldr	r1, [pc, #124]	; (3bb8 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x90>)
    3b3c:	4613      	mov	r3, r2
    3b3e:	00db      	lsls	r3, r3, #3
    3b40:	4413      	add	r3, r2
    3b42:	440b      	add	r3, r1
    3b44:	781b      	ldrb	r3, [r3, #0]
    3b46:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    3b48:	4b1c      	ldr	r3, [pc, #112]	; (3bbc <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    3b4a:	68db      	ldr	r3, [r3, #12]
    3b4c:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    3b4e:	9b03      	ldr	r3, [sp, #12]
    3b50:	2b03      	cmp	r3, #3
    3b52:	d813      	bhi.n	3b7c <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x54>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    3b54:	9b03      	ldr	r3, [sp, #12]
    3b56:	005b      	lsls	r3, r3, #1
    3b58:	3318      	adds	r3, #24
    3b5a:	2203      	movs	r2, #3
    3b5c:	fa02 f303 	lsl.w	r3, r2, r3
    3b60:	43db      	mvns	r3, r3
    3b62:	9a05      	ldr	r2, [sp, #20]
    3b64:	4013      	ands	r3, r2
    3b66:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    3b68:	9b03      	ldr	r3, [sp, #12]
    3b6a:	005b      	lsls	r3, r3, #1
    3b6c:	3318      	adds	r3, #24
    3b6e:	9a04      	ldr	r2, [sp, #16]
    3b70:	fa02 f303 	lsl.w	r3, r2, r3
    3b74:	9a05      	ldr	r2, [sp, #20]
    3b76:	4313      	orrs	r3, r2
    3b78:	9305      	str	r3, [sp, #20]
    3b7a:	e014      	b.n	3ba6 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x7e>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    3b7c:	9b03      	ldr	r3, [sp, #12]
    3b7e:	3b04      	subs	r3, #4
    3b80:	005b      	lsls	r3, r3, #1
    3b82:	3310      	adds	r3, #16
    3b84:	2203      	movs	r2, #3
    3b86:	fa02 f303 	lsl.w	r3, r2, r3
    3b8a:	43db      	mvns	r3, r3
    3b8c:	9a05      	ldr	r2, [sp, #20]
    3b8e:	4013      	ands	r3, r2
    3b90:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    3b92:	9b03      	ldr	r3, [sp, #12]
    3b94:	3b04      	subs	r3, #4
    3b96:	005b      	lsls	r3, r3, #1
    3b98:	3310      	adds	r3, #16
    3b9a:	9a04      	ldr	r2, [sp, #16]
    3b9c:	fa02 f303 	lsl.w	r3, r2, r3
    3ba0:	9a05      	ldr	r2, [sp, #20]
    3ba2:	4313      	orrs	r3, r2
    3ba4:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    3ba6:	4a05      	ldr	r2, [pc, #20]	; (3bbc <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    3ba8:	9b05      	ldr	r3, [sp, #20]
    3baa:	60d3      	str	r3, [r2, #12]
}
    3bac:	bf00      	nop
    3bae:	b006      	add	sp, #24
    3bb0:	4770      	bx	lr
    3bb2:	bf00      	nop
    3bb4:	0000e184 	.word	0x0000e184
    3bb8:	0000de74 	.word	0x0000de74
    3bbc:	40048000 	.word	0x40048000

00003bc0 <Clock_Ip_ResetSimClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
/* Clear CLKOUTSEL and CLKOUTEN bit field in SIM_CHIPCTL register  */
void Clock_Ip_ResetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3bc0:	b084      	sub	sp, #16
    3bc2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    (void)Config;

    RegValue = IP_SIM->CHIPCTL;
    3bc4:	4b06      	ldr	r3, [pc, #24]	; (3be0 <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    3bc6:	685b      	ldr	r3, [r3, #4]
    3bc8:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CHIPCTL_CLKOUTSEL_MASK | SIM_CHIPCTL_CLKOUTEN_MASK);
    3bca:	9b03      	ldr	r3, [sp, #12]
    3bcc:	f423 630f 	bic.w	r3, r3, #2288	; 0x8f0
    3bd0:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    3bd2:	4a03      	ldr	r2, [pc, #12]	; (3be0 <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    3bd4:	9b03      	ldr	r3, [sp, #12]
    3bd6:	6053      	str	r3, [r2, #4]
}
    3bd8:	bf00      	nop
    3bda:	b004      	add	sp, #16
    3bdc:	4770      	bx	lr
    3bde:	bf00      	nop
    3be0:	40048000 	.word	0x40048000

00003be4 <Clock_Ip_SetSimClkoutSel_TrustedCall>:
void Clock_Ip_SetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3be4:	b084      	sub	sp, #16
    3be6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3be8:	9b01      	ldr	r3, [sp, #4]
    3bea:	685b      	ldr	r3, [r3, #4]
    3bec:	4a0a      	ldr	r2, [pc, #40]	; (3c18 <Clock_Ip_SetSimClkoutSel_TrustedCall+0x34>)
    3bee:	5cd3      	ldrb	r3, [r2, r3]
    3bf0:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->CHIPCTL;
    3bf2:	4b0a      	ldr	r3, [pc, #40]	; (3c1c <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    3bf4:	685b      	ldr	r3, [r3, #4]
    3bf6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_CHIPCTL_CLKOUTSEL_MASK;
    3bf8:	9b02      	ldr	r3, [sp, #8]
    3bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3bfe:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_CHIPCTL_CLKOUTSEL_SHIFT);
    3c00:	9b03      	ldr	r3, [sp, #12]
    3c02:	011b      	lsls	r3, r3, #4
    3c04:	9a02      	ldr	r2, [sp, #8]
    3c06:	4313      	orrs	r3, r2
    3c08:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = RegValue;
    3c0a:	4a04      	ldr	r2, [pc, #16]	; (3c1c <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    3c0c:	9b02      	ldr	r3, [sp, #8]
    3c0e:	6053      	str	r3, [r2, #4]
}
    3c10:	bf00      	nop
    3c12:	b004      	add	sp, #16
    3c14:	4770      	bx	lr
    3c16:	bf00      	nop
    3c18:	0000e184 	.word	0x0000e184
    3c1c:	40048000 	.word	0x40048000

00003c20 <Clock_Ip_ResetPccPcsSelect_TrustedCall>:
#ifdef CLOCK_IP_PCC_PCS_SELECT
/**
* @brief            This function will reset writable bit fields of PCC register
*/
void Clock_Ip_ResetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3c20:	b084      	sub	sp, #16
    3c22:	9001      	str	r0, [sp, #4]
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    3c24:	9b01      	ldr	r3, [sp, #4]
    3c26:	681a      	ldr	r2, [r3, #0]
    3c28:	490f      	ldr	r1, [pc, #60]	; (3c68 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x48>)
    3c2a:	4613      	mov	r3, r2
    3c2c:	00db      	lsls	r3, r3, #3
    3c2e:	4413      	add	r3, r2
    3c30:	440b      	add	r3, r1
    3c32:	3304      	adds	r3, #4
    3c34:	781b      	ldrb	r3, [r3, #0]
    3c36:	9303      	str	r3, [sp, #12]

    /* Disable CGC before set PCS */
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_CGC_MASK);
    3c38:	4a0c      	ldr	r2, [pc, #48]	; (3c6c <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    3c3a:	9b03      	ldr	r3, [sp, #12]
    3c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3c40:	490a      	ldr	r1, [pc, #40]	; (3c6c <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    3c42:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
    3c46:	9b03      	ldr	r3, [sp, #12]
    3c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_PCS_MASK);
    3c4c:	4a07      	ldr	r2, [pc, #28]	; (3c6c <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    3c4e:	9b03      	ldr	r3, [sp, #12]
    3c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3c54:	4905      	ldr	r1, [pc, #20]	; (3c6c <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    3c56:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
    3c5a:	9b03      	ldr	r3, [sp, #12]
    3c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3c60:	bf00      	nop
    3c62:	b004      	add	sp, #16
    3c64:	4770      	bx	lr
    3c66:	bf00      	nop
    3c68:	0000de74 	.word	0x0000de74
    3c6c:	40065000 	.word	0x40065000

00003c70 <Clock_Ip_SetPccPcsSelect_TrustedCall>:
void Clock_Ip_SetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3c70:	b086      	sub	sp, #24
    3c72:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    3c74:	9b01      	ldr	r3, [sp, #4]
    3c76:	681a      	ldr	r2, [r3, #0]
    3c78:	4912      	ldr	r1, [pc, #72]	; (3cc4 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x54>)
    3c7a:	4613      	mov	r3, r2
    3c7c:	00db      	lsls	r3, r3, #3
    3c7e:	4413      	add	r3, r2
    3c80:	440b      	add	r3, r1
    3c82:	3304      	adds	r3, #4
    3c84:	781b      	ldrb	r3, [r3, #0]
    3c86:	9305      	str	r3, [sp, #20]
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryPcsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3c88:	9b01      	ldr	r3, [sp, #4]
    3c8a:	685b      	ldr	r3, [r3, #4]
    3c8c:	4a0e      	ldr	r2, [pc, #56]	; (3cc8 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x58>)
    3c8e:	5cd3      	ldrb	r3, [r2, r3]
    3c90:	9304      	str	r3, [sp, #16]

    RegValue = IP_PCC->PCCn[PccIndex];
    3c92:	4a0e      	ldr	r2, [pc, #56]	; (3ccc <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    3c94:	9b05      	ldr	r3, [sp, #20]
    3c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3c9a:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_PCS_MASK;
    3c9c:	9b03      	ldr	r3, [sp, #12]
    3c9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
    3ca2:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCS(SelectorValue);
    3ca4:	9b04      	ldr	r3, [sp, #16]
    3ca6:	061b      	lsls	r3, r3, #24
    3ca8:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    3cac:	9a03      	ldr	r2, [sp, #12]
    3cae:	4313      	orrs	r3, r2
    3cb0:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[PccIndex] = RegValue;
    3cb2:	4906      	ldr	r1, [pc, #24]	; (3ccc <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    3cb4:	9b05      	ldr	r3, [sp, #20]
    3cb6:	9a03      	ldr	r2, [sp, #12]
    3cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3cbc:	bf00      	nop
    3cbe:	b006      	add	sp, #24
    3cc0:	4770      	bx	lr
    3cc2:	bf00      	nop
    3cc4:	0000de74 	.word	0x0000de74
    3cc8:	0000e20c 	.word	0x0000e20c
    3ccc:	40065000 	.word	0x40065000

00003cd0 <Clock_Ip_ResetSimTraceSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
void Clock_Ip_ResetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3cd0:	b084      	sub	sp, #16
    3cd2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[CORE_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3cd4:	4b0b      	ldr	r3, [pc, #44]	; (3d04 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x34>)
    3cd6:	7f1b      	ldrb	r3, [r3, #28]
    3cd8:	9303      	str	r3, [sp, #12]

    (void) Config;
    RegValue = (uint32)IP_SIM->CHIPCTL;
    3cda:	4b0b      	ldr	r3, [pc, #44]	; (3d08 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    3cdc:	685b      	ldr	r3, [r3, #4]
    3cde:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    3ce0:	9b02      	ldr	r3, [sp, #8]
    3ce2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3ce6:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    3ce8:	9b03      	ldr	r3, [sp, #12]
    3cea:	031b      	lsls	r3, r3, #12
    3cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    3cf0:	9a02      	ldr	r2, [sp, #8]
    3cf2:	4313      	orrs	r3, r2
    3cf4:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    3cf6:	4a04      	ldr	r2, [pc, #16]	; (3d08 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    3cf8:	9b02      	ldr	r3, [sp, #8]
    3cfa:	6053      	str	r3, [r2, #4]
}
    3cfc:	bf00      	nop
    3cfe:	b004      	add	sp, #16
    3d00:	4770      	bx	lr
    3d02:	bf00      	nop
    3d04:	0000e184 	.word	0x0000e184
    3d08:	40048000 	.word	0x40048000

00003d0c <Clock_Ip_SetSimTraceSel_TrustedCall>:
void Clock_Ip_SetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    3d0c:	b084      	sub	sp, #16
    3d0e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    3d10:	9b01      	ldr	r3, [sp, #4]
    3d12:	685b      	ldr	r3, [r3, #4]
    3d14:	4a0b      	ldr	r2, [pc, #44]	; (3d44 <Clock_Ip_SetSimTraceSel_TrustedCall+0x38>)
    3d16:	5cd3      	ldrb	r3, [r2, r3]
    3d18:	9303      	str	r3, [sp, #12]

    RegValue = (uint32)IP_SIM->CHIPCTL;
    3d1a:	4b0b      	ldr	r3, [pc, #44]	; (3d48 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    3d1c:	685b      	ldr	r3, [r3, #4]
    3d1e:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    3d20:	9b02      	ldr	r3, [sp, #8]
    3d22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3d26:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    3d28:	9b03      	ldr	r3, [sp, #12]
    3d2a:	031b      	lsls	r3, r3, #12
    3d2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    3d30:	9a02      	ldr	r2, [sp, #8]
    3d32:	4313      	orrs	r3, r2
    3d34:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    3d36:	4a04      	ldr	r2, [pc, #16]	; (3d48 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    3d38:	9b02      	ldr	r3, [sp, #8]
    3d3a:	6053      	str	r3, [r2, #4]
}
    3d3c:	bf00      	nop
    3d3e:	b004      	add	sp, #16
    3d40:	4770      	bx	lr
    3d42:	bf00      	nop
    3d44:	0000e184 	.word	0x0000e184
    3d48:	40048000 	.word	0x40048000

00003d4c <DisableSafeClock>:

#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

static void DisableSafeClock(Clock_Ip_ClockConfigType const * Config)
{
    3d4c:	b500      	push	{lr}
    3d4e:	b085      	sub	sp, #20
    3d50:	9001      	str	r0, [sp, #4]
    uint32 Index;
    boolean FircConfigFound = FALSE;
    3d52:	2300      	movs	r3, #0
    3d54:	f88d 300b 	strb.w	r3, [sp, #11]

    if (Config != NULL_PTR)
    3d58:	9b01      	ldr	r3, [sp, #4]
    3d5a:	2b00      	cmp	r3, #0
    3d5c:	d037      	beq.n	3dce <DisableSafeClock+0x82>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    3d5e:	2300      	movs	r3, #0
    3d60:	9303      	str	r3, [sp, #12]
    3d62:	e02b      	b.n	3dbc <DisableSafeClock+0x70>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    3d64:	4b29      	ldr	r3, [pc, #164]	; (3e0c <DisableSafeClock+0xc0>)
    3d66:	6819      	ldr	r1, [r3, #0]
    3d68:	9a03      	ldr	r2, [sp, #12]
    3d6a:	4613      	mov	r3, r2
    3d6c:	005b      	lsls	r3, r3, #1
    3d6e:	4413      	add	r3, r2
    3d70:	009b      	lsls	r3, r3, #2
    3d72:	440b      	add	r3, r1
    3d74:	3314      	adds	r3, #20
    3d76:	681b      	ldr	r3, [r3, #0]
    3d78:	2b05      	cmp	r3, #5
    3d7a:	d11c      	bne.n	3db6 <DisableSafeClock+0x6a>
            {
                FircConfigFound = TRUE;
    3d7c:	2301      	movs	r3, #1
    3d7e:	f88d 300b 	strb.w	r3, [sp, #11]
                if (Clock_Ip_apConfig->Ircoscs[Index].Enable == FALSE)
    3d82:	4b22      	ldr	r3, [pc, #136]	; (3e0c <DisableSafeClock+0xc0>)
    3d84:	6819      	ldr	r1, [r3, #0]
    3d86:	9a03      	ldr	r2, [sp, #12]
    3d88:	4613      	mov	r3, r2
    3d8a:	005b      	lsls	r3, r3, #1
    3d8c:	4413      	add	r3, r2
    3d8e:	009b      	lsls	r3, r3, #2
    3d90:	440b      	add	r3, r1
    3d92:	3318      	adds	r3, #24
    3d94:	881b      	ldrh	r3, [r3, #0]
    3d96:	2b00      	cmp	r3, #0
    3d98:	d118      	bne.n	3dcc <DisableSafeClock+0x80>
                {
                    /* Disable FIRC according to configuration */
                    Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    3d9a:	4b1d      	ldr	r3, [pc, #116]	; (3e10 <DisableSafeClock+0xc4>)
    3d9c:	791b      	ldrb	r3, [r3, #4]
    3d9e:	4619      	mov	r1, r3
    3da0:	4a1c      	ldr	r2, [pc, #112]	; (3e14 <DisableSafeClock+0xc8>)
    3da2:	460b      	mov	r3, r1
    3da4:	005b      	lsls	r3, r3, #1
    3da6:	440b      	add	r3, r1
    3da8:	009b      	lsls	r3, r3, #2
    3daa:	4413      	add	r3, r2
    3dac:	3308      	adds	r3, #8
    3dae:	681b      	ldr	r3, [r3, #0]
    3db0:	2005      	movs	r0, #5
    3db2:	4798      	blx	r3
                }
                break;
    3db4:	e00a      	b.n	3dcc <DisableSafeClock+0x80>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    3db6:	9b03      	ldr	r3, [sp, #12]
    3db8:	3301      	adds	r3, #1
    3dba:	9303      	str	r3, [sp, #12]
    3dbc:	4b13      	ldr	r3, [pc, #76]	; (3e0c <DisableSafeClock+0xc0>)
    3dbe:	681b      	ldr	r3, [r3, #0]
    3dc0:	7a1b      	ldrb	r3, [r3, #8]
    3dc2:	461a      	mov	r2, r3
    3dc4:	9b03      	ldr	r3, [sp, #12]
    3dc6:	4293      	cmp	r3, r2
    3dc8:	d3cc      	bcc.n	3d64 <DisableSafeClock+0x18>
    3dca:	e000      	b.n	3dce <DisableSafeClock+0x82>
                break;
    3dcc:	bf00      	nop
            }
        }
    }

    if ((FircConfigFound == FALSE) && (Clock_Ip_bFircWasEnabledBeforeMcuInit == FALSE))
    3dce:	f89d 300b 	ldrb.w	r3, [sp, #11]
    3dd2:	f083 0301 	eor.w	r3, r3, #1
    3dd6:	b2db      	uxtb	r3, r3
    3dd8:	2b00      	cmp	r3, #0
    3dda:	d013      	beq.n	3e04 <DisableSafeClock+0xb8>
    3ddc:	4b0e      	ldr	r3, [pc, #56]	; (3e18 <DisableSafeClock+0xcc>)
    3dde:	781b      	ldrb	r3, [r3, #0]
    3de0:	f083 0301 	eor.w	r3, r3, #1
    3de4:	b2db      	uxtb	r3, r3
    3de6:	2b00      	cmp	r3, #0
    3de8:	d00c      	beq.n	3e04 <DisableSafeClock+0xb8>
    {
        /* Disable FIRC according to configuration */
        Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    3dea:	4b09      	ldr	r3, [pc, #36]	; (3e10 <DisableSafeClock+0xc4>)
    3dec:	791b      	ldrb	r3, [r3, #4]
    3dee:	4619      	mov	r1, r3
    3df0:	4a08      	ldr	r2, [pc, #32]	; (3e14 <DisableSafeClock+0xc8>)
    3df2:	460b      	mov	r3, r1
    3df4:	005b      	lsls	r3, r3, #1
    3df6:	440b      	add	r3, r1
    3df8:	009b      	lsls	r3, r3, #2
    3dfa:	4413      	add	r3, r2
    3dfc:	3308      	adds	r3, #8
    3dfe:	681b      	ldr	r3, [r3, #0]
    3e00:	2005      	movs	r0, #5
    3e02:	4798      	blx	r3
    }
}
    3e04:	bf00      	nop
    3e06:	b005      	add	sp, #20
    3e08:	f85d fb04 	ldr.w	pc, [sp], #4
    3e0c:	1fff8ba0 	.word	0x1fff8ba0
    3e10:	0000de04 	.word	0x0000de04
    3e14:	0000e434 	.word	0x0000e434
    3e18:	1fff8b18 	.word	0x1fff8b18

00003e1c <SetFircToResetValue_TrustedCall>:

void SetFircToResetValue_TrustedCall(void)
{
        /* Range is 48Mhz. */
        IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(0U);
    3e1c:	4b06      	ldr	r3, [pc, #24]	; (3e38 <SetFircToResetValue_TrustedCall+0x1c>)
    3e1e:	2200      	movs	r2, #0
    3e20:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

        /* Enable clock, Regulator is enabled. */
        IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(0U));
    3e24:	4b04      	ldr	r3, [pc, #16]	; (3e38 <SetFircToResetValue_TrustedCall+0x1c>)
    3e26:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3e2a:	4a03      	ldr	r2, [pc, #12]	; (3e38 <SetFircToResetValue_TrustedCall+0x1c>)
    3e2c:	f043 0301 	orr.w	r3, r3, #1
    3e30:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    3e34:	bf00      	nop
    3e36:	4770      	bx	lr
    3e38:	40064000 	.word	0x40064000

00003e3c <SetSimLpoclksRegister_TrustedCall>:

void SetSimLpoclksRegister_TrustedCall(Clock_Ip_ClockConfigType const *Config)
{
    3e3c:	b084      	sub	sp, #16
    3e3e:	9001      	str	r0, [sp, #4]
    uint32 SimLpoValue = 3U; /* Reset value of SIM_LPOCLKS register */
    3e40:	2303      	movs	r3, #3
    3e42:	9303      	str	r3, [sp, #12]
    uint32 Index;

    /* The LPOCLKS register is a write-once register so configuration will be written here*/

    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    3e44:	2300      	movs	r3, #0
    3e46:	9302      	str	r3, [sp, #8]
    3e48:	e028      	b.n	3e9c <SetSimLpoclksRegister_TrustedCall+0x60>
    {
        /* Selector for RTC_CLK */
        if (RTC_CLK == Config->Selectors[Index].Name)
    3e4a:	9b01      	ldr	r3, [sp, #4]
    3e4c:	9a02      	ldr	r2, [sp, #8]
    3e4e:	320d      	adds	r2, #13
    3e50:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    3e54:	2b28      	cmp	r3, #40	; 0x28
    3e56:	d10b      	bne.n	3e70 <SetSimLpoclksRegister_TrustedCall+0x34>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au16SelectorEntryHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    3e58:	9a01      	ldr	r2, [sp, #4]
    3e5a:	9b02      	ldr	r3, [sp, #8]
    3e5c:	330d      	adds	r3, #13
    3e5e:	00db      	lsls	r3, r3, #3
    3e60:	4413      	add	r3, r2
    3e62:	685b      	ldr	r3, [r3, #4]
    3e64:	4a2b      	ldr	r2, [pc, #172]	; (3f14 <SetSimLpoclksRegister_TrustedCall+0xd8>)
    3e66:	5cd3      	ldrb	r3, [r2, r3]
    3e68:	011b      	lsls	r3, r3, #4
    3e6a:	9a03      	ldr	r2, [sp, #12]
    3e6c:	4313      	orrs	r3, r2
    3e6e:	9303      	str	r3, [sp, #12]
        }

         /* Selector for LPO_CLK */
        if (LPO_CLK == Config->Selectors[Index].Name)
    3e70:	9b01      	ldr	r3, [sp, #4]
    3e72:	9a02      	ldr	r2, [sp, #8]
    3e74:	320d      	adds	r2, #13
    3e76:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    3e7a:	2b29      	cmp	r3, #41	; 0x29
    3e7c:	d10b      	bne.n	3e96 <SetSimLpoclksRegister_TrustedCall+0x5a>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    3e7e:	9a01      	ldr	r2, [sp, #4]
    3e80:	9b02      	ldr	r3, [sp, #8]
    3e82:	330d      	adds	r3, #13
    3e84:	00db      	lsls	r3, r3, #3
    3e86:	4413      	add	r3, r2
    3e88:	685b      	ldr	r3, [r3, #4]
    3e8a:	4a23      	ldr	r2, [pc, #140]	; (3f18 <SetSimLpoclksRegister_TrustedCall+0xdc>)
    3e8c:	5cd3      	ldrb	r3, [r2, r3]
    3e8e:	009b      	lsls	r3, r3, #2
    3e90:	9a03      	ldr	r2, [sp, #12]
    3e92:	4313      	orrs	r3, r2
    3e94:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    3e96:	9b02      	ldr	r3, [sp, #8]
    3e98:	3301      	adds	r3, #1
    3e9a:	9302      	str	r3, [sp, #8]
    3e9c:	9b01      	ldr	r3, [sp, #4]
    3e9e:	7adb      	ldrb	r3, [r3, #11]
    3ea0:	461a      	mov	r2, r3
    3ea2:	9b02      	ldr	r3, [sp, #8]
    3ea4:	4293      	cmp	r3, r2
    3ea6:	d3d0      	bcc.n	3e4a <SetSimLpoclksRegister_TrustedCall+0xe>
        }
    }

    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    3ea8:	2300      	movs	r3, #0
    3eaa:	9302      	str	r3, [sp, #8]
    3eac:	e026      	b.n	3efc <SetSimLpoclksRegister_TrustedCall+0xc0>
    {
        /* Gate for LPO_32K_CLK */
        if (LPO_32K_CLK == Config->Gates[Index].Name)
    3eae:	9a01      	ldr	r2, [sp, #4]
    3eb0:	9b02      	ldr	r3, [sp, #8]
    3eb2:	334e      	adds	r3, #78	; 0x4e
    3eb4:	00db      	lsls	r3, r3, #3
    3eb6:	4413      	add	r3, r2
    3eb8:	685b      	ldr	r3, [r3, #4]
    3eba:	2b12      	cmp	r3, #18
    3ebc:	d109      	bne.n	3ed2 <SetSimLpoclksRegister_TrustedCall+0x96>
        {
             SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    3ebe:	9a01      	ldr	r2, [sp, #4]
    3ec0:	9b02      	ldr	r3, [sp, #8]
    3ec2:	334e      	adds	r3, #78	; 0x4e
    3ec4:	00db      	lsls	r3, r3, #3
    3ec6:	4413      	add	r3, r2
    3ec8:	891b      	ldrh	r3, [r3, #8]
    3eca:	005b      	lsls	r3, r3, #1
    3ecc:	9a03      	ldr	r2, [sp, #12]
    3ece:	4313      	orrs	r3, r2
    3ed0:	9303      	str	r3, [sp, #12]
        }

         /* Gate for LPO_1K_CLK */
        if (LPO_1K_CLK == Config->Gates[Index].Name)
    3ed2:	9a01      	ldr	r2, [sp, #4]
    3ed4:	9b02      	ldr	r3, [sp, #8]
    3ed6:	334e      	adds	r3, #78	; 0x4e
    3ed8:	00db      	lsls	r3, r3, #3
    3eda:	4413      	add	r3, r2
    3edc:	685b      	ldr	r3, [r3, #4]
    3ede:	2b13      	cmp	r3, #19
    3ee0:	d109      	bne.n	3ef6 <SetSimLpoclksRegister_TrustedCall+0xba>
        {
            SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    3ee2:	9a01      	ldr	r2, [sp, #4]
    3ee4:	9b02      	ldr	r3, [sp, #8]
    3ee6:	334e      	adds	r3, #78	; 0x4e
    3ee8:	00db      	lsls	r3, r3, #3
    3eea:	4413      	add	r3, r2
    3eec:	891b      	ldrh	r3, [r3, #8]
    3eee:	461a      	mov	r2, r3
    3ef0:	9b03      	ldr	r3, [sp, #12]
    3ef2:	4313      	orrs	r3, r2
    3ef4:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    3ef6:	9b02      	ldr	r3, [sp, #8]
    3ef8:	3301      	adds	r3, #1
    3efa:	9302      	str	r3, [sp, #8]
    3efc:	9b01      	ldr	r3, [sp, #4]
    3efe:	7c1b      	ldrb	r3, [r3, #16]
    3f00:	461a      	mov	r2, r3
    3f02:	9b02      	ldr	r3, [sp, #8]
    3f04:	4293      	cmp	r3, r2
    3f06:	d3d2      	bcc.n	3eae <SetSimLpoclksRegister_TrustedCall+0x72>
        }
    }

    IP_SIM->LPOCLKS = SimLpoValue;
    3f08:	4a04      	ldr	r2, [pc, #16]	; (3f1c <SetSimLpoclksRegister_TrustedCall+0xe0>)
    3f0a:	9b03      	ldr	r3, [sp, #12]
    3f0c:	6113      	str	r3, [r2, #16]
}
    3f0e:	bf00      	nop
    3f10:	b004      	add	sp, #16
    3f12:	4770      	bx	lr
    3f14:	0000e184 	.word	0x0000e184
    3f18:	0000e23c 	.word	0x0000e23c
    3f1c:	40048000 	.word	0x40048000

00003f20 <Clock_Ip_SpecificPlatformInitClock>:
}
#endif


static void Clock_Ip_SpecificPlatformInitClock(Clock_Ip_ClockConfigType const * Config)
{
    3f20:	b500      	push	{lr}
    3f22:	b089      	sub	sp, #36	; 0x24
    3f24:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    3f26:	2300      	movs	r3, #0
    3f28:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    (void)Clock_Ip_FreqIds;
    Clock_Ip_apConfig = Config;
    3f2c:	4a21      	ldr	r2, [pc, #132]	; (3fb4 <Clock_Ip_SpecificPlatformInitClock+0x94>)
    3f2e:	9b01      	ldr	r3, [sp, #4]
    3f30:	6013      	str	r3, [r2, #0]

    /* Clocks cannot be configured while the chip is in other mode than RUN_MODE */
    CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT));

    /* Check whether FIRC is disabled, enable it in this case. */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) == 0U)
    3f32:	4b21      	ldr	r3, [pc, #132]	; (3fb8 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    3f34:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3f38:	f003 0301 	and.w	r3, r3, #1
    3f3c:	2b00      	cmp	r3, #0
    3f3e:	d12e      	bne.n	3f9e <Clock_Ip_SpecificPlatformInitClock+0x7e>
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = FALSE;
    3f40:	4b1e      	ldr	r3, [pc, #120]	; (3fbc <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    3f42:	2200      	movs	r2, #0
    3f44:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call(SetFircToResetValue_TrustedCall);
      #else
        SetFircToResetValue_TrustedCall();
    3f46:	f7ff ff69 	bl	3e1c <SetFircToResetValue_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3f4a:	aa03      	add	r2, sp, #12
    3f4c:	a904      	add	r1, sp, #16
    3f4e:	a805      	add	r0, sp, #20
    3f50:	f24c 3350 	movw	r3, #50000	; 0xc350
    3f54:	f7fe f8ae 	bl	20b4 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    3f58:	4b17      	ldr	r3, [pc, #92]	; (3fb8 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    3f5a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    3f5e:	0e1b      	lsrs	r3, r3, #24
    3f60:	f003 0301 	and.w	r3, r3, #1
    3f64:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3f66:	9a03      	ldr	r2, [sp, #12]
    3f68:	a904      	add	r1, sp, #16
    3f6a:	ab05      	add	r3, sp, #20
    3f6c:	4618      	mov	r0, r3
    3f6e:	f7fe f8bb 	bl	20e8 <Clock_Ip_TimeoutExpired>
    3f72:	4603      	mov	r3, r0
    3f74:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((IrcoscStatus == 0U) && (FALSE == TimeoutOccurred));
    3f78:	9b06      	ldr	r3, [sp, #24]
    3f7a:	2b00      	cmp	r3, #0
    3f7c:	d106      	bne.n	3f8c <Clock_Ip_SpecificPlatformInitClock+0x6c>
    3f7e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3f82:	f083 0301 	eor.w	r3, r3, #1
    3f86:	b2db      	uxtb	r3, r3
    3f88:	2b00      	cmp	r3, #0
    3f8a:	d1e5      	bne.n	3f58 <Clock_Ip_SpecificPlatformInitClock+0x38>

        if (FALSE != TimeoutOccurred)
    3f8c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3f90:	2b00      	cmp	r3, #0
    3f92:	d007      	beq.n	3fa4 <Clock_Ip_SpecificPlatformInitClock+0x84>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    3f94:	2105      	movs	r1, #5
    3f96:	2001      	movs	r0, #1
    3f98:	f7fe f87c 	bl	2094 <Clock_Ip_ReportClockErrors>
    3f9c:	e002      	b.n	3fa4 <Clock_Ip_SpecificPlatformInitClock+0x84>
        }
    }
    else
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = TRUE;
    3f9e:	4b07      	ldr	r3, [pc, #28]	; (3fbc <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    3fa0:	2201      	movs	r2, #1
    3fa2:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
        #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(SetSimLpoclksRegister_TrustedCall,(Config));
        #else
    SetSimLpoclksRegister_TrustedCall(Config);
    3fa4:	9801      	ldr	r0, [sp, #4]
    3fa6:	f7ff ff49 	bl	3e3c <SetSimLpoclksRegister_TrustedCall>
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
    Clock_Ip_PllPowerClockIp();
    #endif
}
    3faa:	bf00      	nop
    3fac:	b009      	add	sp, #36	; 0x24
    3fae:	f85d fb04 	ldr.w	pc, [sp], #4
    3fb2:	bf00      	nop
    3fb4:	1fff8ba0 	.word	0x1fff8ba0
    3fb8:	40064000 	.word	0x40064000
    3fbc:	1fff8b18 	.word	0x1fff8b18

00003fc0 <getFircConfig>:

/**
* @brief            This function will get current configuration of FIRC.
*/
static const Clock_Ip_IrcoscConfigType *getFircConfig(void)
{
    3fc0:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_IrcoscConfigType *ReturnValue = NULL_PTR;
    3fc2:	2300      	movs	r3, #0
    3fc4:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    3fc6:	4b29      	ldr	r3, [pc, #164]	; (406c <getFircConfig+0xac>)
    3fc8:	681b      	ldr	r3, [r3, #0]
    3fca:	2b00      	cmp	r3, #0
    3fcc:	d024      	beq.n	4018 <getFircConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    3fce:	2300      	movs	r3, #0
    3fd0:	9301      	str	r3, [sp, #4]
    3fd2:	e01a      	b.n	400a <getFircConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    3fd4:	4b25      	ldr	r3, [pc, #148]	; (406c <getFircConfig+0xac>)
    3fd6:	6819      	ldr	r1, [r3, #0]
    3fd8:	9a01      	ldr	r2, [sp, #4]
    3fda:	4613      	mov	r3, r2
    3fdc:	005b      	lsls	r3, r3, #1
    3fde:	4413      	add	r3, r2
    3fe0:	009b      	lsls	r3, r3, #2
    3fe2:	440b      	add	r3, r1
    3fe4:	3314      	adds	r3, #20
    3fe6:	681b      	ldr	r3, [r3, #0]
    3fe8:	2b05      	cmp	r3, #5
    3fea:	d10b      	bne.n	4004 <getFircConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Ircoscs[Index];
    3fec:	4b1f      	ldr	r3, [pc, #124]	; (406c <getFircConfig+0xac>)
    3fee:	6819      	ldr	r1, [r3, #0]
    3ff0:	9a01      	ldr	r2, [sp, #4]
    3ff2:	4613      	mov	r3, r2
    3ff4:	005b      	lsls	r3, r3, #1
    3ff6:	4413      	add	r3, r2
    3ff8:	009b      	lsls	r3, r3, #2
    3ffa:	3310      	adds	r3, #16
    3ffc:	440b      	add	r3, r1
    3ffe:	3304      	adds	r3, #4
    4000:	9300      	str	r3, [sp, #0]
                break;
    4002:	e009      	b.n	4018 <getFircConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    4004:	9b01      	ldr	r3, [sp, #4]
    4006:	3301      	adds	r3, #1
    4008:	9301      	str	r3, [sp, #4]
    400a:	4b18      	ldr	r3, [pc, #96]	; (406c <getFircConfig+0xac>)
    400c:	681b      	ldr	r3, [r3, #0]
    400e:	7a1b      	ldrb	r3, [r3, #8]
    4010:	461a      	mov	r2, r3
    4012:	9b01      	ldr	r3, [sp, #4]
    4014:	4293      	cmp	r3, r2
    4016:	d3dd      	bcc.n	3fd4 <getFircConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    4018:	9b00      	ldr	r3, [sp, #0]
    401a:	2b00      	cmp	r3, #0
    401c:	d121      	bne.n	4062 <getFircConfig+0xa2>
    {
        ReturnValue = &FircConfiguration;
    401e:	4b14      	ldr	r3, [pc, #80]	; (4070 <getFircConfig+0xb0>)
    4020:	9300      	str	r3, [sp, #0]
        FircConfiguration.Name = FIRC_CLK;
    4022:	4b13      	ldr	r3, [pc, #76]	; (4070 <getFircConfig+0xb0>)
    4024:	2205      	movs	r2, #5
    4026:	601a      	str	r2, [r3, #0]
        FircConfiguration.Enable = (uint16)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) >> SCG_FIRCCSR_FIRCEN_SHIFT;
    4028:	4b12      	ldr	r3, [pc, #72]	; (4074 <getFircConfig+0xb4>)
    402a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    402e:	b29b      	uxth	r3, r3
    4030:	f003 0301 	and.w	r3, r3, #1
    4034:	b29a      	uxth	r2, r3
    4036:	4b0e      	ldr	r3, [pc, #56]	; (4070 <getFircConfig+0xb0>)
    4038:	809a      	strh	r2, [r3, #4]
        FircConfiguration.Range = (uint8)(IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT;
    403a:	4b0e      	ldr	r3, [pc, #56]	; (4074 <getFircConfig+0xb4>)
    403c:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    4040:	b2db      	uxtb	r3, r3
    4042:	f003 0303 	and.w	r3, r3, #3
    4046:	b2da      	uxtb	r2, r3
    4048:	4b09      	ldr	r3, [pc, #36]	; (4070 <getFircConfig+0xb0>)
    404a:	71da      	strb	r2, [r3, #7]
        FircConfiguration.Regulator = (uint8)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT;
    404c:	4b09      	ldr	r3, [pc, #36]	; (4074 <getFircConfig+0xb4>)
    404e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4052:	b2db      	uxtb	r3, r3
    4054:	10db      	asrs	r3, r3, #3
    4056:	b2db      	uxtb	r3, r3
    4058:	f003 0301 	and.w	r3, r3, #1
    405c:	b2da      	uxtb	r2, r3
    405e:	4b04      	ldr	r3, [pc, #16]	; (4070 <getFircConfig+0xb0>)
    4060:	719a      	strb	r2, [r3, #6]
    }

    return ReturnValue;
    4062:	9b00      	ldr	r3, [sp, #0]
}
    4064:	4618      	mov	r0, r3
    4066:	b002      	add	sp, #8
    4068:	4770      	bx	lr
    406a:	bf00      	nop
    406c:	1fff8ba0 	.word	0x1fff8ba0
    4070:	1fff8c0c 	.word	0x1fff8c0c
    4074:	40064000 	.word	0x40064000

00004078 <getSoscConfig>:

/**
* @brief            This function will get current configuration of SOSC.
*/
static const Clock_Ip_XoscConfigType *getSoscConfig(void)
{
    4078:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_XoscConfigType *ReturnValue = NULL_PTR;
    407a:	2300      	movs	r3, #0
    407c:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    407e:	4b20      	ldr	r3, [pc, #128]	; (4100 <getSoscConfig+0x88>)
    4080:	681b      	ldr	r3, [r3, #0]
    4082:	2b00      	cmp	r3, #0
    4084:	d024      	beq.n	40d0 <getSoscConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    4086:	2300      	movs	r3, #0
    4088:	9301      	str	r3, [sp, #4]
    408a:	e01a      	b.n	40c2 <getSoscConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Xoscs[Index].Name == SOSC_CLK)
    408c:	4b1c      	ldr	r3, [pc, #112]	; (4100 <getSoscConfig+0x88>)
    408e:	6819      	ldr	r1, [r3, #0]
    4090:	9a01      	ldr	r2, [sp, #4]
    4092:	4613      	mov	r3, r2
    4094:	009b      	lsls	r3, r3, #2
    4096:	4413      	add	r3, r2
    4098:	009b      	lsls	r3, r3, #2
    409a:	440b      	add	r3, r1
    409c:	332c      	adds	r3, #44	; 0x2c
    409e:	681b      	ldr	r3, [r3, #0]
    40a0:	2b08      	cmp	r3, #8
    40a2:	d10b      	bne.n	40bc <getSoscConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Xoscs[Index];
    40a4:	4b16      	ldr	r3, [pc, #88]	; (4100 <getSoscConfig+0x88>)
    40a6:	6819      	ldr	r1, [r3, #0]
    40a8:	9a01      	ldr	r2, [sp, #4]
    40aa:	4613      	mov	r3, r2
    40ac:	009b      	lsls	r3, r3, #2
    40ae:	4413      	add	r3, r2
    40b0:	009b      	lsls	r3, r3, #2
    40b2:	3328      	adds	r3, #40	; 0x28
    40b4:	440b      	add	r3, r1
    40b6:	3304      	adds	r3, #4
    40b8:	9300      	str	r3, [sp, #0]
                break;
    40ba:	e009      	b.n	40d0 <getSoscConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    40bc:	9b01      	ldr	r3, [sp, #4]
    40be:	3301      	adds	r3, #1
    40c0:	9301      	str	r3, [sp, #4]
    40c2:	4b0f      	ldr	r3, [pc, #60]	; (4100 <getSoscConfig+0x88>)
    40c4:	681b      	ldr	r3, [r3, #0]
    40c6:	7a5b      	ldrb	r3, [r3, #9]
    40c8:	461a      	mov	r2, r3
    40ca:	9b01      	ldr	r3, [sp, #4]
    40cc:	4293      	cmp	r3, r2
    40ce:	d3dd      	bcc.n	408c <getSoscConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    40d0:	9b00      	ldr	r3, [sp, #0]
    40d2:	2b00      	cmp	r3, #0
    40d4:	d110      	bne.n	40f8 <getSoscConfig+0x80>
    {
        ReturnValue = &SoscConfiguration;
    40d6:	4b0b      	ldr	r3, [pc, #44]	; (4104 <getSoscConfig+0x8c>)
    40d8:	9300      	str	r3, [sp, #0]
        SoscConfiguration.Name = SOSC_CLK;
    40da:	4b0a      	ldr	r3, [pc, #40]	; (4104 <getSoscConfig+0x8c>)
    40dc:	2208      	movs	r2, #8
    40de:	601a      	str	r2, [r3, #0]
        SoscConfiguration.Enable = (uint16)(IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) >> SCG_SOSCCSR_SOSCEN_SHIFT;
    40e0:	4b09      	ldr	r3, [pc, #36]	; (4108 <getSoscConfig+0x90>)
    40e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    40e6:	b29b      	uxth	r3, r3
    40e8:	f003 0301 	and.w	r3, r3, #1
    40ec:	b29a      	uxth	r2, r3
    40ee:	4b05      	ldr	r3, [pc, #20]	; (4104 <getSoscConfig+0x8c>)
    40f0:	811a      	strh	r2, [r3, #8]
        SoscConfiguration.Freq = CLOCK_IP_DEFAULT_SOSC_FREQUENCY;
    40f2:	4b04      	ldr	r3, [pc, #16]	; (4104 <getSoscConfig+0x8c>)
    40f4:	4a05      	ldr	r2, [pc, #20]	; (410c <getSoscConfig+0x94>)
    40f6:	605a      	str	r2, [r3, #4]
    }

    return ReturnValue;
    40f8:	9b00      	ldr	r3, [sp, #0]
}
    40fa:	4618      	mov	r0, r3
    40fc:	b002      	add	sp, #8
    40fe:	4770      	bx	lr
    4100:	1fff8ba0 	.word	0x1fff8ba0
    4104:	1fff8c18 	.word	0x1fff8c18
    4108:	40064000 	.word	0x40064000
    410c:	02625a00 	.word	0x02625a00

00004110 <getSpllConfig>:
#if defined(CLOCK_IP_HAS_SPLL_CLK)
/**
* @brief            This function will get current configuration of SPLL.
*/
static const Clock_Ip_PllConfigType *getSpllConfig(void)
{
    4110:	b082      	sub	sp, #8
    uint32 Index;
    const Clock_Ip_PllConfigType *ReturnValue = NULL_PTR;
    4112:	2300      	movs	r3, #0
    4114:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    4116:	4b28      	ldr	r3, [pc, #160]	; (41b8 <getSpllConfig+0xa8>)
    4118:	681b      	ldr	r3, [r3, #0]
    411a:	2b00      	cmp	r3, #0
    411c:	d023      	beq.n	4166 <getSpllConfig+0x56>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    411e:	2300      	movs	r3, #0
    4120:	9301      	str	r3, [sp, #4]
    4122:	e019      	b.n	4158 <getSpllConfig+0x48>
        {
            if (Clock_Ip_apConfig->Plls[Index].Name == SPLL_CLK)
    4124:	4b24      	ldr	r3, [pc, #144]	; (41b8 <getSpllConfig+0xa8>)
    4126:	6819      	ldr	r1, [r3, #0]
    4128:	9a01      	ldr	r2, [sp, #4]
    412a:	4613      	mov	r3, r2
    412c:	009b      	lsls	r3, r3, #2
    412e:	4413      	add	r3, r2
    4130:	00db      	lsls	r3, r3, #3
    4132:	440b      	add	r3, r1
    4134:	3340      	adds	r3, #64	; 0x40
    4136:	681b      	ldr	r3, [r3, #0]
    4138:	2b09      	cmp	r3, #9
    413a:	d10a      	bne.n	4152 <getSpllConfig+0x42>
            {
                ReturnValue = &Clock_Ip_apConfig->Plls[Index];
    413c:	4b1e      	ldr	r3, [pc, #120]	; (41b8 <getSpllConfig+0xa8>)
    413e:	6819      	ldr	r1, [r3, #0]
    4140:	9a01      	ldr	r2, [sp, #4]
    4142:	4613      	mov	r3, r2
    4144:	009b      	lsls	r3, r3, #2
    4146:	4413      	add	r3, r2
    4148:	00db      	lsls	r3, r3, #3
    414a:	3340      	adds	r3, #64	; 0x40
    414c:	440b      	add	r3, r1
    414e:	9300      	str	r3, [sp, #0]
                break;
    4150:	e009      	b.n	4166 <getSpllConfig+0x56>
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    4152:	9b01      	ldr	r3, [sp, #4]
    4154:	3301      	adds	r3, #1
    4156:	9301      	str	r3, [sp, #4]
    4158:	4b17      	ldr	r3, [pc, #92]	; (41b8 <getSpllConfig+0xa8>)
    415a:	681b      	ldr	r3, [r3, #0]
    415c:	7a9b      	ldrb	r3, [r3, #10]
    415e:	461a      	mov	r2, r3
    4160:	9b01      	ldr	r3, [sp, #4]
    4162:	4293      	cmp	r3, r2
    4164:	d3de      	bcc.n	4124 <getSpllConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    4166:	9b00      	ldr	r3, [sp, #0]
    4168:	2b00      	cmp	r3, #0
    416a:	d121      	bne.n	41b0 <getSpllConfig+0xa0>
    {
        ReturnValue = &SpllConfiguration;
    416c:	4b13      	ldr	r3, [pc, #76]	; (41bc <getSpllConfig+0xac>)
    416e:	9300      	str	r3, [sp, #0]
        SpllConfiguration.Name = SPLL_CLK;
    4170:	4b12      	ldr	r3, [pc, #72]	; (41bc <getSpllConfig+0xac>)
    4172:	2209      	movs	r2, #9
    4174:	601a      	str	r2, [r3, #0]
        SpllConfiguration.Enable = (uint16)(IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) >> SCG_SPLLCSR_SPLLEN_SHIFT;
    4176:	4b12      	ldr	r3, [pc, #72]	; (41c0 <getSpllConfig+0xb0>)
    4178:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    417c:	b29b      	uxth	r3, r3
    417e:	f003 0301 	and.w	r3, r3, #1
    4182:	b29a      	uxth	r2, r3
    4184:	4b0d      	ldr	r3, [pc, #52]	; (41bc <getSpllConfig+0xac>)
    4186:	809a      	strh	r2, [r3, #4]
        SpllConfiguration.Predivider = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_PREDIV_MASK) >> SCG_SPLLCFG_PREDIV_SHIFT);
    4188:	4b0d      	ldr	r3, [pc, #52]	; (41c0 <getSpllConfig+0xb0>)
    418a:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    418e:	0a1b      	lsrs	r3, r3, #8
    4190:	b2db      	uxtb	r3, r3
    4192:	f003 0307 	and.w	r3, r3, #7
    4196:	b2da      	uxtb	r2, r3
    4198:	4b08      	ldr	r3, [pc, #32]	; (41bc <getSpllConfig+0xac>)
    419a:	735a      	strb	r2, [r3, #13]
        SpllConfiguration.MulFactorDiv = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT);
    419c:	4b08      	ldr	r3, [pc, #32]	; (41c0 <getSpllConfig+0xb0>)
    419e:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    41a2:	0c1b      	lsrs	r3, r3, #16
    41a4:	b2db      	uxtb	r3, r3
    41a6:	f003 031f 	and.w	r3, r3, #31
    41aa:	b2da      	uxtb	r2, r3
    41ac:	4b03      	ldr	r3, [pc, #12]	; (41bc <getSpllConfig+0xac>)
    41ae:	751a      	strb	r2, [r3, #20]
    }

    return ReturnValue;
    41b0:	9b00      	ldr	r3, [sp, #0]
}
    41b2:	4618      	mov	r0, r3
    41b4:	b002      	add	sp, #8
    41b6:	4770      	bx	lr
    41b8:	1fff8ba0 	.word	0x1fff8ba0
    41bc:	1fff8c2c 	.word	0x1fff8c2c
    41c0:	40064000 	.word	0x40064000

000041c4 <getSelectorConfig>:
    return ReturnValue;
}
#endif

static const Clock_Ip_SelectorConfigType *getSelectorConfig(Clock_Ip_NameType Name)
{
    41c4:	b086      	sub	sp, #24
    41c6:	9001      	str	r0, [sp, #4]
    const Clock_Ip_SelectorConfigType *ReturnValue = NULL_PTR;
    41c8:	2300      	movs	r3, #0
    41ca:	9305      	str	r3, [sp, #20]
    uint32 SelectorConfigIndex;
    uint32 Index;

    switch(Name)
    41cc:	9b01      	ldr	r3, [sp, #4]
    41ce:	2b1b      	cmp	r3, #27
    41d0:	d00f      	beq.n	41f2 <getSelectorConfig+0x2e>
    41d2:	9b01      	ldr	r3, [sp, #4]
    41d4:	2b1b      	cmp	r3, #27
    41d6:	d80f      	bhi.n	41f8 <getSelectorConfig+0x34>
    41d8:	9b01      	ldr	r3, [sp, #4]
    41da:	2b19      	cmp	r3, #25
    41dc:	d003      	beq.n	41e6 <getSelectorConfig+0x22>
    41de:	9b01      	ldr	r3, [sp, #4]
    41e0:	2b1a      	cmp	r3, #26
    41e2:	d003      	beq.n	41ec <getSelectorConfig+0x28>
    41e4:	e008      	b.n	41f8 <getSelectorConfig+0x34>
    {
        case SCS_RUN_CLK:
            SelectorConfigIndex = 0U;
    41e6:	2300      	movs	r3, #0
    41e8:	9304      	str	r3, [sp, #16]
            break;
    41ea:	e008      	b.n	41fe <getSelectorConfig+0x3a>
        case SCS_VLPR_CLK:
            SelectorConfigIndex = 1U;
    41ec:	2301      	movs	r3, #1
    41ee:	9304      	str	r3, [sp, #16]
            break;
    41f0:	e005      	b.n	41fe <getSelectorConfig+0x3a>
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        case SCS_HSRUN_CLK:
            SelectorConfigIndex = 2U;
    41f2:	2302      	movs	r3, #2
    41f4:	9304      	str	r3, [sp, #16]
            break;
    41f6:	e002      	b.n	41fe <getSelectorConfig+0x3a>
#endif
        default:
            SelectorConfigIndex = 0U;
    41f8:	2300      	movs	r3, #0
    41fa:	9304      	str	r3, [sp, #16]
            break;
    41fc:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    41fe:	4b36      	ldr	r3, [pc, #216]	; (42d8 <getSelectorConfig+0x114>)
    4200:	681b      	ldr	r3, [r3, #0]
    4202:	2b00      	cmp	r3, #0
    4204:	d01d      	beq.n	4242 <getSelectorConfig+0x7e>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    4206:	2300      	movs	r3, #0
    4208:	9303      	str	r3, [sp, #12]
    420a:	e013      	b.n	4234 <getSelectorConfig+0x70>
        {
            if (Clock_Ip_apConfig->Selectors[Index].Name == Name)
    420c:	4b32      	ldr	r3, [pc, #200]	; (42d8 <getSelectorConfig+0x114>)
    420e:	681b      	ldr	r3, [r3, #0]
    4210:	9a03      	ldr	r2, [sp, #12]
    4212:	320d      	adds	r2, #13
    4214:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    4218:	9a01      	ldr	r2, [sp, #4]
    421a:	429a      	cmp	r2, r3
    421c:	d107      	bne.n	422e <getSelectorConfig+0x6a>
            {
                ReturnValue = &Clock_Ip_apConfig->Selectors[Index];
    421e:	4b2e      	ldr	r3, [pc, #184]	; (42d8 <getSelectorConfig+0x114>)
    4220:	681a      	ldr	r2, [r3, #0]
    4222:	9b03      	ldr	r3, [sp, #12]
    4224:	330d      	adds	r3, #13
    4226:	00db      	lsls	r3, r3, #3
    4228:	4413      	add	r3, r2
    422a:	9305      	str	r3, [sp, #20]
                break;
    422c:	e009      	b.n	4242 <getSelectorConfig+0x7e>
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    422e:	9b03      	ldr	r3, [sp, #12]
    4230:	3301      	adds	r3, #1
    4232:	9303      	str	r3, [sp, #12]
    4234:	4b28      	ldr	r3, [pc, #160]	; (42d8 <getSelectorConfig+0x114>)
    4236:	681b      	ldr	r3, [r3, #0]
    4238:	7adb      	ldrb	r3, [r3, #11]
    423a:	461a      	mov	r2, r3
    423c:	9b03      	ldr	r3, [sp, #12]
    423e:	4293      	cmp	r3, r2
    4240:	d3e4      	bcc.n	420c <getSelectorConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    4242:	9b05      	ldr	r3, [sp, #20]
    4244:	2b00      	cmp	r3, #0
    4246:	d140      	bne.n	42ca <getSelectorConfig+0x106>
    {
        ReturnValue = &SelectorConfigurations[SelectorConfigIndex];
    4248:	9b04      	ldr	r3, [sp, #16]
    424a:	00db      	lsls	r3, r3, #3
    424c:	4a23      	ldr	r2, [pc, #140]	; (42dc <getSelectorConfig+0x118>)
    424e:	4413      	add	r3, r2
    4250:	9305      	str	r3, [sp, #20]
        SelectorConfigurations[SelectorConfigIndex].Name = Name;
    4252:	4922      	ldr	r1, [pc, #136]	; (42dc <getSelectorConfig+0x118>)
    4254:	9b04      	ldr	r3, [sp, #16]
    4256:	9a01      	ldr	r2, [sp, #4]
    4258:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        switch(Name)
    425c:	9b01      	ldr	r3, [sp, #4]
    425e:	2b1b      	cmp	r3, #27
    4260:	d025      	beq.n	42ae <getSelectorConfig+0xea>
    4262:	9b01      	ldr	r3, [sp, #4]
    4264:	2b1b      	cmp	r3, #27
    4266:	d832      	bhi.n	42ce <getSelectorConfig+0x10a>
    4268:	9b01      	ldr	r3, [sp, #4]
    426a:	2b19      	cmp	r3, #25
    426c:	d003      	beq.n	4276 <getSelectorConfig+0xb2>
    426e:	9b01      	ldr	r3, [sp, #4]
    4270:	2b1a      	cmp	r3, #26
    4272:	d00e      	beq.n	4292 <getSelectorConfig+0xce>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    4274:	e02b      	b.n	42ce <getSelectorConfig+0x10a>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->RCCR & SCG_RCCR_SCS_MASK) >> SCG_RCCR_SCS_SHIFT];
    4276:	4b1a      	ldr	r3, [pc, #104]	; (42e0 <getSelectorConfig+0x11c>)
    4278:	695b      	ldr	r3, [r3, #20]
    427a:	0e1b      	lsrs	r3, r3, #24
    427c:	f003 030f 	and.w	r3, r3, #15
    4280:	4a18      	ldr	r2, [pc, #96]	; (42e4 <getSelectorConfig+0x120>)
    4282:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    4286:	4915      	ldr	r1, [pc, #84]	; (42dc <getSelectorConfig+0x118>)
    4288:	9b04      	ldr	r3, [sp, #16]
    428a:	00db      	lsls	r3, r3, #3
    428c:	440b      	add	r3, r1
    428e:	605a      	str	r2, [r3, #4]
                break;
    4290:	e01e      	b.n	42d0 <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->VCCR & SCG_VCCR_SCS_MASK) >> SCG_VCCR_SCS_SHIFT];
    4292:	4b13      	ldr	r3, [pc, #76]	; (42e0 <getSelectorConfig+0x11c>)
    4294:	699b      	ldr	r3, [r3, #24]
    4296:	0e1b      	lsrs	r3, r3, #24
    4298:	f003 030f 	and.w	r3, r3, #15
    429c:	4a11      	ldr	r2, [pc, #68]	; (42e4 <getSelectorConfig+0x120>)
    429e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    42a2:	490e      	ldr	r1, [pc, #56]	; (42dc <getSelectorConfig+0x118>)
    42a4:	9b04      	ldr	r3, [sp, #16]
    42a6:	00db      	lsls	r3, r3, #3
    42a8:	440b      	add	r3, r1
    42aa:	605a      	str	r2, [r3, #4]
                break;
    42ac:	e010      	b.n	42d0 <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
    42ae:	4b0c      	ldr	r3, [pc, #48]	; (42e0 <getSelectorConfig+0x11c>)
    42b0:	69db      	ldr	r3, [r3, #28]
    42b2:	0e1b      	lsrs	r3, r3, #24
    42b4:	f003 030f 	and.w	r3, r3, #15
    42b8:	4a0a      	ldr	r2, [pc, #40]	; (42e4 <getSelectorConfig+0x120>)
    42ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    42be:	4907      	ldr	r1, [pc, #28]	; (42dc <getSelectorConfig+0x118>)
    42c0:	9b04      	ldr	r3, [sp, #16]
    42c2:	00db      	lsls	r3, r3, #3
    42c4:	440b      	add	r3, r1
    42c6:	605a      	str	r2, [r3, #4]
                break;
    42c8:	e002      	b.n	42d0 <getSelectorConfig+0x10c>
        }
    }
    42ca:	bf00      	nop
    42cc:	e000      	b.n	42d0 <getSelectorConfig+0x10c>
                break;
    42ce:	bf00      	nop

    return ReturnValue;
    42d0:	9b05      	ldr	r3, [sp, #20]
}
    42d2:	4618      	mov	r0, r3
    42d4:	b006      	add	sp, #24
    42d6:	4770      	bx	lr
    42d8:	1fff8ba0 	.word	0x1fff8ba0
    42dc:	1fff8c54 	.word	0x1fff8c54
    42e0:	40064000 	.word	0x40064000
    42e4:	0000e504 	.word	0x0000e504

000042e8 <getCoreDividerConfig>:

static const Clock_Ip_DividerConfigType *getCoreDividerConfig(Clock_Ip_NameType Name)
{
    42e8:	b086      	sub	sp, #24
    42ea:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    42ec:	2300      	movs	r3, #0
    42ee:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    42f0:	2300      	movs	r3, #0
    42f2:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    42f4:	9b01      	ldr	r3, [sp, #4]
    42f6:	2b1f      	cmp	r3, #31
    42f8:	d00f      	beq.n	431a <getCoreDividerConfig+0x32>
    42fa:	9b01      	ldr	r3, [sp, #4]
    42fc:	2b1f      	cmp	r3, #31
    42fe:	d80f      	bhi.n	4320 <getCoreDividerConfig+0x38>
    4300:	9b01      	ldr	r3, [sp, #4]
    4302:	2b1d      	cmp	r3, #29
    4304:	d003      	beq.n	430e <getCoreDividerConfig+0x26>
    4306:	9b01      	ldr	r3, [sp, #4]
    4308:	2b1e      	cmp	r3, #30
    430a:	d003      	beq.n	4314 <getCoreDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    430c:	e008      	b.n	4320 <getCoreDividerConfig+0x38>
            DividerConfigIndex = 0U;
    430e:	2300      	movs	r3, #0
    4310:	9304      	str	r3, [sp, #16]
            break;
    4312:	e006      	b.n	4322 <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    4314:	2301      	movs	r3, #1
    4316:	9304      	str	r3, [sp, #16]
            break;
    4318:	e003      	b.n	4322 <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    431a:	2302      	movs	r3, #2
    431c:	9304      	str	r3, [sp, #16]
            break;
    431e:	e000      	b.n	4322 <getCoreDividerConfig+0x3a>
                break;
    4320:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    4322:	4b41      	ldr	r3, [pc, #260]	; (4428 <getCoreDividerConfig+0x140>)
    4324:	681b      	ldr	r3, [r3, #0]
    4326:	2b00      	cmp	r3, #0
    4328:	d026      	beq.n	4378 <getCoreDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    432a:	2300      	movs	r3, #0
    432c:	9303      	str	r3, [sp, #12]
    432e:	e01c      	b.n	436a <getCoreDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    4330:	4b3d      	ldr	r3, [pc, #244]	; (4428 <getCoreDividerConfig+0x140>)
    4332:	6819      	ldr	r1, [r3, #0]
    4334:	9a03      	ldr	r2, [sp, #12]
    4336:	4613      	mov	r3, r2
    4338:	005b      	lsls	r3, r3, #1
    433a:	4413      	add	r3, r2
    433c:	009b      	lsls	r3, r3, #2
    433e:	440b      	add	r3, r1
    4340:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    4344:	681b      	ldr	r3, [r3, #0]
    4346:	9a01      	ldr	r2, [sp, #4]
    4348:	429a      	cmp	r2, r3
    434a:	d10b      	bne.n	4364 <getCoreDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    434c:	4b36      	ldr	r3, [pc, #216]	; (4428 <getCoreDividerConfig+0x140>)
    434e:	6819      	ldr	r1, [r3, #0]
    4350:	9a03      	ldr	r2, [sp, #12]
    4352:	4613      	mov	r3, r2
    4354:	005b      	lsls	r3, r3, #1
    4356:	4413      	add	r3, r2
    4358:	009b      	lsls	r3, r3, #2
    435a:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    435e:	440b      	add	r3, r1
    4360:	9305      	str	r3, [sp, #20]
                break;
    4362:	e009      	b.n	4378 <getCoreDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    4364:	9b03      	ldr	r3, [sp, #12]
    4366:	3301      	adds	r3, #1
    4368:	9303      	str	r3, [sp, #12]
    436a:	4b2f      	ldr	r3, [pc, #188]	; (4428 <getCoreDividerConfig+0x140>)
    436c:	681b      	ldr	r3, [r3, #0]
    436e:	7b1b      	ldrb	r3, [r3, #12]
    4370:	461a      	mov	r2, r3
    4372:	9b03      	ldr	r3, [sp, #12]
    4374:	4293      	cmp	r3, r2
    4376:	d3db      	bcc.n	4330 <getCoreDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    4378:	9b05      	ldr	r3, [sp, #20]
    437a:	2b00      	cmp	r3, #0
    437c:	d14d      	bne.n	441a <getCoreDividerConfig+0x132>
    {
        ReturnValue = &CoreDividerConfigurations[DividerConfigIndex];
    437e:	9a04      	ldr	r2, [sp, #16]
    4380:	4613      	mov	r3, r2
    4382:	005b      	lsls	r3, r3, #1
    4384:	4413      	add	r3, r2
    4386:	009b      	lsls	r3, r3, #2
    4388:	4a28      	ldr	r2, [pc, #160]	; (442c <getCoreDividerConfig+0x144>)
    438a:	4413      	add	r3, r2
    438c:	9305      	str	r3, [sp, #20]
        CoreDividerConfigurations[DividerConfigIndex].Name = Name;
    438e:	4927      	ldr	r1, [pc, #156]	; (442c <getCoreDividerConfig+0x144>)
    4390:	9a04      	ldr	r2, [sp, #16]
    4392:	4613      	mov	r3, r2
    4394:	005b      	lsls	r3, r3, #1
    4396:	4413      	add	r3, r2
    4398:	009b      	lsls	r3, r3, #2
    439a:	440b      	add	r3, r1
    439c:	9a01      	ldr	r2, [sp, #4]
    439e:	601a      	str	r2, [r3, #0]
        switch(Name)
    43a0:	9b01      	ldr	r3, [sp, #4]
    43a2:	2b1f      	cmp	r3, #31
    43a4:	d029      	beq.n	43fa <getCoreDividerConfig+0x112>
    43a6:	9b01      	ldr	r3, [sp, #4]
    43a8:	2b1f      	cmp	r3, #31
    43aa:	d838      	bhi.n	441e <getCoreDividerConfig+0x136>
    43ac:	9b01      	ldr	r3, [sp, #4]
    43ae:	2b1d      	cmp	r3, #29
    43b0:	d003      	beq.n	43ba <getCoreDividerConfig+0xd2>
    43b2:	9b01      	ldr	r3, [sp, #4]
    43b4:	2b1e      	cmp	r3, #30
    43b6:	d010      	beq.n	43da <getCoreDividerConfig+0xf2>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    43b8:	e031      	b.n	441e <getCoreDividerConfig+0x136>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVCORE_MASK) >> SCG_RCCR_DIVCORE_SHIFT) + 1U;
    43ba:	4b1d      	ldr	r3, [pc, #116]	; (4430 <getCoreDividerConfig+0x148>)
    43bc:	695b      	ldr	r3, [r3, #20]
    43be:	0c1b      	lsrs	r3, r3, #16
    43c0:	f003 030f 	and.w	r3, r3, #15
    43c4:	1c59      	adds	r1, r3, #1
    43c6:	4819      	ldr	r0, [pc, #100]	; (442c <getCoreDividerConfig+0x144>)
    43c8:	9a04      	ldr	r2, [sp, #16]
    43ca:	4613      	mov	r3, r2
    43cc:	005b      	lsls	r3, r3, #1
    43ce:	4413      	add	r3, r2
    43d0:	009b      	lsls	r3, r3, #2
    43d2:	4403      	add	r3, r0
    43d4:	3304      	adds	r3, #4
    43d6:	6019      	str	r1, [r3, #0]
                break;
    43d8:	e022      	b.n	4420 <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVCORE_MASK) >> SCG_VCCR_DIVCORE_SHIFT) + 1U;
    43da:	4b15      	ldr	r3, [pc, #84]	; (4430 <getCoreDividerConfig+0x148>)
    43dc:	699b      	ldr	r3, [r3, #24]
    43de:	0c1b      	lsrs	r3, r3, #16
    43e0:	f003 030f 	and.w	r3, r3, #15
    43e4:	1c59      	adds	r1, r3, #1
    43e6:	4811      	ldr	r0, [pc, #68]	; (442c <getCoreDividerConfig+0x144>)
    43e8:	9a04      	ldr	r2, [sp, #16]
    43ea:	4613      	mov	r3, r2
    43ec:	005b      	lsls	r3, r3, #1
    43ee:	4413      	add	r3, r2
    43f0:	009b      	lsls	r3, r3, #2
    43f2:	4403      	add	r3, r0
    43f4:	3304      	adds	r3, #4
    43f6:	6019      	str	r1, [r3, #0]
                break;
    43f8:	e012      	b.n	4420 <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
    43fa:	4b0d      	ldr	r3, [pc, #52]	; (4430 <getCoreDividerConfig+0x148>)
    43fc:	69db      	ldr	r3, [r3, #28]
    43fe:	0c1b      	lsrs	r3, r3, #16
    4400:	f003 030f 	and.w	r3, r3, #15
    4404:	1c59      	adds	r1, r3, #1
    4406:	4809      	ldr	r0, [pc, #36]	; (442c <getCoreDividerConfig+0x144>)
    4408:	9a04      	ldr	r2, [sp, #16]
    440a:	4613      	mov	r3, r2
    440c:	005b      	lsls	r3, r3, #1
    440e:	4413      	add	r3, r2
    4410:	009b      	lsls	r3, r3, #2
    4412:	4403      	add	r3, r0
    4414:	3304      	adds	r3, #4
    4416:	6019      	str	r1, [r3, #0]
                break;
    4418:	e002      	b.n	4420 <getCoreDividerConfig+0x138>
        }
    }
    441a:	bf00      	nop
    441c:	e000      	b.n	4420 <getCoreDividerConfig+0x138>
                break;
    441e:	bf00      	nop

    return ReturnValue;
    4420:	9b05      	ldr	r3, [sp, #20]
}
    4422:	4618      	mov	r0, r3
    4424:	b006      	add	sp, #24
    4426:	4770      	bx	lr
    4428:	1fff8ba0 	.word	0x1fff8ba0
    442c:	1fff8c6c 	.word	0x1fff8c6c
    4430:	40064000 	.word	0x40064000

00004434 <getBusDividerConfig>:


static const Clock_Ip_DividerConfigType *getBusDividerConfig(Clock_Ip_NameType Name)
{
    4434:	b086      	sub	sp, #24
    4436:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    4438:	2300      	movs	r3, #0
    443a:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    443c:	2300      	movs	r3, #0
    443e:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    4440:	9b01      	ldr	r3, [sp, #4]
    4442:	2b23      	cmp	r3, #35	; 0x23
    4444:	d00f      	beq.n	4466 <getBusDividerConfig+0x32>
    4446:	9b01      	ldr	r3, [sp, #4]
    4448:	2b23      	cmp	r3, #35	; 0x23
    444a:	d80f      	bhi.n	446c <getBusDividerConfig+0x38>
    444c:	9b01      	ldr	r3, [sp, #4]
    444e:	2b21      	cmp	r3, #33	; 0x21
    4450:	d003      	beq.n	445a <getBusDividerConfig+0x26>
    4452:	9b01      	ldr	r3, [sp, #4]
    4454:	2b22      	cmp	r3, #34	; 0x22
    4456:	d003      	beq.n	4460 <getBusDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    4458:	e008      	b.n	446c <getBusDividerConfig+0x38>
            DividerConfigIndex = 0U;
    445a:	2300      	movs	r3, #0
    445c:	9304      	str	r3, [sp, #16]
            break;
    445e:	e006      	b.n	446e <getBusDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    4460:	2301      	movs	r3, #1
    4462:	9304      	str	r3, [sp, #16]
            break;
    4464:	e003      	b.n	446e <getBusDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    4466:	2302      	movs	r3, #2
    4468:	9304      	str	r3, [sp, #16]
            break;
    446a:	e000      	b.n	446e <getBusDividerConfig+0x3a>
                break;
    446c:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    446e:	4b41      	ldr	r3, [pc, #260]	; (4574 <getBusDividerConfig+0x140>)
    4470:	681b      	ldr	r3, [r3, #0]
    4472:	2b00      	cmp	r3, #0
    4474:	d026      	beq.n	44c4 <getBusDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    4476:	2300      	movs	r3, #0
    4478:	9303      	str	r3, [sp, #12]
    447a:	e01c      	b.n	44b6 <getBusDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    447c:	4b3d      	ldr	r3, [pc, #244]	; (4574 <getBusDividerConfig+0x140>)
    447e:	6819      	ldr	r1, [r3, #0]
    4480:	9a03      	ldr	r2, [sp, #12]
    4482:	4613      	mov	r3, r2
    4484:	005b      	lsls	r3, r3, #1
    4486:	4413      	add	r3, r2
    4488:	009b      	lsls	r3, r3, #2
    448a:	440b      	add	r3, r1
    448c:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    4490:	681b      	ldr	r3, [r3, #0]
    4492:	9a01      	ldr	r2, [sp, #4]
    4494:	429a      	cmp	r2, r3
    4496:	d10b      	bne.n	44b0 <getBusDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    4498:	4b36      	ldr	r3, [pc, #216]	; (4574 <getBusDividerConfig+0x140>)
    449a:	6819      	ldr	r1, [r3, #0]
    449c:	9a03      	ldr	r2, [sp, #12]
    449e:	4613      	mov	r3, r2
    44a0:	005b      	lsls	r3, r3, #1
    44a2:	4413      	add	r3, r2
    44a4:	009b      	lsls	r3, r3, #2
    44a6:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    44aa:	440b      	add	r3, r1
    44ac:	9305      	str	r3, [sp, #20]
                break;
    44ae:	e009      	b.n	44c4 <getBusDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    44b0:	9b03      	ldr	r3, [sp, #12]
    44b2:	3301      	adds	r3, #1
    44b4:	9303      	str	r3, [sp, #12]
    44b6:	4b2f      	ldr	r3, [pc, #188]	; (4574 <getBusDividerConfig+0x140>)
    44b8:	681b      	ldr	r3, [r3, #0]
    44ba:	7b1b      	ldrb	r3, [r3, #12]
    44bc:	461a      	mov	r2, r3
    44be:	9b03      	ldr	r3, [sp, #12]
    44c0:	4293      	cmp	r3, r2
    44c2:	d3db      	bcc.n	447c <getBusDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    44c4:	9b05      	ldr	r3, [sp, #20]
    44c6:	2b00      	cmp	r3, #0
    44c8:	d14d      	bne.n	4566 <getBusDividerConfig+0x132>
    {
        ReturnValue = &BusDividerConfigurations[DividerConfigIndex];
    44ca:	9a04      	ldr	r2, [sp, #16]
    44cc:	4613      	mov	r3, r2
    44ce:	005b      	lsls	r3, r3, #1
    44d0:	4413      	add	r3, r2
    44d2:	009b      	lsls	r3, r3, #2
    44d4:	4a28      	ldr	r2, [pc, #160]	; (4578 <getBusDividerConfig+0x144>)
    44d6:	4413      	add	r3, r2
    44d8:	9305      	str	r3, [sp, #20]
        BusDividerConfigurations[DividerConfigIndex].Name = Name;
    44da:	4927      	ldr	r1, [pc, #156]	; (4578 <getBusDividerConfig+0x144>)
    44dc:	9a04      	ldr	r2, [sp, #16]
    44de:	4613      	mov	r3, r2
    44e0:	005b      	lsls	r3, r3, #1
    44e2:	4413      	add	r3, r2
    44e4:	009b      	lsls	r3, r3, #2
    44e6:	440b      	add	r3, r1
    44e8:	9a01      	ldr	r2, [sp, #4]
    44ea:	601a      	str	r2, [r3, #0]
        switch(Name)
    44ec:	9b01      	ldr	r3, [sp, #4]
    44ee:	2b23      	cmp	r3, #35	; 0x23
    44f0:	d029      	beq.n	4546 <getBusDividerConfig+0x112>
    44f2:	9b01      	ldr	r3, [sp, #4]
    44f4:	2b23      	cmp	r3, #35	; 0x23
    44f6:	d838      	bhi.n	456a <getBusDividerConfig+0x136>
    44f8:	9b01      	ldr	r3, [sp, #4]
    44fa:	2b21      	cmp	r3, #33	; 0x21
    44fc:	d003      	beq.n	4506 <getBusDividerConfig+0xd2>
    44fe:	9b01      	ldr	r3, [sp, #4]
    4500:	2b22      	cmp	r3, #34	; 0x22
    4502:	d010      	beq.n	4526 <getBusDividerConfig+0xf2>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    4504:	e031      	b.n	456a <getBusDividerConfig+0x136>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVBUS_MASK) >> SCG_RCCR_DIVBUS_SHIFT) + 1U;
    4506:	4b1d      	ldr	r3, [pc, #116]	; (457c <getBusDividerConfig+0x148>)
    4508:	695b      	ldr	r3, [r3, #20]
    450a:	091b      	lsrs	r3, r3, #4
    450c:	f003 030f 	and.w	r3, r3, #15
    4510:	1c59      	adds	r1, r3, #1
    4512:	4819      	ldr	r0, [pc, #100]	; (4578 <getBusDividerConfig+0x144>)
    4514:	9a04      	ldr	r2, [sp, #16]
    4516:	4613      	mov	r3, r2
    4518:	005b      	lsls	r3, r3, #1
    451a:	4413      	add	r3, r2
    451c:	009b      	lsls	r3, r3, #2
    451e:	4403      	add	r3, r0
    4520:	3304      	adds	r3, #4
    4522:	6019      	str	r1, [r3, #0]
                break;
    4524:	e022      	b.n	456c <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVBUS_MASK) >> SCG_VCCR_DIVBUS_SHIFT) + 1U;
    4526:	4b15      	ldr	r3, [pc, #84]	; (457c <getBusDividerConfig+0x148>)
    4528:	699b      	ldr	r3, [r3, #24]
    452a:	091b      	lsrs	r3, r3, #4
    452c:	f003 030f 	and.w	r3, r3, #15
    4530:	1c59      	adds	r1, r3, #1
    4532:	4811      	ldr	r0, [pc, #68]	; (4578 <getBusDividerConfig+0x144>)
    4534:	9a04      	ldr	r2, [sp, #16]
    4536:	4613      	mov	r3, r2
    4538:	005b      	lsls	r3, r3, #1
    453a:	4413      	add	r3, r2
    453c:	009b      	lsls	r3, r3, #2
    453e:	4403      	add	r3, r0
    4540:	3304      	adds	r3, #4
    4542:	6019      	str	r1, [r3, #0]
                break;
    4544:	e012      	b.n	456c <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
    4546:	4b0d      	ldr	r3, [pc, #52]	; (457c <getBusDividerConfig+0x148>)
    4548:	69db      	ldr	r3, [r3, #28]
    454a:	091b      	lsrs	r3, r3, #4
    454c:	f003 030f 	and.w	r3, r3, #15
    4550:	1c59      	adds	r1, r3, #1
    4552:	4809      	ldr	r0, [pc, #36]	; (4578 <getBusDividerConfig+0x144>)
    4554:	9a04      	ldr	r2, [sp, #16]
    4556:	4613      	mov	r3, r2
    4558:	005b      	lsls	r3, r3, #1
    455a:	4413      	add	r3, r2
    455c:	009b      	lsls	r3, r3, #2
    455e:	4403      	add	r3, r0
    4560:	3304      	adds	r3, #4
    4562:	6019      	str	r1, [r3, #0]
                break;
    4564:	e002      	b.n	456c <getBusDividerConfig+0x138>
        }
    }
    4566:	bf00      	nop
    4568:	e000      	b.n	456c <getBusDividerConfig+0x138>
                break;
    456a:	bf00      	nop

    return ReturnValue;
    456c:	9b05      	ldr	r3, [sp, #20]
}
    456e:	4618      	mov	r0, r3
    4570:	b006      	add	sp, #24
    4572:	4770      	bx	lr
    4574:	1fff8ba0 	.word	0x1fff8ba0
    4578:	1fff8c90 	.word	0x1fff8c90
    457c:	40064000 	.word	0x40064000

00004580 <getSlowDividerConfig>:

static const Clock_Ip_DividerConfigType *getSlowDividerConfig(Clock_Ip_NameType Name)
{
    4580:	b086      	sub	sp, #24
    4582:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    4584:	2300      	movs	r3, #0
    4586:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    4588:	2300      	movs	r3, #0
    458a:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    458c:	9b01      	ldr	r3, [sp, #4]
    458e:	2b27      	cmp	r3, #39	; 0x27
    4590:	d00f      	beq.n	45b2 <getSlowDividerConfig+0x32>
    4592:	9b01      	ldr	r3, [sp, #4]
    4594:	2b27      	cmp	r3, #39	; 0x27
    4596:	d80f      	bhi.n	45b8 <getSlowDividerConfig+0x38>
    4598:	9b01      	ldr	r3, [sp, #4]
    459a:	2b25      	cmp	r3, #37	; 0x25
    459c:	d003      	beq.n	45a6 <getSlowDividerConfig+0x26>
    459e:	9b01      	ldr	r3, [sp, #4]
    45a0:	2b26      	cmp	r3, #38	; 0x26
    45a2:	d003      	beq.n	45ac <getSlowDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    45a4:	e008      	b.n	45b8 <getSlowDividerConfig+0x38>
            DividerConfigIndex = 0U;
    45a6:	2300      	movs	r3, #0
    45a8:	9304      	str	r3, [sp, #16]
            break;
    45aa:	e006      	b.n	45ba <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    45ac:	2301      	movs	r3, #1
    45ae:	9304      	str	r3, [sp, #16]
            break;
    45b0:	e003      	b.n	45ba <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    45b2:	2302      	movs	r3, #2
    45b4:	9304      	str	r3, [sp, #16]
            break;
    45b6:	e000      	b.n	45ba <getSlowDividerConfig+0x3a>
                break;
    45b8:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    45ba:	4b40      	ldr	r3, [pc, #256]	; (46bc <getSlowDividerConfig+0x13c>)
    45bc:	681b      	ldr	r3, [r3, #0]
    45be:	2b00      	cmp	r3, #0
    45c0:	d026      	beq.n	4610 <getSlowDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    45c2:	2300      	movs	r3, #0
    45c4:	9303      	str	r3, [sp, #12]
    45c6:	e01c      	b.n	4602 <getSlowDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    45c8:	4b3c      	ldr	r3, [pc, #240]	; (46bc <getSlowDividerConfig+0x13c>)
    45ca:	6819      	ldr	r1, [r3, #0]
    45cc:	9a03      	ldr	r2, [sp, #12]
    45ce:	4613      	mov	r3, r2
    45d0:	005b      	lsls	r3, r3, #1
    45d2:	4413      	add	r3, r2
    45d4:	009b      	lsls	r3, r3, #2
    45d6:	440b      	add	r3, r1
    45d8:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    45dc:	681b      	ldr	r3, [r3, #0]
    45de:	9a01      	ldr	r2, [sp, #4]
    45e0:	429a      	cmp	r2, r3
    45e2:	d10b      	bne.n	45fc <getSlowDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    45e4:	4b35      	ldr	r3, [pc, #212]	; (46bc <getSlowDividerConfig+0x13c>)
    45e6:	6819      	ldr	r1, [r3, #0]
    45e8:	9a03      	ldr	r2, [sp, #12]
    45ea:	4613      	mov	r3, r2
    45ec:	005b      	lsls	r3, r3, #1
    45ee:	4413      	add	r3, r2
    45f0:	009b      	lsls	r3, r3, #2
    45f2:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    45f6:	440b      	add	r3, r1
    45f8:	9305      	str	r3, [sp, #20]
                break;
    45fa:	e009      	b.n	4610 <getSlowDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    45fc:	9b03      	ldr	r3, [sp, #12]
    45fe:	3301      	adds	r3, #1
    4600:	9303      	str	r3, [sp, #12]
    4602:	4b2e      	ldr	r3, [pc, #184]	; (46bc <getSlowDividerConfig+0x13c>)
    4604:	681b      	ldr	r3, [r3, #0]
    4606:	7b1b      	ldrb	r3, [r3, #12]
    4608:	461a      	mov	r2, r3
    460a:	9b03      	ldr	r3, [sp, #12]
    460c:	4293      	cmp	r3, r2
    460e:	d3db      	bcc.n	45c8 <getSlowDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    4610:	9b05      	ldr	r3, [sp, #20]
    4612:	2b00      	cmp	r3, #0
    4614:	d14a      	bne.n	46ac <getSlowDividerConfig+0x12c>
    {
        ReturnValue = &SlowDividerConfigurations[DividerConfigIndex];
    4616:	9a04      	ldr	r2, [sp, #16]
    4618:	4613      	mov	r3, r2
    461a:	005b      	lsls	r3, r3, #1
    461c:	4413      	add	r3, r2
    461e:	009b      	lsls	r3, r3, #2
    4620:	4a27      	ldr	r2, [pc, #156]	; (46c0 <getSlowDividerConfig+0x140>)
    4622:	4413      	add	r3, r2
    4624:	9305      	str	r3, [sp, #20]
        SlowDividerConfigurations[DividerConfigIndex].Name = Name;
    4626:	4926      	ldr	r1, [pc, #152]	; (46c0 <getSlowDividerConfig+0x140>)
    4628:	9a04      	ldr	r2, [sp, #16]
    462a:	4613      	mov	r3, r2
    462c:	005b      	lsls	r3, r3, #1
    462e:	4413      	add	r3, r2
    4630:	009b      	lsls	r3, r3, #2
    4632:	440b      	add	r3, r1
    4634:	9a01      	ldr	r2, [sp, #4]
    4636:	601a      	str	r2, [r3, #0]
        switch(Name)
    4638:	9b01      	ldr	r3, [sp, #4]
    463a:	2b27      	cmp	r3, #39	; 0x27
    463c:	d027      	beq.n	468e <getSlowDividerConfig+0x10e>
    463e:	9b01      	ldr	r3, [sp, #4]
    4640:	2b27      	cmp	r3, #39	; 0x27
    4642:	d835      	bhi.n	46b0 <getSlowDividerConfig+0x130>
    4644:	9b01      	ldr	r3, [sp, #4]
    4646:	2b25      	cmp	r3, #37	; 0x25
    4648:	d003      	beq.n	4652 <getSlowDividerConfig+0xd2>
    464a:	9b01      	ldr	r3, [sp, #4]
    464c:	2b26      	cmp	r3, #38	; 0x26
    464e:	d00f      	beq.n	4670 <getSlowDividerConfig+0xf0>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    4650:	e02e      	b.n	46b0 <getSlowDividerConfig+0x130>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVSLOW_MASK) >> SCG_RCCR_DIVSLOW_SHIFT) + 1U;
    4652:	4b1c      	ldr	r3, [pc, #112]	; (46c4 <getSlowDividerConfig+0x144>)
    4654:	695b      	ldr	r3, [r3, #20]
    4656:	f003 030f 	and.w	r3, r3, #15
    465a:	1c59      	adds	r1, r3, #1
    465c:	4818      	ldr	r0, [pc, #96]	; (46c0 <getSlowDividerConfig+0x140>)
    465e:	9a04      	ldr	r2, [sp, #16]
    4660:	4613      	mov	r3, r2
    4662:	005b      	lsls	r3, r3, #1
    4664:	4413      	add	r3, r2
    4666:	009b      	lsls	r3, r3, #2
    4668:	4403      	add	r3, r0
    466a:	3304      	adds	r3, #4
    466c:	6019      	str	r1, [r3, #0]
                break;
    466e:	e020      	b.n	46b2 <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVSLOW_MASK) >> SCG_VCCR_DIVSLOW_SHIFT) + 1U;
    4670:	4b14      	ldr	r3, [pc, #80]	; (46c4 <getSlowDividerConfig+0x144>)
    4672:	699b      	ldr	r3, [r3, #24]
    4674:	f003 030f 	and.w	r3, r3, #15
    4678:	1c59      	adds	r1, r3, #1
    467a:	4811      	ldr	r0, [pc, #68]	; (46c0 <getSlowDividerConfig+0x140>)
    467c:	9a04      	ldr	r2, [sp, #16]
    467e:	4613      	mov	r3, r2
    4680:	005b      	lsls	r3, r3, #1
    4682:	4413      	add	r3, r2
    4684:	009b      	lsls	r3, r3, #2
    4686:	4403      	add	r3, r0
    4688:	3304      	adds	r3, #4
    468a:	6019      	str	r1, [r3, #0]
                break;
    468c:	e011      	b.n	46b2 <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
    468e:	4b0d      	ldr	r3, [pc, #52]	; (46c4 <getSlowDividerConfig+0x144>)
    4690:	69db      	ldr	r3, [r3, #28]
    4692:	f003 030f 	and.w	r3, r3, #15
    4696:	1c59      	adds	r1, r3, #1
    4698:	4809      	ldr	r0, [pc, #36]	; (46c0 <getSlowDividerConfig+0x140>)
    469a:	9a04      	ldr	r2, [sp, #16]
    469c:	4613      	mov	r3, r2
    469e:	005b      	lsls	r3, r3, #1
    46a0:	4413      	add	r3, r2
    46a2:	009b      	lsls	r3, r3, #2
    46a4:	4403      	add	r3, r0
    46a6:	3304      	adds	r3, #4
    46a8:	6019      	str	r1, [r3, #0]
                break;
    46aa:	e002      	b.n	46b2 <getSlowDividerConfig+0x132>
        }
    }
    46ac:	bf00      	nop
    46ae:	e000      	b.n	46b2 <getSlowDividerConfig+0x132>
                break;
    46b0:	bf00      	nop

    return ReturnValue;
    46b2:	9b05      	ldr	r3, [sp, #20]
}
    46b4:	4618      	mov	r0, r3
    46b6:	b006      	add	sp, #24
    46b8:	4770      	bx	lr
    46ba:	bf00      	nop
    46bc:	1fff8ba0 	.word	0x1fff8ba0
    46c0:	1fff8cb4 	.word	0x1fff8cb4
    46c4:	40064000 	.word	0x40064000

000046c8 <Clock_Ip_ClockInitializeObjects>:

/* Initialize objects for clock */
static void Clock_Ip_ClockInitializeObjects(Clock_Ip_ClockConfigType const * Config)
{
    46c8:	b500      	push	{lr}
    46ca:	b083      	sub	sp, #12
    46cc:	9001      	str	r0, [sp, #4]
    if (FALSE == Clock_Ip_bObjsAreInitialized)
    46ce:	4b64      	ldr	r3, [pc, #400]	; (4860 <Clock_Ip_ClockInitializeObjects+0x198>)
    46d0:	781b      	ldrb	r3, [r3, #0]
    46d2:	f083 0301 	eor.w	r3, r3, #1
    46d6:	b2db      	uxtb	r3, r3
    46d8:	2b00      	cmp	r3, #0
    46da:	d05b      	beq.n	4794 <Clock_Ip_ClockInitializeObjects+0xcc>
    {
        Clock_Ip_bObjsAreInitialized = TRUE;
    46dc:	4b60      	ldr	r3, [pc, #384]	; (4860 <Clock_Ip_ClockInitializeObjects+0x198>)
    46de:	2201      	movs	r2, #1
    46e0:	701a      	strb	r2, [r3, #0]

    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllClock = &Clock_Ip_axPllCallbacks[Clock_Ip_au8PllCallbackIndex[CLOCK_IP_SYS_PLL]];
    46e2:	4b60      	ldr	r3, [pc, #384]	; (4864 <Clock_Ip_ClockInitializeObjects+0x19c>)
    46e4:	785b      	ldrb	r3, [r3, #1]
    46e6:	461a      	mov	r2, r3
    46e8:	4613      	mov	r3, r2
    46ea:	009b      	lsls	r3, r3, #2
    46ec:	4413      	add	r3, r2
    46ee:	009b      	lsls	r3, r3, #2
    46f0:	4a5d      	ldr	r2, [pc, #372]	; (4868 <Clock_Ip_ClockInitializeObjects+0x1a0>)
    46f2:	4413      	add	r3, r2
    46f4:	4a5d      	ldr	r2, [pc, #372]	; (486c <Clock_Ip_ClockInitializeObjects+0x1a4>)
    46f6:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSoscClock = &Clock_Ip_axExtOscCallbacks[Clock_Ip_au8XoscCallbackIndex[CLOCK_IP_SYS_OSC]];
    46f8:	4b5d      	ldr	r3, [pc, #372]	; (4870 <Clock_Ip_ClockInitializeObjects+0x1a8>)
    46fa:	785b      	ldrb	r3, [r3, #1]
    46fc:	461a      	mov	r2, r3
    46fe:	4613      	mov	r3, r2
    4700:	009b      	lsls	r3, r3, #2
    4702:	4413      	add	r3, r2
    4704:	009b      	lsls	r3, r3, #2
    4706:	4a5b      	ldr	r2, [pc, #364]	; (4874 <Clock_Ip_ClockInitializeObjects+0x1ac>)
    4708:	4413      	add	r3, r2
    470a:	4a5b      	ldr	r2, [pc, #364]	; (4878 <Clock_Ip_ClockInitializeObjects+0x1b0>)
    470c:	6013      	str	r3, [r2, #0]

        Clock_Ip_pxFircClock = &Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]];
    470e:	4b5b      	ldr	r3, [pc, #364]	; (487c <Clock_Ip_ClockInitializeObjects+0x1b4>)
    4710:	791b      	ldrb	r3, [r3, #4]
    4712:	461a      	mov	r2, r3
    4714:	4613      	mov	r3, r2
    4716:	005b      	lsls	r3, r3, #1
    4718:	4413      	add	r3, r2
    471a:	009b      	lsls	r3, r3, #2
    471c:	4a58      	ldr	r2, [pc, #352]	; (4880 <Clock_Ip_ClockInitializeObjects+0x1b8>)
    471e:	4413      	add	r3, r2
    4720:	4a58      	ldr	r2, [pc, #352]	; (4884 <Clock_Ip_ClockInitializeObjects+0x1bc>)
    4722:	6013      	str	r3, [r2, #0]

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMonitor = &Clock_Ip_axCmuCallbacks[Clock_Ip_au8CmuCallbackIndex[CLOCK_IP_CMU]];
    #endif

        Clock_Ip_pxScsRunClockSelector   = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_RUN]];
    4724:	4b58      	ldr	r3, [pc, #352]	; (4888 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    4726:	795b      	ldrb	r3, [r3, #5]
    4728:	00db      	lsls	r3, r3, #3
    472a:	4a58      	ldr	r2, [pc, #352]	; (488c <Clock_Ip_ClockInitializeObjects+0x1c4>)
    472c:	4413      	add	r3, r2
    472e:	4a58      	ldr	r2, [pc, #352]	; (4890 <Clock_Ip_ClockInitializeObjects+0x1c8>)
    4730:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsHsrunClockSelector = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_HSRUN]];
    4732:	4b55      	ldr	r3, [pc, #340]	; (4888 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    4734:	79db      	ldrb	r3, [r3, #7]
    4736:	00db      	lsls	r3, r3, #3
    4738:	4a54      	ldr	r2, [pc, #336]	; (488c <Clock_Ip_ClockInitializeObjects+0x1c4>)
    473a:	4413      	add	r3, r2
    473c:	4a55      	ldr	r2, [pc, #340]	; (4894 <Clock_Ip_ClockInitializeObjects+0x1cc>)
    473e:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_RUN]];
    4740:	4b55      	ldr	r3, [pc, #340]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    4742:	799b      	ldrb	r3, [r3, #6]
    4744:	009b      	lsls	r3, r3, #2
    4746:	4a55      	ldr	r2, [pc, #340]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    4748:	4413      	add	r3, r2
    474a:	4a55      	ldr	r2, [pc, #340]	; (48a0 <Clock_Ip_ClockInitializeObjects+0x1d8>)
    474c:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_HSRUN]];
    474e:	4b52      	ldr	r3, [pc, #328]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    4750:	7a1b      	ldrb	r3, [r3, #8]
    4752:	009b      	lsls	r3, r3, #2
    4754:	4a51      	ldr	r2, [pc, #324]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    4756:	4413      	add	r3, r2
    4758:	4a52      	ldr	r2, [pc, #328]	; (48a4 <Clock_Ip_ClockInitializeObjects+0x1dc>)
    475a:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_RUN]];
    475c:	4b4e      	ldr	r3, [pc, #312]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    475e:	7a5b      	ldrb	r3, [r3, #9]
    4760:	009b      	lsls	r3, r3, #2
    4762:	4a4e      	ldr	r2, [pc, #312]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    4764:	4413      	add	r3, r2
    4766:	4a50      	ldr	r2, [pc, #320]	; (48a8 <Clock_Ip_ClockInitializeObjects+0x1e0>)
    4768:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_HSRUN]];
    476a:	4b4b      	ldr	r3, [pc, #300]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    476c:	7adb      	ldrb	r3, [r3, #11]
    476e:	009b      	lsls	r3, r3, #2
    4770:	4a4a      	ldr	r2, [pc, #296]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    4772:	4413      	add	r3, r2
    4774:	4a4d      	ldr	r2, [pc, #308]	; (48ac <Clock_Ip_ClockInitializeObjects+0x1e4>)
    4776:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_RUN]];
    4778:	4b47      	ldr	r3, [pc, #284]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    477a:	7b1b      	ldrb	r3, [r3, #12]
    477c:	009b      	lsls	r3, r3, #2
    477e:	4a47      	ldr	r2, [pc, #284]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    4780:	4413      	add	r3, r2
    4782:	4a4b      	ldr	r2, [pc, #300]	; (48b0 <Clock_Ip_ClockInitializeObjects+0x1e8>)
    4784:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_HSRUN]];
    4786:	4b44      	ldr	r3, [pc, #272]	; (4898 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    4788:	7b9b      	ldrb	r3, [r3, #14]
    478a:	009b      	lsls	r3, r3, #2
    478c:	4a43      	ldr	r2, [pc, #268]	; (489c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    478e:	4413      	add	r3, r2
    4790:	4a48      	ldr	r2, [pc, #288]	; (48b4 <Clock_Ip_ClockInitializeObjects+0x1ec>)
    4792:	6013      	str	r3, [r2, #0]
    #endif
    }

    if( ((TRUE == Clock_Ip_bAcceptedCopyClockConfiguration) && (Config == NULL_PTR)) || (Clock_Ip_bSentFromUpdateDriverContext ==TRUE) )
    4794:	4b48      	ldr	r3, [pc, #288]	; (48b8 <Clock_Ip_ClockInitializeObjects+0x1f0>)
    4796:	781b      	ldrb	r3, [r3, #0]
    4798:	2b00      	cmp	r3, #0
    479a:	d002      	beq.n	47a2 <Clock_Ip_ClockInitializeObjects+0xda>
    479c:	9b01      	ldr	r3, [sp, #4]
    479e:	2b00      	cmp	r3, #0
    47a0:	d003      	beq.n	47aa <Clock_Ip_ClockInitializeObjects+0xe2>
    47a2:	4b46      	ldr	r3, [pc, #280]	; (48bc <Clock_Ip_ClockInitializeObjects+0x1f4>)
    47a4:	781b      	ldrb	r3, [r3, #0]
    47a6:	2b00      	cmp	r3, #0
    47a8:	d056      	beq.n	4858 <Clock_Ip_ClockInitializeObjects+0x190>
    {
        Clock_Ip_pxFircConfig = getFircConfig();
    47aa:	f7ff fc09 	bl	3fc0 <getFircConfig>
    47ae:	4603      	mov	r3, r0
    47b0:	4a43      	ldr	r2, [pc, #268]	; (48c0 <Clock_Ip_ClockInitializeObjects+0x1f8>)
    47b2:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSoscConfig = getSoscConfig();
    47b4:	f7ff fc60 	bl	4078 <getSoscConfig>
    47b8:	4603      	mov	r3, r0
    47ba:	4a42      	ldr	r2, [pc, #264]	; (48c4 <Clock_Ip_ClockInitializeObjects+0x1fc>)
    47bc:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllConfig = getSpllConfig();
    47be:	f7ff fca7 	bl	4110 <getSpllConfig>
    47c2:	4603      	mov	r3, r0
    47c4:	4a40      	ldr	r2, [pc, #256]	; (48c8 <Clock_Ip_ClockInitializeObjects+0x200>)
    47c6:	6013      	str	r3, [r2, #0]
    #endif
    #if defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMon2Config = getCmuFircConfig(FIRC_MON2_CLK);
    #endif

        Clock_Ip_pxScsConfigRunMode = getSelectorConfig(SCS_RUN_CLK);
    47c8:	2019      	movs	r0, #25
    47ca:	f7ff fcfb 	bl	41c4 <getSelectorConfig>
    47ce:	4603      	mov	r3, r0
    47d0:	4a3e      	ldr	r2, [pc, #248]	; (48cc <Clock_Ip_ClockInitializeObjects+0x204>)
    47d2:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxScsConfigVlprMode = getSelectorConfig(SCS_VLPR_CLK);
    47d4:	201a      	movs	r0, #26
    47d6:	f7ff fcf5 	bl	41c4 <getSelectorConfig>
    47da:	4603      	mov	r3, r0
    47dc:	4a3c      	ldr	r2, [pc, #240]	; (48d0 <Clock_Ip_ClockInitializeObjects+0x208>)
    47de:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsConfigHsrunMode = getSelectorConfig(SCS_HSRUN_CLK);
    47e0:	201b      	movs	r0, #27
    47e2:	f7ff fcef 	bl	41c4 <getSelectorConfig>
    47e6:	4603      	mov	r3, r0
    47e8:	4a3a      	ldr	r2, [pc, #232]	; (48d4 <Clock_Ip_ClockInitializeObjects+0x20c>)
    47ea:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreConfigRunMode = getCoreDividerConfig(CORE_RUN_CLK);
    47ec:	201d      	movs	r0, #29
    47ee:	f7ff fd7b 	bl	42e8 <getCoreDividerConfig>
    47f2:	4603      	mov	r3, r0
    47f4:	4a38      	ldr	r2, [pc, #224]	; (48d8 <Clock_Ip_ClockInitializeObjects+0x210>)
    47f6:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxCoreConfigVlprMode = getCoreDividerConfig(CORE_VLPR_CLK);
    47f8:	201e      	movs	r0, #30
    47fa:	f7ff fd75 	bl	42e8 <getCoreDividerConfig>
    47fe:	4603      	mov	r3, r0
    4800:	4a36      	ldr	r2, [pc, #216]	; (48dc <Clock_Ip_ClockInitializeObjects+0x214>)
    4802:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreConfigHsrunMode = getCoreDividerConfig(CORE_HSRUN_CLK);
    4804:	201f      	movs	r0, #31
    4806:	f7ff fd6f 	bl	42e8 <getCoreDividerConfig>
    480a:	4603      	mov	r3, r0
    480c:	4a34      	ldr	r2, [pc, #208]	; (48e0 <Clock_Ip_ClockInitializeObjects+0x218>)
    480e:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusConfigRunMode = getBusDividerConfig(BUS_RUN_CLK);
    4810:	2021      	movs	r0, #33	; 0x21
    4812:	f7ff fe0f 	bl	4434 <getBusDividerConfig>
    4816:	4603      	mov	r3, r0
    4818:	4a32      	ldr	r2, [pc, #200]	; (48e4 <Clock_Ip_ClockInitializeObjects+0x21c>)
    481a:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxBusConfigVlprMode = getBusDividerConfig(BUS_VLPR_CLK);
    481c:	2022      	movs	r0, #34	; 0x22
    481e:	f7ff fe09 	bl	4434 <getBusDividerConfig>
    4822:	4603      	mov	r3, r0
    4824:	4a30      	ldr	r2, [pc, #192]	; (48e8 <Clock_Ip_ClockInitializeObjects+0x220>)
    4826:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusConfigHsrunMode = getBusDividerConfig(BUS_HSRUN_CLK);
    4828:	2023      	movs	r0, #35	; 0x23
    482a:	f7ff fe03 	bl	4434 <getBusDividerConfig>
    482e:	4603      	mov	r3, r0
    4830:	4a2e      	ldr	r2, [pc, #184]	; (48ec <Clock_Ip_ClockInitializeObjects+0x224>)
    4832:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowConfigRunMode = getSlowDividerConfig(SLOW_RUN_CLK);
    4834:	2025      	movs	r0, #37	; 0x25
    4836:	f7ff fea3 	bl	4580 <getSlowDividerConfig>
    483a:	4603      	mov	r3, r0
    483c:	4a2c      	ldr	r2, [pc, #176]	; (48f0 <Clock_Ip_ClockInitializeObjects+0x228>)
    483e:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSlowConfigVlprMode = getSlowDividerConfig(SLOW_VLPR_CLK);
    4840:	2026      	movs	r0, #38	; 0x26
    4842:	f7ff fe9d 	bl	4580 <getSlowDividerConfig>
    4846:	4603      	mov	r3, r0
    4848:	4a2a      	ldr	r2, [pc, #168]	; (48f4 <Clock_Ip_ClockInitializeObjects+0x22c>)
    484a:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowConfigHsrunMode = getSlowDividerConfig(SLOW_HSRUN_CLK);
    484c:	2027      	movs	r0, #39	; 0x27
    484e:	f7ff fe97 	bl	4580 <getSlowDividerConfig>
    4852:	4603      	mov	r3, r0
    4854:	4a28      	ldr	r2, [pc, #160]	; (48f8 <Clock_Ip_ClockInitializeObjects+0x230>)
    4856:	6013      	str	r3, [r2, #0]
    #endif
    }

}
    4858:	bf00      	nop
    485a:	b003      	add	sp, #12
    485c:	f85d fb04 	ldr.w	pc, [sp], #4
    4860:	1fff8cd8 	.word	0x1fff8cd8
    4864:	0000de34 	.word	0x0000de34
    4868:	0000e480 	.word	0x0000e480
    486c:	1fff8ba4 	.word	0x1fff8ba4
    4870:	0000ddf4 	.word	0x0000ddf4
    4874:	0000e3c8 	.word	0x0000e3c8
    4878:	1fff8ba8 	.word	0x1fff8ba8
    487c:	0000de04 	.word	0x0000de04
    4880:	0000e434 	.word	0x0000e434
    4884:	1fff8bac 	.word	0x1fff8bac
    4888:	0000de44 	.word	0x0000de44
    488c:	0000e4ac 	.word	0x0000e4ac
    4890:	1fff8bb0 	.word	0x1fff8bb0
    4894:	1fff8bec 	.word	0x1fff8bec
    4898:	0000ddd4 	.word	0x0000ddd4
    489c:	0000e384 	.word	0x0000e384
    48a0:	1fff8bb4 	.word	0x1fff8bb4
    48a4:	1fff8bf0 	.word	0x1fff8bf0
    48a8:	1fff8bb8 	.word	0x1fff8bb8
    48ac:	1fff8bf4 	.word	0x1fff8bf4
    48b0:	1fff8bbc 	.word	0x1fff8bbc
    48b4:	1fff8bf8 	.word	0x1fff8bf8
    48b8:	1fff8b19 	.word	0x1fff8b19
    48bc:	1fff8b10 	.word	0x1fff8b10
    48c0:	1fff8bc0 	.word	0x1fff8bc0
    48c4:	1fff8bc4 	.word	0x1fff8bc4
    48c8:	1fff8bc8 	.word	0x1fff8bc8
    48cc:	1fff8bcc 	.word	0x1fff8bcc
    48d0:	1fff8bd0 	.word	0x1fff8bd0
    48d4:	1fff8bfc 	.word	0x1fff8bfc
    48d8:	1fff8bd4 	.word	0x1fff8bd4
    48dc:	1fff8bd8 	.word	0x1fff8bd8
    48e0:	1fff8c00 	.word	0x1fff8c00
    48e4:	1fff8bdc 	.word	0x1fff8bdc
    48e8:	1fff8be0 	.word	0x1fff8be0
    48ec:	1fff8c04 	.word	0x1fff8c04
    48f0:	1fff8be4 	.word	0x1fff8be4
    48f4:	1fff8be8 	.word	0x1fff8be8
    48f8:	1fff8c08 	.word	0x1fff8c08

000048fc <Clock_Ip_ClockPowerModeChangeNotification>:


void Clock_Ip_ClockPowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode, Clock_Ip_PowerNotificationType Notification)
{
    48fc:	b500      	push	{lr}
    48fe:	b083      	sub	sp, #12
    4900:	9001      	str	r0, [sp, #4]
    4902:	9100      	str	r1, [sp, #0]
    switch(PowerMode)
    4904:	9b01      	ldr	r3, [sp, #4]
    4906:	2b03      	cmp	r3, #3
    4908:	f000 8090 	beq.w	4a2c <Clock_Ip_ClockPowerModeChangeNotification+0x130>
    490c:	9b01      	ldr	r3, [sp, #4]
    490e:	2b03      	cmp	r3, #3
    4910:	f200 80d3 	bhi.w	4aba <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    4914:	9b01      	ldr	r3, [sp, #4]
    4916:	2b00      	cmp	r3, #0
    4918:	d040      	beq.n	499c <Clock_Ip_ClockPowerModeChangeNotification+0xa0>
    491a:	9b01      	ldr	r3, [sp, #4]
    491c:	3b01      	subs	r3, #1
    491e:	2b01      	cmp	r3, #1
    4920:	f200 80cb 	bhi.w	4aba <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    {
        case VLPR_MODE:
        case VLPS_MODE:
        {
            if(BEFORE_POWER_MODE_CHANGE == Notification)
    4924:	9b00      	ldr	r3, [sp, #0]
    4926:	2b00      	cmp	r3, #0
    4928:	f040 80c9 	bne.w	4abe <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = FALSE;
    492c:	4b68      	ldr	r3, [pc, #416]	; (4ad0 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    492e:	2200      	movs	r2, #0
    4930:	701a      	strb	r2, [r3, #0]
                    Clock_Ip_pxCmuFircMonitor->Disable(FIRC_MON2_CLK);
                }
#endif

                /* Load system clock settings for VLPR mode */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigVlprMode);
    4932:	4b68      	ldr	r3, [pc, #416]	; (4ad4 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    4934:	681b      	ldr	r3, [r3, #0]
    4936:	685b      	ldr	r3, [r3, #4]
    4938:	4a67      	ldr	r2, [pc, #412]	; (4ad8 <Clock_Ip_ClockPowerModeChangeNotification+0x1dc>)
    493a:	6812      	ldr	r2, [r2, #0]
    493c:	4610      	mov	r0, r2
    493e:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigVlprMode);
    4940:	4b66      	ldr	r3, [pc, #408]	; (4adc <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    4942:	681b      	ldr	r3, [r3, #0]
    4944:	681b      	ldr	r3, [r3, #0]
    4946:	4a66      	ldr	r2, [pc, #408]	; (4ae0 <Clock_Ip_ClockPowerModeChangeNotification+0x1e4>)
    4948:	6812      	ldr	r2, [r2, #0]
    494a:	4610      	mov	r0, r2
    494c:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigVlprMode);
    494e:	4b65      	ldr	r3, [pc, #404]	; (4ae4 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    4950:	681b      	ldr	r3, [r3, #0]
    4952:	681b      	ldr	r3, [r3, #0]
    4954:	4a64      	ldr	r2, [pc, #400]	; (4ae8 <Clock_Ip_ClockPowerModeChangeNotification+0x1ec>)
    4956:	6812      	ldr	r2, [r2, #0]
    4958:	4610      	mov	r0, r2
    495a:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigVlprMode);
    495c:	4b63      	ldr	r3, [pc, #396]	; (4aec <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    495e:	681b      	ldr	r3, [r3, #0]
    4960:	681b      	ldr	r3, [r3, #0]
    4962:	4a63      	ldr	r2, [pc, #396]	; (4af0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f4>)
    4964:	6812      	ldr	r2, [r2, #0]
    4966:	4610      	mov	r0, r2
    4968:	4798      	blx	r3

                /* Disable all clock sources except SIRC */
#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Disable(Clock_Ip_pxSpllConfig->Name);
    496a:	4b62      	ldr	r3, [pc, #392]	; (4af4 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    496c:	681b      	ldr	r3, [r3, #0]
    496e:	691b      	ldr	r3, [r3, #16]
    4970:	4a61      	ldr	r2, [pc, #388]	; (4af8 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    4972:	6812      	ldr	r2, [r2, #0]
    4974:	6812      	ldr	r2, [r2, #0]
    4976:	4610      	mov	r0, r2
    4978:	4798      	blx	r3
#endif
                Clock_Ip_pxSoscClock->Disable(Clock_Ip_pxSoscConfig->Name);
    497a:	4b60      	ldr	r3, [pc, #384]	; (4afc <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    497c:	681b      	ldr	r3, [r3, #0]
    497e:	68db      	ldr	r3, [r3, #12]
    4980:	4a5f      	ldr	r2, [pc, #380]	; (4b00 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    4982:	6812      	ldr	r2, [r2, #0]
    4984:	6812      	ldr	r2, [r2, #0]
    4986:	4610      	mov	r0, r2
    4988:	4798      	blx	r3
                Clock_Ip_pxFircClock->Disable(Clock_Ip_pxFircConfig->Name);
    498a:	4b5e      	ldr	r3, [pc, #376]	; (4b04 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    498c:	681b      	ldr	r3, [r3, #0]
    498e:	689b      	ldr	r3, [r3, #8]
    4990:	4a5d      	ldr	r2, [pc, #372]	; (4b08 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    4992:	6812      	ldr	r2, [r2, #0]
    4994:	6812      	ldr	r2, [r2, #0]
    4996:	4610      	mov	r0, r2
    4998:	4798      	blx	r3
            }
        }
        break;
    499a:	e090      	b.n	4abe <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>

        case RUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    499c:	9b00      	ldr	r3, [sp, #0]
    499e:	2b02      	cmp	r3, #2
    49a0:	f040 808f 	bne.w	4ac2 <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    49a4:	4b4a      	ldr	r3, [pc, #296]	; (4ad0 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    49a6:	2201      	movs	r2, #1
    49a8:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    49aa:	4b56      	ldr	r3, [pc, #344]	; (4b04 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    49ac:	681b      	ldr	r3, [r3, #0]
    49ae:	685b      	ldr	r3, [r3, #4]
    49b0:	4a55      	ldr	r2, [pc, #340]	; (4b08 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    49b2:	6812      	ldr	r2, [r2, #0]
    49b4:	4610      	mov	r0, r2
    49b6:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    49b8:	4b50      	ldr	r3, [pc, #320]	; (4afc <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    49ba:	681b      	ldr	r3, [r3, #0]
    49bc:	691b      	ldr	r3, [r3, #16]
    49be:	4a50      	ldr	r2, [pc, #320]	; (4b00 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    49c0:	6812      	ldr	r2, [r2, #0]
    49c2:	4610      	mov	r0, r2
    49c4:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    49c6:	4b4d      	ldr	r3, [pc, #308]	; (4afc <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    49c8:	681b      	ldr	r3, [r3, #0]
    49ca:	689b      	ldr	r3, [r3, #8]
    49cc:	4a4c      	ldr	r2, [pc, #304]	; (4b00 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    49ce:	6812      	ldr	r2, [r2, #0]
    49d0:	4610      	mov	r0, r2
    49d2:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    49d4:	4b47      	ldr	r3, [pc, #284]	; (4af4 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    49d6:	681b      	ldr	r3, [r3, #0]
    49d8:	68db      	ldr	r3, [r3, #12]
    49da:	4a47      	ldr	r2, [pc, #284]	; (4af8 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    49dc:	6812      	ldr	r2, [r2, #0]
    49de:	4610      	mov	r0, r2
    49e0:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    49e2:	4b44      	ldr	r3, [pc, #272]	; (4af4 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    49e4:	681b      	ldr	r3, [r3, #0]
    49e6:	689b      	ldr	r3, [r3, #8]
    49e8:	4a43      	ldr	r2, [pc, #268]	; (4af8 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    49ea:	6812      	ldr	r2, [r2, #0]
    49ec:	6812      	ldr	r2, [r2, #0]
    49ee:	4610      	mov	r0, r2
    49f0:	4798      	blx	r3
#endif

                /* Restore system clock settings */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigRunMode);
    49f2:	4b38      	ldr	r3, [pc, #224]	; (4ad4 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    49f4:	681b      	ldr	r3, [r3, #0]
    49f6:	685b      	ldr	r3, [r3, #4]
    49f8:	4a44      	ldr	r2, [pc, #272]	; (4b0c <Clock_Ip_ClockPowerModeChangeNotification+0x210>)
    49fa:	6812      	ldr	r2, [r2, #0]
    49fc:	4610      	mov	r0, r2
    49fe:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigRunMode);
    4a00:	4b36      	ldr	r3, [pc, #216]	; (4adc <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    4a02:	681b      	ldr	r3, [r3, #0]
    4a04:	681b      	ldr	r3, [r3, #0]
    4a06:	4a42      	ldr	r2, [pc, #264]	; (4b10 <Clock_Ip_ClockPowerModeChangeNotification+0x214>)
    4a08:	6812      	ldr	r2, [r2, #0]
    4a0a:	4610      	mov	r0, r2
    4a0c:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigRunMode);
    4a0e:	4b35      	ldr	r3, [pc, #212]	; (4ae4 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    4a10:	681b      	ldr	r3, [r3, #0]
    4a12:	681b      	ldr	r3, [r3, #0]
    4a14:	4a3f      	ldr	r2, [pc, #252]	; (4b14 <Clock_Ip_ClockPowerModeChangeNotification+0x218>)
    4a16:	6812      	ldr	r2, [r2, #0]
    4a18:	4610      	mov	r0, r2
    4a1a:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigRunMode);
    4a1c:	4b33      	ldr	r3, [pc, #204]	; (4aec <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    4a1e:	681b      	ldr	r3, [r3, #0]
    4a20:	681b      	ldr	r3, [r3, #0]
    4a22:	4a3d      	ldr	r2, [pc, #244]	; (4b18 <Clock_Ip_ClockPowerModeChangeNotification+0x21c>)
    4a24:	6812      	ldr	r2, [r2, #0]
    4a26:	4610      	mov	r0, r2
    4a28:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    4a2a:	e04a      	b.n	4ac2 <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>

        case HSRUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    4a2c:	9b00      	ldr	r3, [sp, #0]
    4a2e:	2b02      	cmp	r3, #2
    4a30:	d149      	bne.n	4ac6 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    4a32:	4b27      	ldr	r3, [pc, #156]	; (4ad0 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    4a34:	2201      	movs	r2, #1
    4a36:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    4a38:	4b32      	ldr	r3, [pc, #200]	; (4b04 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    4a3a:	681b      	ldr	r3, [r3, #0]
    4a3c:	685b      	ldr	r3, [r3, #4]
    4a3e:	4a32      	ldr	r2, [pc, #200]	; (4b08 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    4a40:	6812      	ldr	r2, [r2, #0]
    4a42:	4610      	mov	r0, r2
    4a44:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    4a46:	4b2d      	ldr	r3, [pc, #180]	; (4afc <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    4a48:	681b      	ldr	r3, [r3, #0]
    4a4a:	691b      	ldr	r3, [r3, #16]
    4a4c:	4a2c      	ldr	r2, [pc, #176]	; (4b00 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    4a4e:	6812      	ldr	r2, [r2, #0]
    4a50:	4610      	mov	r0, r2
    4a52:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    4a54:	4b29      	ldr	r3, [pc, #164]	; (4afc <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    4a56:	681b      	ldr	r3, [r3, #0]
    4a58:	689b      	ldr	r3, [r3, #8]
    4a5a:	4a29      	ldr	r2, [pc, #164]	; (4b00 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    4a5c:	6812      	ldr	r2, [r2, #0]
    4a5e:	4610      	mov	r0, r2
    4a60:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    4a62:	4b24      	ldr	r3, [pc, #144]	; (4af4 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    4a64:	681b      	ldr	r3, [r3, #0]
    4a66:	68db      	ldr	r3, [r3, #12]
    4a68:	4a23      	ldr	r2, [pc, #140]	; (4af8 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    4a6a:	6812      	ldr	r2, [r2, #0]
    4a6c:	4610      	mov	r0, r2
    4a6e:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    4a70:	4b20      	ldr	r3, [pc, #128]	; (4af4 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    4a72:	681b      	ldr	r3, [r3, #0]
    4a74:	689b      	ldr	r3, [r3, #8]
    4a76:	4a20      	ldr	r2, [pc, #128]	; (4af8 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    4a78:	6812      	ldr	r2, [r2, #0]
    4a7a:	6812      	ldr	r2, [r2, #0]
    4a7c:	4610      	mov	r0, r2
    4a7e:	4798      	blx	r3
#endif

                /* Restore system clock settings */
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
                Clock_Ip_pxScsHsrunClockSelector->Set(Clock_Ip_pxScsConfigHsrunMode);
    4a80:	4b26      	ldr	r3, [pc, #152]	; (4b1c <Clock_Ip_ClockPowerModeChangeNotification+0x220>)
    4a82:	681b      	ldr	r3, [r3, #0]
    4a84:	685b      	ldr	r3, [r3, #4]
    4a86:	4a26      	ldr	r2, [pc, #152]	; (4b20 <Clock_Ip_ClockPowerModeChangeNotification+0x224>)
    4a88:	6812      	ldr	r2, [r2, #0]
    4a8a:	4610      	mov	r0, r2
    4a8c:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
                Clock_Ip_pxCoreHsrunClockDivider->Set(Clock_Ip_pxCoreConfigHsrunMode);
    4a8e:	4b25      	ldr	r3, [pc, #148]	; (4b24 <Clock_Ip_ClockPowerModeChangeNotification+0x228>)
    4a90:	681b      	ldr	r3, [r3, #0]
    4a92:	681b      	ldr	r3, [r3, #0]
    4a94:	4a24      	ldr	r2, [pc, #144]	; (4b28 <Clock_Ip_ClockPowerModeChangeNotification+0x22c>)
    4a96:	6812      	ldr	r2, [r2, #0]
    4a98:	4610      	mov	r0, r2
    4a9a:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
                Clock_Ip_pxBusHsrunClockDivider->Set(Clock_Ip_pxBusConfigHsrunMode);
    4a9c:	4b23      	ldr	r3, [pc, #140]	; (4b2c <Clock_Ip_ClockPowerModeChangeNotification+0x230>)
    4a9e:	681b      	ldr	r3, [r3, #0]
    4aa0:	681b      	ldr	r3, [r3, #0]
    4aa2:	4a23      	ldr	r2, [pc, #140]	; (4b30 <Clock_Ip_ClockPowerModeChangeNotification+0x234>)
    4aa4:	6812      	ldr	r2, [r2, #0]
    4aa6:	4610      	mov	r0, r2
    4aa8:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
                Clock_Ip_pxSlowHsrunClockDivider->Set(Clock_Ip_pxSlowConfigHsrunMode);
    4aaa:	4b22      	ldr	r3, [pc, #136]	; (4b34 <Clock_Ip_ClockPowerModeChangeNotification+0x238>)
    4aac:	681b      	ldr	r3, [r3, #0]
    4aae:	681b      	ldr	r3, [r3, #0]
    4ab0:	4a21      	ldr	r2, [pc, #132]	; (4b38 <Clock_Ip_ClockPowerModeChangeNotification+0x23c>)
    4ab2:	6812      	ldr	r2, [r2, #0]
    4ab4:	4610      	mov	r0, r2
    4ab6:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    4ab8:	e005      	b.n	4ac6 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>

        default:
        {
            /* Invalid power mode */
        }
        break;
    4aba:	bf00      	nop
    4abc:	e004      	b.n	4ac8 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    4abe:	bf00      	nop
    4ac0:	e002      	b.n	4ac8 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    4ac2:	bf00      	nop
    4ac4:	e000      	b.n	4ac8 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    4ac6:	bf00      	nop
    }

}
    4ac8:	bf00      	nop
    4aca:	b003      	add	sp, #12
    4acc:	f85d fb04 	ldr.w	pc, [sp], #4
    4ad0:	1fff8b19 	.word	0x1fff8b19
    4ad4:	1fff8bb0 	.word	0x1fff8bb0
    4ad8:	1fff8bd0 	.word	0x1fff8bd0
    4adc:	1fff8bb4 	.word	0x1fff8bb4
    4ae0:	1fff8bd8 	.word	0x1fff8bd8
    4ae4:	1fff8bb8 	.word	0x1fff8bb8
    4ae8:	1fff8be0 	.word	0x1fff8be0
    4aec:	1fff8bbc 	.word	0x1fff8bbc
    4af0:	1fff8be8 	.word	0x1fff8be8
    4af4:	1fff8ba4 	.word	0x1fff8ba4
    4af8:	1fff8bc8 	.word	0x1fff8bc8
    4afc:	1fff8ba8 	.word	0x1fff8ba8
    4b00:	1fff8bc4 	.word	0x1fff8bc4
    4b04:	1fff8bac 	.word	0x1fff8bac
    4b08:	1fff8bc0 	.word	0x1fff8bc0
    4b0c:	1fff8bcc 	.word	0x1fff8bcc
    4b10:	1fff8bd4 	.word	0x1fff8bd4
    4b14:	1fff8bdc 	.word	0x1fff8bdc
    4b18:	1fff8be4 	.word	0x1fff8be4
    4b1c:	1fff8bec 	.word	0x1fff8bec
    4b20:	1fff8bfc 	.word	0x1fff8bfc
    4b24:	1fff8bf0 	.word	0x1fff8bf0
    4b28:	1fff8c00 	.word	0x1fff8c00
    4b2c:	1fff8bf4 	.word	0x1fff8bf4
    4b30:	1fff8c04 	.word	0x1fff8c04
    4b34:	1fff8bf8 	.word	0x1fff8bf8
    4b38:	1fff8c08 	.word	0x1fff8c08

00004b3c <Clock_Ip_Command>:


void Clock_Ip_Command(Clock_Ip_ClockConfigType const * Config, Clock_Ip_CommandType Command)
{
    4b3c:	b500      	push	{lr}
    4b3e:	b083      	sub	sp, #12
    4b40:	9001      	str	r0, [sp, #4]
    4b42:	9100      	str	r1, [sp, #0]
    switch(Command)
    4b44:	9b00      	ldr	r3, [sp, #0]
    4b46:	2b04      	cmp	r3, #4
    4b48:	d010      	beq.n	4b6c <Clock_Ip_Command+0x30>
    4b4a:	9b00      	ldr	r3, [sp, #0]
    4b4c:	2b04      	cmp	r3, #4
    4b4e:	d811      	bhi.n	4b74 <Clock_Ip_Command+0x38>
    4b50:	9b00      	ldr	r3, [sp, #0]
    4b52:	2b01      	cmp	r3, #1
    4b54:	d006      	beq.n	4b64 <Clock_Ip_Command+0x28>
    4b56:	9b00      	ldr	r3, [sp, #0]
    4b58:	2b02      	cmp	r3, #2
    4b5a:	d10b      	bne.n	4b74 <Clock_Ip_Command+0x38>
    {
        case CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND:
            Clock_Ip_ClockInitializeObjects(Config);
    4b5c:	9801      	ldr	r0, [sp, #4]
    4b5e:	f7ff fdb3 	bl	46c8 <Clock_Ip_ClockInitializeObjects>
            break;
    4b62:	e008      	b.n	4b76 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_INITIALIZE_PLATFORM_COMMAND:
            Clock_Ip_SpecificPlatformInitClock(Config);
    4b64:	9801      	ldr	r0, [sp, #4]
    4b66:	f7ff f9db 	bl	3f20 <Clock_Ip_SpecificPlatformInitClock>
            break;
    4b6a:	e004      	b.n	4b76 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND:
            DisableSafeClock(Config);
    4b6c:	9801      	ldr	r0, [sp, #4]
    4b6e:	f7ff f8ed 	bl	3d4c <DisableSafeClock>
            break;
    4b72:	e000      	b.n	4b76 <Clock_Ip_Command+0x3a>
        default:
            /* Command is not implemented on this platform */
            break;
    4b74:	bf00      	nop
    }
}
    4b76:	bf00      	nop
    4b78:	b003      	add	sp, #12
    4b7a:	f85d fb04 	ldr.w	pc, [sp], #4
    4b7e:	bf00      	nop

00004b80 <Mcu_Init>:
* @api
*
* @implements Mcu_Init_Activity
*/
void Mcu_Init(const Mcu_ConfigType * ConfigPtr)
{
    4b80:	b500      	push	{lr}
    4b82:	b085      	sub	sp, #20
    4b84:	9001      	str	r0, [sp, #4]

#if (MCU_PRECOMPILE_SUPPORT == STD_ON)
            Mcu_pConfigPtr = &Mcu_PreCompileConfig;
            MCU_PARAM_UNUSED(ConfigPtr);
#else
            Mcu_pConfigPtr = ConfigPtr;
    4b86:	4a20      	ldr	r2, [pc, #128]	; (4c08 <Mcu_Init+0x88>)
    4b88:	9b01      	ldr	r3, [sp, #4]
    4b8a:	6013      	str	r3, [r2, #0]
            /* Get a local copy of the DEM error reporting structure. */
            Mcu_pDemCfgPtr = Mcu_pConfigPtr->DemConfigPtr;
#endif /* (MCU_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF) */

            /* Save the Mcu Mode IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    4b8c:	2300      	movs	r3, #0
    4b8e:	9303      	str	r3, [sp, #12]
    4b90:	e010      	b.n	4bb4 <Mcu_Init+0x34>
            {
                Mcu_au8ModeConfigIds[(*Mcu_pConfigPtr->ModeConfigArrayPtr)[NoConfigs].ModeConfigId] = (uint8)NoConfigs;
    4b92:	4b1d      	ldr	r3, [pc, #116]	; (4c08 <Mcu_Init+0x88>)
    4b94:	681b      	ldr	r3, [r3, #0]
    4b96:	6919      	ldr	r1, [r3, #16]
    4b98:	9a03      	ldr	r2, [sp, #12]
    4b9a:	4613      	mov	r3, r2
    4b9c:	005b      	lsls	r3, r3, #1
    4b9e:	4413      	add	r3, r2
    4ba0:	009b      	lsls	r3, r3, #2
    4ba2:	440b      	add	r3, r1
    4ba4:	681b      	ldr	r3, [r3, #0]
    4ba6:	9a03      	ldr	r2, [sp, #12]
    4ba8:	b2d1      	uxtb	r1, r2
    4baa:	4a18      	ldr	r2, [pc, #96]	; (4c0c <Mcu_Init+0x8c>)
    4bac:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    4bae:	9b03      	ldr	r3, [sp, #12]
    4bb0:	3301      	adds	r3, #1
    4bb2:	9303      	str	r3, [sp, #12]
    4bb4:	4b14      	ldr	r3, [pc, #80]	; (4c08 <Mcu_Init+0x88>)
    4bb6:	681b      	ldr	r3, [r3, #0]
    4bb8:	689b      	ldr	r3, [r3, #8]
    4bba:	9a03      	ldr	r2, [sp, #12]
    4bbc:	429a      	cmp	r2, r3
    4bbe:	d3e8      	bcc.n	4b92 <Mcu_Init+0x12>
            }

#if (MCU_INIT_CLOCK == STD_ON)
            /* Save the Mcu Clock IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    4bc0:	2300      	movs	r3, #0
    4bc2:	9303      	str	r3, [sp, #12]
    4bc4:	e010      	b.n	4be8 <Mcu_Init+0x68>
            {
                Mcu_au8ClockConfigIds[(*Mcu_pConfigPtr->ClockConfigArrayPtr)[NoConfigs].ClkConfigId] = (uint8)NoConfigs;
    4bc6:	4b10      	ldr	r3, [pc, #64]	; (4c08 <Mcu_Init+0x88>)
    4bc8:	681b      	ldr	r3, [r3, #0]
    4bca:	6959      	ldr	r1, [r3, #20]
    4bcc:	9a03      	ldr	r2, [sp, #12]
    4bce:	4613      	mov	r3, r2
    4bd0:	01db      	lsls	r3, r3, #7
    4bd2:	1a9b      	subs	r3, r3, r2
    4bd4:	00db      	lsls	r3, r3, #3
    4bd6:	440b      	add	r3, r1
    4bd8:	681b      	ldr	r3, [r3, #0]
    4bda:	9a03      	ldr	r2, [sp, #12]
    4bdc:	b2d1      	uxtb	r1, r2
    4bde:	4a0c      	ldr	r2, [pc, #48]	; (4c10 <Mcu_Init+0x90>)
    4be0:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    4be2:	9b03      	ldr	r3, [sp, #12]
    4be4:	3301      	adds	r3, #1
    4be6:	9303      	str	r3, [sp, #12]
    4be8:	4b07      	ldr	r3, [pc, #28]	; (4c08 <Mcu_Init+0x88>)
    4bea:	681b      	ldr	r3, [r3, #0]
    4bec:	68db      	ldr	r3, [r3, #12]
    4bee:	9a03      	ldr	r2, [sp, #12]
    4bf0:	429a      	cmp	r2, r3
    4bf2:	d3e8      	bcc.n	4bc6 <Mcu_Init+0x46>
            {
                Mcu_au8RamConfigIds[(*Mcu_pConfigPtr->RamConfigArrayPtr)[NoConfigs].RamSectorId] = (uint8)NoConfigs;
            }
#endif /* (0 != MCU_MAX_RAMCONFIGS) */

            Mcu_Ipw_Init(Mcu_pConfigPtr->HwIPsConfigPtr);
    4bf4:	4b04      	ldr	r3, [pc, #16]	; (4c08 <Mcu_Init+0x88>)
    4bf6:	681b      	ldr	r3, [r3, #0]
    4bf8:	699b      	ldr	r3, [r3, #24]
    4bfa:	4618      	mov	r0, r3
    4bfc:	f000 f88a 	bl	4d14 <Mcu_Ipw_Init>
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        /* The driver is now initialized. Set the proper status. */
        Mcu_HLDChecksExit(CheckStatus, MCU_INIT_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    4c00:	bf00      	nop
    4c02:	b005      	add	sp, #20
    4c04:	f85d fb04 	ldr.w	pc, [sp], #4
    4c08:	1fff8ce4 	.word	0x1fff8ce4
    4c0c:	1fff8ce0 	.word	0x1fff8ce0
    4c10:	1fff8cdc 	.word	0x1fff8cdc

00004c14 <Mcu_InitRamSection>:
*
* @implements Mcu_InitRamSection_Activity
*
*/
Std_ReturnType Mcu_InitRamSection(Mcu_RamSectionType RamSection)
{
    4c14:	b084      	sub	sp, #16
    4c16:	9001      	str	r0, [sp, #4]
#ifndef MCU_MAX_NORAMCONFIGS
    const uint8 RamConfigId = Mcu_au8RamConfigIds[RamSection];
#endif /* #ifndef MCU_MAX_NORAMCONFIGS */
    /* Result of the operation. */
    Std_ReturnType RamStatus = (Std_ReturnType)E_NOT_OK;
    4c18:	2301      	movs	r3, #1
    4c1a:	f88d 300f 	strb.w	r3, [sp, #15]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITRAMSECTION_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return RamStatus;
    4c1e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    4c22:	4618      	mov	r0, r3
    4c24:	b004      	add	sp, #16
    4c26:	4770      	bx	lr

00004c28 <Mcu_InitClock>:
* @api
*
* @implements Mcu_InitClock_Activity
*/
Std_ReturnType Mcu_InitClock(Mcu_ClockType ClockSetting)
{
    4c28:	b500      	push	{lr}
    4c2a:	b085      	sub	sp, #20
    4c2c:	9001      	str	r0, [sp, #4]
    const uint8 ClockConfigId =  Mcu_au8ClockConfigIds[ClockSetting];
    4c2e:	4a0e      	ldr	r2, [pc, #56]	; (4c68 <Mcu_InitClock+0x40>)
    4c30:	9b01      	ldr	r3, [sp, #4]
    4c32:	4413      	add	r3, r2
    4c34:	781b      	ldrb	r3, [r3, #0]
    4c36:	f88d 300f 	strb.w	r3, [sp, #15]
        /* Check if Clock configuration is valid. */
#if (MCU_PARAM_CHECK == STD_ON)
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckInitClock(ClockSetting) )
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            Mcu_Ipw_InitClock(&(*Mcu_pConfigPtr->ClockConfigArrayPtr)[ClockConfigId]);
    4c3a:	4b0c      	ldr	r3, [pc, #48]	; (4c6c <Mcu_InitClock+0x44>)
    4c3c:	681b      	ldr	r3, [r3, #0]
    4c3e:	6959      	ldr	r1, [r3, #20]
    4c40:	f89d 200f 	ldrb.w	r2, [sp, #15]
    4c44:	4613      	mov	r3, r2
    4c46:	01db      	lsls	r3, r3, #7
    4c48:	1a9b      	subs	r3, r3, r2
    4c4a:	00db      	lsls	r3, r3, #3
    4c4c:	440b      	add	r3, r1
    4c4e:	4618      	mov	r0, r3
    4c50:	f000 f86a 	bl	4d28 <Mcu_Ipw_InitClock>

            /* Command has been accepted. */
            ClockStatus = (Std_ReturnType)E_OK;
    4c54:	2300      	movs	r3, #0
    4c56:	f88d 300e 	strb.w	r3, [sp, #14]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITCLOCK_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ClockStatus;
    4c5a:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    4c5e:	4618      	mov	r0, r3
    4c60:	b005      	add	sp, #20
    4c62:	f85d fb04 	ldr.w	pc, [sp], #4
    4c66:	bf00      	nop
    4c68:	1fff8cdc 	.word	0x1fff8cdc
    4c6c:	1fff8ce4 	.word	0x1fff8ce4

00004c70 <Mcu_SetMode>:
* @api
*
* @implements Mcu_SetMode_Activity
*/
void Mcu_SetMode(Mcu_ModeType McuMode)
{
    4c70:	b500      	push	{lr}
    4c72:	b085      	sub	sp, #20
    4c74:	9001      	str	r0, [sp, #4]
    const uint8 McuModeId = Mcu_au8ModeConfigIds[McuMode];
    4c76:	4a0d      	ldr	r2, [pc, #52]	; (4cac <Mcu_SetMode+0x3c>)
    4c78:	9b01      	ldr	r3, [sp, #4]
    4c7a:	4413      	add	r3, r2
    4c7c:	781b      	ldrb	r3, [r3, #0]
    4c7e:	f88d 300f 	strb.w	r3, [sp, #15]
        /* Check if Mode configuration is valid. */
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckSetMode(McuMode) )
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            /* ASR 4.3.1: "Mcu_SetMode" has to be "concurrency-safe" */
            SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00();
    4c82:	f007 fe07 	bl	c894 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>

            Mcu_Ipw_SetMode( &(*Mcu_pConfigPtr->ModeConfigArrayPtr)[McuModeId] );
    4c86:	4b0a      	ldr	r3, [pc, #40]	; (4cb0 <Mcu_SetMode+0x40>)
    4c88:	681b      	ldr	r3, [r3, #0]
    4c8a:	6919      	ldr	r1, [r3, #16]
    4c8c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    4c90:	4613      	mov	r3, r2
    4c92:	005b      	lsls	r3, r3, #1
    4c94:	4413      	add	r3, r2
    4c96:	009b      	lsls	r3, r3, #2
    4c98:	440b      	add	r3, r1
    4c9a:	4618      	mov	r0, r3
    4c9c:	f000 f84e 	bl	4d3c <Mcu_Ipw_SetMode>

            SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00();
    4ca0:	f007 fe24 	bl	c8ec <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_SETMODE_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    4ca4:	bf00      	nop
    4ca6:	b005      	add	sp, #20
    4ca8:	f85d fb04 	ldr.w	pc, [sp], #4
    4cac:	1fff8ce0 	.word	0x1fff8ce0
    4cb0:	1fff8ce4 	.word	0x1fff8ce4

00004cb4 <Mcu_GetPllStatus>:
* @implements Mcu_GetPllStatus_Activity
*
*
*/
Mcu_PllStatusType Mcu_GetPllStatus(void)
{
    4cb4:	b082      	sub	sp, #8
    /* Return variable. */
#if ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_NO_PLL == STD_ON) )
    Mcu_PllStatusType PllStatus = MCU_PLL_STATUS_UNDEFINED;
    4cb6:	2302      	movs	r3, #2
    4cb8:	9301      	str	r3, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETPLLSTATUS_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return PllStatus;
    4cba:	9b01      	ldr	r3, [sp, #4]
}
    4cbc:	4618      	mov	r0, r3
    4cbe:	b002      	add	sp, #8
    4cc0:	4770      	bx	lr

00004cc2 <Mcu_GetResetReason>:
* @api
*
* @implements Mcu_GetResetReason_Activity
*/
Mcu_ResetType Mcu_GetResetReason(void)
{
    4cc2:	b500      	push	{lr}
    4cc4:	b083      	sub	sp, #12
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETREASON_ID) )
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        /* Get the reset reason. */
        ResetReason = Mcu_Ipw_GetResetReason();
    4cc6:	f000 f843 	bl	4d50 <Mcu_Ipw_GetResetReason>
    4cca:	9001      	str	r0, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK, MCU_GETRESETREASON_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ResetReason;
    4ccc:	9b01      	ldr	r3, [sp, #4]
}
    4cce:	4618      	mov	r0, r3
    4cd0:	b003      	add	sp, #12
    4cd2:	f85d fb04 	ldr.w	pc, [sp], #4

00004cd6 <Mcu_GetResetRawValue>:
*
* @implements Mcu_GetResetRawValue_Activity
*
*/
Mcu_RawResetType Mcu_GetResetRawValue(void)
{
    4cd6:	b500      	push	{lr}
    4cd8:	b083      	sub	sp, #12

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETRAWVALUE_ID) )
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        RawResetValue = (Mcu_RawResetType) Mcu_Ipw_GetResetRawValue();
    4cda:	f000 f83f 	bl	4d5c <Mcu_Ipw_GetResetRawValue>
    4cde:	9001      	str	r0, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETRESETRAWVALUE_ID);
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

    return RawResetValue;
    4ce0:	9b01      	ldr	r3, [sp, #4]
}
    4ce2:	4618      	mov	r0, r3
    4ce4:	b003      	add	sp, #12
    4ce6:	f85d fb04 	ldr.w	pc, [sp], #4

00004cea <Mcu_SleepOnExit>:
*
* @implements Mcu_SleepOnExit_Activity
*
*/
void Mcu_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    4cea:	b500      	push	{lr}
    4cec:	b083      	sub	sp, #12
    4cee:	9001      	str	r0, [sp, #4]
#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
    if ((Std_ReturnType)E_OK == (Std_ReturnType)Mcu_HLDChecksEntry(MCU_SLEEPONEXIT_ID))
    {
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

            Mcu_Ipw_SleepOnExit(SleepOnExit);
    4cf0:	9801      	ldr	r0, [sp, #4]
    4cf2:	f000 f839 	bl	4d68 <Mcu_Ipw_SleepOnExit>

#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK ,MCU_SLEEPONEXIT_ID);
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/
}
    4cf6:	bf00      	nop
    4cf8:	b003      	add	sp, #12
    4cfa:	f85d fb04 	ldr.w	pc, [sp], #4

00004cfe <Mcu_ClkSrcFailureNotification>:
 * @return                 void
 *
 * @api
 */
void Mcu_ClkSrcFailureNotification(Clock_Ip_NameType ClockName)
{
    4cfe:	b082      	sub	sp, #8
    4d00:	9001      	str	r0, [sp, #4]
    (void)ClockName;

    if ( (NULL_PTR != Mcu_pConfigPtr) && (Mcu_pConfigPtr->ClkSrcFailureNotification == MCU_CLK_NOTIF_EN))
    4d02:	4b03      	ldr	r3, [pc, #12]	; (4d10 <Mcu_ClkSrcFailureNotification+0x12>)
    4d04:	681b      	ldr	r3, [r3, #0]
    4d06:	2b00      	cmp	r3, #0
        #endif
#else
        /* Nothing else to be done. */
#endif /* (MCU_CMU_ERROR_ISR_USED == STD_OFF && MCU_CGU_DETECT_ISR_USED == STD_OFF) */
    }
}
    4d08:	bf00      	nop
    4d0a:	b002      	add	sp, #8
    4d0c:	4770      	bx	lr
    4d0e:	bf00      	nop
    4d10:	1fff8ce4 	.word	0x1fff8ce4

00004d14 <Mcu_Ipw_Init>:
*
* @return           void
*
*/
void Mcu_Ipw_Init(const Mcu_HwIPsConfigType * HwIPsConfigPtr)
{
    4d14:	b500      	push	{lr}
    4d16:	b083      	sub	sp, #12
    4d18:	9001      	str	r0, [sp, #4]
#if (POWER_IP_ENABLE_NOTIFICATIONS == STD_ON)
    Power_Ip_InstallNotificationsCallback(ReportPowerErrorsCallback);
#endif

    /* Init Power and Reset */
    Power_Ip_Init(HwIPsConfigPtr);
    4d1a:	9801      	ldr	r0, [sp, #4]
    4d1c:	f000 f882 	bl	4e24 <Power_Ip_Init>

    (void)HwIPsConfigPtr; /* Fix warning compiler: unused variable Mcu_pHwIPsConfigPtr */
}
    4d20:	bf00      	nop
    4d22:	b003      	add	sp, #12
    4d24:	f85d fb04 	ldr.w	pc, [sp], #4

00004d28 <Mcu_Ipw_InitClock>:
*
* @return           void
*
*/
void Mcu_Ipw_InitClock(const Mcu_ClockConfigType * ClockConfigPtr)
{
    4d28:	b500      	push	{lr}
    4d2a:	b083      	sub	sp, #12
    4d2c:	9001      	str	r0, [sp, #4]
    Clock_Ip_InitClock(ClockConfigPtr);
    4d2e:	9801      	ldr	r0, [sp, #4]
    4d30:	f7fc fc6a 	bl	1608 <Clock_Ip_InitClock>
}
    4d34:	bf00      	nop
    4d36:	b003      	add	sp, #12
    4d38:	f85d fb04 	ldr.w	pc, [sp], #4

00004d3c <Mcu_Ipw_SetMode>:
*
* @return           void
*
*/
void Mcu_Ipw_SetMode(const Mcu_ModeConfigType * ModeConfigPtr)
{
    4d3c:	b500      	push	{lr}
    4d3e:	b083      	sub	sp, #12
    4d40:	9001      	str	r0, [sp, #4]
    Power_Ip_SetMode(ModeConfigPtr);
    4d42:	9801      	ldr	r0, [sp, #4]
    4d44:	f000 f820 	bl	4d88 <Power_Ip_SetMode>
}
    4d48:	bf00      	nop
    4d4a:	b003      	add	sp, #12
    4d4c:	f85d fb04 	ldr.w	pc, [sp], #4

00004d50 <Mcu_Ipw_GetResetReason>:
*
* @return           void
*
*/
Mcu_ResetType Mcu_Ipw_GetResetReason(void)
{
    4d50:	b508      	push	{r3, lr}
    return (Mcu_ResetType)Power_Ip_GetResetReason();
    4d52:	f000 f84f 	bl	4df4 <Power_Ip_GetResetReason>
    4d56:	4603      	mov	r3, r0
}
    4d58:	4618      	mov	r0, r3
    4d5a:	bd08      	pop	{r3, pc}

00004d5c <Mcu_Ipw_GetResetRawValue>:
*
* @return           void
*
*/
Mcu_RawResetType Mcu_Ipw_GetResetRawValue(void)
{
    4d5c:	b508      	push	{r3, lr}
    return (Mcu_RawResetType)Power_Ip_GetResetRawValue();
    4d5e:	f000 f857 	bl	4e10 <Power_Ip_GetResetRawValue>
    4d62:	4603      	mov	r3, r0
}
    4d64:	4618      	mov	r0, r3
    4d66:	bd08      	pop	{r3, pc}

00004d68 <Mcu_Ipw_SleepOnExit>:
*
* @return           void
*
*/
void Mcu_Ipw_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    4d68:	b500      	push	{lr}
    4d6a:	b083      	sub	sp, #12
    4d6c:	9001      	str	r0, [sp, #4]
    if(MCU_SLEEP_ON_EXIT_DISABLED == (Mcu_SleepOnExitType)SleepOnExit)
    4d6e:	9b01      	ldr	r3, [sp, #4]
    4d70:	2b00      	cmp	r3, #0
    4d72:	d102      	bne.n	4d7a <Mcu_Ipw_SleepOnExit+0x12>
    {
        Power_Ip_DisableSleepOnExit();
    4d74:	f000 f86c 	bl	4e50 <Power_Ip_DisableSleepOnExit>
    }
    else
    {
        Power_Ip_EnableSleepOnExit();
    }
}
    4d78:	e001      	b.n	4d7e <Mcu_Ipw_SleepOnExit+0x16>
        Power_Ip_EnableSleepOnExit();
    4d7a:	f000 f86e 	bl	4e5a <Power_Ip_EnableSleepOnExit>
}
    4d7e:	bf00      	nop
    4d80:	b003      	add	sp, #12
    4d82:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00004d88 <Power_Ip_SetMode>:
*
* @implements Power_Ip_SetMode_Activity
*
*/
void Power_Ip_SetMode(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    4d88:	b500      	push	{lr}
    4d8a:	b085      	sub	sp, #20
    4d8c:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode;
#if (POWER_MODE_CHANGE_NOTIFICATION == STD_ON)
    Clock_Ip_PowerModesType ModeChanged;
    Clock_Ip_PowerNotificationType ModeChangeStatus;
#endif
    Power_Ip_PowerModeType PowerMode = ModeConfigPtr->PowerMode;
    4d8e:	9b01      	ldr	r3, [sp, #4]
    4d90:	685b      	ldr	r3, [r3, #4]
    4d92:	9302      	str	r3, [sp, #8]

    if (POWER_IP_MODE_OK != Power_Ip_SMC_ModeCheckEntry(PowerMode))
    4d94:	9802      	ldr	r0, [sp, #8]
    4d96:	f000 f9f5 	bl	5184 <Power_Ip_SMC_ModeCheckEntry>
    4d9a:	4603      	mov	r3, r0
    4d9c:	2b00      	cmp	r3, #0
    4d9e:	d002      	beq.n	4da6 <Power_Ip_SetMode+0x1e>
    {
        PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    4da0:	2301      	movs	r3, #1
    4da2:	9303      	str	r3, [sp, #12]
    4da4:	e003      	b.n	4dae <Power_Ip_SetMode+0x26>
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
        Power_Ip_PrepareLowPowerMode(PowerMode);
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */

        /* Request new mode transition to SMC. */
    PowerSwitchMode = Call_Power_Ip_SMC_ModeConfig(ModeConfigPtr);
    4da6:	9801      	ldr	r0, [sp, #4]
    4da8:	f000 fa1e 	bl	51e8 <Power_Ip_SMC_ModeConfig>
    4dac:	9003      	str	r0, [sp, #12]
            /*This will clear SLEEPDEEP bit after wake-up */
            Call_Power_Ip_CM4_DisableDeepSleep();
        }
#endif
    }
    if (POWER_IP_SWITCH_MODE_FAIL == PowerSwitchMode)
    4dae:	9b03      	ldr	r3, [sp, #12]
    4db0:	2b01      	cmp	r3, #1
    4db2:	d103      	bne.n	4dbc <Power_Ip_SetMode+0x34>
    {
        Power_Ip_ReportPowerErrors(POWER_IP_REPORT_SWITCH_MODE_ERROR, POWER_IP_ERR_CODE_RESERVED);
    4db4:	21ff      	movs	r1, #255	; 0xff
    4db6:	2003      	movs	r0, #3
    4db8:	f000 f8f4 	bl	4fa4 <Power_Ip_ReportPowerErrors>
        ModeChanged = Power_Ip_ModeConvert(PowerMode);
        /* Callback Clock Ip Notification. */
        Clock_Ip_PowerModeChangeNotification(ModeChanged,ModeChangeStatus);
#endif
    }
}
    4dbc:	bf00      	nop
    4dbe:	b005      	add	sp, #20
    4dc0:	f85d fb04 	ldr.w	pc, [sp], #4

00004dc4 <Power_Ip_ConvertIntergeToResetType>:
* @param[in]        ResetReasonIndex   Reset reason index.
*
* @return           Power_Ip_ResetType
*/
static Power_Ip_ResetType Power_Ip_ConvertIntergeToResetType(uint32 ResetReasonIndex)
{
    4dc4:	b084      	sub	sp, #16
    4dc6:	9001      	str	r0, [sp, #4]
    Power_Ip_ResetType ResetReason = MCU_NO_RESET_REASON;
    4dc8:	230c      	movs	r3, #12
    4dca:	9303      	str	r3, [sp, #12]

    if (ResetReasonArray[ResetReasonIndex] <= MCU_RESET_UNDEFINED)
    4dcc:	4a08      	ldr	r2, [pc, #32]	; (4df0 <Power_Ip_ConvertIntergeToResetType+0x2c>)
    4dce:	9b01      	ldr	r3, [sp, #4]
    4dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4dd4:	2b0e      	cmp	r3, #14
    4dd6:	d805      	bhi.n	4de4 <Power_Ip_ConvertIntergeToResetType+0x20>
    {
        ResetReason = ResetReasonArray[ResetReasonIndex];
    4dd8:	4a05      	ldr	r2, [pc, #20]	; (4df0 <Power_Ip_ConvertIntergeToResetType+0x2c>)
    4dda:	9b01      	ldr	r3, [sp, #4]
    4ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4de0:	9303      	str	r3, [sp, #12]
    4de2:	e001      	b.n	4de8 <Power_Ip_ConvertIntergeToResetType+0x24>
    }
    else
    {
        ResetReason = MCU_NO_RESET_REASON;
    4de4:	230c      	movs	r3, #12
    4de6:	9303      	str	r3, [sp, #12]
    }

    return ResetReason;
    4de8:	9b03      	ldr	r3, [sp, #12]
}
    4dea:	4618      	mov	r0, r3
    4dec:	b004      	add	sp, #16
    4dee:	4770      	bx	lr
    4df0:	0000e520 	.word	0x0000e520

00004df4 <Power_Ip_GetResetReason>:
*
* @implements Power_Ip_GetResetReason_Activity
*
*/
Power_Ip_ResetType Power_Ip_GetResetReason(void)
{
    4df4:	b500      	push	{lr}
    4df6:	b083      	sub	sp, #12
    Power_Ip_ResetType ResetReason;
    uint32 ResetVal;

    ResetVal = Call_Power_Ip_RCM_GetResetReason();
    4df8:	f000 f940 	bl	507c <Power_Ip_RCM_GetResetReason>
    4dfc:	9001      	str	r0, [sp, #4]

    /* Use function Power_Ip_ConvertIntergeToResetType to avoid MISRA violation 10.5 : cast from uint32 to enum */
    ResetReason = Power_Ip_ConvertIntergeToResetType(ResetVal);
    4dfe:	9801      	ldr	r0, [sp, #4]
    4e00:	f7ff ffe0 	bl	4dc4 <Power_Ip_ConvertIntergeToResetType>
    4e04:	9000      	str	r0, [sp, #0]

    return (Power_Ip_ResetType) ResetReason;
    4e06:	9b00      	ldr	r3, [sp, #0]
}
    4e08:	4618      	mov	r0, r3
    4e0a:	b003      	add	sp, #12
    4e0c:	f85d fb04 	ldr.w	pc, [sp], #4

00004e10 <Power_Ip_GetResetRawValue>:
*
* @implements Power_Ip_GetResetRawValue_Activity
*
*/
Power_Ip_RawResetType Power_Ip_GetResetRawValue(void)
{
    4e10:	b500      	push	{lr}
    4e12:	b083      	sub	sp, #12
    Power_Ip_RawResetType ResetReason;

    ResetReason = (Power_Ip_RawResetType)Call_Power_Ip_RCM_GetResetRawValue();
    4e14:	f000 f98a 	bl	512c <Power_Ip_RCM_GetResetRawValue>
    4e18:	9001      	str	r0, [sp, #4]
    return (Power_Ip_RawResetType) ResetReason;
    4e1a:	9b01      	ldr	r3, [sp, #4]
}
    4e1c:	4618      	mov	r0, r3
    4e1e:	b003      	add	sp, #12
    4e20:	f85d fb04 	ldr.w	pc, [sp], #4

00004e24 <Power_Ip_Init>:
*
* @implements Power_Ip_Init_Activity
*
*/
void Power_Ip_Init (const Power_Ip_HwIPsConfigType * HwIPsConfigPtr)
{
    4e24:	b500      	push	{lr}
    4e26:	b083      	sub	sp, #12
    4e28:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != HwIPsConfigPtr);
    (void)(HwIPsConfigPtr);

#if (defined(POWER_IP_DISABLE_RCM_INIT) && (STD_OFF == POWER_IP_DISABLE_RCM_INIT))
    /* Init the RCM */
    Call_Power_Ip_RCM_ResetInit(HwIPsConfigPtr->RCMConfigPtr);
    4e2a:	9b01      	ldr	r3, [sp, #4]
    4e2c:	681b      	ldr	r3, [r3, #0]
    4e2e:	4618      	mov	r0, r3
    4e30:	f000 f90e 	bl	5050 <Power_Ip_RCM_ResetInit>
#endif

#if (defined(POWER_IP_DISABLE_PMC_INIT) && (STD_OFF == POWER_IP_DISABLE_PMC_INIT))
    Call_Power_Ip_PMC_PowerInit(HwIPsConfigPtr->PMCConfigPtr);
    4e34:	9b01      	ldr	r3, [sp, #4]
    4e36:	685b      	ldr	r3, [r3, #4]
    4e38:	4618      	mov	r0, r3
    4e3a:	f000 f86d 	bl	4f18 <Power_Ip_PMC_PowerInit>
#endif

#if (defined(POWER_IP_DISABLE_SMC_INIT) && (STD_OFF == POWER_IP_DISABLE_SMC_INIT))
    Call_Power_Ip_SMC_AllowedModesConfig(HwIPsConfigPtr->SMCConfigPtr);
    4e3e:	9b01      	ldr	r3, [sp, #4]
    4e40:	689b      	ldr	r3, [r3, #8]
    4e42:	4618      	mov	r0, r3
    4e44:	f000 f990 	bl	5168 <Power_Ip_SMC_AllowedModesConfig>
#endif
}
    4e48:	bf00      	nop
    4e4a:	b003      	add	sp, #12
    4e4c:	f85d fb04 	ldr.w	pc, [sp], #4

00004e50 <Power_Ip_DisableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_DisableSleepOnExit_Activity
*/
void Power_Ip_DisableSleepOnExit(void)
{
    4e50:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_DisableSleepOnExit();
    4e52:	f000 f811 	bl	4e78 <Power_Ip_CM4_DisableSleepOnExit>
}
    4e56:	bf00      	nop
    4e58:	bd08      	pop	{r3, pc}

00004e5a <Power_Ip_EnableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_EnableSleepOnExit_Activity
*/
void Power_Ip_EnableSleepOnExit(void)
{
    4e5a:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_EnableSleepOnExit();
    4e5c:	f000 f820 	bl	4ea0 <Power_Ip_CM4_EnableSleepOnExit>
}
    4e60:	bf00      	nop
    4e62:	bd08      	pop	{r3, pc}

00004e64 <Power_Ip_InstallNotificationsCallback>:
* @return           void
*
* @implements Power_Ip_InstallNotificationsCallback_Activity
*/
void Power_Ip_InstallNotificationsCallback(Power_Ip_ReportErrorsCallbackType ReportErrorsCallback)
{
    4e64:	b082      	sub	sp, #8
    4e66:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != ReportErrorsCallback);

    Power_Ip_pfReportErrorsCallback = ReportErrorsCallback;
    4e68:	4a02      	ldr	r2, [pc, #8]	; (4e74 <Power_Ip_InstallNotificationsCallback+0x10>)
    4e6a:	9b01      	ldr	r3, [sp, #4]
    4e6c:	6013      	str	r3, [r2, #0]
}
    4e6e:	bf00      	nop
    4e70:	b002      	add	sp, #8
    4e72:	4770      	bx	lr
    4e74:	1fff8b1c 	.word	0x1fff8b1c

00004e78 <Power_Ip_CM4_DisableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableSleepOnExit(void)
{
    4e78:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    4e7a:	2300      	movs	r3, #0
    4e7c:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    4e7e:	4b07      	ldr	r3, [pc, #28]	; (4e9c <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    4e80:	681b      	ldr	r3, [r3, #0]
    4e82:	685b      	ldr	r3, [r3, #4]
    4e84:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPONEXIT_MASK32);
    4e86:	9b01      	ldr	r3, [sp, #4]
    4e88:	f023 0302 	bic.w	r3, r3, #2
    4e8c:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    4e8e:	4b03      	ldr	r3, [pc, #12]	; (4e9c <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    4e90:	681b      	ldr	r3, [r3, #0]
    4e92:	9a01      	ldr	r2, [sp, #4]
    4e94:	605a      	str	r2, [r3, #4]
}
    4e96:	bf00      	nop
    4e98:	b002      	add	sp, #8
    4e9a:	4770      	bx	lr
    4e9c:	1fff8b20 	.word	0x1fff8b20

00004ea0 <Power_Ip_CM4_EnableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableSleepOnExit(void)
{
    4ea0:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    4ea2:	2300      	movs	r3, #0
    4ea4:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    4ea6:	4b07      	ldr	r3, [pc, #28]	; (4ec4 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    4ea8:	681b      	ldr	r3, [r3, #0]
    4eaa:	685b      	ldr	r3, [r3, #4]
    4eac:	9301      	str	r3, [sp, #4]
    TempValue |= (CM4_SCR_SLEEPONEXIT_MASK32);
    4eae:	9b01      	ldr	r3, [sp, #4]
    4eb0:	f043 0302 	orr.w	r3, r3, #2
    4eb4:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    4eb6:	4b03      	ldr	r3, [pc, #12]	; (4ec4 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    4eb8:	681b      	ldr	r3, [r3, #0]
    4eba:	9a01      	ldr	r2, [sp, #4]
    4ebc:	605a      	str	r2, [r3, #4]
}
    4ebe:	bf00      	nop
    4ec0:	b002      	add	sp, #8
    4ec2:	4770      	bx	lr
    4ec4:	1fff8b20 	.word	0x1fff8b20

00004ec8 <Power_Ip_CM4_EnableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableDeepSleep(void)
{
    4ec8:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    4eca:	2300      	movs	r3, #0
    4ecc:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    4ece:	4b07      	ldr	r3, [pc, #28]	; (4eec <Power_Ip_CM4_EnableDeepSleep+0x24>)
    4ed0:	681b      	ldr	r3, [r3, #0]
    4ed2:	685b      	ldr	r3, [r3, #4]
    4ed4:	9301      	str	r3, [sp, #4]
    TempValue |= CM4_SCR_SLEEPDEEP_MASK32;
    4ed6:	9b01      	ldr	r3, [sp, #4]
    4ed8:	f043 0304 	orr.w	r3, r3, #4
    4edc:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    4ede:	4b03      	ldr	r3, [pc, #12]	; (4eec <Power_Ip_CM4_EnableDeepSleep+0x24>)
    4ee0:	681b      	ldr	r3, [r3, #0]
    4ee2:	9a01      	ldr	r2, [sp, #4]
    4ee4:	605a      	str	r2, [r3, #4]
}
    4ee6:	bf00      	nop
    4ee8:	b002      	add	sp, #8
    4eea:	4770      	bx	lr
    4eec:	1fff8b20 	.word	0x1fff8b20

00004ef0 <Power_Ip_CM4_DisableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableDeepSleep(void)
{
    4ef0:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    4ef2:	2300      	movs	r3, #0
    4ef4:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    4ef6:	4b07      	ldr	r3, [pc, #28]	; (4f14 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    4ef8:	681b      	ldr	r3, [r3, #0]
    4efa:	685b      	ldr	r3, [r3, #4]
    4efc:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPDEEP_MASK32);
    4efe:	9b01      	ldr	r3, [sp, #4]
    4f00:	f023 0304 	bic.w	r3, r3, #4
    4f04:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    4f06:	4b03      	ldr	r3, [pc, #12]	; (4f14 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    4f08:	681b      	ldr	r3, [r3, #0]
    4f0a:	9a01      	ldr	r2, [sp, #4]
    4f0c:	605a      	str	r2, [r3, #4]
}
    4f0e:	bf00      	nop
    4f10:	b002      	add	sp, #8
    4f12:	4770      	bx	lr
    4f14:	1fff8b20 	.word	0x1fff8b20

00004f18 <Power_Ip_PMC_PowerInit>:
*
* @return           void
*
*/
void Power_Ip_PMC_PowerInit(const Power_Ip_PMC_ConfigType * ConfigPtr)
{
    4f18:	b084      	sub	sp, #16
    4f1a:	9001      	str	r0, [sp, #4]
    uint8 Tmp;

#if(STD_ON == POWER_IP_PMC_LVDSC1_SUPPORT)
    Tmp = (uint8)POWER_IP_PMC->LVDSC1;
    4f1c:	4b20      	ldr	r3, [pc, #128]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f1e:	781b      	ldrb	r3, [r3, #0]
    4f20:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC1_RWBITS_MASK8));
    4f24:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f28:	f003 030f 	and.w	r3, r3, #15
    4f2c:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc1));
    4f30:	9b01      	ldr	r3, [sp, #4]
    4f32:	781a      	ldrb	r2, [r3, #0]
    4f34:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f38:	4313      	orrs	r3, r2
    4f3a:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC1 = Tmp;
    4f3e:	4a18      	ldr	r2, [pc, #96]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f40:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f44:	7013      	strb	r3, [r2, #0]
#endif
    Tmp = (uint8)POWER_IP_PMC->LVDSC2;
    4f46:	4b16      	ldr	r3, [pc, #88]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f48:	785b      	ldrb	r3, [r3, #1]
    4f4a:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC2_RWBITS_MASK8));
    4f4e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f52:	f003 031f 	and.w	r3, r3, #31
    4f56:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc2));
    4f5a:	9b01      	ldr	r3, [sp, #4]
    4f5c:	785a      	ldrb	r2, [r3, #1]
    4f5e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f62:	4313      	orrs	r3, r2
    4f64:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC2 = Tmp;
    4f68:	4a0d      	ldr	r2, [pc, #52]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f6a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f6e:	7053      	strb	r3, [r2, #1]

    Tmp = (uint8)POWER_IP_PMC->REGSC;
    4f70:	4b0b      	ldr	r3, [pc, #44]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f72:	789b      	ldrb	r3, [r3, #2]
    4f74:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_REGSC_RWBITS_MASK8));
    4f78:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
    4f80:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Regsc));
    4f84:	9b01      	ldr	r3, [sp, #4]
    4f86:	789a      	ldrb	r2, [r3, #2]
    4f88:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f8c:	4313      	orrs	r3, r2
    4f8e:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->REGSC = Tmp;
    4f92:	4a03      	ldr	r2, [pc, #12]	; (4fa0 <Power_Ip_PMC_PowerInit+0x88>)
    4f94:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4f98:	7093      	strb	r3, [r2, #2]
  #if (POWER_IP_VOLTAGE_ERROR_ISR_USED == STD_ON)
    /* make Status of PMC to initialized to check in the interrupt function */
    Power_Ip_ePmcStatus = PMC_INIT;
  #endif
#endif
}
    4f9a:	bf00      	nop
    4f9c:	b004      	add	sp, #16
    4f9e:	4770      	bx	lr
    4fa0:	4007d000 	.word	0x4007d000

00004fa4 <Power_Ip_ReportPowerErrors>:

/*==================================================================================================
                                       GLOBAL FUNCTIONS
==================================================================================================*/
void Power_Ip_ReportPowerErrors(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    4fa4:	b500      	push	{lr}
    4fa6:	b083      	sub	sp, #12
    4fa8:	9001      	str	r0, [sp, #4]
    4faa:	460b      	mov	r3, r1
    4fac:	f88d 3003 	strb.w	r3, [sp, #3]
    Power_Ip_pfReportErrorsCallback(Error, ErrorCode);
    4fb0:	4b05      	ldr	r3, [pc, #20]	; (4fc8 <Power_Ip_ReportPowerErrors+0x24>)
    4fb2:	681b      	ldr	r3, [r3, #0]
    4fb4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    4fb8:	4611      	mov	r1, r2
    4fba:	9801      	ldr	r0, [sp, #4]
    4fbc:	4798      	blx	r3
}
    4fbe:	bf00      	nop
    4fc0:	b003      	add	sp, #12
    4fc2:	f85d fb04 	ldr.w	pc, [sp], #4
    4fc6:	bf00      	nop
    4fc8:	1fff8b1c 	.word	0x1fff8b1c

00004fcc <Power_Ip_ReportPowerErrorsEmptyCallback>:

void Power_Ip_ReportPowerErrorsEmptyCallback(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    4fcc:	b082      	sub	sp, #8
    4fce:	9001      	str	r0, [sp, #4]
    4fd0:	460b      	mov	r3, r1
    4fd2:	f88d 3003 	strb.w	r3, [sp, #3]
    /* No implementation */
    (void)Error;
    (void)ErrorCode;
}
    4fd6:	bf00      	nop
    4fd8:	b002      	add	sp, #8
    4fda:	4770      	bx	lr

00004fdc <Power_Ip_StartTimeout>:
 *END**************************************************************************/
void Power_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    4fdc:	b500      	push	{lr}
    4fde:	b085      	sub	sp, #20
    4fe0:	9003      	str	r0, [sp, #12]
    4fe2:	9102      	str	r1, [sp, #8]
    4fe4:	9201      	str	r2, [sp, #4]
    4fe6:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(POWER_IP_TIMEOUT_TYPE);
    4fe8:	2000      	movs	r0, #0
    4fea:	f7fc f83d 	bl	1068 <OsIf_GetCounter>
    4fee:	4602      	mov	r2, r0
    4ff0:	9b03      	ldr	r3, [sp, #12]
    4ff2:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    4ff4:	9b02      	ldr	r3, [sp, #8]
    4ff6:	2200      	movs	r2, #0
    4ff8:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, POWER_IP_TIMEOUT_TYPE);
    4ffa:	2100      	movs	r1, #0
    4ffc:	9800      	ldr	r0, [sp, #0]
    4ffe:	f7fc f87f 	bl	1100 <OsIf_MicrosToTicks>
    5002:	4602      	mov	r2, r0
    5004:	9b01      	ldr	r3, [sp, #4]
    5006:	601a      	str	r2, [r3, #0]
}
    5008:	bf00      	nop
    500a:	b005      	add	sp, #20
    500c:	f85d fb04 	ldr.w	pc, [sp], #4

00005010 <Power_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Power_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    5010:	b500      	push	{lr}
    5012:	b087      	sub	sp, #28
    5014:	9003      	str	r0, [sp, #12]
    5016:	9102      	str	r1, [sp, #8]
    5018:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    501a:	2300      	movs	r3, #0
    501c:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, POWER_IP_TIMEOUT_TYPE);
    5020:	2100      	movs	r1, #0
    5022:	9803      	ldr	r0, [sp, #12]
    5024:	f7fc f839 	bl	109a <OsIf_GetElapsed>
    5028:	4602      	mov	r2, r0
    502a:	9b02      	ldr	r3, [sp, #8]
    502c:	681b      	ldr	r3, [r3, #0]
    502e:	441a      	add	r2, r3
    5030:	9b02      	ldr	r3, [sp, #8]
    5032:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    5034:	9b02      	ldr	r3, [sp, #8]
    5036:	681b      	ldr	r3, [r3, #0]
    5038:	9a01      	ldr	r2, [sp, #4]
    503a:	429a      	cmp	r2, r3
    503c:	d802      	bhi.n	5044 <Power_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    503e:	2301      	movs	r3, #1
    5040:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    5044:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    5048:	4618      	mov	r0, r3
    504a:	b007      	add	sp, #28
    504c:	f85d fb04 	ldr.w	pc, [sp], #4

00005050 <Power_Ip_RCM_ResetInit>:
*
* @return           void
*
*/
void Power_Ip_RCM_ResetInit(const Power_Ip_RCM_ConfigType * ConfigPtr)
{
    5050:	b082      	sub	sp, #8
    5052:	9001      	str	r0, [sp, #4]
    IP_RCM->RPC = (uint32)(ConfigPtr->ResetPinControlConfig & RCM_RPC_RWBITS_MASK32);
    5054:	9b01      	ldr	r3, [sp, #4]
    5056:	681a      	ldr	r2, [r3, #0]
    5058:	4907      	ldr	r1, [pc, #28]	; (5078 <Power_Ip_RCM_ResetInit+0x28>)
    505a:	f641 7307 	movw	r3, #7943	; 0x1f07
    505e:	4013      	ands	r3, r2
    5060:	60cb      	str	r3, [r1, #12]

    IP_RCM->SRIE = (uint32)(ConfigPtr->ResetInterruptEnableConfig & RCM_SRIE_RWBITS_MASK32);
    5062:	9b01      	ldr	r3, [sp, #4]
    5064:	685a      	ldr	r2, [r3, #4]
    5066:	4904      	ldr	r1, [pc, #16]	; (5078 <Power_Ip_RCM_ResetInit+0x28>)
    5068:	f642 73ff 	movw	r3, #12287	; 0x2fff
    506c:	4013      	ands	r3, r2
    506e:	61cb      	str	r3, [r1, #28]
#if (defined(POWER_IP_RESET_ALTERNATE_ISR_USED) && (POWER_IP_RESET_ALTERNATE_ISR_USED == STD_ON))
    Power_Ip_RCM_Status = POWER_IP_RCM_INIT;
#endif
}
    5070:	bf00      	nop
    5072:	b002      	add	sp, #8
    5074:	4770      	bx	lr
    5076:	bf00      	nop
    5078:	4007f000 	.word	0x4007f000

0000507c <Power_Ip_RCM_GetResetReason>:
*                   out to avoid multiple reset reasons. The function Mcu_GetResetReason shall
*                   return MCU_RESET_UNDEFINED if this function is called prior to calling of the
*                   function Mcu_Init, and if supported by the hardware.
*/
uint32 Power_Ip_RCM_GetResetReason(void)
{
    507c:	b088      	sub	sp, #32
    /* Code for the Reset event returned by this function. */
    uint32 ResetReason = (uint32)MCU_NO_RESET_REASON;
    507e:	230c      	movs	r3, #12
    5080:	9307      	str	r3, [sp, #28]
    /* Temporary variable for RCM_RSR register value. */
    uint32 RegValue = 0U;
    5082:	2300      	movs	r3, #0
    5084:	9303      	str	r3, [sp, #12]
    uint32 ActiveValue;
    uint32 Index;
    uint32 DynamicMask;
    uint32 Position = (uint32)0x00U;
    5086:	2300      	movs	r3, #0
    5088:	9305      	str	r3, [sp, #20]
    uint32 NumberOfFlags = 0U;
    508a:	2300      	movs	r3, #0
    508c:	9304      	str	r3, [sp, #16]

    /* Check reset reasons from SSRS Status Register. */
    RegValue = (uint32) IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    508e:	4b25      	ldr	r3, [pc, #148]	; (5124 <Power_Ip_RCM_GetResetReason+0xa8>)
    5090:	699a      	ldr	r2, [r3, #24]
    5092:	f642 73ee 	movw	r3, #12270	; 0x2fee
    5096:	4013      	ands	r3, r2
    5098:	9303      	str	r3, [sp, #12]

    /* Store the content of RSR */
    if ((uint32)0U != RegValue)
    509a:	9b03      	ldr	r3, [sp, #12]
    509c:	2b00      	cmp	r3, #0
    509e:	d008      	beq.n	50b2 <Power_Ip_RCM_GetResetReason+0x36>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    50a0:	4920      	ldr	r1, [pc, #128]	; (5124 <Power_Ip_RCM_GetResetReason+0xa8>)
    50a2:	9a03      	ldr	r2, [sp, #12]
    50a4:	f642 73ee 	movw	r3, #12270	; 0x2fee
    50a8:	4013      	ands	r3, r2
    50aa:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    50ac:	4a1e      	ldr	r2, [pc, #120]	; (5128 <Power_Ip_RCM_GetResetReason+0xac>)
    50ae:	9b03      	ldr	r3, [sp, #12]
    50b0:	6013      	str	r3, [r2, #0]
    }
    ActiveValue = Power_Ip_u32ResetStatus;
    50b2:	4b1d      	ldr	r3, [pc, #116]	; (5128 <Power_Ip_RCM_GetResetReason+0xac>)
    50b4:	681b      	ldr	r3, [r3, #0]
    50b6:	9302      	str	r3, [sp, #8]

    if((RCM_SSRS_SLVD_MASK | RCM_SSRS_SPOR_MASK) == (ActiveValue & RCM_SSRS_RWBITS_MASK32))
    50b8:	9a02      	ldr	r2, [sp, #8]
    50ba:	f642 73ee 	movw	r3, #12270	; 0x2fee
    50be:	4013      	ands	r3, r2
    50c0:	2b82      	cmp	r3, #130	; 0x82
    50c2:	d102      	bne.n	50ca <Power_Ip_RCM_GetResetReason+0x4e>
    {
        ResetReason = (uint32)MCU_POWER_ON_RESET;
    50c4:	2305      	movs	r3, #5
    50c6:	9307      	str	r3, [sp, #28]
    50c8:	e027      	b.n	511a <Power_Ip_RCM_GetResetReason+0x9e>
    }
    else
    {
        for (Index = 0x00U; Index < 0x20U; Index++)
    50ca:	2300      	movs	r3, #0
    50cc:	9306      	str	r3, [sp, #24]
    50ce:	e021      	b.n	5114 <Power_Ip_RCM_GetResetReason+0x98>
        {
            DynamicMask = ((uint32)0x80000000U >> Index);
    50d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    50d4:	9b06      	ldr	r3, [sp, #24]
    50d6:	fa22 f303 	lsr.w	r3, r2, r3
    50da:	9301      	str	r3, [sp, #4]
            if ((uint32)0x00U != (DynamicMask & RCM_SSRS_RESET_SOURCES_MASK32))
    50dc:	9a01      	ldr	r2, [sp, #4]
    50de:	f642 73fe 	movw	r3, #12286	; 0x2ffe
    50e2:	4013      	ands	r3, r2
    50e4:	2b00      	cmp	r3, #0
    50e6:	d012      	beq.n	510e <Power_Ip_RCM_GetResetReason+0x92>
            {
                if ((uint32)0x00U != (DynamicMask & ActiveValue))
    50e8:	9a01      	ldr	r2, [sp, #4]
    50ea:	9b02      	ldr	r3, [sp, #8]
    50ec:	4013      	ands	r3, r2
    50ee:	2b00      	cmp	r3, #0
    50f0:	d00a      	beq.n	5108 <Power_Ip_RCM_GetResetReason+0x8c>
                {
                    ResetReason = Position;
    50f2:	9b05      	ldr	r3, [sp, #20]
    50f4:	9307      	str	r3, [sp, #28]
                    NumberOfFlags++;
    50f6:	9b04      	ldr	r3, [sp, #16]
    50f8:	3301      	adds	r3, #1
    50fa:	9304      	str	r3, [sp, #16]
                    /* MCU_MULTIPLE_RESET_REASON returned if more than one reset reason in this case use function Mcu_GetRawValue to determine. */
                    if (NumberOfFlags >= (uint32)2)
    50fc:	9b04      	ldr	r3, [sp, #16]
    50fe:	2b01      	cmp	r3, #1
    5100:	d902      	bls.n	5108 <Power_Ip_RCM_GetResetReason+0x8c>
                    {
                        ResetReason = (uint32)MCU_MULTIPLE_RESET_REASON;
    5102:	230d      	movs	r3, #13
    5104:	9307      	str	r3, [sp, #28]
                        break;
    5106:	e008      	b.n	511a <Power_Ip_RCM_GetResetReason+0x9e>
                    }
                }
                Position++;
    5108:	9b05      	ldr	r3, [sp, #20]
    510a:	3301      	adds	r3, #1
    510c:	9305      	str	r3, [sp, #20]
        for (Index = 0x00U; Index < 0x20U; Index++)
    510e:	9b06      	ldr	r3, [sp, #24]
    5110:	3301      	adds	r3, #1
    5112:	9306      	str	r3, [sp, #24]
    5114:	9b06      	ldr	r3, [sp, #24]
    5116:	2b1f      	cmp	r3, #31
    5118:	d9da      	bls.n	50d0 <Power_Ip_RCM_GetResetReason+0x54>
            }
        }
    }
    return ResetReason;
    511a:	9b07      	ldr	r3, [sp, #28]
}
    511c:	4618      	mov	r0, r3
    511e:	b008      	add	sp, #32
    5120:	4770      	bx	lr
    5122:	bf00      	nop
    5124:	4007f000 	.word	0x4007f000
    5128:	1fff8ce8 	.word	0x1fff8ce8

0000512c <Power_Ip_RCM_GetResetRawValue>:
* @note             The User should ensure that the reset reason is cleared once it has been read
*                   out to avoid multiple reset reasons.
*
*/
Power_Ip_RawResetType Power_Ip_RCM_GetResetRawValue(void)
{
    512c:	b082      	sub	sp, #8
    uint32 RawReset;
    uint32 RegValue;

    RegValue = IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    512e:	4b0c      	ldr	r3, [pc, #48]	; (5160 <Power_Ip_RCM_GetResetRawValue+0x34>)
    5130:	699a      	ldr	r2, [r3, #24]
    5132:	f642 73ee 	movw	r3, #12270	; 0x2fee
    5136:	4013      	ands	r3, r2
    5138:	9301      	str	r3, [sp, #4]

    if ((uint32)0U != RegValue)
    513a:	9b01      	ldr	r3, [sp, #4]
    513c:	2b00      	cmp	r3, #0
    513e:	d008      	beq.n	5152 <Power_Ip_RCM_GetResetRawValue+0x26>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    5140:	4907      	ldr	r1, [pc, #28]	; (5160 <Power_Ip_RCM_GetResetRawValue+0x34>)
    5142:	9a01      	ldr	r2, [sp, #4]
    5144:	f642 73ee 	movw	r3, #12270	; 0x2fee
    5148:	4013      	ands	r3, r2
    514a:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    514c:	4a05      	ldr	r2, [pc, #20]	; (5164 <Power_Ip_RCM_GetResetRawValue+0x38>)
    514e:	9b01      	ldr	r3, [sp, #4]
    5150:	6013      	str	r3, [r2, #0]
    }

    RawReset = Power_Ip_u32ResetStatus;
    5152:	4b04      	ldr	r3, [pc, #16]	; (5164 <Power_Ip_RCM_GetResetRawValue+0x38>)
    5154:	681b      	ldr	r3, [r3, #0]
    5156:	9300      	str	r3, [sp, #0]

    return (Power_Ip_RawResetType)RawReset;
    5158:	9b00      	ldr	r3, [sp, #0]
}
    515a:	4618      	mov	r0, r3
    515c:	b002      	add	sp, #8
    515e:	4770      	bx	lr
    5160:	4007f000 	.word	0x4007f000
    5164:	1fff8ce8 	.word	0x1fff8ce8

00005168 <Power_Ip_SMC_AllowedModesConfig>:
*
* @details          This function is only called at Mcu initialization
*
*/
void Power_Ip_SMC_AllowedModesConfig(const Power_Ip_SMC_ConfigType * ConfigPtr)
{
    5168:	b082      	sub	sp, #8
    516a:	9001      	str	r0, [sp, #4]
    IP_SMC->PMPROT = ConfigPtr->AllowedModes & SMC_PMPROT_RWBITS_MASK32;
    516c:	9b01      	ldr	r3, [sp, #4]
    516e:	681b      	ldr	r3, [r3, #0]
    5170:	4a03      	ldr	r2, [pc, #12]	; (5180 <Power_Ip_SMC_AllowedModesConfig+0x18>)
    5172:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    5176:	6093      	str	r3, [r2, #8]
}
    5178:	bf00      	nop
    517a:	b002      	add	sp, #8
    517c:	4770      	bx	lr
    517e:	bf00      	nop
    5180:	4007e000 	.word	0x4007e000

00005184 <Power_Ip_SMC_ModeCheckEntry>:
*
* @return           Power_Ip_SMC_ModeStatusType
*
*/
Power_Ip_SMC_ModeStatusType Power_Ip_SMC_ModeCheckEntry(Power_Ip_PowerModeType PowerMode)
{
    5184:	b084      	sub	sp, #16
    5186:	9001      	str	r0, [sp, #4]
    Power_Ip_SMC_ModeStatusType PowerModeCheck = POWER_IP_MODE_NOT_OK;
    5188:	2301      	movs	r3, #1
    518a:	9303      	str	r3, [sp, #12]
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    uint32 CurrentPowerMode;

    CurrentPowerMode = IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK;
    518c:	4b15      	ldr	r3, [pc, #84]	; (51e4 <Power_Ip_SMC_ModeCheckEntry+0x60>)
    518e:	695b      	ldr	r3, [r3, #20]
    5190:	b2db      	uxtb	r3, r3
    5192:	9302      	str	r3, [sp, #8]

    switch (PowerMode)
    5194:	9b01      	ldr	r3, [sp, #4]
    5196:	2b02      	cmp	r3, #2
    5198:	d012      	beq.n	51c0 <Power_Ip_SMC_ModeCheckEntry+0x3c>
    519a:	9b01      	ldr	r3, [sp, #4]
    519c:	2b02      	cmp	r3, #2
    519e:	d818      	bhi.n	51d2 <Power_Ip_SMC_ModeCheckEntry+0x4e>
    51a0:	9b01      	ldr	r3, [sp, #4]
    51a2:	2b00      	cmp	r3, #0
    51a4:	d003      	beq.n	51ae <Power_Ip_SMC_ModeCheckEntry+0x2a>
    51a6:	9b01      	ldr	r3, [sp, #4]
    51a8:	2b01      	cmp	r3, #1
    51aa:	d003      	beq.n	51b4 <Power_Ip_SMC_ModeCheckEntry+0x30>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /* Do nothing */
            break;
    51ac:	e011      	b.n	51d2 <Power_Ip_SMC_ModeCheckEntry+0x4e>
            PowerModeCheck = POWER_IP_MODE_OK;
    51ae:	2300      	movs	r3, #0
    51b0:	9303      	str	r3, [sp, #12]
            break;
    51b2:	e013      	b.n	51dc <Power_Ip_SMC_ModeCheckEntry+0x58>
            if (SMC_PMSTAT_RUN_U32 == CurrentPowerMode)
    51b4:	9b02      	ldr	r3, [sp, #8]
    51b6:	2b01      	cmp	r3, #1
    51b8:	d10d      	bne.n	51d6 <Power_Ip_SMC_ModeCheckEntry+0x52>
                PowerModeCheck = POWER_IP_MODE_OK;
    51ba:	2300      	movs	r3, #0
    51bc:	9303      	str	r3, [sp, #12]
            break;
    51be:	e00a      	b.n	51d6 <Power_Ip_SMC_ModeCheckEntry+0x52>
            if ((SMC_PMSTAT_RUN_U32 == CurrentPowerMode) || (SMC_PMSTAT_VLPS_U32 == CurrentPowerMode))
    51c0:	9b02      	ldr	r3, [sp, #8]
    51c2:	2b01      	cmp	r3, #1
    51c4:	d002      	beq.n	51cc <Power_Ip_SMC_ModeCheckEntry+0x48>
    51c6:	9b02      	ldr	r3, [sp, #8]
    51c8:	2b10      	cmp	r3, #16
    51ca:	d106      	bne.n	51da <Power_Ip_SMC_ModeCheckEntry+0x56>
                PowerModeCheck = POWER_IP_MODE_OK;
    51cc:	2300      	movs	r3, #0
    51ce:	9303      	str	r3, [sp, #12]
            break;
    51d0:	e003      	b.n	51da <Power_Ip_SMC_ModeCheckEntry+0x56>
            break;
    51d2:	bf00      	nop
    51d4:	e002      	b.n	51dc <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    51d6:	bf00      	nop
    51d8:	e000      	b.n	51dc <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    51da:	bf00      	nop
        }
    }

    return PowerModeCheck;
    51dc:	9b03      	ldr	r3, [sp, #12]
}
    51de:	4618      	mov	r0, r3
    51e0:	b004      	add	sp, #16
    51e2:	4770      	bx	lr
    51e4:	4007e000 	.word	0x4007e000

000051e8 <Power_Ip_SMC_ModeConfig>:
*
* @return           uint32
*
*/
uint32 Power_Ip_SMC_ModeConfig(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    51e8:	b500      	push	{lr}
    51ea:	b08b      	sub	sp, #44	; 0x2c
    51ec:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode = POWER_IP_SWITCH_MODE_SUCCESS;
    51ee:	2300      	movs	r3, #0
    51f0:	9309      	str	r3, [sp, #36]	; 0x24
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    Power_Ip_PowerModeType PowerMode = POWER_IP_RUN_MODE;
    51f2:	2300      	movs	r3, #0
    51f4:	9308      	str	r3, [sp, #32]
    uint32 RegValue = (uint32)0U;
#endif
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    boolean TimeoutOccurred = FALSE;
    51f6:	2300      	movs	r3, #0
    51f8:	f88d 301f 	strb.w	r3, [sp, #31]

    PowerMode = ModeConfigPtr->PowerMode;
    51fc:	9b01      	ldr	r3, [sp, #4]
    51fe:	685b      	ldr	r3, [r3, #4]
    5200:	9308      	str	r3, [sp, #32]

    switch (PowerMode)
    5202:	9b08      	ldr	r3, [sp, #32]
    5204:	2b02      	cmp	r3, #2
    5206:	d076      	beq.n	52f6 <Power_Ip_SMC_ModeConfig+0x10e>
    5208:	9b08      	ldr	r3, [sp, #32]
    520a:	2b02      	cmp	r3, #2
    520c:	f200 80ab 	bhi.w	5366 <Power_Ip_SMC_ModeConfig+0x17e>
    5210:	9b08      	ldr	r3, [sp, #32]
    5212:	2b00      	cmp	r3, #0
    5214:	d003      	beq.n	521e <Power_Ip_SMC_ModeConfig+0x36>
    5216:	9b08      	ldr	r3, [sp, #32]
    5218:	2b01      	cmp	r3, #1
    521a:	d034      	beq.n	5286 <Power_Ip_SMC_ModeConfig+0x9e>
    521c:	e0a3      	b.n	5366 <Power_Ip_SMC_ModeConfig+0x17e>
    {
        case (POWER_IP_RUN_MODE):
        {
            /* Set RUN mode */
            TempValue = IP_SMC->PMCTRL;
    521e:	4b58      	ldr	r3, [pc, #352]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    5220:	68db      	ldr	r3, [r3, #12]
    5222:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    5224:	9b06      	ldr	r3, [sp, #24]
    5226:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    522a:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_RUN_MODE_U32;
            IP_SMC->PMCTRL = TempValue;
    522c:	4a54      	ldr	r2, [pc, #336]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    522e:	9b06      	ldr	r3, [sp, #24]
    5230:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    5232:	aa02      	add	r2, sp, #8
    5234:	a903      	add	r1, sp, #12
    5236:	a804      	add	r0, sp, #16
    5238:	f24c 3350 	movw	r3, #50000	; 0xc350
    523c:	f7ff fece 	bl	4fdc <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    5240:	9a02      	ldr	r2, [sp, #8]
    5242:	a903      	add	r1, sp, #12
    5244:	ab04      	add	r3, sp, #16
    5246:	4618      	mov	r0, r3
    5248:	f7ff fee2 	bl	5010 <Power_Ip_TimeoutExpired>
    524c:	4603      	mov	r3, r0
    524e:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_RUN_U32);
    5252:	4b4b      	ldr	r3, [pc, #300]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    5254:	695b      	ldr	r3, [r3, #20]
    5256:	f003 0301 	and.w	r3, r3, #1
    525a:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_RUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    525c:	9b05      	ldr	r3, [sp, #20]
    525e:	2b01      	cmp	r3, #1
    5260:	d006      	beq.n	5270 <Power_Ip_SMC_ModeConfig+0x88>
    5262:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5266:	f083 0301 	eor.w	r3, r3, #1
    526a:	b2db      	uxtb	r3, r3
    526c:	2b00      	cmp	r3, #0
    526e:	d1e7      	bne.n	5240 <Power_Ip_SMC_ModeConfig+0x58>
            if(TimeoutOccurred)
    5270:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5274:	2b00      	cmp	r3, #0
    5276:	d079      	beq.n	536c <Power_Ip_SMC_ModeConfig+0x184>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    5278:	2301      	movs	r3, #1
    527a:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    527c:	21ff      	movs	r1, #255	; 0xff
    527e:	2000      	movs	r0, #0
    5280:	f7ff fe90 	bl	4fa4 <Power_Ip_ReportPowerErrors>
            }

            break;
    5284:	e072      	b.n	536c <Power_Ip_SMC_ModeConfig+0x184>
        }
        case (POWER_IP_HSRUN_MODE):
        {
            /* Set HSRUN mode. */
            TempValue = IP_SMC->PMCTRL;
    5286:	4b3e      	ldr	r3, [pc, #248]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    5288:	68db      	ldr	r3, [r3, #12]
    528a:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    528c:	9b06      	ldr	r3, [sp, #24]
    528e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    5292:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_HSRUN_MODE_U32;
    5294:	9b06      	ldr	r3, [sp, #24]
    5296:	f043 0360 	orr.w	r3, r3, #96	; 0x60
    529a:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    529c:	4a38      	ldr	r2, [pc, #224]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    529e:	9b06      	ldr	r3, [sp, #24]
    52a0:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    52a2:	aa02      	add	r2, sp, #8
    52a4:	a903      	add	r1, sp, #12
    52a6:	a804      	add	r0, sp, #16
    52a8:	f24c 3350 	movw	r3, #50000	; 0xc350
    52ac:	f7ff fe96 	bl	4fdc <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    52b0:	9a02      	ldr	r2, [sp, #8]
    52b2:	a903      	add	r1, sp, #12
    52b4:	ab04      	add	r3, sp, #16
    52b6:	4618      	mov	r0, r3
    52b8:	f7ff feaa 	bl	5010 <Power_Ip_TimeoutExpired>
    52bc:	4603      	mov	r3, r0
    52be:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_HSRUN_U32);
    52c2:	4b2f      	ldr	r3, [pc, #188]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    52c4:	695b      	ldr	r3, [r3, #20]
    52c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
    52ca:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_HSRUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    52cc:	9b05      	ldr	r3, [sp, #20]
    52ce:	2b80      	cmp	r3, #128	; 0x80
    52d0:	d006      	beq.n	52e0 <Power_Ip_SMC_ModeConfig+0xf8>
    52d2:	f89d 301f 	ldrb.w	r3, [sp, #31]
    52d6:	f083 0301 	eor.w	r3, r3, #1
    52da:	b2db      	uxtb	r3, r3
    52dc:	2b00      	cmp	r3, #0
    52de:	d1e7      	bne.n	52b0 <Power_Ip_SMC_ModeConfig+0xc8>
            if(TimeoutOccurred)
    52e0:	f89d 301f 	ldrb.w	r3, [sp, #31]
    52e4:	2b00      	cmp	r3, #0
    52e6:	d043      	beq.n	5370 <Power_Ip_SMC_ModeConfig+0x188>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    52e8:	2301      	movs	r3, #1
    52ea:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    52ec:	21ff      	movs	r1, #255	; 0xff
    52ee:	2000      	movs	r0, #0
    52f0:	f7ff fe58 	bl	4fa4 <Power_Ip_ReportPowerErrors>
            }

            break;
    52f4:	e03c      	b.n	5370 <Power_Ip_SMC_ModeConfig+0x188>
        }
        case (POWER_IP_VLPR_MODE):
        {
            /* Set VLPR mode. */
            TempValue = IP_SMC->PMCTRL;
    52f6:	4b22      	ldr	r3, [pc, #136]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    52f8:	68db      	ldr	r3, [r3, #12]
    52fa:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    52fc:	9b06      	ldr	r3, [sp, #24]
    52fe:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    5302:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_VLPR_MODE_U32;
    5304:	9b06      	ldr	r3, [sp, #24]
    5306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    530a:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    530c:	4a1c      	ldr	r2, [pc, #112]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    530e:	9b06      	ldr	r3, [sp, #24]
    5310:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    5312:	aa02      	add	r2, sp, #8
    5314:	a903      	add	r1, sp, #12
    5316:	a804      	add	r0, sp, #16
    5318:	f24c 3350 	movw	r3, #50000	; 0xc350
    531c:	f7ff fe5e 	bl	4fdc <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    5320:	9a02      	ldr	r2, [sp, #8]
    5322:	a903      	add	r1, sp, #12
    5324:	ab04      	add	r3, sp, #16
    5326:	4618      	mov	r0, r3
    5328:	f7ff fe72 	bl	5010 <Power_Ip_TimeoutExpired>
    532c:	4603      	mov	r3, r0
    532e:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_VLPR_U32);
    5332:	4b13      	ldr	r3, [pc, #76]	; (5380 <Power_Ip_SMC_ModeConfig+0x198>)
    5334:	695b      	ldr	r3, [r3, #20]
    5336:	f003 0304 	and.w	r3, r3, #4
    533a:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_VLPR_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    533c:	9b05      	ldr	r3, [sp, #20]
    533e:	2b04      	cmp	r3, #4
    5340:	d006      	beq.n	5350 <Power_Ip_SMC_ModeConfig+0x168>
    5342:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5346:	f083 0301 	eor.w	r3, r3, #1
    534a:	b2db      	uxtb	r3, r3
    534c:	2b00      	cmp	r3, #0
    534e:	d1e7      	bne.n	5320 <Power_Ip_SMC_ModeConfig+0x138>
            if(TimeoutOccurred)
    5350:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5354:	2b00      	cmp	r3, #0
    5356:	d00d      	beq.n	5374 <Power_Ip_SMC_ModeConfig+0x18c>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    5358:	2301      	movs	r3, #1
    535a:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    535c:	21ff      	movs	r1, #255	; 0xff
    535e:	2000      	movs	r0, #0
    5360:	f7ff fe20 	bl	4fa4 <Power_Ip_ReportPowerErrors>
            }

            break;
    5364:	e006      	b.n	5374 <Power_Ip_SMC_ModeConfig+0x18c>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /*Only the above modes are allowed when this function is called*/
            PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    5366:	2301      	movs	r3, #1
    5368:	9309      	str	r3, [sp, #36]	; 0x24
            break;
    536a:	e004      	b.n	5376 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    536c:	bf00      	nop
    536e:	e002      	b.n	5376 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    5370:	bf00      	nop
    5372:	e000      	b.n	5376 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    5374:	bf00      	nop
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
    /* Avoid compiler warning */
    (void)RegValue;
#endif

    return PowerSwitchMode;
    5376:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    5378:	4618      	mov	r0, r3
    537a:	b00b      	add	sp, #44	; 0x2c
    537c:	f85d fb04 	ldr.w	pc, [sp], #4
    5380:	4007e000 	.word	0x4007e000

00005384 <Port_Init>:
*/
void Port_Init
(
    const Port_ConfigType * ConfigPtr
)
{
    5384:	b500      	push	{lr}
    5386:	b085      	sub	sp, #20
    5388:	9001      	str	r0, [sp, #4]
#if (STD_ON == PORT_PRECOMPILE_SUPPORT)
    const Port_ConfigType * pLocalConfigPtr = &Port_Config;
    /* Cast ConfigPtr to avoid the compiler warning when configuring with PORT_PRECOMPILE_SUPPORT == STD_ON and PORT_DEV_ERROR_DETECT == STD_OFF */
    (void)ConfigPtr;
#else
    const Port_ConfigType * pLocalConfigPtr = ConfigPtr;
    538a:	9b01      	ldr	r3, [sp, #4]
    538c:	9303      	str	r3, [sp, #12]
            (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_INIT_ID, (uint8)PORT_E_PARAM_CONFIG);
        }
        else
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
        {
            Port_Ipw_Init(pLocalConfigPtr);
    538e:	9803      	ldr	r0, [sp, #12]
    5390:	f000 fbc8 	bl	5b24 <Port_Ipw_Init>

            /*  Save configuration pointer in global variable */
            Port_pConfigPtr = pLocalConfigPtr;
    5394:	4a03      	ldr	r2, [pc, #12]	; (53a4 <Port_Init+0x20>)
    5396:	9b03      	ldr	r3, [sp, #12]
    5398:	6013      	str	r3, [r2, #0]
        }
    }
}
    539a:	bf00      	nop
    539c:	b005      	add	sp, #20
    539e:	f85d fb04 	ldr.w	pc, [sp], #4
    53a2:	bf00      	nop
    53a4:	1fff8cec 	.word	0x1fff8cec

000053a8 <Port_RefreshPortDirection>:
*          are configured as "pin direction changeable during runtime".
* @pre     @p Port_Init() must have been called first.
*
*/
void Port_RefreshPortDirection( void )
{
    53a8:	b508      	push	{r3, lr}
        (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_REFRESHPINDIRECTION_ID, (uint8)PORT_E_PARAM_CONFIG);
    }
    else
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
    {
        Port_Ipw_RefreshPortDirection(Port_pConfigPtr);
    53aa:	4b03      	ldr	r3, [pc, #12]	; (53b8 <Port_RefreshPortDirection+0x10>)
    53ac:	681b      	ldr	r3, [r3, #0]
    53ae:	4618      	mov	r0, r3
    53b0:	f000 fc10 	bl	5bd4 <Port_Ipw_RefreshPortDirection>
    }
}
    53b4:	bf00      	nop
    53b6:	bd08      	pop	{r3, pc}
    53b8:	1fff8cec 	.word	0x1fff8cec

000053bc <Port_Ci_Port_Ip_GetAdcInterleaveVal>:
(
    const PORT_Type * base,
    const uint32 pinPortIdx,
    const uint32 currentVal
)
{
    53bc:	b086      	sub	sp, #24
    53be:	9003      	str	r0, [sp, #12]
    53c0:	9102      	str	r1, [sp, #8]
    53c2:	9201      	str	r2, [sp, #4]
    uint32 adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_INVALID;
    53c4:	23ff      	movs	r3, #255	; 0xff
    53c6:	9305      	str	r3, [sp, #20]
    /* calculate appropriate value to enable or disable in SIM_CHIPCTL[ADC_INTERLEAVE_EN] */
    if ((uint32)base == (uint32)IP_PORTB)
    53c8:	9b03      	ldr	r3, [sp, #12]
    53ca:	4a39      	ldr	r2, [pc, #228]	; (54b0 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf4>)
    53cc:	4293      	cmp	r3, r2
    53ce:	d151      	bne.n	5474 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xb8>
    53d0:	9b02      	ldr	r3, [sp, #8]
    53d2:	2b10      	cmp	r3, #16
    53d4:	d867      	bhi.n	54a6 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xea>
    53d6:	a201      	add	r2, pc, #4	; (adr r2, 53dc <Port_Ci_Port_Ip_GetAdcInterleaveVal+0x20>)
    53d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    53dc:	00005421 	.word	0x00005421
    53e0:	0000542f 	.word	0x0000542f
    53e4:	000054a7 	.word	0x000054a7
    53e8:	000054a7 	.word	0x000054a7
    53ec:	000054a7 	.word	0x000054a7
    53f0:	000054a7 	.word	0x000054a7
    53f4:	000054a7 	.word	0x000054a7
    53f8:	000054a7 	.word	0x000054a7
    53fc:	000054a7 	.word	0x000054a7
    5400:	000054a7 	.word	0x000054a7
    5404:	000054a7 	.word	0x000054a7
    5408:	000054a7 	.word	0x000054a7
    540c:	000054a7 	.word	0x000054a7
    5410:	0000543d 	.word	0x0000543d
    5414:	0000544b 	.word	0x0000544b
    5418:	00005459 	.word	0x00005459
    541c:	00005467 	.word	0x00005467
    {
        switch (pinPortIdx)
        {
            case 0:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE0;
    5420:	2301      	movs	r3, #1
    5422:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    5424:	9a05      	ldr	r2, [sp, #20]
    5426:	9b01      	ldr	r3, [sp, #4]
    5428:	4313      	orrs	r3, r2
    542a:	9305      	str	r3, [sp, #20]
                break;
    542c:	e03c      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 1:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE1;
    542e:	2302      	movs	r3, #2
    5430:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    5432:	9a05      	ldr	r2, [sp, #20]
    5434:	9b01      	ldr	r3, [sp, #4]
    5436:	4313      	orrs	r3, r2
    5438:	9305      	str	r3, [sp, #20]
                break;
    543a:	e035      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 13:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE2;
    543c:	2304      	movs	r3, #4
    543e:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    5440:	9a05      	ldr	r2, [sp, #20]
    5442:	9b01      	ldr	r3, [sp, #4]
    5444:	4313      	orrs	r3, r2
    5446:	9305      	str	r3, [sp, #20]
                break;
    5448:	e02e      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 14:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE3;
    544a:	2308      	movs	r3, #8
    544c:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    544e:	9a05      	ldr	r2, [sp, #20]
    5450:	9b01      	ldr	r3, [sp, #4]
    5452:	4313      	orrs	r3, r2
    5454:	9305      	str	r3, [sp, #20]
                break;
    5456:	e027      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 15:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE0;
    5458:	230e      	movs	r3, #14
    545a:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    545c:	9a05      	ldr	r2, [sp, #20]
    545e:	9b01      	ldr	r3, [sp, #4]
    5460:	4013      	ands	r3, r2
    5462:	9305      	str	r3, [sp, #20]
                break;
    5464:	e020      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 16:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE1;
    5466:	230d      	movs	r3, #13
    5468:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    546a:	9a05      	ldr	r2, [sp, #20]
    546c:	9b01      	ldr	r3, [sp, #4]
    546e:	4013      	ands	r3, r2
    5470:	9305      	str	r3, [sp, #20]
                break;
    5472:	e019      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            default:
                /* invalid command */
                break;
        }
    }
    else if ((uint32)base == (uint32)IP_PORTC)
    5474:	9b03      	ldr	r3, [sp, #12]
    5476:	4a0f      	ldr	r2, [pc, #60]	; (54b4 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf8>)
    5478:	4293      	cmp	r3, r2
    547a:	d115      	bne.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
    {
        switch (pinPortIdx)
    547c:	9b02      	ldr	r3, [sp, #8]
    547e:	2b00      	cmp	r3, #0
    5480:	d003      	beq.n	548a <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xce>
    5482:	9b02      	ldr	r3, [sp, #8]
    5484:	2b01      	cmp	r3, #1
    5486:	d007      	beq.n	5498 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xdc>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
                adcInterleaveVal &= currentVal;
                break;
            default:
                /* invalid command */
                break;
    5488:	e00e      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE2;
    548a:	230b      	movs	r3, #11
    548c:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    548e:	9a05      	ldr	r2, [sp, #20]
    5490:	9b01      	ldr	r3, [sp, #4]
    5492:	4013      	ands	r3, r2
    5494:	9305      	str	r3, [sp, #20]
                break;
    5496:	e007      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
    5498:	2307      	movs	r3, #7
    549a:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    549c:	9a05      	ldr	r2, [sp, #20]
    549e:	9b01      	ldr	r3, [sp, #4]
    54a0:	4013      	ands	r3, r2
    54a2:	9305      	str	r3, [sp, #20]
                break;
    54a4:	e000      	b.n	54a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                break;
    54a6:	bf00      	nop
    }
    else
    {
        /* invalid command */
    }
    return adcInterleaveVal;
    54a8:	9b05      	ldr	r3, [sp, #20]
}
    54aa:	4618      	mov	r0, r3
    54ac:	b006      	add	sp, #24
    54ae:	4770      	bx	lr
    54b0:	4004a000 	.word	0x4004a000
    54b4:	4004b000 	.word	0x4004b000

000054b8 <Port_Ci_Port_Ip_ConfigureInterleave>:
(
    const PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux muxing
)
{
    54b8:	b500      	push	{lr}
    54ba:	b089      	sub	sp, #36	; 0x24
    54bc:	9003      	str	r0, [sp, #12]
    54be:	9102      	str	r1, [sp, #8]
    54c0:	9201      	str	r2, [sp, #4]
    Port_Ci_Port_Ip_PortMux retMuxing = muxing;
    54c2:	9b01      	ldr	r3, [sp, #4]
    54c4:	9307      	str	r3, [sp, #28]
    if (muxing == PORT_MUX_ADC_INTERLEAVE)
    54c6:	9b01      	ldr	r3, [sp, #4]
    54c8:	2b08      	cmp	r3, #8
    54ca:	d121      	bne.n	5510 <Port_Ci_Port_Ip_ConfigureInterleave+0x58>
    {
        /* Get ADC Interleave from SIM and enable/disable desired bit */
        uint32 chipCtlReg = (IP_SIM->CHIPCTL & SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK) >> SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT;
    54cc:	4b13      	ldr	r3, [pc, #76]	; (551c <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    54ce:	685b      	ldr	r3, [r3, #4]
    54d0:	f003 030f 	and.w	r3, r3, #15
    54d4:	9306      	str	r3, [sp, #24]
        Port_Ci_Port_Ip_InterleaveMux interleaveVal = (Port_Ci_Port_Ip_InterleaveMux)Port_Ci_Port_Ip_GetAdcInterleaveVal(base, pin, chipCtlReg);
    54d6:	9a06      	ldr	r2, [sp, #24]
    54d8:	9902      	ldr	r1, [sp, #8]
    54da:	9803      	ldr	r0, [sp, #12]
    54dc:	f7ff ff6e 	bl	53bc <Port_Ci_Port_Ip_GetAdcInterleaveVal>
    54e0:	9005      	str	r0, [sp, #20]
        if (interleaveVal != PIN_ADC_INTERLEAVE_INVALID)
    54e2:	9b05      	ldr	r3, [sp, #20]
    54e4:	2bff      	cmp	r3, #255	; 0xff
    54e6:	d011      	beq.n	550c <Port_Ci_Port_Ip_ConfigureInterleave+0x54>
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05();
    54e8:	f007 fc64 	bl	cdb4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>
            IP_SIM->CHIPCTL &= ~(SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK);
    54ec:	4b0b      	ldr	r3, [pc, #44]	; (551c <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    54ee:	685b      	ldr	r3, [r3, #4]
    54f0:	4a0a      	ldr	r2, [pc, #40]	; (551c <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    54f2:	f023 030f 	bic.w	r3, r3, #15
    54f6:	6053      	str	r3, [r2, #4]
            IP_SIM->CHIPCTL |= SIM_CHIPCTL_ADC_INTERLEAVE_EN(interleaveVal);
    54f8:	4b08      	ldr	r3, [pc, #32]	; (551c <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    54fa:	685a      	ldr	r2, [r3, #4]
    54fc:	9b05      	ldr	r3, [sp, #20]
    54fe:	f003 030f 	and.w	r3, r3, #15
    5502:	4906      	ldr	r1, [pc, #24]	; (551c <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    5504:	4313      	orrs	r3, r2
    5506:	604b      	str	r3, [r1, #4]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05();
    5508:	f007 fc80 	bl	ce0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>
        }
        /* return real muxing for pin */
        retMuxing = PORT_MUX_ALT0;
    550c:	2300      	movs	r3, #0
    550e:	9307      	str	r3, [sp, #28]
    }
    return retMuxing;
    5510:	9b07      	ldr	r3, [sp, #28]
}
    5512:	4618      	mov	r0, r3
    5514:	b009      	add	sp, #36	; 0x24
    5516:	f85d fb04 	ldr.w	pc, [sp], #4
    551a:	bf00      	nop
    551c:	40048000 	.word	0x40048000

00005520 <Port_Ci_Port_Ip_PinInit>:
 * Description   : This function configures the pin feature with the options
 * provided in the given structure.
 *
 ******************************************************************************/
static void Port_Ci_Port_Ip_PinInit(const Port_Ci_Port_Ip_PinSettingsConfig * config)
{
    5520:	b500      	push	{lr}
    5522:	b087      	sub	sp, #28
    5524:	9001      	str	r0, [sp, #4]
    uint32 pinsValues = 0U;
    5526:	2300      	movs	r3, #0
    5528:	9305      	str	r3, [sp, #20]
    uint32 digitalFilters;
    Port_Ci_Port_Ip_PortMux muxing = PORT_MUX_ALT0;
    552a:	2300      	movs	r3, #0
    552c:	9304      	str	r3, [sp, #16]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    Port_Ci_Port_Ip_PortMux retMuxing = PORT_MUX_ALT0;
    552e:	2300      	movs	r3, #0
    5530:	9303      	str	r3, [sp, #12]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    PORT_CI_PORT_DEV_ASSERT((boolean)(config != NULL_PTR));
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->pinPortIdx < 32));
    PORT_CI_PORT_DEV_ASSERT((boolean)((config->portBase->PCR[config->pinPortIdx]) & PORT_PCR_LK_MASK) == 0);

    if (config->pullConfig != PORT_INTERNAL_PULL_NOT_ENABLED)
    5532:	9b01      	ldr	r3, [sp, #4]
    5534:	68db      	ldr	r3, [r3, #12]
    5536:	2b02      	cmp	r3, #2
    5538:	d00a      	beq.n	5550 <Port_Ci_Port_Ip_PinInit+0x30>
    {
        pinsValues |= PORT_PCR_PE(1);
    553a:	9b05      	ldr	r3, [sp, #20]
    553c:	f043 0302 	orr.w	r3, r3, #2
    5540:	9305      	str	r3, [sp, #20]
        pinsValues |= PORT_PCR_PS(config->pullConfig);
    5542:	9b01      	ldr	r3, [sp, #4]
    5544:	68db      	ldr	r3, [r3, #12]
    5546:	f003 0301 	and.w	r3, r3, #1
    554a:	9a05      	ldr	r2, [sp, #20]
    554c:	4313      	orrs	r3, r2
    554e:	9305      	str	r3, [sp, #20]
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    pinsValues |= PORT_PCR_SRE(config->slewRateCtrlSel);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH
    pinsValues |= PORT_PCR_DSE(config->driveStrength);
    5550:	9b01      	ldr	r3, [sp, #4]
    5552:	699b      	ldr	r3, [r3, #24]
    5554:	019b      	lsls	r3, r3, #6
    5556:	f003 0340 	and.w	r3, r3, #64	; 0x40
    555a:	9a05      	ldr	r2, [sp, #20]
    555c:	4313      	orrs	r3, r2
    555e:	9305      	str	r3, [sp, #20]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_LOCK_REGISTER
    pinsValues |= PORT_PCR_LK(config->lockRegister);
    5560:	9b01      	ldr	r3, [sp, #4]
    5562:	6a1b      	ldr	r3, [r3, #32]
    5564:	03db      	lsls	r3, r3, #15
    5566:	b29b      	uxth	r3, r3
    5568:	9a05      	ldr	r2, [sp, #20]
    556a:	4313      	orrs	r3, r2
    556c:	9305      	str	r3, [sp, #20]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    pinsValues |= PORT_PCR_ODE(config->openDrain);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    pinsValues |= PORT_PCR_PFE(config->passiveFilter?1U:0U);
    556e:	9b01      	ldr	r3, [sp, #4]
    5570:	7f1b      	ldrb	r3, [r3, #28]
    5572:	2b00      	cmp	r3, #0
    5574:	d001      	beq.n	557a <Port_Ci_Port_Ip_PinInit+0x5a>
    5576:	2310      	movs	r3, #16
    5578:	e000      	b.n	557c <Port_Ci_Port_Ip_PinInit+0x5c>
    557a:	2300      	movs	r3, #0
    557c:	9a05      	ldr	r2, [sp, #20]
    557e:	4313      	orrs	r3, r2
    5580:	9305      	str	r3, [sp, #20]

    muxing = config->mux;
    5582:	9b01      	ldr	r3, [sp, #4]
    5584:	691b      	ldr	r3, [r3, #16]
    5586:	9304      	str	r3, [sp, #16]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    retMuxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(config->portBase),(config->pinPortIdx),(muxing));
#else
    retMuxing = Port_Ci_Port_Ip_ConfigureInterleave(config->portBase, config->pinPortIdx, muxing);
    5588:	9b01      	ldr	r3, [sp, #4]
    558a:	6818      	ldr	r0, [r3, #0]
    558c:	9b01      	ldr	r3, [sp, #4]
    558e:	689b      	ldr	r3, [r3, #8]
    5590:	9a04      	ldr	r2, [sp, #16]
    5592:	4619      	mov	r1, r3
    5594:	f7ff ff90 	bl	54b8 <Port_Ci_Port_Ip_ConfigureInterleave>
    5598:	9003      	str	r0, [sp, #12]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    muxing = retMuxing;
    559a:	9b03      	ldr	r3, [sp, #12]
    559c:	9304      	str	r3, [sp, #16]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    pinsValues |= PORT_PCR_MUX(muxing);
    559e:	9b04      	ldr	r3, [sp, #16]
    55a0:	021b      	lsls	r3, r3, #8
    55a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    55a6:	9a05      	ldr	r2, [sp, #20]
    55a8:	4313      	orrs	r3, r2
    55aa:	9305      	str	r3, [sp, #20]

    /* Enter critical region */
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00();
    55ac:	f007 fa68 	bl	ca80 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>
    /* Read current digital filter of port */
    digitalFilters = (uint32)(config->portBase->DFER);
    55b0:	9b01      	ldr	r3, [sp, #4]
    55b2:	681b      	ldr	r3, [r3, #0]
    55b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    55b8:	9302      	str	r3, [sp, #8]
    digitalFilters &= ~(1UL << (config->pinPortIdx));
    55ba:	9b01      	ldr	r3, [sp, #4]
    55bc:	689b      	ldr	r3, [r3, #8]
    55be:	2201      	movs	r2, #1
    55c0:	fa02 f303 	lsl.w	r3, r2, r3
    55c4:	43db      	mvns	r3, r3
    55c6:	9a02      	ldr	r2, [sp, #8]
    55c8:	4013      	ands	r3, r2
    55ca:	9302      	str	r3, [sp, #8]
    digitalFilters |= (((uint32)(config->digitalFilter?1U:0U)) << (config->pinPortIdx));
    55cc:	9b01      	ldr	r3, [sp, #4]
    55ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    55d2:	2b00      	cmp	r3, #0
    55d4:	d001      	beq.n	55da <Port_Ci_Port_Ip_PinInit+0xba>
    55d6:	2201      	movs	r2, #1
    55d8:	e000      	b.n	55dc <Port_Ci_Port_Ip_PinInit+0xbc>
    55da:	2200      	movs	r2, #0
    55dc:	9b01      	ldr	r3, [sp, #4]
    55de:	689b      	ldr	r3, [r3, #8]
    55e0:	fa02 f303 	lsl.w	r3, r2, r3
    55e4:	9a02      	ldr	r2, [sp, #8]
    55e6:	4313      	orrs	r3, r2
    55e8:	9302      	str	r3, [sp, #8]
    /* Write to digital filter enable register */
    config->portBase->DFER = digitalFilters;
    55ea:	9b01      	ldr	r3, [sp, #4]
    55ec:	681b      	ldr	r3, [r3, #0]
    55ee:	9a02      	ldr	r2, [sp, #8]
    55f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00();
    55f4:	f007 fa70 	bl	cad8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>

    /* Configure initial value for GPIO pin in GPIO mux */
    if (PORT_MUX_AS_GPIO == muxing)
    55f8:	9b04      	ldr	r3, [sp, #16]
    55fa:	2b01      	cmp	r3, #1
    55fc:	d16d      	bne.n	56da <Port_Ci_Port_Ip_PinInit+0x1ba>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_CI_PORT_PIN_OUT == config->direction)
    55fe:	9b01      	ldr	r3, [sp, #4]
    5600:	695b      	ldr	r3, [r3, #20]
    5602:	2b02      	cmp	r3, #2
    5604:	d138      	bne.n	5678 <Port_Ci_Port_Ip_PinInit+0x158>
        {
            if ((uint8)1 == config->initValue)
    5606:	9b01      	ldr	r3, [sp, #4]
    5608:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    560c:	2b01      	cmp	r3, #1
    560e:	d10f      	bne.n	5630 <Port_Ci_Port_Ip_PinInit+0x110>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01();
    5610:	f007 fa88 	bl	cb24 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>
                config->gpioBase->PSOR |= ((uint32)1 << (config->pinPortIdx));
    5614:	9b01      	ldr	r3, [sp, #4]
    5616:	685b      	ldr	r3, [r3, #4]
    5618:	6859      	ldr	r1, [r3, #4]
    561a:	9b01      	ldr	r3, [sp, #4]
    561c:	689b      	ldr	r3, [r3, #8]
    561e:	2201      	movs	r2, #1
    5620:	409a      	lsls	r2, r3
    5622:	9b01      	ldr	r3, [sp, #4]
    5624:	685b      	ldr	r3, [r3, #4]
    5626:	430a      	orrs	r2, r1
    5628:	605a      	str	r2, [r3, #4]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01();
    562a:	f007 faa7 	bl	cb7c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>
    562e:	e013      	b.n	5658 <Port_Ci_Port_Ip_PinInit+0x138>
            }
            else if ((uint8)0 == config->initValue)
    5630:	9b01      	ldr	r3, [sp, #4]
    5632:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    5636:	2b00      	cmp	r3, #0
    5638:	d10e      	bne.n	5658 <Port_Ci_Port_Ip_PinInit+0x138>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02();
    563a:	f007 fac5 	bl	cbc8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>
                config->gpioBase->PCOR |= ((uint32)1 << (config->pinPortIdx));
    563e:	9b01      	ldr	r3, [sp, #4]
    5640:	685b      	ldr	r3, [r3, #4]
    5642:	6899      	ldr	r1, [r3, #8]
    5644:	9b01      	ldr	r3, [sp, #4]
    5646:	689b      	ldr	r3, [r3, #8]
    5648:	2201      	movs	r2, #1
    564a:	409a      	lsls	r2, r3
    564c:	9b01      	ldr	r3, [sp, #4]
    564e:	685b      	ldr	r3, [r3, #4]
    5650:	430a      	orrs	r2, r1
    5652:	609a      	str	r2, [r3, #8]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02();
    5654:	f007 fae4 	bl	cc20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>
            else
            {
                /* No action to be done */
            }
            /* Set the pin direction as output in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    5658:	f007 fb08 	bl	cc6c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR |= (uint32)1 << (config->pinPortIdx);
    565c:	9b01      	ldr	r3, [sp, #4]
    565e:	685b      	ldr	r3, [r3, #4]
    5660:	6959      	ldr	r1, [r3, #20]
    5662:	9b01      	ldr	r3, [sp, #4]
    5664:	689b      	ldr	r3, [r3, #8]
    5666:	2201      	movs	r2, #1
    5668:	409a      	lsls	r2, r3
    566a:	9b01      	ldr	r3, [sp, #4]
    566c:	685b      	ldr	r3, [r3, #4]
    566e:	430a      	orrs	r2, r1
    5670:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    5672:	f007 fb27 	bl	ccc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>
    5676:	e030      	b.n	56da <Port_Ci_Port_Ip_PinInit+0x1ba>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            /* Clear the pin direction as input in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    5678:	f007 faf8 	bl	cc6c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR &= ~((uint32)1 << (config->pinPortIdx));
    567c:	9b01      	ldr	r3, [sp, #4]
    567e:	685b      	ldr	r3, [r3, #4]
    5680:	6959      	ldr	r1, [r3, #20]
    5682:	9b01      	ldr	r3, [sp, #4]
    5684:	689b      	ldr	r3, [r3, #8]
    5686:	2201      	movs	r2, #1
    5688:	fa02 f303 	lsl.w	r3, r2, r3
    568c:	43da      	mvns	r2, r3
    568e:	9b01      	ldr	r3, [sp, #4]
    5690:	685b      	ldr	r3, [r3, #4]
    5692:	400a      	ands	r2, r1
    5694:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    5696:	f007 fb15 	bl	ccc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04();
    569a:	f007 fb39 	bl	cd10 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>
            config->gpioBase->PIDR &= ~((uint32)1 << (config->pinPortIdx));
    569e:	9b01      	ldr	r3, [sp, #4]
    56a0:	685b      	ldr	r3, [r3, #4]
    56a2:	6999      	ldr	r1, [r3, #24]
    56a4:	9b01      	ldr	r3, [sp, #4]
    56a6:	689b      	ldr	r3, [r3, #8]
    56a8:	2201      	movs	r2, #1
    56aa:	fa02 f303 	lsl.w	r3, r2, r3
    56ae:	43da      	mvns	r2, r3
    56b0:	9b01      	ldr	r3, [sp, #4]
    56b2:	685b      	ldr	r3, [r3, #4]
    56b4:	400a      	ands	r2, r1
    56b6:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH_Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
            if (PORT_CI_PORT_PIN_HIGH_Z == config->direction)
    56b8:	9b01      	ldr	r3, [sp, #4]
    56ba:	695b      	ldr	r3, [r3, #20]
    56bc:	2b03      	cmp	r3, #3
    56be:	d10a      	bne.n	56d6 <Port_Ci_Port_Ip_PinInit+0x1b6>
            {
                config->gpioBase->PIDR |= ((uint32)1 << (config->pinPortIdx));
    56c0:	9b01      	ldr	r3, [sp, #4]
    56c2:	685b      	ldr	r3, [r3, #4]
    56c4:	6999      	ldr	r1, [r3, #24]
    56c6:	9b01      	ldr	r3, [sp, #4]
    56c8:	689b      	ldr	r3, [r3, #8]
    56ca:	2201      	movs	r2, #1
    56cc:	409a      	lsls	r2, r3
    56ce:	9b01      	ldr	r3, [sp, #4]
    56d0:	685b      	ldr	r3, [r3, #4]
    56d2:	430a      	orrs	r2, r1
    56d4:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04();
    56d6:	f007 fb47 	bl	cd68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
    }

    /* Write to Multiplexed Signal Configuration Register */
    config->portBase->PCR[config->pinPortIdx] = pinsValues;
    56da:	9b01      	ldr	r3, [sp, #4]
    56dc:	681b      	ldr	r3, [r3, #0]
    56de:	9a01      	ldr	r2, [sp, #4]
    56e0:	6892      	ldr	r2, [r2, #8]
    56e2:	9905      	ldr	r1, [sp, #20]
    56e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    56e8:	bf00      	nop
    56ea:	b007      	add	sp, #28
    56ec:	f85d fb04 	ldr.w	pc, [sp], #4

000056f0 <Port_Ci_Port_Ip_Init>:
Port_Ci_Port_Ip_PortStatusType Port_Ci_Port_Ip_Init
(
    uint32 pinCount,
    const Port_Ci_Port_Ip_PinSettingsConfig config[]
)
{
    56f0:	b500      	push	{lr}
    56f2:	b085      	sub	sp, #20
    56f4:	9001      	str	r0, [sp, #4]
    56f6:	9100      	str	r1, [sp, #0]
    uint32 i;

    for (i = 0U; i < pinCount; i++)
    56f8:	2300      	movs	r3, #0
    56fa:	9303      	str	r3, [sp, #12]
    56fc:	e00d      	b.n	571a <Port_Ci_Port_Ip_Init+0x2a>
    {
        Port_Ci_Port_Ip_PinInit(&config[i]);
    56fe:	9a03      	ldr	r2, [sp, #12]
    5700:	4613      	mov	r3, r2
    5702:	009b      	lsls	r3, r3, #2
    5704:	4413      	add	r3, r2
    5706:	00db      	lsls	r3, r3, #3
    5708:	461a      	mov	r2, r3
    570a:	9b00      	ldr	r3, [sp, #0]
    570c:	4413      	add	r3, r2
    570e:	4618      	mov	r0, r3
    5710:	f7ff ff06 	bl	5520 <Port_Ci_Port_Ip_PinInit>
    for (i = 0U; i < pinCount; i++)
    5714:	9b03      	ldr	r3, [sp, #12]
    5716:	3301      	adds	r3, #1
    5718:	9303      	str	r3, [sp, #12]
    571a:	9a03      	ldr	r2, [sp, #12]
    571c:	9b01      	ldr	r3, [sp, #4]
    571e:	429a      	cmp	r2, r3
    5720:	d3ed      	bcc.n	56fe <Port_Ci_Port_Ip_Init+0xe>
    }

    return PORT_CI_PORT_SUCCESS;
    5722:	2300      	movs	r3, #0
}
    5724:	4618      	mov	r0, r3
    5726:	b005      	add	sp, #20
    5728:	f85d fb04 	ldr.w	pc, [sp], #4

0000572c <Port_Ci_Port_Ip_SetMuxModeSel>:
(
    PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux mux
)
{
    572c:	b500      	push	{lr}
    572e:	b087      	sub	sp, #28
    5730:	9003      	str	r0, [sp, #12]
    5732:	9102      	str	r1, [sp, #8]
    5734:	9201      	str	r2, [sp, #4]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    Port_Ci_Port_Ip_PortMux muxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(base),(pin),(mux));
#else
    Port_Ci_Port_Ip_PortMux muxing = Port_Ci_Port_Ip_ConfigureInterleave(base, pin, mux);
    5736:	9a01      	ldr	r2, [sp, #4]
    5738:	9902      	ldr	r1, [sp, #8]
    573a:	9803      	ldr	r0, [sp, #12]
    573c:	f7ff febc 	bl	54b8 <Port_Ci_Port_Ip_ConfigureInterleave>
    5740:	9005      	str	r0, [sp, #20]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#else
    Port_Ci_Port_Ip_PortMux muxing = mux;
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */

    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06();
    5742:	f007 fb89 	bl	ce58 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>
    regValue = base->PCR[pin];
    5746:	9b03      	ldr	r3, [sp, #12]
    5748:	9a02      	ldr	r2, [sp, #8]
    574a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    574e:	9304      	str	r3, [sp, #16]
    regValue &= ~(PORT_PCR_MUX_MASK);
    5750:	9b04      	ldr	r3, [sp, #16]
    5752:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    5756:	9304      	str	r3, [sp, #16]
    regValue |= PORT_PCR_MUX(muxing);
    5758:	9b05      	ldr	r3, [sp, #20]
    575a:	021b      	lsls	r3, r3, #8
    575c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    5760:	9a04      	ldr	r2, [sp, #16]
    5762:	4313      	orrs	r3, r2
    5764:	9304      	str	r3, [sp, #16]
    base->PCR[pin] = regValue;
    5766:	9b03      	ldr	r3, [sp, #12]
    5768:	9a02      	ldr	r2, [sp, #8]
    576a:	9904      	ldr	r1, [sp, #16]
    576c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06();
    5770:	f007 fb9e 	bl	ceb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>
}
    5774:	bf00      	nop
    5776:	b007      	add	sp, #28
    5778:	f85d fb04 	ldr.w	pc, [sp], #4

0000577c <Port_Ci_Port_Ip_EnableDigitalFilter>:
void Port_Ci_Port_Ip_EnableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    577c:	b500      	push	{lr}
    577e:	b083      	sub	sp, #12
    5780:	9001      	str	r0, [sp, #4]
    5782:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07();
    5784:	f007 fbba 	bl	cefc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>
    base->DFER |= ((uint32)1U << pin);
    5788:	9b01      	ldr	r3, [sp, #4]
    578a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    578e:	2101      	movs	r1, #1
    5790:	9b00      	ldr	r3, [sp, #0]
    5792:	fa01 f303 	lsl.w	r3, r1, r3
    5796:	431a      	orrs	r2, r3
    5798:	9b01      	ldr	r3, [sp, #4]
    579a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07();
    579e:	f007 fbd9 	bl	cf54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>
}
    57a2:	bf00      	nop
    57a4:	b003      	add	sp, #12
    57a6:	f85d fb04 	ldr.w	pc, [sp], #4

000057aa <Port_Ci_Port_Ip_DisableDigitalFilter>:
void Port_Ci_Port_Ip_DisableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    57aa:	b500      	push	{lr}
    57ac:	b083      	sub	sp, #12
    57ae:	9001      	str	r0, [sp, #4]
    57b0:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08();
    57b2:	f007 fbf5 	bl	cfa0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>
    base->DFER &= ~((uint32)1U << pin);
    57b6:	9b01      	ldr	r3, [sp, #4]
    57b8:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    57bc:	2101      	movs	r1, #1
    57be:	9b00      	ldr	r3, [sp, #0]
    57c0:	fa01 f303 	lsl.w	r3, r1, r3
    57c4:	43db      	mvns	r3, r3
    57c6:	401a      	ands	r2, r3
    57c8:	9b01      	ldr	r3, [sp, #4]
    57ca:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08();
    57ce:	f007 fc13 	bl	cff8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>
}
    57d2:	bf00      	nop
    57d4:	b003      	add	sp, #12
    57d6:	f85d fb04 	ldr.w	pc, [sp], #4

000057da <Port_Ci_Port_Ip_ConfigDigitalFilter>:
void Port_Ci_Port_Ip_ConfigDigitalFilter
(
    PORT_Type * const base,
    const Port_Ci_Port_Ip_DigitalFilterConfigType * config
)
{
    57da:	b082      	sub	sp, #8
    57dc:	9001      	str	r0, [sp, #4]
    57de:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->u8Width <= PORT_DFWR_FILT_MASK));
    base->DFCR = PORT_DFCR_CS(config->u8Clock);
    57e0:	9b00      	ldr	r3, [sp, #0]
    57e2:	785b      	ldrb	r3, [r3, #1]
    57e4:	f003 0201 	and.w	r2, r3, #1
    57e8:	9b01      	ldr	r3, [sp, #4]
    57ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    base->DFWR = PORT_DFWR_FILT(config->u8Width);
    57ee:	9b00      	ldr	r3, [sp, #0]
    57f0:	789b      	ldrb	r3, [r3, #2]
    57f2:	f003 021f 	and.w	r2, r3, #31
    57f6:	9b01      	ldr	r3, [sp, #4]
    57f8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    57fc:	bf00      	nop
    57fe:	b002      	add	sp, #8
    5800:	4770      	bx	lr

00005802 <Port_Ci_Port_Ip_SetGlobalPinControl>:
    PORT_Type * const base,
    uint16 pins,
    uint16 value,
    Port_Ci_Port_Ip_PortGlobalControlPins halfPort
)
{
    5802:	b086      	sub	sp, #24
    5804:	9003      	str	r0, [sp, #12]
    5806:	9301      	str	r3, [sp, #4]
    5808:	460b      	mov	r3, r1
    580a:	f8ad 300a 	strh.w	r3, [sp, #10]
    580e:	4613      	mov	r3, r2
    5810:	f8ad 3008 	strh.w	r3, [sp, #8]
    uint16 mask = 0;
    5814:	2300      	movs	r3, #0
    5816:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PS_MASK;
    581a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    581e:	f043 0301 	orr.w	r3, r3, #1
    5822:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PE_MASK;
    5826:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    582a:	f043 0302 	orr.w	r3, r3, #2
    582e:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    mask |= PORT_PCR_SRE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
    mask |= PORT_PCR_PFE_MASK;
    5832:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5836:	f043 0310 	orr.w	r3, r3, #16
    583a:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_DSE_MASK;
    583e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5846:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_MUX_MASK;
    584a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    584e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    5852:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_LK_MASK;
    5856:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    585a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    585e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    5862:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    mask |= PORT_PCR_ODE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    mask &= value;
    5866:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    586a:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    586e:	4013      	ands	r3, r2
    5870:	f8ad 3016 	strh.w	r3, [sp, #22]

    switch (halfPort)
    5874:	9b01      	ldr	r3, [sp, #4]
    5876:	2b00      	cmp	r3, #0
    5878:	d003      	beq.n	5882 <Port_Ci_Port_Ip_SetGlobalPinControl+0x80>
    587a:	9b01      	ldr	r3, [sp, #4]
    587c:	2b01      	cmp	r3, #1
    587e:	d00a      	beq.n	5896 <Port_Ci_Port_Ip_SetGlobalPinControl+0x94>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
            break;
        default:
            /* nothing to configure */
            PORT_CI_PORT_DEV_ASSERT((boolean)FALSE);
            break;
    5880:	e013      	b.n	58aa <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCLR = (((uint32)pins) << PORT_GPCLR_GPWE_SHIFT) | (uint32)mask;
    5882:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5886:	041a      	lsls	r2, r3, #16
    5888:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    588c:	431a      	orrs	r2, r3
    588e:	9b03      	ldr	r3, [sp, #12]
    5890:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            break;
    5894:	e009      	b.n	58aa <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
    5896:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    589a:	041a      	lsls	r2, r3, #16
    589c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    58a0:	431a      	orrs	r2, r3
    58a2:	9b03      	ldr	r3, [sp, #12]
    58a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            break;
    58a8:	bf00      	nop
    }
}
    58aa:	bf00      	nop
    58ac:	b006      	add	sp, #24
    58ae:	4770      	bx	lr

000058b0 <Port_Ipw_Init_UnusedPins>:
*/
static inline void Port_Ipw_Init_UnusedPins
(
    const Port_ConfigType * pConfigPtr
)
{
    58b0:	b500      	push	{lr}
    58b2:	b087      	sub	sp, #28
    58b4:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;
    uint16 u16NumUnusedPins             = (uint16)(pConfigPtr->u16NumUnusedPins);
    58b6:	9b01      	ldr	r3, [sp, #4]
    58b8:	885b      	ldrh	r3, [r3, #2]
    58ba:	f8ad 3014 	strh.w	r3, [sp, #20]
    uint8  u8LocalPDO                   = pConfigPtr->pUnusedPadConfig->u8PDO;
    58be:	9b01      	ldr	r3, [sp, #4]
    58c0:	689b      	ldr	r3, [r3, #8]
    58c2:	7a1b      	ldrb	r3, [r3, #8]
    58c4:	f88d 3013 	strb.w	r3, [sp, #19]
    uint32 u32LocalPCR                  = pConfigPtr->pUnusedPadConfig->u32PCR;
    58c8:	9b01      	ldr	r3, [sp, #4]
    58ca:	689b      	ldr	r3, [r3, #8]
    58cc:	681b      	ldr	r3, [r3, #0]
    58ce:	9303      	str	r3, [sp, #12]
    Port_PinDirectionType eLocalPDDIR   = pConfigPtr->pUnusedPadConfig->ePadDir;
    58d0:	9b01      	ldr	r3, [sp, #4]
    58d2:	689b      	ldr	r3, [r3, #8]
    58d4:	685b      	ldr	r3, [r3, #4]
    58d6:	9302      	str	r3, [sp, #8]

    /* Initialize All UnUsed pins */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    58d8:	2300      	movs	r3, #0
    58da:	f8ad 3016 	strh.w	r3, [sp, #22]
    58de:	e111      	b.n	5b04 <Port_Ipw_Init_UnusedPins+0x254>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_PIN_OUT == eLocalPDDIR)
    58e0:	9b02      	ldr	r3, [sp, #8]
    58e2:	2b02      	cmp	r3, #2
    58e4:	d169      	bne.n	59ba <Port_Ipw_Init_UnusedPins+0x10a>
        {
            /* Set pin to High value */
            if (PORT_PIN_LEVEL_HIGH_U8 == u8LocalPDO)
    58e6:	f89d 3013 	ldrb.w	r3, [sp, #19]
    58ea:	2b01      	cmp	r3, #1
    58ec:	d11a      	bne.n	5924 <Port_Ipw_Init_UnusedPins+0x74>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PSOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    58ee:	9b01      	ldr	r3, [sp, #4]
    58f0:	685a      	ldr	r2, [r3, #4]
    58f2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    58f6:	005b      	lsls	r3, r3, #1
    58f8:	4413      	add	r3, r2
    58fa:	881b      	ldrh	r3, [r3, #0]
    58fc:	f003 021f 	and.w	r2, r3, #31
    5900:	9b01      	ldr	r3, [sp, #4]
    5902:	6859      	ldr	r1, [r3, #4]
    5904:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5908:	005b      	lsls	r3, r3, #1
    590a:	440b      	add	r3, r1
    590c:	881b      	ldrh	r3, [r3, #0]
    590e:	095b      	lsrs	r3, r3, #5
    5910:	b29b      	uxth	r3, r3
    5912:	4619      	mov	r1, r3
    5914:	4b81      	ldr	r3, [pc, #516]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5916:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    591a:	2101      	movs	r1, #1
    591c:	fa01 f202 	lsl.w	r2, r1, r2
    5920:	605a      	str	r2, [r3, #4]
    5922:	e01d      	b.n	5960 <Port_Ipw_Init_UnusedPins+0xb0>
            }
            else if (PORT_PIN_LEVEL_LOW_U8 == u8LocalPDO)
    5924:	f89d 3013 	ldrb.w	r3, [sp, #19]
    5928:	2b00      	cmp	r3, #0
    592a:	d119      	bne.n	5960 <Port_Ipw_Init_UnusedPins+0xb0>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    592c:	9b01      	ldr	r3, [sp, #4]
    592e:	685a      	ldr	r2, [r3, #4]
    5930:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5934:	005b      	lsls	r3, r3, #1
    5936:	4413      	add	r3, r2
    5938:	881b      	ldrh	r3, [r3, #0]
    593a:	f003 021f 	and.w	r2, r3, #31
    593e:	9b01      	ldr	r3, [sp, #4]
    5940:	6859      	ldr	r1, [r3, #4]
    5942:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5946:	005b      	lsls	r3, r3, #1
    5948:	440b      	add	r3, r1
    594a:	881b      	ldrh	r3, [r3, #0]
    594c:	095b      	lsrs	r3, r3, #5
    594e:	b29b      	uxth	r3, r3
    5950:	4619      	mov	r1, r3
    5952:	4b72      	ldr	r3, [pc, #456]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5954:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5958:	2101      	movs	r1, #1
    595a:	fa01 f202 	lsl.w	r2, r1, r2
    595e:	609a      	str	r2, [r3, #8]
            }
            else
            {
                /* No action to be done */
            }
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    5960:	f007 fb70 	bl	d044 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    5964:	9b01      	ldr	r3, [sp, #4]
    5966:	685a      	ldr	r2, [r3, #4]
    5968:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    596c:	005b      	lsls	r3, r3, #1
    596e:	4413      	add	r3, r2
    5970:	881b      	ldrh	r3, [r3, #0]
    5972:	095b      	lsrs	r3, r3, #5
    5974:	b29b      	uxth	r3, r3
    5976:	461a      	mov	r2, r3
    5978:	4b68      	ldr	r3, [pc, #416]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    597a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    597e:	6959      	ldr	r1, [r3, #20]
    5980:	9b01      	ldr	r3, [sp, #4]
    5982:	685a      	ldr	r2, [r3, #4]
    5984:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5988:	005b      	lsls	r3, r3, #1
    598a:	4413      	add	r3, r2
    598c:	881b      	ldrh	r3, [r3, #0]
    598e:	f003 031f 	and.w	r3, r3, #31
    5992:	2201      	movs	r2, #1
    5994:	409a      	lsls	r2, r3
    5996:	9b01      	ldr	r3, [sp, #4]
    5998:	6858      	ldr	r0, [r3, #4]
    599a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    599e:	005b      	lsls	r3, r3, #1
    59a0:	4403      	add	r3, r0
    59a2:	881b      	ldrh	r3, [r3, #0]
    59a4:	095b      	lsrs	r3, r3, #5
    59a6:	b29b      	uxth	r3, r3
    59a8:	4618      	mov	r0, r3
    59aa:	4b5c      	ldr	r3, [pc, #368]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    59ac:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    59b0:	430a      	orrs	r2, r1
    59b2:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    59b4:	f007 fb72 	bl	d09c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
    59b8:	e086      	b.n	5ac8 <Port_Ipw_Init_UnusedPins+0x218>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    59ba:	f007 fb43 	bl	d044 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR &= ~(((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])));
    59be:	9b01      	ldr	r3, [sp, #4]
    59c0:	685a      	ldr	r2, [r3, #4]
    59c2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    59c6:	005b      	lsls	r3, r3, #1
    59c8:	4413      	add	r3, r2
    59ca:	881b      	ldrh	r3, [r3, #0]
    59cc:	095b      	lsrs	r3, r3, #5
    59ce:	b29b      	uxth	r3, r3
    59d0:	461a      	mov	r2, r3
    59d2:	4b52      	ldr	r3, [pc, #328]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    59d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    59d8:	6959      	ldr	r1, [r3, #20]
    59da:	9b01      	ldr	r3, [sp, #4]
    59dc:	685a      	ldr	r2, [r3, #4]
    59de:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    59e2:	005b      	lsls	r3, r3, #1
    59e4:	4413      	add	r3, r2
    59e6:	881b      	ldrh	r3, [r3, #0]
    59e8:	f003 031f 	and.w	r3, r3, #31
    59ec:	2201      	movs	r2, #1
    59ee:	fa02 f303 	lsl.w	r3, r2, r3
    59f2:	43da      	mvns	r2, r3
    59f4:	9b01      	ldr	r3, [sp, #4]
    59f6:	6858      	ldr	r0, [r3, #4]
    59f8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    59fc:	005b      	lsls	r3, r3, #1
    59fe:	4403      	add	r3, r0
    5a00:	881b      	ldrh	r3, [r3, #0]
    5a02:	095b      	lsrs	r3, r3, #5
    5a04:	b29b      	uxth	r3, r3
    5a06:	4618      	mov	r0, r3
    5a08:	4b44      	ldr	r3, [pc, #272]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5a0a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5a0e:	400a      	ands	r2, r1
    5a10:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    5a12:	f007 fb43 	bl	d09c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10();
    5a16:	f007 fb67 	bl	d0e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    5a1a:	9b01      	ldr	r3, [sp, #4]
    5a1c:	685a      	ldr	r2, [r3, #4]
    5a1e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5a22:	005b      	lsls	r3, r3, #1
    5a24:	4413      	add	r3, r2
    5a26:	881b      	ldrh	r3, [r3, #0]
    5a28:	095b      	lsrs	r3, r3, #5
    5a2a:	b29b      	uxth	r3, r3
    5a2c:	461a      	mov	r2, r3
    5a2e:	4b3b      	ldr	r3, [pc, #236]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5a34:	6999      	ldr	r1, [r3, #24]
    5a36:	9b01      	ldr	r3, [sp, #4]
    5a38:	685a      	ldr	r2, [r3, #4]
    5a3a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5a3e:	005b      	lsls	r3, r3, #1
    5a40:	4413      	add	r3, r2
    5a42:	881b      	ldrh	r3, [r3, #0]
    5a44:	f003 031f 	and.w	r3, r3, #31
    5a48:	2201      	movs	r2, #1
    5a4a:	fa02 f303 	lsl.w	r3, r2, r3
    5a4e:	43da      	mvns	r2, r3
    5a50:	9b01      	ldr	r3, [sp, #4]
    5a52:	6858      	ldr	r0, [r3, #4]
    5a54:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5a58:	005b      	lsls	r3, r3, #1
    5a5a:	4403      	add	r3, r0
    5a5c:	881b      	ldrh	r3, [r3, #0]
    5a5e:	095b      	lsrs	r3, r3, #5
    5a60:	b29b      	uxth	r3, r3
    5a62:	4618      	mov	r0, r3
    5a64:	4b2d      	ldr	r3, [pc, #180]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5a66:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5a6a:	400a      	ands	r2, r1
    5a6c:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP */
            if (PORT_PIN_HIGH_Z == eLocalPDDIR)
    5a6e:	9b02      	ldr	r3, [sp, #8]
    5a70:	2b03      	cmp	r3, #3
    5a72:	d127      	bne.n	5ac4 <Port_Ipw_Init_UnusedPins+0x214>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    5a74:	9b01      	ldr	r3, [sp, #4]
    5a76:	685a      	ldr	r2, [r3, #4]
    5a78:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5a7c:	005b      	lsls	r3, r3, #1
    5a7e:	4413      	add	r3, r2
    5a80:	881b      	ldrh	r3, [r3, #0]
    5a82:	095b      	lsrs	r3, r3, #5
    5a84:	b29b      	uxth	r3, r3
    5a86:	461a      	mov	r2, r3
    5a88:	4b24      	ldr	r3, [pc, #144]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5a8e:	6999      	ldr	r1, [r3, #24]
    5a90:	9b01      	ldr	r3, [sp, #4]
    5a92:	685a      	ldr	r2, [r3, #4]
    5a94:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5a98:	005b      	lsls	r3, r3, #1
    5a9a:	4413      	add	r3, r2
    5a9c:	881b      	ldrh	r3, [r3, #0]
    5a9e:	f003 031f 	and.w	r3, r3, #31
    5aa2:	2201      	movs	r2, #1
    5aa4:	409a      	lsls	r2, r3
    5aa6:	9b01      	ldr	r3, [sp, #4]
    5aa8:	6858      	ldr	r0, [r3, #4]
    5aaa:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5aae:	005b      	lsls	r3, r3, #1
    5ab0:	4403      	add	r3, r0
    5ab2:	881b      	ldrh	r3, [r3, #0]
    5ab4:	095b      	lsrs	r3, r3, #5
    5ab6:	b29b      	uxth	r3, r3
    5ab8:	4618      	mov	r0, r3
    5aba:	4b18      	ldr	r3, [pc, #96]	; (5b1c <Port_Ipw_Init_UnusedPins+0x26c>)
    5abc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5ac0:	430a      	orrs	r2, r1
    5ac2:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10();
    5ac4:	f007 fb3c 	bl	d140 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
        /* Write PCR configuration from Configuration tool */
        (Port_au32PortCiPortBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCR[GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])] = u32LocalPCR;
    5ac8:	9b01      	ldr	r3, [sp, #4]
    5aca:	685a      	ldr	r2, [r3, #4]
    5acc:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5ad0:	005b      	lsls	r3, r3, #1
    5ad2:	4413      	add	r3, r2
    5ad4:	881b      	ldrh	r3, [r3, #0]
    5ad6:	095b      	lsrs	r3, r3, #5
    5ad8:	b29b      	uxth	r3, r3
    5ada:	461a      	mov	r2, r3
    5adc:	4b10      	ldr	r3, [pc, #64]	; (5b20 <Port_Ipw_Init_UnusedPins+0x270>)
    5ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5ae2:	9a01      	ldr	r2, [sp, #4]
    5ae4:	6851      	ldr	r1, [r2, #4]
    5ae6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    5aea:	0052      	lsls	r2, r2, #1
    5aec:	440a      	add	r2, r1
    5aee:	8812      	ldrh	r2, [r2, #0]
    5af0:	f002 021f 	and.w	r2, r2, #31
    5af4:	9903      	ldr	r1, [sp, #12]
    5af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    5afa:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    5afe:	3301      	adds	r3, #1
    5b00:	f8ad 3016 	strh.w	r3, [sp, #22]
    5b04:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    5b08:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    5b0c:	429a      	cmp	r2, r3
    5b0e:	f4ff aee7 	bcc.w	58e0 <Port_Ipw_Init_UnusedPins+0x30>
    }
}
    5b12:	bf00      	nop
    5b14:	bf00      	nop
    5b16:	b007      	add	sp, #28
    5b18:	f85d fb04 	ldr.w	pc, [sp], #4
    5b1c:	0000e570 	.word	0x0000e570
    5b20:	0000e55c 	.word	0x0000e55c

00005b24 <Port_Ipw_Init>:
*/
void Port_Ipw_Init
(
    const Port_ConfigType * pConfigPtr
)
{
    5b24:	b500      	push	{lr}
    5b26:	b085      	sub	sp, #20
    5b28:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;

    uint8 u8NumDigFilterPorts          = (uint8)(pConfigPtr->u8NumDigitalFilterPorts);
    5b2a:	9b01      	ldr	r3, [sp, #4]
    5b2c:	7c1b      	ldrb	r3, [r3, #16]
    5b2e:	f88d 300d 	strb.w	r3, [sp, #13]
    uint8 u8Port;

    /* Initialize all configured digital filter ports. Use u16PinIndex variable as counter, even if we loop on a uint8 variable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    5b32:	2300      	movs	r3, #0
    5b34:	f8ad 300e 	strh.w	r3, [sp, #14]
    5b38:	e035      	b.n	5ba6 <Port_Ipw_Init+0x82>
    {
        u8Port = pConfigPtr->pDigitalFilterConfig[u16PinIndex].u8Port;
    5b3a:	9b01      	ldr	r3, [sp, #4]
    5b3c:	695a      	ldr	r2, [r3, #20]
    5b3e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    5b42:	00db      	lsls	r3, r3, #3
    5b44:	4413      	add	r3, r2
    5b46:	781b      	ldrb	r3, [r3, #0]
    5b48:	f88d 300c 	strb.w	r3, [sp, #12]

        /* Set digital filter clock and width for the current port */
        Port_Ci_Port_Ip_ConfigDigitalFilter(Port_au32PortCiPortBaseAddr[u8Port], &(pConfigPtr->pDigitalFilterConfig[u16PinIndex]));
    5b4c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    5b50:	4a1f      	ldr	r2, [pc, #124]	; (5bd0 <Port_Ipw_Init+0xac>)
    5b52:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    5b56:	9b01      	ldr	r3, [sp, #4]
    5b58:	695a      	ldr	r2, [r3, #20]
    5b5a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    5b5e:	00db      	lsls	r3, r3, #3
    5b60:	4413      	add	r3, r2
    5b62:	4619      	mov	r1, r3
    5b64:	f7ff fe39 	bl	57da <Port_Ci_Port_Ip_ConfigDigitalFilter>
        /* Enable digital filter for the pins selected by the user for the current port */
        SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15();
    5b68:	f007 fc58 	bl	d41c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>
        (Port_au32PortCiPortBaseAddr[u8Port])->DFER |= (uint32)(pConfigPtr->pDigitalFilterConfig[u16PinIndex].u32PinMask);
    5b6c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    5b70:	4a17      	ldr	r2, [pc, #92]	; (5bd0 <Port_Ipw_Init+0xac>)
    5b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5b76:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
    5b7a:	9b01      	ldr	r3, [sp, #4]
    5b7c:	695a      	ldr	r2, [r3, #20]
    5b7e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    5b82:	00db      	lsls	r3, r3, #3
    5b84:	4413      	add	r3, r2
    5b86:	685a      	ldr	r2, [r3, #4]
    5b88:	f89d 300c 	ldrb.w	r3, [sp, #12]
    5b8c:	4810      	ldr	r0, [pc, #64]	; (5bd0 <Port_Ipw_Init+0xac>)
    5b8e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    5b92:	430a      	orrs	r2, r1
    5b94:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15();
    5b98:	f007 fc6c 	bl	d474 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    5b9c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    5ba0:	3301      	adds	r3, #1
    5ba2:	f8ad 300e 	strh.w	r3, [sp, #14]
    5ba6:	f89d 300d 	ldrb.w	r3, [sp, #13]
    5baa:	b29b      	uxth	r3, r3
    5bac:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5bb0:	429a      	cmp	r2, r3
    5bb2:	d3c2      	bcc.n	5b3a <Port_Ipw_Init+0x16>
    }

    (void)Port_Ci_Port_Ip_Init(NUM_OF_CONFIGURED_PINS, pConfigPtr->IpConfigPtr);
    5bb4:	9b01      	ldr	r3, [sp, #4]
    5bb6:	6a1b      	ldr	r3, [r3, #32]
    5bb8:	4619      	mov	r1, r3
    5bba:	2003      	movs	r0, #3
    5bbc:	f7ff fd98 	bl	56f0 <Port_Ci_Port_Ip_Init>

    /* Initialize All Unused Port Pins */
    Port_Ipw_Init_UnusedPins(pConfigPtr);
    5bc0:	9801      	ldr	r0, [sp, #4]
    5bc2:	f7ff fe75 	bl	58b0 <Port_Ipw_Init_UnusedPins>
#endif /* ((STD_ON == PORT_SET_PIN_DIRECTION_API) || (STD_ON == PORT_SET_PIN_MODE_API) ||         \
           (defined(PORT_SET_2_PINS_DIRECTION_API) && (STD_ON == PORT_SET_2_PINS_DIRECTION_API))  \
          ) */
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

}
    5bc6:	bf00      	nop
    5bc8:	b005      	add	sp, #20
    5bca:	f85d fb04 	ldr.w	pc, [sp], #4
    5bce:	bf00      	nop
    5bd0:	0000e55c 	.word	0x0000e55c

00005bd4 <Port_Ipw_RefreshPortDirection>:
*/
void Port_Ipw_RefreshPortDirection
(
    const Port_ConfigType * pConfigPtr
)
{
    5bd4:	b500      	push	{lr}
    5bd6:	b085      	sub	sp, #20
    5bd8:	9001      	str	r0, [sp, #4]
    uint16 u16NumPins = pConfigPtr->u16NumPins;
    5bda:	9b01      	ldr	r3, [sp, #4]
    5bdc:	881b      	ldrh	r3, [r3, #0]
    5bde:	f8ad 300c 	strh.w	r3, [sp, #12]
    /* Index of the port table */
    uint16 u16PinIndex;
    uint16 PinPad;

    /* Initialize All Configured Port Pins that aren't direction changable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    5be2:	2300      	movs	r3, #0
    5be4:	f8ad 300e 	strh.w	r3, [sp, #14]
    5be8:	e0d2      	b.n	5d90 <Port_Ipw_RefreshPortDirection+0x1bc>
    {
        if (FALSE == pConfigPtr->pUsedPadConfig[u16PinIndex].bDC)
    5bea:	9b01      	ldr	r3, [sp, #4]
    5bec:	68d9      	ldr	r1, [r3, #12]
    5bee:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5bf2:	4613      	mov	r3, r2
    5bf4:	009b      	lsls	r3, r3, #2
    5bf6:	4413      	add	r3, r2
    5bf8:	009b      	lsls	r3, r3, #2
    5bfa:	440b      	add	r3, r1
    5bfc:	7c5b      	ldrb	r3, [r3, #17]
    5bfe:	f083 0301 	eor.w	r3, r3, #1
    5c02:	b2db      	uxtb	r3, r3
    5c04:	2b00      	cmp	r3, #0
    5c06:	f000 80be 	beq.w	5d86 <Port_Ipw_RefreshPortDirection+0x1b2>
        {
            /* On this platform we can only determine direction for the pins initialy configured as GPIOs */
            if (TRUE == pConfigPtr->pUsedPadConfig[u16PinIndex].bGPIO)
    5c0a:	9b01      	ldr	r3, [sp, #4]
    5c0c:	68d9      	ldr	r1, [r3, #12]
    5c0e:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5c12:	4613      	mov	r3, r2
    5c14:	009b      	lsls	r3, r3, #2
    5c16:	4413      	add	r3, r2
    5c18:	009b      	lsls	r3, r3, #2
    5c1a:	440b      	add	r3, r1
    5c1c:	7c1b      	ldrb	r3, [r3, #16]
    5c1e:	2b00      	cmp	r3, #0
    5c20:	f000 80b1 	beq.w	5d86 <Port_Ipw_RefreshPortDirection+0x1b2>
            {
                /* Point to the Port Pin MSCR register address*/
                PinPad = pConfigPtr->pUsedPadConfig[u16PinIndex].Pin;
    5c24:	9b01      	ldr	r3, [sp, #4]
    5c26:	68d9      	ldr	r1, [r3, #12]
    5c28:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5c2c:	4613      	mov	r3, r2
    5c2e:	009b      	lsls	r3, r3, #2
    5c30:	4413      	add	r3, r2
    5c32:	009b      	lsls	r3, r3, #2
    5c34:	440b      	add	r3, r1
    5c36:	881b      	ldrh	r3, [r3, #0]
    5c38:	f8ad 300a 	strh.w	r3, [sp, #10]

                /* Configures Port Pin as Output */
                if (PORT_PIN_OUT == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    5c3c:	9b01      	ldr	r3, [sp, #4]
    5c3e:	68d9      	ldr	r1, [r3, #12]
    5c40:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5c44:	4613      	mov	r3, r2
    5c46:	009b      	lsls	r3, r3, #2
    5c48:	4413      	add	r3, r2
    5c4a:	009b      	lsls	r3, r3, #2
    5c4c:	440b      	add	r3, r1
    5c4e:	68db      	ldr	r3, [r3, #12]
    5c50:	2b02      	cmp	r3, #2
    5c52:	d11d      	bne.n	5c90 <Port_Ipw_RefreshPortDirection+0xbc>
                {
                    /* Configure the pin direction as output in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    5c54:	f007 fd2a 	bl	d6ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    5c58:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5c5c:	095b      	lsrs	r3, r3, #5
    5c5e:	b29b      	uxth	r3, r3
    5c60:	461a      	mov	r2, r3
    5c62:	4b51      	ldr	r3, [pc, #324]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5c68:	6959      	ldr	r1, [r3, #20]
    5c6a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5c6e:	f003 031f 	and.w	r3, r3, #31
    5c72:	2201      	movs	r2, #1
    5c74:	409a      	lsls	r2, r3
    5c76:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5c7a:	095b      	lsrs	r3, r3, #5
    5c7c:	b29b      	uxth	r3, r3
    5c7e:	4618      	mov	r0, r3
    5c80:	4b49      	ldr	r3, [pc, #292]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5c82:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5c86:	430a      	orrs	r2, r1
    5c88:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    5c8a:	f007 fd3b 	bl	d704 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
    5c8e:	e07a      	b.n	5d86 <Port_Ipw_RefreshPortDirection+0x1b2>
                }
                /* Configures Port Pin as Input or High-Z*/
                else if ((PORT_PIN_IN == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir) || (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir))
    5c90:	9b01      	ldr	r3, [sp, #4]
    5c92:	68d9      	ldr	r1, [r3, #12]
    5c94:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5c98:	4613      	mov	r3, r2
    5c9a:	009b      	lsls	r3, r3, #2
    5c9c:	4413      	add	r3, r2
    5c9e:	009b      	lsls	r3, r3, #2
    5ca0:	440b      	add	r3, r1
    5ca2:	68db      	ldr	r3, [r3, #12]
    5ca4:	2b01      	cmp	r3, #1
    5ca6:	d00b      	beq.n	5cc0 <Port_Ipw_RefreshPortDirection+0xec>
    5ca8:	9b01      	ldr	r3, [sp, #4]
    5caa:	68d9      	ldr	r1, [r3, #12]
    5cac:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5cb0:	4613      	mov	r3, r2
    5cb2:	009b      	lsls	r3, r3, #2
    5cb4:	4413      	add	r3, r2
    5cb6:	009b      	lsls	r3, r3, #2
    5cb8:	440b      	add	r3, r1
    5cba:	68db      	ldr	r3, [r3, #12]
    5cbc:	2b03      	cmp	r3, #3
    5cbe:	d162      	bne.n	5d86 <Port_Ipw_RefreshPortDirection+0x1b2>
                {
                    /* Configure the pin direction as input in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    5cc0:	f007 fcf4 	bl	d6ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    5cc4:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5cc8:	095b      	lsrs	r3, r3, #5
    5cca:	b29b      	uxth	r3, r3
    5ccc:	461a      	mov	r2, r3
    5cce:	4b36      	ldr	r3, [pc, #216]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5cd4:	6959      	ldr	r1, [r3, #20]
    5cd6:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5cda:	f003 031f 	and.w	r3, r3, #31
    5cde:	2201      	movs	r2, #1
    5ce0:	fa02 f303 	lsl.w	r3, r2, r3
    5ce4:	43da      	mvns	r2, r3
    5ce6:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5cea:	095b      	lsrs	r3, r3, #5
    5cec:	b29b      	uxth	r3, r3
    5cee:	4618      	mov	r0, r3
    5cf0:	4b2d      	ldr	r3, [pc, #180]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5cf2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5cf6:	400a      	ands	r2, r1
    5cf8:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    5cfa:	f007 fd03 	bl	d704 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20();
    5cfe:	f007 fd27 	bl	d750 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    5d02:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d06:	095b      	lsrs	r3, r3, #5
    5d08:	b29b      	uxth	r3, r3
    5d0a:	461a      	mov	r2, r3
    5d0c:	4b26      	ldr	r3, [pc, #152]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5d12:	6999      	ldr	r1, [r3, #24]
    5d14:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d18:	f003 031f 	and.w	r3, r3, #31
    5d1c:	2201      	movs	r2, #1
    5d1e:	fa02 f303 	lsl.w	r3, r2, r3
    5d22:	43da      	mvns	r2, r3
    5d24:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d28:	095b      	lsrs	r3, r3, #5
    5d2a:	b29b      	uxth	r3, r3
    5d2c:	4618      	mov	r0, r3
    5d2e:	4b1e      	ldr	r3, [pc, #120]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5d30:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5d34:	400a      	ands	r2, r1
    5d36:	619a      	str	r2, [r3, #24]

                    /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
                    if (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    5d38:	9b01      	ldr	r3, [sp, #4]
    5d3a:	68d9      	ldr	r1, [r3, #12]
    5d3c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5d40:	4613      	mov	r3, r2
    5d42:	009b      	lsls	r3, r3, #2
    5d44:	4413      	add	r3, r2
    5d46:	009b      	lsls	r3, r3, #2
    5d48:	440b      	add	r3, r1
    5d4a:	68db      	ldr	r3, [r3, #12]
    5d4c:	2b03      	cmp	r3, #3
    5d4e:	d118      	bne.n	5d82 <Port_Ipw_RefreshPortDirection+0x1ae>
                    {
                        (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    5d50:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d54:	095b      	lsrs	r3, r3, #5
    5d56:	b29b      	uxth	r3, r3
    5d58:	461a      	mov	r2, r3
    5d5a:	4b13      	ldr	r3, [pc, #76]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5d60:	6999      	ldr	r1, [r3, #24]
    5d62:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d66:	f003 031f 	and.w	r3, r3, #31
    5d6a:	2201      	movs	r2, #1
    5d6c:	409a      	lsls	r2, r3
    5d6e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    5d72:	095b      	lsrs	r3, r3, #5
    5d74:	b29b      	uxth	r3, r3
    5d76:	4618      	mov	r0, r3
    5d78:	4b0b      	ldr	r3, [pc, #44]	; (5da8 <Port_Ipw_RefreshPortDirection+0x1d4>)
    5d7a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    5d7e:	430a      	orrs	r2, r1
    5d80:	619a      	str	r2, [r3, #24]
                    }
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20();
    5d82:	f007 fd11 	bl	d7a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    5d86:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    5d8a:	3301      	adds	r3, #1
    5d8c:	f8ad 300e 	strh.w	r3, [sp, #14]
    5d90:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    5d94:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    5d98:	429a      	cmp	r2, r3
    5d9a:	f4ff af26 	bcc.w	5bea <Port_Ipw_RefreshPortDirection+0x16>
                    /* Do nothing. Else branch present in order to avoid MISRA's violations */
                }
            }
        }
    }
}
    5d9e:	bf00      	nop
    5da0:	bf00      	nop
    5da2:	b005      	add	sp, #20
    5da4:	f85d fb04 	ldr.w	pc, [sp], #4
    5da8:	0000e570 	.word	0x0000e570

00005dac <Can_IsControllersBusy>:
        }
    }
#endif /* CAN_43_FLEXCAN_MAINFUNCTION_MULTIPLE_READ == STD_ON */

static boolean Can_IsControllersBusy(uint32 u32CoreId)
{
    5dac:	b084      	sub	sp, #16
    5dae:	9001      	str	r0, [sp, #4]
    boolean bCtrlBusy = FALSE;
    5db0:	2300      	movs	r3, #0
    5db2:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 u8ControllerID = 0U;
    5db6:	2300      	movs	r3, #0
    5db8:	f88d 300e 	strb.w	r3, [sp, #14]

    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5dbc:	2300      	movs	r3, #0
    5dbe:	f88d 300e 	strb.w	r3, [sp, #14]
    5dc2:	e01b      	b.n	5dfc <Can_IsControllersBusy+0x50>
    {
        if (NULL_PTR != (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID])
    5dc4:	4a12      	ldr	r2, [pc, #72]	; (5e10 <Can_IsControllersBusy+0x64>)
    5dc6:	9b01      	ldr	r3, [sp, #4]
    5dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5dcc:	695a      	ldr	r2, [r3, #20]
    5dce:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5dd2:	009b      	lsls	r3, r3, #2
    5dd4:	4413      	add	r3, r2
    5dd6:	681b      	ldr	r3, [r3, #0]
    5dd8:	2b00      	cmp	r3, #0
    5dda:	d00a      	beq.n	5df2 <Can_IsControllersBusy+0x46>
        {
            if (CAN_CS_UNINIT != Can_eControllerState[u8ControllerID])
    5ddc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5de0:	4a0c      	ldr	r2, [pc, #48]	; (5e14 <Can_IsControllersBusy+0x68>)
    5de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5de6:	2b00      	cmp	r3, #0
    5de8:	d003      	beq.n	5df2 <Can_IsControllersBusy+0x46>
                *   The function Can_Init shall raise the error CAN_E_TRANSITION if the CAN
                *   controllers are not in state UNINIT.
                */
                (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_INIT, CAN_43_FLEXCAN_E_TRANSITION);
            #endif
                bCtrlBusy = TRUE;
    5dea:	2301      	movs	r3, #1
    5dec:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    5df0:	e008      	b.n	5e04 <Can_IsControllersBusy+0x58>
    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5df2:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5df6:	3301      	adds	r3, #1
    5df8:	f88d 300e 	strb.w	r3, [sp, #14]
    5dfc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e00:	2b00      	cmp	r3, #0
    5e02:	d0df      	beq.n	5dc4 <Can_IsControllersBusy+0x18>
            }
        }
    }

    return bCtrlBusy;
    5e04:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    5e08:	4618      	mov	r0, r3
    5e0a:	b004      	add	sp, #16
    5e0c:	4770      	bx	lr
    5e0e:	bf00      	nop
    5e10:	1fff8cf8 	.word	0x1fff8cf8
    5e14:	1fff8cf4 	.word	0x1fff8cf4

00005e18 <Can_InitControllers>:

static void Can_InitControllers(uint32 u32CoreId)
{
    5e18:	b500      	push	{lr}
    5e1a:	b085      	sub	sp, #20
    5e1c:	9001      	str	r0, [sp, #4]
    boolean bCtrlBusy = FALSE;
    5e1e:	2300      	movs	r3, #0
    5e20:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 u8ControllerID = 0U;
    5e24:	2300      	movs	r3, #0
    5e26:	f88d 300e 	strb.w	r3, [sp, #14]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    5e2a:	2300      	movs	r3, #0
    5e2c:	9302      	str	r3, [sp, #8]

    /* Loop through all Can controllers configured based CanControllerId parameter. */
    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5e2e:	2300      	movs	r3, #0
    5e30:	f88d 300e 	strb.w	r3, [sp, #14]
    5e34:	e035      	b.n	5ea2 <Can_InitControllers+0x8a>
    {
        if (NULL_PTR != (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID])
    5e36:	4a30      	ldr	r2, [pc, #192]	; (5ef8 <Can_InitControllers+0xe0>)
    5e38:	9b01      	ldr	r3, [sp, #4]
    5e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5e3e:	695a      	ldr	r2, [r3, #20]
    5e40:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e44:	009b      	lsls	r3, r3, #2
    5e46:	4413      	add	r3, r2
    5e48:	681b      	ldr	r3, [r3, #0]
    5e4a:	2b00      	cmp	r3, #0
    5e4c:	d024      	beq.n	5e98 <Can_InitControllers+0x80>
        {
            Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    5e4e:	4a2a      	ldr	r2, [pc, #168]	; (5ef8 <Can_InitControllers+0xe0>)
    5e50:	9b01      	ldr	r3, [sp, #4]
    5e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5e56:	695a      	ldr	r2, [r3, #20]
    5e58:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e5c:	009b      	lsls	r3, r3, #2
    5e5e:	4413      	add	r3, r2
    5e60:	681b      	ldr	r3, [r3, #0]
    5e62:	9302      	str	r3, [sp, #8]
            /* The initialization is skipped for the controllers that are not enabled. */
            if (TRUE == Can_pController->Can_bActivation)
    5e64:	9b02      	ldr	r3, [sp, #8]
    5e66:	7a1b      	ldrb	r3, [r3, #8]
    5e68:	2b00      	cmp	r3, #0
    5e6a:	d015      	beq.n	5e98 <Can_InitControllers+0x80>
                */
            #if ((CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON) || (CAN_43_FLEXCAN_DUAL_CLOCK_MODE == STD_ON))
                Can_au16BaudrateIDConfig[u8ControllerID] = Can_pController->Can_u16DefaultBaudrateID;
            #endif
                /* Reset interrupt level to default value after re-init */
                Can_au8DisableInterruptLevel[u8ControllerID] = 0U;
    5e6c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e70:	4a22      	ldr	r2, [pc, #136]	; (5efc <Can_InitControllers+0xe4>)
    5e72:	2100      	movs	r1, #0
    5e74:	54d1      	strb	r1, [r2, r3]
            #if (CAN_43_FLEXCAN_PUBLIC_ICOM_SUPPORT == STD_ON)
                Can_apxCtrlConfigIcomIndex[u8ControllerID] = NULL_PTR;
            #endif
                /* Init the controller */
                if ((Std_ReturnType)E_OK == Can_43_FLEXCAN_Ipw_Init(Can_pController))
    5e76:	9802      	ldr	r0, [sp, #8]
    5e78:	f000 ff78 	bl	6d6c <Can_43_FLEXCAN_Ipw_Init>
    5e7c:	4603      	mov	r3, r0
    5e7e:	2b00      	cmp	r3, #0
    5e80:	d106      	bne.n	5e90 <Can_InitControllers+0x78>
                {
                    Can_eControllerState[u8ControllerID] = CAN_CS_STOPPED;
    5e82:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e86:	4a1e      	ldr	r2, [pc, #120]	; (5f00 <Can_InitControllers+0xe8>)
    5e88:	2102      	movs	r1, #2
    5e8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    5e8e:	e003      	b.n	5e98 <Can_InitControllers+0x80>
                else
                {
                    #if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_INIT, CAN_43_FLEXCAN_E_INIT_FAILED);
                    #endif
                    bCtrlBusy = TRUE;
    5e90:	2301      	movs	r3, #1
    5e92:	f88d 300f 	strb.w	r3, [sp, #15]
                    break;
    5e96:	e008      	b.n	5eaa <Can_InitControllers+0x92>
    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5e98:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5e9c:	3301      	adds	r3, #1
    5e9e:	f88d 300e 	strb.w	r3, [sp, #14]
    5ea2:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5ea6:	2b00      	cmp	r3, #0
    5ea8:	d0c5      	beq.n	5e36 <Can_InitControllers+0x1e>
    }
    /*
    *  [SWS_Can_00246] After initializing all controllers inside the HW Unit, the function Can_Init
    *   shall change the module state to CAN_READY.
    */
    if (TRUE == bCtrlBusy)
    5eaa:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5eae:	2b00      	cmp	r3, #0
    5eb0:	d01e      	beq.n	5ef0 <Can_InitControllers+0xd8>
    {
        /* Init failed due to one or more controllers failed, reset status of all  core's current controllers */
        for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5eb2:	2300      	movs	r3, #0
    5eb4:	f88d 300e 	strb.w	r3, [sp, #14]
    5eb8:	e016      	b.n	5ee8 <Can_InitControllers+0xd0>
        {
            if (NULL_PTR != (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID])
    5eba:	4a0f      	ldr	r2, [pc, #60]	; (5ef8 <Can_InitControllers+0xe0>)
    5ebc:	9b01      	ldr	r3, [sp, #4]
    5ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5ec2:	695a      	ldr	r2, [r3, #20]
    5ec4:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5ec8:	009b      	lsls	r3, r3, #2
    5eca:	4413      	add	r3, r2
    5ecc:	681b      	ldr	r3, [r3, #0]
    5ece:	2b00      	cmp	r3, #0
    5ed0:	d005      	beq.n	5ede <Can_InitControllers+0xc6>
            {
                Can_eControllerState[u8ControllerID] = CAN_CS_UNINIT;
    5ed2:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5ed6:	4a0a      	ldr	r2, [pc, #40]	; (5f00 <Can_InitControllers+0xe8>)
    5ed8:	2100      	movs	r1, #0
    5eda:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5ede:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5ee2:	3301      	adds	r3, #1
    5ee4:	f88d 300e 	strb.w	r3, [sp, #14]
    5ee8:	f89d 300e 	ldrb.w	r3, [sp, #14]
    5eec:	2b00      	cmp	r3, #0
    5eee:	d0e4      	beq.n	5eba <Can_InitControllers+0xa2>
    else
    {
        Can_eDriverStatus[u32CoreId] = CAN_43_FLEXCAN_READY;
    }
#endif
}
    5ef0:	bf00      	nop
    5ef2:	b005      	add	sp, #20
    5ef4:	f85d fb04 	ldr.w	pc, [sp], #4
    5ef8:	1fff8cf8 	.word	0x1fff8cf8
    5efc:	1fff8cf0 	.word	0x1fff8cf0
    5f00:	1fff8cf4 	.word	0x1fff8cf4

00005f04 <Can_DeInitControllers>:
    return bResult;
}
#endif

static void Can_DeInitControllers(uint32 u32CoreId)
{
    5f04:	b500      	push	{lr}
    5f06:	b085      	sub	sp, #20
    5f08:	9001      	str	r0, [sp, #4]
    uint8 u8ControllerID = 0U;
    5f0a:	2300      	movs	r3, #0
    5f0c:	f88d 300f 	strb.w	r3, [sp, #15]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    5f10:	2300      	movs	r3, #0
    5f12:	9302      	str	r3, [sp, #8]

    /* Loop through all Can controllers configured based CanControllerId parameter. */
    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5f14:	2300      	movs	r3, #0
    5f16:	f88d 300f 	strb.w	r3, [sp, #15]
    5f1a:	e028      	b.n	5f6e <Can_DeInitControllers+0x6a>
    {
        if (NULL_PTR != (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID])
    5f1c:	4a18      	ldr	r2, [pc, #96]	; (5f80 <Can_DeInitControllers+0x7c>)
    5f1e:	9b01      	ldr	r3, [sp, #4]
    5f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5f24:	695a      	ldr	r2, [r3, #20]
    5f26:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5f2a:	009b      	lsls	r3, r3, #2
    5f2c:	4413      	add	r3, r2
    5f2e:	681b      	ldr	r3, [r3, #0]
    5f30:	2b00      	cmp	r3, #0
    5f32:	d017      	beq.n	5f64 <Can_DeInitControllers+0x60>
        {
            Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    5f34:	4a12      	ldr	r2, [pc, #72]	; (5f80 <Can_DeInitControllers+0x7c>)
    5f36:	9b01      	ldr	r3, [sp, #4]
    5f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5f3c:	695a      	ldr	r2, [r3, #20]
    5f3e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5f42:	009b      	lsls	r3, r3, #2
    5f44:	4413      	add	r3, r2
    5f46:	681b      	ldr	r3, [r3, #0]
    5f48:	9302      	str	r3, [sp, #8]
            /* The initialization is skipped for the controllers that are not enabled. */
            if (TRUE == Can_pController->Can_bActivation)
    5f4a:	9b02      	ldr	r3, [sp, #8]
    5f4c:	7a1b      	ldrb	r3, [r3, #8]
    5f4e:	2b00      	cmp	r3, #0
    5f50:	d008      	beq.n	5f64 <Can_DeInitControllers+0x60>
            {
                Can_eControllerState[u8ControllerID] = CAN_CS_UNINIT;
    5f52:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5f56:	4a0b      	ldr	r2, [pc, #44]	; (5f84 <Can_DeInitControllers+0x80>)
    5f58:	2100      	movs	r1, #0
    5f5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                Can_43_FLEXCAN_Ipw_DeInit(Can_pController);
    5f5e:	9802      	ldr	r0, [sp, #8]
    5f60:	f001 f80a 	bl	6f78 <Can_43_FLEXCAN_Ipw_DeInit>
    for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5f64:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5f68:	3301      	adds	r3, #1
    5f6a:	f88d 300f 	strb.w	r3, [sp, #15]
    5f6e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    5f72:	2b00      	cmp	r3, #0
    5f74:	d0d2      	beq.n	5f1c <Can_DeInitControllers+0x18>
            }
        }
    }
}
    5f76:	bf00      	nop
    5f78:	bf00      	nop
    5f7a:	b005      	add	sp, #20
    5f7c:	f85d fb04 	ldr.w	pc, [sp], #4
    5f80:	1fff8cf8 	.word	0x1fff8cf8
    5f84:	1fff8cf4 	.word	0x1fff8cf4

00005f88 <Can_43_FLEXCAN_Init>:
* @api
*/

/* implements     Can_Init_Activity */
void Can_43_FLEXCAN_Init(const Can_43_FLEXCAN_ConfigType * Config)
{
    5f88:	b500      	push	{lr}
    5f8a:	b085      	sub	sp, #20
    5f8c:	9001      	str	r0, [sp, #4]
    uint32 u32CoreId = 0U;
    5f8e:	2300      	movs	r3, #0
    5f90:	9303      	str	r3, [sp, #12]
    boolean bCtrlBusy = FALSE;
    5f92:	2300      	movs	r3, #0
    5f94:	f88d 300b 	strb.w	r3, [sp, #11]
#if (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON)
    boolean bValidCoreID = FALSE;
#endif

    u32CoreId = Can_GetCoreID();
    5f98:	2300      	movs	r3, #0
    5f9a:	9303      	str	r3, [sp, #12]
        #if (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON)
            if (u32CoreId == Config->Can_u32CoreID)
            {
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
                /* Copy pointer to current Can Driver configuration. */
                Can_apxConfig[u32CoreId] = Config;
    5f9c:	490c      	ldr	r1, [pc, #48]	; (5fd0 <Can_43_FLEXCAN_Init+0x48>)
    5f9e:	9b03      	ldr	r3, [sp, #12]
    5fa0:	9a01      	ldr	r2, [sp, #4]
    5fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (TRUE == bValidCoreID)
            {
#endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
                /* Fault Injection point to allow to test SWS_Can_00408 */
                MCAL_FAULT_INJECTION_POINT(CAN_FIP_1_CHANGE_DRIVER_TO_UNINITIALIZED);
                bCtrlBusy = Can_IsControllersBusy(u32CoreId);
    5fa6:	9803      	ldr	r0, [sp, #12]
    5fa8:	f7ff ff00 	bl	5dac <Can_IsControllersBusy>
    5fac:	4603      	mov	r3, r0
    5fae:	f88d 300b 	strb.w	r3, [sp, #11]
                if (FALSE == bCtrlBusy)
    5fb2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    5fb6:	f083 0301 	eor.w	r3, r3, #1
    5fba:	b2db      	uxtb	r3, r3
    5fbc:	2b00      	cmp	r3, #0
    5fbe:	d002      	beq.n	5fc6 <Can_43_FLEXCAN_Init+0x3e>
                {
                    Can_InitControllers(u32CoreId);
    5fc0:	9803      	ldr	r0, [sp, #12]
    5fc2:	f7ff ff29 	bl	5e18 <Can_InitControllers>

#if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
        }
    }
#endif /* (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON) */
}
    5fc6:	bf00      	nop
    5fc8:	b005      	add	sp, #20
    5fca:	f85d fb04 	ldr.w	pc, [sp], #4
    5fce:	bf00      	nop
    5fd0:	1fff8cf8 	.word	0x1fff8cf8

00005fd4 <Can_43_FLEXCAN_DeInit>:
* @post           Can_DeInit shall de-initialize all the controllers and set the driver in UNINIT state.
*
*/
/* implements     Can_DeInit_Activity */
void Can_43_FLEXCAN_DeInit(void)
{
    5fd4:	b500      	push	{lr}
    5fd6:	b083      	sub	sp, #12
    /* Variable for indexing the controllers. */
    uint8 u8ControllerID = 0U;
    5fd8:	2300      	movs	r3, #0
    5fda:	f88d 3007 	strb.w	r3, [sp, #7]
    boolean bCtrlBusy = FALSE;
    5fde:	2300      	movs	r3, #0
    5fe0:	f88d 3006 	strb.w	r3, [sp, #6]
    uint32 u32CoreId = 0U;
    5fe4:	2300      	movs	r3, #0
    5fe6:	9300      	str	r3, [sp, #0]

    u32CoreId = Can_GetCoreID();
    5fe8:	2300      	movs	r3, #0
    5fea:	9300      	str	r3, [sp, #0]
    }
    else
    {
#endif
        /* Loop through all Can controllers configured based CanControllerId parameter. */
        for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    5fec:	2300      	movs	r3, #0
    5fee:	f88d 3007 	strb.w	r3, [sp, #7]
    5ff2:	e01b      	b.n	602c <Can_43_FLEXCAN_DeInit+0x58>
        {
            if (NULL_PTR != (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID])
    5ff4:	4a19      	ldr	r2, [pc, #100]	; (605c <Can_43_FLEXCAN_DeInit+0x88>)
    5ff6:	9b00      	ldr	r3, [sp, #0]
    5ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5ffc:	695a      	ldr	r2, [r3, #20]
    5ffe:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6002:	009b      	lsls	r3, r3, #2
    6004:	4413      	add	r3, r2
    6006:	681b      	ldr	r3, [r3, #0]
    6008:	2b00      	cmp	r3, #0
    600a:	d00a      	beq.n	6022 <Can_43_FLEXCAN_DeInit+0x4e>
            {
                if (CAN_CS_STARTED == Can_eControllerState[u8ControllerID])
    600c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6010:	4a13      	ldr	r2, [pc, #76]	; (6060 <Can_43_FLEXCAN_DeInit+0x8c>)
    6012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6016:	2b01      	cmp	r3, #1
    6018:	d103      	bne.n	6022 <Can_43_FLEXCAN_DeInit+0x4e>
                    *   if any of the CAN controllers is in state STARTED.
                    */
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, (uint8)CAN_43_FLEXCAN_INSTANCE, (uint8)CAN_43_FLEXCAN_SID_DEINIT, (uint8)CAN_43_FLEXCAN_E_TRANSITION);
                #endif
                    /* Controller is busy */
                    bCtrlBusy =  TRUE;
    601a:	2301      	movs	r3, #1
    601c:	f88d 3006 	strb.w	r3, [sp, #6]
                    /* Skipping the loop if any of Can Controller is in state STARTED */
                    break;
    6020:	e008      	b.n	6034 <Can_43_FLEXCAN_DeInit+0x60>
        for (u8ControllerID = 0U; u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT; u8ControllerID++)
    6022:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6026:	3301      	adds	r3, #1
    6028:	f88d 3007 	strb.w	r3, [sp, #7]
    602c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6030:	2b00      	cmp	r3, #0
    6032:	d0df      	beq.n	5ff4 <Can_43_FLEXCAN_DeInit+0x20>
                }
            }
        }
        /* All Controllers are not busy */
        if (FALSE == bCtrlBusy)
    6034:	f89d 3006 	ldrb.w	r3, [sp, #6]
    6038:	f083 0301 	eor.w	r3, r3, #1
    603c:	b2db      	uxtb	r3, r3
    603e:	2b00      	cmp	r3, #0
    6040:	d007      	beq.n	6052 <Can_43_FLEXCAN_DeInit+0x7e>
            *   [SWS_Can_91010] The function Can_DeInit shall change the module state to
            *   CAN_UNINIT before de-initializing all controllers inside the HW unit
            */
            Can_eDriverStatus[u32CoreId] = CAN_43_FLEXCAN_UNINIT;
        #endif
            Can_DeInitControllers(u32CoreId);
    6042:	9800      	ldr	r0, [sp, #0]
    6044:	f7ff ff5e 	bl	5f04 <Can_DeInitControllers>
            Can_apxConfig[u32CoreId] = NULL_PTR;
    6048:	4a04      	ldr	r2, [pc, #16]	; (605c <Can_43_FLEXCAN_DeInit+0x88>)
    604a:	9b00      	ldr	r3, [sp, #0]
    604c:	2100      	movs	r1, #0
    604e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }
#if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
    }
#endif
}
    6052:	bf00      	nop
    6054:	b003      	add	sp, #12
    6056:	f85d fb04 	ldr.w	pc, [sp], #4
    605a:	bf00      	nop
    605c:	1fff8cf8 	.word	0x1fff8cf8
    6060:	1fff8cf4 	.word	0x1fff8cf4

00006064 <Can_43_FLEXCAN_SetControllerMode>:
*
* @api
*/
/* implements     Can_SetControllerMode_Activity */
Std_ReturnType Can_43_FLEXCAN_SetControllerMode(uint8 Controller, Can_ControllerStateType Transition)
{
    6064:	b500      	push	{lr}
    6066:	b087      	sub	sp, #28
    6068:	4603      	mov	r3, r0
    606a:	9100      	str	r1, [sp, #0]
    606c:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType eRetVal = E_NOT_OK;
    6070:	2301      	movs	r3, #1
    6072:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32CoreId = 0U;
    6076:	2300      	movs	r3, #0
    6078:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    607a:	2300      	movs	r3, #0
    607c:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    607e:	2300      	movs	r3, #0
    6080:	9304      	str	r3, [sp, #16]
#if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
    if (TRUE == Can_ValidateController(u32CoreId, Controller, CAN_43_FLEXCAN_SID_SET_CONTROLLER_MODE))
    {
#endif
                Can_pController = (const Can_43_FLEXCAN_ControllerConfigType *)(Can_apxConfig[u32CoreId])->Can_ppController[Controller];
    6082:	4a47      	ldr	r2, [pc, #284]	; (61a0 <Can_43_FLEXCAN_SetControllerMode+0x13c>)
    6084:	9b04      	ldr	r3, [sp, #16]
    6086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    608a:	695a      	ldr	r2, [r3, #20]
    608c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6090:	009b      	lsls	r3, r3, #2
    6092:	4413      	add	r3, r2
    6094:	681b      	ldr	r3, [r3, #0]
    6096:	9303      	str	r3, [sp, #12]
                /*
                *   [SWS_Can_00017] The function Can_SetControllerMode shall perform software
                *   triggered state transitions of the CAN controller State machine.
                */
                switch (Transition)
    6098:	9b00      	ldr	r3, [sp, #0]
    609a:	2b03      	cmp	r3, #3
    609c:	d05d      	beq.n	615a <Can_43_FLEXCAN_SetControllerMode+0xf6>
    609e:	9b00      	ldr	r3, [sp, #0]
    60a0:	2b03      	cmp	r3, #3
    60a2:	d874      	bhi.n	618e <Can_43_FLEXCAN_SetControllerMode+0x12a>
    60a4:	9b00      	ldr	r3, [sp, #0]
    60a6:	2b01      	cmp	r3, #1
    60a8:	d003      	beq.n	60b2 <Can_43_FLEXCAN_SetControllerMode+0x4e>
    60aa:	9b00      	ldr	r3, [sp, #0]
    60ac:	2b02      	cmp	r3, #2
    60ae:	d01d      	beq.n	60ec <Can_43_FLEXCAN_SetControllerMode+0x88>
                        *   has been requested, the function Can_SetControllerMode shall raise the error CAN_E_TRANSITION and
                        *   return E_NOT_OK
                        */
                        (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_SET_CONTROLLER_MODE, CAN_43_FLEXCAN_E_TRANSITION);
                    #endif
                        break;
    60b0:	e06d      	b.n	618e <Can_43_FLEXCAN_SetControllerMode+0x12a>
                        if (CAN_CS_STOPPED == Can_eControllerState[Controller])
    60b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    60b6:	4a3b      	ldr	r2, [pc, #236]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    60b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    60bc:	2b02      	cmp	r3, #2
    60be:	d168      	bne.n	6192 <Can_43_FLEXCAN_SetControllerMode+0x12e>
                            if ((Std_ReturnType)E_OK == Can_43_FLEXCAN_Ipw_SetControllerToStartMode(Can_pController))
    60c0:	9803      	ldr	r0, [sp, #12]
    60c2:	f000 ff93 	bl	6fec <Can_43_FLEXCAN_Ipw_SetControllerToStartMode>
    60c6:	4603      	mov	r3, r0
    60c8:	2b00      	cmp	r3, #0
    60ca:	d162      	bne.n	6192 <Can_43_FLEXCAN_SetControllerMode+0x12e>
                                Can_eControllerState[Controller] = CAN_CS_STARTED;
    60cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    60d0:	4a34      	ldr	r2, [pc, #208]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    60d2:	2101      	movs	r1, #1
    60d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                CanIf_ControllerModeIndication(Can_pController->Can_u8AbstControllerID, CAN_CS_STARTED);
    60d8:	9b03      	ldr	r3, [sp, #12]
    60da:	781b      	ldrb	r3, [r3, #0]
    60dc:	2101      	movs	r1, #1
    60de:	4618      	mov	r0, r3
    60e0:	f7fa fbed 	bl	8be <CanIf_ControllerModeIndication>
                                eRetVal = E_OK;
    60e4:	2300      	movs	r3, #0
    60e6:	f88d 3017 	strb.w	r3, [sp, #23]
                        break;
    60ea:	e052      	b.n	6192 <Can_43_FLEXCAN_SetControllerMode+0x12e>
                        switch (Can_eControllerState[Controller])
    60ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
    60f0:	4a2c      	ldr	r2, [pc, #176]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    60f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    60f6:	2b01      	cmp	r3, #1
    60f8:	d005      	beq.n	6106 <Can_43_FLEXCAN_SetControllerMode+0xa2>
    60fa:	2b00      	cmp	r3, #0
    60fc:	d029      	beq.n	6152 <Can_43_FLEXCAN_SetControllerMode+0xee>
    60fe:	3b02      	subs	r3, #2
    6100:	2b01      	cmp	r3, #1
    6102:	d826      	bhi.n	6152 <Can_43_FLEXCAN_SetControllerMode+0xee>
    6104:	e015      	b.n	6132 <Can_43_FLEXCAN_SetControllerMode+0xce>
                                if ((Std_ReturnType)E_OK == Can_43_FLEXCAN_Ipw_SetControllerToStopMode(Can_pController))
    6106:	9803      	ldr	r0, [sp, #12]
    6108:	f000 ffde 	bl	70c8 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode>
    610c:	4603      	mov	r3, r0
    610e:	2b00      	cmp	r3, #0
    6110:	d121      	bne.n	6156 <Can_43_FLEXCAN_SetControllerMode+0xf2>
                                    Can_eControllerState[Controller] = CAN_CS_STOPPED;
    6112:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6116:	4a23      	ldr	r2, [pc, #140]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    6118:	2102      	movs	r1, #2
    611a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                    CanIf_ControllerModeIndication(Can_pController->Can_u8AbstControllerID, CAN_CS_STOPPED);
    611e:	9b03      	ldr	r3, [sp, #12]
    6120:	781b      	ldrb	r3, [r3, #0]
    6122:	2102      	movs	r1, #2
    6124:	4618      	mov	r0, r3
    6126:	f7fa fbca 	bl	8be <CanIf_ControllerModeIndication>
                                    eRetVal = E_OK;
    612a:	2300      	movs	r3, #0
    612c:	f88d 3017 	strb.w	r3, [sp, #23]
                                break;
    6130:	e011      	b.n	6156 <Can_43_FLEXCAN_SetControllerMode+0xf2>
                                Can_eControllerState[Controller] = CAN_CS_STOPPED;
    6132:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6136:	4a1b      	ldr	r2, [pc, #108]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    6138:	2102      	movs	r1, #2
    613a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                CanIf_ControllerModeIndication(Can_pController->Can_u8AbstControllerID, CAN_CS_STOPPED);
    613e:	9b03      	ldr	r3, [sp, #12]
    6140:	781b      	ldrb	r3, [r3, #0]
    6142:	2102      	movs	r1, #2
    6144:	4618      	mov	r0, r3
    6146:	f7fa fbba 	bl	8be <CanIf_ControllerModeIndication>
                                eRetVal = E_OK;
    614a:	2300      	movs	r3, #0
    614c:	f88d 3017 	strb.w	r3, [sp, #23]
                                break;
    6150:	e002      	b.n	6158 <Can_43_FLEXCAN_SetControllerMode+0xf4>
                                break;
    6152:	bf00      	nop
    6154:	e01e      	b.n	6194 <Can_43_FLEXCAN_SetControllerMode+0x130>
                                break;
    6156:	bf00      	nop
                        break;
    6158:	e01c      	b.n	6194 <Can_43_FLEXCAN_SetControllerMode+0x130>
                        switch (Can_eControllerState[Controller])
    615a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    615e:	4a11      	ldr	r2, [pc, #68]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    6160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6164:	3b02      	subs	r3, #2
    6166:	2b01      	cmp	r3, #1
    6168:	d80f      	bhi.n	618a <Can_43_FLEXCAN_SetControllerMode+0x126>
                                Can_eControllerState[Controller] = CAN_CS_SLEEP;
    616a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    616e:	4a0d      	ldr	r2, [pc, #52]	; (61a4 <Can_43_FLEXCAN_SetControllerMode+0x140>)
    6170:	2103      	movs	r1, #3
    6172:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                CanIf_ControllerModeIndication(Can_pController->Can_u8AbstControllerID, CAN_CS_SLEEP);
    6176:	9b03      	ldr	r3, [sp, #12]
    6178:	781b      	ldrb	r3, [r3, #0]
    617a:	2103      	movs	r1, #3
    617c:	4618      	mov	r0, r3
    617e:	f7fa fb9e 	bl	8be <CanIf_ControllerModeIndication>
                                eRetVal = E_OK;
    6182:	2300      	movs	r3, #0
    6184:	f88d 3017 	strb.w	r3, [sp, #23]
                                break;
    6188:	e000      	b.n	618c <Can_43_FLEXCAN_SetControllerMode+0x128>
                                break;
    618a:	bf00      	nop
                        break;
    618c:	e002      	b.n	6194 <Can_43_FLEXCAN_SetControllerMode+0x130>
                        break;
    618e:	bf00      	nop
    6190:	e000      	b.n	6194 <Can_43_FLEXCAN_SetControllerMode+0x130>
                        break;
    6192:	bf00      	nop
                    }
                }
#if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return eRetVal;
    6194:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    6198:	4618      	mov	r0, r3
    619a:	b007      	add	sp, #28
    619c:	f85d fb04 	ldr.w	pc, [sp], #4
    61a0:	1fff8cf8 	.word	0x1fff8cf8
    61a4:	1fff8cf4 	.word	0x1fff8cf4

000061a8 <Can_43_FLEXCAN_DisableControllerInterrupts>:
*
* @api
*/
/* implements     Can_DisableControllerInterrupts_Activity */
void Can_43_FLEXCAN_DisableControllerInterrupts(uint8 Controller)
{
    61a8:	b500      	push	{lr}
    61aa:	b085      	sub	sp, #20
    61ac:	4603      	mov	r3, r0
    61ae:	f88d 3007 	strb.w	r3, [sp, #7]
    uint32 u32CoreId = 0U;
    61b2:	2300      	movs	r3, #0
    61b4:	9303      	str	r3, [sp, #12]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    61b6:	2300      	movs	r3, #0
    61b8:	9302      	str	r3, [sp, #8]

    u32CoreId = Can_GetCoreID();
    61ba:	2300      	movs	r3, #0
    61bc:	9303      	str	r3, [sp, #12]
            }
            else
            {
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
#endif
                Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[Controller];
    61be:	4a10      	ldr	r2, [pc, #64]	; (6200 <Can_43_FLEXCAN_DisableControllerInterrupts+0x58>)
    61c0:	9b03      	ldr	r3, [sp, #12]
    61c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    61c6:	695a      	ldr	r2, [r3, #20]
    61c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    61cc:	009b      	lsls	r3, r3, #2
    61ce:	4413      	add	r3, r2
    61d0:	681b      	ldr	r3, [r3, #0]
    61d2:	9302      	str	r3, [sp, #8]
                /* Start critical section: implementation depends on integrator */
                SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00();
    61d4:	f005 fca4 	bl	bb20 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00>
                Can_au8DisableInterruptLevel[Controller] += 1U;
    61d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    61dc:	4a09      	ldr	r2, [pc, #36]	; (6204 <Can_43_FLEXCAN_DisableControllerInterrupts+0x5c>)
    61de:	5cd2      	ldrb	r2, [r2, r3]
    61e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    61e4:	3201      	adds	r2, #1
    61e6:	b2d1      	uxtb	r1, r2
    61e8:	4a06      	ldr	r2, [pc, #24]	; (6204 <Can_43_FLEXCAN_DisableControllerInterrupts+0x5c>)
    61ea:	54d1      	strb	r1, [r2, r3]
                /* End critical section: implementation depends on integrator */
                SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00();
    61ec:	f005 fcc4 	bl	bb78 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00>
                Can_43_FLEXCAN_Ipw_DisableControllerInterrupts(Can_pController);
    61f0:	9802      	ldr	r0, [sp, #8]
    61f2:	f000 ffe7 	bl	71c4 <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts>
            }
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
        }
    }
#endif
}
    61f6:	bf00      	nop
    61f8:	b005      	add	sp, #20
    61fa:	f85d fb04 	ldr.w	pc, [sp], #4
    61fe:	bf00      	nop
    6200:	1fff8cf8 	.word	0x1fff8cf8
    6204:	1fff8cf0 	.word	0x1fff8cf0

00006208 <Can_43_FLEXCAN_EnableControllerInterrupts>:
*
* @api
*/
/* implements     Can_EnableControllerInterrupts_Activity */
void Can_43_FLEXCAN_EnableControllerInterrupts(uint8 Controller)
{
    6208:	b500      	push	{lr}
    620a:	b085      	sub	sp, #20
    620c:	4603      	mov	r3, r0
    620e:	f88d 3007 	strb.w	r3, [sp, #7]
    uint32 u32CoreId = 0U;
    6212:	2300      	movs	r3, #0
    6214:	9303      	str	r3, [sp, #12]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    6216:	2300      	movs	r3, #0
    6218:	9302      	str	r3, [sp, #8]

    u32CoreId = Can_GetCoreID();
    621a:	2300      	movs	r3, #0
    621c:	9303      	str	r3, [sp, #12]
            }
            else
            {
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
#endif
                Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[Controller];
    621e:	4a16      	ldr	r2, [pc, #88]	; (6278 <Can_43_FLEXCAN_EnableControllerInterrupts+0x70>)
    6220:	9b03      	ldr	r3, [sp, #12]
    6222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6226:	695a      	ldr	r2, [r3, #20]
    6228:	f89d 3007 	ldrb.w	r3, [sp, #7]
    622c:	009b      	lsls	r3, r3, #2
    622e:	4413      	add	r3, r2
    6230:	681b      	ldr	r3, [r3, #0]
    6232:	9302      	str	r3, [sp, #8]
                /* Start critical section: implementation depends on integrator */
                SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01();
    6234:	f005 fcc6 	bl	bbc4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01>
                if (Can_au8DisableInterruptLevel[Controller] > 0U)
    6238:	f89d 3007 	ldrb.w	r3, [sp, #7]
    623c:	4a0f      	ldr	r2, [pc, #60]	; (627c <Can_43_FLEXCAN_EnableControllerInterrupts+0x74>)
    623e:	5cd3      	ldrb	r3, [r2, r3]
    6240:	2b00      	cmp	r3, #0
    6242:	d009      	beq.n	6258 <Can_43_FLEXCAN_EnableControllerInterrupts+0x50>
                {
                    Can_au8DisableInterruptLevel[Controller] -= 1U;
    6244:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6248:	4a0c      	ldr	r2, [pc, #48]	; (627c <Can_43_FLEXCAN_EnableControllerInterrupts+0x74>)
    624a:	5cd2      	ldrb	r2, [r2, r3]
    624c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6250:	3a01      	subs	r2, #1
    6252:	b2d1      	uxtb	r1, r2
    6254:	4a09      	ldr	r2, [pc, #36]	; (627c <Can_43_FLEXCAN_EnableControllerInterrupts+0x74>)
    6256:	54d1      	strb	r1, [r2, r3]
                }
                /* End critical section: implementation depends on integrator */
                SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01();
    6258:	f005 fce0 	bl	bc1c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01>

                if (0U == Can_au8DisableInterruptLevel[Controller])
    625c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6260:	4a06      	ldr	r2, [pc, #24]	; (627c <Can_43_FLEXCAN_EnableControllerInterrupts+0x74>)
    6262:	5cd3      	ldrb	r3, [r2, r3]
    6264:	2b00      	cmp	r3, #0
    6266:	d102      	bne.n	626e <Can_43_FLEXCAN_EnableControllerInterrupts+0x66>
                {
                    Can_43_FLEXCAN_Ipw_EnableControllerInterrupts(Can_pController);
    6268:	9802      	ldr	r0, [sp, #8]
    626a:	f000 ffd5 	bl	7218 <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts>
            }
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
        }
    }
#endif
}
    626e:	bf00      	nop
    6270:	b005      	add	sp, #20
    6272:	f85d fb04 	ldr.w	pc, [sp], #4
    6276:	bf00      	nop
    6278:	1fff8cf8 	.word	0x1fff8cf8
    627c:	1fff8cf0 	.word	0x1fff8cf0

00006280 <Can_43_FLEXCAN_GetControllerErrorState>:
Std_ReturnType Can_43_FLEXCAN_GetControllerErrorState
(
    uint8 ControllerId,
    Can_ErrorStateType * ErrorStatePtr
)
{
    6280:	b500      	push	{lr}
    6282:	b087      	sub	sp, #28
    6284:	4603      	mov	r3, r0
    6286:	9100      	str	r1, [sp, #0]
    6288:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType eRetVal = E_NOT_OK;
    628c:	2301      	movs	r3, #1
    628e:	f88d 3017 	strb.w	r3, [sp, #23]
    uint8 errorState = 0U;
    6292:	2300      	movs	r3, #0
    6294:	f88d 300b 	strb.w	r3, [sp, #11]
    uint32 u32CoreId = 0U;
    6298:	2300      	movs	r3, #0
    629a:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    629c:	2300      	movs	r3, #0
    629e:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    62a0:	2300      	movs	r3, #0
    62a2:	9304      	str	r3, [sp, #16]
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_GET_CONTROLLER_ERROR_STATE, CAN_43_FLEXCAN_E_PARAM_POINTER);
                }
                else
                {
#endif
                    Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[ControllerId];
    62a4:	4a18      	ldr	r2, [pc, #96]	; (6308 <Can_43_FLEXCAN_GetControllerErrorState+0x88>)
    62a6:	9b04      	ldr	r3, [sp, #16]
    62a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    62ac:	695a      	ldr	r2, [r3, #20]
    62ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    62b2:	009b      	lsls	r3, r3, #2
    62b4:	4413      	add	r3, r2
    62b6:	681b      	ldr	r3, [r3, #0]
    62b8:	9303      	str	r3, [sp, #12]
                    eRetVal = Can_43_FLEXCAN_Ipw_GetControllerErrorState(Can_pController, &errorState);
    62ba:	f10d 030b 	add.w	r3, sp, #11
    62be:	4619      	mov	r1, r3
    62c0:	9803      	ldr	r0, [sp, #12]
    62c2:	f000 ffd5 	bl	7270 <Can_43_FLEXCAN_Ipw_GetControllerErrorState>
    62c6:	4603      	mov	r3, r0
    62c8:	f88d 3017 	strb.w	r3, [sp, #23]
                    if(eRetVal == (Std_ReturnType)E_OK)
    62cc:	f89d 3017 	ldrb.w	r3, [sp, #23]
    62d0:	2b00      	cmp	r3, #0
    62d2:	d112      	bne.n	62fa <Can_43_FLEXCAN_GetControllerErrorState+0x7a>
                    {
                        switch (errorState)
    62d4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    62d8:	2b00      	cmp	r3, #0
    62da:	d002      	beq.n	62e2 <Can_43_FLEXCAN_GetControllerErrorState+0x62>
    62dc:	2b01      	cmp	r3, #1
    62de:	d004      	beq.n	62ea <Can_43_FLEXCAN_GetControllerErrorState+0x6a>
    62e0:	e007      	b.n	62f2 <Can_43_FLEXCAN_GetControllerErrorState+0x72>
                        {
                            case 0x00U:
                            {
                                *ErrorStatePtr = CAN_ERRORSTATE_ACTIVE;
    62e2:	9b00      	ldr	r3, [sp, #0]
    62e4:	2200      	movs	r2, #0
    62e6:	601a      	str	r2, [r3, #0]
                                break;
    62e8:	e008      	b.n	62fc <Can_43_FLEXCAN_GetControllerErrorState+0x7c>
                            }
                            case 0x01U:
                            {
                                *ErrorStatePtr = CAN_ERRORSTATE_PASSIVE;
    62ea:	9b00      	ldr	r3, [sp, #0]
    62ec:	2201      	movs	r2, #1
    62ee:	601a      	str	r2, [r3, #0]
                                break;
    62f0:	e004      	b.n	62fc <Can_43_FLEXCAN_GetControllerErrorState+0x7c>
                            }
                            default:
                            {
                                *ErrorStatePtr = CAN_ERRORSTATE_BUSOFF;
    62f2:	9b00      	ldr	r3, [sp, #0]
    62f4:	2202      	movs	r2, #2
    62f6:	601a      	str	r2, [r3, #0]
                                break;
    62f8:	e000      	b.n	62fc <Can_43_FLEXCAN_GetControllerErrorState+0x7c>
                            }
                        }
                    }
    62fa:	bf00      	nop
#if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
                }
    }
#endif
    return eRetVal;
    62fc:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    6300:	4618      	mov	r0, r3
    6302:	b007      	add	sp, #28
    6304:	f85d fb04 	ldr.w	pc, [sp], #4
    6308:	1fff8cf8 	.word	0x1fff8cf8

0000630c <Can_43_FLEXCAN_GetControllerMode>:
Std_ReturnType Can_43_FLEXCAN_GetControllerMode
(
    uint8 Controller,
    Can_ControllerStateType * ControllerModePtr
)
{
    630c:	b084      	sub	sp, #16
    630e:	4603      	mov	r3, r0
    6310:	9100      	str	r1, [sp, #0]
    6312:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType eRetVal = E_NOT_OK;
    6316:	2301      	movs	r3, #1
    6318:	f88d 300f 	strb.w	r3, [sp, #15]
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_GET_CONTROLLER_MODE, CAN_43_FLEXCAN_E_PARAM_POINTER);
                }
                else
                {
#endif
                    *ControllerModePtr = Can_eControllerState[Controller];
    631c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6320:	4a06      	ldr	r2, [pc, #24]	; (633c <Can_43_FLEXCAN_GetControllerMode+0x30>)
    6322:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    6326:	9b00      	ldr	r3, [sp, #0]
    6328:	601a      	str	r2, [r3, #0]
                    eRetVal = E_OK;
    632a:	2300      	movs	r3, #0
    632c:	f88d 300f 	strb.w	r3, [sp, #15]
            }
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
        }
    }
#endif
    return eRetVal;
    6330:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    6334:	4618      	mov	r0, r3
    6336:	b004      	add	sp, #16
    6338:	4770      	bx	lr
    633a:	bf00      	nop
    633c:	1fff8cf4 	.word	0x1fff8cf4

00006340 <Can_43_FLEXCAN_GetControllerRxErrorCounter>:
Std_ReturnType Can_43_FLEXCAN_GetControllerRxErrorCounter
(
    uint8 ControllerId,
    uint8 * RxErrorCounterPtr
)
{
    6340:	b500      	push	{lr}
    6342:	b087      	sub	sp, #28
    6344:	4603      	mov	r3, r0
    6346:	9100      	str	r1, [sp, #0]
    6348:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType eRetVal = E_NOT_OK;
    634c:	2301      	movs	r3, #1
    634e:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32CoreId = 0U;
    6352:	2300      	movs	r3, #0
    6354:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    6356:	2300      	movs	r3, #0
    6358:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    635a:	2300      	movs	r3, #0
    635c:	9304      	str	r3, [sp, #16]
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_GET_CONTROLLER_RX_ERROR_COUNTER, CAN_43_FLEXCAN_E_PARAM_POINTER);
                }
                else
                {
#endif
                    Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[ControllerId];
    635e:	4a0c      	ldr	r2, [pc, #48]	; (6390 <Can_43_FLEXCAN_GetControllerRxErrorCounter+0x50>)
    6360:	9b04      	ldr	r3, [sp, #16]
    6362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6366:	695a      	ldr	r2, [r3, #20]
    6368:	f89d 3007 	ldrb.w	r3, [sp, #7]
    636c:	009b      	lsls	r3, r3, #2
    636e:	4413      	add	r3, r2
    6370:	681b      	ldr	r3, [r3, #0]
    6372:	9303      	str	r3, [sp, #12]
                    /*
                    *   [SWS_Can_00515]: When the API Can_GetControllerRxErrorCounter is called with
                    *   Controller Id as input parameter then Can driver shall read the Rx error counter
                    *   register of Can Controller and shall return the Rx error count to upper layer.
                    */
                    eRetVal = Can_43_FLEXCAN_Ipw_GetControllerRxErrorCounter(Can_pController, RxErrorCounterPtr);
    6374:	9900      	ldr	r1, [sp, #0]
    6376:	9803      	ldr	r0, [sp, #12]
    6378:	f000 ffa5 	bl	72c6 <Can_43_FLEXCAN_Ipw_GetControllerRxErrorCounter>
    637c:	4603      	mov	r3, r0
    637e:	f88d 3017 	strb.w	r3, [sp, #23]
            }
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
        }
    }
#endif
    return eRetVal;
    6382:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    6386:	4618      	mov	r0, r3
    6388:	b007      	add	sp, #28
    638a:	f85d fb04 	ldr.w	pc, [sp], #4
    638e:	bf00      	nop
    6390:	1fff8cf8 	.word	0x1fff8cf8

00006394 <Can_43_FLEXCAN_GetControllerTxErrorCounter>:
Std_ReturnType Can_43_FLEXCAN_GetControllerTxErrorCounter
(
    uint8 ControllerId,
    uint8 * TxErrorCounterPtr
)
{
    6394:	b500      	push	{lr}
    6396:	b087      	sub	sp, #28
    6398:	4603      	mov	r3, r0
    639a:	9100      	str	r1, [sp, #0]
    639c:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType eRetVal = E_NOT_OK;
    63a0:	2301      	movs	r3, #1
    63a2:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32CoreId = 0U;
    63a6:	2300      	movs	r3, #0
    63a8:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    63aa:	2300      	movs	r3, #0
    63ac:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    63ae:	2300      	movs	r3, #0
    63b0:	9304      	str	r3, [sp, #16]
                    (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_GET_CONTROLLER_TX_ERROR_COUNTER, CAN_43_FLEXCAN_E_PARAM_POINTER);
                }
                else
                {
#endif /* CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON */
                    Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[ControllerId];
    63b2:	4a0c      	ldr	r2, [pc, #48]	; (63e4 <Can_43_FLEXCAN_GetControllerTxErrorCounter+0x50>)
    63b4:	9b04      	ldr	r3, [sp, #16]
    63b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    63ba:	695a      	ldr	r2, [r3, #20]
    63bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    63c0:	009b      	lsls	r3, r3, #2
    63c2:	4413      	add	r3, r2
    63c4:	681b      	ldr	r3, [r3, #0]
    63c6:	9303      	str	r3, [sp, #12]
                    /*
                    *   [SWS_Can_00520]: When the API Can_GetControllerTxErrorCounter is called with
                    *   Controller Id as input parameter then Can driver shall read the Tx error counter
                    *   register of Can Controller and shall return the Tx error count to upper layer.
                    */
                    eRetVal = Can_43_FLEXCAN_Ipw_GetControllerTxErrorCounter(Can_pController, TxErrorCounterPtr);
    63c8:	9900      	ldr	r1, [sp, #0]
    63ca:	9803      	ldr	r0, [sp, #12]
    63cc:	f000 ff69 	bl	72a2 <Can_43_FLEXCAN_Ipw_GetControllerTxErrorCounter>
    63d0:	4603      	mov	r3, r0
    63d2:	f88d 3017 	strb.w	r3, [sp, #23]
            }
        #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
        }
    }
#endif
    return eRetVal;
    63d6:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    63da:	4618      	mov	r0, r3
    63dc:	b007      	add	sp, #28
    63de:	f85d fb04 	ldr.w	pc, [sp], #4
    63e2:	bf00      	nop
    63e4:	1fff8cf8 	.word	0x1fff8cf8

000063e8 <Can_43_FLEXCAN_Write>:
Std_ReturnType Can_43_FLEXCAN_Write
(
    Can_HwHandleType Hth,
    const Can_PduType * PduInfo
)
{
    63e8:	b500      	push	{lr}
    63ea:	b089      	sub	sp, #36	; 0x24
    63ec:	4603      	mov	r3, r0
    63ee:	9100      	str	r1, [sp, #0]
    63f0:	f8ad 3006 	strh.w	r3, [sp, #6]
    Std_ReturnType eRetVal = E_NOT_OK;
    63f4:	2301      	movs	r3, #1
    63f6:	f88d 301f 	strb.w	r3, [sp, #31]
    uint8 u8ControllerID = 0U;
    63fa:	2300      	movs	r3, #0
    63fc:	f88d 301e 	strb.w	r3, [sp, #30]
    uint32 u32CoreId = 0U;
    6400:	2300      	movs	r3, #0
    6402:	9306      	str	r3, [sp, #24]
    Can_HwHandleType HwObjectID = 0U;
    6404:	2300      	movs	r3, #0
    6406:	f8ad 3016 	strh.w	r3, [sp, #22]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    640a:	2300      	movs	r3, #0
    640c:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject = NULL_PTR;
    640e:	2300      	movs	r3, #0
    6410:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    6412:	2300      	movs	r3, #0
    6414:	9306      	str	r3, [sp, #24]
    HwObjectID = Hth;
    6416:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    641a:	f8ad 3016 	strh.w	r3, [sp, #22]
                (void)Det_ReportError((uint16)CAN_43_FLEXCAN_MODULE_ID, CAN_43_FLEXCAN_INSTANCE, CAN_43_FLEXCAN_SID_WRITE, CAN_43_FLEXCAN_E_PARAM_POINTER);
            }
            else
            {
#endif /* CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON */
                u8ControllerID = (Can_apxConfig[u32CoreId])->Can_pHwObjIDToCtrlIDMap[HwObjectID];
    641e:	4a1d      	ldr	r2, [pc, #116]	; (6494 <Can_43_FLEXCAN_Write+0xac>)
    6420:	9b06      	ldr	r3, [sp, #24]
    6422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6426:	68da      	ldr	r2, [r3, #12]
    6428:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    642c:	4413      	add	r3, r2
    642e:	781b      	ldrb	r3, [r3, #0]
    6430:	f88d 301e 	strb.w	r3, [sp, #30]
                Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    6434:	4a17      	ldr	r2, [pc, #92]	; (6494 <Can_43_FLEXCAN_Write+0xac>)
    6436:	9b06      	ldr	r3, [sp, #24]
    6438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    643c:	695a      	ldr	r2, [r3, #20]
    643e:	f89d 301e 	ldrb.w	r3, [sp, #30]
    6442:	009b      	lsls	r3, r3, #2
    6444:	4413      	add	r3, r2
    6446:	681b      	ldr	r3, [r3, #0]
    6448:	9304      	str	r3, [sp, #16]
                if (NULL_PTR != Can_pController)
    644a:	9b04      	ldr	r3, [sp, #16]
    644c:	2b00      	cmp	r3, #0
    644e:	d01b      	beq.n	6488 <Can_43_FLEXCAN_Write+0xa0>
                {
                    Can_pHwObject = &((Can_apxConfig[u32CoreId])->Can_pHwObjectConfig[HwObjectID]);
    6450:	4a10      	ldr	r2, [pc, #64]	; (6494 <Can_43_FLEXCAN_Write+0xac>)
    6452:	9b06      	ldr	r3, [sp, #24]
    6454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6458:	6919      	ldr	r1, [r3, #16]
    645a:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    645e:	4613      	mov	r3, r2
    6460:	00db      	lsls	r3, r3, #3
    6462:	4413      	add	r3, r2
    6464:	009b      	lsls	r3, r3, #2
    6466:	440b      	add	r3, r1
    6468:	9303      	str	r3, [sp, #12]
                #if (CAN_43_FLEXCAN_DEV_ERROR_DETECT == STD_ON)
                    if ((TRUE == Can_ValidatePdu(Can_pController, Can_pHwObject, PduInfo)) && (CAN_CS_STARTED == Can_eControllerState[u8ControllerID]))
                #else
                    /* avoid unexpected behaviour when accessing to RAM */
                    if (CAN_CS_STARTED == Can_eControllerState[u8ControllerID])
    646a:	f89d 301e 	ldrb.w	r3, [sp, #30]
    646e:	4a0a      	ldr	r2, [pc, #40]	; (6498 <Can_43_FLEXCAN_Write+0xb0>)
    6470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6474:	2b01      	cmp	r3, #1
    6476:	d107      	bne.n	6488 <Can_43_FLEXCAN_Write+0xa0>
                            eRetVal = CAN_BUSY;
                        }
                        else
                        {
                    #endif
                            eRetVal = Can_43_FLEXCAN_Ipw_Write(Can_pController, Can_pHwObject, PduInfo);
    6478:	9a00      	ldr	r2, [sp, #0]
    647a:	9903      	ldr	r1, [sp, #12]
    647c:	9804      	ldr	r0, [sp, #16]
    647e:	f000 ff34 	bl	72ea <Can_43_FLEXCAN_Ipw_Write>
    6482:	4603      	mov	r3, r0
    6484:	f88d 301f 	strb.w	r3, [sp, #31]
                }
            #endif /* (CAN_43_FLEXCAN_MULTICORE_ENABLED == STD_ON) */
            }
    }
#endif
    return eRetVal;
    6488:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    648c:	4618      	mov	r0, r3
    648e:	b009      	add	sp, #36	; 0x24
    6490:	f85d fb04 	ldr.w	pc, [sp], #4
    6494:	1fff8cf8 	.word	0x1fff8cf8
    6498:	1fff8cf4 	.word	0x1fff8cf4

0000649c <Can_43_FLEXCAN_MainFunction_Write>:
                HwObjectID++;
            }
#endif /* (CAN_43_FLEXCAN_USE_CANEXCEL_IP  == STD_ON) */
        }
    #endif /* CAN_43_FLEXCAN_TX_POLLING_SUPPORT == STD_ON */
    }
    649c:	bf00      	nop
    649e:	4770      	bx	lr

000064a0 <Can_43_FLEXCAN_MainFunction_Read>:
                HwObjectID++;
            }
#endif /* (CAN_43_FLEXCAN_USE_CANEXCEL_IP  == STD_ON) */
        }
    #endif /* CAN_43_FLEXCAN_RX_POLLING_SUPPORT == STD_ON */
    }
    64a0:	bf00      	nop
    64a2:	4770      	bx	lr

000064a4 <Can_43_FLEXCAN_MainFunction_BusOff>:
            }
            u8ControllerID++;
        }
    }
#endif /* CAN_43_FLEXCAN_BUSOFF_POLLING_SUPPORT == STD_ON */
}
    64a4:	bf00      	nop
    64a6:	4770      	bx	lr

000064a8 <Can_43_FLEXCAN_MainFunction_Mode>:
*
* @api
*/
/* implements     Can_MainFunction_Mode_Activity */
void Can_43_FLEXCAN_MainFunction_Mode(void)
{
    64a8:	b500      	push	{lr}
    64aa:	b085      	sub	sp, #20
    uint8 u8ControllerID = 0U;
    64ac:	2300      	movs	r3, #0
    64ae:	f88d 300f 	strb.w	r3, [sp, #15]
    uint32 u32CoreId = 0U;
    64b2:	2300      	movs	r3, #0
    64b4:	9302      	str	r3, [sp, #8]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    64b6:	2300      	movs	r3, #0
    64b8:	9301      	str	r3, [sp, #4]

    u32CoreId = Can_GetCoreID();
    64ba:	2300      	movs	r3, #0
    64bc:	9302      	str	r3, [sp, #8]
    if (NULL_PTR != (Can_apxConfig[u32CoreId]))
    64be:	4a17      	ldr	r2, [pc, #92]	; (651c <Can_43_FLEXCAN_MainFunction_Mode+0x74>)
    64c0:	9b02      	ldr	r3, [sp, #8]
    64c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    64c6:	2b00      	cmp	r3, #0
    64c8:	d024      	beq.n	6514 <Can_43_FLEXCAN_MainFunction_Mode+0x6c>
    {
        while (u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT)
    64ca:	e01f      	b.n	650c <Can_43_FLEXCAN_MainFunction_Mode+0x64>
        {
            Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    64cc:	4a13      	ldr	r2, [pc, #76]	; (651c <Can_43_FLEXCAN_MainFunction_Mode+0x74>)
    64ce:	9b02      	ldr	r3, [sp, #8]
    64d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    64d4:	695a      	ldr	r2, [r3, #20]
    64d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    64da:	009b      	lsls	r3, r3, #2
    64dc:	4413      	add	r3, r2
    64de:	681b      	ldr	r3, [r3, #0]
    64e0:	9301      	str	r3, [sp, #4]
            if (NULL_PTR != Can_pController)
    64e2:	9b01      	ldr	r3, [sp, #4]
    64e4:	2b00      	cmp	r3, #0
    64e6:	d00c      	beq.n	6502 <Can_43_FLEXCAN_MainFunction_Mode+0x5a>
            {
                if (TRUE == Can_pController->Can_bActivation)
    64e8:	9b01      	ldr	r3, [sp, #4]
    64ea:	7a1b      	ldrb	r3, [r3, #8]
    64ec:	2b00      	cmp	r3, #0
    64ee:	d008      	beq.n	6502 <Can_43_FLEXCAN_MainFunction_Mode+0x5a>
                {
                    Can_43_FLEXCAN_Ipw_MainFunction_Mode(Can_pController, &Can_eControllerState[u8ControllerID]);
    64f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    64f4:	009b      	lsls	r3, r3, #2
    64f6:	4a0a      	ldr	r2, [pc, #40]	; (6520 <Can_43_FLEXCAN_MainFunction_Mode+0x78>)
    64f8:	4413      	add	r3, r2
    64fa:	4619      	mov	r1, r3
    64fc:	9801      	ldr	r0, [sp, #4]
    64fe:	f000 fff4 	bl	74ea <Can_43_FLEXCAN_Ipw_MainFunction_Mode>
                }
            }
            u8ControllerID++;
    6502:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6506:	3301      	adds	r3, #1
    6508:	f88d 300f 	strb.w	r3, [sp, #15]
        while (u8ControllerID < CAN_43_FLEXCAN_CONTROLLER_CONFIG_COUNT)
    650c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6510:	2b00      	cmp	r3, #0
    6512:	d0db      	beq.n	64cc <Can_43_FLEXCAN_MainFunction_Mode+0x24>
        }
    }
}
    6514:	bf00      	nop
    6516:	b005      	add	sp, #20
    6518:	f85d fb04 	ldr.w	pc, [sp], #4
    651c:	1fff8cf8 	.word	0x1fff8cf8
    6520:	1fff8cf4 	.word	0x1fff8cf4

00006524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>:
(
    uint8 u8CtrlOffset,
    uint8 u8MbIdx,
    Can_43_FLEXCAN_MbType mbType
)
{
    6524:	b500      	push	{lr}
    6526:	b087      	sub	sp, #28
    6528:	4603      	mov	r3, r0
    652a:	9200      	str	r2, [sp, #0]
    652c:	f88d 3007 	strb.w	r3, [sp, #7]
    6530:	460b      	mov	r3, r1
    6532:	f88d 3006 	strb.w	r3, [sp, #6]
    uint8 u8ControllerID = 0U;
    6536:	2300      	movs	r3, #0
    6538:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32CoreId = 0U;
    653c:	2300      	movs	r3, #0
    653e:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    6540:	2300      	movs	r3, #0
    6542:	9303      	str	r3, [sp, #12]

    MCAL_FAULT_INJECTION_POINT(CAN_FIP_2_CHANGE_DRIVER_TO_UNINITIALIZED);
    u32CoreId = Can_GetCoreID();
    6544:	2300      	movs	r3, #0
    6546:	9304      	str	r3, [sp, #16]
    if (NULL_PTR != Can_apxConfig[u32CoreId])
    6548:	4a16      	ldr	r2, [pc, #88]	; (65a4 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x80>)
    654a:	9b04      	ldr	r3, [sp, #16]
    654c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6550:	2b00      	cmp	r3, #0
    6552:	d022      	beq.n	659a <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x76>
    {
        u8ControllerID = (Can_apxConfig[u32CoreId])->Can_pCtrlOffsetToCtrlIDMap[u8CtrlOffset];
    6554:	4a13      	ldr	r2, [pc, #76]	; (65a4 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x80>)
    6556:	9b04      	ldr	r3, [sp, #16]
    6558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    655c:	689a      	ldr	r2, [r3, #8]
    655e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6562:	4413      	add	r3, r2
    6564:	781b      	ldrb	r3, [r3, #0]
    6566:	f88d 3017 	strb.w	r3, [sp, #23]
        Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    656a:	4a0e      	ldr	r2, [pc, #56]	; (65a4 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x80>)
    656c:	9b04      	ldr	r3, [sp, #16]
    656e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6572:	695a      	ldr	r2, [r3, #20]
    6574:	f89d 3017 	ldrb.w	r3, [sp, #23]
    6578:	009b      	lsls	r3, r3, #2
    657a:	4413      	add	r3, r2
    657c:	681b      	ldr	r3, [r3, #0]
    657e:	9303      	str	r3, [sp, #12]
        if (NULL_PTR != Can_pController)
    6580:	9b03      	ldr	r3, [sp, #12]
    6582:	2b00      	cmp	r3, #0
    6584:	d009      	beq.n	659a <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x76>
        {
            Can_43_FLEXCAN_Ipw_ProcessHwObject(Can_pController, (Can_apxConfig[u32CoreId]), u8MbIdx, mbType);
    6586:	4a07      	ldr	r2, [pc, #28]	; (65a4 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt+0x80>)
    6588:	9b04      	ldr	r3, [sp, #16]
    658a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    658e:	f89d 2006 	ldrb.w	r2, [sp, #6]
    6592:	9b00      	ldr	r3, [sp, #0]
    6594:	9803      	ldr	r0, [sp, #12]
    6596:	f000 ffde 	bl	7556 <Can_43_FLEXCAN_Ipw_ProcessHwObject>
        }

    }
}
    659a:	bf00      	nop
    659c:	b007      	add	sp, #28
    659e:	f85d fb04 	ldr.w	pc, [sp], #4
    65a2:	bf00      	nop
    65a4:	1fff8cf8 	.word	0x1fff8cf8

000065a8 <Can_43_FLEXCAN_ProcessBusOffInterrupt>:
*/
void Can_43_FLEXCAN_ProcessBusOffInterrupt
(
    uint8 u8CtrlOffset
)
{
    65a8:	b500      	push	{lr}
    65aa:	b087      	sub	sp, #28
    65ac:	4603      	mov	r3, r0
    65ae:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 u8ControllerID = 0U;
    65b2:	2300      	movs	r3, #0
    65b4:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32CoreId = 0U;
    65b8:	2300      	movs	r3, #0
    65ba:	9304      	str	r3, [sp, #16]
    const Can_43_FLEXCAN_ControllerConfigType * Can_pController = NULL_PTR;
    65bc:	2300      	movs	r3, #0
    65be:	9303      	str	r3, [sp, #12]

    u32CoreId = Can_GetCoreID();
    65c0:	2300      	movs	r3, #0
    65c2:	9304      	str	r3, [sp, #16]
    if (NULL_PTR != Can_apxConfig[u32CoreId])
    65c4:	4a19      	ldr	r2, [pc, #100]	; (662c <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x84>)
    65c6:	9b04      	ldr	r3, [sp, #16]
    65c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    65cc:	2b00      	cmp	r3, #0
    65ce:	d029      	beq.n	6624 <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x7c>
    {
        u8ControllerID = (Can_apxConfig[u32CoreId])->Can_pCtrlOffsetToCtrlIDMap[u8CtrlOffset];
    65d0:	4a16      	ldr	r2, [pc, #88]	; (662c <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x84>)
    65d2:	9b04      	ldr	r3, [sp, #16]
    65d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    65d8:	689a      	ldr	r2, [r3, #8]
    65da:	f89d 3007 	ldrb.w	r3, [sp, #7]
    65de:	4413      	add	r3, r2
    65e0:	781b      	ldrb	r3, [r3, #0]
    65e2:	f88d 3017 	strb.w	r3, [sp, #23]
        Can_pController = (Can_apxConfig[u32CoreId])->Can_ppController[u8ControllerID];
    65e6:	4a11      	ldr	r2, [pc, #68]	; (662c <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x84>)
    65e8:	9b04      	ldr	r3, [sp, #16]
    65ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    65ee:	695a      	ldr	r2, [r3, #20]
    65f0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    65f4:	009b      	lsls	r3, r3, #2
    65f6:	4413      	add	r3, r2
    65f8:	681b      	ldr	r3, [r3, #0]
    65fa:	9303      	str	r3, [sp, #12]
        if (NULL_PTR != Can_pController)
    65fc:	9b03      	ldr	r3, [sp, #12]
    65fe:	2b00      	cmp	r3, #0
    6600:	d010      	beq.n	6624 <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x7c>
        {
            if ((Std_ReturnType)E_OK == Can_43_FLEXCAN_Ipw_SetControllerToStopMode(Can_pController))
    6602:	9803      	ldr	r0, [sp, #12]
    6604:	f000 fd60 	bl	70c8 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode>
    6608:	4603      	mov	r3, r0
    660a:	2b00      	cmp	r3, #0
    660c:	d10a      	bne.n	6624 <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x7c>
            {
                Can_eControllerState[u8ControllerID] = CAN_CS_STOPPED;
    660e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    6612:	4a07      	ldr	r2, [pc, #28]	; (6630 <Can_43_FLEXCAN_ProcessBusOffInterrupt+0x88>)
    6614:	2102      	movs	r1, #2
    6616:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                CanIf_ControllerBusOff(Can_pController->Can_u8AbstControllerID);
    661a:	9b03      	ldr	r3, [sp, #12]
    661c:	781b      	ldrb	r3, [r3, #0]
    661e:	4618      	mov	r0, r3
    6620:	f7fa f946 	bl	8b0 <CanIf_ControllerBusOff>
            }
        }
    }
}
    6624:	bf00      	nop
    6626:	b007      	add	sp, #28
    6628:	f85d fb04 	ldr.w	pc, [sp], #4
    662c:	1fff8cf8 	.word	0x1fff8cf8
    6630:	1fff8cf4 	.word	0x1fff8cf4

00006634 <Can_Ipw_ParseData>:
    PduInfoType * CanIf_PduInfo,
    Flexcan_Ip_MsgBuffType * pReceivedDataBuffer,
    const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObjectConfig
)
{
    6634:	b500      	push	{lr}
    6636:	b085      	sub	sp, #20
    6638:	9003      	str	r0, [sp, #12]
    663a:	9102      	str	r1, [sp, #8]
    663c:	9201      	str	r2, [sp, #4]
    663e:	9300      	str	r3, [sp, #0]
    CanIf_Mailbox->CanId = pReceivedDataBuffer->msgId;
    6640:	9b01      	ldr	r3, [sp, #4]
    6642:	685a      	ldr	r2, [r3, #4]
    6644:	9b03      	ldr	r3, [sp, #12]
    6646:	601a      	str	r2, [r3, #0]
    * convert the ID to a standardized format since the Upper layer (CANIF) does not know
    * whether the received CAN frame is a Standard CAN frame or Extended CAN frame.
    * In case of an Extended CAN frame, MSB of a received CAN frame ID needs to be
    * made as 1 to mark the received CAN frame as Extended.
    */
    if (((pReceivedDataBuffer->cs) & CAN_IPW_CS_IDE_MASK) != 0U)
    6648:	9b01      	ldr	r3, [sp, #4]
    664a:	681b      	ldr	r3, [r3, #0]
    664c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    6650:	2b00      	cmp	r3, #0
    6652:	d005      	beq.n	6660 <Can_Ipw_ParseData+0x2c>
    {
        CanIf_Mailbox->CanId |= (uint32)0x80000000U;
    6654:	9b03      	ldr	r3, [sp, #12]
    6656:	681b      	ldr	r3, [r3, #0]
    6658:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    665c:	9b03      	ldr	r3, [sp, #12]
    665e:	601a      	str	r2, [r3, #0]
    }

    if (CAN_RX_NORMAL == Can_pHwObjectConfig->Can_eReceiveType)
    6660:	9b06      	ldr	r3, [sp, #24]
    6662:	699b      	ldr	r3, [r3, #24]
    6664:	2b00      	cmp	r3, #0
    6666:	d10c      	bne.n	6682 <Can_Ipw_ParseData+0x4e>
    {
        /* Check if Mb Overrun */
        if ((uint32)(0x06000000U) == (pReceivedDataBuffer->cs & CAN_IPW_CS_CODE_MASK))
    6668:	9b01      	ldr	r3, [sp, #4]
    666a:	681b      	ldr	r3, [r3, #0]
    666c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    6670:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    6674:	d105      	bne.n	6682 <Can_Ipw_ParseData+0x4e>
        {
            (void)Det_ReportRuntimeError((uint16)CAN_43_FLEXCAN_IPW_MODULE_ID, (uint8)CAN_43_FLEXCAN_INSTANCE, (uint8)CAN_43_FLEXCAN_SID_MAIN_FUNCTION_READ, (uint8)CAN_43_FLEXCAN_E_DATALOST);
    6676:	2301      	movs	r3, #1
    6678:	2208      	movs	r2, #8
    667a:	2100      	movs	r1, #0
    667c:	2050      	movs	r0, #80	; 0x50
    667e:	f007 fb33 	bl	dce8 <Det_ReportRuntimeError>
        }
    }

    /* when legacy fifo enabled, FD must be disabled */
    if (CAN_RX_LEGACY_FIFO != Can_pHwObjectConfig->Can_eReceiveType)
    6682:	9b06      	ldr	r3, [sp, #24]
    6684:	699b      	ldr	r3, [r3, #24]
    6686:	2b01      	cmp	r3, #1
    6688:	d009      	beq.n	669e <Can_Ipw_ParseData+0x6a>
    {
        /*
        * [SWS_Can_00501]  CanDrv shall indicate whether the received message is a
        * conventional CAN frame or a CAN FD frame as described in Can_IdType.
        */
        if (((pReceivedDataBuffer->cs) & CAN_IPW_CS_EDL_MASK) != 0U)
    668a:	9b01      	ldr	r3, [sp, #4]
    668c:	681b      	ldr	r3, [r3, #0]
    668e:	2b00      	cmp	r3, #0
    6690:	da05      	bge.n	669e <Can_Ipw_ParseData+0x6a>
        {
            CanIf_Mailbox->CanId |= (uint32)0x40000000U;
    6692:	9b03      	ldr	r3, [sp, #12]
    6694:	681b      	ldr	r3, [r3, #0]
    6696:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
    669a:	9b03      	ldr	r3, [sp, #12]
    669c:	601a      	str	r2, [r3, #0]
        }
    }

    if (Can_pHwObjectConfig->Can_u8PayloadLength <= pReceivedDataBuffer->dataLen)
    669e:	9b06      	ldr	r3, [sp, #24]
    66a0:	7c1a      	ldrb	r2, [r3, #16]
    66a2:	9b01      	ldr	r3, [sp, #4]
    66a4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
    66a8:	429a      	cmp	r2, r3
    66aa:	d805      	bhi.n	66b8 <Can_Ipw_ParseData+0x84>
    {
        CanIf_PduInfo->SduLength = Can_pHwObjectConfig->Can_u8PayloadLength;
    66ac:	9b06      	ldr	r3, [sp, #24]
    66ae:	7c1b      	ldrb	r3, [r3, #16]
    66b0:	461a      	mov	r2, r3
    66b2:	9b02      	ldr	r3, [sp, #8]
    66b4:	609a      	str	r2, [r3, #8]
    66b6:	e005      	b.n	66c4 <Can_Ipw_ParseData+0x90>
    }
    else
    {
        CanIf_PduInfo->SduLength = pReceivedDataBuffer->dataLen;
    66b8:	9b01      	ldr	r3, [sp, #4]
    66ba:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
    66be:	461a      	mov	r2, r3
    66c0:	9b02      	ldr	r3, [sp, #8]
    66c2:	609a      	str	r2, [r3, #8]
                                                      CanIf_PduInfo->SduLength, \
                                                      &pReceivedDataBuffer->data[0]) \
                                                     )
    {
#endif
    CanIf_Mailbox->Hoh = Can_pHwObjectConfig->Can_HwObjectID;
    66c4:	9b06      	ldr	r3, [sp, #24]
    66c6:	881a      	ldrh	r2, [r3, #0]
    66c8:	9b03      	ldr	r3, [sp, #12]
    66ca:	809a      	strh	r2, [r3, #4]
    CanIf_Mailbox->ControllerId = Can_pControllerConfig->Can_u8AbstControllerID;
    66cc:	9b00      	ldr	r3, [sp, #0]
    66ce:	781a      	ldrb	r2, [r3, #0]
    66d0:	9b03      	ldr	r3, [sp, #12]
    66d2:	719a      	strb	r2, [r3, #6]
    CanIf_PduInfo->SduDataPtr = &pReceivedDataBuffer->data[0];
    66d4:	9b01      	ldr	r3, [sp, #4]
    66d6:	f103 0208 	add.w	r2, r3, #8
    66da:	9b02      	ldr	r3, [sp, #8]
    66dc:	601a      	str	r2, [r3, #0]
    CanIf_RxIndication(CanIf_Mailbox, CanIf_PduInfo);
    66de:	9902      	ldr	r1, [sp, #8]
    66e0:	9803      	ldr	r0, [sp, #12]
    66e2:	f7fa f8fb 	bl	8dc <CanIf_RxIndication>
#if (CAN_43_FLEXCAN_LPDU_CALLOUT_SUPPORT == STD_ON)
    }
#endif
}
    66e6:	bf00      	nop
    66e8:	b005      	add	sp, #20
    66ea:	f85d fb04 	ldr.w	pc, [sp], #4

000066ee <Can_Ipw_InitLegacyFifoFilter>:

static void Can_Ipw_InitLegacyFifoFilter(const Can_43_FLEXCAN_ControllerConfigType * Can_pController, const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject)
{
    66ee:	b500      	push	{lr}
    66f0:	f2ad 4d1c 	subw	sp, sp, #1052	; 0x41c
    66f4:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    66f8:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    66fc:	6018      	str	r0, [r3, #0]
    66fe:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6702:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6706:	6019      	str	r1, [r3, #0]
    uint8 u8FilterIdx=0U;
    6708:	2300      	movs	r3, #0
    670a:	f88d 3417 	strb.w	r3, [sp, #1047]	; 0x417
    uint8 u8HwFilterCount = 0U;
    670e:	2300      	movs	r3, #0
    6710:	f88d 3416 	strb.w	r3, [sp, #1046]	; 0x416
    uint32 u32HwFilterMask = (uint32)0x00000000U;
    6714:	2300      	movs	r3, #0
    6716:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    /* The max FIFO id filter affected by Rx individual masks*/
    uint8 u8FiFoFilterIndvCount = 0U;
    671a:	2300      	movs	r3, #0
    671c:	f88d 340f 	strb.w	r3, [sp, #1039]	; 0x40f
    Flexcan_Ip_RxFifoIdElementFormatType eElementFormat = FLEXCAN_RX_FIFO_ID_FORMAT_A;
    6720:	2300      	movs	r3, #0
    6722:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
    /* Need to alocate a filter array with elemnets no as defined in HwObject */
    Flexcan_Ip_IdTableType RxFifoFilters[128];

    if (((Can_pHwObject->Can_u8HwFilterCount / 4U) + 6U) <= 32U)
    6726:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    672a:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    672e:	681b      	ldr	r3, [r3, #0]
    6730:	7c9b      	ldrb	r3, [r3, #18]
    6732:	089b      	lsrs	r3, r3, #2
    6734:	b2db      	uxtb	r3, r3
    6736:	3306      	adds	r3, #6
    6738:	2b20      	cmp	r3, #32
    673a:	d80b      	bhi.n	6754 <Can_Ipw_InitLegacyFifoFilter+0x66>
    {
        u8FiFoFilterIndvCount = (Can_pHwObject->Can_u8HwFilterCount / 4U) + 6U;
    673c:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6740:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6744:	681b      	ldr	r3, [r3, #0]
    6746:	7c9b      	ldrb	r3, [r3, #18]
    6748:	089b      	lsrs	r3, r3, #2
    674a:	b2db      	uxtb	r3, r3
    674c:	3306      	adds	r3, #6
    674e:	f88d 340f 	strb.w	r3, [sp, #1039]	; 0x40f
    6752:	e002      	b.n	675a <Can_Ipw_InitLegacyFifoFilter+0x6c>
    }
    else
    {
        u8FiFoFilterIndvCount = 32U;
    6754:	2320      	movs	r3, #32
    6756:	f88d 340f 	strb.w	r3, [sp, #1039]	; 0x40f
    }
    for (u8FilterIdx=0U; ((u8FilterIdx < u8FiFoFilterIndvCount) && (u8FilterIdx < Can_pHwObject->Can_u8HwFilterCount)); u8FilterIdx++)
    675a:	2300      	movs	r3, #0
    675c:	f88d 3417 	strb.w	r3, [sp, #1047]	; 0x417
    6760:	e169      	b.n	6a36 <Can_Ipw_InitLegacyFifoFilter+0x348>
    {
            if (CAN_LEGACY_FIFO_FORMAT_A == Can_pController->Can_eLegacyAcceptanceMode)
    6762:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6766:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    676a:	681b      	ldr	r3, [r3, #0]
    676c:	691b      	ldr	r3, [r3, #16]
    676e:	2b00      	cmp	r3, #0
    6770:	d13a      	bne.n	67e8 <Can_Ipw_InitLegacyFifoFilter+0xfa>
            {
                u8HwFilterCount =  Can_pHwObject->Can_u8HwFilterCount;
    6772:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6776:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    677a:	681b      	ldr	r3, [r3, #0]
    677c:	7c9b      	ldrb	r3, [r3, #18]
    677e:	f88d 3416 	strb.w	r3, [sp, #1046]	; 0x416
                u32HwFilterMask = (uint32)0xC0000000U;
    6782:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
    6786:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                eElementFormat = FLEXCAN_RX_FIFO_ID_FORMAT_A;
    678a:	2300      	movs	r3, #0
    678c:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
                if (Can_pHwObject->Can_IdMessage != CAN_STANDARD)
    6790:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6794:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6798:	681b      	ldr	r3, [r3, #0]
    679a:	689b      	ldr	r3, [r3, #8]
    679c:	2b00      	cmp	r3, #0
    679e:	d011      	beq.n	67c4 <Can_Ipw_InitLegacyFifoFilter+0xd6>
                {
                    u32HwFilterMask |= Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx].Can_u32HwFilterMask << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATA_EXT_SHIFT;
    67a0:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    67a4:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    67a8:	681b      	ldr	r3, [r3, #0]
    67aa:	695a      	ldr	r2, [r3, #20]
    67ac:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    67b0:	00db      	lsls	r3, r3, #3
    67b2:	4413      	add	r3, r2
    67b4:	685b      	ldr	r3, [r3, #4]
    67b6:	005b      	lsls	r3, r3, #1
    67b8:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    67bc:	4313      	orrs	r3, r2
    67be:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    67c2:	e126      	b.n	6a12 <Can_Ipw_InitLegacyFifoFilter+0x324>
                }
                else
                {
                    u32HwFilterMask |= Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx].Can_u32HwFilterMask << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATA_STD_SHIFT;
    67c4:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    67c8:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    67cc:	681b      	ldr	r3, [r3, #0]
    67ce:	695a      	ldr	r2, [r3, #20]
    67d0:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    67d4:	00db      	lsls	r3, r3, #3
    67d6:	4413      	add	r3, r2
    67d8:	685b      	ldr	r3, [r3, #4]
    67da:	04db      	lsls	r3, r3, #19
    67dc:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    67e0:	4313      	orrs	r3, r2
    67e2:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    67e6:	e114      	b.n	6a12 <Can_Ipw_InitLegacyFifoFilter+0x324>
                }
            }
            else if (CAN_LEGACY_FIFO_FORMAT_B == Can_pController->Can_eLegacyAcceptanceMode)
    67e8:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    67ec:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    67f0:	681b      	ldr	r3, [r3, #0]
    67f2:	691b      	ldr	r3, [r3, #16]
    67f4:	2b01      	cmp	r3, #1
    67f6:	d160      	bne.n	68ba <Can_Ipw_InitLegacyFifoFilter+0x1cc>
            {
                u8HwFilterCount = Can_pHwObject->Can_u8HwFilterCount * 2U ;
    67f8:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    67fc:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6800:	681b      	ldr	r3, [r3, #0]
    6802:	7c9b      	ldrb	r3, [r3, #18]
    6804:	005b      	lsls	r3, r3, #1
    6806:	f88d 3416 	strb.w	r3, [sp, #1046]	; 0x416
                u32HwFilterMask = (uint32)0xC000C000U;
    680a:	f04f 23c0 	mov.w	r3, #3221274624	; 0xc000c000
    680e:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                eElementFormat = FLEXCAN_RX_FIFO_ID_FORMAT_B;
    6812:	2301      	movs	r3, #1
    6814:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
                if (Can_pHwObject->Can_IdMessage != CAN_STANDARD)
    6818:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    681c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6820:	681b      	ldr	r3, [r3, #0]
    6822:	689b      	ldr	r3, [r3, #8]
    6824:	2b00      	cmp	r3, #0
    6826:	d024      	beq.n	6872 <Can_Ipw_InitLegacyFifoFilter+0x184>
                {
                    u32HwFilterMask |= (Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx * 2U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATB_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATB_EXT_SHIFT1;
    6828:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    682c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6830:	681b      	ldr	r3, [r3, #0]
    6832:	695a      	ldr	r2, [r3, #20]
    6834:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6838:	011b      	lsls	r3, r3, #4
    683a:	4413      	add	r3, r2
    683c:	685b      	ldr	r3, [r3, #4]
    683e:	0bdb      	lsrs	r3, r3, #15
    6840:	041b      	lsls	r3, r3, #16
    6842:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6846:	4313      	orrs	r3, r2
    6848:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 2U) + 1U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATB_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATB_EXT_SHIFT2;
    684c:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6850:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6854:	681b      	ldr	r3, [r3, #0]
    6856:	695a      	ldr	r2, [r3, #20]
    6858:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    685c:	011b      	lsls	r3, r3, #4
    685e:	3308      	adds	r3, #8
    6860:	4413      	add	r3, r2
    6862:	685b      	ldr	r3, [r3, #4]
    6864:	0bdb      	lsrs	r3, r3, #15
    6866:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    686a:	4313      	orrs	r3, r2
    686c:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    6870:	e0cf      	b.n	6a12 <Can_Ipw_InitLegacyFifoFilter+0x324>
                }
                else
                {
                    u32HwFilterMask |= Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx * 2U].Can_u32HwFilterMask << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATB_STD_SHIFT1;
    6872:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6876:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    687a:	681b      	ldr	r3, [r3, #0]
    687c:	695a      	ldr	r2, [r3, #20]
    687e:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6882:	011b      	lsls	r3, r3, #4
    6884:	4413      	add	r3, r2
    6886:	685b      	ldr	r3, [r3, #4]
    6888:	04db      	lsls	r3, r3, #19
    688a:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    688e:	4313      	orrs	r3, r2
    6890:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 2U) + 1U].Can_u32HwFilterMask << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATB_STD_SHIFT2;
    6894:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6898:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    689c:	681b      	ldr	r3, [r3, #0]
    689e:	695a      	ldr	r2, [r3, #20]
    68a0:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    68a4:	011b      	lsls	r3, r3, #4
    68a6:	3308      	adds	r3, #8
    68a8:	4413      	add	r3, r2
    68aa:	685b      	ldr	r3, [r3, #4]
    68ac:	00db      	lsls	r3, r3, #3
    68ae:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    68b2:	4313      	orrs	r3, r2
    68b4:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    68b8:	e0ab      	b.n	6a12 <Can_Ipw_InitLegacyFifoFilter+0x324>
                }
            }
            else /*CAN_LEGACY_FIFO_FORMAT_C == Can_pController->Can_eLegacyAcceptanceMode */
            {
                u8HwFilterCount =  Can_pHwObject->Can_u8HwFilterCount * 4U ;
    68ba:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    68be:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    68c2:	681b      	ldr	r3, [r3, #0]
    68c4:	7c9b      	ldrb	r3, [r3, #18]
    68c6:	009b      	lsls	r3, r3, #2
    68c8:	f88d 3416 	strb.w	r3, [sp, #1046]	; 0x416
                u32HwFilterMask = (uint32)0x00000000U;
    68cc:	2300      	movs	r3, #0
    68ce:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                eElementFormat = FLEXCAN_RX_FIFO_ID_FORMAT_C;
    68d2:	2302      	movs	r3, #2
    68d4:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
                if (Can_pHwObject->Can_IdMessage != CAN_STANDARD)
    68d8:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    68dc:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    68e0:	681b      	ldr	r3, [r3, #0]
    68e2:	689b      	ldr	r3, [r3, #8]
    68e4:	2b00      	cmp	r3, #0
    68e6:	d04a      	beq.n	697e <Can_Ipw_InitLegacyFifoFilter+0x290>
                {
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx * 4U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT1;
    68e8:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    68ec:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    68f0:	681b      	ldr	r3, [r3, #0]
    68f2:	695a      	ldr	r2, [r3, #20]
    68f4:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    68f8:	015b      	lsls	r3, r3, #5
    68fa:	4413      	add	r3, r2
    68fc:	685b      	ldr	r3, [r3, #4]
    68fe:	0d5b      	lsrs	r3, r3, #21
    6900:	061b      	lsls	r3, r3, #24
    6902:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6906:	4313      	orrs	r3, r2
    6908:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 1U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT2;
    690c:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6910:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6914:	681b      	ldr	r3, [r3, #0]
    6916:	695a      	ldr	r2, [r3, #20]
    6918:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    691c:	015b      	lsls	r3, r3, #5
    691e:	3308      	adds	r3, #8
    6920:	4413      	add	r3, r2
    6922:	685b      	ldr	r3, [r3, #4]
    6924:	0d5b      	lsrs	r3, r3, #21
    6926:	041b      	lsls	r3, r3, #16
    6928:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    692c:	4313      	orrs	r3, r2
    692e:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 2U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT3;
    6932:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6936:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    693a:	681b      	ldr	r3, [r3, #0]
    693c:	695a      	ldr	r2, [r3, #20]
    693e:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6942:	015b      	lsls	r3, r3, #5
    6944:	3310      	adds	r3, #16
    6946:	4413      	add	r3, r2
    6948:	685b      	ldr	r3, [r3, #4]
    694a:	0d5b      	lsrs	r3, r3, #21
    694c:	021b      	lsls	r3, r3, #8
    694e:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6952:	4313      	orrs	r3, r2
    6954:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 3U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT4;
    6958:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    695c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6960:	681b      	ldr	r3, [r3, #0]
    6962:	695a      	ldr	r2, [r3, #20]
    6964:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6968:	015b      	lsls	r3, r3, #5
    696a:	3318      	adds	r3, #24
    696c:	4413      	add	r3, r2
    696e:	685b      	ldr	r3, [r3, #4]
    6970:	0d5b      	lsrs	r3, r3, #21
    6972:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6976:	4313      	orrs	r3, r2
    6978:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
    697c:	e049      	b.n	6a12 <Can_Ipw_InitLegacyFifoFilter+0x324>
                }
                else
                {
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx * 4U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT1;
    697e:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6982:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6986:	681b      	ldr	r3, [r3, #0]
    6988:	695a      	ldr	r2, [r3, #20]
    698a:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    698e:	015b      	lsls	r3, r3, #5
    6990:	4413      	add	r3, r2
    6992:	685b      	ldr	r3, [r3, #4]
    6994:	08db      	lsrs	r3, r3, #3
    6996:	061b      	lsls	r3, r3, #24
    6998:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    699c:	4313      	orrs	r3, r2
    699e:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 1U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT2;
    69a2:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    69a6:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    69aa:	681b      	ldr	r3, [r3, #0]
    69ac:	695a      	ldr	r2, [r3, #20]
    69ae:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    69b2:	015b      	lsls	r3, r3, #5
    69b4:	3308      	adds	r3, #8
    69b6:	4413      	add	r3, r2
    69b8:	685b      	ldr	r3, [r3, #4]
    69ba:	08db      	lsrs	r3, r3, #3
    69bc:	041b      	lsls	r3, r3, #16
    69be:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    69c2:	4313      	orrs	r3, r2
    69c4:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 2U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT3;
    69c8:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    69cc:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    69d0:	681b      	ldr	r3, [r3, #0]
    69d2:	695a      	ldr	r2, [r3, #20]
    69d4:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    69d8:	015b      	lsls	r3, r3, #5
    69da:	3310      	adds	r3, #16
    69dc:	4413      	add	r3, r2
    69de:	685b      	ldr	r3, [r3, #4]
    69e0:	08db      	lsrs	r3, r3, #3
    69e2:	021b      	lsls	r3, r3, #8
    69e4:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    69e8:	4313      	orrs	r3, r2
    69ea:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                    u32HwFilterMask |= (uint32)(Can_pHwObject->Can_pHwFilterConfig[(u8FilterIdx * 4U) + 3U].Can_u32HwFilterMask >> CAN_IPW_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT) << CAN_IPW_RX_FIFO_MASK_FILTER_FORMATC_STD_EXT_SHIFT4;
    69ee:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    69f2:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    69f6:	681b      	ldr	r3, [r3, #0]
    69f8:	695a      	ldr	r2, [r3, #20]
    69fa:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    69fe:	015b      	lsls	r3, r3, #5
    6a00:	3318      	adds	r3, #24
    6a02:	4413      	add	r3, r2
    6a04:	685b      	ldr	r3, [r3, #4]
    6a06:	08db      	lsrs	r3, r3, #3
    6a08:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6a0c:	4313      	orrs	r3, r2
    6a0e:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
                }
            }
            /* Already in freeze mode */
            (void)FlexCAN_Ip_SetRxIndividualMask(Can_pController->Can_u8ControllerOffset, u8FilterIdx, u32HwFilterMask);
    6a12:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6a16:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    6a1a:	681b      	ldr	r3, [r3, #0]
    6a1c:	789b      	ldrb	r3, [r3, #2]
    6a1e:	f89d 1417 	ldrb.w	r1, [sp, #1047]	; 0x417
    6a22:	f8dd 2410 	ldr.w	r2, [sp, #1040]	; 0x410
    6a26:	4618      	mov	r0, r3
    6a28:	f002 fd0e 	bl	9448 <FlexCAN_Ip_SetRxIndividualMask_Privileged>
    for (u8FilterIdx=0U; ((u8FilterIdx < u8FiFoFilterIndvCount) && (u8FilterIdx < Can_pHwObject->Can_u8HwFilterCount)); u8FilterIdx++)
    6a2c:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6a30:	3301      	adds	r3, #1
    6a32:	f88d 3417 	strb.w	r3, [sp, #1047]	; 0x417
    6a36:	f89d 2417 	ldrb.w	r2, [sp, #1047]	; 0x417
    6a3a:	f89d 340f 	ldrb.w	r3, [sp, #1039]	; 0x40f
    6a3e:	429a      	cmp	r2, r3
    6a40:	d20a      	bcs.n	6a58 <Can_Ipw_InitLegacyFifoFilter+0x36a>
    6a42:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6a46:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6a4a:	681b      	ldr	r3, [r3, #0]
    6a4c:	7c9b      	ldrb	r3, [r3, #18]
    6a4e:	f89d 2417 	ldrb.w	r2, [sp, #1047]	; 0x417
    6a52:	429a      	cmp	r2, r3
    6a54:	f4ff ae85 	bcc.w	6762 <Can_Ipw_InitLegacyFifoFilter+0x74>
    }

    (void)FlexCAN_Ip_SetRxFifoGlobalMask(Can_pController->Can_u8ControllerOffset, Can_pController->Can_u32LegacyGlobalMask);
    6a58:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6a5c:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    6a60:	681b      	ldr	r3, [r3, #0]
    6a62:	789a      	ldrb	r2, [r3, #2]
    6a64:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6a68:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    6a6c:	681b      	ldr	r3, [r3, #0]
    6a6e:	68db      	ldr	r3, [r3, #12]
    6a70:	4619      	mov	r1, r3
    6a72:	4610      	mov	r0, r2
    6a74:	f002 fd36 	bl	94e4 <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged>
    
    if (u8HwFilterCount != 0U)
    6a78:	f89d 3416 	ldrb.w	r3, [sp, #1046]	; 0x416
    6a7c:	2b00      	cmp	r3, #0
    6a7e:	d054      	beq.n	6b2a <Can_Ipw_InitLegacyFifoFilter+0x43c>
    {
        for (u8FilterIdx=0U; u8FilterIdx < u8HwFilterCount; u8FilterIdx++)
    6a80:	2300      	movs	r3, #0
    6a82:	f88d 3417 	strb.w	r3, [sp, #1047]	; 0x417
    6a86:	e03e      	b.n	6b06 <Can_Ipw_InitLegacyFifoFilter+0x418>
        {
            RxFifoFilters[u8FilterIdx].id = Can_pHwObject->Can_pHwFilterConfig[u8FilterIdx].Can_u32HwFilterCode;
    6a88:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6a8c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6a90:	681b      	ldr	r3, [r3, #0]
    6a92:	695a      	ldr	r2, [r3, #20]
    6a94:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6a98:	00db      	lsls	r3, r3, #3
    6a9a:	441a      	add	r2, r3
    6a9c:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6aa0:	6812      	ldr	r2, [r2, #0]
    6aa2:	f50d 6183 	add.w	r1, sp, #1048	; 0x418
    6aa6:	f5a1 6182 	sub.w	r1, r1, #1040	; 0x410
    6aaa:	00db      	lsls	r3, r3, #3
    6aac:	440b      	add	r3, r1
    6aae:	605a      	str	r2, [r3, #4]
            if (Can_pHwObject->Can_IdMessage != CAN_STANDARD)
    6ab0:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6ab4:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
    6ab8:	681b      	ldr	r3, [r3, #0]
    6aba:	689b      	ldr	r3, [r3, #8]
    6abc:	2b00      	cmp	r3, #0
    6abe:	d00a      	beq.n	6ad6 <Can_Ipw_InitLegacyFifoFilter+0x3e8>
            {
                RxFifoFilters[u8FilterIdx].isExtendedFrame = TRUE;
    6ac0:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6ac4:	f50d 6283 	add.w	r2, sp, #1048	; 0x418
    6ac8:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
    6acc:	00db      	lsls	r3, r3, #3
    6ace:	4413      	add	r3, r2
    6ad0:	2201      	movs	r2, #1
    6ad2:	705a      	strb	r2, [r3, #1]
    6ad4:	e009      	b.n	6aea <Can_Ipw_InitLegacyFifoFilter+0x3fc>
            }
            else
            {
                RxFifoFilters[u8FilterIdx].isExtendedFrame = FALSE;
    6ad6:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6ada:	f50d 6283 	add.w	r2, sp, #1048	; 0x418
    6ade:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
    6ae2:	00db      	lsls	r3, r3, #3
    6ae4:	4413      	add	r3, r2
    6ae6:	2200      	movs	r2, #0
    6ae8:	705a      	strb	r2, [r3, #1]
            }
            RxFifoFilters[u8FilterIdx].isRemoteFrame = FALSE;
    6aea:	f89d 2417 	ldrb.w	r2, [sp, #1047]	; 0x417
    6aee:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6af2:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
    6af6:	2100      	movs	r1, #0
    6af8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
        for (u8FilterIdx=0U; u8FilterIdx < u8HwFilterCount; u8FilterIdx++)
    6afc:	f89d 3417 	ldrb.w	r3, [sp, #1047]	; 0x417
    6b00:	3301      	adds	r3, #1
    6b02:	f88d 3417 	strb.w	r3, [sp, #1047]	; 0x417
    6b06:	f89d 2417 	ldrb.w	r2, [sp, #1047]	; 0x417
    6b0a:	f89d 3416 	ldrb.w	r3, [sp, #1046]	; 0x416
    6b0e:	429a      	cmp	r2, r3
    6b10:	d3ba      	bcc.n	6a88 <Can_Ipw_InitLegacyFifoFilter+0x39a>
        }

        (void)FlexCAN_Ip_ConfigRxFifo(Can_pController->Can_u8ControllerOffset, eElementFormat, RxFifoFilters);
    6b12:	f50d 6383 	add.w	r3, sp, #1048	; 0x418
    6b16:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
    6b1a:	681b      	ldr	r3, [r3, #0]
    6b1c:	789b      	ldrb	r3, [r3, #2]
    6b1e:	aa02      	add	r2, sp, #8
    6b20:	f8dd 1408 	ldr.w	r1, [sp, #1032]	; 0x408
    6b24:	4618      	mov	r0, r3
    6b26:	f002 f872 	bl	8c0e <FlexCAN_Ip_ConfigRxFifo_Privileged>
    }
    
}
    6b2a:	bf00      	nop
    6b2c:	f20d 4d1c 	addw	sp, sp, #1052	; 0x41c
    6b30:	f85d fb04 	ldr.w	pc, [sp], #4

00006b34 <Can_Ipw_InitBaudrate>:

#endif /* (CAN_43_FLEXCAN_RX_POLLING_SUPPORT == STD_ON) */

/* Init baudrate for controller */
static void Can_Ipw_InitBaudrate(const Can_43_FLEXCAN_ControllerConfigType * ControllerConfig)
{
    6b34:	b510      	push	{r4, lr}
    6b36:	b084      	sub	sp, #16
    6b38:	9001      	str	r0, [sp, #4]
#if (CAN_43_FLEXCAN_SET_BAUDRATE_API == STD_ON)
    uint16 BaudRateConfigID = Can_au16ControllerBaudRateSel[ControllerConfig->Can_u8ControllerID];
#else
    uint16 BaudRateConfigID = ControllerConfig->Can_u16DefaultBaudrateID;
    6b3a:	9b01      	ldr	r3, [sp, #4]
    6b3c:	8b9b      	ldrh	r3, [r3, #28]
    6b3e:	f8ad 300e 	strh.w	r3, [sp, #14]
        FlexCANTimeSeg.phaseSeg1  = ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_NominalBitRate.Can_u8PhaseSeg1;
        FlexCANTimeSeg.phaseSeg2  = ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_NominalBitRate.Can_u8PhaseSeg2;
        FlexCANTimeSeg.rJumpwidth = ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_NominalBitRate.Can_u8ResyncJumpWidth;
        (void)FlexCAN_Ip_SetBitrate(ControllerConfig->Can_u8ControllerOffset, &FlexCANTimeSeg, FALSE);
#endif /* ((CAN_43_FLEXCAN_DUAL_CLOCK_MODE == STD_ON) || (CAN_43_FLEXCAN_SET_BAUDRATE_API == STD_ON)) */
        if (TRUE == ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_bFDFrame)
    6b42:	9b01      	ldr	r3, [sp, #4]
    6b44:	6a1a      	ldr	r2, [r3, #32]
    6b46:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6b4a:	2116      	movs	r1, #22
    6b4c:	fb01 f303 	mul.w	r3, r1, r3
    6b50:	4413      	add	r3, r2
    6b52:	785b      	ldrb	r3, [r3, #1]
    6b54:	2b00      	cmp	r3, #0
    6b56:	d016      	beq.n	6b86 <Can_Ipw_InitBaudrate+0x52>
            FlexCANTimeSeg.phaseSeg2  = ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_DataBitRate.Can_u8PhaseSeg2;
            FlexCANTimeSeg.rJumpwidth = ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_DataBitRate.Can_u8ResyncJumpWidth;

            (void)FlexCAN_Ip_SetBitrateCbt(ControllerConfig->Can_u8ControllerOffset, &FlexCANTimeSeg, ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_bBitRateSwitch);
    #endif /* ((CAN_43_FLEXCAN_DUAL_CLOCK_MODE == STD_ON) || (CAN_43_FLEXCAN_SET_BAUDRATE_API == STD_ON)) */
            (void)FlexCAN_Ip_SetTDCOffset(ControllerConfig->Can_u8ControllerOffset, \
    6b58:	9b01      	ldr	r3, [sp, #4]
    6b5a:	7898      	ldrb	r0, [r3, #2]
    6b5c:	9b01      	ldr	r3, [sp, #4]
    6b5e:	6a1a      	ldr	r2, [r3, #32]
    6b60:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6b64:	2116      	movs	r1, #22
    6b66:	fb01 f303 	mul.w	r3, r1, r3
    6b6a:	4413      	add	r3, r2
    6b6c:	7cd9      	ldrb	r1, [r3, #19]
    6b6e:	9b01      	ldr	r3, [sp, #4]
    6b70:	6a1a      	ldr	r2, [r3, #32]
    6b72:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6b76:	2416      	movs	r4, #22
    6b78:	fb04 f303 	mul.w	r3, r4, r3
    6b7c:	4413      	add	r3, r2
    6b7e:	7d1b      	ldrb	r3, [r3, #20]
    6b80:	461a      	mov	r2, r3
    6b82:	f003 f829 	bl	9bd8 <FlexCAN_Ip_SetTDCOffset_Privileged>
                                          ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_bTrcvDelayEnable, \
                                          ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_u8TrcvDelayCompOffset);
        }
        (void)FlexCAN_Ip_SetTxArbitrationStartDelay(ControllerConfig->Can_u8ControllerOffset, ControllerConfig->Can_pBaudrateConfig[BaudRateConfigID].Can_u8TxArbitrationStartDelay);
    6b86:	9b01      	ldr	r3, [sp, #4]
    6b88:	7898      	ldrb	r0, [r3, #2]
    6b8a:	9b01      	ldr	r3, [sp, #4]
    6b8c:	6a1a      	ldr	r2, [r3, #32]
    6b8e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6b92:	2116      	movs	r1, #22
    6b94:	fb01 f303 	mul.w	r3, r1, r3
    6b98:	4413      	add	r3, r2
    6b9a:	7c9b      	ldrb	r3, [r3, #18]
    6b9c:	4619      	mov	r1, r3
    6b9e:	f003 f86f 	bl	9c80 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged>
}
    6ba2:	bf00      	nop
    6ba4:	b004      	add	sp, #16
    6ba6:	bd10      	pop	{r4, pc}

00006ba8 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer>:
    (
        const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
        const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObjectConfig,
        uint8 u8MbIdx
    )
    {
    6ba8:	b500      	push	{lr}
    6baa:	b087      	sub	sp, #28
    6bac:	9003      	str	r0, [sp, #12]
    6bae:	9102      	str	r1, [sp, #8]
    6bb0:	4613      	mov	r3, r2
    6bb2:	f88d 3007 	strb.w	r3, [sp, #7]
        Can_HwHandleType u8HwObjectID = 0U;
    6bb6:	2300      	movs	r3, #0
    6bb8:	f8ad 3016 	strh.w	r3, [sp, #22]

        u8HwObjectID = Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][u8MbIdx];
    6bbc:	9b03      	ldr	r3, [sp, #12]
    6bbe:	785b      	ldrb	r3, [r3, #1]
    6bc0:	461a      	mov	r2, r3
    6bc2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6bc6:	491c      	ldr	r1, [pc, #112]	; (6c38 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer+0x90>)
    6bc8:	0152      	lsls	r2, r2, #5
    6bca:	4413      	add	r3, r2
    6bcc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    6bd0:	f8ad 3016 	strh.w	r3, [sp, #22]
        if ((CAN_43_FLEXCAN_HWOBJ_UNMAPPED != u8HwObjectID) && (FALSE == Can_pHwObjectConfig[u8HwObjectID].Can_bHwObjectUsesPolling))
    6bd4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6bd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
    6bdc:	4293      	cmp	r3, r2
    6bde:	d027      	beq.n	6c30 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer+0x88>
    6be0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    6be4:	4613      	mov	r3, r2
    6be6:	00db      	lsls	r3, r3, #3
    6be8:	4413      	add	r3, r2
    6bea:	009b      	lsls	r3, r3, #2
    6bec:	461a      	mov	r2, r3
    6bee:	9b02      	ldr	r3, [sp, #8]
    6bf0:	4413      	add	r3, r2
    6bf2:	7b1b      	ldrb	r3, [r3, #12]
    6bf4:	f083 0301 	eor.w	r3, r3, #1
    6bf8:	b2db      	uxtb	r3, r3
    6bfa:	2b00      	cmp	r3, #0
    6bfc:	d018      	beq.n	6c30 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer+0x88>
        {
            if (CAN_TX_NORMAL == Can_pHwObjectConfig[u8HwObjectID].Can_eReceiveType)
    6bfe:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    6c02:	4613      	mov	r3, r2
    6c04:	00db      	lsls	r3, r3, #3
    6c06:	4413      	add	r3, r2
    6c08:	009b      	lsls	r3, r3, #2
    6c0a:	461a      	mov	r2, r3
    6c0c:	9b02      	ldr	r3, [sp, #8]
    6c0e:	4413      	add	r3, r2
    6c10:	699b      	ldr	r3, [r3, #24]
    6c12:	2b03      	cmp	r3, #3
    6c14:	d10c      	bne.n	6c30 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer+0x88>
            {
                CanIf_TxConfirmation(Can_Ipw_au16TxPduId[Can_pControllerConfig->Can_u8ControllerID][u8MbIdx]);
    6c16:	9b03      	ldr	r3, [sp, #12]
    6c18:	785b      	ldrb	r3, [r3, #1]
    6c1a:	461a      	mov	r2, r3
    6c1c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6c20:	4906      	ldr	r1, [pc, #24]	; (6c3c <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer+0x94>)
    6c22:	0152      	lsls	r2, r2, #5
    6c24:	4413      	add	r3, r2
    6c26:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    6c2a:	4618      	mov	r0, r3
    6c2c:	f7f9 fe4f 	bl	8ce <CanIf_TxConfirmation>
            }
        }
    }
    6c30:	bf00      	nop
    6c32:	b007      	add	sp, #28
    6c34:	f85d fb04 	ldr.w	pc, [sp], #4
    6c38:	1fff8f5c 	.word	0x1fff8f5c
    6c3c:	1fff8f1c 	.word	0x1fff8f1c

00006c40 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer>:
    (
        const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
        const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObjectConfig,
        uint8 u8MbIdx
    )
    {
    6c40:	b500      	push	{lr}
    6c42:	b08f      	sub	sp, #60	; 0x3c
    6c44:	9005      	str	r0, [sp, #20]
    6c46:	9104      	str	r1, [sp, #16]
    6c48:	4613      	mov	r3, r2
    6c4a:	f88d 300f 	strb.w	r3, [sp, #15]
        Can_HwHandleType u8HwObjectID = 0U;
    6c4e:	2300      	movs	r3, #0
    6c50:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
        Can_HwType CanIf_Mailbox;
        PduInfoType CanIf_PduInfo;
        const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject = NULL_PTR;
    6c54:	2300      	movs	r3, #0
    6c56:	930c      	str	r3, [sp, #48]	; 0x30
        Flexcan_Ip_MsgBuffType * pReceivedDataBuffer = NULL_PTR;
    6c58:	2300      	movs	r3, #0
    6c5a:	930b      	str	r3, [sp, #44]	; 0x2c

        u8HwObjectID = Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][u8MbIdx];
    6c5c:	9b05      	ldr	r3, [sp, #20]
    6c5e:	785b      	ldrb	r3, [r3, #1]
    6c60:	461a      	mov	r2, r3
    6c62:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6c66:	493f      	ldr	r1, [pc, #252]	; (6d64 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x124>)
    6c68:	0152      	lsls	r2, r2, #5
    6c6a:	4413      	add	r3, r2
    6c6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    6c70:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
        if ((CAN_43_FLEXCAN_HWOBJ_UNMAPPED != u8HwObjectID) && (FALSE == Can_pHwObjectConfig[u8HwObjectID].Can_bHwObjectUsesPolling))
    6c74:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
    6c78:	f64f 72ff 	movw	r2, #65535	; 0xffff
    6c7c:	4293      	cmp	r3, r2
    6c7e:	d06c      	beq.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
    6c80:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
    6c84:	4613      	mov	r3, r2
    6c86:	00db      	lsls	r3, r3, #3
    6c88:	4413      	add	r3, r2
    6c8a:	009b      	lsls	r3, r3, #2
    6c8c:	461a      	mov	r2, r3
    6c8e:	9b04      	ldr	r3, [sp, #16]
    6c90:	4413      	add	r3, r2
    6c92:	7b1b      	ldrb	r3, [r3, #12]
    6c94:	f083 0301 	eor.w	r3, r3, #1
    6c98:	b2db      	uxtb	r3, r3
    6c9a:	2b00      	cmp	r3, #0
    6c9c:	d05d      	beq.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
        {
            Can_pHwObject = &Can_pHwObjectConfig[u8HwObjectID];
    6c9e:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
    6ca2:	4613      	mov	r3, r2
    6ca4:	00db      	lsls	r3, r3, #3
    6ca6:	4413      	add	r3, r2
    6ca8:	009b      	lsls	r3, r3, #2
    6caa:	461a      	mov	r2, r3
    6cac:	9b04      	ldr	r3, [sp, #16]
    6cae:	4413      	add	r3, r2
    6cb0:	930c      	str	r3, [sp, #48]	; 0x30

            if (CAN_RX_NORMAL == Can_pHwObject->Can_eReceiveType)
    6cb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cb4:	699b      	ldr	r3, [r3, #24]
    6cb6:	2b00      	cmp	r3, #0
    6cb8:	d118      	bne.n	6cec <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0xac>
            {
                pReceivedDataBuffer = (Can_Ipw_apxStatus[Can_pControllerConfig->Can_u8ControllerID])->mbs[Can_pHwObject->Can_u8HwBufferIndex].pMBmessage;
    6cba:	4a2b      	ldr	r2, [pc, #172]	; (6d68 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x128>)
    6cbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cbe:	7f1b      	ldrb	r3, [r3, #28]
    6cc0:	011b      	lsls	r3, r3, #4
    6cc2:	4413      	add	r3, r2
    6cc4:	681b      	ldr	r3, [r3, #0]
    6cc6:	930b      	str	r3, [sp, #44]	; 0x2c
                Can_Ipw_ParseData(&CanIf_Mailbox, \
    6cc8:	a906      	add	r1, sp, #24
    6cca:	a809      	add	r0, sp, #36	; 0x24
    6ccc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cce:	9300      	str	r3, [sp, #0]
    6cd0:	9b05      	ldr	r3, [sp, #20]
    6cd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cd4:	f7ff fcae 	bl	6634 <Can_Ipw_ParseData>
                                  pReceivedDataBuffer, \
                                  Can_pControllerConfig, \
                                  Can_pHwObject \
                                 );
                /* ready to receive in next time */
                (void)FlexCAN_Ip_Receive(Can_pControllerConfig->Can_u8ControllerOffset, \
    6cd8:	9b05      	ldr	r3, [sp, #20]
    6cda:	7898      	ldrb	r0, [r3, #2]
    6cdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cde:	7f19      	ldrb	r1, [r3, #28]
    6ce0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ce2:	7b1b      	ldrb	r3, [r3, #12]
    6ce4:	2200      	movs	r2, #0
    6ce6:	f001 fe61 	bl	89ac <FlexCAN_Ip_Receive>
            else
            {
                /* prevent misra */
            }
        }
    }
    6cea:	e036      	b.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
            else if (CAN_RX_LEGACY_FIFO == Can_pHwObject->Can_eReceiveType)
    6cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cee:	699b      	ldr	r3, [r3, #24]
    6cf0:	2b01      	cmp	r3, #1
    6cf2:	d132      	bne.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
                if ((uint8)7U == u8MbIdx)
    6cf4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6cf8:	2b07      	cmp	r3, #7
    6cfa:	d10d      	bne.n	6d18 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0xd8>
                    (void)Det_ReportRuntimeError((uint16)CAN_43_FLEXCAN_IPW_MODULE_ID, (uint8)CAN_43_FLEXCAN_INSTANCE, (uint8)CAN_43_FLEXCAN_SID_MAIN_FUNCTION_READ, (uint8)CAN_43_FLEXCAN_E_DATALOST);
    6cfc:	2301      	movs	r3, #1
    6cfe:	2208      	movs	r2, #8
    6d00:	2100      	movs	r1, #0
    6d02:	2050      	movs	r0, #80	; 0x50
    6d04:	f006 fff0 	bl	dce8 <Det_ReportRuntimeError>
                    if (NULL_PTR != Can_pControllerConfig->Can_pLegacyFiFoOvfNotif)
    6d08:	9b05      	ldr	r3, [sp, #20]
    6d0a:	699b      	ldr	r3, [r3, #24]
    6d0c:	2b00      	cmp	r3, #0
    6d0e:	d024      	beq.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
                        Can_pControllerConfig->Can_pLegacyFiFoOvfNotif();
    6d10:	9b05      	ldr	r3, [sp, #20]
    6d12:	699b      	ldr	r3, [r3, #24]
    6d14:	4798      	blx	r3
    }
    6d16:	e020      	b.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
                else if ((uint8)6U == u8MbIdx)
    6d18:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6d1c:	2b06      	cmp	r3, #6
    6d1e:	d107      	bne.n	6d30 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0xf0>
                    if (NULL_PTR != Can_pControllerConfig->Can_pLegacyFiFoWarnNotif)
    6d20:	9b05      	ldr	r3, [sp, #20]
    6d22:	695b      	ldr	r3, [r3, #20]
    6d24:	2b00      	cmp	r3, #0
    6d26:	d018      	beq.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
                        Can_pControllerConfig->Can_pLegacyFiFoWarnNotif();
    6d28:	9b05      	ldr	r3, [sp, #20]
    6d2a:	695b      	ldr	r3, [r3, #20]
    6d2c:	4798      	blx	r3
    }
    6d2e:	e014      	b.n	6d5a <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x11a>
                    pReceivedDataBuffer = (Can_Ipw_apxStatus[Can_pControllerConfig->Can_u8ControllerID])->mbs[Can_pHwObject->Can_u8HwBufferIndex].pMBmessage;
    6d30:	4a0d      	ldr	r2, [pc, #52]	; (6d68 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer+0x128>)
    6d32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d34:	7f1b      	ldrb	r3, [r3, #28]
    6d36:	011b      	lsls	r3, r3, #4
    6d38:	4413      	add	r3, r2
    6d3a:	681b      	ldr	r3, [r3, #0]
    6d3c:	930b      	str	r3, [sp, #44]	; 0x2c
                    Can_Ipw_ParseData(&CanIf_Mailbox, \
    6d3e:	a906      	add	r1, sp, #24
    6d40:	a809      	add	r0, sp, #36	; 0x24
    6d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d44:	9300      	str	r3, [sp, #0]
    6d46:	9b05      	ldr	r3, [sp, #20]
    6d48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6d4a:	f7ff fc73 	bl	6634 <Can_Ipw_ParseData>
                    (void)FlexCAN_Ip_RxFifo(Can_pControllerConfig->Can_u8ControllerOffset, NULL_PTR);
    6d4e:	9b05      	ldr	r3, [sp, #20]
    6d50:	789b      	ldrb	r3, [r3, #2]
    6d52:	2100      	movs	r1, #0
    6d54:	4618      	mov	r0, r3
    6d56:	f001 ff27 	bl	8ba8 <FlexCAN_Ip_RxFifo>
    }
    6d5a:	bf00      	nop
    6d5c:	b00f      	add	sp, #60	; 0x3c
    6d5e:	f85d fb04 	ldr.w	pc, [sp], #4
    6d62:	bf00      	nop
    6d64:	1fff8f5c 	.word	0x1fff8f5c
    6d68:	1fff8cfc 	.word	0x1fff8cfc

00006d6c <Can_43_FLEXCAN_Ipw_Init>:
#endif /* (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON) */
/*==================================================================================================
*                                       GLOBAL FUNCTIONS
==================================================================================================*/
Std_ReturnType Can_43_FLEXCAN_Ipw_Init(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    6d6c:	b510      	push	{r4, lr}
    6d6e:	b084      	sub	sp, #16
    6d70:	9001      	str	r0, [sp, #4]
    Std_ReturnType eRetVal = (Std_ReturnType)FLEXCAN_STATUS_ERROR;
    6d72:	2301      	movs	r3, #1
    6d74:	f88d 300c 	strb.w	r3, [sp, #12]
#if (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON)
    /* The Index of Hoh in a group that refer to a controller */
    uint8 u8HwObjRefIdx = 0U;
    6d78:	2300      	movs	r3, #0
    6d7a:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 u8ObjIdx = 0U;
    6d7e:	2300      	movs	r3, #0
    6d80:	f88d 300e 	strb.w	r3, [sp, #14]
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject = NULL_PTR;
    6d84:	2300      	movs	r3, #0
    6d86:	9302      	str	r3, [sp, #8]
    uint8 u8HwBufferCount = 0U;
    6d88:	2300      	movs	r3, #0
    6d8a:	f88d 300d 	strb.w	r3, [sp, #13]
    {
        Can_Ipw_u32Seconds = 0U;
    }
#endif
    /* @violates @ref Can_Ipw_c_REF_3 MISRA 2012 Advisory Rule 12.3 */
    eRetVal = (Std_ReturnType)Call_Can_FlexCan_Init(Can_pControllerConfig->Can_u8ControllerOffset, Can_Ipw_apxStatus[Can_pControllerConfig->Can_u8ControllerID], Can_pControllerConfig->HwChannelIpConfig->pFlexcanIpHwConfig);
    6d8e:	9b01      	ldr	r3, [sp, #4]
    6d90:	7898      	ldrb	r0, [r3, #2]
    6d92:	4976      	ldr	r1, [pc, #472]	; (6f6c <Can_43_FLEXCAN_Ipw_Init+0x200>)
    6d94:	9b01      	ldr	r3, [sp, #4]
    6d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6d98:	681b      	ldr	r3, [r3, #0]
    6d9a:	461a      	mov	r2, r3
    6d9c:	f001 fcfa 	bl	8794 <FlexCAN_Ip_Init_Privileged>
    6da0:	4603      	mov	r3, r0
    6da2:	f88d 300c 	strb.w	r3, [sp, #12]
    
    /* by defaut, enable interrupt when setcontroller to start */
    Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID] = TRUE;
    6da6:	9b01      	ldr	r3, [sp, #4]
    6da8:	785b      	ldrb	r3, [r3, #1]
    6daa:	461a      	mov	r2, r3
    6dac:	4b70      	ldr	r3, [pc, #448]	; (6f70 <Can_43_FLEXCAN_Ipw_Init+0x204>)
    6dae:	2101      	movs	r1, #1
    6db0:	5499      	strb	r1, [r3, r2]
    if ((Std_ReturnType)FLEXCAN_STATUS_SUCCESS == eRetVal)
    6db2:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6db6:	2b00      	cmp	r3, #0
    6db8:	d13b      	bne.n	6e32 <Can_43_FLEXCAN_Ipw_Init+0xc6>
    {
        /* disable all interrupts */
        (void)FlexCAN_Ip_DisableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    6dba:	9b01      	ldr	r3, [sp, #4]
    6dbc:	789b      	ldrb	r3, [r3, #2]
    6dbe:	4618      	mov	r0, r3
    6dc0:	f003 f81c 	bl	9dfc <FlexCAN_Ip_DisableInterrupts_Privileged>

        /* If the FlexCAN_Init retuns SUCCESS then the module is already in freezemode, and FlexCAN_Ip_SetTDCOffset and FlexCAN_Ip_SetTxArbitrationStartDelay will always retun success */
        if (Can_pControllerConfig->Can_pBaudrateConfig[Can_pControllerConfig->Can_u16DefaultBaudrateID].Can_bFDFrame)
    6dc4:	9b01      	ldr	r3, [sp, #4]
    6dc6:	6a1a      	ldr	r2, [r3, #32]
    6dc8:	9b01      	ldr	r3, [sp, #4]
    6dca:	8b9b      	ldrh	r3, [r3, #28]
    6dcc:	4619      	mov	r1, r3
    6dce:	2316      	movs	r3, #22
    6dd0:	fb01 f303 	mul.w	r3, r1, r3
    6dd4:	4413      	add	r3, r2
    6dd6:	785b      	ldrb	r3, [r3, #1]
    6dd8:	2b00      	cmp	r3, #0
    6dda:	d018      	beq.n	6e0e <Can_43_FLEXCAN_Ipw_Init+0xa2>
        {
            (void)FlexCAN_Ip_SetTDCOffset(Can_pControllerConfig->Can_u8ControllerOffset, \
    6ddc:	9b01      	ldr	r3, [sp, #4]
    6dde:	7898      	ldrb	r0, [r3, #2]
    6de0:	9b01      	ldr	r3, [sp, #4]
    6de2:	6a1a      	ldr	r2, [r3, #32]
    6de4:	9b01      	ldr	r3, [sp, #4]
    6de6:	8b9b      	ldrh	r3, [r3, #28]
    6de8:	4619      	mov	r1, r3
    6dea:	2316      	movs	r3, #22
    6dec:	fb01 f303 	mul.w	r3, r1, r3
    6df0:	4413      	add	r3, r2
    6df2:	7cd9      	ldrb	r1, [r3, #19]
    6df4:	9b01      	ldr	r3, [sp, #4]
    6df6:	6a1a      	ldr	r2, [r3, #32]
    6df8:	9b01      	ldr	r3, [sp, #4]
    6dfa:	8b9b      	ldrh	r3, [r3, #28]
    6dfc:	461c      	mov	r4, r3
    6dfe:	2316      	movs	r3, #22
    6e00:	fb04 f303 	mul.w	r3, r4, r3
    6e04:	4413      	add	r3, r2
    6e06:	7d1b      	ldrb	r3, [r3, #20]
    6e08:	461a      	mov	r2, r3
    6e0a:	f002 fee5 	bl	9bd8 <FlexCAN_Ip_SetTDCOffset_Privileged>
                                          Can_pControllerConfig->Can_pBaudrateConfig[Can_pControllerConfig->Can_u16DefaultBaudrateID].Can_bTrcvDelayEnable, \
                                          Can_pControllerConfig->Can_pBaudrateConfig[Can_pControllerConfig->Can_u16DefaultBaudrateID].Can_u8TrcvDelayCompOffset);
        }
        (void)FlexCAN_Ip_SetTxArbitrationStartDelay(Can_pControllerConfig->Can_u8ControllerOffset, \
    6e0e:	9b01      	ldr	r3, [sp, #4]
    6e10:	7898      	ldrb	r0, [r3, #2]
    6e12:	9b01      	ldr	r3, [sp, #4]
    6e14:	6a1a      	ldr	r2, [r3, #32]
    6e16:	9b01      	ldr	r3, [sp, #4]
    6e18:	8b9b      	ldrh	r3, [r3, #28]
    6e1a:	4619      	mov	r1, r3
    6e1c:	2316      	movs	r3, #22
    6e1e:	fb01 f303 	mul.w	r3, r1, r3
    6e22:	4413      	add	r3, r2
    6e24:	7c9b      	ldrb	r3, [r3, #18]
    6e26:	4619      	mov	r1, r3
    6e28:	f002 ff2a 	bl	9c80 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged>
                                                    Can_pControllerConfig->Can_pBaudrateConfig[Can_pControllerConfig->Can_u16DefaultBaudrateID].Can_u8TxArbitrationStartDelay);
        
        /* Init all Rx objects */
        Can_Ipw_InitRx(Can_pControllerConfig);
    6e2c:	9801      	ldr	r0, [sp, #4]
    6e2e:	f000 fb05 	bl	743c <Can_Ipw_InitRx>
    }

#if (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON)
    for (u8HwBufferCount = 0U; u8HwBufferCount < CAN_43_FLEXCAN_HWMB_COUNT; u8HwBufferCount++)
    6e32:	2300      	movs	r3, #0
    6e34:	f88d 300d 	strb.w	r3, [sp, #13]
    6e38:	e010      	b.n	6e5c <Can_43_FLEXCAN_Ipw_Init+0xf0>
    {
        Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][u8HwBufferCount] = CAN_43_FLEXCAN_HWOBJ_UNMAPPED;
    6e3a:	9b01      	ldr	r3, [sp, #4]
    6e3c:	785b      	ldrb	r3, [r3, #1]
    6e3e:	461a      	mov	r2, r3
    6e40:	f89d 300d 	ldrb.w	r3, [sp, #13]
    6e44:	494b      	ldr	r1, [pc, #300]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6e46:	0152      	lsls	r2, r2, #5
    6e48:	4413      	add	r3, r2
    6e4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    6e4e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (u8HwBufferCount = 0U; u8HwBufferCount < CAN_43_FLEXCAN_HWMB_COUNT; u8HwBufferCount++)
    6e52:	f89d 300d 	ldrb.w	r3, [sp, #13]
    6e56:	3301      	adds	r3, #1
    6e58:	f88d 300d 	strb.w	r3, [sp, #13]
    6e5c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    6e60:	2b1f      	cmp	r3, #31
    6e62:	d9ea      	bls.n	6e3a <Can_43_FLEXCAN_Ipw_Init+0xce>
    }
    /* Map MB index to hardware object ID */
    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    6e64:	2300      	movs	r3, #0
    6e66:	f88d 300f 	strb.w	r3, [sp, #15]
    6e6a:	e06b      	b.n	6f44 <Can_43_FLEXCAN_Ipw_Init+0x1d8>
    {
        Can_pHwObject = Can_pControllerConfig->Can_ppHwObject[u8HwObjRefIdx];
    6e6c:	9b01      	ldr	r3, [sp, #4]
    6e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6e70:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6e74:	009b      	lsls	r3, r3, #2
    6e76:	4413      	add	r3, r2
    6e78:	681b      	ldr	r3, [r3, #0]
    6e7a:	9302      	str	r3, [sp, #8]
        switch (Can_pHwObject->Can_eReceiveType)
    6e7c:	9b02      	ldr	r3, [sp, #8]
    6e7e:	699b      	ldr	r3, [r3, #24]
    6e80:	2b03      	cmp	r3, #3
    6e82:	d006      	beq.n	6e92 <Can_43_FLEXCAN_Ipw_Init+0x126>
    6e84:	2b03      	cmp	r3, #3
    6e86:	d857      	bhi.n	6f38 <Can_43_FLEXCAN_Ipw_Init+0x1cc>
    6e88:	2b00      	cmp	r3, #0
    6e8a:	d023      	beq.n	6ed4 <Can_43_FLEXCAN_Ipw_Init+0x168>
    6e8c:	2b01      	cmp	r3, #1
    6e8e:	d02f      	beq.n	6ef0 <Can_43_FLEXCAN_Ipw_Init+0x184>
                break;
            }
            default:
            {
                /* don't map for enhance fifo object because of out of message buffer memory */
                break;
    6e90:	e052      	b.n	6f38 <Can_43_FLEXCAN_Ipw_Init+0x1cc>
                for (u8ObjIdx = 0U; u8ObjIdx < Can_pHwObject->Can_u8ObjectCount; u8ObjIdx++)
    6e92:	2300      	movs	r3, #0
    6e94:	f88d 300e 	strb.w	r3, [sp, #14]
    6e98:	e015      	b.n	6ec6 <Can_43_FLEXCAN_Ipw_Init+0x15a>
                    Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][Can_pHwObject->Can_u8HwBufferIndex + u8ObjIdx] = Can_pHwObject->Can_HwObjectID;
    6e9a:	9b01      	ldr	r3, [sp, #4]
    6e9c:	785b      	ldrb	r3, [r3, #1]
    6e9e:	461c      	mov	r4, r3
    6ea0:	9b02      	ldr	r3, [sp, #8]
    6ea2:	7f1b      	ldrb	r3, [r3, #28]
    6ea4:	461a      	mov	r2, r3
    6ea6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    6eaa:	4413      	add	r3, r2
    6eac:	9a02      	ldr	r2, [sp, #8]
    6eae:	8810      	ldrh	r0, [r2, #0]
    6eb0:	4930      	ldr	r1, [pc, #192]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6eb2:	0162      	lsls	r2, r4, #5
    6eb4:	4413      	add	r3, r2
    6eb6:	4602      	mov	r2, r0
    6eb8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                for (u8ObjIdx = 0U; u8ObjIdx < Can_pHwObject->Can_u8ObjectCount; u8ObjIdx++)
    6ebc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    6ec0:	3301      	adds	r3, #1
    6ec2:	f88d 300e 	strb.w	r3, [sp, #14]
    6ec6:	9b02      	ldr	r3, [sp, #8]
    6ec8:	7b9b      	ldrb	r3, [r3, #14]
    6eca:	f89d 200e 	ldrb.w	r2, [sp, #14]
    6ece:	429a      	cmp	r2, r3
    6ed0:	d3e3      	bcc.n	6e9a <Can_43_FLEXCAN_Ipw_Init+0x12e>
                break;
    6ed2:	e032      	b.n	6f3a <Can_43_FLEXCAN_Ipw_Init+0x1ce>
                Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][Can_pHwObject->Can_u8HwBufferIndex] = Can_pHwObject->Can_HwObjectID;
    6ed4:	9b01      	ldr	r3, [sp, #4]
    6ed6:	785b      	ldrb	r3, [r3, #1]
    6ed8:	461c      	mov	r4, r3
    6eda:	9b02      	ldr	r3, [sp, #8]
    6edc:	7f1b      	ldrb	r3, [r3, #28]
    6ede:	4618      	mov	r0, r3
    6ee0:	9b02      	ldr	r3, [sp, #8]
    6ee2:	8819      	ldrh	r1, [r3, #0]
    6ee4:	4a23      	ldr	r2, [pc, #140]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6ee6:	0163      	lsls	r3, r4, #5
    6ee8:	4403      	add	r3, r0
    6eea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                break;
    6eee:	e024      	b.n	6f3a <Can_43_FLEXCAN_Ipw_Init+0x1ce>
                Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][Can_pHwObject->Can_u8HwBufferIndex] = Can_pHwObject->Can_HwObjectID;
    6ef0:	9b01      	ldr	r3, [sp, #4]
    6ef2:	785b      	ldrb	r3, [r3, #1]
    6ef4:	461c      	mov	r4, r3
    6ef6:	9b02      	ldr	r3, [sp, #8]
    6ef8:	7f1b      	ldrb	r3, [r3, #28]
    6efa:	4618      	mov	r0, r3
    6efc:	9b02      	ldr	r3, [sp, #8]
    6efe:	8819      	ldrh	r1, [r3, #0]
    6f00:	4a1c      	ldr	r2, [pc, #112]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6f02:	0163      	lsls	r3, r4, #5
    6f04:	4403      	add	r3, r0
    6f06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][6U] = Can_pHwObject->Can_HwObjectID;
    6f0a:	9b01      	ldr	r3, [sp, #4]
    6f0c:	785b      	ldrb	r3, [r3, #1]
    6f0e:	4618      	mov	r0, r3
    6f10:	9b02      	ldr	r3, [sp, #8]
    6f12:	8819      	ldrh	r1, [r3, #0]
    6f14:	4a17      	ldr	r2, [pc, #92]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6f16:	0183      	lsls	r3, r0, #6
    6f18:	4413      	add	r3, r2
    6f1a:	330c      	adds	r3, #12
    6f1c:	460a      	mov	r2, r1
    6f1e:	801a      	strh	r2, [r3, #0]
                Can_Ipw_au16MbIdxToObjIDMap[Can_pControllerConfig->Can_u8ControllerID][7U] = Can_pHwObject->Can_HwObjectID;
    6f20:	9b01      	ldr	r3, [sp, #4]
    6f22:	785b      	ldrb	r3, [r3, #1]
    6f24:	4618      	mov	r0, r3
    6f26:	9b02      	ldr	r3, [sp, #8]
    6f28:	8819      	ldrh	r1, [r3, #0]
    6f2a:	4a12      	ldr	r2, [pc, #72]	; (6f74 <Can_43_FLEXCAN_Ipw_Init+0x208>)
    6f2c:	0183      	lsls	r3, r0, #6
    6f2e:	4413      	add	r3, r2
    6f30:	330e      	adds	r3, #14
    6f32:	460a      	mov	r2, r1
    6f34:	801a      	strh	r2, [r3, #0]
                break;
    6f36:	e000      	b.n	6f3a <Can_43_FLEXCAN_Ipw_Init+0x1ce>
                break;
    6f38:	bf00      	nop
    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    6f3a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6f3e:	3301      	adds	r3, #1
    6f40:	f88d 300f 	strb.w	r3, [sp, #15]
    6f44:	9b01      	ldr	r3, [sp, #4]
    6f46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    6f4a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    6f4e:	429a      	cmp	r2, r3
    6f50:	d38c      	bcc.n	6e6c <Can_43_FLEXCAN_Ipw_Init+0x100>
            }
        }
    }
#endif /* MB_INTERRUPT_SUPPORT */
    eRetVal = (Std_ReturnType)FlexCAN_Ip_SetStopMode(Can_pControllerConfig->Can_u8ControllerOffset);
    6f52:	9b01      	ldr	r3, [sp, #4]
    6f54:	789b      	ldrb	r3, [r3, #2]
    6f56:	4618      	mov	r0, r3
    6f58:	f002 fca0 	bl	989c <FlexCAN_Ip_SetStopMode_Privileged>
    6f5c:	4603      	mov	r3, r0
    6f5e:	f88d 300c 	strb.w	r3, [sp, #12]

    return (Std_ReturnType)eRetVal;
    6f62:	f89d 300c 	ldrb.w	r3, [sp, #12]
}
    6f66:	4618      	mov	r0, r3
    6f68:	b004      	add	sp, #16
    6f6a:	bd10      	pop	{r4, pc}
    6f6c:	1fff8cfc 	.word	0x1fff8cfc
    6f70:	1fff8f9c 	.word	0x1fff8f9c
    6f74:	1fff8f5c 	.word	0x1fff8f5c

00006f78 <Can_43_FLEXCAN_Ipw_DeInit>:

/**
*   @brief      De-Initialize Controller
*/
void Can_43_FLEXCAN_Ipw_DeInit(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    6f78:	b500      	push	{lr}
    6f7a:	b083      	sub	sp, #12
    6f7c:	9001      	str	r0, [sp, #4]
    /* @violates @ref Can_43_FLEXCAN_Ipw_c_REF_3 MISRA 2012 Advisory Rule 12.3 */
    (void)FlexCAN_Ip_Deinit(Can_pControllerConfig->Can_u8ControllerOffset);
    6f7e:	9b01      	ldr	r3, [sp, #4]
    6f80:	789b      	ldrb	r3, [r3, #2]
    6f82:	4618      	mov	r0, r3
    6f84:	f002 faf6 	bl	9574 <FlexCAN_Ip_Deinit_Privileged>
}
    6f88:	bf00      	nop
    6f8a:	b003      	add	sp, #12
    6f8c:	f85d fb04 	ldr.w	pc, [sp], #4

00006f90 <Can_43_FLEXCAN_Ipw_SetControlerErrorInit>:

/**
*   @brief      Set Error Initialization and set Controller to start Mode.
*/
static Std_ReturnType Can_43_FLEXCAN_Ipw_SetControlerErrorInit(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    6f90:	b500      	push	{lr}
    6f92:	b085      	sub	sp, #20
    6f94:	9001      	str	r0, [sp, #4]
    Flexcan_Ip_StatusType eRetVal = FLEXCAN_STATUS_SUCCESS;
    6f96:	2300      	movs	r3, #0
    6f98:	9303      	str	r3, [sp, #12]

    if (TRUE == Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID])
    6f9a:	9b01      	ldr	r3, [sp, #4]
    6f9c:	785b      	ldrb	r3, [r3, #1]
    6f9e:	461a      	mov	r2, r3
    6fa0:	4b11      	ldr	r3, [pc, #68]	; (6fe8 <Can_43_FLEXCAN_Ipw_SetControlerErrorInit+0x58>)
    6fa2:	5c9b      	ldrb	r3, [r3, r2]
    6fa4:	2b00      	cmp	r3, #0
    6fa6:	d012      	beq.n	6fce <Can_43_FLEXCAN_Ipw_SetControlerErrorInit+0x3e>
    {
#if (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT == STD_ON)
        (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_ERR, TRUE);
#endif /* ERROR_INTERRUPT_SUPPORT */
#if (CAN_43_FLEXCAN_BUSOFF_INTERRUPT_SUPPORT == STD_ON)
        if (FALSE == Can_pControllerConfig->Can_bBusOffUsesPolling)
    6fa8:	9b01      	ldr	r3, [sp, #4]
    6faa:	7a5b      	ldrb	r3, [r3, #9]
    6fac:	f083 0301 	eor.w	r3, r3, #1
    6fb0:	b2db      	uxtb	r3, r3
    6fb2:	2b00      	cmp	r3, #0
    6fb4:	d006      	beq.n	6fc4 <Can_43_FLEXCAN_Ipw_SetControlerErrorInit+0x34>
        {
            (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_BUSOFF, TRUE);
    6fb6:	9b01      	ldr	r3, [sp, #4]
    6fb8:	789b      	ldrb	r3, [r3, #2]
    6fba:	2201      	movs	r2, #1
    6fbc:	2104      	movs	r1, #4
    6fbe:	4618      	mov	r0, r3
    6fc0:	f002 ff48 	bl	9e54 <FlexCAN_Ip_SetErrorInt_Privileged>
        }
#endif  /* BUSOFF_INTERRUPT_SUPPORT */
        (void)FlexCAN_Ip_EnableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    6fc4:	9b01      	ldr	r3, [sp, #4]
    6fc6:	789b      	ldrb	r3, [r3, #2]
    6fc8:	4618      	mov	r0, r3
    6fca:	f002 fee9 	bl	9da0 <FlexCAN_Ip_EnableInterrupts_Privileged>
    }
    eRetVal = FlexCAN_Ip_SetStartMode(Can_pControllerConfig->Can_u8ControllerOffset);
    6fce:	9b01      	ldr	r3, [sp, #4]
    6fd0:	789b      	ldrb	r3, [r3, #2]
    6fd2:	4618      	mov	r0, r3
    6fd4:	f002 fc42 	bl	985c <FlexCAN_Ip_SetStartMode_Privileged>
    6fd8:	9003      	str	r0, [sp, #12]

    return (Std_ReturnType)eRetVal;
    6fda:	9b03      	ldr	r3, [sp, #12]
    6fdc:	b2db      	uxtb	r3, r3
}
    6fde:	4618      	mov	r0, r3
    6fe0:	b005      	add	sp, #20
    6fe2:	f85d fb04 	ldr.w	pc, [sp], #4
    6fe6:	bf00      	nop
    6fe8:	1fff8f9c 	.word	0x1fff8f9c

00006fec <Can_43_FLEXCAN_Ipw_SetControllerToStartMode>:

/**
*   @brief      Set Controller to participate the CAN network
*/
Std_ReturnType Can_43_FLEXCAN_Ipw_SetControllerToStartMode(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    6fec:	b500      	push	{lr}
    6fee:	b087      	sub	sp, #28
    6ff0:	9001      	str	r0, [sp, #4]
#if (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON)
    uint8 u8HwObjRefIdx = 0U;
    6ff2:	2300      	movs	r3, #0
    6ff4:	f88d 3017 	strb.w	r3, [sp, #23]
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject = NULL_PTR;
    6ff8:	2300      	movs	r3, #0
    6ffa:	9303      	str	r3, [sp, #12]
        {
            Can_Ipw_u32CurrentCompareVal = Stm_Ip_GetCompareValue(CAN_43_FLEXCAN_TS_STM_INSTANCE, CAN_43_FLEXCAN_TS_STM_CHANNEL);
        }
    }
#endif
    eRetVal = FlexCAN_Ip_Init(Can_pControllerConfig->Can_u8ControllerOffset, \
    6ffc:	9b01      	ldr	r3, [sp, #4]
    6ffe:	7898      	ldrb	r0, [r3, #2]
    7000:	4930      	ldr	r1, [pc, #192]	; (70c4 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0xd8>)
    7002:	9b01      	ldr	r3, [sp, #4]
    7004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7006:	681b      	ldr	r3, [r3, #0]
    7008:	461a      	mov	r2, r3
    700a:	f001 fbc3 	bl	8794 <FlexCAN_Ip_Init_Privileged>
    700e:	9004      	str	r0, [sp, #16]
                                                    Can_Ipw_apxStatus[Can_pControllerConfig->Can_u8ControllerID], \
                                                    Can_pControllerConfig->HwChannelIpConfig->pFlexcanIpHwConfig);

    if (FLEXCAN_STATUS_SUCCESS == eRetVal)
    7010:	9b04      	ldr	r3, [sp, #16]
    7012:	2b00      	cmp	r3, #0
    7014:	d14f      	bne.n	70b6 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0xca>
    {
        /* disable all interrupts */
        (void)FlexCAN_Ip_DisableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    7016:	9b01      	ldr	r3, [sp, #4]
    7018:	789b      	ldrb	r3, [r3, #2]
    701a:	4618      	mov	r0, r3
    701c:	f002 feee 	bl	9dfc <FlexCAN_Ip_DisableInterrupts_Privileged>

        /* Re-Init baudrate */
        Can_Ipw_InitBaudrate(Can_pControllerConfig);
    7020:	9801      	ldr	r0, [sp, #4]
    7022:	f7ff fd87 	bl	6b34 <Can_Ipw_InitBaudrate>

        /* Re-Init all Rx Objects */
        Can_Ipw_InitRx(Can_pControllerConfig);
    7026:	9801      	ldr	r0, [sp, #4]
    7028:	f000 fa08 	bl	743c <Can_Ipw_InitRx>
            Can_Ipw_abIsTxPduReady[Can_pControllerConfig->Can_u8ControllerID][MbIdx] = FALSE;
        }
    #endif /* ((CAN_43_FLEXCAN_TIMESTAMP_ENABLE == STD_ON) && ((CAN_43_FLEXCAN_TX_POLLING_SUPPORT == STD_ON) || (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON))) */

    #if (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON)
        for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    702c:	2300      	movs	r3, #0
    702e:	f88d 3017 	strb.w	r3, [sp, #23]
    7032:	e02f      	b.n	7094 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0xa8>
        {
            Can_pHwObject = (const Can_43_FLEXCAN_HwObjectConfigType *)Can_pControllerConfig->Can_ppHwObject[u8HwObjRefIdx];
    7034:	9b01      	ldr	r3, [sp, #4]
    7036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7038:	f89d 3017 	ldrb.w	r3, [sp, #23]
    703c:	009b      	lsls	r3, r3, #2
    703e:	4413      	add	r3, r2
    7040:	681b      	ldr	r3, [r3, #0]
    7042:	9303      	str	r3, [sp, #12]

            if (FALSE == Can_pHwObject->Can_bHwObjectUsesPolling)
    7044:	9b03      	ldr	r3, [sp, #12]
    7046:	7b1b      	ldrb	r3, [r3, #12]
    7048:	f083 0301 	eor.w	r3, r3, #1
    704c:	b2db      	uxtb	r3, r3
    704e:	2b00      	cmp	r3, #0
    7050:	d018      	beq.n	7084 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x98>
            {
                switch (Can_pHwObject->Can_eReceiveType)
    7052:	9b03      	ldr	r3, [sp, #12]
    7054:	699b      	ldr	r3, [r3, #24]
    7056:	2b00      	cmp	r3, #0
    7058:	d003      	beq.n	7062 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x76>
    705a:	3b01      	subs	r3, #1
    705c:	2b01      	cmp	r3, #1
    705e:	d813      	bhi.n	7088 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x9c>
    7060:	e009      	b.n	7076 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x8a>
                {
                    case CAN_RX_NORMAL:
                    {
                        (void)FlexCAN_Ip_Receive(Can_pControllerConfig->Can_u8ControllerOffset, \
    7062:	9b01      	ldr	r3, [sp, #4]
    7064:	7898      	ldrb	r0, [r3, #2]
    7066:	9b03      	ldr	r3, [sp, #12]
    7068:	7f19      	ldrb	r1, [r3, #28]
    706a:	9b03      	ldr	r3, [sp, #12]
    706c:	7b1b      	ldrb	r3, [r3, #12]
    706e:	2200      	movs	r2, #0
    7070:	f001 fc9c 	bl	89ac <FlexCAN_Ip_Receive>
                                                 Can_pHwObject->Can_u8HwBufferIndex, \
                                                 NULL_PTR, \
                                                 Can_pHwObject->Can_bHwObjectUsesPolling \
                                                );
                        break;
    7074:	e009      	b.n	708a <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x9e>
                            (void)FlexCAN_Ip_RxFifo(Can_pControllerConfig->Can_u8ControllerOffset, Can_pControllerConfig->pDmaDstAddr);
                        }
                        else
                    #endif
                        {
                            (void)FlexCAN_Ip_RxFifo(Can_pControllerConfig->Can_u8ControllerOffset, NULL_PTR);
    7076:	9b01      	ldr	r3, [sp, #4]
    7078:	789b      	ldrb	r3, [r3, #2]
    707a:	2100      	movs	r1, #0
    707c:	4618      	mov	r0, r3
    707e:	f001 fd93 	bl	8ba8 <FlexCAN_Ip_RxFifo>
                        }
                        break;
    7082:	e002      	b.n	708a <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x9e>
                    {
                        /* nothing to do(TX object) */
                        break;
                    }
                }
            }
    7084:	bf00      	nop
    7086:	e000      	b.n	708a <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x9e>
                        break;
    7088:	bf00      	nop
        for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    708a:	f89d 3017 	ldrb.w	r3, [sp, #23]
    708e:	3301      	adds	r3, #1
    7090:	f88d 3017 	strb.w	r3, [sp, #23]
    7094:	9b01      	ldr	r3, [sp, #4]
    7096:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    709a:	f89d 2017 	ldrb.w	r2, [sp, #23]
    709e:	429a      	cmp	r2, r3
    70a0:	d3c8      	bcc.n	7034 <Can_43_FLEXCAN_Ipw_SetControllerToStartMode+0x48>
        }
    #endif /* CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON */
        eRetVal = ((Std_ReturnType)E_OK == Can_43_FLEXCAN_Ipw_SetControlerErrorInit(Can_pControllerConfig)) ? (FLEXCAN_STATUS_SUCCESS) : (FLEXCAN_STATUS_ERROR);
    70a2:	9801      	ldr	r0, [sp, #4]
    70a4:	f7ff ff74 	bl	6f90 <Can_43_FLEXCAN_Ipw_SetControlerErrorInit>
    70a8:	4603      	mov	r3, r0
    70aa:	2b00      	cmp	r3, #0
    70ac:	bf14      	ite	ne
    70ae:	2301      	movne	r3, #1
    70b0:	2300      	moveq	r3, #0
    70b2:	b2db      	uxtb	r3, r3
    70b4:	9304      	str	r3, [sp, #16]
    }
    return (Std_ReturnType)eRetVal;
    70b6:	9b04      	ldr	r3, [sp, #16]
    70b8:	b2db      	uxtb	r3, r3
}
    70ba:	4618      	mov	r0, r3
    70bc:	b007      	add	sp, #28
    70be:	f85d fb04 	ldr.w	pc, [sp], #4
    70c2:	bf00      	nop
    70c4:	1fff8cfc 	.word	0x1fff8cfc

000070c8 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode>:

/**
*   @brief      Set Controller to stop participating the CAN network
*/
Std_ReturnType Can_43_FLEXCAN_Ipw_SetControllerToStopMode(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    70c8:	b500      	push	{lr}
    70ca:	b085      	sub	sp, #20
    70cc:	9001      	str	r0, [sp, #4]
    * that are not allowed in the new state. 
    * [SWS_Can_00426]  Disabling of CAN interrupts shall not be executed, when CAN
    * interrupts have been disabled by function Can_DisableControllerInterrupts.
    */
    Std_ReturnType eReturnValue;
    uint8 u8HwObjRefIdx = 0U;
    70ce:	2300      	movs	r3, #0
    70d0:	f88d 300e 	strb.w	r3, [sp, #14]
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject;
    uint8 u8Idx = 0U;
    70d4:	2300      	movs	r3, #0
    70d6:	f88d 300d 	strb.w	r3, [sp, #13]

    if (FLEXCAN_STATUS_SUCCESS == FlexCAN_Ip_EnterFreezeMode(Can_pControllerConfig->Can_u8ControllerOffset))
    70da:	9b01      	ldr	r3, [sp, #4]
    70dc:	789b      	ldrb	r3, [r3, #2]
    70de:	4618      	mov	r0, r3
    70e0:	f002 f986 	bl	93f0 <FlexCAN_Ip_EnterFreezeMode_Privileged>
    70e4:	4603      	mov	r3, r0
    70e6:	2b00      	cmp	r3, #0
    70e8:	d160      	bne.n	71ac <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xe4>
    {
    #if (CAN_43_FLEXCAN_PUBLIC_ICOM_SUPPORT == STD_ON)
        (void)FlexCAN_Ip_ConfigPN(Can_pControllerConfig->Can_u8ControllerOffset, FALSE, NULL_PTR);
    #endif

    if (TRUE == Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID])
    70ea:	9b01      	ldr	r3, [sp, #4]
    70ec:	785b      	ldrb	r3, [r3, #1]
    70ee:	461a      	mov	r2, r3
    70f0:	4b33      	ldr	r3, [pc, #204]	; (71c0 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xf8>)
    70f2:	5c9b      	ldrb	r3, [r3, r2]
    70f4:	2b00      	cmp	r3, #0
    70f6:	d012      	beq.n	711e <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0x56>
    {
        (void)FlexCAN_Ip_DisableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    70f8:	9b01      	ldr	r3, [sp, #4]
    70fa:	789b      	ldrb	r3, [r3, #2]
    70fc:	4618      	mov	r0, r3
    70fe:	f002 fe7d 	bl	9dfc <FlexCAN_Ip_DisableInterrupts_Privileged>
#if (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT == STD_ON)
        (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_ERR, FALSE);
#endif  /*  ERROR_INTERRUPT_SUPPORT */
#if (CAN_43_FLEXCAN_BUSOFF_INTERRUPT_SUPPORT == STD_ON)
        if (FALSE == Can_pControllerConfig->Can_bBusOffUsesPolling)
    7102:	9b01      	ldr	r3, [sp, #4]
    7104:	7a5b      	ldrb	r3, [r3, #9]
    7106:	f083 0301 	eor.w	r3, r3, #1
    710a:	b2db      	uxtb	r3, r3
    710c:	2b00      	cmp	r3, #0
    710e:	d006      	beq.n	711e <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0x56>
        {
            (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_BUSOFF, FALSE);
    7110:	9b01      	ldr	r3, [sp, #4]
    7112:	789b      	ldrb	r3, [r3, #2]
    7114:	2200      	movs	r2, #0
    7116:	2104      	movs	r1, #4
    7118:	4618      	mov	r0, r3
    711a:	f002 fe9b 	bl	9e54 <FlexCAN_Ip_SetErrorInt_Privileged>
        }
#endif /* BUSOFF_INTERRUPT_SUPPORT */
    }
    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    711e:	2300      	movs	r3, #0
    7120:	f88d 300e 	strb.w	r3, [sp, #14]
    7124:	e032      	b.n	718c <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xc4>
    {
        Can_pHwObject = (const Can_43_FLEXCAN_HwObjectConfigType *)Can_pControllerConfig->Can_ppHwObject[u8HwObjRefIdx];
    7126:	9b01      	ldr	r3, [sp, #4]
    7128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    712a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    712e:	009b      	lsls	r3, r3, #2
    7130:	4413      	add	r3, r2
    7132:	681b      	ldr	r3, [r3, #0]
    7134:	9302      	str	r3, [sp, #8]

        if (CAN_TX_NORMAL == Can_pHwObject->Can_eReceiveType)
    7136:	9b02      	ldr	r3, [sp, #8]
    7138:	699b      	ldr	r3, [r3, #24]
    713a:	2b03      	cmp	r3, #3
    713c:	d119      	bne.n	7172 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xaa>
        {
            u8Idx = 0U;
    713e:	2300      	movs	r3, #0
    7140:	f88d 300d 	strb.w	r3, [sp, #13]
            do
            {
                (void)FlexCAN_Ip_AbortTransfer(Can_pControllerConfig->Can_u8ControllerOffset, Can_pHwObject->Can_u8HwBufferIndex + u8Idx);
    7144:	9b01      	ldr	r3, [sp, #4]
    7146:	7898      	ldrb	r0, [r3, #2]
    7148:	9b02      	ldr	r3, [sp, #8]
    714a:	7f1a      	ldrb	r2, [r3, #28]
    714c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7150:	4413      	add	r3, r2
    7152:	b2db      	uxtb	r3, r3
    7154:	4619      	mov	r1, r3
    7156:	f002 ff03 	bl	9f60 <FlexCAN_Ip_AbortTransfer>
                u8Idx++;
    715a:	f89d 300d 	ldrb.w	r3, [sp, #13]
    715e:	3301      	adds	r3, #1
    7160:	f88d 300d 	strb.w	r3, [sp, #13]
            }while (u8Idx < Can_pHwObject->Can_u8ObjectCount);
    7164:	9b02      	ldr	r3, [sp, #8]
    7166:	7b9b      	ldrb	r3, [r3, #14]
    7168:	f89d 200d 	ldrb.w	r2, [sp, #13]
    716c:	429a      	cmp	r2, r3
    716e:	d3e9      	bcc.n	7144 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0x7c>
    7170:	e007      	b.n	7182 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xba>
        }
        else
        {
            (void)FlexCAN_Ip_AbortTransfer(Can_pControllerConfig->Can_u8ControllerOffset, Can_pHwObject->Can_u8HwBufferIndex);
    7172:	9b01      	ldr	r3, [sp, #4]
    7174:	789a      	ldrb	r2, [r3, #2]
    7176:	9b02      	ldr	r3, [sp, #8]
    7178:	7f1b      	ldrb	r3, [r3, #28]
    717a:	4619      	mov	r1, r3
    717c:	4610      	mov	r0, r2
    717e:	f002 feef 	bl	9f60 <FlexCAN_Ip_AbortTransfer>
    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pControllerConfig->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    7182:	f89d 300e 	ldrb.w	r3, [sp, #14]
    7186:	3301      	adds	r3, #1
    7188:	f88d 300e 	strb.w	r3, [sp, #14]
    718c:	9b01      	ldr	r3, [sp, #4]
    718e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    7192:	f89d 200e 	ldrb.w	r2, [sp, #14]
    7196:	429a      	cmp	r2, r3
    7198:	d3c5      	bcc.n	7126 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0x5e>
        }
    }
    eReturnValue = (Std_ReturnType)FlexCAN_Ip_SetStopMode(Can_pControllerConfig->Can_u8ControllerOffset);
    719a:	9b01      	ldr	r3, [sp, #4]
    719c:	789b      	ldrb	r3, [r3, #2]
    719e:	4618      	mov	r0, r3
    71a0:	f002 fb7c 	bl	989c <FlexCAN_Ip_SetStopMode_Privileged>
    71a4:	4603      	mov	r3, r0
    71a6:	f88d 300f 	strb.w	r3, [sp, #15]
    71aa:	e002      	b.n	71b2 <Can_43_FLEXCAN_Ipw_SetControllerToStopMode+0xea>
    }
    else
    {
        eReturnValue = E_NOT_OK;
    71ac:	2301      	movs	r3, #1
    71ae:	f88d 300f 	strb.w	r3, [sp, #15]
    }

    return eReturnValue;
    71b2:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    71b6:	4618      	mov	r0, r3
    71b8:	b005      	add	sp, #20
    71ba:	f85d fb04 	ldr.w	pc, [sp], #4
    71be:	bf00      	nop
    71c0:	1fff8f9c 	.word	0x1fff8f9c

000071c4 <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts>:
/**
*   @brief      Disable Can Controller Interrupts
*/
void Can_43_FLEXCAN_Ipw_DisableControllerInterrupts(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    71c4:	b500      	push	{lr}
    71c6:	b083      	sub	sp, #12
    71c8:	9001      	str	r0, [sp, #4]
    if (TRUE == Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID])
    71ca:	9b01      	ldr	r3, [sp, #4]
    71cc:	785b      	ldrb	r3, [r3, #1]
    71ce:	461a      	mov	r2, r3
    71d0:	4b10      	ldr	r3, [pc, #64]	; (7214 <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts+0x50>)
    71d2:	5c9b      	ldrb	r3, [r3, r2]
    71d4:	2b00      	cmp	r3, #0
    71d6:	d018      	beq.n	720a <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts+0x46>
    {
        /* @violates @ref Can_43_FLEXCAN_Ipw_c_REF_3 MISRA 2012 Advisory Rule 12.3 */
        (void)FlexCAN_Ip_DisableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    71d8:	9b01      	ldr	r3, [sp, #4]
    71da:	789b      	ldrb	r3, [r3, #2]
    71dc:	4618      	mov	r0, r3
    71de:	f002 fe0d 	bl	9dfc <FlexCAN_Ip_DisableInterrupts_Privileged>
        Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID] = FALSE;
    71e2:	9b01      	ldr	r3, [sp, #4]
    71e4:	785b      	ldrb	r3, [r3, #1]
    71e6:	461a      	mov	r2, r3
    71e8:	4b0a      	ldr	r3, [pc, #40]	; (7214 <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts+0x50>)
    71ea:	2100      	movs	r1, #0
    71ec:	5499      	strb	r1, [r3, r2]
#if (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT == STD_ON)
        (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_ERR, FALSE);
#endif  /*  ERROR_INTERRUPT_SUPPORT */
#if (CAN_43_FLEXCAN_BUSOFF_INTERRUPT_SUPPORT == STD_ON)
        if (FALSE == Can_pControllerConfig->Can_bBusOffUsesPolling)
    71ee:	9b01      	ldr	r3, [sp, #4]
    71f0:	7a5b      	ldrb	r3, [r3, #9]
    71f2:	f083 0301 	eor.w	r3, r3, #1
    71f6:	b2db      	uxtb	r3, r3
    71f8:	2b00      	cmp	r3, #0
    71fa:	d006      	beq.n	720a <Can_43_FLEXCAN_Ipw_DisableControllerInterrupts+0x46>
        {
            (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_BUSOFF, FALSE);
    71fc:	9b01      	ldr	r3, [sp, #4]
    71fe:	789b      	ldrb	r3, [r3, #2]
    7200:	2200      	movs	r2, #0
    7202:	2104      	movs	r1, #4
    7204:	4618      	mov	r0, r3
    7206:	f002 fe25 	bl	9e54 <FlexCAN_Ip_SetErrorInt_Privileged>
        }
#endif /* BUSOFF_INTERRUPT_SUPPORT */
    }
}
    720a:	bf00      	nop
    720c:	b003      	add	sp, #12
    720e:	f85d fb04 	ldr.w	pc, [sp], #4
    7212:	bf00      	nop
    7214:	1fff8f9c 	.word	0x1fff8f9c

00007218 <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts>:

/**
*   @brief      Enable Can Controller Interrupts
*/
void Can_43_FLEXCAN_Ipw_EnableControllerInterrupts(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig)
{
    7218:	b500      	push	{lr}
    721a:	b083      	sub	sp, #12
    721c:	9001      	str	r0, [sp, #4]
    /*
    * [SWS_Can_00208]  The function Can_EnableControllerInterrupts shall perform no
    * action when Can_DisableControllerInterrupts has not been called before.
    */
    if (FALSE == Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID])
    721e:	9b01      	ldr	r3, [sp, #4]
    7220:	785b      	ldrb	r3, [r3, #1]
    7222:	461a      	mov	r2, r3
    7224:	4b11      	ldr	r3, [pc, #68]	; (726c <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts+0x54>)
    7226:	5c9b      	ldrb	r3, [r3, r2]
    7228:	f083 0301 	eor.w	r3, r3, #1
    722c:	b2db      	uxtb	r3, r3
    722e:	2b00      	cmp	r3, #0
    7230:	d018      	beq.n	7264 <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts+0x4c>
    {
        /* @violates @ref Can_43_FLEXCAN_Ipw_c_REF_3 MISRA 2012 Advisory Rule 12.3 */
        (void)FlexCAN_Ip_EnableInterrupts(Can_pControllerConfig->Can_u8ControllerOffset);
    7232:	9b01      	ldr	r3, [sp, #4]
    7234:	789b      	ldrb	r3, [r3, #2]
    7236:	4618      	mov	r0, r3
    7238:	f002 fdb2 	bl	9da0 <FlexCAN_Ip_EnableInterrupts_Privileged>
#if (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT == STD_ON)
        (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_ERR, TRUE);
#endif /* ERROR_INTERRUPT_SUPPORT */
#if (CAN_43_FLEXCAN_BUSOFF_INTERRUPT_SUPPORT == STD_ON)
        if (FALSE == Can_pControllerConfig->Can_bBusOffUsesPolling)
    723c:	9b01      	ldr	r3, [sp, #4]
    723e:	7a5b      	ldrb	r3, [r3, #9]
    7240:	f083 0301 	eor.w	r3, r3, #1
    7244:	b2db      	uxtb	r3, r3
    7246:	2b00      	cmp	r3, #0
    7248:	d006      	beq.n	7258 <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts+0x40>
        {
            (void)FlexCAN_Ip_SetErrorInt(Can_pControllerConfig->Can_u8ControllerOffset, FLEXCAN_IP_INT_BUSOFF, TRUE);
    724a:	9b01      	ldr	r3, [sp, #4]
    724c:	789b      	ldrb	r3, [r3, #2]
    724e:	2201      	movs	r2, #1
    7250:	2104      	movs	r1, #4
    7252:	4618      	mov	r0, r3
    7254:	f002 fdfe 	bl	9e54 <FlexCAN_Ip_SetErrorInt_Privileged>
        }
#endif  /* BUSOFF_INTERRUPT_SUPPORT */
        /* update status */
        Can_Ipw_abIsInterruptEnabled[Can_pControllerConfig->Can_u8ControllerID] = TRUE;
    7258:	9b01      	ldr	r3, [sp, #4]
    725a:	785b      	ldrb	r3, [r3, #1]
    725c:	461a      	mov	r2, r3
    725e:	4b03      	ldr	r3, [pc, #12]	; (726c <Can_43_FLEXCAN_Ipw_EnableControllerInterrupts+0x54>)
    7260:	2101      	movs	r1, #1
    7262:	5499      	strb	r1, [r3, r2]
    }
}
    7264:	bf00      	nop
    7266:	b003      	add	sp, #12
    7268:	f85d fb04 	ldr.w	pc, [sp], #4
    726c:	1fff8f9c 	.word	0x1fff8f9c

00007270 <Can_43_FLEXCAN_Ipw_GetControllerErrorState>:

/**
*   @brief      Get Controller Error State
*/
Std_ReturnType Can_43_FLEXCAN_Ipw_GetControllerErrorState(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig, uint8 * pValue)
{
    7270:	b500      	push	{lr}
    7272:	b085      	sub	sp, #20
    7274:	9001      	str	r0, [sp, #4]
    7276:	9100      	str	r1, [sp, #0]
    uint32 Error = 0U;
    7278:	2300      	movs	r3, #0
    727a:	9303      	str	r3, [sp, #12]

    Error = FlexCAN_Ip_GetErrorStatus(Can_pControllerConfig->Can_u8ControllerOffset);
    727c:	9b01      	ldr	r3, [sp, #4]
    727e:	789b      	ldrb	r3, [r3, #2]
    7280:	4618      	mov	r0, r3
    7282:	f001 fe81 	bl	8f88 <FlexCAN_Ip_GetErrorStatus>
    7286:	9003      	str	r0, [sp, #12]

    *pValue = (uint8)((Error & FLEXCAN_ESR1_FLTCONF_MASK)>>FLEXCAN_ESR1_FLTCONF_SHIFT);
    7288:	9b03      	ldr	r3, [sp, #12]
    728a:	091b      	lsrs	r3, r3, #4
    728c:	b2db      	uxtb	r3, r3
    728e:	f003 0303 	and.w	r3, r3, #3
    7292:	b2da      	uxtb	r2, r3
    7294:	9b00      	ldr	r3, [sp, #0]
    7296:	701a      	strb	r2, [r3, #0]
    return E_OK;
    7298:	2300      	movs	r3, #0
}
    729a:	4618      	mov	r0, r3
    729c:	b005      	add	sp, #20
    729e:	f85d fb04 	ldr.w	pc, [sp], #4

000072a2 <Can_43_FLEXCAN_Ipw_GetControllerTxErrorCounter>:

/**
*   @brief      Get Controller Tx Error Counter
*/
Std_ReturnType Can_43_FLEXCAN_Ipw_GetControllerTxErrorCounter(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig, uint8 * pValue)
{
    72a2:	b500      	push	{lr}
    72a4:	b083      	sub	sp, #12
    72a6:	9001      	str	r0, [sp, #4]
    72a8:	9100      	str	r1, [sp, #0]
     *pValue = FlexCAN_Ip_GetControllerTxErrorCounter(Can_pControllerConfig->Can_u8ControllerOffset);
    72aa:	9b01      	ldr	r3, [sp, #4]
    72ac:	789b      	ldrb	r3, [r3, #2]
    72ae:	4618      	mov	r0, r3
    72b0:	f001 fe7c 	bl	8fac <FlexCAN_Ip_GetControllerTxErrorCounter>
    72b4:	4603      	mov	r3, r0
    72b6:	461a      	mov	r2, r3
    72b8:	9b00      	ldr	r3, [sp, #0]
    72ba:	701a      	strb	r2, [r3, #0]
     return E_OK;
    72bc:	2300      	movs	r3, #0
}
    72be:	4618      	mov	r0, r3
    72c0:	b003      	add	sp, #12
    72c2:	f85d fb04 	ldr.w	pc, [sp], #4

000072c6 <Can_43_FLEXCAN_Ipw_GetControllerRxErrorCounter>:

/**
*   @brief      Get Controller Rx Error Counter
*/
Std_ReturnType Can_43_FLEXCAN_Ipw_GetControllerRxErrorCounter(const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig, uint8 * pValue)
{
    72c6:	b500      	push	{lr}
    72c8:	b083      	sub	sp, #12
    72ca:	9001      	str	r0, [sp, #4]
    72cc:	9100      	str	r1, [sp, #0]

    *pValue = FlexCAN_Ip_GetControllerRxErrorCounter(Can_pControllerConfig->Can_u8ControllerOffset);
    72ce:	9b01      	ldr	r3, [sp, #4]
    72d0:	789b      	ldrb	r3, [r3, #2]
    72d2:	4618      	mov	r0, r3
    72d4:	f001 fe7c 	bl	8fd0 <FlexCAN_Ip_GetControllerRxErrorCounter>
    72d8:	4603      	mov	r3, r0
    72da:	461a      	mov	r2, r3
    72dc:	9b00      	ldr	r3, [sp, #0]
    72de:	701a      	strb	r2, [r3, #0]
    return E_OK;
    72e0:	2300      	movs	r3, #0
}
    72e2:	4618      	mov	r0, r3
    72e4:	b003      	add	sp, #12
    72e6:	f85d fb04 	ldr.w	pc, [sp], #4

000072ea <Can_43_FLEXCAN_Ipw_Write>:
(
    const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObjectConfig,
    const Can_PduType * PduInfo
)
{
    72ea:	b510      	push	{r4, lr}
    72ec:	b08c      	sub	sp, #48	; 0x30
    72ee:	9005      	str	r0, [sp, #20]
    72f0:	9104      	str	r1, [sp, #16]
    72f2:	9203      	str	r2, [sp, #12]
    Flexcan_Ip_StatusType eRetVal = FLEXCAN_STATUS_ERROR;
    72f4:	2301      	movs	r3, #1
    72f6:	930b      	str	r3, [sp, #44]	; 0x2c
    Flexcan_Ip_DataInfoType DataInfo;
    uint8 u8ObjIdx = 0U;
    72f8:	2300      	movs	r3, #0
    72fa:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
#if (CAN_43_FLEXCAN_TRIGGER_TRANSMIT_USED == STD_ON)
    PduInfoType CanIf_PduInfo;
    uint8 Data[64U];
#endif

    DataInfo.msg_id_type = FLEXCAN_MSG_ID_STD;
    72fe:	2300      	movs	r3, #0
    7300:	9306      	str	r3, [sp, #24]
    DataInfo.data_length = 0U;
    7302:	2300      	movs	r3, #0
    7304:	9307      	str	r3, [sp, #28]
    DataInfo.fd_padding = 0U;
    7306:	2300      	movs	r3, #0
    7308:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    DataInfo.fd_enable = FALSE;
    730c:	2300      	movs	r3, #0
    730e:	f88d 3020 	strb.w	r3, [sp, #32]
    DataInfo.enable_brs = FALSE;
    7312:	2300      	movs	r3, #0
    7314:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    DataInfo.is_remote = FALSE;
    7318:	2300      	movs	r3, #0
    731a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    DataInfo.is_polling = FALSE;
    731e:	2300      	movs	r3, #0
    7320:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    if (CAN_TX_NORMAL == Can_pHwObjectConfig->Can_eReceiveType)
    7324:	9b04      	ldr	r3, [sp, #16]
    7326:	699b      	ldr	r3, [r3, #24]
    7328:	2b03      	cmp	r3, #3
    732a:	d173      	bne.n	7414 <Can_43_FLEXCAN_Ipw_Write+0x12a>
    {
        DataInfo.msg_id_type = ((PduInfo->id & CAN_43_FLEXCAN_EXTENDED_ID_U32) != 0U) ? FLEXCAN_MSG_ID_EXT : FLEXCAN_MSG_ID_STD;
    732c:	9b03      	ldr	r3, [sp, #12]
    732e:	681b      	ldr	r3, [r3, #0]
    7330:	0fdb      	lsrs	r3, r3, #31
    7332:	9306      	str	r3, [sp, #24]
        if (Can_pHwObjectConfig->Can_u8PayloadLength <=  PduInfo->length)
    7334:	9b04      	ldr	r3, [sp, #16]
    7336:	7c1a      	ldrb	r2, [r3, #16]
    7338:	9b03      	ldr	r3, [sp, #12]
    733a:	799b      	ldrb	r3, [r3, #6]
    733c:	429a      	cmp	r2, r3
    733e:	d803      	bhi.n	7348 <Can_43_FLEXCAN_Ipw_Write+0x5e>
        {
            DataInfo.data_length = Can_pHwObjectConfig->Can_u8PayloadLength;
    7340:	9b04      	ldr	r3, [sp, #16]
    7342:	7c1b      	ldrb	r3, [r3, #16]
    7344:	9307      	str	r3, [sp, #28]
    7346:	e002      	b.n	734e <Can_43_FLEXCAN_Ipw_Write+0x64>
        }
        else
        {
            DataInfo.data_length = PduInfo->length;
    7348:	9b03      	ldr	r3, [sp, #12]
    734a:	799b      	ldrb	r3, [r3, #6]
    734c:	9307      	str	r3, [sp, #28]
        }
#if (CAN_43_FLEXCAN_FEATURE_HAS_FD == STD_ON)
        DataInfo.fd_padding = Can_pHwObjectConfig->Can_u8PaddingValue;
    734e:	9b04      	ldr	r3, [sp, #16]
    7350:	7c5b      	ldrb	r3, [r3, #17]
    7352:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
        DataInfo.fd_enable = ((PduInfo->id & CAN_43_FLEXCAN_FD_FRAME_U32) != 0U) ? TRUE : FALSE;
    7356:	9b03      	ldr	r3, [sp, #12]
    7358:	681b      	ldr	r3, [r3, #0]
    735a:	0f9b      	lsrs	r3, r3, #30
    735c:	f003 0301 	and.w	r3, r3, #1
    7360:	2b00      	cmp	r3, #0
    7362:	bf14      	ite	ne
    7364:	2301      	movne	r3, #1
    7366:	2300      	moveq	r3, #0
    7368:	b2db      	uxtb	r3, r3
    736a:	f88d 3020 	strb.w	r3, [sp, #32]
    #if (CAN_43_FLEXCAN_SET_BAUDRATE_API == STD_ON)
            DataInfo.enable_brs = Can_pControllerConfig->Can_pBaudrateConfig[Can_au16ControllerBaudRateSel[Can_pControllerConfig->Can_u8ControllerID]].Can_bBitRateSwitch;
    #else
        DataInfo.enable_brs = Can_pControllerConfig->Can_pBaudrateConfig[Can_pControllerConfig->Can_u16DefaultBaudrateID].Can_bBitRateSwitch;
    736e:	9b05      	ldr	r3, [sp, #20]
    7370:	6a1a      	ldr	r2, [r3, #32]
    7372:	9b05      	ldr	r3, [sp, #20]
    7374:	8b9b      	ldrh	r3, [r3, #28]
    7376:	4619      	mov	r1, r3
    7378:	2316      	movs	r3, #22
    737a:	fb01 f303 	mul.w	r3, r1, r3
    737e:	4413      	add	r3, r2
    7380:	781b      	ldrb	r3, [r3, #0]
    7382:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    #endif
#endif
        DataInfo.is_remote = FALSE;
    7386:	2300      	movs	r3, #0
    7388:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
        DataInfo.is_polling = Can_pHwObjectConfig->Can_bHwObjectUsesPolling;
    738c:	9b04      	ldr	r3, [sp, #16]
    738e:	7b1b      	ldrb	r3, [r3, #12]
    7390:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        do
        {
            eRetVal = FlexCAN_Ip_GetTransferStatus(Can_pControllerConfig->Can_u8ControllerOffset, Can_pHwObjectConfig->Can_u8HwBufferIndex + u8ObjIdx);
    7394:	9b05      	ldr	r3, [sp, #20]
    7396:	7898      	ldrb	r0, [r3, #2]
    7398:	9b04      	ldr	r3, [sp, #16]
    739a:	7f1a      	ldrb	r2, [r3, #28]
    739c:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    73a0:	4413      	add	r3, r2
    73a2:	b2db      	uxtb	r3, r3
    73a4:	4619      	mov	r1, r3
    73a6:	f001 fcdd 	bl	8d64 <FlexCAN_Ip_GetTransferStatus>
    73aa:	900b      	str	r0, [sp, #44]	; 0x2c
            if (FLEXCAN_STATUS_SUCCESS == eRetVal)
    73ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    73ae:	2b00      	cmp	r3, #0
    73b0:	d122      	bne.n	73f8 <Can_43_FLEXCAN_Ipw_Write+0x10e>
            {
                #if ((CAN_43_FLEXCAN_TX_POLLING_SUPPORT == STD_ON) || (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON))
                Can_Ipw_au16TxPduId[Can_pControllerConfig->Can_u8ControllerID][Can_pHwObjectConfig->Can_u8HwBufferIndex+u8ObjIdx] = PduInfo->swPduHandle;
    73b2:	9b05      	ldr	r3, [sp, #20]
    73b4:	785b      	ldrb	r3, [r3, #1]
    73b6:	461c      	mov	r4, r3
    73b8:	9b04      	ldr	r3, [sp, #16]
    73ba:	7f1b      	ldrb	r3, [r3, #28]
    73bc:	461a      	mov	r2, r3
    73be:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    73c2:	4413      	add	r3, r2
    73c4:	9a03      	ldr	r2, [sp, #12]
    73c6:	8890      	ldrh	r0, [r2, #4]
    73c8:	491b      	ldr	r1, [pc, #108]	; (7438 <Can_43_FLEXCAN_Ipw_Write+0x14e>)
    73ca:	0162      	lsls	r2, r4, #5
    73cc:	4413      	add	r3, r2
    73ce:	4602      	mov	r2, r0
    73d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                    }
                }
                else
                {
            #endif
                    eRetVal = FlexCAN_Ip_Send(Can_pControllerConfig->Can_u8ControllerOffset, Can_pHwObjectConfig->Can_u8HwBufferIndex + u8ObjIdx, &DataInfo, PduInfo->id, PduInfo->sdu);
    73d4:	9b05      	ldr	r3, [sp, #20]
    73d6:	7898      	ldrb	r0, [r3, #2]
    73d8:	9b04      	ldr	r3, [sp, #16]
    73da:	7f1a      	ldrb	r2, [r3, #28]
    73dc:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    73e0:	4413      	add	r3, r2
    73e2:	b2d9      	uxtb	r1, r3
    73e4:	9b03      	ldr	r3, [sp, #12]
    73e6:	681c      	ldr	r4, [r3, #0]
    73e8:	9b03      	ldr	r3, [sp, #12]
    73ea:	689b      	ldr	r3, [r3, #8]
    73ec:	aa06      	add	r2, sp, #24
    73ee:	9300      	str	r3, [sp, #0]
    73f0:	4623      	mov	r3, r4
    73f2:	f001 fa4b 	bl	888c <FlexCAN_Ip_Send>
    73f6:	900b      	str	r0, [sp, #44]	; 0x2c
                /* Revert to FALSE due to the MB was not transmitted successfully */
                Can_Ipw_abIsTxPduReady[Can_pControllerConfig->Can_u8ControllerID][Can_pHwObjectConfig->Can_u8HwBufferIndex+u8ObjIdx] = FALSE;
            }
            #endif /* ((CAN_43_FLEXCAN_TIMESTAMP_ENABLE == STD_ON) && ((CAN_43_FLEXCAN_TX_POLLING_SUPPORT == STD_ON) || (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON))) */
            }
            u8ObjIdx++;
    73f8:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    73fc:	3301      	adds	r3, #1
    73fe:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
        } while ((u8ObjIdx < Can_pHwObjectConfig->Can_u8ObjectCount) && (FLEXCAN_STATUS_BUSY == eRetVal));
    7402:	9b04      	ldr	r3, [sp, #16]
    7404:	7b9b      	ldrb	r3, [r3, #14]
    7406:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
    740a:	429a      	cmp	r2, r3
    740c:	d202      	bcs.n	7414 <Can_43_FLEXCAN_Ipw_Write+0x12a>
    740e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7410:	2b02      	cmp	r3, #2
    7412:	d0bf      	beq.n	7394 <Can_43_FLEXCAN_Ipw_Write+0xaa>
    }

    if ((FLEXCAN_STATUS_SUCCESS != eRetVal) && (FLEXCAN_STATUS_BUSY != eRetVal))
    7414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7416:	2b00      	cmp	r3, #0
    7418:	d004      	beq.n	7424 <Can_43_FLEXCAN_Ipw_Write+0x13a>
    741a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    741c:	2b02      	cmp	r3, #2
    741e:	d001      	beq.n	7424 <Can_43_FLEXCAN_Ipw_Write+0x13a>
    {
        eRetVal = FLEXCAN_STATUS_ERROR;
    7420:	2301      	movs	r3, #1
    7422:	930b      	str	r3, [sp, #44]	; 0x2c
    }

    return ((FLEXCAN_STATUS_BUSY == eRetVal) ? ((Std_ReturnType)CAN_BUSY) : ((Std_ReturnType)eRetVal));
    7424:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7426:	2b02      	cmp	r3, #2
    7428:	d002      	beq.n	7430 <Can_43_FLEXCAN_Ipw_Write+0x146>
    742a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    742c:	b2db      	uxtb	r3, r3
    742e:	e000      	b.n	7432 <Can_43_FLEXCAN_Ipw_Write+0x148>
    7430:	2302      	movs	r3, #2
}
    7432:	4618      	mov	r0, r3
    7434:	b00c      	add	sp, #48	; 0x30
    7436:	bd10      	pop	{r4, pc}
    7438:	1fff8f1c 	.word	0x1fff8f1c

0000743c <Can_Ipw_InitRx>:

static void Can_Ipw_InitRx(const Can_43_FLEXCAN_ControllerConfigType * Can_pController)
{
    743c:	b500      	push	{lr}
    743e:	b089      	sub	sp, #36	; 0x24
    7440:	9001      	str	r0, [sp, #4]
    uint8 u8HwObjRefIdx = 0U;
    7442:	2300      	movs	r3, #0
    7444:	f88d 301f 	strb.w	r3, [sp, #31]
    const Can_43_FLEXCAN_HwObjectConfigType * Can_pHwObject;
    Flexcan_Ip_DataInfoType DataInfo;

    /* This function just is called only if controller is in freeze mode */
    /* Always enable individual mask , Already in freeze mode */
    (void)FlexCAN_Ip_SetRxMaskType(Can_pController->Can_u8ControllerOffset, FLEXCAN_RX_MASK_INDIVIDUAL);
    7448:	9b01      	ldr	r3, [sp, #4]
    744a:	789b      	ldrb	r3, [r3, #2]
    744c:	2101      	movs	r1, #1
    744e:	4618      	mov	r0, r3
    7450:	f002 fa42 	bl	98d8 <FlexCAN_Ip_SetRxMaskType_Privileged>

    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pController->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    7454:	2300      	movs	r3, #0
    7456:	f88d 301f 	strb.w	r3, [sp, #31]
    745a:	e03a      	b.n	74d2 <Can_Ipw_InitRx+0x96>
    {
        Can_pHwObject = (const Can_43_FLEXCAN_HwObjectConfigType *)Can_pController->Can_ppHwObject[u8HwObjRefIdx];
    745c:	9b01      	ldr	r3, [sp, #4]
    745e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7460:	f89d 301f 	ldrb.w	r3, [sp, #31]
    7464:	009b      	lsls	r3, r3, #2
    7466:	4413      	add	r3, r2
    7468:	681b      	ldr	r3, [r3, #0]
    746a:	9306      	str	r3, [sp, #24]

        if (CAN_RX_NORMAL == Can_pHwObject->Can_eReceiveType)
    746c:	9b06      	ldr	r3, [sp, #24]
    746e:	699b      	ldr	r3, [r3, #24]
    7470:	2b00      	cmp	r3, #0
    7472:	d121      	bne.n	74b8 <Can_Ipw_InitRx+0x7c>
        {
            DataInfo.fd_enable = FALSE;
    7474:	2300      	movs	r3, #0
    7476:	f88d 3010 	strb.w	r3, [sp, #16]
            DataInfo.data_length = 0U;
    747a:	2300      	movs	r3, #0
    747c:	9303      	str	r3, [sp, #12]
            if (Can_pHwObject->Can_IdMessage != CAN_STANDARD)
    747e:	9b06      	ldr	r3, [sp, #24]
    7480:	689b      	ldr	r3, [r3, #8]
    7482:	2b00      	cmp	r3, #0
    7484:	d002      	beq.n	748c <Can_Ipw_InitRx+0x50>
            {
                DataInfo.msg_id_type = FLEXCAN_MSG_ID_EXT;
    7486:	2301      	movs	r3, #1
    7488:	9302      	str	r3, [sp, #8]
    748a:	e001      	b.n	7490 <Can_Ipw_InitRx+0x54>
            }
            else
            {
                DataInfo.msg_id_type = FLEXCAN_MSG_ID_STD;
    748c:	2300      	movs	r3, #0
    748e:	9302      	str	r3, [sp, #8]
            }
            (void)FlexCAN_Ip_ConfigRxMb(Can_pController->Can_u8ControllerOffset, Can_pHwObject->Can_u8HwBufferIndex, &DataInfo, Can_pHwObject->Can_pHwFilterConfig->Can_u32HwFilterCode);
    7490:	9b01      	ldr	r3, [sp, #4]
    7492:	7898      	ldrb	r0, [r3, #2]
    7494:	9b06      	ldr	r3, [sp, #24]
    7496:	7f19      	ldrb	r1, [r3, #28]
    7498:	9b06      	ldr	r3, [sp, #24]
    749a:	695b      	ldr	r3, [r3, #20]
    749c:	681b      	ldr	r3, [r3, #0]
    749e:	aa02      	add	r2, sp, #8
    74a0:	f001 fa40 	bl	8924 <FlexCAN_Ip_ConfigRxMb>
            /* Already in freeze mode */
            (void)FlexCAN_Ip_SetRxIndividualMask(Can_pController->Can_u8ControllerOffset, Can_pHwObject->Can_u8HwBufferIndex, Can_pHwObject->Can_pHwFilterConfig->Can_u32HwFilterMask);
    74a4:	9b01      	ldr	r3, [sp, #4]
    74a6:	7898      	ldrb	r0, [r3, #2]
    74a8:	9b06      	ldr	r3, [sp, #24]
    74aa:	7f19      	ldrb	r1, [r3, #28]
    74ac:	9b06      	ldr	r3, [sp, #24]
    74ae:	695b      	ldr	r3, [r3, #20]
    74b0:	685b      	ldr	r3, [r3, #4]
    74b2:	461a      	mov	r2, r3
    74b4:	f001 ffc8 	bl	9448 <FlexCAN_Ip_SetRxIndividualMask_Privileged>
        }

        if (CAN_RX_LEGACY_FIFO == Can_pHwObject->Can_eReceiveType)
    74b8:	9b06      	ldr	r3, [sp, #24]
    74ba:	699b      	ldr	r3, [r3, #24]
    74bc:	2b01      	cmp	r3, #1
    74be:	d103      	bne.n	74c8 <Can_Ipw_InitRx+0x8c>
        {
            Can_Ipw_InitLegacyFifoFilter(Can_pController, Can_pHwObject);
    74c0:	9906      	ldr	r1, [sp, #24]
    74c2:	9801      	ldr	r0, [sp, #4]
    74c4:	f7ff f913 	bl	66ee <Can_Ipw_InitLegacyFifoFilter>
    for (u8HwObjRefIdx = 0U; u8HwObjRefIdx < Can_pController->Can_u8HwObjectRefCount; u8HwObjRefIdx++)
    74c8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    74cc:	3301      	adds	r3, #1
    74ce:	f88d 301f 	strb.w	r3, [sp, #31]
    74d2:	9b01      	ldr	r3, [sp, #4]
    74d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    74d8:	f89d 201f 	ldrb.w	r2, [sp, #31]
    74dc:	429a      	cmp	r2, r3
    74de:	d3bd      	bcc.n	745c <Can_Ipw_InitRx+0x20>
        }
    }
}
    74e0:	bf00      	nop
    74e2:	bf00      	nop
    74e4:	b009      	add	sp, #36	; 0x24
    74e6:	f85d fb04 	ldr.w	pc, [sp], #4

000074ea <Can_43_FLEXCAN_Ipw_MainFunction_Mode>:
void Can_43_FLEXCAN_Ipw_MainFunction_Mode
(
    const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
    Can_ControllerStateType * Can_pControllerState
)
{
    74ea:	b500      	push	{lr}
    74ec:	b083      	sub	sp, #12
    74ee:	9001      	str	r0, [sp, #4]
    74f0:	9100      	str	r1, [sp, #0]
    /* @violates @ref Can_43_FLEXCAN_Ipw_c_REF_3 MISRA 2012 Advisory Rule 12.3 */
    if (CAN_CS_STARTED == *Can_pControllerState)
    74f2:	9b00      	ldr	r3, [sp, #0]
    74f4:	681b      	ldr	r3, [r3, #0]
    74f6:	2b01      	cmp	r3, #1
    74f8:	d114      	bne.n	7524 <Can_43_FLEXCAN_Ipw_MainFunction_Mode+0x3a>
    {
        if (FALSE == FlexCAN_Ip_GetStartMode(Can_pControllerConfig->Can_u8ControllerOffset))
    74fa:	9b01      	ldr	r3, [sp, #4]
    74fc:	789b      	ldrb	r3, [r3, #2]
    74fe:	4618      	mov	r0, r3
    7500:	f002 f994 	bl	982c <FlexCAN_Ip_GetStartMode_Privileged>
    7504:	4603      	mov	r3, r0
    7506:	f083 0301 	eor.w	r3, r3, #1
    750a:	b2db      	uxtb	r3, r3
    750c:	2b00      	cmp	r3, #0
    750e:	d01e      	beq.n	754e <Can_43_FLEXCAN_Ipw_MainFunction_Mode+0x64>
        {
            *Can_pControllerState = CAN_CS_STOPPED;
    7510:	9b00      	ldr	r3, [sp, #0]
    7512:	2202      	movs	r2, #2
    7514:	601a      	str	r2, [r3, #0]
            CanIf_ControllerModeIndication(Can_pControllerConfig->Can_u8AbstControllerID, CAN_CS_STOPPED);
    7516:	9b01      	ldr	r3, [sp, #4]
    7518:	781b      	ldrb	r3, [r3, #0]
    751a:	2102      	movs	r1, #2
    751c:	4618      	mov	r0, r3
    751e:	f7f9 f9ce 	bl	8be <CanIf_ControllerModeIndication>
    }
    else
    {
        /* nothing to do */
    }
}
    7522:	e014      	b.n	754e <Can_43_FLEXCAN_Ipw_MainFunction_Mode+0x64>
    else if (CAN_CS_STOPPED == *Can_pControllerState)
    7524:	9b00      	ldr	r3, [sp, #0]
    7526:	681b      	ldr	r3, [r3, #0]
    7528:	2b02      	cmp	r3, #2
    752a:	d110      	bne.n	754e <Can_43_FLEXCAN_Ipw_MainFunction_Mode+0x64>
        if (TRUE == FlexCAN_Ip_GetStartMode(Can_pControllerConfig->Can_u8ControllerOffset))
    752c:	9b01      	ldr	r3, [sp, #4]
    752e:	789b      	ldrb	r3, [r3, #2]
    7530:	4618      	mov	r0, r3
    7532:	f002 f97b 	bl	982c <FlexCAN_Ip_GetStartMode_Privileged>
    7536:	4603      	mov	r3, r0
    7538:	2b00      	cmp	r3, #0
    753a:	d008      	beq.n	754e <Can_43_FLEXCAN_Ipw_MainFunction_Mode+0x64>
            *Can_pControllerState = CAN_CS_STARTED;
    753c:	9b00      	ldr	r3, [sp, #0]
    753e:	2201      	movs	r2, #1
    7540:	601a      	str	r2, [r3, #0]
            CanIf_ControllerModeIndication(Can_pControllerConfig->Can_u8AbstControllerID, CAN_CS_STARTED);
    7542:	9b01      	ldr	r3, [sp, #4]
    7544:	781b      	ldrb	r3, [r3, #0]
    7546:	2101      	movs	r1, #1
    7548:	4618      	mov	r0, r3
    754a:	f7f9 f9b8 	bl	8be <CanIf_ControllerModeIndication>
}
    754e:	bf00      	nop
    7550:	b003      	add	sp, #12
    7552:	f85d fb04 	ldr.w	pc, [sp], #4

00007556 <Can_43_FLEXCAN_Ipw_ProcessHwObject>:
        const Can_43_FLEXCAN_ControllerConfigType * Can_pControllerConfig,
        const Can_43_FLEXCAN_ConfigType * Can_pConfig,
        uint8 u8MbIdx,
        Can_43_FLEXCAN_MbType mbType
    )
    {
    7556:	b500      	push	{lr}
    7558:	b085      	sub	sp, #20
    755a:	9003      	str	r0, [sp, #12]
    755c:	9102      	str	r1, [sp, #8]
    755e:	9300      	str	r3, [sp, #0]
    7560:	4613      	mov	r3, r2
    7562:	f88d 3007 	strb.w	r3, [sp, #7]
        switch (mbType)
    7566:	9b00      	ldr	r3, [sp, #0]
    7568:	2b03      	cmp	r3, #3
    756a:	d009      	beq.n	7580 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x2a>
    756c:	9b00      	ldr	r3, [sp, #0]
    756e:	2b03      	cmp	r3, #3
    7570:	d821      	bhi.n	75b6 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x60>
    7572:	9b00      	ldr	r3, [sp, #0]
    7574:	2b00      	cmp	r3, #0
    7576:	d00c      	beq.n	7592 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x3c>
    7578:	9b00      	ldr	r3, [sp, #0]
    757a:	2b01      	cmp	r3, #1
    757c:	d012      	beq.n	75a4 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x4e>
                break;
            }
            default:
            {
                /* prevent misra */
                break;
    757e:	e01a      	b.n	75b6 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x60>
                Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer(Can_pControllerConfig, Can_pConfig->Can_pHwObjectConfig, u8MbIdx);
    7580:	9b02      	ldr	r3, [sp, #8]
    7582:	691b      	ldr	r3, [r3, #16]
    7584:	f89d 2007 	ldrb.w	r2, [sp, #7]
    7588:	4619      	mov	r1, r3
    758a:	9803      	ldr	r0, [sp, #12]
    758c:	f7ff fb0c 	bl	6ba8 <Can_43_FLEXCAN_Ipw_ProcessTxMesgBuffer>
                break;
    7590:	e012      	b.n	75b8 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x62>
                Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer(Can_pControllerConfig, Can_pConfig->Can_pHwObjectConfig, u8MbIdx);
    7592:	9b02      	ldr	r3, [sp, #8]
    7594:	691b      	ldr	r3, [r3, #16]
    7596:	f89d 2007 	ldrb.w	r2, [sp, #7]
    759a:	4619      	mov	r1, r3
    759c:	9803      	ldr	r0, [sp, #12]
    759e:	f7ff fb4f 	bl	6c40 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer>
                break;
    75a2:	e009      	b.n	75b8 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x62>
                    Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer(Can_pControllerConfig, Can_pConfig->Can_pHwObjectConfig, u8MbIdx);
    75a4:	9b02      	ldr	r3, [sp, #8]
    75a6:	691b      	ldr	r3, [r3, #16]
    75a8:	f89d 2007 	ldrb.w	r2, [sp, #7]
    75ac:	4619      	mov	r1, r3
    75ae:	9803      	ldr	r0, [sp, #12]
    75b0:	f7ff fb46 	bl	6c40 <Can_43_FLEXCAN_Ipw_ProcessRxMesgBuffer>
                break;
    75b4:	e000      	b.n	75b8 <Can_43_FLEXCAN_Ipw_ProcessHwObject+0x62>
                break;
    75b6:	bf00      	nop
            }
        }
    }
    75b8:	bf00      	nop
    75ba:	b005      	add	sp, #20
    75bc:	f85d fb04 	ldr.w	pc, [sp], #4

000075c0 <Can_43_FLEXCAN_CommonIrqCallback>:
void Can_43_FLEXCAN_CommonIrqCallback(uint8 u8Instance,
                           Flexcan_Ip_EventType event,
                           uint32 u32buffIdx,
                           const Flexcan_Ip_StateType *driverState
                          )
{
    75c0:	b500      	push	{lr}
    75c2:	b085      	sub	sp, #20
    75c4:	9102      	str	r1, [sp, #8]
    75c6:	9201      	str	r2, [sp, #4]
    75c8:	9300      	str	r3, [sp, #0]
    75ca:	4603      	mov	r3, r0
    75cc:	f88d 300f 	strb.w	r3, [sp, #15]
    else
    {
#endif /* CAN_43_FLEXCAN_FEATURE_HAS_ENHANCED_RX_FIFO */
    #if (CAN_43_FLEXCAN_MB_INTERRUPT_SUPPORT == STD_ON)
        /* This callback is just used for interrupt buffter */
        if (FALSE == (driverState->mbs[u32buffIdx].isPolling))
    75d0:	9a00      	ldr	r2, [sp, #0]
    75d2:	9b01      	ldr	r3, [sp, #4]
    75d4:	011b      	lsls	r3, r3, #4
    75d6:	4413      	add	r3, r2
    75d8:	3308      	adds	r3, #8
    75da:	781b      	ldrb	r3, [r3, #0]
    75dc:	f083 0301 	eor.w	r3, r3, #1
    75e0:	b2db      	uxtb	r3, r3
    75e2:	2b00      	cmp	r3, #0
    75e4:	d03b      	beq.n	765e <Can_43_FLEXCAN_CommonIrqCallback+0x9e>
    75e6:	9b02      	ldr	r3, [sp, #8]
    75e8:	2b04      	cmp	r3, #4
    75ea:	d83a      	bhi.n	7662 <Can_43_FLEXCAN_CommonIrqCallback+0xa2>
    75ec:	a201      	add	r2, pc, #4	; (adr r2, 75f4 <Can_43_FLEXCAN_CommonIrqCallback+0x34>)
    75ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    75f2:	bf00      	nop
    75f4:	0000761b 	.word	0x0000761b
    75f8:	0000762d 	.word	0x0000762d
    75fc:	0000763f 	.word	0x0000763f
    7600:	0000764f 	.word	0x0000764f
    7604:	00007609 	.word	0x00007609
        {
            switch (event)
            {
                case FLEXCAN_EVENT_TX_COMPLETE:
                {
                    Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt(u8Instance, (uint8)u32buffIdx, CAN_TX_NORMAL);
    7608:	9b01      	ldr	r3, [sp, #4]
    760a:	b2d9      	uxtb	r1, r3
    760c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7610:	2203      	movs	r2, #3
    7612:	4618      	mov	r0, r3
    7614:	f7fe ff86 	bl	6524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>
                    break;
    7618:	e024      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                }
                case FLEXCAN_EVENT_RX_COMPLETE:
                {
                    Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt(u8Instance, (uint8)u32buffIdx, CAN_RX_NORMAL);
    761a:	9b01      	ldr	r3, [sp, #4]
    761c:	b2d9      	uxtb	r1, r3
    761e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7622:	2200      	movs	r2, #0
    7624:	4618      	mov	r0, r3
    7626:	f7fe ff7d 	bl	6524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>
                    break;
    762a:	e01b      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                }
                case FLEXCAN_EVENT_RXFIFO_COMPLETE:
                {
                    Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt(u8Instance, (uint8)u32buffIdx, CAN_RX_LEGACY_FIFO);
    762c:	9b01      	ldr	r3, [sp, #4]
    762e:	b2d9      	uxtb	r1, r3
    7630:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7634:	2201      	movs	r2, #1
    7636:	4618      	mov	r0, r3
    7638:	f7fe ff74 	bl	6524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>
                    break;
    763c:	e012      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                }
                case FLEXCAN_EVENT_RXFIFO_WARNING:
                {
                    Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt(u8Instance, 6U, CAN_RX_LEGACY_FIFO);
    763e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7642:	2201      	movs	r2, #1
    7644:	2106      	movs	r1, #6
    7646:	4618      	mov	r0, r3
    7648:	f7fe ff6c 	bl	6524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>
                    break;
    764c:	e00a      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                }
                case FLEXCAN_EVENT_RXFIFO_OVERFLOW:
                {
                    Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt(u8Instance, 7U, CAN_RX_LEGACY_FIFO);
    764e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7652:	2201      	movs	r2, #1
    7654:	2107      	movs	r1, #7
    7656:	4618      	mov	r0, r3
    7658:	f7fe ff64 	bl	6524 <Can_43_FLEXCAN_ProcessMesgBufferCommonInterrupt>
                    break;
    765c:	e002      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                {
                    /* nothing to do */
                    break;
                }
            }
        }
    765e:	bf00      	nop
    7660:	e000      	b.n	7664 <Can_43_FLEXCAN_CommonIrqCallback+0xa4>
                    break;
    7662:	bf00      	nop
        Can_43_FLEXCAN_ProcessPNInterrupt(u8Instance);
    }
#endif /* (CAN_43_FLEXCAN_FEATURE_HAS_PRETENDED_NETWORKING == STD_ON) */
    (void)u32buffIdx;
    (void)driverState;
}
    7664:	bf00      	nop
    7666:	b005      	add	sp, #20
    7668:	f85d fb04 	ldr.w	pc, [sp], #4

0000766c <Can_43_FLEXCAN_ErrorIrqCallback>:
void Can_43_FLEXCAN_ErrorIrqCallback(uint8 u8Instance,
                          Flexcan_Ip_EventType event,
                          uint32 u32ErrStatus,
                          const Flexcan_Ip_StateType *driverState
                         )
{
    766c:	b500      	push	{lr}
    766e:	b085      	sub	sp, #20
    7670:	9102      	str	r1, [sp, #8]
    7672:	9201      	str	r2, [sp, #4]
    7674:	9300      	str	r3, [sp, #0]
    7676:	4603      	mov	r3, r0
    7678:	f88d 300f 	strb.w	r3, [sp, #15]
    (void) driverState; /* not used yet */
#if (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT != STD_ON)
    (void) u32ErrStatus; /* prevent compiler warning */
#endif /* (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT != STD_ON) */

    switch (event)
    767c:	9b02      	ldr	r3, [sp, #8]
    767e:	2b07      	cmp	r3, #7
    7680:	d105      	bne.n	768e <Can_43_FLEXCAN_ErrorIrqCallback+0x22>
        }
#endif /* (CAN_43_FLEXCAN_ERROR_INTERRUPT_SUPPORT == STD_ON) */
        /* this function is called for both interrupt & polling */
        case FLEXCAN_EVENT_BUSOFF:
        {
            Can_43_FLEXCAN_ProcessBusOffInterrupt(u8Instance);
    7682:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7686:	4618      	mov	r0, r3
    7688:	f7fe ff8e 	bl	65a8 <Can_43_FLEXCAN_ProcessBusOffInterrupt>
            break;
    768c:	e000      	b.n	7690 <Can_43_FLEXCAN_ErrorIrqCallback+0x24>
        }
        default:
        {
            /* nothing to do */
            break;
    768e:	bf00      	nop
        }
    }
}
    7690:	bf00      	nop
    7692:	b005      	add	sp, #20
    7694:	f85d fb04 	ldr.w	pc, [sp], #4

00007698 <FlexCAN_SetRxFifoGlobalMask>:
 *
 * @param[in]   base  The FlexCAN base address
 * @param[in]   Mask     Sets mask
 */
static inline void FlexCAN_SetRxFifoGlobalMask(FLEXCAN_Type * base, uint32 Mask)
{
    7698:	b082      	sub	sp, #8
    769a:	9001      	str	r0, [sp, #4]
    769c:	9100      	str	r1, [sp, #0]
    (base->RXFGMASK) = Mask;
    769e:	9b01      	ldr	r3, [sp, #4]
    76a0:	9a00      	ldr	r2, [sp, #0]
    76a2:	649a      	str	r2, [r3, #72]	; 0x48
}
    76a4:	bf00      	nop
    76a6:	b002      	add	sp, #8
    76a8:	4770      	bx	lr

000076aa <FlexCAN_SetTDCOffset>:
 */
static inline void FlexCAN_SetTDCOffset(FLEXCAN_Type * base,
                                        boolean enable,
                                        uint8 offset
                                       )
{
    76aa:	b084      	sub	sp, #16
    76ac:	9001      	str	r0, [sp, #4]
    76ae:	460b      	mov	r3, r1
    76b0:	f88d 3003 	strb.w	r3, [sp, #3]
    76b4:	4613      	mov	r3, r2
    76b6:	f88d 3002 	strb.w	r3, [sp, #2]
    uint32 tmp;

    tmp = base->FDCTRL;
    76ba:	9b01      	ldr	r3, [sp, #4]
    76bc:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    76c0:	9303      	str	r3, [sp, #12]
    tmp &= ~(FLEXCAN_FDCTRL_TDCEN_MASK | FLEXCAN_FDCTRL_TDCOFF_MASK);
    76c2:	9b03      	ldr	r3, [sp, #12]
    76c4:	f423 431f 	bic.w	r3, r3, #40704	; 0x9f00
    76c8:	9303      	str	r3, [sp, #12]

    if (enable)
    76ca:	f89d 3003 	ldrb.w	r3, [sp, #3]
    76ce:	2b00      	cmp	r3, #0
    76d0:	d00b      	beq.n	76ea <FlexCAN_SetTDCOffset+0x40>
    {
        tmp = tmp | FLEXCAN_FDCTRL_TDCEN_MASK;
    76d2:	9b03      	ldr	r3, [sp, #12]
    76d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    76d8:	9303      	str	r3, [sp, #12]
        tmp = tmp | FLEXCAN_FDCTRL_TDCOFF(offset);
    76da:	f89d 3002 	ldrb.w	r3, [sp, #2]
    76de:	021b      	lsls	r3, r3, #8
    76e0:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    76e4:	9a03      	ldr	r2, [sp, #12]
    76e6:	4313      	orrs	r3, r2
    76e8:	9303      	str	r3, [sp, #12]
    }

    base->FDCTRL = tmp;
    76ea:	9b01      	ldr	r3, [sp, #4]
    76ec:	9a03      	ldr	r2, [sp, #12]
    76ee:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
    76f2:	bf00      	nop
    76f4:	b004      	add	sp, #16
    76f6:	4770      	bx	lr

000076f8 <FlexCAN_IsEnabled>:
 *
 * @param   base    The FlexCAN base address
 * @return  TRUE if enabled; FALSE if disabled
 */
static inline boolean FlexCAN_IsEnabled(const FLEXCAN_Type * pBase)
{
    76f8:	b082      	sub	sp, #8
    76fa:	9001      	str	r0, [sp, #4]
    return (((pBase->MCR & FLEXCAN_MCR_MDIS_MASK) >> FLEXCAN_MCR_MDIS_SHIFT) != 0U) ? FALSE : TRUE;
    76fc:	9b01      	ldr	r3, [sp, #4]
    76fe:	681b      	ldr	r3, [r3, #0]
    7700:	43db      	mvns	r3, r3
    7702:	0fdb      	lsrs	r3, r3, #31
    7704:	b2db      	uxtb	r3, r3
}
    7706:	4618      	mov	r0, r3
    7708:	b002      	add	sp, #8
    770a:	4770      	bx	lr

0000770c <FlexCAN_SetFDEnabled>:
 */
static inline void FlexCAN_SetFDEnabled(FLEXCAN_Type * base,
                                        boolean enableFD,
                                        boolean enableBRS
                                       )
{
    770c:	b082      	sub	sp, #8
    770e:	9001      	str	r0, [sp, #4]
    7710:	460b      	mov	r3, r1
    7712:	f88d 3003 	strb.w	r3, [sp, #3]
    7716:	4613      	mov	r3, r2
    7718:	f88d 3002 	strb.w	r3, [sp, #2]
    base->MCR = (base->MCR & ~FLEXCAN_MCR_FDEN_MASK) | FLEXCAN_MCR_FDEN(enableFD ? 1UL : 0UL);
    771c:	9b01      	ldr	r3, [sp, #4]
    771e:	681b      	ldr	r3, [r3, #0]
    7720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    7724:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7728:	2a00      	cmp	r2, #0
    772a:	d002      	beq.n	7732 <FlexCAN_SetFDEnabled+0x26>
    772c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    7730:	e000      	b.n	7734 <FlexCAN_SetFDEnabled+0x28>
    7732:	2200      	movs	r2, #0
    7734:	431a      	orrs	r2, r3
    7736:	9b01      	ldr	r3, [sp, #4]
    7738:	601a      	str	r2, [r3, #0]

    /* Enable BitRate Switch support from BRS_TX_MB field or ignore it */
    base->FDCTRL = (base->FDCTRL & ~FLEXCAN_FDCTRL_FDRATE_MASK) | FLEXCAN_FDCTRL_FDRATE(enableBRS ? 1UL : 0UL);
    773a:	9b01      	ldr	r3, [sp, #4]
    773c:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    7740:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    7744:	f89d 2002 	ldrb.w	r2, [sp, #2]
    7748:	2a00      	cmp	r2, #0
    774a:	d002      	beq.n	7752 <FlexCAN_SetFDEnabled+0x46>
    774c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    7750:	e000      	b.n	7754 <FlexCAN_SetFDEnabled+0x48>
    7752:	2200      	movs	r2, #0
    7754:	431a      	orrs	r2, r3
    7756:	9b01      	ldr	r3, [sp, #4]
    7758:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00

    /* Disable Transmission Delay Compensation by default */
    base->FDCTRL &= ~(FLEXCAN_FDCTRL_TDCEN_MASK | FLEXCAN_FDCTRL_TDCOFF_MASK);
    775c:	9b01      	ldr	r3, [sp, #4]
    775e:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    7762:	f423 421f 	bic.w	r2, r3, #40704	; 0x9f00
    7766:	9b01      	ldr	r3, [sp, #4]
    7768:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
    776c:	bf00      	nop
    776e:	b002      	add	sp, #8
    7770:	4770      	bx	lr

00007772 <FlexCAN_SetListenOnlyMode>:
 *
 * @param   base    The FlexCAN base address
 * @param   enable  TRUE to enable; FALSE to disable
 */
static inline void FlexCAN_SetListenOnlyMode(FLEXCAN_Type * base, boolean enableListenOnly)
{
    7772:	b082      	sub	sp, #8
    7774:	9001      	str	r0, [sp, #4]
    7776:	460b      	mov	r3, r1
    7778:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LOM_MASK) | FLEXCAN_CTRL1_LOM(enableListenOnly ? 1UL : 0UL);
    777c:	9b01      	ldr	r3, [sp, #4]
    777e:	685b      	ldr	r3, [r3, #4]
    7780:	f023 0308 	bic.w	r3, r3, #8
    7784:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7788:	2a00      	cmp	r2, #0
    778a:	d001      	beq.n	7790 <FlexCAN_SetListenOnlyMode+0x1e>
    778c:	2208      	movs	r2, #8
    778e:	e000      	b.n	7792 <FlexCAN_SetListenOnlyMode+0x20>
    7790:	2200      	movs	r2, #0
    7792:	431a      	orrs	r2, r3
    7794:	9b01      	ldr	r3, [sp, #4]
    7796:	605a      	str	r2, [r3, #4]
}
    7798:	bf00      	nop
    779a:	b002      	add	sp, #8
    779c:	4770      	bx	lr

0000779e <FlexCAN_UnlockRxMsgBuff>:
 * @brief Unlocks the FlexCAN Rx message buffer.
 *
 * @param   base     The FlexCAN base address
 */
static inline void FlexCAN_UnlockRxMsgBuff(const FLEXCAN_Type * base)
{
    779e:	b082      	sub	sp, #8
    77a0:	9001      	str	r0, [sp, #4]
    /* Unlock the mailbox by reading the free running timer */
    (void)base->TIMER;
    77a2:	9b01      	ldr	r3, [sp, #4]
    77a4:	689b      	ldr	r3, [r3, #8]
}
    77a6:	bf00      	nop
    77a8:	b002      	add	sp, #8
    77aa:	4770      	bx	lr

000077ac <FlexCAN_ClearMsgBuffIntStatusFlag>:
 *
 * @param   base        The FlexCAN base address
 * @param   msgBuffIdx  Index of the message buffer
 */
static inline void FlexCAN_ClearMsgBuffIntStatusFlag(FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    77ac:	b084      	sub	sp, #16
    77ae:	9001      	str	r0, [sp, #4]
    77b0:	9100      	str	r1, [sp, #0]
    uint32 flag = ((uint32)1U << (msgBuffIdx % 32U));
    77b2:	9b00      	ldr	r3, [sp, #0]
    77b4:	f003 031f 	and.w	r3, r3, #31
    77b8:	2201      	movs	r2, #1
    77ba:	fa02 f303 	lsl.w	r3, r2, r3
    77be:	9303      	str	r3, [sp, #12]

    /* Clear the corresponding message buffer interrupt flag*/
    if (msgBuffIdx < 32U)
    77c0:	9b00      	ldr	r3, [sp, #0]
    77c2:	2b1f      	cmp	r3, #31
    77c4:	d802      	bhi.n	77cc <FlexCAN_ClearMsgBuffIntStatusFlag+0x20>
    {
        (base->IFLAG1) = (flag);
    77c6:	9b01      	ldr	r3, [sp, #4]
    77c8:	9a03      	ldr	r2, [sp, #12]
    77ca:	631a      	str	r2, [r3, #48]	; 0x30
    else
    {
        (base->IFLAG4) = (flag);
    }
#endif
}
    77cc:	bf00      	nop
    77ce:	b004      	add	sp, #16
    77d0:	4770      	bx	lr

000077d2 <FlexCAN_GetBuffStatusFlag>:
 * @param   base                The FlexCAN base address
 * @param   msgBuffIdx  Index of the message buffer
 * @return  flag        The value of interrupt flag of the message buffer.
 */
static inline uint8 FlexCAN_GetBuffStatusFlag(const FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    77d2:	b084      	sub	sp, #16
    77d4:	9001      	str	r0, [sp, #4]
    77d6:	9100      	str	r1, [sp, #0]
    uint32 flag = 0U;
    77d8:	2300      	movs	r3, #0
    77da:	9303      	str	r3, [sp, #12]

    if (msgBuffIdx < 32U)
    77dc:	9b00      	ldr	r3, [sp, #0]
    77de:	2b1f      	cmp	r3, #31
    77e0:	d80e      	bhi.n	7800 <FlexCAN_GetBuffStatusFlag+0x2e>
    {
        flag = ((base->IFLAG1 & ((uint32)1U << (msgBuffIdx % 32U))) >> (msgBuffIdx % 32U));
    77e2:	9b01      	ldr	r3, [sp, #4]
    77e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    77e6:	9b00      	ldr	r3, [sp, #0]
    77e8:	f003 031f 	and.w	r3, r3, #31
    77ec:	2101      	movs	r1, #1
    77ee:	fa01 f303 	lsl.w	r3, r1, r3
    77f2:	401a      	ands	r2, r3
    77f4:	9b00      	ldr	r3, [sp, #0]
    77f6:	f003 031f 	and.w	r3, r3, #31
    77fa:	fa22 f303 	lsr.w	r3, r2, r3
    77fe:	9303      	str	r3, [sp, #12]
    {
        flag = ((base->IFLAG4 & ((uint32)1U << (msgBuffIdx % 32U))) >> (msgBuffIdx % 32U));
    }
#endif

    return (uint8)flag;
    7800:	9b03      	ldr	r3, [sp, #12]
    7802:	b2db      	uxtb	r3, r3
}
    7804:	4618      	mov	r0, r3
    7806:	b004      	add	sp, #16
    7808:	4770      	bx	lr

0000780a <FlexCAN_SetFDTimeSegments>:
 *
 * @param   base The FlexCAN base address
 * @param   timeSeg    FlexCAN time segments, which need to be set for the bit rate.
 */
static inline void FlexCAN_SetFDTimeSegments(FLEXCAN_Type * base, const Flexcan_Ip_TimeSegmentType * timeSeg)
{
    780a:	b082      	sub	sp, #8
    780c:	9001      	str	r0, [sp, #4]
    780e:	9100      	str	r1, [sp, #0]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(timeSeg != NULL_PTR);
#endif
    /* Set FlexCAN time segments*/
    (base->FDCBT) = ((base->FDCBT) & ~((FLEXCAN_FDCBT_FPROPSEG_MASK | FLEXCAN_FDCBT_FPSEG2_MASK |
    7810:	9b01      	ldr	r3, [sp, #4]
    7812:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    7816:	4b15      	ldr	r3, [pc, #84]	; (786c <FlexCAN_SetFDTimeSegments+0x62>)
    7818:	4013      	ands	r3, r2
    781a:	9a01      	ldr	r2, [sp, #4]
    781c:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
                                        FLEXCAN_FDCBT_FPSEG1_MASK | FLEXCAN_FDCBT_FPRESDIV_MASK
                                       ) | FLEXCAN_FDCBT_FRJW_MASK
                                      )
                    );

    (base->FDCBT) = ((base->FDCBT) | (FLEXCAN_FDCBT_FPROPSEG(timeSeg->propSeg) |
    7820:	9b01      	ldr	r3, [sp, #4]
    7822:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    7826:	9b00      	ldr	r3, [sp, #0]
    7828:	681b      	ldr	r3, [r3, #0]
    782a:	029b      	lsls	r3, r3, #10
    782c:	f403 41f8 	and.w	r1, r3, #31744	; 0x7c00
                                      FLEXCAN_FDCBT_FPSEG2(timeSeg->phaseSeg2) |
    7830:	9b00      	ldr	r3, [sp, #0]
    7832:	689b      	ldr	r3, [r3, #8]
    7834:	f003 0307 	and.w	r3, r3, #7
    (base->FDCBT) = ((base->FDCBT) | (FLEXCAN_FDCBT_FPROPSEG(timeSeg->propSeg) |
    7838:	4319      	orrs	r1, r3
                                      FLEXCAN_FDCBT_FPSEG1(timeSeg->phaseSeg1) |
    783a:	9b00      	ldr	r3, [sp, #0]
    783c:	685b      	ldr	r3, [r3, #4]
    783e:	015b      	lsls	r3, r3, #5
    7840:	b2db      	uxtb	r3, r3
                                      FLEXCAN_FDCBT_FPSEG2(timeSeg->phaseSeg2) |
    7842:	4319      	orrs	r1, r3
                                      FLEXCAN_FDCBT_FPRESDIV(timeSeg->preDivider) |
    7844:	9b00      	ldr	r3, [sp, #0]
    7846:	68db      	ldr	r3, [r3, #12]
    7848:	0518      	lsls	r0, r3, #20
    784a:	4b09      	ldr	r3, [pc, #36]	; (7870 <FlexCAN_SetFDTimeSegments+0x66>)
    784c:	4003      	ands	r3, r0
                                      FLEXCAN_FDCBT_FPSEG1(timeSeg->phaseSeg1) |
    784e:	4319      	orrs	r1, r3
                                      FLEXCAN_FDCBT_FRJW(timeSeg->rJumpwidth)
    7850:	9b00      	ldr	r3, [sp, #0]
    7852:	691b      	ldr	r3, [r3, #16]
    7854:	041b      	lsls	r3, r3, #16
    7856:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
                                      FLEXCAN_FDCBT_FPRESDIV(timeSeg->preDivider) |
    785a:	430b      	orrs	r3, r1
    (base->FDCBT) = ((base->FDCBT) | (FLEXCAN_FDCBT_FPROPSEG(timeSeg->propSeg) |
    785c:	431a      	orrs	r2, r3
    785e:	9b01      	ldr	r3, [sp, #4]
    7860:	f8c3 2c04 	str.w	r2, [r3, #3076]	; 0xc04
                                     )
                    );
}
    7864:	bf00      	nop
    7866:	b002      	add	sp, #8
    7868:	4770      	bx	lr
    786a:	bf00      	nop
    786c:	c0088318 	.word	0xc0088318
    7870:	3ff00000 	.word	0x3ff00000

00007874 <FlexCAN_SetTimeSegments>:
 *
 * @param   base The FlexCAN base address
 * @param   timeSeg    FlexCAN time segments, which need to be set for the bit rate.
 */
static inline void FlexCAN_SetTimeSegments(FLEXCAN_Type * base, const Flexcan_Ip_TimeSegmentType * timeSeg)
{
    7874:	b082      	sub	sp, #8
    7876:	9001      	str	r0, [sp, #4]
    7878:	9100      	str	r1, [sp, #0]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(timeSeg != NULL_PTR);
#endif
    (base->CTRL1) = ((base->CTRL1) & ~((FLEXCAN_CTRL1_PROPSEG_MASK | FLEXCAN_CTRL1_PSEG2_MASK |
    787a:	9b01      	ldr	r3, [sp, #4]
    787c:	685a      	ldr	r2, [r3, #4]
    787e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
    7882:	4013      	ands	r3, r2
    7884:	9a01      	ldr	r2, [sp, #4]
    7886:	6053      	str	r3, [r2, #4]
                                        FLEXCAN_CTRL1_PSEG1_MASK | FLEXCAN_CTRL1_PRESDIV_MASK
                                       ) | FLEXCAN_CTRL1_RJW_MASK
                                      )
                    );

    (base->CTRL1) = ((base->CTRL1) | (FLEXCAN_CTRL1_PROPSEG(timeSeg->propSeg) |
    7888:	9b01      	ldr	r3, [sp, #4]
    788a:	685a      	ldr	r2, [r3, #4]
    788c:	9b00      	ldr	r3, [sp, #0]
    788e:	681b      	ldr	r3, [r3, #0]
    7890:	f003 0107 	and.w	r1, r3, #7
                                      FLEXCAN_CTRL1_PSEG2(timeSeg->phaseSeg2) |
    7894:	9b00      	ldr	r3, [sp, #0]
    7896:	689b      	ldr	r3, [r3, #8]
    7898:	041b      	lsls	r3, r3, #16
    789a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    (base->CTRL1) = ((base->CTRL1) | (FLEXCAN_CTRL1_PROPSEG(timeSeg->propSeg) |
    789e:	4319      	orrs	r1, r3
                                      FLEXCAN_CTRL1_PSEG1(timeSeg->phaseSeg1) |
    78a0:	9b00      	ldr	r3, [sp, #0]
    78a2:	685b      	ldr	r3, [r3, #4]
    78a4:	04db      	lsls	r3, r3, #19
    78a6:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
                                      FLEXCAN_CTRL1_PSEG2(timeSeg->phaseSeg2) |
    78aa:	4319      	orrs	r1, r3
                                      FLEXCAN_CTRL1_PRESDIV(timeSeg->preDivider) |
    78ac:	9b00      	ldr	r3, [sp, #0]
    78ae:	68db      	ldr	r3, [r3, #12]
    78b0:	061b      	lsls	r3, r3, #24
                                      FLEXCAN_CTRL1_PSEG1(timeSeg->phaseSeg1) |
    78b2:	4319      	orrs	r1, r3
                                      FLEXCAN_CTRL1_RJW(timeSeg->rJumpwidth)
    78b4:	9b00      	ldr	r3, [sp, #0]
    78b6:	691b      	ldr	r3, [r3, #16]
    78b8:	059b      	lsls	r3, r3, #22
    78ba:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
                                      FLEXCAN_CTRL1_PRESDIV(timeSeg->preDivider) |
    78be:	430b      	orrs	r3, r1
    (base->CTRL1) = ((base->CTRL1) | (FLEXCAN_CTRL1_PROPSEG(timeSeg->propSeg) |
    78c0:	431a      	orrs	r2, r3
    78c2:	9b01      	ldr	r3, [sp, #4]
    78c4:	605a      	str	r2, [r3, #4]
                                     )
                    );
}
    78c6:	bf00      	nop
    78c8:	b002      	add	sp, #8
    78ca:	4770      	bx	lr

000078cc <FlexCAN_SetExtendedTimeSegments>:
 *
 * @param   base The FlexCAN base address
 * @param   timeSeg    FlexCAN time segments, which need to be set for the bit rate.
 */
static inline void FlexCAN_SetExtendedTimeSegments(FLEXCAN_Type * base, const Flexcan_Ip_TimeSegmentType * timeSeg)
{
    78cc:	b082      	sub	sp, #8
    78ce:	9001      	str	r0, [sp, #4]
    78d0:	9100      	str	r1, [sp, #0]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(timeSeg != NULL_PTR);
#endif
    /* If extended bit time definitions are enabled, use CBT register */
    (base->CBT) = ((base->CBT) & ~((FLEXCAN_CBT_EPROPSEG_MASK | FLEXCAN_CBT_EPSEG2_MASK |
    78d2:	9b01      	ldr	r3, [sp, #4]
    78d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    78d6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
    78da:	9b01      	ldr	r3, [sp, #4]
    78dc:	651a      	str	r2, [r3, #80]	; 0x50
                                    FLEXCAN_CBT_EPSEG1_MASK | FLEXCAN_CBT_EPRESDIV_MASK
                                   ) | FLEXCAN_CBT_ERJW_MASK
                                  )
                  );

    (base->CBT) = ((base->CBT) | (FLEXCAN_CBT_EPROPSEG(timeSeg->propSeg) |
    78de:	9b01      	ldr	r3, [sp, #4]
    78e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    78e2:	9b00      	ldr	r3, [sp, #0]
    78e4:	681b      	ldr	r3, [r3, #0]
    78e6:	029b      	lsls	r3, r3, #10
    78e8:	b299      	uxth	r1, r3
                                  FLEXCAN_CBT_EPSEG2(timeSeg->phaseSeg2) |
    78ea:	9b00      	ldr	r3, [sp, #0]
    78ec:	689b      	ldr	r3, [r3, #8]
    78ee:	f003 031f 	and.w	r3, r3, #31
    (base->CBT) = ((base->CBT) | (FLEXCAN_CBT_EPROPSEG(timeSeg->propSeg) |
    78f2:	4319      	orrs	r1, r3
                                  FLEXCAN_CBT_EPSEG1(timeSeg->phaseSeg1) |
    78f4:	9b00      	ldr	r3, [sp, #0]
    78f6:	685b      	ldr	r3, [r3, #4]
    78f8:	015b      	lsls	r3, r3, #5
    78fa:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                                  FLEXCAN_CBT_EPSEG2(timeSeg->phaseSeg2) |
    78fe:	4319      	orrs	r1, r3
                                  FLEXCAN_CBT_EPRESDIV(timeSeg->preDivider) |
    7900:	9b00      	ldr	r3, [sp, #0]
    7902:	68db      	ldr	r3, [r3, #12]
    7904:	0558      	lsls	r0, r3, #21
    7906:	4b07      	ldr	r3, [pc, #28]	; (7924 <FlexCAN_SetExtendedTimeSegments+0x58>)
    7908:	4003      	ands	r3, r0
                                  FLEXCAN_CBT_EPSEG1(timeSeg->phaseSeg1) |
    790a:	4319      	orrs	r1, r3
                                  FLEXCAN_CBT_ERJW(timeSeg->rJumpwidth)
    790c:	9b00      	ldr	r3, [sp, #0]
    790e:	691b      	ldr	r3, [r3, #16]
    7910:	041b      	lsls	r3, r3, #16
    7912:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
                                  FLEXCAN_CBT_EPRESDIV(timeSeg->preDivider) |
    7916:	430b      	orrs	r3, r1
    (base->CBT) = ((base->CBT) | (FLEXCAN_CBT_EPROPSEG(timeSeg->propSeg) |
    7918:	431a      	orrs	r2, r3
    791a:	9b01      	ldr	r3, [sp, #4]
    791c:	651a      	str	r2, [r3, #80]	; 0x50
                                 )
                  );
}
    791e:	bf00      	nop
    7920:	b002      	add	sp, #8
    7922:	4770      	bx	lr
    7924:	7fe00000 	.word	0x7fe00000

00007928 <FlexCAN_GetExtendedTimeSegments>:
 *
 * @param[in]   base The FlexCAN base address
 * @param[out]   timeSeg    FlexCAN time segments read for bit rate
 */
static inline void FlexCAN_GetExtendedTimeSegments(const FLEXCAN_Type * base, Flexcan_Ip_TimeSegmentType * timeSeg)
{
    7928:	b082      	sub	sp, #8
    792a:	9001      	str	r0, [sp, #4]
    792c:	9100      	str	r1, [sp, #0]
    timeSeg->preDivider = ((base->CBT) & FLEXCAN_CBT_EPRESDIV_MASK) >> FLEXCAN_CBT_EPRESDIV_SHIFT;
    792e:	9b01      	ldr	r3, [sp, #4]
    7930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    7932:	0d5b      	lsrs	r3, r3, #21
    7934:	f3c3 0209 	ubfx	r2, r3, #0, #10
    7938:	9b00      	ldr	r3, [sp, #0]
    793a:	60da      	str	r2, [r3, #12]
    timeSeg->propSeg = ((base->CBT) & FLEXCAN_CBT_EPROPSEG_MASK) >> FLEXCAN_CBT_EPROPSEG_SHIFT;
    793c:	9b01      	ldr	r3, [sp, #4]
    793e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    7940:	0a9b      	lsrs	r3, r3, #10
    7942:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    7946:	9b00      	ldr	r3, [sp, #0]
    7948:	601a      	str	r2, [r3, #0]
    timeSeg->phaseSeg1 = ((base->CBT) & FLEXCAN_CBT_EPSEG1_MASK) >> FLEXCAN_CBT_EPSEG1_SHIFT;
    794a:	9b01      	ldr	r3, [sp, #4]
    794c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    794e:	095b      	lsrs	r3, r3, #5
    7950:	f003 021f 	and.w	r2, r3, #31
    7954:	9b00      	ldr	r3, [sp, #0]
    7956:	605a      	str	r2, [r3, #4]
    timeSeg->phaseSeg2 = ((base->CBT) & FLEXCAN_CBT_EPSEG2_MASK) >> FLEXCAN_CBT_EPSEG2_SHIFT;
    7958:	9b01      	ldr	r3, [sp, #4]
    795a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    795c:	f003 021f 	and.w	r2, r3, #31
    7960:	9b00      	ldr	r3, [sp, #0]
    7962:	609a      	str	r2, [r3, #8]
    timeSeg->rJumpwidth = ((base->CBT) & FLEXCAN_CBT_ERJW_MASK) >> FLEXCAN_CBT_ERJW_SHIFT;
    7964:	9b01      	ldr	r3, [sp, #4]
    7966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    7968:	0c1b      	lsrs	r3, r3, #16
    796a:	f003 021f 	and.w	r2, r3, #31
    796e:	9b00      	ldr	r3, [sp, #0]
    7970:	611a      	str	r2, [r3, #16]
}
    7972:	bf00      	nop
    7974:	b002      	add	sp, #8
    7976:	4770      	bx	lr

00007978 <FlexCAN_GetTimeSegments>:
 *
 * @param[in]   base The FlexCAN base address
 * @param[out]   timeSeg    FlexCAN time segments read for bit rate
 */
static inline void FlexCAN_GetTimeSegments(const FLEXCAN_Type * base, Flexcan_Ip_TimeSegmentType * timeSeg)
{
    7978:	b082      	sub	sp, #8
    797a:	9001      	str	r0, [sp, #4]
    797c:	9100      	str	r1, [sp, #0]
    timeSeg->preDivider = ((base->CTRL1) & FLEXCAN_CTRL1_PRESDIV_MASK) >> FLEXCAN_CTRL1_PRESDIV_SHIFT;
    797e:	9b01      	ldr	r3, [sp, #4]
    7980:	685b      	ldr	r3, [r3, #4]
    7982:	0e1b      	lsrs	r3, r3, #24
    7984:	b2da      	uxtb	r2, r3
    7986:	9b00      	ldr	r3, [sp, #0]
    7988:	60da      	str	r2, [r3, #12]
    timeSeg->propSeg = ((base->CTRL1) & FLEXCAN_CTRL1_PROPSEG_MASK) >> FLEXCAN_CTRL1_PROPSEG_SHIFT;
    798a:	9b01      	ldr	r3, [sp, #4]
    798c:	685b      	ldr	r3, [r3, #4]
    798e:	f003 0207 	and.w	r2, r3, #7
    7992:	9b00      	ldr	r3, [sp, #0]
    7994:	601a      	str	r2, [r3, #0]
    timeSeg->phaseSeg1 = ((base->CTRL1) & FLEXCAN_CTRL1_PSEG1_MASK) >> FLEXCAN_CTRL1_PSEG1_SHIFT;
    7996:	9b01      	ldr	r3, [sp, #4]
    7998:	685b      	ldr	r3, [r3, #4]
    799a:	0cdb      	lsrs	r3, r3, #19
    799c:	f003 0207 	and.w	r2, r3, #7
    79a0:	9b00      	ldr	r3, [sp, #0]
    79a2:	605a      	str	r2, [r3, #4]
    timeSeg->phaseSeg2 = ((base->CTRL1) & FLEXCAN_CTRL1_PSEG2_MASK) >> FLEXCAN_CTRL1_PSEG2_SHIFT;
    79a4:	9b01      	ldr	r3, [sp, #4]
    79a6:	685b      	ldr	r3, [r3, #4]
    79a8:	0c1b      	lsrs	r3, r3, #16
    79aa:	f003 0207 	and.w	r2, r3, #7
    79ae:	9b00      	ldr	r3, [sp, #0]
    79b0:	609a      	str	r2, [r3, #8]
    timeSeg->rJumpwidth = ((base->CTRL1) & FLEXCAN_CTRL1_RJW_MASK) >> FLEXCAN_CTRL1_RJW_SHIFT;
    79b2:	9b01      	ldr	r3, [sp, #4]
    79b4:	685b      	ldr	r3, [r3, #4]
    79b6:	0d9b      	lsrs	r3, r3, #22
    79b8:	f003 0203 	and.w	r2, r3, #3
    79bc:	9b00      	ldr	r3, [sp, #0]
    79be:	611a      	str	r2, [r3, #16]
}
    79c0:	bf00      	nop
    79c2:	b002      	add	sp, #8
    79c4:	4770      	bx	lr

000079c6 <FlexCAN_GetFDTimeSegments>:
 *
 * @param   base The FlexCAN base address
 * @param   timeSeg    FlexCAN time segments read for bit rate
 */
static inline void FlexCAN_GetFDTimeSegments(const FLEXCAN_Type * base, Flexcan_Ip_TimeSegmentType * timeSeg)
{
    79c6:	b082      	sub	sp, #8
    79c8:	9001      	str	r0, [sp, #4]
    79ca:	9100      	str	r1, [sp, #0]
    timeSeg->preDivider = ((base->FDCBT) & FLEXCAN_FDCBT_FPRESDIV_MASK) >> FLEXCAN_FDCBT_FPRESDIV_SHIFT;
    79cc:	9b01      	ldr	r3, [sp, #4]
    79ce:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	; 0xc04
    79d2:	0d1b      	lsrs	r3, r3, #20
    79d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
    79d8:	9b00      	ldr	r3, [sp, #0]
    79da:	60da      	str	r2, [r3, #12]
    timeSeg->propSeg = ((base->FDCBT) & FLEXCAN_FDCBT_FPROPSEG_MASK) >> FLEXCAN_FDCBT_FPROPSEG_SHIFT;
    79dc:	9b01      	ldr	r3, [sp, #4]
    79de:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	; 0xc04
    79e2:	0a9b      	lsrs	r3, r3, #10
    79e4:	f003 021f 	and.w	r2, r3, #31
    79e8:	9b00      	ldr	r3, [sp, #0]
    79ea:	601a      	str	r2, [r3, #0]
    timeSeg->phaseSeg1 = ((base->FDCBT) & FLEXCAN_FDCBT_FPSEG1_MASK) >> FLEXCAN_FDCBT_FPSEG1_SHIFT;
    79ec:	9b01      	ldr	r3, [sp, #4]
    79ee:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	; 0xc04
    79f2:	095b      	lsrs	r3, r3, #5
    79f4:	f003 0207 	and.w	r2, r3, #7
    79f8:	9b00      	ldr	r3, [sp, #0]
    79fa:	605a      	str	r2, [r3, #4]
    timeSeg->phaseSeg2 = ((base->FDCBT) & FLEXCAN_FDCBT_FPSEG2_MASK) >> FLEXCAN_FDCBT_FPSEG2_SHIFT;
    79fc:	9b01      	ldr	r3, [sp, #4]
    79fe:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	; 0xc04
    7a02:	f003 0207 	and.w	r2, r3, #7
    7a06:	9b00      	ldr	r3, [sp, #0]
    7a08:	609a      	str	r2, [r3, #8]
    timeSeg->rJumpwidth = ((base->FDCBT) & FLEXCAN_FDCBT_FRJW_MASK) >> FLEXCAN_FDCBT_FRJW_SHIFT;
    7a0a:	9b01      	ldr	r3, [sp, #4]
    7a0c:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	; 0xc04
    7a10:	0c1b      	lsrs	r3, r3, #16
    7a12:	f003 0207 	and.w	r2, r3, #7
    7a16:	9b00      	ldr	r3, [sp, #0]
    7a18:	611a      	str	r2, [r3, #16]
}
    7a1a:	bf00      	nop
    7a1c:	b002      	add	sp, #8
    7a1e:	4770      	bx	lr

00007a20 <FlexCAN_IsExCbtEnabled>:
 *
 * @param   base    The FlexCAN base address
 * @return  TRUE if enabled; FALSE if disabled
 */
static inline boolean FlexCAN_IsExCbtEnabled(const FLEXCAN_Type * pBase)
{
    7a20:	b082      	sub	sp, #8
    7a22:	9001      	str	r0, [sp, #4]
    return (0U == ((pBase->CBT & FLEXCAN_CBT_BTF_MASK) >> FLEXCAN_CBT_BTF_SHIFT)) ? FALSE : TRUE;
    7a24:	9b01      	ldr	r3, [sp, #4]
    7a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    7a28:	0fdb      	lsrs	r3, r3, #31
    7a2a:	b2db      	uxtb	r3, r3
}
    7a2c:	4618      	mov	r0, r3
    7a2e:	b002      	add	sp, #8
    7a30:	4770      	bx	lr

00007a32 <FlexCAN_EnableExtCbt>:
 *
 * @param   base    The FlexCAN base address
 * @param   enableCBT Enable/Disable use of Extent Time Segments
 */
static inline void FlexCAN_EnableExtCbt(FLEXCAN_Type * base, boolean enableCBT)
{   /* Enable the use of extended bit time definitions */
    7a32:	b082      	sub	sp, #8
    7a34:	9001      	str	r0, [sp, #4]
    7a36:	460b      	mov	r3, r1
    7a38:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CBT = (base->CBT & ~FLEXCAN_CBT_BTF_MASK) | FLEXCAN_CBT_BTF(enableCBT ? 1UL : 0UL);
    7a3c:	9b01      	ldr	r3, [sp, #4]
    7a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    7a40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    7a44:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7a48:	2a00      	cmp	r2, #0
    7a4a:	d002      	beq.n	7a52 <FlexCAN_EnableExtCbt+0x20>
    7a4c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    7a50:	e000      	b.n	7a54 <FlexCAN_EnableExtCbt+0x22>
    7a52:	2200      	movs	r2, #0
    7a54:	431a      	orrs	r2, r3
    7a56:	9b01      	ldr	r3, [sp, #4]
    7a58:	651a      	str	r2, [r3, #80]	; 0x50
}
    7a5a:	bf00      	nop
    7a5c:	b002      	add	sp, #8
    7a5e:	4770      	bx	lr

00007a60 <FlexCAN_SetSelfReception>:
 *
 * @param   base  The FlexCAN base address
 * @param   enable Enable/Disable Self Reception
 */
static inline void FlexCAN_SetSelfReception(FLEXCAN_Type * base, boolean enable)
{
    7a60:	b082      	sub	sp, #8
    7a62:	9001      	str	r0, [sp, #4]
    7a64:	460b      	mov	r3, r1
    7a66:	f88d 3003 	strb.w	r3, [sp, #3]
    base->MCR = (base->MCR & ~FLEXCAN_MCR_SRXDIS_MASK) | FLEXCAN_MCR_SRXDIS(enable ? 0UL : 1UL);
    7a6a:	9b01      	ldr	r3, [sp, #4]
    7a6c:	681b      	ldr	r3, [r3, #0]
    7a6e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    7a72:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7a76:	2a00      	cmp	r2, #0
    7a78:	d001      	beq.n	7a7e <FlexCAN_SetSelfReception+0x1e>
    7a7a:	2200      	movs	r2, #0
    7a7c:	e001      	b.n	7a82 <FlexCAN_SetSelfReception+0x22>
    7a7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    7a82:	431a      	orrs	r2, r3
    7a84:	9b01      	ldr	r3, [sp, #4]
    7a86:	601a      	str	r2, [r3, #0]
}
    7a88:	bf00      	nop
    7a8a:	b002      	add	sp, #8
    7a8c:	4770      	bx	lr

00007a8e <FlexCAN_IsFDEnabled>:
 *
 * @param   base    The FlexCAN base address
 * @return  TRUE if enabled; FALSE if disabled
 */
static inline boolean FlexCAN_IsFDEnabled(const FLEXCAN_Type * base)
{
    7a8e:	b082      	sub	sp, #8
    7a90:	9001      	str	r0, [sp, #4]
    return ((base->MCR & FLEXCAN_MCR_FDEN_MASK) >> FLEXCAN_MCR_FDEN_SHIFT) != 0U;
    7a92:	9b01      	ldr	r3, [sp, #4]
    7a94:	681b      	ldr	r3, [r3, #0]
    7a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    7a9a:	2b00      	cmp	r3, #0
    7a9c:	bf14      	ite	ne
    7a9e:	2301      	movne	r3, #1
    7aa0:	2300      	moveq	r3, #0
    7aa2:	b2db      	uxtb	r3, r3
}
    7aa4:	4618      	mov	r0, r3
    7aa6:	b002      	add	sp, #8
    7aa8:	4770      	bx	lr

00007aaa <FlexCAN_IsListenOnlyModeEnabled>:
 *
 * @param   base    The FlexCAN base address
 * @return  TRUE if enabled; FALSE if disabled
 */
static inline boolean FlexCAN_IsListenOnlyModeEnabled(const FLEXCAN_Type * base)
{
    7aaa:	b082      	sub	sp, #8
    7aac:	9001      	str	r0, [sp, #4]
    return (((base->CTRL1 & (FLEXCAN_CTRL1_LOM_MASK)) != 0U) ? TRUE : FALSE);
    7aae:	9b01      	ldr	r3, [sp, #4]
    7ab0:	685b      	ldr	r3, [r3, #4]
    7ab2:	f003 0308 	and.w	r3, r3, #8
    7ab6:	2b00      	cmp	r3, #0
    7ab8:	bf14      	ite	ne
    7aba:	2301      	movne	r3, #1
    7abc:	2300      	moveq	r3, #0
    7abe:	b2db      	uxtb	r3, r3
}
    7ac0:	4618      	mov	r0, r3
    7ac2:	b002      	add	sp, #8
    7ac4:	4770      	bx	lr

00007ac6 <RxFifoOcuppiedLastMsgBuff>:
 *
 * @param   x    Number of Configured RxFIFO Filters
 * @return  number of last MB occupied by RxFIFO
 */
static inline uint32 RxFifoOcuppiedLastMsgBuff(uint8 x)
{
    7ac6:	b082      	sub	sp, #8
    7ac8:	4603      	mov	r3, r0
    7aca:	f88d 3007 	strb.w	r3, [sp, #7]
    return 5U + (((((uint32)x) + 1U) * 8U) / 4U);
    7ace:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7ad2:	3301      	adds	r3, #1
    7ad4:	00db      	lsls	r3, r3, #3
    7ad6:	089b      	lsrs	r3, r3, #2
    7ad8:	3305      	adds	r3, #5
}
    7ada:	4618      	mov	r0, r3
    7adc:	b002      	add	sp, #8
    7ade:	4770      	bx	lr

00007ae0 <FlexCAN_SetClkSrc>:
 *
 * @param   base  The FlexCAN base address
 * @param   enable Specifies if The CAN engine clock source is the oscillator clock(FALSE) or peripheral clock(TRUE).
 */
static inline void FlexCAN_SetClkSrc(FLEXCAN_Type * base, boolean enable)
{
    7ae0:	b082      	sub	sp, #8
    7ae2:	9001      	str	r0, [sp, #4]
    7ae4:	460b      	mov	r3, r1
    7ae6:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_CLKSRC_MASK) | FLEXCAN_CTRL1_CLKSRC(enable ? 1UL : 0UL);
    7aea:	9b01      	ldr	r3, [sp, #4]
    7aec:	685b      	ldr	r3, [r3, #4]
    7aee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    7af2:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7af6:	2a00      	cmp	r2, #0
    7af8:	d002      	beq.n	7b00 <FlexCAN_SetClkSrc+0x20>
    7afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7afe:	e000      	b.n	7b02 <FlexCAN_SetClkSrc+0x22>
    7b00:	2200      	movs	r2, #0
    7b02:	431a      	orrs	r2, r3
    7b04:	9b01      	ldr	r3, [sp, #4]
    7b06:	605a      	str	r2, [r3, #4]
}
    7b08:	bf00      	nop
    7b0a:	b002      	add	sp, #8
    7b0c:	4770      	bx	lr

00007b0e <FlexCAN_GetMsgBuffIntStatusFlag>:
 * @param   base  The FlexCAN base address
 * @param   msgBuffIdx       Index of the message buffer
 * @return  the individual Message Buffer interrupt flag (0 and 1 are the flag value)
 */
static inline uint8 FlexCAN_GetMsgBuffIntStatusFlag(const FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    7b0e:	b084      	sub	sp, #16
    7b10:	9001      	str	r0, [sp, #4]
    7b12:	9100      	str	r1, [sp, #0]
    /* TODO: This need to be protected multithread access*/
    uint8 flag = 0;
    7b14:	2300      	movs	r3, #0
    7b16:	f88d 300f 	strb.w	r3, [sp, #15]
    uint32 mask;

    if (msgBuffIdx < 32U)
    7b1a:	9b00      	ldr	r3, [sp, #0]
    7b1c:	2b1f      	cmp	r3, #31
    7b1e:	d810      	bhi.n	7b42 <FlexCAN_GetMsgBuffIntStatusFlag+0x34>
    {
        mask = base->IMASK1 & FLEXCAN_IMASK1_BUF31TO0M_MASK;
    7b20:	9b01      	ldr	r3, [sp, #4]
    7b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7b24:	9302      	str	r3, [sp, #8]
        flag = (uint8)(((base->IFLAG1 & mask) >> (msgBuffIdx % 32U)) & 1U);
    7b26:	9b01      	ldr	r3, [sp, #4]
    7b28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7b2a:	9b02      	ldr	r3, [sp, #8]
    7b2c:	401a      	ands	r2, r3
    7b2e:	9b00      	ldr	r3, [sp, #0]
    7b30:	f003 031f 	and.w	r3, r3, #31
    7b34:	fa22 f303 	lsr.w	r3, r2, r3
    7b38:	b2db      	uxtb	r3, r3
    7b3a:	f003 0301 	and.w	r3, r3, #1
    7b3e:	f88d 300f 	strb.w	r3, [sp, #15]
        mask = base->IMASK4 & FLEXCAN_IMASK4_BUF127TO96M_MASK;
        flag = (uint8)(((base->IFLAG4 & mask) >> (msgBuffIdx % 32U)) & 1U);
    }
#endif

    return flag;
    7b42:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    7b46:	4618      	mov	r0, r3
    7b48:	b004      	add	sp, #16
    7b4a:	4770      	bx	lr

00007b4c <FlexCAN_SetRxMsgBuffGlobalMask>:
 *
 * @param   base  The FlexCAN base address
 * @param   Mask  Mask Value
 */
static inline void FlexCAN_SetRxMsgBuffGlobalMask(FLEXCAN_Type * base, uint32 Mask)
{
    7b4c:	b082      	sub	sp, #8
    7b4e:	9001      	str	r0, [sp, #4]
    7b50:	9100      	str	r1, [sp, #0]
    (base->RXMGMASK) = Mask;
    7b52:	9b01      	ldr	r3, [sp, #4]
    7b54:	9a00      	ldr	r2, [sp, #0]
    7b56:	611a      	str	r2, [r3, #16]
}
    7b58:	bf00      	nop
    7b5a:	b002      	add	sp, #8
    7b5c:	4770      	bx	lr

00007b5e <FlexCAN_SetRxIndividualMask>:
 */
static inline void FlexCAN_SetRxIndividualMask(FLEXCAN_Type * base,
                                               uint32 msgBuffIdx,
                                               uint32 mask
                                              )
{
    7b5e:	b084      	sub	sp, #16
    7b60:	9003      	str	r0, [sp, #12]
    7b62:	9102      	str	r1, [sp, #8]
    7b64:	9201      	str	r2, [sp, #4]
    base->RXIMR[msgBuffIdx] = mask;
    7b66:	9b03      	ldr	r3, [sp, #12]
    7b68:	9a02      	ldr	r2, [sp, #8]
    7b6a:	f502 7208 	add.w	r2, r2, #544	; 0x220
    7b6e:	9901      	ldr	r1, [sp, #4]
    7b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7b74:	bf00      	nop
    7b76:	b004      	add	sp, #16
    7b78:	4770      	bx	lr

00007b7a <FlexCAN_SetTxArbitrationStartDelay>:
 *
 * @param   base  The FlexCAN base address
 * @param   tasd  The Tx arbitration start delay value
 */
static inline void FlexCAN_SetTxArbitrationStartDelay(FLEXCAN_Type * base, uint8 tasd)
{
    7b7a:	b082      	sub	sp, #8
    7b7c:	9001      	str	r0, [sp, #4]
    7b7e:	460b      	mov	r3, r1
    7b80:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_TASD_MASK) | FLEXCAN_CTRL2_TASD(tasd);
    7b84:	9b01      	ldr	r3, [sp, #4]
    7b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    7b88:	f423 0278 	bic.w	r2, r3, #16252928	; 0xf80000
    7b8c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    7b90:	04db      	lsls	r3, r3, #19
    7b92:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
    7b96:	431a      	orrs	r2, r3
    7b98:	9b01      	ldr	r3, [sp, #4]
    7b9a:	635a      	str	r2, [r3, #52]	; 0x34
}
    7b9c:	bf00      	nop
    7b9e:	b002      	add	sp, #8
    7ba0:	4770      	bx	lr

00007ba2 <FlexCAN_SetRxMaskType>:
 *
 * @param   base  The FlexCAN base address
 * @param   type         The FlexCAN Rx mask type
 */
static inline void FlexCAN_SetRxMaskType(FLEXCAN_Type * base, Flexcan_Ip_RxMaskType type)
{
    7ba2:	b082      	sub	sp, #8
    7ba4:	9001      	str	r0, [sp, #4]
    7ba6:	9100      	str	r1, [sp, #0]
    /* Set RX masking type (RX global mask or RX individual mask)*/
    if (FLEXCAN_RX_MASK_GLOBAL == type)
    7ba8:	9b00      	ldr	r3, [sp, #0]
    7baa:	2b00      	cmp	r3, #0
    7bac:	d106      	bne.n	7bbc <FlexCAN_SetRxMaskType+0x1a>
    {
        /* Enable Global RX masking */
        base->MCR = (base->MCR & ~FLEXCAN_MCR_IRMQ_MASK) | FLEXCAN_MCR_IRMQ(0U);
    7bae:	9b01      	ldr	r3, [sp, #4]
    7bb0:	681b      	ldr	r3, [r3, #0]
    7bb2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
    7bb6:	9b01      	ldr	r3, [sp, #4]
    7bb8:	601a      	str	r2, [r3, #0]
    else
    {
        /* Enable Individual Rx Masking and Queue */
        base->MCR = (base->MCR & ~FLEXCAN_MCR_IRMQ_MASK) | FLEXCAN_MCR_IRMQ(1U);
    }
}
    7bba:	e005      	b.n	7bc8 <FlexCAN_SetRxMaskType+0x26>
        base->MCR = (base->MCR & ~FLEXCAN_MCR_IRMQ_MASK) | FLEXCAN_MCR_IRMQ(1U);
    7bbc:	9b01      	ldr	r3, [sp, #4]
    7bbe:	681b      	ldr	r3, [r3, #0]
    7bc0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
    7bc4:	9b01      	ldr	r3, [sp, #4]
    7bc6:	601a      	str	r2, [r3, #0]
}
    7bc8:	bf00      	nop
    7bca:	b002      	add	sp, #8
    7bcc:	4770      	bx	lr

00007bce <FlexCAN_SetRegDefaultVal>:
 * @brief Will set Flexcan Peripheral Register to default val.
 *
 * @param   base    The FlexCAN base address
 */
static inline void FlexCAN_SetRegDefaultVal(FLEXCAN_Type * base)
{
    7bce:	b500      	push	{lr}
    7bd0:	b083      	sub	sp, #12
    7bd2:	9001      	str	r0, [sp, #4]
        base->ERFCR = FLEXCAN_IP_ERFCR_DEFAULT_VALUE_U32;
    }
#endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
    #if defined(CAN_FEATURE_S32K1XX)
    if (TRUE == FlexCAN_IsFDAvailable(base))
    7bd4:	9801      	ldr	r0, [sp, #4]
    7bd6:	f002 ff85 	bl	aae4 <FlexCAN_IsFDAvailable>
    7bda:	4603      	mov	r3, r0
    7bdc:	2b00      	cmp	r3, #0
    7bde:	d007      	beq.n	7bf0 <FlexCAN_SetRegDefaultVal+0x22>
    {
    #endif /* defined(CAN_FEATURE_S32K1XX) */
        base->FDCBT = FLEXCAN_IP_FDCBT_DEFAULT_VALUE_U32;
    7be0:	9b01      	ldr	r3, [sp, #4]
    7be2:	2200      	movs	r2, #0
    7be4:	f8c3 2c04 	str.w	r2, [r3, #3076]	; 0xc04
        base->FDCTRL = FLEXCAN_IP_FDCTRL_DEFAULT_VALUE_U32;
    7be8:	9b01      	ldr	r3, [sp, #4]
    7bea:	4a12      	ldr	r2, [pc, #72]	; (7c34 <FlexCAN_SetRegDefaultVal+0x66>)
    7bec:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    {
        base->IFLAG2 = FLEXCAN_IP_IFLAG_DEFAULT_VALUE_U32;
        base->IMASK2 = FLEXCAN_IP_IMASK_DEFAULT_VALUE_U32;
    }
#endif /* (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 32U) */
    base->IFLAG1 = FLEXCAN_IP_IFLAG_DEFAULT_VALUE_U32;
    7bf0:	9b01      	ldr	r3, [sp, #4]
    7bf2:	f04f 32ff 	mov.w	r2, #4294967295
    7bf6:	631a      	str	r2, [r3, #48]	; 0x30
    base->IMASK1 = FLEXCAN_IP_IMASK_DEFAULT_VALUE_U32;
    7bf8:	9b01      	ldr	r3, [sp, #4]
    7bfa:	2200      	movs	r2, #0
    7bfc:	629a      	str	r2, [r3, #40]	; 0x28
    base->CBT = FLEXCAN_IP_CBT_DEFAULT_VALUE_U32;
    7bfe:	9b01      	ldr	r3, [sp, #4]
    7c00:	2200      	movs	r2, #0
    7c02:	651a      	str	r2, [r3, #80]	; 0x50
    base->CTRL2 = FLEXCAN_IP_CTRL2_DEFAULT_VALUE_U32;
    7c04:	9b01      	ldr	r3, [sp, #4]
    7c06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    7c0a:	635a      	str	r2, [r3, #52]	; 0x34
    base->ESR1 = FLEXCAN_IP_ESR1_DEFAULT_VALUE_U32;
    7c0c:	9b01      	ldr	r3, [sp, #4]
    7c0e:	4a0a      	ldr	r2, [pc, #40]	; (7c38 <FlexCAN_SetRegDefaultVal+0x6a>)
    7c10:	621a      	str	r2, [r3, #32]
    base->ECR = FLEXCAN_IP_ECR_DEFAULT_VALUE_U32;
    7c12:	9b01      	ldr	r3, [sp, #4]
    7c14:	2200      	movs	r2, #0
    7c16:	61da      	str	r2, [r3, #28]
    base->TIMER = FLEXCAN_IP_TIMER_DEFAULT_VALUE_U32;
    7c18:	9b01      	ldr	r3, [sp, #4]
    7c1a:	2200      	movs	r2, #0
    7c1c:	609a      	str	r2, [r3, #8]
    base->CTRL1 = FLEXCAN_IP_CTRL1_DEFAULT_VALUE_U32;
    7c1e:	9b01      	ldr	r3, [sp, #4]
    7c20:	2200      	movs	r2, #0
    7c22:	605a      	str	r2, [r3, #4]
    base->EPRS  = FLEXCAN_IP_EPRS_DEFAULT_VALUE_U32;
    base->ENCBT = FLEXCAN_IP_ENCBT_DEFAULT_VALUE_U32;
    base->EDCBT = FLEXCAN_IP_EDCBT_DEFAULT_VALUE_U32;
    base->ETDC  = FLEXCAN_IP_ETDC_DEFAULT_VALUE_U32;
#endif
    base->MCR = FLEXCAN_IP_MCR_DEFAULT_VALUE_U32;
    7c24:	9b01      	ldr	r3, [sp, #4]
    7c26:	4a05      	ldr	r2, [pc, #20]	; (7c3c <FlexCAN_SetRegDefaultVal+0x6e>)
    7c28:	601a      	str	r2, [r3, #0]
}
    7c2a:	bf00      	nop
    7c2c:	b003      	add	sp, #12
    7c2e:	f85d fb04 	ldr.w	pc, [sp], #4
    7c32:	bf00      	nop
    7c34:	80004100 	.word	0x80004100
    7c38:	0003b006 	.word	0x0003b006
    7c3c:	d890000f 	.word	0xd890000f

00007c40 <FlexCAN_InitRxFifo>:
 * Description   : Initialize fifo and dma if requested.
 *
 * This is not a public API as it is called from other driver functions.
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_InitRxFifo(FLEXCAN_Type * pBase, const Flexcan_Ip_ConfigType * Flexcan_Ip_pData)
{
    7c40:	b500      	push	{lr}
    7c42:	b085      	sub	sp, #20
    7c44:	9001      	str	r0, [sp, #4]
    7c46:	9100      	str	r1, [sp, #0]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    7c48:	2300      	movs	r3, #0
    7c4a:	9303      	str	r3, [sp, #12]

    /* Enable RxFIFO feature, if requested. This might fail if the FD mode is enabled. */
    if (Flexcan_Ip_pData->is_rx_fifo_needed)
    7c4c:	9b00      	ldr	r3, [sp, #0]
    7c4e:	7a1b      	ldrb	r3, [r3, #8]
    7c50:	2b00      	cmp	r3, #0
    7c52:	d006      	beq.n	7c62 <FlexCAN_InitRxFifo+0x22>
    {
        eResult = FlexCAN_EnableRxFifo(pBase, (uint32)Flexcan_Ip_pData->num_id_filters);
    7c54:	9b00      	ldr	r3, [sp, #0]
    7c56:	685b      	ldr	r3, [r3, #4]
    7c58:	4619      	mov	r1, r3
    7c5a:	9801      	ldr	r0, [sp, #4]
    7c5c:	f002 fefe 	bl	aa5c <FlexCAN_EnableRxFifo>
    7c60:	9003      	str	r0, [sp, #12]
        FlexCAN_SetRxFifoDMA(pBase, FALSE);
    }
    }
#endif /* FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */

    return eResult;
    7c62:	9b03      	ldr	r3, [sp, #12]
}
    7c64:	4618      	mov	r0, r3
    7c66:	b005      	add	sp, #20
    7c68:	f85d fb04 	ldr.w	pc, [sp], #4

00007c6c <FlexCAN_InitCtroll>:
 * Description   : Initialize basically controller.
 *
 * This is not a public API as it is called from other driver functions.
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_InitCtroll(FLEXCAN_Type * pBase, const Flexcan_Ip_ConfigType * Flexcan_Ip_pData)
{
    7c6c:	b500      	push	{lr}
    7c6e:	b085      	sub	sp, #20
    7c70:	9001      	str	r0, [sp, #4]
    7c72:	9100      	str	r1, [sp, #0]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    7c74:	2300      	movs	r3, #0
    7c76:	9303      	str	r3, [sp, #12]
    /* Disable the self reception feature if FlexCAN is not in loopback mode. */
    if (Flexcan_Ip_pData->flexcanMode != FLEXCAN_LOOPBACK_MODE)
    7c78:	9b00      	ldr	r3, [sp, #0]
    7c7a:	68db      	ldr	r3, [r3, #12]
    7c7c:	2b02      	cmp	r3, #2
    7c7e:	d003      	beq.n	7c88 <FlexCAN_InitCtroll+0x1c>
    {
        FlexCAN_SetSelfReception(pBase, FALSE);
    7c80:	2100      	movs	r1, #0
    7c82:	9801      	ldr	r0, [sp, #4]
    7c84:	f7ff feec 	bl	7a60 <FlexCAN_SetSelfReception>
    }

    /* Init legacy fifo, enhanced fifo if requested. */
    eResult = FlexCAN_InitRxFifo(pBase, Flexcan_Ip_pData);
    7c88:	9900      	ldr	r1, [sp, #0]
    7c8a:	9801      	ldr	r0, [sp, #4]
    7c8c:	f7ff ffd8 	bl	7c40 <FlexCAN_InitRxFifo>
    7c90:	9003      	str	r0, [sp, #12]
    if (eResult != FLEXCAN_STATUS_SUCCESS)
    7c92:	9b03      	ldr	r3, [sp, #12]
    7c94:	2b00      	cmp	r3, #0
    7c96:	d006      	beq.n	7ca6 <FlexCAN_InitCtroll+0x3a>
    {
        /* To enter Disable Mode requires FreezMode first */
        (void)FlexCAN_EnterFreezeMode(pBase);
    7c98:	9801      	ldr	r0, [sp, #4]
    7c9a:	f002 fd03 	bl	a6a4 <FlexCAN_EnterFreezeMode>
        (void)FlexCAN_Disable(pBase);
    7c9e:	9801      	ldr	r0, [sp, #4]
    7ca0:	f002 fdca 	bl	a838 <FlexCAN_Disable>
    7ca4:	e00b      	b.n	7cbe <FlexCAN_InitCtroll+0x52>
    }
    else
    {
    #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        /* Set payload size. */
        FlexCAN_SetPayloadSize(pBase, &Flexcan_Ip_pData->payload);
    7ca6:	9b00      	ldr	r3, [sp, #0]
    7ca8:	3314      	adds	r3, #20
    7caa:	4619      	mov	r1, r3
    7cac:	9801      	ldr	r0, [sp, #4]
    7cae:	f002 ff3b 	bl	ab28 <FlexCAN_SetPayloadSize>
            /* To enter Disable Mode requires FreezMode first */
            (void)FlexCAN_EnterFreezeMode(pBase);
            (void)FlexCAN_Disable(pBase);
        }
    #else
        (void)FlexCAN_SetMaxMsgBuffNum(pBase, Flexcan_Ip_pData->max_num_mb);
    7cb2:	9b00      	ldr	r3, [sp, #0]
    7cb4:	681b      	ldr	r3, [r3, #0]
    7cb6:	4619      	mov	r1, r3
    7cb8:	9801      	ldr	r0, [sp, #4]
    7cba:	f003 fab7 	bl	b22c <FlexCAN_SetMaxMsgBuffNum>
    #endif /* FLEXCAN_IP_DEV_ERROR_DETECT */
    }
    return eResult;
    7cbe:	9b03      	ldr	r3, [sp, #12]
}
    7cc0:	4618      	mov	r0, r3
    7cc2:	b005      	add	sp, #20
    7cc4:	f85d fb04 	ldr.w	pc, [sp], #4

00007cc8 <FlexCAN_InitController>:
 * Description   : Initialize basically controller.
 *
 * This is not a public API as it is called from other driver functions.
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_InitController(uint8 Instance, FLEXCAN_Type * pBase, const Flexcan_Ip_ConfigType * Flexcan_Ip_pData)
{
    7cc8:	b500      	push	{lr}
    7cca:	b087      	sub	sp, #28
    7ccc:	4603      	mov	r3, r0
    7cce:	9102      	str	r1, [sp, #8]
    7cd0:	9201      	str	r2, [sp, #4]
    7cd2:	f88d 300f 	strb.w	r3, [sp, #15]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    7cd6:	2300      	movs	r3, #0
    7cd8:	9305      	str	r3, [sp, #20]

    if (FlexCAN_IsEnabled(pBase))
    7cda:	9802      	ldr	r0, [sp, #8]
    7cdc:	f7ff fd0c 	bl	76f8 <FlexCAN_IsEnabled>
    7ce0:	4603      	mov	r3, r0
    7ce2:	2b00      	cmp	r3, #0
    7ce4:	d00a      	beq.n	7cfc <FlexCAN_InitController+0x34>
    {
        /* To enter Disable Mode requires FreezMode first */
        eResult = FlexCAN_EnterFreezeMode(pBase);
    7ce6:	9802      	ldr	r0, [sp, #8]
    7ce8:	f002 fcdc 	bl	a6a4 <FlexCAN_EnterFreezeMode>
    7cec:	9005      	str	r0, [sp, #20]
        if (FLEXCAN_STATUS_SUCCESS == eResult)
    7cee:	9b05      	ldr	r3, [sp, #20]
    7cf0:	2b00      	cmp	r3, #0
    7cf2:	d103      	bne.n	7cfc <FlexCAN_InitController+0x34>
        {
            eResult = FlexCAN_Disable(pBase);
    7cf4:	9802      	ldr	r0, [sp, #8]
    7cf6:	f002 fd9f 	bl	a838 <FlexCAN_Disable>
    7cfa:	9005      	str	r0, [sp, #20]
        }
    }

    if (FLEXCAN_STATUS_SUCCESS == eResult)
    7cfc:	9b05      	ldr	r3, [sp, #20]
    7cfe:	2b00      	cmp	r3, #0
    7d00:	d137      	bne.n	7d72 <FlexCAN_InitController+0xaa>
    {
    #if (FLEXCAN_IP_FEATURE_HAS_PE_CLKSRC_SELECT == STD_ON)
        /* Select a source clock for the FlexCAN engine */
        FlexCAN_SetClkSrc(pBase, Flexcan_Ip_pData->is_pe_clock);
    7d02:	9b01      	ldr	r3, [sp, #4]
    7d04:	7e5b      	ldrb	r3, [r3, #25]
    7d06:	4619      	mov	r1, r3
    7d08:	9802      	ldr	r0, [sp, #8]
    7d0a:	f7ff fee9 	bl	7ae0 <FlexCAN_SetClkSrc>
    #endif
        /* Enable FlexCAN Module need to perform SoftReset & ClearRam */
        pBase->MCR &= ~FLEXCAN_MCR_MDIS_MASK;
    7d0e:	9b02      	ldr	r3, [sp, #8]
    7d10:	681b      	ldr	r3, [r3, #0]
    7d12:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
    7d16:	9b02      	ldr	r3, [sp, #8]
    7d18:	601a      	str	r2, [r3, #0]
        /* Initialize FLEXCAN device */
        eResult = FlexCAN_Init(pBase);
    7d1a:	9802      	ldr	r0, [sp, #8]
    7d1c:	f002 fe28 	bl	a970 <FlexCAN_Init>
    7d20:	9005      	str	r0, [sp, #20]
        if (eResult != FLEXCAN_STATUS_SUCCESS)
    7d22:	9b05      	ldr	r3, [sp, #20]
    7d24:	2b00      	cmp	r3, #0
    7d26:	d006      	beq.n	7d36 <FlexCAN_InitController+0x6e>
        {
            /* To enter Disable Mode requires FreezMode first */
            (void)FlexCAN_EnterFreezeMode(pBase);
    7d28:	9802      	ldr	r0, [sp, #8]
    7d2a:	f002 fcbb 	bl	a6a4 <FlexCAN_EnterFreezeMode>
            (void)FlexCAN_Disable(pBase);
    7d2e:	9802      	ldr	r0, [sp, #8]
    7d30:	f002 fd82 	bl	a838 <FlexCAN_Disable>
    7d34:	e01d      	b.n	7d72 <FlexCAN_InitController+0xaa>
            /* Disable the Protection again because is enabled by soft reset */
            FlexCAN_DisableMemErrorDetection(pBase);
        #endif

        #if defined(CAN_FEATURE_S32K1XX)
            if (TRUE == FlexCAN_IsFDAvailable(pBase))
    7d36:	9802      	ldr	r0, [sp, #8]
    7d38:	f002 fed4 	bl	aae4 <FlexCAN_IsFDAvailable>
    7d3c:	4603      	mov	r3, r0
    7d3e:	2b00      	cmp	r3, #0
    7d40:	d007      	beq.n	7d52 <FlexCAN_InitController+0x8a>
            {
        #endif /* defined(CAN_FEATURE_S32K1XX) */
                /* Enable/Disable FD and check FD was set as expected. Setting FD as enabled
                 * might fail if the current CAN instance does not support FD. */
                FlexCAN_SetFDEnabled(pBase, Flexcan_Ip_pData->fd_enable, Flexcan_Ip_pData->bitRateSwitch);
    7d42:	9b01      	ldr	r3, [sp, #4]
    7d44:	7e19      	ldrb	r1, [r3, #24]
    7d46:	9b01      	ldr	r3, [sp, #4]
    7d48:	7edb      	ldrb	r3, [r3, #27]
    7d4a:	461a      	mov	r2, r3
    7d4c:	9802      	ldr	r0, [sp, #8]
    7d4e:	f7ff fcdd 	bl	770c <FlexCAN_SetFDEnabled>
                }*/
        #if defined(CAN_FEATURE_S32K1XX)
            }
        #endif /* defined(CAN_FEATURE_S32K1XX) */
            /* configure depends on controller options. */
            FlexCAN_ConfigCtrlOptions(pBase, Flexcan_Ip_pData->ctrlOptions);
    7d52:	9b01      	ldr	r3, [sp, #4]
    7d54:	691b      	ldr	r3, [r3, #16]
    7d56:	4619      	mov	r1, r3
    7d58:	9802      	ldr	r0, [sp, #8]
    7d5a:	f003 fdeb 	bl	b934 <FlexCAN_ConfigCtrlOptions>
            /* reset Imask buffers */
            FlexCAN_ResetImaskBuff(Instance);
    7d5e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7d62:	4618      	mov	r0, r3
    7d64:	f003 fe56 	bl	ba14 <FlexCAN_ResetImaskBuff>
            eResult = FlexCAN_InitCtroll(pBase, Flexcan_Ip_pData);
    7d68:	9901      	ldr	r1, [sp, #4]
    7d6a:	9802      	ldr	r0, [sp, #8]
    7d6c:	f7ff ff7e 	bl	7c6c <FlexCAN_InitCtroll>
    7d70:	9005      	str	r0, [sp, #20]
        }
    }
    return eResult;
    7d72:	9b05      	ldr	r3, [sp, #20]
}
    7d74:	4618      	mov	r0, r3
    7d76:	b007      	add	sp, #28
    7d78:	f85d fb04 	ldr.w	pc, [sp], #4

00007d7c <FlexCAN_InitBaudrate>:
 * Description   : Init baudrate for given controller.
 * This is not a public API as it is called from other driver functions.
 *
 *END**************************************************************************/
static void FlexCAN_InitBaudrate(FLEXCAN_Type * pBase, const Flexcan_Ip_ConfigType * Flexcan_Ip_pData)
{
    7d7c:	b500      	push	{lr}
    7d7e:	b083      	sub	sp, #12
    7d80:	9001      	str	r0, [sp, #4]
    7d82:	9100      	str	r1, [sp, #0]
    /* Enable the use of extended bit time definitions */
    FlexCAN_EnableExtCbt(pBase, Flexcan_Ip_pData->fd_enable);
    7d84:	9b00      	ldr	r3, [sp, #0]
    7d86:	7e1b      	ldrb	r3, [r3, #24]
    7d88:	4619      	mov	r1, r3
    7d8a:	9801      	ldr	r0, [sp, #4]
    7d8c:	f7ff fe51 	bl	7a32 <FlexCAN_EnableExtCbt>
        /* Disable Enhanced CBT time segments */
        pBase->CTRL2 &= ~FLEXCAN_CTRL2_BTE_MASK;
#endif
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        /* Set bit rate. */
        if (Flexcan_Ip_pData->fd_enable)
    7d90:	9b00      	ldr	r3, [sp, #0]
    7d92:	7e1b      	ldrb	r3, [r3, #24]
    7d94:	2b00      	cmp	r3, #0
    7d96:	d00c      	beq.n	7db2 <FlexCAN_InitBaudrate+0x36>
        {
            /* Write Normal bit time configuration to CBT register */
            FlexCAN_SetExtendedTimeSegments(pBase, &Flexcan_Ip_pData->bitrate);
    7d98:	9b00      	ldr	r3, [sp, #0]
    7d9a:	331c      	adds	r3, #28
    7d9c:	4619      	mov	r1, r3
    7d9e:	9801      	ldr	r0, [sp, #4]
    7da0:	f7ff fd94 	bl	78cc <FlexCAN_SetExtendedTimeSegments>
            /* Write Data bit time configuration to FDCBT register */
            FlexCAN_SetFDTimeSegments(pBase, &Flexcan_Ip_pData->bitrate_cbt);
    7da4:	9b00      	ldr	r3, [sp, #0]
    7da6:	3330      	adds	r3, #48	; 0x30
    7da8:	4619      	mov	r1, r3
    7daa:	9801      	ldr	r0, [sp, #4]
    7dac:	f7ff fd2d 	bl	780a <FlexCAN_SetFDTimeSegments>
            /* Write Normal bit time configuration to CTRL1 register */
            FlexCAN_SetTimeSegments(pBase, &Flexcan_Ip_pData->bitrate);
        }
#endif
    }
}
    7db0:	e005      	b.n	7dbe <FlexCAN_InitBaudrate+0x42>
            FlexCAN_SetTimeSegments(pBase, &Flexcan_Ip_pData->bitrate);
    7db2:	9b00      	ldr	r3, [sp, #0]
    7db4:	331c      	adds	r3, #28
    7db6:	4619      	mov	r1, r3
    7db8:	9801      	ldr	r0, [sp, #4]
    7dba:	f7ff fd5b 	bl	7874 <FlexCAN_SetTimeSegments>
}
    7dbe:	bf00      	nop
    7dc0:	b003      	add	sp, #12
    7dc2:	f85d fb04 	ldr.w	pc, [sp], #4

00007dc6 <FlexCAN_ProccessLegacyRxFIFO>:
 * Description   : This function will process the enhanced RxFIFO in blocking mode.
 * This is not a public API as it is called from other driver functions.
 *
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_ProccessLegacyRxFIFO(uint8 u8Instance, uint32 u32TimeoutMs)
{
    7dc6:	b500      	push	{lr}
    7dc8:	b08d      	sub	sp, #52	; 0x34
    7dca:	4603      	mov	r3, r0
    7dcc:	9102      	str	r1, [sp, #8]
    7dce:	f88d 300f 	strb.w	r3, [sp, #15]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    7dd2:	2300      	movs	r3, #0
    7dd4:	930b      	str	r3, [sp, #44]	; 0x2c
    Flexcan_Ip_StateType * pState = Flexcan_Ip_apxState[u8Instance];
    7dd6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7dda:	4a46      	ldr	r2, [pc, #280]	; (7ef4 <FlexCAN_ProccessLegacyRxFIFO+0x12e>)
    7ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7de0:	9308      	str	r3, [sp, #32]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    7de2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7de6:	4a44      	ldr	r2, [pc, #272]	; (7ef8 <FlexCAN_ProccessLegacyRxFIFO+0x132>)
    7de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7dec:	9307      	str	r3, [sp, #28]
    uint32 timeStart = 0U;
    7dee:	2300      	movs	r3, #0
    7df0:	9305      	str	r3, [sp, #20]
    uint32 timeElapsed = 0U;
    7df2:	2300      	movs	r3, #0
    7df4:	930a      	str	r3, [sp, #40]	; 0x28
    uint32 mS2Ticks = OsIf_MicrosToTicks((u32TimeoutMs * 1000U), FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    7df6:	9b02      	ldr	r3, [sp, #8]
    7df8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7dfc:	fb02 f303 	mul.w	r3, r2, r3
    7e00:	2100      	movs	r1, #0
    7e02:	4618      	mov	r0, r3
    7e04:	f7f9 f97c 	bl	1100 <OsIf_MicrosToTicks>
    7e08:	9006      	str	r0, [sp, #24]
    uint32 u32intType = 0U;
    7e0a:	2300      	movs	r3, #0
    7e0c:	9309      	str	r3, [sp, #36]	; 0x24

        timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    7e0e:	2000      	movs	r0, #0
    7e10:	f7f9 f92a 	bl	1068 <OsIf_GetCounter>
    7e14:	4603      	mov	r3, r0
    7e16:	9305      	str	r3, [sp, #20]

        while (FLEXCAN_MB_RX_BUSY == pState->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state)
    7e18:	e02a      	b.n	7e70 <FlexCAN_ProccessLegacyRxFIFO+0xaa>
        {
            if (FLEXCAN_RXFIFO_USING_POLLING == pState->transferType)
    7e1a:	9b08      	ldr	r3, [sp, #32]
    7e1c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    7e20:	2b01      	cmp	r3, #1
    7e22:	d115      	bne.n	7e50 <FlexCAN_ProccessLegacyRxFIFO+0x8a>
            {
                for (u32intType = FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW; \
    7e24:	2307      	movs	r3, #7
    7e26:	9309      	str	r3, [sp, #36]	; 0x24
    7e28:	e00f      	b.n	7e4a <FlexCAN_ProccessLegacyRxFIFO+0x84>
                     u32intType >= FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE; \
                     u32intType--)
                {
                    if (FlexCAN_GetBuffStatusFlag(pBase, u32intType) != 0U)
    7e2a:	9909      	ldr	r1, [sp, #36]	; 0x24
    7e2c:	9807      	ldr	r0, [sp, #28]
    7e2e:	f7ff fcd0 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    7e32:	4603      	mov	r3, r0
    7e34:	2b00      	cmp	r3, #0
    7e36:	d005      	beq.n	7e44 <FlexCAN_ProccessLegacyRxFIFO+0x7e>
                    {
                        FlexCAN_IRQHandlerRxFIFO(u8Instance, u32intType);
    7e38:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7e3c:	9909      	ldr	r1, [sp, #36]	; 0x24
    7e3e:	4618      	mov	r0, r3
    7e40:	f000 fb06 	bl	8450 <FlexCAN_IRQHandlerRxFIFO>
                     u32intType--)
    7e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7e46:	3b01      	subs	r3, #1
    7e48:	9309      	str	r3, [sp, #36]	; 0x24
                for (u32intType = FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW; \
    7e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7e4c:	2b04      	cmp	r3, #4
    7e4e:	d8ec      	bhi.n	7e2a <FlexCAN_ProccessLegacyRxFIFO+0x64>
                    }
                }
            }

            timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    7e50:	ab05      	add	r3, sp, #20
    7e52:	2100      	movs	r1, #0
    7e54:	4618      	mov	r0, r3
    7e56:	f7f9 f920 	bl	109a <OsIf_GetElapsed>
    7e5a:	4602      	mov	r2, r0
    7e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7e5e:	4413      	add	r3, r2
    7e60:	930a      	str	r3, [sp, #40]	; 0x28
            if (timeElapsed >= mS2Ticks)
    7e62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7e64:	9b06      	ldr	r3, [sp, #24]
    7e66:	429a      	cmp	r2, r3
    7e68:	d302      	bcc.n	7e70 <FlexCAN_ProccessLegacyRxFIFO+0xaa>
            {
                eResult = FLEXCAN_STATUS_TIMEOUT;
    7e6a:	2303      	movs	r3, #3
    7e6c:	930b      	str	r3, [sp, #44]	; 0x2c
                break;
    7e6e:	e003      	b.n	7e78 <FlexCAN_ProccessLegacyRxFIFO+0xb2>
        while (FLEXCAN_MB_RX_BUSY == pState->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state)
    7e70:	9b08      	ldr	r3, [sp, #32]
    7e72:	685b      	ldr	r3, [r3, #4]
    7e74:	2b01      	cmp	r3, #1
    7e76:	d0d0      	beq.n	7e1a <FlexCAN_ProccessLegacyRxFIFO+0x54>
            }
        }

        if ((FLEXCAN_STATUS_TIMEOUT == eResult) && (FLEXCAN_RXFIFO_USING_POLLING != pState->transferType))
    7e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7e7a:	2b03      	cmp	r3, #3
    7e7c:	d125      	bne.n	7eca <FlexCAN_ProccessLegacyRxFIFO+0x104>
    7e7e:	9b08      	ldr	r3, [sp, #32]
    7e80:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    7e84:	2b01      	cmp	r3, #1
    7e86:	d020      	beq.n	7eca <FlexCAN_ProccessLegacyRxFIFO+0x104>
        {
            /* Disable RX FIFO interrupts*/
            (void)FlexCAN_SetMsgBuffIntCmd(pBase, u8Instance, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE, FALSE, pState->isIntActive);
    7e88:	9b08      	ldr	r3, [sp, #32]
    7e8a:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    7e8e:	f89d 100f 	ldrb.w	r1, [sp, #15]
    7e92:	9300      	str	r3, [sp, #0]
    7e94:	2300      	movs	r3, #0
    7e96:	2205      	movs	r2, #5
    7e98:	9807      	ldr	r0, [sp, #28]
    7e9a:	f002 feef 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
            (void)FlexCAN_SetMsgBuffIntCmd(pBase, u8Instance, FLEXCAN_IP_LEGACY_RXFIFO_WARNING, FALSE, pState->isIntActive);
    7e9e:	9b08      	ldr	r3, [sp, #32]
    7ea0:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    7ea4:	f89d 100f 	ldrb.w	r1, [sp, #15]
    7ea8:	9300      	str	r3, [sp, #0]
    7eaa:	2300      	movs	r3, #0
    7eac:	2206      	movs	r2, #6
    7eae:	9807      	ldr	r0, [sp, #28]
    7eb0:	f002 fee4 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
            (void)FlexCAN_SetMsgBuffIntCmd(pBase, u8Instance, FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW, FALSE, pState->isIntActive);
    7eb4:	9b08      	ldr	r3, [sp, #32]
    7eb6:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    7eba:	f89d 100f 	ldrb.w	r1, [sp, #15]
    7ebe:	9300      	str	r3, [sp, #0]
    7ec0:	2300      	movs	r3, #0
    7ec2:	2207      	movs	r2, #7
    7ec4:	9807      	ldr	r0, [sp, #28]
    7ec6:	f002 fed9 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
                (void)Dma_Ip_SetLogicChannelCommand(pState->rxFifoDMAChannel, DMA_IP_CH_CLEAR_HARDWARE_REQUEST);
            }
#endif
        }

        switch (pState->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state)
    7eca:	9b08      	ldr	r3, [sp, #32]
    7ecc:	685b      	ldr	r3, [r3, #4]
    7ece:	2b00      	cmp	r3, #0
    7ed0:	d005      	beq.n	7ede <FlexCAN_ProccessLegacyRxFIFO+0x118>
    7ed2:	2b01      	cmp	r3, #1
    7ed4:	d106      	bne.n	7ee4 <FlexCAN_ProccessLegacyRxFIFO+0x11e>
        {
            case FLEXCAN_MB_RX_BUSY:
                pState->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state = FLEXCAN_MB_IDLE;
    7ed6:	9b08      	ldr	r3, [sp, #32]
    7ed8:	2200      	movs	r2, #0
    7eda:	605a      	str	r2, [r3, #4]
                break;
    7edc:	e005      	b.n	7eea <FlexCAN_ProccessLegacyRxFIFO+0x124>
            case FLEXCAN_MB_IDLE:
                eResult = FLEXCAN_STATUS_SUCCESS;
    7ede:	2300      	movs	r3, #0
    7ee0:	930b      	str	r3, [sp, #44]	; 0x2c
                break;
    7ee2:	e002      	b.n	7eea <FlexCAN_ProccessLegacyRxFIFO+0x124>
            case FLEXCAN_MB_DMA_ERROR:
                eResult = FLEXCAN_STATUS_ERROR;
                break;
#endif /* if FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */
            default:
                eResult = FLEXCAN_STATUS_ERROR;
    7ee4:	2301      	movs	r3, #1
    7ee6:	930b      	str	r3, [sp, #44]	; 0x2c
                break;
    7ee8:	bf00      	nop
        }

    return eResult;
    7eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
}
    7eec:	4618      	mov	r0, r3
    7eee:	b00d      	add	sp, #52	; 0x34
    7ef0:	f85d fb04 	ldr.w	pc, [sp], #4
    7ef4:	1fff8fa0 	.word	0x1fff8fa0
    7ef8:	0000e584 	.word	0x0000e584

00007efc <FlexCAN_StartRxMessageBufferData>:
static Flexcan_Ip_StatusType FlexCAN_StartRxMessageBufferData(uint8 instance,
                                                              uint8 mb_idx,
                                                              Flexcan_Ip_MsgBuffType * data,
                                                              boolean isPolling
                                                             )
{
    7efc:	b084      	sub	sp, #16
    7efe:	9200      	str	r2, [sp, #0]
    7f00:	461a      	mov	r2, r3
    7f02:	4603      	mov	r3, r0
    7f04:	f88d 3007 	strb.w	r3, [sp, #7]
    7f08:	460b      	mov	r3, r1
    7f0a:	f88d 3006 	strb.w	r3, [sp, #6]
    7f0e:	4613      	mov	r3, r2
    7f10:	f88d 3005 	strb.w	r3, [sp, #5]

    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    7f14:	2300      	movs	r3, #0
    7f16:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
#endif
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    7f18:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7f1c:	4a15      	ldr	r2, [pc, #84]	; (7f74 <FlexCAN_StartRxMessageBufferData+0x78>)
    7f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7f22:	9302      	str	r3, [sp, #8]
    }
    else
    {
#endif
        /* Start receiving mailbox */
        if (state->mbs[mb_idx].state != FLEXCAN_MB_IDLE)
    7f24:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7f28:	9a02      	ldr	r2, [sp, #8]
    7f2a:	011b      	lsls	r3, r3, #4
    7f2c:	4413      	add	r3, r2
    7f2e:	3304      	adds	r3, #4
    7f30:	681b      	ldr	r3, [r3, #0]
    7f32:	2b00      	cmp	r3, #0
    7f34:	d002      	beq.n	7f3c <FlexCAN_StartRxMessageBufferData+0x40>
        {
            result = FLEXCAN_STATUS_BUSY;
    7f36:	2302      	movs	r3, #2
    7f38:	9303      	str	r3, [sp, #12]
    7f3a:	e017      	b.n	7f6c <FlexCAN_StartRxMessageBufferData+0x70>
        }
        else
        {
            state->mbs[mb_idx].state = FLEXCAN_MB_RX_BUSY;
    7f3c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7f40:	9a02      	ldr	r2, [sp, #8]
    7f42:	011b      	lsls	r3, r3, #4
    7f44:	4413      	add	r3, r2
    7f46:	3304      	adds	r3, #4
    7f48:	2201      	movs	r2, #1
    7f4a:	601a      	str	r2, [r3, #0]
            state->mbs[mb_idx].pMBmessage = data;
    7f4c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7f50:	9a02      	ldr	r2, [sp, #8]
    7f52:	011b      	lsls	r3, r3, #4
    7f54:	4413      	add	r3, r2
    7f56:	9a00      	ldr	r2, [sp, #0]
    7f58:	601a      	str	r2, [r3, #0]
            state->mbs[mb_idx].isPolling = isPolling;
    7f5a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7f5e:	9a02      	ldr	r2, [sp, #8]
    7f60:	011b      	lsls	r3, r3, #4
    7f62:	4413      	add	r3, r2
    7f64:	3308      	adds	r3, #8
    7f66:	f89d 2005 	ldrb.w	r2, [sp, #5]
    7f6a:	701a      	strb	r2, [r3, #0]
        }
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return result;
    7f6c:	9b03      	ldr	r3, [sp, #12]
}
    7f6e:	4618      	mov	r0, r3
    7f70:	b004      	add	sp, #16
    7f72:	4770      	bx	lr
    7f74:	1fff8fa0 	.word	0x1fff8fa0

00007f78 <FlexCAN_StartSendData>:
                                                   uint8 mb_idx,
                                                   const Flexcan_Ip_DataInfoType * tx_info,
                                                   uint32 msg_id,
                                                   const uint8 * mb_data
                                                  )
{
    7f78:	b500      	push	{lr}
    7f7a:	b08f      	sub	sp, #60	; 0x3c
    7f7c:	9204      	str	r2, [sp, #16]
    7f7e:	9303      	str	r3, [sp, #12]
    7f80:	4603      	mov	r3, r0
    7f82:	f88d 3017 	strb.w	r3, [sp, #23]
    7f86:	460b      	mov	r3, r1
    7f88:	f88d 3016 	strb.w	r3, [sp, #22]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    7f8c:	2300      	movs	r3, #0
    7f8e:	930d      	str	r3, [sp, #52]	; 0x34
    Flexcan_Ip_MsbuffCodeStatusType cs;
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[Flexcan_Ip_u8Instance];
    7f90:	f89d 3017 	ldrb.w	r3, [sp, #23]
    7f94:	4a38      	ldr	r2, [pc, #224]	; (8078 <FlexCAN_StartSendData+0x100>)
    7f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7f9a:	930c      	str	r3, [sp, #48]	; 0x30
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[Flexcan_Ip_u8Instance];
    7f9c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    7fa0:	4a36      	ldr	r2, [pc, #216]	; (807c <FlexCAN_StartSendData+0x104>)
    7fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7fa6:	930b      	str	r3, [sp, #44]	; 0x2c
    volatile uint32 * pMbAddr = NULL_PTR;
    7fa8:	2300      	movs	r3, #0
    7faa:	930a      	str	r3, [sp, #40]	; 0x28
        eResult = FLEXCAN_STATUS_BUFF_OUT_OF_RANGE;
    }
    else
    {
#endif
        if (state->mbs[mb_idx].state != FLEXCAN_MB_IDLE)
    7fac:	f89d 3016 	ldrb.w	r3, [sp, #22]
    7fb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7fb2:	011b      	lsls	r3, r3, #4
    7fb4:	4413      	add	r3, r2
    7fb6:	3304      	adds	r3, #4
    7fb8:	681b      	ldr	r3, [r3, #0]
    7fba:	2b00      	cmp	r3, #0
    7fbc:	d002      	beq.n	7fc4 <FlexCAN_StartSendData+0x4c>
        {
            eResult = FLEXCAN_STATUS_BUSY;
    7fbe:	2302      	movs	r3, #2
    7fc0:	930d      	str	r3, [sp, #52]	; 0x34
    7fc2:	e053      	b.n	806c <FlexCAN_StartSendData+0xf4>
        }
        else
        {
            /* Clear message buffer flag */
            FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    7fc4:	f89d 3016 	ldrb.w	r3, [sp, #22]
    7fc8:	4619      	mov	r1, r3
    7fca:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7fcc:	f7ff fbee 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>

            state->mbs[mb_idx].state = FLEXCAN_MB_TX_BUSY;
    7fd0:	f89d 3016 	ldrb.w	r3, [sp, #22]
    7fd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7fd6:	011b      	lsls	r3, r3, #4
    7fd8:	4413      	add	r3, r2
    7fda:	3304      	adds	r3, #4
    7fdc:	2202      	movs	r2, #2
    7fde:	601a      	str	r2, [r3, #0]
            state->mbs[mb_idx].time_stamp = 0U;
    7fe0:	f89d 3016 	ldrb.w	r3, [sp, #22]
    7fe4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7fe6:	011b      	lsls	r3, r3, #4
    7fe8:	4413      	add	r3, r2
    7fea:	330c      	adds	r3, #12
    7fec:	2200      	movs	r2, #0
    7fee:	601a      	str	r2, [r3, #0]
            state->mbs[mb_idx].isPolling = tx_info->is_polling;
    7ff0:	f89d 3016 	ldrb.w	r3, [sp, #22]
    7ff4:	9a04      	ldr	r2, [sp, #16]
    7ff6:	7b11      	ldrb	r1, [r2, #12]
    7ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7ffa:	011b      	lsls	r3, r3, #4
    7ffc:	4413      	add	r3, r2
    7ffe:	3308      	adds	r3, #8
    8000:	460a      	mov	r2, r1
    8002:	701a      	strb	r2, [r3, #0]
            state->mbs[mb_idx].isRemote = tx_info->is_remote;
    8004:	f89d 3016 	ldrb.w	r3, [sp, #22]
    8008:	9a04      	ldr	r2, [sp, #16]
    800a:	7ad1      	ldrb	r1, [r2, #11]
    800c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    800e:	011b      	lsls	r3, r3, #4
    8010:	4413      	add	r3, r2
    8012:	3309      	adds	r3, #9
    8014:	460a      	mov	r2, r1
    8016:	701a      	strb	r2, [r3, #0]

            cs.dataLen = tx_info->data_length;
    8018:	9b04      	ldr	r3, [sp, #16]
    801a:	685b      	ldr	r3, [r3, #4]
    801c:	9308      	str	r3, [sp, #32]

            cs.msgIdType = tx_info->msg_id_type;
    801e:	9b04      	ldr	r3, [sp, #16]
    8020:	681b      	ldr	r3, [r3, #0]
    8022:	9307      	str	r3, [sp, #28]

        #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
            cs.fd_enable = tx_info->fd_enable;
    8024:	9b04      	ldr	r3, [sp, #16]
    8026:	7a1b      	ldrb	r3, [r3, #8]
    8028:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
            cs.fd_padding = tx_info->fd_padding;
    802c:	9b04      	ldr	r3, [sp, #16]
    802e:	7a5b      	ldrb	r3, [r3, #9]
    8030:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
            cs.enable_brs = tx_info->enable_brs;
    8034:	9b04      	ldr	r3, [sp, #16]
    8036:	7a9b      	ldrb	r3, [r3, #10]
    8038:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
        #endif

            if (tx_info->is_remote)
    803c:	9b04      	ldr	r3, [sp, #16]
    803e:	7adb      	ldrb	r3, [r3, #11]
    8040:	2b00      	cmp	r3, #0
    8042:	d002      	beq.n	804a <FlexCAN_StartSendData+0xd2>
            {
                cs.code = (uint32)FLEXCAN_TX_REMOTE;
    8044:	231c      	movs	r3, #28
    8046:	9306      	str	r3, [sp, #24]
    8048:	e001      	b.n	804e <FlexCAN_StartSendData+0xd6>
            }
            else
            {
                cs.code = (uint32)FLEXCAN_TX_DATA;
    804a:	230c      	movs	r3, #12
    804c:	9306      	str	r3, [sp, #24]
            }
            pMbAddr = FlexCAN_GetMsgBuffRegion(base, mb_idx);
    804e:	f89d 3016 	ldrb.w	r3, [sp, #22]
    8052:	4619      	mov	r1, r3
    8054:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8056:	f002 fa89 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    805a:	900a      	str	r0, [sp, #40]	; 0x28
            FlexCAN_SetTxMsgBuff(pMbAddr, &cs, msg_id, mb_data, FALSE);
    805c:	a906      	add	r1, sp, #24
    805e:	2300      	movs	r3, #0
    8060:	9300      	str	r3, [sp, #0]
    8062:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8064:	9a03      	ldr	r2, [sp, #12]
    8066:	980a      	ldr	r0, [sp, #40]	; 0x28
    8068:	f002 ffd2 	bl	b010 <FlexCAN_SetTxMsgBuff>
        }
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return eResult;
    806c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
    806e:	4618      	mov	r0, r3
    8070:	b00f      	add	sp, #60	; 0x3c
    8072:	f85d fb04 	ldr.w	pc, [sp], #4
    8076:	bf00      	nop
    8078:	1fff8fa0 	.word	0x1fff8fa0
    807c:	0000e584 	.word	0x0000e584

00008080 <FlexCAN_StartRxMessageFifoData>:
 * receiving data and enabling the interrupt.
 * This is not a public API as it is called from other driver functions.
 *
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_StartRxMessageFifoData(uint8 instance, Flexcan_Ip_MsgBuffType * data)
{
    8080:	b500      	push	{lr}
    8082:	b089      	sub	sp, #36	; 0x24
    8084:	4603      	mov	r3, r0
    8086:	9102      	str	r1, [sp, #8]
    8088:	f88d 300f 	strb.w	r3, [sp, #15]

    FLEXCAN_Type * base = NULL_PTR;
    808c:	2300      	movs	r3, #0
    808e:	9306      	str	r3, [sp, #24]
    Flexcan_Ip_StateType * state = NULL_PTR;
    8090:	2300      	movs	r3, #0
    8092:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    8094:	2300      	movs	r3, #0
    8096:	9307      	str	r3, [sp, #28]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    base = Flexcan_Ip_apxBase[instance];
    8098:	f89d 300f 	ldrb.w	r3, [sp, #15]
    809c:	4a26      	ldr	r2, [pc, #152]	; (8138 <FlexCAN_StartRxMessageFifoData+0xb8>)
    809e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    80a2:	9306      	str	r3, [sp, #24]
    state = Flexcan_Ip_apxState[instance];
    80a4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    80a8:	4a24      	ldr	r2, [pc, #144]	; (813c <FlexCAN_StartRxMessageFifoData+0xbc>)
    80aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    80ae:	9305      	str	r3, [sp, #20]
    #endif
    }
#endif /* FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */

    /* Start receiving fifo */
    if (state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state == FLEXCAN_MB_RX_BUSY)
    80b0:	9b05      	ldr	r3, [sp, #20]
    80b2:	685b      	ldr	r3, [r3, #4]
    80b4:	2b01      	cmp	r3, #1
    80b6:	d102      	bne.n	80be <FlexCAN_StartRxMessageFifoData+0x3e>
    {
        eResult = FLEXCAN_STATUS_BUSY;
    80b8:	2302      	movs	r3, #2
    80ba:	9307      	str	r3, [sp, #28]
    80bc:	e036      	b.n	812c <FlexCAN_StartRxMessageFifoData+0xac>
    }
    else
    {
    state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state = FLEXCAN_MB_RX_BUSY;
    80be:	9b05      	ldr	r3, [sp, #20]
    80c0:	2201      	movs	r2, #1
    80c2:	605a      	str	r2, [r3, #4]
    if (FLEXCAN_RXFIFO_USING_POLLING == state->transferType)
    80c4:	9b05      	ldr	r3, [sp, #20]
    80c6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    80ca:	2b01      	cmp	r3, #1
    80cc:	d102      	bne.n	80d4 <FlexCAN_StartRxMessageFifoData+0x54>
    {
        state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].isPolling = TRUE;
    80ce:	9b05      	ldr	r3, [sp, #20]
    80d0:	2201      	movs	r2, #1
    80d2:	721a      	strb	r2, [r3, #8]
    }

    /* This will get filled by the interrupt handler */
    state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage = data;
    80d4:	9b05      	ldr	r3, [sp, #20]
    80d6:	9a02      	ldr	r2, [sp, #8]
    80d8:	601a      	str	r2, [r3, #0]

    if (FLEXCAN_RXFIFO_USING_INTERRUPTS == state->transferType)
    80da:	9b05      	ldr	r3, [sp, #20]
    80dc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    80e0:	2b00      	cmp	r3, #0
    80e2:	d123      	bne.n	812c <FlexCAN_StartRxMessageFifoData+0xac>
    {
        state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].isPolling = FALSE;
    80e4:	9b05      	ldr	r3, [sp, #20]
    80e6:	2200      	movs	r2, #0
    80e8:	721a      	strb	r2, [r3, #8]
        /* Enable RX FIFO interrupts*/
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_WARNING, TRUE, state->isIntActive);
    80ea:	9b05      	ldr	r3, [sp, #20]
    80ec:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    80f0:	f89d 100f 	ldrb.w	r1, [sp, #15]
    80f4:	9300      	str	r3, [sp, #0]
    80f6:	2301      	movs	r3, #1
    80f8:	2206      	movs	r2, #6
    80fa:	9806      	ldr	r0, [sp, #24]
    80fc:	f002 fdbe 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW, TRUE, state->isIntActive);
    8100:	9b05      	ldr	r3, [sp, #20]
    8102:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8106:	f89d 100f 	ldrb.w	r1, [sp, #15]
    810a:	9300      	str	r3, [sp, #0]
    810c:	2301      	movs	r3, #1
    810e:	2207      	movs	r2, #7
    8110:	9806      	ldr	r0, [sp, #24]
    8112:	f002 fdb3 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE, TRUE, state->isIntActive);
    8116:	9b05      	ldr	r3, [sp, #20]
    8118:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    811c:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8120:	9300      	str	r3, [sp, #0]
    8122:	2301      	movs	r3, #1
    8124:	2205      	movs	r2, #5
    8126:	9806      	ldr	r0, [sp, #24]
    8128:	f002 fda8 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
#endif /* if FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */
    }
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return eResult;
    812c:	9b07      	ldr	r3, [sp, #28]
}
    812e:	4618      	mov	r0, r3
    8130:	b009      	add	sp, #36	; 0x24
    8132:	f85d fb04 	ldr.w	pc, [sp], #4
    8136:	bf00      	nop
    8138:	0000e584 	.word	0x0000e584
    813c:	1fff8fa0 	.word	0x1fff8fa0

00008140 <FlexCAN_IRQHandlerRxMB>:
 *
 * This is not a public API as it is called whenever an interrupt and receive
 * individual MB occurs
 *END**************************************************************************/
static void FlexCAN_IRQHandlerRxMB(uint8 instance, uint32 mb_idx)
{
    8140:	b510      	push	{r4, lr}
    8142:	b09e      	sub	sp, #120	; 0x78
    8144:	4603      	mov	r3, r0
    8146:	9102      	str	r1, [sp, #8]
    8148:	f88d 300f 	strb.w	r3, [sp, #15]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    814c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8150:	4a70      	ldr	r2, [pc, #448]	; (8314 <FlexCAN_IRQHandlerRxMB+0x1d4>)
    8152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8156:	931c      	str	r3, [sp, #112]	; 0x70
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8158:	f89d 300f 	ldrb.w	r3, [sp, #15]
    815c:	4a6e      	ldr	r2, [pc, #440]	; (8318 <FlexCAN_IRQHandlerRxMB+0x1d8>)
    815e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8162:	931b      	str	r3, [sp, #108]	; 0x6c
    Flexcan_Ip_MsgBuffType data;
    boolean bCurrentIntStat = FALSE;
    8164:	2300      	movs	r3, #0
    8166:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b

    /* If use pass NULL_PTR, they can get data in callback function by getting state->mbs[mb_idx].pMBmessage  */
    if (NULL_PTR == state->mbs[mb_idx].pMBmessage)
    816a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    816c:	9b02      	ldr	r3, [sp, #8]
    816e:	011b      	lsls	r3, r3, #4
    8170:	4413      	add	r3, r2
    8172:	681b      	ldr	r3, [r3, #0]
    8174:	2b00      	cmp	r3, #0
    8176:	d105      	bne.n	8184 <FlexCAN_IRQHandlerRxMB+0x44>
    {
        state->mbs[mb_idx].pMBmessage = &data;
    8178:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    817a:	9b02      	ldr	r3, [sp, #8]
    817c:	011b      	lsls	r3, r3, #4
    817e:	4413      	add	r3, r2
    8180:	aa05      	add	r2, sp, #20
    8182:	601a      	str	r2, [r3, #0]
    }

#if (defined (ERR_IPV_FLEXCAN_E050246) || defined (ERR_IPV_FLEXCAN_E050630))
    boolean bIsCriticalSectionNeeded = FALSE;
    8184:	2300      	movs	r3, #0
    8186:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77

    /* Expectation: the sequence will not be interrupted when it already in interupt context */
    if (TRUE == state->mbs[mb_idx].isPolling)
    818a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    818c:	9b02      	ldr	r3, [sp, #8]
    818e:	011b      	lsls	r3, r3, #4
    8190:	4413      	add	r3, r2
    8192:	3308      	adds	r3, #8
    8194:	781b      	ldrb	r3, [r3, #0]
    8196:	2b00      	cmp	r3, #0
    8198:	d008      	beq.n	81ac <FlexCAN_IRQHandlerRxMB+0x6c>
        if ((state->bIsLegacyFifoEn ||  state->bIsEnhancedFifoEn) && (0U != (base->CTRL2 & FLEXCAN_CTRL2_TSTAMPCAP_MASK)))
        #else
        if ((state->bIsLegacyFifoEn) && (0U != (base->CTRL2 & FLEXCAN_CTRL2_TSTAMPCAP_MASK)))
        #endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
    #elif defined (ERR_IPV_FLEXCAN_E050246)
        if (state->bIsLegacyFifoEn)
    819a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    819c:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
    81a0:	2b00      	cmp	r3, #0
    81a2:	d003      	beq.n	81ac <FlexCAN_IRQHandlerRxMB+0x6c>
    #endif
        {
            bIsCriticalSectionNeeded = TRUE;
    81a4:	2301      	movs	r3, #1
    81a6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
            /* Disable all IRQs */
            OsIf_SuspendAllInterrupts();
    81aa:	b672      	cpsid	i
        }
    }
#endif /* (defined(ERR_IPV_FLEXCAN_E050246) || defined(ERR_IPV_FLEXCAN_E050630)) */

    /* Lock RX message buffer and RX FIFO*/
    FlexCAN_LockRxMsgBuff(base, mb_idx);
    81ac:	9902      	ldr	r1, [sp, #8]
    81ae:	981c      	ldr	r0, [sp, #112]	; 0x70
    81b0:	f002 fd55 	bl	ac5e <FlexCAN_LockRxMsgBuff>

    /* Get RX MB field values*/
    FlexCAN_GetMsgBuff(base, mb_idx, state->mbs[mb_idx].pMBmessage);
    81b4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    81b6:	9b02      	ldr	r3, [sp, #8]
    81b8:	011b      	lsls	r3, r3, #4
    81ba:	4413      	add	r3, r2
    81bc:	681b      	ldr	r3, [r3, #0]
    81be:	461a      	mov	r2, r3
    81c0:	9902      	ldr	r1, [sp, #8]
    81c2:	981c      	ldr	r0, [sp, #112]	; 0x70
    81c4:	f002 fe7a 	bl	aebc <FlexCAN_GetMsgBuff>

    FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    81c8:	9902      	ldr	r1, [sp, #8]
    81ca:	981c      	ldr	r0, [sp, #112]	; 0x70
    81cc:	f7ff faee 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>

#if defined (ERR_IPV_FLEXCAN_E050246)
    /* the CODE field is updated with an incorrect value when MBx is locked by software for more than 20 CAN bit times and FIFO enable.
    When the CODE field is corrupted, it's probably updated with any value that is invalid. Except EMPTY, FULL and OVERRUN other values can not make MB unlocked and move-in process. */
    if ((state->bIsLegacyFifoEn) && \
    81d0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    81d2:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
    81d6:	2b00      	cmp	r3, #0
    81d8:	d032      	beq.n	8240 <FlexCAN_IRQHandlerRxMB+0x100>
    ((uint32)FLEXCAN_RX_FULL != ((state->mbs[mb_idx].pMBmessage->cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT)) && \
    81da:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    81dc:	9b02      	ldr	r3, [sp, #8]
    81de:	011b      	lsls	r3, r3, #4
    81e0:	4413      	add	r3, r2
    81e2:	681b      	ldr	r3, [r3, #0]
    81e4:	681b      	ldr	r3, [r3, #0]
    81e6:	0e1b      	lsrs	r3, r3, #24
    81e8:	f003 030f 	and.w	r3, r3, #15
    if ((state->bIsLegacyFifoEn) && \
    81ec:	2b02      	cmp	r3, #2
    81ee:	d027      	beq.n	8240 <FlexCAN_IRQHandlerRxMB+0x100>
    ((uint32)FLEXCAN_RX_EMPTY != ((state->mbs[mb_idx].pMBmessage->cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT)) && \
    81f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    81f2:	9b02      	ldr	r3, [sp, #8]
    81f4:	011b      	lsls	r3, r3, #4
    81f6:	4413      	add	r3, r2
    81f8:	681b      	ldr	r3, [r3, #0]
    81fa:	681b      	ldr	r3, [r3, #0]
    81fc:	0e1b      	lsrs	r3, r3, #24
    81fe:	f003 030f 	and.w	r3, r3, #15
    ((uint32)FLEXCAN_RX_FULL != ((state->mbs[mb_idx].pMBmessage->cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT)) && \
    8202:	2b04      	cmp	r3, #4
    8204:	d01c      	beq.n	8240 <FlexCAN_IRQHandlerRxMB+0x100>
    ((uint32)FLEXCAN_RX_OVERRUN != ((state->mbs[mb_idx].pMBmessage->cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT)))
    8206:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    8208:	9b02      	ldr	r3, [sp, #8]
    820a:	011b      	lsls	r3, r3, #4
    820c:	4413      	add	r3, r2
    820e:	681b      	ldr	r3, [r3, #0]
    8210:	681b      	ldr	r3, [r3, #0]
    8212:	0e1b      	lsrs	r3, r3, #24
    8214:	f003 030f 	and.w	r3, r3, #15
    ((uint32)FLEXCAN_RX_EMPTY != ((state->mbs[mb_idx].pMBmessage->cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT)) && \
    8218:	2b06      	cmp	r3, #6
    821a:	d011      	beq.n	8240 <FlexCAN_IRQHandlerRxMB+0x100>
    {
        /* Update the cs code for next sequence move in MB.
        A CPU write into the C/S word also unlocks the MB */
        volatile uint32 *flexcan_mb = FlexCAN_GetMsgBuffRegion(base, mb_idx);
    821c:	9902      	ldr	r1, [sp, #8]
    821e:	981c      	ldr	r0, [sp, #112]	; 0x70
    8220:	f002 f9a4 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    8224:	9019      	str	r0, [sp, #100]	; 0x64
        *flexcan_mb &= ~FLEXCAN_IP_CS_CODE_MASK;
    8226:	9b19      	ldr	r3, [sp, #100]	; 0x64
    8228:	681b      	ldr	r3, [r3, #0]
    822a:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
    822e:	9b19      	ldr	r3, [sp, #100]	; 0x64
    8230:	601a      	str	r2, [r3, #0]
        *flexcan_mb |= (((uint32)FLEXCAN_RX_EMPTY) << FLEXCAN_IP_CS_CODE_SHIFT) & FLEXCAN_IP_CS_CODE_MASK;
    8232:	9b19      	ldr	r3, [sp, #100]	; 0x64
    8234:	681b      	ldr	r3, [r3, #0]
    8236:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    823a:	9b19      	ldr	r3, [sp, #100]	; 0x64
    823c:	601a      	str	r2, [r3, #0]
    {
    823e:	e002      	b.n	8246 <FlexCAN_IRQHandlerRxMB+0x106>
    }
    else
#endif
    {
    /* Unlock RX message buffer and RX FIFO*/
    FlexCAN_UnlockRxMsgBuff(base);
    8240:	981c      	ldr	r0, [sp, #112]	; 0x70
    8242:	f7ff faac 	bl	779e <FlexCAN_UnlockRxMsgBuff>
    }

#if (defined (ERR_IPV_FLEXCAN_E050246) || defined (ERR_IPV_FLEXCAN_E050630))
    /* To ensure that interrupts are resumed when they are suspended */
    if (TRUE == bIsCriticalSectionNeeded)
    8246:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
    824a:	2b00      	cmp	r3, #0
    824c:	d000      	beq.n	8250 <FlexCAN_IRQHandlerRxMB+0x110>
    {
        /* Enable all IRQs */
        OsIf_ResumeAllInterrupts();
    824e:	b662      	cpsie	i
    }
#endif /* (defined(ERR_IPV_FLEXCAN_E050246) || defined(ERR_IPV_FLEXCAN_E050630)) */

    state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    8250:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    8252:	9b02      	ldr	r3, [sp, #8]
    8254:	011b      	lsls	r3, r3, #4
    8256:	4413      	add	r3, r2
    8258:	3304      	adds	r3, #4
    825a:	2200      	movs	r2, #0
    825c:	601a      	str	r2, [r3, #0]

    bCurrentIntStat = state->mbs[mb_idx].isPolling;
    825e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    8260:	9b02      	ldr	r3, [sp, #8]
    8262:	011b      	lsls	r3, r3, #4
    8264:	4413      	add	r3, r2
    8266:	3308      	adds	r3, #8
    8268:	781b      	ldrb	r3, [r3, #0]
    826a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b

    /* Invoke callback */
    if (state->callback != NULL_PTR)
    826e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8270:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8274:	2b00      	cmp	r3, #0
    8276:	d008      	beq.n	828a <FlexCAN_IRQHandlerRxMB+0x14a>
    {
        state->callback(instance, FLEXCAN_EVENT_RX_COMPLETE, mb_idx, state);
    8278:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    827a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    827e:	f89d 000f 	ldrb.w	r0, [sp, #15]
    8282:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8284:	9a02      	ldr	r2, [sp, #8]
    8286:	2100      	movs	r1, #0
    8288:	47a0      	blx	r4
    }

    if ((FLEXCAN_MB_IDLE == state->mbs[mb_idx].state) && (FALSE == state->mbs[mb_idx].isPolling))
    828a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    828c:	9b02      	ldr	r3, [sp, #8]
    828e:	011b      	lsls	r3, r3, #4
    8290:	4413      	add	r3, r2
    8292:	3304      	adds	r3, #4
    8294:	681b      	ldr	r3, [r3, #0]
    8296:	2b00      	cmp	r3, #0
    8298:	d11e      	bne.n	82d8 <FlexCAN_IRQHandlerRxMB+0x198>
    829a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    829c:	9b02      	ldr	r3, [sp, #8]
    829e:	011b      	lsls	r3, r3, #4
    82a0:	4413      	add	r3, r2
    82a2:	3308      	adds	r3, #8
    82a4:	781b      	ldrb	r3, [r3, #0]
    82a6:	f083 0301 	eor.w	r3, r3, #1
    82aa:	b2db      	uxtb	r3, r3
    82ac:	2b00      	cmp	r3, #0
    82ae:	d013      	beq.n	82d8 <FlexCAN_IRQHandlerRxMB+0x198>
    {
        /* callback is not called, need to reset to default value */
        state->mbs[mb_idx].isPolling = TRUE;
    82b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    82b2:	9b02      	ldr	r3, [sp, #8]
    82b4:	011b      	lsls	r3, r3, #4
    82b6:	4413      	add	r3, r2
    82b8:	3308      	adds	r3, #8
    82ba:	2201      	movs	r2, #1
    82bc:	701a      	strb	r2, [r3, #0]
        /* Disable the transmitter data register empty interrupt for case: mb is interrupt (it was not use in above callback with the same index) */
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, FALSE, state->isIntActive);
    82be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    82c0:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    82c4:	f89d 100f 	ldrb.w	r1, [sp, #15]
    82c8:	9300      	str	r3, [sp, #0]
    82ca:	2300      	movs	r3, #0
    82cc:	9a02      	ldr	r2, [sp, #8]
    82ce:	981c      	ldr	r0, [sp, #112]	; 0x70
    82d0:	f002 fcd4 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    82d4:	bf00      	nop
    else
    {
        /* Prevent misra */
        /* When processing type change from POLL->POLL or INTERRUPT -> INTERRUPT(this Mb is used continously in callback), no need to disable interrupt in the ISR */
    }
}
    82d6:	e019      	b.n	830c <FlexCAN_IRQHandlerRxMB+0x1cc>
    else if ((FALSE == bCurrentIntStat) && (TRUE == state->mbs[mb_idx].isPolling))
    82d8:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
    82dc:	f083 0301 	eor.w	r3, r3, #1
    82e0:	b2db      	uxtb	r3, r3
    82e2:	2b00      	cmp	r3, #0
    82e4:	d012      	beq.n	830c <FlexCAN_IRQHandlerRxMB+0x1cc>
    82e6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    82e8:	9b02      	ldr	r3, [sp, #8]
    82ea:	011b      	lsls	r3, r3, #4
    82ec:	4413      	add	r3, r2
    82ee:	3308      	adds	r3, #8
    82f0:	781b      	ldrb	r3, [r3, #0]
    82f2:	2b00      	cmp	r3, #0
    82f4:	d00a      	beq.n	830c <FlexCAN_IRQHandlerRxMB+0x1cc>
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, FALSE, state->isIntActive);
    82f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    82f8:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    82fc:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8300:	9300      	str	r3, [sp, #0]
    8302:	2300      	movs	r3, #0
    8304:	9a02      	ldr	r2, [sp, #8]
    8306:	981c      	ldr	r0, [sp, #112]	; 0x70
    8308:	f002 fcb8 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
}
    830c:	bf00      	nop
    830e:	b01e      	add	sp, #120	; 0x78
    8310:	bd10      	pop	{r4, pc}
    8312:	bf00      	nop
    8314:	0000e584 	.word	0x0000e584
    8318:	1fff8fa0 	.word	0x1fff8fa0

0000831c <FlexCAN_IRQHandlerTxMB>:
 * note: just using in interrupt mode
 * This is not a public API as it is called whenever an interrupt and receive
 * individual MB occurs
 *END**************************************************************************/
static void FlexCAN_IRQHandlerTxMB(uint8 u8Instance, uint32 u32MbIdx)
{
    831c:	b510      	push	{r4, lr}
    831e:	b09a      	sub	sp, #104	; 0x68
    8320:	4603      	mov	r3, r0
    8322:	9102      	str	r1, [sp, #8]
    8324:	f88d 300f 	strb.w	r3, [sp, #15]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    8328:	f89d 300f 	ldrb.w	r3, [sp, #15]
    832c:	4a46      	ldr	r2, [pc, #280]	; (8448 <FlexCAN_IRQHandlerTxMB+0x12c>)
    832e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8332:	9319      	str	r3, [sp, #100]	; 0x64
    Flexcan_Ip_StateType * pState = Flexcan_Ip_apxState[u8Instance];
    8334:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8338:	4a44      	ldr	r2, [pc, #272]	; (844c <FlexCAN_IRQHandlerTxMB+0x130>)
    833a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    833e:	9318      	str	r3, [sp, #96]	; 0x60
    Flexcan_Ip_MsgBuffType mb;
    mb.cs = 0U;
    8340:	2300      	movs	r3, #0
    8342:	9304      	str	r3, [sp, #16]
    mb.time_stamp = 0U;
    8344:	2300      	movs	r3, #0
    8346:	9317      	str	r3, [sp, #92]	; 0x5c
    if (pState->mbs[u32MbIdx].isRemote)
    8348:	9a18      	ldr	r2, [sp, #96]	; 0x60
    834a:	9b02      	ldr	r3, [sp, #8]
    834c:	011b      	lsls	r3, r3, #4
    834e:	4413      	add	r3, r2
    8350:	3309      	adds	r3, #9
    8352:	781b      	ldrb	r3, [r3, #0]
    8354:	2b00      	cmp	r3, #0
    8356:	d01e      	beq.n	8396 <FlexCAN_IRQHandlerTxMB+0x7a>
    {
        FlexCAN_LockRxMsgBuff(pBase, u32MbIdx);
    8358:	9902      	ldr	r1, [sp, #8]
    835a:	9819      	ldr	r0, [sp, #100]	; 0x64
    835c:	f002 fc7f 	bl	ac5e <FlexCAN_LockRxMsgBuff>
        FlexCAN_GetMsgBuff(pBase, u32MbIdx, &mb);
    8360:	ab04      	add	r3, sp, #16
    8362:	461a      	mov	r2, r3
    8364:	9902      	ldr	r1, [sp, #8]
    8366:	9819      	ldr	r0, [sp, #100]	; 0x64
    8368:	f002 fda8 	bl	aebc <FlexCAN_GetMsgBuff>
        FlexCAN_UnlockRxMsgBuff(pBase);
    836c:	9819      	ldr	r0, [sp, #100]	; 0x64
    836e:	f7ff fa16 	bl	779e <FlexCAN_UnlockRxMsgBuff>
        pState->mbs[u32MbIdx].time_stamp = mb.time_stamp;
    8372:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8374:	9918      	ldr	r1, [sp, #96]	; 0x60
    8376:	9b02      	ldr	r3, [sp, #8]
    8378:	011b      	lsls	r3, r3, #4
    837a:	440b      	add	r3, r1
    837c:	330c      	adds	r3, #12
    837e:	601a      	str	r2, [r3, #0]
        /* If the frame was a remote frame, clear the flag only if the response was
        * not received yet. If the response was received, leave the flag set in order
        * to be handled when the user calls FLEXCAN_DRV_RxMessageBuffer. */
        if ((uint32)FLEXCAN_RX_EMPTY == ((mb.cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    8380:	9b04      	ldr	r3, [sp, #16]
    8382:	0e1b      	lsrs	r3, r3, #24
    8384:	f003 030f 	and.w	r3, r3, #15
    8388:	2b04      	cmp	r3, #4
    838a:	d116      	bne.n	83ba <FlexCAN_IRQHandlerTxMB+0x9e>
        {
            FlexCAN_ClearMsgBuffIntStatusFlag(pBase, u32MbIdx);
    838c:	9902      	ldr	r1, [sp, #8]
    838e:	9819      	ldr	r0, [sp, #100]	; 0x64
    8390:	f7ff fa0c 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
    8394:	e011      	b.n	83ba <FlexCAN_IRQHandlerTxMB+0x9e>
        }
    }
    else
    {
        pState->mbs[u32MbIdx].time_stamp = FlexCAN_GetMsgBuffTimestamp(pBase, u32MbIdx);
    8396:	9902      	ldr	r1, [sp, #8]
    8398:	9819      	ldr	r0, [sp, #100]	; 0x64
    839a:	f002 fd7b 	bl	ae94 <FlexCAN_GetMsgBuffTimestamp>
    839e:	4601      	mov	r1, r0
    83a0:	9a18      	ldr	r2, [sp, #96]	; 0x60
    83a2:	9b02      	ldr	r3, [sp, #8]
    83a4:	011b      	lsls	r3, r3, #4
    83a6:	4413      	add	r3, r2
    83a8:	330c      	adds	r3, #12
    83aa:	6019      	str	r1, [r3, #0]
        FlexCAN_UnlockRxMsgBuff(pBase);
    83ac:	9819      	ldr	r0, [sp, #100]	; 0x64
    83ae:	f7ff f9f6 	bl	779e <FlexCAN_UnlockRxMsgBuff>
        FlexCAN_ClearMsgBuffIntStatusFlag(pBase, u32MbIdx);
    83b2:	9902      	ldr	r1, [sp, #8]
    83b4:	9819      	ldr	r0, [sp, #100]	; 0x64
    83b6:	f7ff f9f9 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
    }

    pState->mbs[u32MbIdx].state = FLEXCAN_MB_IDLE;
    83ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
    83bc:	9b02      	ldr	r3, [sp, #8]
    83be:	011b      	lsls	r3, r3, #4
    83c0:	4413      	add	r3, r2
    83c2:	3304      	adds	r3, #4
    83c4:	2200      	movs	r2, #0
    83c6:	601a      	str	r2, [r3, #0]

    /* Invoke callback */
    if (pState->callback != NULL_PTR)
    83c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
    83ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    83ce:	2b00      	cmp	r3, #0
    83d0:	d008      	beq.n	83e4 <FlexCAN_IRQHandlerTxMB+0xc8>
    {
        pState->callback(u8Instance, FLEXCAN_EVENT_TX_COMPLETE, u32MbIdx, pState);
    83d2:	9b18      	ldr	r3, [sp, #96]	; 0x60
    83d4:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    83d8:	f89d 000f 	ldrb.w	r0, [sp, #15]
    83dc:	9b18      	ldr	r3, [sp, #96]	; 0x60
    83de:	9a02      	ldr	r2, [sp, #8]
    83e0:	2104      	movs	r1, #4
    83e2:	47a0      	blx	r4
    }

    if (FLEXCAN_MB_IDLE == pState->mbs[u32MbIdx].state)
    83e4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    83e6:	9b02      	ldr	r3, [sp, #8]
    83e8:	011b      	lsls	r3, r3, #4
    83ea:	4413      	add	r3, r2
    83ec:	3304      	adds	r3, #4
    83ee:	681b      	ldr	r3, [r3, #0]
    83f0:	2b00      	cmp	r3, #0
    83f2:	d112      	bne.n	841a <FlexCAN_IRQHandlerTxMB+0xfe>
    {
        /* callback is not called, need to reset to default value */
        pState->mbs[u32MbIdx].isPolling = TRUE;
    83f4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    83f6:	9b02      	ldr	r3, [sp, #8]
    83f8:	011b      	lsls	r3, r3, #4
    83fa:	4413      	add	r3, r2
    83fc:	3308      	adds	r3, #8
    83fe:	2201      	movs	r2, #1
    8400:	701a      	strb	r2, [r3, #0]
        /* Disable the transmitter data register empty interrupt for case: mb is interrupt (it was not use in above callback with the same index) */
        (void)FlexCAN_SetMsgBuffIntCmd(pBase, u8Instance, u32MbIdx, FALSE, pState->isIntActive);
    8402:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8404:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8408:	f89d 100f 	ldrb.w	r1, [sp, #15]
    840c:	9300      	str	r3, [sp, #0]
    840e:	2300      	movs	r3, #0
    8410:	9a02      	ldr	r2, [sp, #8]
    8412:	9819      	ldr	r0, [sp, #100]	; 0x64
    8414:	f002 fc32 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    else
    {
        /* Prevent misra */
        /* When processing type change from POLL->POLL or INTERRUPT -> INTERRUPT(this Mb is used continously in callback), no need to disable interrupt in the ISR */
    }
}
    8418:	e012      	b.n	8440 <FlexCAN_IRQHandlerTxMB+0x124>
    else if (TRUE == pState->mbs[u32MbIdx].isPolling)
    841a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    841c:	9b02      	ldr	r3, [sp, #8]
    841e:	011b      	lsls	r3, r3, #4
    8420:	4413      	add	r3, r2
    8422:	3308      	adds	r3, #8
    8424:	781b      	ldrb	r3, [r3, #0]
    8426:	2b00      	cmp	r3, #0
    8428:	d00a      	beq.n	8440 <FlexCAN_IRQHandlerTxMB+0x124>
        (void)FlexCAN_SetMsgBuffIntCmd(pBase, u8Instance, u32MbIdx, FALSE, pState->isIntActive);
    842a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    842c:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8430:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8434:	9300      	str	r3, [sp, #0]
    8436:	2300      	movs	r3, #0
    8438:	9a02      	ldr	r2, [sp, #8]
    843a:	9819      	ldr	r0, [sp, #100]	; 0x64
    843c:	f002 fc1e 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
}
    8440:	bf00      	nop
    8442:	b01a      	add	sp, #104	; 0x68
    8444:	bd10      	pop	{r4, pc}
    8446:	bf00      	nop
    8448:	0000e584 	.word	0x0000e584
    844c:	1fff8fa0 	.word	0x1fff8fa0

00008450 <FlexCAN_IRQHandlerRxFIFO>:
 * Function Name : FlexCAN_IRQHandlerRxFIFO
 * Description   : Process IRQHandler in case of RxFIFO mode selection for CAN interface.
 *
 *END**************************************************************************/
static inline void FlexCAN_IRQHandlerRxFIFO(uint8 instance, uint32 mb_idx)
{
    8450:	b510      	push	{r4, lr}
    8452:	b098      	sub	sp, #96	; 0x60
    8454:	4603      	mov	r3, r0
    8456:	9100      	str	r1, [sp, #0]
    8458:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    845c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8460:	4a3c      	ldr	r2, [pc, #240]	; (8554 <FlexCAN_IRQHandlerRxFIFO+0x104>)
    8462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8466:	9317      	str	r3, [sp, #92]	; 0x5c
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8468:	f89d 3007 	ldrb.w	r3, [sp, #7]
    846c:	4a3a      	ldr	r2, [pc, #232]	; (8558 <FlexCAN_IRQHandlerRxFIFO+0x108>)
    846e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8472:	9316      	str	r3, [sp, #88]	; 0x58
    Flexcan_Ip_MsgBuffType data;

    /* If use pass NULL_PTR, they can get data in callback function by getting state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage  */
    if (NULL_PTR == state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage)
    8474:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8476:	681b      	ldr	r3, [r3, #0]
    8478:	2b00      	cmp	r3, #0
    847a:	d102      	bne.n	8482 <FlexCAN_IRQHandlerRxFIFO+0x32>
    {
        state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage = &data;
    847c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    847e:	aa02      	add	r2, sp, #8
    8480:	601a      	str	r2, [r3, #0]
    }
    switch (mb_idx)
    8482:	9b00      	ldr	r3, [sp, #0]
    8484:	2b07      	cmp	r3, #7
    8486:	d048      	beq.n	851a <FlexCAN_IRQHandlerRxFIFO+0xca>
    8488:	9b00      	ldr	r3, [sp, #0]
    848a:	2b07      	cmp	r3, #7
    848c:	d858      	bhi.n	8540 <FlexCAN_IRQHandlerRxFIFO+0xf0>
    848e:	9b00      	ldr	r3, [sp, #0]
    8490:	2b05      	cmp	r3, #5
    8492:	d003      	beq.n	849c <FlexCAN_IRQHandlerRxFIFO+0x4c>
    8494:	9b00      	ldr	r3, [sp, #0]
    8496:	2b06      	cmp	r3, #6
    8498:	d02c      	beq.n	84f4 <FlexCAN_IRQHandlerRxFIFO+0xa4>
            }

            break;
        default:
            /* Do Nothing */
            break;
    849a:	e051      	b.n	8540 <FlexCAN_IRQHandlerRxFIFO+0xf0>
            if (FLEXCAN_MB_RX_BUSY == state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state)
    849c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    849e:	685b      	ldr	r3, [r3, #4]
    84a0:	2b01      	cmp	r3, #1
    84a2:	d14f      	bne.n	8544 <FlexCAN_IRQHandlerRxFIFO+0xf4>
                FlexCAN_ReadRxFifo(base, state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage);
    84a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84a6:	681b      	ldr	r3, [r3, #0]
    84a8:	4619      	mov	r1, r3
    84aa:	9817      	ldr	r0, [sp, #92]	; 0x5c
    84ac:	f003 f98d 	bl	b7ca <FlexCAN_ReadRxFifo>
                FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    84b0:	9900      	ldr	r1, [sp, #0]
    84b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
    84b4:	f7ff f97a 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
                state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state = FLEXCAN_MB_IDLE;
    84b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84ba:	2200      	movs	r2, #0
    84bc:	605a      	str	r2, [r3, #4]
                if (state->callback != NULL_PTR)
    84be:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    84c4:	2b00      	cmp	r3, #0
    84c6:	d008      	beq.n	84da <FlexCAN_IRQHandlerRxFIFO+0x8a>
                    state->callback(instance, FLEXCAN_EVENT_RXFIFO_COMPLETE, FLEXCAN_IP_MB_HANDLE_RXFIFO, state);
    84c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84ca:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    84ce:	f89d 0007 	ldrb.w	r0, [sp, #7]
    84d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84d4:	2200      	movs	r2, #0
    84d6:	2101      	movs	r1, #1
    84d8:	47a0      	blx	r4
                if (FLEXCAN_MB_IDLE == state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state)
    84da:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84dc:	685b      	ldr	r3, [r3, #4]
    84de:	2b00      	cmp	r3, #0
    84e0:	d130      	bne.n	8544 <FlexCAN_IRQHandlerRxFIFO+0xf4>
                    state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].isPolling = TRUE;
    84e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84e4:	2201      	movs	r2, #1
    84e6:	721a      	strb	r2, [r3, #8]
                    FlexCAN_CompleteRxMessageFifoData(instance);
    84e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    84ec:	4618      	mov	r0, r3
    84ee:	f000 fc61 	bl	8db4 <FlexCAN_CompleteRxMessageFifoData>
            break;
    84f2:	e027      	b.n	8544 <FlexCAN_IRQHandlerRxFIFO+0xf4>
            FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    84f4:	9900      	ldr	r1, [sp, #0]
    84f6:	9817      	ldr	r0, [sp, #92]	; 0x5c
    84f8:	f7ff f958 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
            if (state->callback != NULL_PTR)
    84fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8502:	2b00      	cmp	r3, #0
    8504:	d020      	beq.n	8548 <FlexCAN_IRQHandlerRxFIFO+0xf8>
                state->callback(instance, FLEXCAN_EVENT_RXFIFO_WARNING, FLEXCAN_IP_MB_HANDLE_RXFIFO, state);
    8506:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8508:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    850c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    8510:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8512:	2200      	movs	r2, #0
    8514:	2102      	movs	r1, #2
    8516:	47a0      	blx	r4
            break;
    8518:	e016      	b.n	8548 <FlexCAN_IRQHandlerRxFIFO+0xf8>
            FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    851a:	9900      	ldr	r1, [sp, #0]
    851c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    851e:	f7ff f945 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
            if (state->callback != NULL_PTR)
    8522:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8524:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8528:	2b00      	cmp	r3, #0
    852a:	d00f      	beq.n	854c <FlexCAN_IRQHandlerRxFIFO+0xfc>
                state->callback(instance, FLEXCAN_EVENT_RXFIFO_OVERFLOW, FLEXCAN_IP_MB_HANDLE_RXFIFO, state);
    852c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    852e:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    8532:	f89d 0007 	ldrb.w	r0, [sp, #7]
    8536:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8538:	2200      	movs	r2, #0
    853a:	2103      	movs	r1, #3
    853c:	47a0      	blx	r4
            break;
    853e:	e005      	b.n	854c <FlexCAN_IRQHandlerRxFIFO+0xfc>
            break;
    8540:	bf00      	nop
    8542:	e004      	b.n	854e <FlexCAN_IRQHandlerRxFIFO+0xfe>
            break;
    8544:	bf00      	nop
    8546:	e002      	b.n	854e <FlexCAN_IRQHandlerRxFIFO+0xfe>
            break;
    8548:	bf00      	nop
    854a:	e000      	b.n	854e <FlexCAN_IRQHandlerRxFIFO+0xfe>
            break;
    854c:	bf00      	nop
    }
}
    854e:	bf00      	nop
    8550:	b018      	add	sp, #96	; 0x60
    8552:	bd10      	pop	{r4, pc}
    8554:	0000e584 	.word	0x0000e584
    8558:	1fff8fa0 	.word	0x1fff8fa0

0000855c <FlexCAN_AbortTxTransfer>:
 * Description   : Abort transfer for Tx buffer.
 *
 * This is not a public API as it is called from other driver functions.
 *END**************************************************************************/
static Flexcan_Ip_StatusType FlexCAN_AbortTxTransfer(uint8 u8Instance, uint8 mb_idx)
{
    855c:	b500      	push	{lr}
    855e:	b08b      	sub	sp, #44	; 0x2c
    8560:	4603      	mov	r3, r0
    8562:	460a      	mov	r2, r1
    8564:	f88d 3007 	strb.w	r3, [sp, #7]
    8568:	4613      	mov	r3, r2
    856a:	f88d 3006 	strb.w	r3, [sp, #6]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    856e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8572:	4a3c      	ldr	r2, [pc, #240]	; (8664 <FlexCAN_AbortTxTransfer+0x108>)
    8574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8578:	9307      	str	r3, [sp, #28]
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
    857a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    857e:	4a3a      	ldr	r2, [pc, #232]	; (8668 <FlexCAN_AbortTxTransfer+0x10c>)
    8580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8584:	9306      	str	r3, [sp, #24]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    8586:	2300      	movs	r3, #0
    8588:	9309      	str	r3, [sp, #36]	; 0x24

    uint32 timeStart = 0U;
    858a:	2300      	movs	r3, #0
    858c:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    858e:	2300      	movs	r3, #0
    8590:	9308      	str	r3, [sp, #32]
    uint32 flexcan_mb_config = 0;
    8592:	2300      	movs	r3, #0
    8594:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = 0U;
    8596:	2300      	movs	r3, #0
    8598:	9304      	str	r3, [sp, #16]
    volatile uint32 * flexcan_mb = NULL_PTR;
    859a:	2300      	movs	r3, #0
    859c:	9303      	str	r3, [sp, #12]

    flexcan_mb = FlexCAN_GetMsgBuffRegion(pBase, mb_idx);
    859e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    85a2:	4619      	mov	r1, r3
    85a4:	9807      	ldr	r0, [sp, #28]
    85a6:	f001 ffe1 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    85aa:	9003      	str	r0, [sp, #12]
    flexcan_mb_config = * flexcan_mb;
    85ac:	9b03      	ldr	r3, [sp, #12]
    85ae:	681b      	ldr	r3, [r3, #0]
    85b0:	9305      	str	r3, [sp, #20]
    /* Reset the code */
    flexcan_mb_config &= (~FLEXCAN_IP_CS_CODE_MASK);
    85b2:	9b05      	ldr	r3, [sp, #20]
    85b4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    85b8:	9305      	str	r3, [sp, #20]
    flexcan_mb_config |= (uint32)(((uint32)FLEXCAN_TX_ABORT & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK;
    85ba:	9b05      	ldr	r3, [sp, #20]
    85bc:	f043 6310 	orr.w	r3, r3, #150994944	; 0x9000000
    85c0:	9305      	str	r3, [sp, #20]
    *flexcan_mb = flexcan_mb_config;
    85c2:	9b03      	ldr	r3, [sp, #12]
    85c4:	9a05      	ldr	r2, [sp, #20]
    85c6:	601a      	str	r2, [r3, #0]

    /* Wait to finish abort operation */
    uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    85c8:	2100      	movs	r1, #0
    85ca:	4828      	ldr	r0, [pc, #160]	; (866c <FlexCAN_AbortTxTransfer+0x110>)
    85cc:	f7f8 fd98 	bl	1100 <OsIf_MicrosToTicks>
    85d0:	9004      	str	r0, [sp, #16]
    timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    85d2:	2000      	movs	r0, #0
    85d4:	f7f8 fd48 	bl	1068 <OsIf_GetCounter>
    85d8:	4603      	mov	r3, r0
    85da:	9302      	str	r3, [sp, #8]
    while (0U == FlexCAN_GetBuffStatusFlag(pBase, mb_idx))
    85dc:	e00f      	b.n	85fe <FlexCAN_AbortTxTransfer+0xa2>
    {
        timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    85de:	ab02      	add	r3, sp, #8
    85e0:	2100      	movs	r1, #0
    85e2:	4618      	mov	r0, r3
    85e4:	f7f8 fd59 	bl	109a <OsIf_GetElapsed>
    85e8:	4602      	mov	r2, r0
    85ea:	9b08      	ldr	r3, [sp, #32]
    85ec:	4413      	add	r3, r2
    85ee:	9308      	str	r3, [sp, #32]
        if (timeElapsed >= uS2Ticks)
    85f0:	9a08      	ldr	r2, [sp, #32]
    85f2:	9b04      	ldr	r3, [sp, #16]
    85f4:	429a      	cmp	r2, r3
    85f6:	d302      	bcc.n	85fe <FlexCAN_AbortTxTransfer+0xa2>
        {
            result = FLEXCAN_STATUS_TIMEOUT;
    85f8:	2303      	movs	r3, #3
    85fa:	9309      	str	r3, [sp, #36]	; 0x24
            break;
    85fc:	e008      	b.n	8610 <FlexCAN_AbortTxTransfer+0xb4>
    while (0U == FlexCAN_GetBuffStatusFlag(pBase, mb_idx))
    85fe:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8602:	4619      	mov	r1, r3
    8604:	9807      	ldr	r0, [sp, #28]
    8606:	f7ff f8e4 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    860a:	4603      	mov	r3, r0
    860c:	2b00      	cmp	r3, #0
    860e:	d0e6      	beq.n	85de <FlexCAN_AbortTxTransfer+0x82>
        }
    }
    if (result != FLEXCAN_STATUS_TIMEOUT)
    8610:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8612:	2b03      	cmp	r3, #3
    8614:	d012      	beq.n	863c <FlexCAN_AbortTxTransfer+0xe0>
    {
        flexcan_mb_config = *flexcan_mb;
    8616:	9b03      	ldr	r3, [sp, #12]
    8618:	681b      	ldr	r3, [r3, #0]
    861a:	9305      	str	r3, [sp, #20]
        /* Check if the MBs have been safely Inactivated */
        if ((uint32)FLEXCAN_TX_INACTIVE == ((flexcan_mb_config & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    861c:	9b05      	ldr	r3, [sp, #20]
    861e:	0e1b      	lsrs	r3, r3, #24
    8620:	f003 030f 	and.w	r3, r3, #15
    8624:	2b08      	cmp	r3, #8
    8626:	d101      	bne.n	862c <FlexCAN_AbortTxTransfer+0xd0>
        {
            /* Transmission have occurred */
            result = FLEXCAN_STATUS_NO_TRANSFER_IN_PROGRESS;
    8628:	2305      	movs	r3, #5
    862a:	9309      	str	r3, [sp, #36]	; 0x24
        }

        if ((uint32)FLEXCAN_TX_ABORT == ((flexcan_mb_config & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    862c:	9b05      	ldr	r3, [sp, #20]
    862e:	0e1b      	lsrs	r3, r3, #24
    8630:	f003 030f 	and.w	r3, r3, #15
    8634:	2b09      	cmp	r3, #9
    8636:	d101      	bne.n	863c <FlexCAN_AbortTxTransfer+0xe0>
        {
            /* Transmission have been aborted */
            result = FLEXCAN_STATUS_SUCCESS;
    8638:	2300      	movs	r3, #0
    863a:	9309      	str	r3, [sp, #36]	; 0x24
        }
    }
    /* Clear message buffer flag */
    FlexCAN_ClearMsgBuffIntStatusFlag(pBase, mb_idx);
    863c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8640:	4619      	mov	r1, r3
    8642:	9807      	ldr	r0, [sp, #28]
    8644:	f7ff f8b2 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
    state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    8648:	f89d 3006 	ldrb.w	r3, [sp, #6]
    864c:	9a06      	ldr	r2, [sp, #24]
    864e:	011b      	lsls	r3, r3, #4
    8650:	4413      	add	r3, r2
    8652:	3304      	adds	r3, #4
    8654:	2200      	movs	r2, #0
    8656:	601a      	str	r2, [r3, #0]

    return result;
    8658:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    865a:	4618      	mov	r0, r3
    865c:	b00b      	add	sp, #44	; 0x2c
    865e:	f85d fb04 	ldr.w	pc, [sp], #4
    8662:	bf00      	nop
    8664:	0000e584 	.word	0x0000e584
    8668:	1fff8fa0 	.word	0x1fff8fa0
    866c:	000f4240 	.word	0x000f4240

00008670 <FlexCAN_AbortRxTransfer>:
 * Description   : Abort transfer for Rx normal or legacy fifo if enabled.
 *
 * This is not a public API as it is called from other driver functions.
 *END**************************************************************************/
static void FlexCAN_AbortRxTransfer(uint8 u8Instance, uint8 mb_idx)
{
    8670:	b500      	push	{lr}
    8672:	b089      	sub	sp, #36	; 0x24
    8674:	4603      	mov	r3, r0
    8676:	460a      	mov	r2, r1
    8678:	f88d 3007 	strb.w	r3, [sp, #7]
    867c:	4613      	mov	r3, r2
    867e:	f88d 3006 	strb.w	r3, [sp, #6]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    8682:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8686:	4a41      	ldr	r2, [pc, #260]	; (878c <FlexCAN_AbortRxTransfer+0x11c>)
    8688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    868c:	9307      	str	r3, [sp, #28]
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
    868e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8692:	4a3f      	ldr	r2, [pc, #252]	; (8790 <FlexCAN_AbortRxTransfer+0x120>)
    8694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8698:	9306      	str	r3, [sp, #24]
    uint8 val1 = 0U;
    869a:	2300      	movs	r3, #0
    869c:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 val2 = 0U;
    86a0:	2300      	movs	r3, #0
    86a2:	9304      	str	r3, [sp, #16]
    uint32 flexcan_mb_config = 0;
    86a4:	2300      	movs	r3, #0
    86a6:	9303      	str	r3, [sp, #12]
    volatile uint32 * flexcan_mb = NULL_PTR;
    86a8:	2300      	movs	r3, #0
    86aa:	9302      	str	r3, [sp, #8]

    state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    86ac:	f89d 3006 	ldrb.w	r3, [sp, #6]
    86b0:	9a06      	ldr	r2, [sp, #24]
    86b2:	011b      	lsls	r3, r3, #4
    86b4:	4413      	add	r3, r2
    86b6:	3304      	adds	r3, #4
    86b8:	2200      	movs	r2, #0
    86ba:	601a      	str	r2, [r3, #0]
    /* Check if fifo enabled */
    if (TRUE == state->bIsLegacyFifoEn)
    86bc:	9b06      	ldr	r3, [sp, #24]
    86be:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
    86c2:	2b00      	cmp	r3, #0
    86c4:	d03c      	beq.n	8740 <FlexCAN_AbortRxTransfer+0xd0>
    {
        /* Get the number of RX FIFO Filters*/
        val1 = (uint8)(((pBase->CTRL2) & FLEXCAN_CTRL2_RFFN_MASK) >> FLEXCAN_CTRL2_RFFN_SHIFT);
    86c6:	9b07      	ldr	r3, [sp, #28]
    86c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    86ca:	0e1b      	lsrs	r3, r3, #24
    86cc:	b2db      	uxtb	r3, r3
    86ce:	f003 030f 	and.w	r3, r3, #15
    86d2:	f88d 3017 	strb.w	r3, [sp, #23]
        /* Get the number if MBs occupied by RX FIFO and ID filter table*/
        /* the Rx FIFO occupies the memory space originally reserved for MB0-5*/
        /* Every number of RFFN means 8 number of RX FIFO filters*/
        /* and every 4 number of RX FIFO filters occupied one MB*/
        val2 = RxFifoOcuppiedLastMsgBuff(val1);
    86d6:	f89d 3017 	ldrb.w	r3, [sp, #23]
    86da:	4618      	mov	r0, r3
    86dc:	f7ff f9f3 	bl	7ac6 <RxFifoOcuppiedLastMsgBuff>
    86e0:	9004      	str	r0, [sp, #16]
        if (mb_idx > val2)
    86e2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    86e6:	9a04      	ldr	r2, [sp, #16]
    86e8:	429a      	cmp	r2, r3
    86ea:	d21b      	bcs.n	8724 <FlexCAN_AbortRxTransfer+0xb4>
        {
            /* This operation is not allowed for MB that are part of RxFIFO */
            flexcan_mb = FlexCAN_GetMsgBuffRegion(pBase, mb_idx);
    86ec:	f89d 3006 	ldrb.w	r3, [sp, #6]
    86f0:	4619      	mov	r1, r3
    86f2:	9807      	ldr	r0, [sp, #28]
    86f4:	f001 ff3a 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    86f8:	9002      	str	r0, [sp, #8]
            flexcan_mb_config = * flexcan_mb;
    86fa:	9b02      	ldr	r3, [sp, #8]
    86fc:	681b      	ldr	r3, [r3, #0]
    86fe:	9303      	str	r3, [sp, #12]
            /* Reset the code and unlock the MB */
            flexcan_mb_config &= (uint32)(~FLEXCAN_IP_CS_CODE_MASK);
    8700:	9b03      	ldr	r3, [sp, #12]
    8702:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    8706:	9303      	str	r3, [sp, #12]
            flexcan_mb_config |= (uint32)(((uint32)FLEXCAN_RX_INACTIVE & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK;
            *flexcan_mb = flexcan_mb_config;
    8708:	9b02      	ldr	r3, [sp, #8]
    870a:	9a03      	ldr	r2, [sp, #12]
    870c:	601a      	str	r2, [r3, #0]
            /* Reconfigure The MB as left by RxMBconfig */
            flexcan_mb_config &= (~FLEXCAN_IP_CS_CODE_MASK);
    870e:	9b03      	ldr	r3, [sp, #12]
    8710:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    8714:	9303      	str	r3, [sp, #12]
            flexcan_mb_config |= (uint32)(((uint32)FLEXCAN_RX_EMPTY & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK;
    8716:	9b03      	ldr	r3, [sp, #12]
    8718:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    871c:	9303      	str	r3, [sp, #12]
            *flexcan_mb = flexcan_mb_config;
    871e:	9b02      	ldr	r3, [sp, #8]
    8720:	9a03      	ldr	r2, [sp, #12]
    8722:	601a      	str	r2, [r3, #0]
        }
        if (FLEXCAN_IP_MB_HANDLE_RXFIFO == mb_idx)
    8724:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8728:	2b00      	cmp	r3, #0
    872a:	d125      	bne.n	8778 <FlexCAN_AbortRxTransfer+0x108>
        {
            FLEXCAN_ClearMsgBuffIntCmd(pBase, u8Instance, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE, state->isIntActive);
    872c:	9b06      	ldr	r3, [sp, #24]
    872e:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8732:	f89d 1007 	ldrb.w	r1, [sp, #7]
    8736:	2205      	movs	r2, #5
    8738:	9807      	ldr	r0, [sp, #28]
    873a:	f002 faf5 	bl	ad28 <FLEXCAN_ClearMsgBuffIntCmd>
    873e:	e01b      	b.n	8778 <FlexCAN_AbortRxTransfer+0x108>
        }
    }
    else
    {
        /* This operation is not allowed for MB that are part of RxFIFO */
        flexcan_mb = FlexCAN_GetMsgBuffRegion(pBase, mb_idx);
    8740:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8744:	4619      	mov	r1, r3
    8746:	9807      	ldr	r0, [sp, #28]
    8748:	f001 ff10 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    874c:	9002      	str	r0, [sp, #8]
        flexcan_mb_config = * flexcan_mb;
    874e:	9b02      	ldr	r3, [sp, #8]
    8750:	681b      	ldr	r3, [r3, #0]
    8752:	9303      	str	r3, [sp, #12]
        /* Reset the code and unlock the MB */
        flexcan_mb_config &= (~FLEXCAN_IP_CS_CODE_MASK);
    8754:	9b03      	ldr	r3, [sp, #12]
    8756:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    875a:	9303      	str	r3, [sp, #12]
        flexcan_mb_config |= (uint32)(((uint32)FLEXCAN_RX_INACTIVE & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK;
        *flexcan_mb = flexcan_mb_config;
    875c:	9b02      	ldr	r3, [sp, #8]
    875e:	9a03      	ldr	r2, [sp, #12]
    8760:	601a      	str	r2, [r3, #0]
        /* Reconfigure The MB as left by RxMBconfig */
        flexcan_mb_config &= (~FLEXCAN_IP_CS_CODE_MASK);
    8762:	9b03      	ldr	r3, [sp, #12]
    8764:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    8768:	9303      	str	r3, [sp, #12]
        flexcan_mb_config |= (uint32)(((uint32)FLEXCAN_RX_EMPTY & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK;
    876a:	9b03      	ldr	r3, [sp, #12]
    876c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    8770:	9303      	str	r3, [sp, #12]
        *flexcan_mb = flexcan_mb_config;
    8772:	9b02      	ldr	r3, [sp, #8]
    8774:	9a03      	ldr	r2, [sp, #12]
    8776:	601a      	str	r2, [r3, #0]
    }
    /* Clear message buffer flag */
    FlexCAN_ClearMsgBuffIntStatusFlag(pBase, mb_idx);
    8778:	f89d 3006 	ldrb.w	r3, [sp, #6]
    877c:	4619      	mov	r1, r3
    877e:	9807      	ldr	r0, [sp, #28]
    8780:	f7ff f814 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
}
    8784:	bf00      	nop
    8786:	b009      	add	sp, #36	; 0x24
    8788:	f85d fb04 	ldr.w	pc, [sp], #4
    878c:	0000e584 	.word	0x0000e584
    8790:	1fff8fa0 	.word	0x1fff8fa0

00008794 <FlexCAN_Ip_Init_Privileged>:
/* implements FlexCAN_Ip_Init_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_Init_Privileged(uint8 Flexcan_Ip_u8Instance,
                                                 Flexcan_Ip_StateType * Flexcan_Ip_pState,
                                                 const Flexcan_Ip_ConfigType * Flexcan_Ip_pData
                                                )
{
    8794:	b500      	push	{lr}
    8796:	b089      	sub	sp, #36	; 0x24
    8798:	4603      	mov	r3, r0
    879a:	9102      	str	r1, [sp, #8]
    879c:	9201      	str	r2, [sp, #4]
    879e:	f88d 300f 	strb.w	r3, [sp, #15]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    87a2:	2300      	movs	r3, #0
    87a4:	9306      	str	r3, [sp, #24]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[Flexcan_Ip_u8Instance];
    87a6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    87aa:	4a36      	ldr	r2, [pc, #216]	; (8884 <FlexCAN_Ip_Init_Privileged+0xf0>)
    87ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    87b0:	9305      	str	r3, [sp, #20]
    {
        OsIf_Trusted_Call1param(FlexCAN_SetUserAccessAllowed, pBase);
    }
#endif

    eResult = FlexCAN_InitController(Flexcan_Ip_u8Instance, pBase, Flexcan_Ip_pData);
    87b2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    87b6:	9a01      	ldr	r2, [sp, #4]
    87b8:	9905      	ldr	r1, [sp, #20]
    87ba:	4618      	mov	r0, r3
    87bc:	f7ff fa84 	bl	7cc8 <FlexCAN_InitController>
    87c0:	9006      	str	r0, [sp, #24]
    if (FLEXCAN_STATUS_SUCCESS == eResult)
    87c2:	9b06      	ldr	r3, [sp, #24]
    87c4:	2b00      	cmp	r3, #0
    87c6:	d158      	bne.n	887a <FlexCAN_Ip_Init_Privileged+0xe6>
    {
        /* Init Baudrate */
        FlexCAN_InitBaudrate(pBase, Flexcan_Ip_pData);
    87c8:	9901      	ldr	r1, [sp, #4]
    87ca:	9805      	ldr	r0, [sp, #20]
    87cc:	f7ff fad6 	bl	7d7c <FlexCAN_InitBaudrate>
        /* Select mode */
        FlexCAN_SetOperationMode(pBase, Flexcan_Ip_pData->flexcanMode);
    87d0:	9b01      	ldr	r3, [sp, #4]
    87d2:	68db      	ldr	r3, [r3, #12]
    87d4:	4619      	mov	r1, r3
    87d6:	9805      	ldr	r0, [sp, #20]
    87d8:	f002 fdb8 	bl	b34c <FlexCAN_SetOperationMode>

#if (FLEXCAN_IP_FEATURE_HAS_TS_ENABLE == STD_ON)
        FlexCAN_ConfigTimestamp(Flexcan_Ip_u8Instance, pBase, (const Flexcan_Ip_TimeStampConfigType *)(&Flexcan_Ip_pData->time_stamp));
#endif   /* (FLEXCAN_IP_FEATURE_HAS_TS_ENABLE == STD_ON) */

        for (i = 0; i < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM; i++)
    87dc:	2300      	movs	r3, #0
    87de:	9307      	str	r3, [sp, #28]
    87e0:	e01d      	b.n	881e <FlexCAN_Ip_Init_Privileged+0x8a>
        {
            /* Check if blocking need to be any more present in sync\async discussions */
            /* Sync up isPolling status with hw (Imask), at the begining all Imask = 0 => isPolling = TRUE */
            Flexcan_Ip_pState->mbs[i].isPolling = TRUE;
    87e2:	9a02      	ldr	r2, [sp, #8]
    87e4:	9b07      	ldr	r3, [sp, #28]
    87e6:	011b      	lsls	r3, r3, #4
    87e8:	4413      	add	r3, r2
    87ea:	3308      	adds	r3, #8
    87ec:	2201      	movs	r2, #1
    87ee:	701a      	strb	r2, [r3, #0]
            Flexcan_Ip_pState->mbs[i].pMBmessage = NULL_PTR;
    87f0:	9a02      	ldr	r2, [sp, #8]
    87f2:	9b07      	ldr	r3, [sp, #28]
    87f4:	011b      	lsls	r3, r3, #4
    87f6:	4413      	add	r3, r2
    87f8:	2200      	movs	r2, #0
    87fa:	601a      	str	r2, [r3, #0]
            Flexcan_Ip_pState->mbs[i].state = FLEXCAN_MB_IDLE;
    87fc:	9a02      	ldr	r2, [sp, #8]
    87fe:	9b07      	ldr	r3, [sp, #28]
    8800:	011b      	lsls	r3, r3, #4
    8802:	4413      	add	r3, r2
    8804:	3304      	adds	r3, #4
    8806:	2200      	movs	r2, #0
    8808:	601a      	str	r2, [r3, #0]
            Flexcan_Ip_pState->mbs[i].time_stamp = 0U;
    880a:	9a02      	ldr	r2, [sp, #8]
    880c:	9b07      	ldr	r3, [sp, #28]
    880e:	011b      	lsls	r3, r3, #4
    8810:	4413      	add	r3, r2
    8812:	330c      	adds	r3, #12
    8814:	2200      	movs	r2, #0
    8816:	601a      	str	r2, [r3, #0]
        for (i = 0; i < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM; i++)
    8818:	9b07      	ldr	r3, [sp, #28]
    881a:	3301      	adds	r3, #1
    881c:	9307      	str	r3, [sp, #28]
    881e:	9b07      	ldr	r3, [sp, #28]
    8820:	2b1f      	cmp	r3, #31
    8822:	d9de      	bls.n	87e2 <FlexCAN_Ip_Init_Privileged+0x4e>
        /* Sync up isPolling status with hw (Imask), at the begining all Imask = 0 => isPolling = TRUE */
        Flexcan_Ip_pState->enhancedFifoOutput.isPolling = TRUE;
        Flexcan_Ip_pState->enhancedFifoOutput.state = FLEXCAN_MB_IDLE;
#endif

        Flexcan_Ip_pState->transferType = Flexcan_Ip_pData->transfer_type;
    8824:	9b01      	ldr	r3, [sp, #4]
    8826:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    8828:	9b02      	ldr	r3, [sp, #8]
    882a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        Flexcan_Ip_pState->u32NumOfMbTransferByDMA = Flexcan_Ip_pData->num_enhanced_watermark;
#endif /* FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO */
#endif /* FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */

        /* Clear Callbacks in case of autovariables garbage */
        Flexcan_Ip_pState->callback = Flexcan_Ip_pData->Callback;
    882e:	9b01      	ldr	r3, [sp, #4]
    8830:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    8832:	9b02      	ldr	r3, [sp, #8]
    8834:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
        Flexcan_Ip_pState->callbackParam = NULL_PTR;
    8838:	9b02      	ldr	r3, [sp, #8]
    883a:	2200      	movs	r2, #0
    883c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
        Flexcan_Ip_pState->error_callback = Flexcan_Ip_pData->ErrorCallback;
    8840:	9b01      	ldr	r3, [sp, #4]
    8842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    8844:	9b02      	ldr	r3, [sp, #8]
    8846:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        Flexcan_Ip_pState->errorCallbackParam = NULL_PTR;
    884a:	9b02      	ldr	r3, [sp, #8]
    884c:	2200      	movs	r2, #0
    884e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
        Flexcan_Ip_pState->bIsLegacyFifoEn = Flexcan_Ip_pData->is_rx_fifo_needed;
    8852:	9b01      	ldr	r3, [sp, #4]
    8854:	7a1a      	ldrb	r2, [r3, #8]
    8856:	9b02      	ldr	r3, [sp, #8]
    8858:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
#if (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON)
        Flexcan_Ip_pState->bIsEnhancedFifoEn = Flexcan_Ip_pData->is_enhanced_rx_fifo_needed;
#endif /* FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO */
        Flexcan_Ip_pState->u32MaxMbNum = Flexcan_Ip_pData->max_num_mb;
    885c:	9b01      	ldr	r3, [sp, #4]
    885e:	681a      	ldr	r2, [r3, #0]
    8860:	9b02      	ldr	r3, [sp, #8]
    8862:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
        Flexcan_Ip_pState->isIntActive = TRUE;
    8866:	9b02      	ldr	r3, [sp, #8]
    8868:	2201      	movs	r2, #1
    886a:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
        /* Save runtime structure pointers so irq handler can point to the correct state structure */
        Flexcan_Ip_apxState[Flexcan_Ip_u8Instance] = Flexcan_Ip_pState;
    886e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8872:	4905      	ldr	r1, [pc, #20]	; (8888 <FlexCAN_Ip_Init_Privileged+0xf4>)
    8874:	9a02      	ldr	r2, [sp, #8]
    8876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    return eResult;
    887a:	9b06      	ldr	r3, [sp, #24]
}
    887c:	4618      	mov	r0, r3
    887e:	b009      	add	sp, #36	; 0x24
    8880:	f85d fb04 	ldr.w	pc, [sp], #4
    8884:	0000e584 	.word	0x0000e584
    8888:	1fff8fa0 	.word	0x1fff8fa0

0000888c <FlexCAN_Ip_Send>:
                                      uint8 mb_idx,
                                      const Flexcan_Ip_DataInfoType * tx_info,
                                      uint32 msg_id,
                                      const uint8 * mb_data
                                     )
{
    888c:	b500      	push	{lr}
    888e:	b08b      	sub	sp, #44	; 0x2c
    8890:	9204      	str	r2, [sp, #16]
    8892:	9303      	str	r3, [sp, #12]
    8894:	4603      	mov	r3, r0
    8896:	f88d 3017 	strb.w	r3, [sp, #23]
    889a:	460b      	mov	r3, r1
    889c:	f88d 3016 	strb.w	r3, [sp, #22]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_ERROR;
    88a0:	2301      	movs	r3, #1
    88a2:	9309      	str	r3, [sp, #36]	; 0x24
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    88a4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    88a8:	4a1c      	ldr	r2, [pc, #112]	; (891c <FlexCAN_Ip_Send+0x90>)
    88aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    88ae:	9308      	str	r3, [sp, #32]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    88b0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    88b4:	4a1a      	ldr	r2, [pc, #104]	; (8920 <FlexCAN_Ip_Send+0x94>)
    88b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    88ba:	9307      	str	r3, [sp, #28]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(tx_info != NULL_PTR);
#endif
    if (!FlexCAN_IsListenOnlyModeEnabled(base))
    88bc:	9808      	ldr	r0, [sp, #32]
    88be:	f7ff f8f4 	bl	7aaa <FlexCAN_IsListenOnlyModeEnabled>
    88c2:	4603      	mov	r3, r0
    88c4:	f083 0301 	eor.w	r3, r3, #1
    88c8:	b2db      	uxtb	r3, r3
    88ca:	2b00      	cmp	r3, #0
    88cc:	d021      	beq.n	8912 <FlexCAN_Ip_Send+0x86>
    {
        result = FlexCAN_StartSendData(instance, mb_idx, tx_info, msg_id, mb_data);
    88ce:	f89d 1016 	ldrb.w	r1, [sp, #22]
    88d2:	f89d 0017 	ldrb.w	r0, [sp, #23]
    88d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    88d8:	9300      	str	r3, [sp, #0]
    88da:	9b03      	ldr	r3, [sp, #12]
    88dc:	9a04      	ldr	r2, [sp, #16]
    88de:	f7ff fb4b 	bl	7f78 <FlexCAN_StartSendData>
    88e2:	9009      	str	r0, [sp, #36]	; 0x24
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
        if ((FLEXCAN_STATUS_SUCCESS ==  result) && (FALSE == tx_info->is_polling))
    88e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    88e6:	2b00      	cmp	r3, #0
    88e8:	d113      	bne.n	8912 <FlexCAN_Ip_Send+0x86>
    88ea:	9b04      	ldr	r3, [sp, #16]
    88ec:	7b1b      	ldrb	r3, [r3, #12]
    88ee:	f083 0301 	eor.w	r3, r3, #1
    88f2:	b2db      	uxtb	r3, r3
    88f4:	2b00      	cmp	r3, #0
    88f6:	d00c      	beq.n	8912 <FlexCAN_Ip_Send+0x86>
        {
            /* Enable message buffer interrupt*/
            result = FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, TRUE, state->isIntActive);
    88f8:	f89d 2016 	ldrb.w	r2, [sp, #22]
    88fc:	9b07      	ldr	r3, [sp, #28]
    88fe:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8902:	f89d 1017 	ldrb.w	r1, [sp, #23]
    8906:	9300      	str	r3, [sp, #0]
    8908:	2301      	movs	r3, #1
    890a:	9808      	ldr	r0, [sp, #32]
    890c:	f002 f9b6 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    8910:	9009      	str	r0, [sp, #36]	; 0x24
        }
#endif
    }
    return result;
    8912:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    8914:	4618      	mov	r0, r3
    8916:	b00b      	add	sp, #44	; 0x2c
    8918:	f85d fb04 	ldr.w	pc, [sp], #4
    891c:	0000e584 	.word	0x0000e584
    8920:	1fff8fa0 	.word	0x1fff8fa0

00008924 <FlexCAN_Ip_ConfigRxMb>:
Flexcan_Ip_StatusType FlexCAN_Ip_ConfigRxMb(uint8 instance,
                                            uint8 mb_idx,
                                            const Flexcan_Ip_DataInfoType * rx_info,
                                            uint32 msg_id
                                           )
{
    8924:	b500      	push	{lr}
    8926:	b08b      	sub	sp, #44	; 0x2c
    8928:	9202      	str	r2, [sp, #8]
    892a:	9301      	str	r3, [sp, #4]
    892c:	4603      	mov	r3, r0
    892e:	f88d 300f 	strb.w	r3, [sp, #15]
    8932:	460b      	mov	r3, r1
    8934:	f88d 300e 	strb.w	r3, [sp, #14]
    Flexcan_Ip_StatusType eResult = FLEXCAN_STATUS_SUCCESS;
    8938:	2300      	movs	r3, #0
    893a:	9309      	str	r3, [sp, #36]	; 0x24
    Flexcan_Ip_MsbuffCodeStatusType cs;
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    893c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8940:	4a19      	ldr	r2, [pc, #100]	; (89a8 <FlexCAN_Ip_ConfigRxMb+0x84>)
    8942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8946:	9308      	str	r3, [sp, #32]
    }
    else
    {
#endif
        /* Clear the message buffer flag if previous remained triggered */
        FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    8948:	f89d 300e 	ldrb.w	r3, [sp, #14]
    894c:	4619      	mov	r1, r3
    894e:	9808      	ldr	r0, [sp, #32]
    8950:	f7fe ff2c 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>

        cs.dataLen = rx_info->data_length;
    8954:	9b02      	ldr	r3, [sp, #8]
    8956:	685b      	ldr	r3, [r3, #4]
    8958:	9306      	str	r3, [sp, #24]
        cs.msgIdType = rx_info->msg_id_type;
    895a:	9b02      	ldr	r3, [sp, #8]
    895c:	681b      	ldr	r3, [r3, #0]
    895e:	9305      	str	r3, [sp, #20]
    #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        cs.fd_enable = rx_info->fd_enable;
    8960:	9b02      	ldr	r3, [sp, #8]
    8962:	7a1b      	ldrb	r3, [r3, #8]
    8964:	f88d 301c 	strb.w	r3, [sp, #28]
    #endif

        /* Initialize rx mb*/
        cs.code = (uint32)FLEXCAN_RX_NOT_USED;
    8968:	230f      	movs	r3, #15
    896a:	9304      	str	r3, [sp, #16]
        FlexCAN_SetRxMsgBuff(base, mb_idx, &cs, msg_id);
    896c:	f89d 100e 	ldrb.w	r1, [sp, #14]
    8970:	aa04      	add	r2, sp, #16
    8972:	9b01      	ldr	r3, [sp, #4]
    8974:	9808      	ldr	r0, [sp, #32]
    8976:	f002 fa25 	bl	adc4 <FlexCAN_SetRxMsgBuff>

        /* Initialize receive MB*/
        cs.code = (uint32)FLEXCAN_RX_INACTIVE;
    897a:	2300      	movs	r3, #0
    897c:	9304      	str	r3, [sp, #16]
        FlexCAN_SetRxMsgBuff(base, mb_idx, &cs, msg_id);
    897e:	f89d 100e 	ldrb.w	r1, [sp, #14]
    8982:	aa04      	add	r2, sp, #16
    8984:	9b01      	ldr	r3, [sp, #4]
    8986:	9808      	ldr	r0, [sp, #32]
    8988:	f002 fa1c 	bl	adc4 <FlexCAN_SetRxMsgBuff>

        /* Set up FlexCAN message buffer fields for receiving data*/
        cs.code = (uint32)FLEXCAN_RX_EMPTY;
    898c:	2304      	movs	r3, #4
    898e:	9304      	str	r3, [sp, #16]
        FlexCAN_SetRxMsgBuff(base, mb_idx, &cs, msg_id);
    8990:	f89d 100e 	ldrb.w	r1, [sp, #14]
    8994:	aa04      	add	r2, sp, #16
    8996:	9b01      	ldr	r3, [sp, #4]
    8998:	9808      	ldr	r0, [sp, #32]
    899a:	f002 fa13 	bl	adc4 <FlexCAN_SetRxMsgBuff>
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return eResult;
    899e:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    89a0:	4618      	mov	r0, r3
    89a2:	b00b      	add	sp, #44	; 0x2c
    89a4:	f85d fb04 	ldr.w	pc, [sp], #4
    89a8:	0000e584 	.word	0x0000e584

000089ac <FlexCAN_Ip_Receive>:
Flexcan_Ip_StatusType FlexCAN_Ip_Receive(uint8 instance,
                                         uint8 mb_idx,
                                         Flexcan_Ip_MsgBuffType * data,
                                         boolean isPolling
                                        )
{
    89ac:	b500      	push	{lr}
    89ae:	b089      	sub	sp, #36	; 0x24
    89b0:	9202      	str	r2, [sp, #8]
    89b2:	461a      	mov	r2, r3
    89b4:	4603      	mov	r3, r0
    89b6:	f88d 300f 	strb.w	r3, [sp, #15]
    89ba:	460b      	mov	r3, r1
    89bc:	f88d 300e 	strb.w	r3, [sp, #14]
    89c0:	4613      	mov	r3, r2
    89c2:	f88d 300d 	strb.w	r3, [sp, #13]

    Flexcan_Ip_StatusType result;
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    89c6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    89ca:	4a18      	ldr	r2, [pc, #96]	; (8a2c <FlexCAN_Ip_Receive+0x80>)
    89cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    89d0:	9306      	str	r3, [sp, #24]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    89d2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    89d6:	4a16      	ldr	r2, [pc, #88]	; (8a30 <FlexCAN_Ip_Receive+0x84>)
    89d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    89dc:	9305      	str	r3, [sp, #20]
#endif
    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    #endif

    result = FlexCAN_StartRxMessageBufferData(instance, mb_idx, data, isPolling);
    89de:	f89d 300d 	ldrb.w	r3, [sp, #13]
    89e2:	f89d 100e 	ldrb.w	r1, [sp, #14]
    89e6:	f89d 000f 	ldrb.w	r0, [sp, #15]
    89ea:	9a02      	ldr	r2, [sp, #8]
    89ec:	f7ff fa86 	bl	7efc <FlexCAN_StartRxMessageBufferData>
    89f0:	9007      	str	r0, [sp, #28]
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
    if ((FLEXCAN_STATUS_SUCCESS == result) && (FALSE == isPolling))
    89f2:	9b07      	ldr	r3, [sp, #28]
    89f4:	2b00      	cmp	r3, #0
    89f6:	d113      	bne.n	8a20 <FlexCAN_Ip_Receive+0x74>
    89f8:	f89d 300d 	ldrb.w	r3, [sp, #13]
    89fc:	f083 0301 	eor.w	r3, r3, #1
    8a00:	b2db      	uxtb	r3, r3
    8a02:	2b00      	cmp	r3, #0
    8a04:	d00c      	beq.n	8a20 <FlexCAN_Ip_Receive+0x74>
    {
        /* Enable MB interrupt*/
        result = FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, TRUE, state->isIntActive);
    8a06:	f89d 200e 	ldrb.w	r2, [sp, #14]
    8a0a:	9b05      	ldr	r3, [sp, #20]
    8a0c:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8a10:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8a14:	9300      	str	r3, [sp, #0]
    8a16:	2301      	movs	r3, #1
    8a18:	9806      	ldr	r0, [sp, #24]
    8a1a:	f002 f92f 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    8a1e:	9007      	str	r0, [sp, #28]
    }
#endif
    return result;
    8a20:	9b07      	ldr	r3, [sp, #28]
}
    8a22:	4618      	mov	r0, r3
    8a24:	b009      	add	sp, #36	; 0x24
    8a26:	f85d fb04 	ldr.w	pc, [sp], #4
    8a2a:	bf00      	nop
    8a2c:	0000e584 	.word	0x0000e584
    8a30:	1fff8fa0 	.word	0x1fff8fa0

00008a34 <FlexCAN_Ip_ReceiveBlocking>:
                                                 uint8 mb_idx,
                                                 Flexcan_Ip_MsgBuffType * data,
                                                 boolean isPolling,
                                                 uint32 u32TimeoutMs
                                                )
{
    8a34:	b500      	push	{lr}
    8a36:	b08b      	sub	sp, #44	; 0x2c
    8a38:	9202      	str	r2, [sp, #8]
    8a3a:	461a      	mov	r2, r3
    8a3c:	4603      	mov	r3, r0
    8a3e:	f88d 300f 	strb.w	r3, [sp, #15]
    8a42:	460b      	mov	r3, r1
    8a44:	f88d 300e 	strb.w	r3, [sp, #14]
    8a48:	4613      	mov	r3, r2
    8a4a:	f88d 300d 	strb.w	r3, [sp, #13]
    Flexcan_Ip_StatusType result;
    uint32 timeStart = 0U;
    8a4e:	2300      	movs	r3, #0
    8a50:	9304      	str	r3, [sp, #16]
    uint32 timeElapsed = 0U;
    8a52:	2300      	movs	r3, #0
    8a54:	9308      	str	r3, [sp, #32]
    uint32 mS2Ticks = OsIf_MicrosToTicks((u32TimeoutMs * 1000U), FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    8a56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8a58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8a5c:	fb02 f303 	mul.w	r3, r2, r3
    8a60:	2100      	movs	r1, #0
    8a62:	4618      	mov	r0, r3
    8a64:	f7f8 fb4c 	bl	1100 <OsIf_MicrosToTicks>
    8a68:	9007      	str	r0, [sp, #28]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8a6a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8a6e:	4a4c      	ldr	r2, [pc, #304]	; (8ba0 <FlexCAN_Ip_ReceiveBlocking+0x16c>)
    8a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a74:	9306      	str	r3, [sp, #24]
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8a76:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8a7a:	4a4a      	ldr	r2, [pc, #296]	; (8ba4 <FlexCAN_Ip_ReceiveBlocking+0x170>)
    8a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a80:	9305      	str	r3, [sp, #20]
#else
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
#endif
    result = FlexCAN_StartRxMessageBufferData(instance, mb_idx, data, isPolling);
    8a82:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8a86:	f89d 100e 	ldrb.w	r1, [sp, #14]
    8a8a:	f89d 000f 	ldrb.w	r0, [sp, #15]
    8a8e:	9a02      	ldr	r2, [sp, #8]
    8a90:	f7ff fa34 	bl	7efc <FlexCAN_StartRxMessageBufferData>
    8a94:	9009      	str	r0, [sp, #36]	; 0x24
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
    if ((FLEXCAN_STATUS_SUCCESS == result) && (FALSE == isPolling))
    8a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8a98:	2b00      	cmp	r3, #0
    8a9a:	d113      	bne.n	8ac4 <FlexCAN_Ip_ReceiveBlocking+0x90>
    8a9c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8aa0:	f083 0301 	eor.w	r3, r3, #1
    8aa4:	b2db      	uxtb	r3, r3
    8aa6:	2b00      	cmp	r3, #0
    8aa8:	d00c      	beq.n	8ac4 <FlexCAN_Ip_ReceiveBlocking+0x90>
    {
        /* Enable MB interrupt*/
        result = FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, TRUE, state->isIntActive);
    8aaa:	f89d 200e 	ldrb.w	r2, [sp, #14]
    8aae:	9b06      	ldr	r3, [sp, #24]
    8ab0:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8ab4:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8ab8:	9300      	str	r3, [sp, #0]
    8aba:	2301      	movs	r3, #1
    8abc:	9805      	ldr	r0, [sp, #20]
    8abe:	f002 f8dd 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    8ac2:	9009      	str	r0, [sp, #36]	; 0x24
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    8ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8ac6:	2b00      	cmp	r3, #0
    8ac8:	d133      	bne.n	8b32 <FlexCAN_Ip_ReceiveBlocking+0xfe>
    {
        timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    8aca:	2000      	movs	r0, #0
    8acc:	f7f8 facc 	bl	1068 <OsIf_GetCounter>
    8ad0:	4603      	mov	r3, r0
    8ad2:	9304      	str	r3, [sp, #16]
        while (FLEXCAN_MB_RX_BUSY == state->mbs[mb_idx].state)
    8ad4:	e024      	b.n	8b20 <FlexCAN_Ip_ReceiveBlocking+0xec>
        {
            if (TRUE == isPolling)
    8ad6:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8ada:	2b00      	cmp	r3, #0
    8adc:	d010      	beq.n	8b00 <FlexCAN_Ip_ReceiveBlocking+0xcc>
            {
                if (FlexCAN_GetBuffStatusFlag(base, mb_idx) != 0U)
    8ade:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8ae2:	4619      	mov	r1, r3
    8ae4:	9805      	ldr	r0, [sp, #20]
    8ae6:	f7fe fe74 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    8aea:	4603      	mov	r3, r0
    8aec:	2b00      	cmp	r3, #0
    8aee:	d007      	beq.n	8b00 <FlexCAN_Ip_ReceiveBlocking+0xcc>
                {
                    FlexCAN_IRQHandlerRxMB(instance, mb_idx);
    8af0:	f89d 200e 	ldrb.w	r2, [sp, #14]
    8af4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8af8:	4611      	mov	r1, r2
    8afa:	4618      	mov	r0, r3
    8afc:	f7ff fb20 	bl	8140 <FlexCAN_IRQHandlerRxMB>
                }
            }
            timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    8b00:	ab04      	add	r3, sp, #16
    8b02:	2100      	movs	r1, #0
    8b04:	4618      	mov	r0, r3
    8b06:	f7f8 fac8 	bl	109a <OsIf_GetElapsed>
    8b0a:	4602      	mov	r2, r0
    8b0c:	9b08      	ldr	r3, [sp, #32]
    8b0e:	4413      	add	r3, r2
    8b10:	9308      	str	r3, [sp, #32]
            if (timeElapsed >= mS2Ticks)
    8b12:	9a08      	ldr	r2, [sp, #32]
    8b14:	9b07      	ldr	r3, [sp, #28]
    8b16:	429a      	cmp	r2, r3
    8b18:	d302      	bcc.n	8b20 <FlexCAN_Ip_ReceiveBlocking+0xec>
            {
                result = FLEXCAN_STATUS_TIMEOUT;
    8b1a:	2303      	movs	r3, #3
    8b1c:	9309      	str	r3, [sp, #36]	; 0x24
                break;
    8b1e:	e008      	b.n	8b32 <FlexCAN_Ip_ReceiveBlocking+0xfe>
        while (FLEXCAN_MB_RX_BUSY == state->mbs[mb_idx].state)
    8b20:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8b24:	9a06      	ldr	r2, [sp, #24]
    8b26:	011b      	lsls	r3, r3, #4
    8b28:	4413      	add	r3, r2
    8b2a:	3304      	adds	r3, #4
    8b2c:	681b      	ldr	r3, [r3, #0]
    8b2e:	2b01      	cmp	r3, #1
    8b30:	d0d1      	beq.n	8ad6 <FlexCAN_Ip_ReceiveBlocking+0xa2>
            }
        }
    }

    if ((FLEXCAN_STATUS_TIMEOUT == result) && (FALSE == isPolling))
    8b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8b34:	2b03      	cmp	r3, #3
    8b36:	d112      	bne.n	8b5e <FlexCAN_Ip_ReceiveBlocking+0x12a>
    8b38:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8b3c:	f083 0301 	eor.w	r3, r3, #1
    8b40:	b2db      	uxtb	r3, r3
    8b42:	2b00      	cmp	r3, #0
    8b44:	d00b      	beq.n	8b5e <FlexCAN_Ip_ReceiveBlocking+0x12a>
    {
#if (FLEXCAN_IP_MB_INTERRUPT_SUPPORT == STD_ON)
        /* Disable Mb interrupt*/
       (void)FlexCAN_SetMsgBuffIntCmd(base, instance, mb_idx, FALSE, state->isIntActive);
    8b46:	f89d 200e 	ldrb.w	r2, [sp, #14]
    8b4a:	9b06      	ldr	r3, [sp, #24]
    8b4c:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8b50:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8b54:	9300      	str	r3, [sp, #0]
    8b56:	2300      	movs	r3, #0
    8b58:	9805      	ldr	r0, [sp, #20]
    8b5a:	f002 f88f 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
#endif
    }

    if ((FLEXCAN_STATUS_BUFF_OUT_OF_RANGE != result) && (FLEXCAN_STATUS_BUSY != result))
    8b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8b60:	2b04      	cmp	r3, #4
    8b62:	d018      	beq.n	8b96 <FlexCAN_Ip_ReceiveBlocking+0x162>
    8b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8b66:	2b02      	cmp	r3, #2
    8b68:	d015      	beq.n	8b96 <FlexCAN_Ip_ReceiveBlocking+0x162>
    {
        if ((FLEXCAN_MB_IDLE == state->mbs[mb_idx].state))
    8b6a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8b6e:	9a06      	ldr	r2, [sp, #24]
    8b70:	011b      	lsls	r3, r3, #4
    8b72:	4413      	add	r3, r2
    8b74:	3304      	adds	r3, #4
    8b76:	681b      	ldr	r3, [r3, #0]
    8b78:	2b00      	cmp	r3, #0
    8b7a:	d102      	bne.n	8b82 <FlexCAN_Ip_ReceiveBlocking+0x14e>
        {
            result = FLEXCAN_STATUS_SUCCESS;
    8b7c:	2300      	movs	r3, #0
    8b7e:	9309      	str	r3, [sp, #36]	; 0x24
    8b80:	e009      	b.n	8b96 <FlexCAN_Ip_ReceiveBlocking+0x162>
        }
        else
        {
            state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    8b82:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8b86:	9a06      	ldr	r2, [sp, #24]
    8b88:	011b      	lsls	r3, r3, #4
    8b8a:	4413      	add	r3, r2
    8b8c:	3304      	adds	r3, #4
    8b8e:	2200      	movs	r2, #0
    8b90:	601a      	str	r2, [r3, #0]
            result = FLEXCAN_STATUS_TIMEOUT;
    8b92:	2303      	movs	r3, #3
    8b94:	9309      	str	r3, [sp, #36]	; 0x24
        }
    }
    return result;
    8b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    8b98:	4618      	mov	r0, r3
    8b9a:	b00b      	add	sp, #44	; 0x2c
    8b9c:	f85d fb04 	ldr.w	pc, [sp], #4
    8ba0:	1fff8fa0 	.word	0x1fff8fa0
    8ba4:	0000e584 	.word	0x0000e584

00008ba8 <FlexCAN_Ip_RxFifo>:
 * after the frame was received and read into the specified buffer.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_RxFifo_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_RxFifo(uint8 instance, Flexcan_Ip_MsgBuffType * data)
{
    8ba8:	b500      	push	{lr}
    8baa:	b085      	sub	sp, #20
    8bac:	4603      	mov	r3, r0
    8bae:	9100      	str	r1, [sp, #0]
    8bb0:	f88d 3007 	strb.w	r3, [sp, #7]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    8bb4:	2300      	movs	r3, #0
    8bb6:	9303      	str	r3, [sp, #12]
        }
    }
    else
#endif /*FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO*/
    {
        result = FlexCAN_StartRxMessageFifoData(instance, data);
    8bb8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8bbc:	9900      	ldr	r1, [sp, #0]
    8bbe:	4618      	mov	r0, r3
    8bc0:	f7ff fa5e 	bl	8080 <FlexCAN_StartRxMessageFifoData>
    8bc4:	9003      	str	r0, [sp, #12]
    }
    return result;
    8bc6:	9b03      	ldr	r3, [sp, #12]
}
    8bc8:	4618      	mov	r0, r3
    8bca:	b005      	add	sp, #20
    8bcc:	f85d fb04 	ldr.w	pc, [sp], #4

00008bd0 <FlexCAN_Ip_RxFifoBlocking>:
 *
 *END**************************************************************************/

/* implements FlexCAN_Ip_RxFifoBlocking_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_RxFifoBlocking(uint8 instance, Flexcan_Ip_MsgBuffType *data, uint32 timeout)
{
    8bd0:	b500      	push	{lr}
    8bd2:	b087      	sub	sp, #28
    8bd4:	4603      	mov	r3, r0
    8bd6:	9102      	str	r1, [sp, #8]
    8bd8:	9201      	str	r2, [sp, #4]
    8bda:	f88d 300f 	strb.w	r3, [sp, #15]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    8bde:	2300      	movs	r3, #0
    8be0:	9305      	str	r3, [sp, #20]
        }
    }
    else
#endif /*FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO*/
    {
        result = FlexCAN_StartRxMessageFifoData(instance, data);
    8be2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8be6:	9902      	ldr	r1, [sp, #8]
    8be8:	4618      	mov	r0, r3
    8bea:	f7ff fa49 	bl	8080 <FlexCAN_StartRxMessageFifoData>
    8bee:	9005      	str	r0, [sp, #20]
        if (FLEXCAN_STATUS_SUCCESS == result)
    8bf0:	9b05      	ldr	r3, [sp, #20]
    8bf2:	2b00      	cmp	r3, #0
    8bf4:	d106      	bne.n	8c04 <FlexCAN_Ip_RxFifoBlocking+0x34>
        {
            result = FlexCAN_ProccessLegacyRxFIFO(instance, timeout);
    8bf6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8bfa:	9901      	ldr	r1, [sp, #4]
    8bfc:	4618      	mov	r0, r3
    8bfe:	f7ff f8e2 	bl	7dc6 <FlexCAN_ProccessLegacyRxFIFO>
    8c02:	9005      	str	r0, [sp, #20]
        }
    }
    return result;
    8c04:	9b05      	ldr	r3, [sp, #20]
}
    8c06:	4618      	mov	r0, r3
    8c08:	b007      	add	sp, #28
    8c0a:	f85d fb04 	ldr.w	pc, [sp], #4

00008c0e <FlexCAN_Ip_ConfigRxFifo_Privileged>:
/* implements FlexCAN_Ip_ConfigRxFifo_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_ConfigRxFifo_Privileged(uint8 instance,
                                                         Flexcan_Ip_RxFifoIdElementFormatType id_format,
                                                         const Flexcan_Ip_IdTableType * id_filter_table
                                                        )
{
    8c0e:	b500      	push	{lr}
    8c10:	b089      	sub	sp, #36	; 0x24
    8c12:	4603      	mov	r3, r0
    8c14:	9102      	str	r1, [sp, #8]
    8c16:	9201      	str	r2, [sp, #4]
    8c18:	f88d 300f 	strb.w	r3, [sp, #15]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    8c1c:	2300      	movs	r3, #0
    8c1e:	9307      	str	r3, [sp, #28]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    8c20:	2300      	movs	r3, #0
    8c22:	9306      	str	r3, [sp, #24]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    8c24:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8c28:	4a1c      	ldr	r2, [pc, #112]	; (8c9c <FlexCAN_Ip_ConfigRxFifo_Privileged+0x8e>)
    8c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8c2e:	9305      	str	r3, [sp, #20]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    8c30:	9805      	ldr	r0, [sp, #20]
    8c32:	f7fe fd61 	bl	76f8 <FlexCAN_IsEnabled>
    8c36:	4603      	mov	r3, r0
    8c38:	2b00      	cmp	r3, #0
    8c3a:	bf14      	ite	ne
    8c3c:	2301      	movne	r3, #1
    8c3e:	2300      	moveq	r3, #0
    8c40:	b2db      	uxtb	r3, r3
    8c42:	f083 0301 	eor.w	r3, r3, #1
    8c46:	b2db      	uxtb	r3, r3
    8c48:	f88d 3013 	strb.w	r3, [sp, #19]
    8c4c:	f89d 3013 	ldrb.w	r3, [sp, #19]
    8c50:	f003 0301 	and.w	r3, r3, #1
    8c54:	f88d 3013 	strb.w	r3, [sp, #19]

    if (TRUE == disabled)
    8c58:	f89d 3013 	ldrb.w	r3, [sp, #19]
    8c5c:	2b00      	cmp	r3, #0
    8c5e:	d003      	beq.n	8c68 <FlexCAN_Ip_ConfigRxFifo_Privileged+0x5a>
    {
        result = FlexCAN_Enable(pBase);
    8c60:	9805      	ldr	r0, [sp, #20]
    8c62:	f001 fd6b 	bl	a73c <FlexCAN_Enable>
    8c66:	9007      	str	r0, [sp, #28]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    8c68:	9b07      	ldr	r3, [sp, #28]
    8c6a:	2b00      	cmp	r3, #0
    8c6c:	d104      	bne.n	8c78 <FlexCAN_Ip_ConfigRxFifo_Privileged+0x6a>
    {
        /* Initialize rx fifo*/
        FlexCAN_SetRxFifoFilter(pBase, id_format, id_filter_table);
    8c6e:	9a01      	ldr	r2, [sp, #4]
    8c70:	9902      	ldr	r1, [sp, #8]
    8c72:	9805      	ldr	r0, [sp, #20]
    8c74:	f002 fba5 	bl	b3c2 <FlexCAN_SetRxFifoFilter>
    }

    if (TRUE == disabled)
    8c78:	f89d 3013 	ldrb.w	r3, [sp, #19]
    8c7c:	2b00      	cmp	r3, #0
    8c7e:	d008      	beq.n	8c92 <FlexCAN_Ip_ConfigRxFifo_Privileged+0x84>
    {
        status = FlexCAN_Disable(pBase);
    8c80:	9805      	ldr	r0, [sp, #20]
    8c82:	f001 fdd9 	bl	a838 <FlexCAN_Disable>
    8c86:	9006      	str	r0, [sp, #24]
        if (FLEXCAN_STATUS_SUCCESS != status)
    8c88:	9b06      	ldr	r3, [sp, #24]
    8c8a:	2b00      	cmp	r3, #0
    8c8c:	d001      	beq.n	8c92 <FlexCAN_Ip_ConfigRxFifo_Privileged+0x84>
        {
            result = status;
    8c8e:	9b06      	ldr	r3, [sp, #24]
    8c90:	9307      	str	r3, [sp, #28]
        }
    }

    return result;
    8c92:	9b07      	ldr	r3, [sp, #28]
}
    8c94:	4618      	mov	r0, r3
    8c96:	b009      	add	sp, #36	; 0x24
    8c98:	f85d fb04 	ldr.w	pc, [sp], #4
    8c9c:	0000e584 	.word	0x0000e584

00008ca0 <FlexCAN_Ip_ConfigRemoteResponseMb>:
                                                        uint8 mb_idx,
                                                        const Flexcan_Ip_DataInfoType *tx_info,
                                                        uint32 msg_id,
                                                        const uint8 *mb_data
                                                       )
{
    8ca0:	b500      	push	{lr}
    8ca2:	b08f      	sub	sp, #60	; 0x3c
    8ca4:	9204      	str	r2, [sp, #16]
    8ca6:	9303      	str	r3, [sp, #12]
    8ca8:	4603      	mov	r3, r0
    8caa:	f88d 3017 	strb.w	r3, [sp, #23]
    8cae:	460b      	mov	r3, r1
    8cb0:	f88d 3016 	strb.w	r3, [sp, #22]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    8cb4:	2300      	movs	r3, #0
    8cb6:	930d      	str	r3, [sp, #52]	; 0x34
    Flexcan_Ip_MsbuffCodeStatusType cs;
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    8cb8:	f89d 3017 	ldrb.w	r3, [sp, #23]
    8cbc:	4a27      	ldr	r2, [pc, #156]	; (8d5c <FlexCAN_Ip_ConfigRemoteResponseMb+0xbc>)
    8cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8cc2:	930c      	str	r3, [sp, #48]	; 0x30
    const Flexcan_Ip_StateType * const state = Flexcan_Ip_apxState[instance];
    8cc4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    8cc8:	4a25      	ldr	r2, [pc, #148]	; (8d60 <FlexCAN_Ip_ConfigRemoteResponseMb+0xc0>)
    8cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8cce:	930b      	str	r3, [sp, #44]	; 0x2c
    volatile uint32 * pMbAddr = NULL_PTR;
    8cd0:	2300      	movs	r3, #0
    8cd2:	930a      	str	r3, [sp, #40]	; 0x28
    if (TRUE == FlexCAN_IsMbOutOfRange(pBase, mb_idx, state->bIsLegacyFifoEn, state->u32MaxMbNum))
    {
        result = FLEXCAN_STATUS_BUFF_OUT_OF_RANGE;
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    8cd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8cd6:	2b00      	cmp	r3, #0
    8cd8:	d13a      	bne.n	8d50 <FlexCAN_Ip_ConfigRemoteResponseMb+0xb0>
    {
        /* Initialize transmit mb*/
        cs.dataLen = tx_info->data_length;
    8cda:	9b04      	ldr	r3, [sp, #16]
    8cdc:	685b      	ldr	r3, [r3, #4]
    8cde:	9308      	str	r3, [sp, #32]
        cs.msgIdType = tx_info->msg_id_type;
    8ce0:	9b04      	ldr	r3, [sp, #16]
    8ce2:	681b      	ldr	r3, [r3, #0]
    8ce4:	9307      	str	r3, [sp, #28]
        cs.code = (uint32)FLEXCAN_RX_RANSWER;
    8ce6:	230a      	movs	r3, #10
    8ce8:	9306      	str	r3, [sp, #24]
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        cs.fd_enable = FALSE;
    8cea:	2300      	movs	r3, #0
    8cec:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        cs.enable_brs = FALSE;
    8cf0:	2300      	movs	r3, #0
    8cf2:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
        cs.fd_padding = 0x00U;
    8cf6:	2300      	movs	r3, #0
    8cf8:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
#endif
        FlexCAN_ClearMsgBuffIntStatusFlag(pBase, mb_idx);
    8cfc:	f89d 3016 	ldrb.w	r3, [sp, #22]
    8d00:	4619      	mov	r1, r3
    8d02:	980c      	ldr	r0, [sp, #48]	; 0x30
    8d04:	f7fe fd52 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
        pMbAddr = FlexCAN_GetMsgBuffRegion(pBase, mb_idx);
    8d08:	f89d 3016 	ldrb.w	r3, [sp, #22]
    8d0c:	4619      	mov	r1, r3
    8d0e:	980c      	ldr	r0, [sp, #48]	; 0x30
    8d10:	f001 fc2c 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    8d14:	900a      	str	r0, [sp, #40]	; 0x28
        FlexCAN_SetTxMsgBuff(pMbAddr, &cs, msg_id, mb_data, tx_info->is_remote);
    8d16:	9b04      	ldr	r3, [sp, #16]
    8d18:	7adb      	ldrb	r3, [r3, #11]
    8d1a:	a906      	add	r1, sp, #24
    8d1c:	9300      	str	r3, [sp, #0]
    8d1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8d20:	9a03      	ldr	r2, [sp, #12]
    8d22:	980a      	ldr	r0, [sp, #40]	; 0x28
    8d24:	f002 f974 	bl	b010 <FlexCAN_SetTxMsgBuff>
        if (FALSE == tx_info->is_polling)
    8d28:	9b04      	ldr	r3, [sp, #16]
    8d2a:	7b1b      	ldrb	r3, [r3, #12]
    8d2c:	f083 0301 	eor.w	r3, r3, #1
    8d30:	b2db      	uxtb	r3, r3
    8d32:	2b00      	cmp	r3, #0
    8d34:	d00c      	beq.n	8d50 <FlexCAN_Ip_ConfigRemoteResponseMb+0xb0>
        {
            /* Enable MB interrupt*/
            result = FlexCAN_SetMsgBuffIntCmd(pBase, instance, mb_idx, TRUE, state->isIntActive);
    8d36:	f89d 2016 	ldrb.w	r2, [sp, #22]
    8d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8d3c:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8d40:	f89d 1017 	ldrb.w	r1, [sp, #23]
    8d44:	9300      	str	r3, [sp, #0]
    8d46:	2301      	movs	r3, #1
    8d48:	980c      	ldr	r0, [sp, #48]	; 0x30
    8d4a:	f001 ff97 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    8d4e:	900d      	str	r0, [sp, #52]	; 0x34
        }
    }
    return result;
    8d50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
    8d52:	4618      	mov	r0, r3
    8d54:	b00f      	add	sp, #60	; 0x3c
    8d56:	f85d fb04 	ldr.w	pc, [sp], #4
    8d5a:	bf00      	nop
    8d5c:	0000e584 	.word	0x0000e584
    8d60:	1fff8fa0 	.word	0x1fff8fa0

00008d64 <FlexCAN_Ip_GetTransferStatus>:
 * or complete (success). In case Enhanced Rx Fifo, mb_idx will be 255.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetTransferStatus_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_GetTransferStatus(uint8 instance, uint8 mb_idx)
{
    8d64:	b084      	sub	sp, #16
    8d66:	4603      	mov	r3, r0
    8d68:	460a      	mov	r2, r1
    8d6a:	f88d 3007 	strb.w	r3, [sp, #7]
    8d6e:	4613      	mov	r3, r2
    8d70:	f88d 3006 	strb.w	r3, [sp, #6]

    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8d74:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8d78:	4a0d      	ldr	r2, [pc, #52]	; (8db0 <FlexCAN_Ip_GetTransferStatus+0x4c>)
    8d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8d7e:	9302      	str	r3, [sp, #8]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_ERROR;
    8d80:	2301      	movs	r3, #1
    8d82:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert((mb_idx < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM) || (255u == mb_idx));
#endif

    if (mb_idx < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM)
    8d84:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8d88:	2b1f      	cmp	r3, #31
    8d8a:	d80d      	bhi.n	8da8 <FlexCAN_Ip_GetTransferStatus+0x44>
    {
        if (FLEXCAN_MB_IDLE == state->mbs[mb_idx].state)
    8d8c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8d90:	9a02      	ldr	r2, [sp, #8]
    8d92:	011b      	lsls	r3, r3, #4
    8d94:	4413      	add	r3, r2
    8d96:	3304      	adds	r3, #4
    8d98:	681b      	ldr	r3, [r3, #0]
    8d9a:	2b00      	cmp	r3, #0
    8d9c:	d102      	bne.n	8da4 <FlexCAN_Ip_GetTransferStatus+0x40>
        {
            status = FLEXCAN_STATUS_SUCCESS;
    8d9e:	2300      	movs	r3, #0
    8da0:	9303      	str	r3, [sp, #12]
    8da2:	e001      	b.n	8da8 <FlexCAN_Ip_GetTransferStatus+0x44>
            status = FLEXCAN_STATUS_ERROR;
        }
#endif
        else
        {
            status = FLEXCAN_STATUS_BUSY;
    8da4:	2302      	movs	r3, #2
    8da6:	9303      	str	r3, [sp, #12]
            status = FLEXCAN_STATUS_BUSY;
        }
    }
#endif /* FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO */

    return status;
    8da8:	9b03      	ldr	r3, [sp, #12]
}
    8daa:	4618      	mov	r0, r3
    8dac:	b004      	add	sp, #16
    8dae:	4770      	bx	lr
    8db0:	1fff8fa0 	.word	0x1fff8fa0

00008db4 <FlexCAN_CompleteRxMessageFifoData>:
 * data and disabling the interrupt.
 * This is not a public API as it is called from other driver functions.
 *
 *END**************************************************************************/
static void FlexCAN_CompleteRxMessageFifoData(uint8 instance)
{
    8db4:	b500      	push	{lr}
    8db6:	b087      	sub	sp, #28
    8db8:	4603      	mov	r3, r0
    8dba:	f88d 300f 	strb.w	r3, [sp, #15]

    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8dbe:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8dc2:	4a1d      	ldr	r2, [pc, #116]	; (8e38 <FlexCAN_CompleteRxMessageFifoData+0x84>)
    8dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8dc8:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8dca:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8dce:	4a1b      	ldr	r2, [pc, #108]	; (8e3c <FlexCAN_CompleteRxMessageFifoData+0x88>)
    8dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8dd4:	9304      	str	r3, [sp, #16]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    if (FLEXCAN_RXFIFO_USING_INTERRUPTS == state->transferType)
    8dd6:	9b04      	ldr	r3, [sp, #16]
    8dd8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    8ddc:	2b00      	cmp	r3, #0
    8dde:	d120      	bne.n	8e22 <FlexCAN_CompleteRxMessageFifoData+0x6e>
    {
        /* Disable RX FIFO interrupts*/
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE, FALSE, state->isIntActive);
    8de0:	9b04      	ldr	r3, [sp, #16]
    8de2:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8de6:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8dea:	9300      	str	r3, [sp, #0]
    8dec:	2300      	movs	r3, #0
    8dee:	2205      	movs	r2, #5
    8df0:	9805      	ldr	r0, [sp, #20]
    8df2:	f001 ff43 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_WARNING, FALSE, state->isIntActive);
    8df6:	9b04      	ldr	r3, [sp, #16]
    8df8:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8dfc:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8e00:	9300      	str	r3, [sp, #0]
    8e02:	2300      	movs	r3, #0
    8e04:	2206      	movs	r2, #6
    8e06:	9805      	ldr	r0, [sp, #20]
    8e08:	f001 ff38 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
        (void)FlexCAN_SetMsgBuffIntCmd(base, instance, FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW, FALSE, state->isIntActive);
    8e0c:	9b04      	ldr	r3, [sp, #16]
    8e0e:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    8e12:	f89d 100f 	ldrb.w	r1, [sp, #15]
    8e16:	9300      	str	r3, [sp, #0]
    8e18:	2300      	movs	r3, #0
    8e1a:	2207      	movs	r2, #7
    8e1c:	9805      	ldr	r0, [sp, #20]
    8e1e:	f001 ff2d 	bl	ac7c <FlexCAN_SetMsgBuffIntCmd>
    {
        /* do nothing when transferType is POLLING */
    }
#endif /* if FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */
    /* Clear fifo message*/
    state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].pMBmessage = NULL_PTR;
    8e22:	9b04      	ldr	r3, [sp, #16]
    8e24:	2200      	movs	r2, #0
    8e26:	601a      	str	r2, [r3, #0]
            state->callback(instance, FLEXCAN_EVENT_DMA_ERROR, FLEXCAN_IP_MB_HANDLE_RXFIFO, state);
        }
    }

#else
    state->mbs[FLEXCAN_IP_MB_HANDLE_RXFIFO].state = FLEXCAN_MB_IDLE;
    8e28:	9b04      	ldr	r3, [sp, #16]
    8e2a:	2200      	movs	r2, #0
    8e2c:	605a      	str	r2, [r3, #4]
#endif /* if FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */
}
    8e2e:	bf00      	nop
    8e30:	b007      	add	sp, #28
    8e32:	f85d fb04 	ldr.w	pc, [sp], #4
    8e36:	bf00      	nop
    8e38:	0000e584 	.word	0x0000e584
    8e3c:	1fff8fa0 	.word	0x1fff8fa0

00008e40 <FlexCAN_IRQHandler>:
    uint32 endMbIdx
    #if (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON)
    ,boolean bEnhancedFifoExisted
    #endif
)
{
    8e40:	b500      	push	{lr}
    8e42:	b08b      	sub	sp, #44	; 0x2c
    8e44:	4603      	mov	r3, r0
    8e46:	9102      	str	r1, [sp, #8]
    8e48:	9201      	str	r2, [sp, #4]
    8e4a:	f88d 300f 	strb.w	r3, [sp, #15]
    uint32 u32MbHandle = 0U;
    8e4e:	2300      	movs	r3, #0
    8e50:	9309      	str	r3, [sp, #36]	; 0x24
    uint32 flag_reg = 0;
    8e52:	2300      	movs	r3, #0
    8e54:	9308      	str	r3, [sp, #32]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8e56:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8e5a:	4a3f      	ldr	r2, [pc, #252]	; (8f58 <FlexCAN_IRQHandler+0x118>)
    8e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8e60:	9306      	str	r3, [sp, #24]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    8e62:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8e66:	4a3d      	ldr	r2, [pc, #244]	; (8f5c <FlexCAN_IRQHandler+0x11c>)
    8e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8e6c:	9305      	str	r3, [sp, #20]

    /* Get the interrupts that are enabled and ready */
    uint32 mb_idx = endMbIdx;
    8e6e:	9b01      	ldr	r3, [sp, #4]
    8e70:	9307      	str	r3, [sp, #28]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(endMbIdx < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM);
#endif
    /* Check if instance initialized */
    if (NULL_PTR != state)
    8e72:	9b05      	ldr	r3, [sp, #20]
    8e74:	2b00      	cmp	r3, #0
    8e76:	d05c      	beq.n	8f32 <FlexCAN_IRQHandler+0xf2>
    {
        flag_reg = FlexCAN_GetMsgBuffIntStatusFlag(base, mb_idx);
    8e78:	9907      	ldr	r1, [sp, #28]
    8e7a:	9806      	ldr	r0, [sp, #24]
    8e7c:	f7fe fe47 	bl	7b0e <FlexCAN_GetMsgBuffIntStatusFlag>
    8e80:	4603      	mov	r3, r0
    8e82:	9308      	str	r3, [sp, #32]

        while ((0U == flag_reg) && (mb_idx > startMbIdx))
    8e84:	e008      	b.n	8e98 <FlexCAN_IRQHandler+0x58>
        {
            mb_idx--;
    8e86:	9b07      	ldr	r3, [sp, #28]
    8e88:	3b01      	subs	r3, #1
    8e8a:	9307      	str	r3, [sp, #28]
            flag_reg = FlexCAN_GetMsgBuffIntStatusFlag(base, mb_idx);
    8e8c:	9907      	ldr	r1, [sp, #28]
    8e8e:	9806      	ldr	r0, [sp, #24]
    8e90:	f7fe fe3d 	bl	7b0e <FlexCAN_GetMsgBuffIntStatusFlag>
    8e94:	4603      	mov	r3, r0
    8e96:	9308      	str	r3, [sp, #32]
        while ((0U == flag_reg) && (mb_idx > startMbIdx))
    8e98:	9b08      	ldr	r3, [sp, #32]
    8e9a:	2b00      	cmp	r3, #0
    8e9c:	d103      	bne.n	8ea6 <FlexCAN_IRQHandler+0x66>
    8e9e:	9a07      	ldr	r2, [sp, #28]
    8ea0:	9b02      	ldr	r3, [sp, #8]
    8ea2:	429a      	cmp	r2, r3
    8ea4:	d8ef      	bhi.n	8e86 <FlexCAN_IRQHandler+0x46>
        }

        /* Check Tx/Rx interrupt flag and clear the interrupt */
        if (flag_reg != 0U)
    8ea6:	9b08      	ldr	r3, [sp, #32]
    8ea8:	2b00      	cmp	r3, #0
    8eaa:	d050      	beq.n	8f4e <FlexCAN_IRQHandler+0x10e>
        {
            /* For legacy fifo, mb handler is FLEXCAN_IP_MB_HANDLE_RXFIFO(0) */
            u32MbHandle = mb_idx;
    8eac:	9b07      	ldr	r3, [sp, #28]
    8eae:	9309      	str	r3, [sp, #36]	; 0x24

            if ((TRUE == state->bIsLegacyFifoEn) && (mb_idx <= FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW))
    8eb0:	9b05      	ldr	r3, [sp, #20]
    8eb2:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
    8eb6:	2b00      	cmp	r3, #0
    8eb8:	d00b      	beq.n	8ed2 <FlexCAN_IRQHandler+0x92>
    8eba:	9b07      	ldr	r3, [sp, #28]
    8ebc:	2b07      	cmp	r3, #7
    8ebe:	d808      	bhi.n	8ed2 <FlexCAN_IRQHandler+0x92>
            {
                FlexCAN_IRQHandlerRxFIFO(instance, mb_idx);
    8ec0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8ec4:	9907      	ldr	r1, [sp, #28]
    8ec6:	4618      	mov	r0, r3
    8ec8:	f7ff fac2 	bl	8450 <FlexCAN_IRQHandlerRxFIFO>
                u32MbHandle = (uint32)FLEXCAN_IP_MB_HANDLE_RXFIFO;
    8ecc:	2300      	movs	r3, #0
    8ece:	9309      	str	r3, [sp, #36]	; 0x24
    8ed0:	e00d      	b.n	8eee <FlexCAN_IRQHandler+0xae>
            }
            else
            {
                /* Check mailbox completed reception */
                if (FLEXCAN_MB_RX_BUSY == state->mbs[u32MbHandle].state)
    8ed2:	9a05      	ldr	r2, [sp, #20]
    8ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8ed6:	011b      	lsls	r3, r3, #4
    8ed8:	4413      	add	r3, r2
    8eda:	3304      	adds	r3, #4
    8edc:	681b      	ldr	r3, [r3, #0]
    8ede:	2b01      	cmp	r3, #1
    8ee0:	d105      	bne.n	8eee <FlexCAN_IRQHandler+0xae>
                {
                    FlexCAN_IRQHandlerRxMB(instance, mb_idx);
    8ee2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8ee6:	9907      	ldr	r1, [sp, #28]
    8ee8:	4618      	mov	r0, r3
    8eea:	f7ff f929 	bl	8140 <FlexCAN_IRQHandlerRxMB>
                }
            }

            /* Check mailbox completed transmission */
            if (FLEXCAN_MB_TX_BUSY == state->mbs[u32MbHandle].state)
    8eee:	9a05      	ldr	r2, [sp, #20]
    8ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8ef2:	011b      	lsls	r3, r3, #4
    8ef4:	4413      	add	r3, r2
    8ef6:	3304      	adds	r3, #4
    8ef8:	681b      	ldr	r3, [r3, #0]
    8efa:	2b02      	cmp	r3, #2
    8efc:	d105      	bne.n	8f0a <FlexCAN_IRQHandler+0xca>
            {
                FlexCAN_IRQHandlerTxMB(instance, mb_idx);
    8efe:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8f02:	9907      	ldr	r1, [sp, #28]
    8f04:	4618      	mov	r0, r3
    8f06:	f7ff fa09 	bl	831c <FlexCAN_IRQHandlerTxMB>
            }

            /* Check for spurious interrupt */
            if (FlexCAN_GetMsgBuffIntStatusFlag(base, mb_idx) != 0U)
    8f0a:	9907      	ldr	r1, [sp, #28]
    8f0c:	9806      	ldr	r0, [sp, #24]
    8f0e:	f7fe fdfe 	bl	7b0e <FlexCAN_GetMsgBuffIntStatusFlag>
    8f12:	4603      	mov	r3, r0
    8f14:	2b00      	cmp	r3, #0
    8f16:	d01a      	beq.n	8f4e <FlexCAN_IRQHandler+0x10e>
            {
                if (state->mbs[u32MbHandle].state == FLEXCAN_MB_IDLE)
    8f18:	9a05      	ldr	r2, [sp, #20]
    8f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8f1c:	011b      	lsls	r3, r3, #4
    8f1e:	4413      	add	r3, r2
    8f20:	3304      	adds	r3, #4
    8f22:	681b      	ldr	r3, [r3, #0]
    8f24:	2b00      	cmp	r3, #0
    8f26:	d112      	bne.n	8f4e <FlexCAN_IRQHandler+0x10e>
                {
                    /* In case of desynchronized status of the MB to avoid trapping in ISR
                    * clear the MB flag */
                    FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    8f28:	9907      	ldr	r1, [sp, #28]
    8f2a:	9806      	ldr	r0, [sp, #24]
    8f2c:	f7fe fc3e 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
            FlexCAN_ClearEnhancedRxFifoIntStatusFlag(base, FLEXCAN_IP_ENHANCED_RXFIFO_OVERFLOW);
            FlexCAN_ClearEnhancedRxFifoIntStatusFlag(base, FLEXCAN_IP_ENHANCED_RXFIFO_UNDERFLOW);
        }
    #endif /* End of (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
    }
}
    8f30:	e00d      	b.n	8f4e <FlexCAN_IRQHandler+0x10e>
        for (mb_idx = startMbIdx; mb_idx <= endMbIdx; mb_idx++)
    8f32:	9b02      	ldr	r3, [sp, #8]
    8f34:	9307      	str	r3, [sp, #28]
    8f36:	e006      	b.n	8f46 <FlexCAN_IRQHandler+0x106>
            FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    8f38:	9907      	ldr	r1, [sp, #28]
    8f3a:	9806      	ldr	r0, [sp, #24]
    8f3c:	f7fe fc36 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
        for (mb_idx = startMbIdx; mb_idx <= endMbIdx; mb_idx++)
    8f40:	9b07      	ldr	r3, [sp, #28]
    8f42:	3301      	adds	r3, #1
    8f44:	9307      	str	r3, [sp, #28]
    8f46:	9a07      	ldr	r2, [sp, #28]
    8f48:	9b01      	ldr	r3, [sp, #4]
    8f4a:	429a      	cmp	r2, r3
    8f4c:	d9f4      	bls.n	8f38 <FlexCAN_IRQHandler+0xf8>
}
    8f4e:	bf00      	nop
    8f50:	b00b      	add	sp, #44	; 0x2c
    8f52:	f85d fb04 	ldr.w	pc, [sp], #4
    8f56:	bf00      	nop
    8f58:	0000e584 	.word	0x0000e584
    8f5c:	1fff8fa0 	.word	0x1fff8fa0

00008f60 <FlexCAN_Ip_ClearErrorStatus>:
 *                 transmission of a CAN frame.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_ClearErrorStatus_Activity */
void FlexCAN_Ip_ClearErrorStatus(uint8 instance, uint32 error)
{
    8f60:	b084      	sub	sp, #16
    8f62:	4603      	mov	r3, r0
    8f64:	9100      	str	r1, [sp, #0]
    8f66:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8f6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8f6e:	4a05      	ldr	r2, [pc, #20]	; (8f84 <FlexCAN_Ip_ClearErrorStatus+0x24>)
    8f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f74:	9303      	str	r3, [sp, #12]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    base->ESR1 = error;
    8f76:	9b03      	ldr	r3, [sp, #12]
    8f78:	9a00      	ldr	r2, [sp, #0]
    8f7a:	621a      	str	r2, [r3, #32]
}
    8f7c:	bf00      	nop
    8f7e:	b004      	add	sp, #16
    8f80:	4770      	bx	lr
    8f82:	bf00      	nop
    8f84:	0000e584 	.word	0x0000e584

00008f88 <FlexCAN_Ip_GetErrorStatus>:
 *                 transmission of a CAN frame and some general status of the device.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetErrorStatus_Activity */
uint32 FlexCAN_Ip_GetErrorStatus(uint8 instance)
{
    8f88:	b084      	sub	sp, #16
    8f8a:	4603      	mov	r3, r0
    8f8c:	f88d 3007 	strb.w	r3, [sp, #7]

    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8f90:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8f94:	4a04      	ldr	r2, [pc, #16]	; (8fa8 <FlexCAN_Ip_GetErrorStatus+0x20>)
    8f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f9a:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    return (uint32)(base->ESR1);
    8f9c:	9b03      	ldr	r3, [sp, #12]
    8f9e:	6a1b      	ldr	r3, [r3, #32]
}
    8fa0:	4618      	mov	r0, r3
    8fa2:	b004      	add	sp, #16
    8fa4:	4770      	bx	lr
    8fa6:	bf00      	nop
    8fa8:	0000e584 	.word	0x0000e584

00008fac <FlexCAN_Ip_GetControllerTxErrorCounter>:
 *                 transmitted messages.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetControllerTxErrorCounter_Activity */
uint8 FlexCAN_Ip_GetControllerTxErrorCounter(uint8 instance)
{
    8fac:	b084      	sub	sp, #16
    8fae:	4603      	mov	r3, r0
    8fb0:	f88d 3007 	strb.w	r3, [sp, #7]

    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8fb4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8fb8:	4a04      	ldr	r2, [pc, #16]	; (8fcc <FlexCAN_Ip_GetControllerTxErrorCounter+0x20>)
    8fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8fbe:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    return (uint8)((base->ECR & FLEXCAN_ECR_TXERRCNT_MASK) >> FLEXCAN_ECR_TXERRCNT_SHIFT);
    8fc0:	9b03      	ldr	r3, [sp, #12]
    8fc2:	69db      	ldr	r3, [r3, #28]
    8fc4:	b2db      	uxtb	r3, r3
}
    8fc6:	4618      	mov	r0, r3
    8fc8:	b004      	add	sp, #16
    8fca:	4770      	bx	lr
    8fcc:	0000e584 	.word	0x0000e584

00008fd0 <FlexCAN_Ip_GetControllerRxErrorCounter>:
 *                 received messages.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetControllerRxErrorCounter_Activity */
uint8 FlexCAN_Ip_GetControllerRxErrorCounter(uint8 instance)
{
    8fd0:	b084      	sub	sp, #16
    8fd2:	4603      	mov	r3, r0
    8fd4:	f88d 3007 	strb.w	r3, [sp, #7]

    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    8fd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8fdc:	4a05      	ldr	r2, [pc, #20]	; (8ff4 <FlexCAN_Ip_GetControllerRxErrorCounter+0x24>)
    8fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8fe2:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    return (uint8)((base->ECR & FLEXCAN_ECR_RXERRCNT_MASK) >> FLEXCAN_ECR_RXERRCNT_SHIFT);
    8fe4:	9b03      	ldr	r3, [sp, #12]
    8fe6:	69db      	ldr	r3, [r3, #28]
    8fe8:	0a1b      	lsrs	r3, r3, #8
    8fea:	b2db      	uxtb	r3, r3
}
    8fec:	4618      	mov	r0, r3
    8fee:	b004      	add	sp, #16
    8ff0:	4770      	bx	lr
    8ff2:	bf00      	nop
    8ff4:	0000e584 	.word	0x0000e584

00008ff8 <FlexCAN_Error_IRQHandler>:
 * This is not a public API as it is called whenever an interrupt occurs.
 *
 *END**************************************************************************/
/* implements  CAN_X_ERROR_ISR_Activity */
void FlexCAN_Error_IRQHandler(uint8 instance)
{
    8ff8:	b510      	push	{r4, lr}
    8ffa:	b086      	sub	sp, #24
    8ffc:	4603      	mov	r3, r0
    8ffe:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9002:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9006:	4a29      	ldr	r2, [pc, #164]	; (90ac <FlexCAN_Error_IRQHandler+0xb4>)
    9008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    900c:	9304      	str	r3, [sp, #16]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    900e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9012:	4a27      	ldr	r2, [pc, #156]	; (90b0 <FlexCAN_Error_IRQHandler+0xb8>)
    9014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9018:	9303      	str	r3, [sp, #12]
    uint32 u32ErrStatus = 0U;
    901a:	2300      	movs	r3, #0
    901c:	9305      	str	r3, [sp, #20]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    /* Check if the instance initialized */
    if (NULL_PTR != state)
    901e:	9b03      	ldr	r3, [sp, #12]
    9020:	2b00      	cmp	r3, #0
    9022:	d03d      	beq.n	90a0 <FlexCAN_Error_IRQHandler+0xa8>
    {
        /* Get error status to get value updated */
        u32ErrStatus = pBase->ESR1;
    9024:	9b04      	ldr	r3, [sp, #16]
    9026:	6a1b      	ldr	r3, [r3, #32]
    9028:	9305      	str	r3, [sp, #20]

        /* Check spurious interrupt */
        if (((uint32)0U != (u32ErrStatus & ((uint32)FLEXCAN_ESR1_ERRINT_MASK))) && ((uint32)0U != (pBase->CTRL1 & ((uint32)FLEXCAN_CTRL1_ERRMSK_MASK))))
    902a:	9b05      	ldr	r3, [sp, #20]
    902c:	f003 0302 	and.w	r3, r3, #2
    9030:	2b00      	cmp	r3, #0
    9032:	d019      	beq.n	9068 <FlexCAN_Error_IRQHandler+0x70>
    9034:	9b04      	ldr	r3, [sp, #16]
    9036:	685b      	ldr	r3, [r3, #4]
    9038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    903c:	2b00      	cmp	r3, #0
    903e:	d013      	beq.n	9068 <FlexCAN_Error_IRQHandler+0x70>
        {
            pBase->ESR1 = FLEXCAN_ESR1_ERRINT_MASK;
    9040:	9b04      	ldr	r3, [sp, #16]
    9042:	2202      	movs	r2, #2
    9044:	621a      	str	r2, [r3, #32]
            /* Invoke callback */
            if (state->error_callback != NULL_PTR)
    9046:	9b03      	ldr	r3, [sp, #12]
    9048:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    904c:	2b00      	cmp	r3, #0
    904e:	d00b      	beq.n	9068 <FlexCAN_Error_IRQHandler+0x70>
            {
                state->error_callback(instance, FLEXCAN_EVENT_ERROR, u32ErrStatus, state);
    9050:	9b03      	ldr	r3, [sp, #12]
    9052:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    9056:	f89d 0007 	ldrb.w	r0, [sp, #7]
    905a:	9b03      	ldr	r3, [sp, #12]
    905c:	9a05      	ldr	r2, [sp, #20]
    905e:	2105      	movs	r1, #5
    9060:	47a0      	blx	r4
            #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
                /* Get error status to get value updated due to user may handle ESR1 register */
                u32ErrStatus = pBase->ESR1;
    9062:	9b04      	ldr	r3, [sp, #16]
    9064:	6a1b      	ldr	r3, [r3, #32]
    9066:	9305      	str	r3, [sp, #20]
            }
        }

    #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        /* Check if this is spurious interrupt */
        if (((uint32)0U != (u32ErrStatus & ((uint32)FLEXCAN_ESR1_ERRINT_FAST_MASK))) && ((uint32)0U != (pBase->CTRL2 & ((uint32)FLEXCAN_CTRL2_ERRMSK_FAST_MASK))))
    9068:	9b05      	ldr	r3, [sp, #20]
    906a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    906e:	2b00      	cmp	r3, #0
    9070:	d019      	beq.n	90a6 <FlexCAN_Error_IRQHandler+0xae>
    9072:	9b04      	ldr	r3, [sp, #16]
    9074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9076:	2b00      	cmp	r3, #0
    9078:	da15      	bge.n	90a6 <FlexCAN_Error_IRQHandler+0xae>
        {
            pBase->ESR1 = FLEXCAN_ESR1_ERRINT_FAST_MASK;
    907a:	9b04      	ldr	r3, [sp, #16]
    907c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    9080:	621a      	str	r2, [r3, #32]
            /* Invoke callback */
            if (state->error_callback != NULL_PTR)
    9082:	9b03      	ldr	r3, [sp, #12]
    9084:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    9088:	2b00      	cmp	r3, #0
    908a:	d00c      	beq.n	90a6 <FlexCAN_Error_IRQHandler+0xae>
            {
                state->error_callback(instance, FLEXCAN_EVENT_ERROR_FAST, u32ErrStatus, state);
    908c:	9b03      	ldr	r3, [sp, #12]
    908e:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    9092:	f89d 0007 	ldrb.w	r0, [sp, #7]
    9096:	9b03      	ldr	r3, [sp, #12]
    9098:	9a05      	ldr	r2, [sp, #20]
    909a:	2106      	movs	r1, #6
    909c:	47a0      	blx	r4
    }
    else
    {
        (pBase->ESR1) = FLEXCAN_IP_ERROR_INT;
    }
}
    909e:	e002      	b.n	90a6 <FlexCAN_Error_IRQHandler+0xae>
        (pBase->ESR1) = FLEXCAN_IP_ERROR_INT;
    90a0:	9b04      	ldr	r3, [sp, #16]
    90a2:	4a04      	ldr	r2, [pc, #16]	; (90b4 <FlexCAN_Error_IRQHandler+0xbc>)
    90a4:	621a      	str	r2, [r3, #32]
}
    90a6:	bf00      	nop
    90a8:	b006      	add	sp, #24
    90aa:	bd10      	pop	{r4, pc}
    90ac:	0000e584 	.word	0x0000e584
    90b0:	1fff8fa0 	.word	0x1fff8fa0
    90b4:	00300002 	.word	0x00300002

000090b8 <FlexCAN_BusOff_IRQHandler>:
 * This is not a public API as it is called whenever an interrupt occurs.
 *
 *END**************************************************************************/
/* implements CAN_X_BUSOFF_ISR_Activity */
void FlexCAN_BusOff_IRQHandler(uint8 instance)
{
    90b8:	b510      	push	{r4, lr}
    90ba:	b086      	sub	sp, #24
    90bc:	4603      	mov	r3, r0
    90be:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    90c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    90c6:	4a3a      	ldr	r2, [pc, #232]	; (91b0 <FlexCAN_BusOff_IRQHandler+0xf8>)
    90c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    90cc:	9304      	str	r3, [sp, #16]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    90ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
    90d2:	4a38      	ldr	r2, [pc, #224]	; (91b4 <FlexCAN_BusOff_IRQHandler+0xfc>)
    90d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    90d8:	9303      	str	r3, [sp, #12]
    uint32 u32ErrStatus = 0U;
    90da:	2300      	movs	r3, #0
    90dc:	9305      	str	r3, [sp, #20]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    /* Check If Driver initialized */
    if (NULL_PTR != state)
    90de:	9b03      	ldr	r3, [sp, #12]
    90e0:	2b00      	cmp	r3, #0
    90e2:	d05f      	beq.n	91a4 <FlexCAN_BusOff_IRQHandler+0xec>
    {
        /* Get error status to get value updated */
        u32ErrStatus = base->ESR1;
    90e4:	9b04      	ldr	r3, [sp, #16]
    90e6:	6a1b      	ldr	r3, [r3, #32]
    90e8:	9305      	str	r3, [sp, #20]

        /* Check spurious interrupt */
        if (((uint32)0U != (u32ErrStatus & ((uint32)FLEXCAN_ESR1_TWRNINT_MASK))) && (0U != (base->CTRL1 & ((uint32)FLEXCAN_CTRL1_TWRNMSK_MASK))))
    90ea:	9b05      	ldr	r3, [sp, #20]
    90ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    90f0:	2b00      	cmp	r3, #0
    90f2:	d01a      	beq.n	912a <FlexCAN_BusOff_IRQHandler+0x72>
    90f4:	9b04      	ldr	r3, [sp, #16]
    90f6:	685b      	ldr	r3, [r3, #4]
    90f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    90fc:	2b00      	cmp	r3, #0
    90fe:	d014      	beq.n	912a <FlexCAN_BusOff_IRQHandler+0x72>
        {
            base->ESR1 = FLEXCAN_ESR1_TWRNINT_MASK;
    9100:	9b04      	ldr	r3, [sp, #16]
    9102:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    9106:	621a      	str	r2, [r3, #32]
            /* Invoke callback */
            if (state->error_callback != NULL_PTR)
    9108:	9b03      	ldr	r3, [sp, #12]
    910a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    910e:	2b00      	cmp	r3, #0
    9110:	d00b      	beq.n	912a <FlexCAN_BusOff_IRQHandler+0x72>
            {
                state->error_callback(instance, FLEXCAN_EVENT_TX_WARNING, u32ErrStatus, state);
    9112:	9b03      	ldr	r3, [sp, #12]
    9114:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    9118:	f89d 0007 	ldrb.w	r0, [sp, #7]
    911c:	9b03      	ldr	r3, [sp, #12]
    911e:	9a05      	ldr	r2, [sp, #20]
    9120:	2109      	movs	r1, #9
    9122:	47a0      	blx	r4
                /* Get error status to get value updated due to user may handle ESR1 register */
                u32ErrStatus = base->ESR1;
    9124:	9b04      	ldr	r3, [sp, #16]
    9126:	6a1b      	ldr	r3, [r3, #32]
    9128:	9305      	str	r3, [sp, #20]
            }
        }

        /* Check spurious interrupt */
        if (((uint32)0U != (u32ErrStatus & ((uint32)FLEXCAN_ESR1_RWRNINT_MASK))) && (0U != (base->CTRL1 & ((uint32)FLEXCAN_CTRL1_RWRNMSK_MASK))))
    912a:	9b05      	ldr	r3, [sp, #20]
    912c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    9130:	2b00      	cmp	r3, #0
    9132:	d01a      	beq.n	916a <FlexCAN_BusOff_IRQHandler+0xb2>
    9134:	9b04      	ldr	r3, [sp, #16]
    9136:	685b      	ldr	r3, [r3, #4]
    9138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    913c:	2b00      	cmp	r3, #0
    913e:	d014      	beq.n	916a <FlexCAN_BusOff_IRQHandler+0xb2>
        {
            base->ESR1 = FLEXCAN_ESR1_RWRNINT_MASK;
    9140:	9b04      	ldr	r3, [sp, #16]
    9142:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    9146:	621a      	str	r2, [r3, #32]
            /* Invoke callback */
            if (state->error_callback != NULL_PTR)
    9148:	9b03      	ldr	r3, [sp, #12]
    914a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    914e:	2b00      	cmp	r3, #0
    9150:	d00b      	beq.n	916a <FlexCAN_BusOff_IRQHandler+0xb2>
            {
                state->error_callback(instance, FLEXCAN_EVENT_RX_WARNING, u32ErrStatus, state);
    9152:	9b03      	ldr	r3, [sp, #12]
    9154:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    9158:	f89d 0007 	ldrb.w	r0, [sp, #7]
    915c:	9b03      	ldr	r3, [sp, #12]
    915e:	9a05      	ldr	r2, [sp, #20]
    9160:	2108      	movs	r1, #8
    9162:	47a0      	blx	r4
                /* Get error status to get value updated due to user may handle ESR1 register */
                u32ErrStatus = base->ESR1;
    9164:	9b04      	ldr	r3, [sp, #16]
    9166:	6a1b      	ldr	r3, [r3, #32]
    9168:	9305      	str	r3, [sp, #20]
            }
        }

        /* Check spurious interrupt */
        if (((uint32)0U != (u32ErrStatus & ((uint32)FLEXCAN_ESR1_BOFFINT_MASK))) && ((uint32)0U != (base->CTRL1 & ((uint32)FLEXCAN_CTRL1_BOFFMSK_MASK))))
    916a:	9b05      	ldr	r3, [sp, #20]
    916c:	f003 0304 	and.w	r3, r3, #4
    9170:	2b00      	cmp	r3, #0
    9172:	d01a      	beq.n	91aa <FlexCAN_BusOff_IRQHandler+0xf2>
    9174:	9b04      	ldr	r3, [sp, #16]
    9176:	685b      	ldr	r3, [r3, #4]
    9178:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    917c:	2b00      	cmp	r3, #0
    917e:	d014      	beq.n	91aa <FlexCAN_BusOff_IRQHandler+0xf2>
        {
            base->ESR1 = FLEXCAN_ESR1_BOFFINT_MASK;
    9180:	9b04      	ldr	r3, [sp, #16]
    9182:	2204      	movs	r2, #4
    9184:	621a      	str	r2, [r3, #32]
            /* Invoke callback */
            if (state->error_callback != NULL_PTR)
    9186:	9b03      	ldr	r3, [sp, #12]
    9188:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    918c:	2b00      	cmp	r3, #0
    918e:	d00c      	beq.n	91aa <FlexCAN_BusOff_IRQHandler+0xf2>
            {
                state->error_callback(instance, FLEXCAN_EVENT_BUSOFF, u32ErrStatus, state);
    9190:	9b03      	ldr	r3, [sp, #12]
    9192:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    9196:	f89d 0007 	ldrb.w	r0, [sp, #7]
    919a:	9b03      	ldr	r3, [sp, #12]
    919c:	9a05      	ldr	r2, [sp, #20]
    919e:	2107      	movs	r1, #7
    91a0:	47a0      	blx	r4
    }
    else
    {
        base->ESR1 = FLEXCAN_IP_BUS_OFF_INT;
    }
}
    91a2:	e002      	b.n	91aa <FlexCAN_BusOff_IRQHandler+0xf2>
        base->ESR1 = FLEXCAN_IP_BUS_OFF_INT;
    91a4:	9b04      	ldr	r3, [sp, #16]
    91a6:	4a04      	ldr	r2, [pc, #16]	; (91b8 <FlexCAN_BusOff_IRQHandler+0x100>)
    91a8:	621a      	str	r2, [r3, #32]
}
    91aa:	bf00      	nop
    91ac:	b006      	add	sp, #24
    91ae:	bd10      	pop	{r4, pc}
    91b0:	0000e584 	.word	0x0000e584
    91b4:	1fff8fa0 	.word	0x1fff8fa0
    91b8:	000b0004 	.word	0x000b0004

000091bc <FlexCAN_Ip_SendBlocking>:
                                              const Flexcan_Ip_DataInfoType * tx_info,
                                              uint32 msg_id,
                                              const uint8 * mb_data,
                                              uint32 timeout_ms
                                             )
{
    91bc:	b500      	push	{lr}
    91be:	b091      	sub	sp, #68	; 0x44
    91c0:	9204      	str	r2, [sp, #16]
    91c2:	9303      	str	r3, [sp, #12]
    91c4:	4603      	mov	r3, r0
    91c6:	f88d 3017 	strb.w	r3, [sp, #23]
    91ca:	460b      	mov	r3, r1
    91cc:	f88d 3016 	strb.w	r3, [sp, #22]
    Flexcan_Ip_StatusType result;
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    91d0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    91d4:	4a5f      	ldr	r2, [pc, #380]	; (9354 <FlexCAN_Ip_SendBlocking+0x198>)
    91d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    91da:	930d      	str	r3, [sp, #52]	; 0x34
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    91dc:	f89d 3017 	ldrb.w	r3, [sp, #23]
    91e0:	4a5d      	ldr	r2, [pc, #372]	; (9358 <FlexCAN_Ip_SendBlocking+0x19c>)
    91e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    91e6:	930c      	str	r3, [sp, #48]	; 0x30

    uint32 timeStart = 0U;
    91e8:	2300      	movs	r3, #0
    91ea:	9307      	str	r3, [sp, #28]
    uint32 timeElapsed = 0U;
    91ec:	2300      	movs	r3, #0
    91ee:	930e      	str	r3, [sp, #56]	; 0x38
    uint32 mS2Ticks = OsIf_MicrosToTicks((timeout_ms * 1000U), FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    91f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    91f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    91f6:	fb02 f303 	mul.w	r3, r2, r3
    91fa:	2100      	movs	r1, #0
    91fc:	4618      	mov	r0, r3
    91fe:	f7f7 ff7f 	bl	1100 <OsIf_MicrosToTicks>
    9202:	900b      	str	r0, [sp, #44]	; 0x2c
    uint32 uS2Ticks = 0U;
    9204:	2300      	movs	r3, #0
    9206:	930a      	str	r3, [sp, #40]	; 0x28
    uint32 flexcan_mb_config = 0;
    9208:	2300      	movs	r3, #0
    920a:	9309      	str	r3, [sp, #36]	; 0x24

    volatile uint32 * flexcan_mb = NULL_PTR;
    920c:	2300      	movs	r3, #0
    920e:	9308      	str	r3, [sp, #32]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(tx_info != NULL_PTR);
#endif

    result = FlexCAN_StartSendData(instance, mb_idx, tx_info, msg_id, mb_data);
    9210:	f89d 1016 	ldrb.w	r1, [sp, #22]
    9214:	f89d 0017 	ldrb.w	r0, [sp, #23]
    9218:	9b12      	ldr	r3, [sp, #72]	; 0x48
    921a:	9300      	str	r3, [sp, #0]
    921c:	9b03      	ldr	r3, [sp, #12]
    921e:	9a04      	ldr	r2, [sp, #16]
    9220:	f7fe feaa 	bl	7f78 <FlexCAN_StartSendData>
    9224:	900f      	str	r0, [sp, #60]	; 0x3c

    if (FLEXCAN_STATUS_SUCCESS == result)
    9226:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9228:	2b00      	cmp	r3, #0
    922a:	f040 808d 	bne.w	9348 <FlexCAN_Ip_SendBlocking+0x18c>
    {
        timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    922e:	2000      	movs	r0, #0
    9230:	f7f7 ff1a 	bl	1068 <OsIf_GetCounter>
    9234:	4603      	mov	r3, r0
    9236:	9307      	str	r3, [sp, #28]
        while (FlexCAN_GetBuffStatusFlag(base, mb_idx) != 1U)
    9238:	e00f      	b.n	925a <FlexCAN_Ip_SendBlocking+0x9e>
        {
            timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    923a:	ab07      	add	r3, sp, #28
    923c:	2100      	movs	r1, #0
    923e:	4618      	mov	r0, r3
    9240:	f7f7 ff2b 	bl	109a <OsIf_GetElapsed>
    9244:	4602      	mov	r2, r0
    9246:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9248:	4413      	add	r3, r2
    924a:	930e      	str	r3, [sp, #56]	; 0x38
            if (timeElapsed >= mS2Ticks)
    924c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    924e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    9250:	429a      	cmp	r2, r3
    9252:	d302      	bcc.n	925a <FlexCAN_Ip_SendBlocking+0x9e>
            {
                result = FLEXCAN_STATUS_TIMEOUT;
    9254:	2303      	movs	r3, #3
    9256:	930f      	str	r3, [sp, #60]	; 0x3c
                break;
    9258:	e008      	b.n	926c <FlexCAN_Ip_SendBlocking+0xb0>
        while (FlexCAN_GetBuffStatusFlag(base, mb_idx) != 1U)
    925a:	f89d 3016 	ldrb.w	r3, [sp, #22]
    925e:	4619      	mov	r1, r3
    9260:	980d      	ldr	r0, [sp, #52]	; 0x34
    9262:	f7fe fab6 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9266:	4603      	mov	r3, r0
    9268:	2b01      	cmp	r3, #1
    926a:	d1e6      	bne.n	923a <FlexCAN_Ip_SendBlocking+0x7e>
            }
        }

        if ((FLEXCAN_STATUS_TIMEOUT == result) && (state->mbs[mb_idx].state != FLEXCAN_MB_IDLE))
    926c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    926e:	2b03      	cmp	r3, #3
    9270:	d15c      	bne.n	932c <FlexCAN_Ip_SendBlocking+0x170>
    9272:	f89d 3016 	ldrb.w	r3, [sp, #22]
    9276:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9278:	011b      	lsls	r3, r3, #4
    927a:	4413      	add	r3, r2
    927c:	3304      	adds	r3, #4
    927e:	681b      	ldr	r3, [r3, #0]
    9280:	2b00      	cmp	r3, #0
    9282:	d053      	beq.n	932c <FlexCAN_Ip_SendBlocking+0x170>
        {
                /* Clear message buffer flag */
                FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    9284:	f89d 3016 	ldrb.w	r3, [sp, #22]
    9288:	4619      	mov	r1, r3
    928a:	980d      	ldr	r0, [sp, #52]	; 0x34
    928c:	f7fe fa8e 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
                flexcan_mb = FlexCAN_GetMsgBuffRegion(base, mb_idx);
    9290:	f89d 3016 	ldrb.w	r3, [sp, #22]
    9294:	4619      	mov	r1, r3
    9296:	980d      	ldr	r0, [sp, #52]	; 0x34
    9298:	f001 f968 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    929c:	9008      	str	r0, [sp, #32]
                flexcan_mb_config = * flexcan_mb;
    929e:	9b08      	ldr	r3, [sp, #32]
    92a0:	681b      	ldr	r3, [r3, #0]
    92a2:	9309      	str	r3, [sp, #36]	; 0x24
                /* Reset the code */
                flexcan_mb_config &= (uint32)(~FLEXCAN_IP_CS_CODE_MASK);
    92a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    92a6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    92aa:	9309      	str	r3, [sp, #36]	; 0x24
                flexcan_mb_config |= ((uint32)(((uint32)FLEXCAN_TX_ABORT & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK);
    92ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    92ae:	f043 6310 	orr.w	r3, r3, #150994944	; 0x9000000
    92b2:	9309      	str	r3, [sp, #36]	; 0x24
                *flexcan_mb = flexcan_mb_config;
    92b4:	9b08      	ldr	r3, [sp, #32]
    92b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    92b8:	601a      	str	r2, [r3, #0]

                /* Wait to finish abort operation */
                uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    92ba:	2100      	movs	r1, #0
    92bc:	4827      	ldr	r0, [pc, #156]	; (935c <FlexCAN_Ip_SendBlocking+0x1a0>)
    92be:	f7f7 ff1f 	bl	1100 <OsIf_MicrosToTicks>
    92c2:	900a      	str	r0, [sp, #40]	; 0x28
                timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    92c4:	2000      	movs	r0, #0
    92c6:	f7f7 fecf 	bl	1068 <OsIf_GetCounter>
    92ca:	4603      	mov	r3, r0
    92cc:	9307      	str	r3, [sp, #28]
                 timeElapsed = 0U;
    92ce:	2300      	movs	r3, #0
    92d0:	930e      	str	r3, [sp, #56]	; 0x38
                while (0U == FlexCAN_GetBuffStatusFlag(base, mb_idx))
    92d2:	e00f      	b.n	92f4 <FlexCAN_Ip_SendBlocking+0x138>
                {
                    timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    92d4:	ab07      	add	r3, sp, #28
    92d6:	2100      	movs	r1, #0
    92d8:	4618      	mov	r0, r3
    92da:	f7f7 fede 	bl	109a <OsIf_GetElapsed>
    92de:	4602      	mov	r2, r0
    92e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    92e2:	4413      	add	r3, r2
    92e4:	930e      	str	r3, [sp, #56]	; 0x38
                    if (timeElapsed >= uS2Ticks)
    92e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    92e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    92ea:	429a      	cmp	r2, r3
    92ec:	d302      	bcc.n	92f4 <FlexCAN_Ip_SendBlocking+0x138>
                    {
                        result = FLEXCAN_STATUS_TIMEOUT;
    92ee:	2303      	movs	r3, #3
    92f0:	930f      	str	r3, [sp, #60]	; 0x3c
                        break;
    92f2:	e008      	b.n	9306 <FlexCAN_Ip_SendBlocking+0x14a>
                while (0U == FlexCAN_GetBuffStatusFlag(base, mb_idx))
    92f4:	f89d 3016 	ldrb.w	r3, [sp, #22]
    92f8:	4619      	mov	r1, r3
    92fa:	980d      	ldr	r0, [sp, #52]	; 0x34
    92fc:	f7fe fa69 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9300:	4603      	mov	r3, r0
    9302:	2b00      	cmp	r3, #0
    9304:	d0e6      	beq.n	92d4 <FlexCAN_Ip_SendBlocking+0x118>
                    }
                }

                flexcan_mb_config = *flexcan_mb;
    9306:	9b08      	ldr	r3, [sp, #32]
    9308:	681b      	ldr	r3, [r3, #0]
    930a:	9309      	str	r3, [sp, #36]	; 0x24
                /* Check if the MBs have been safely Inactivated */
                if ((uint32)FLEXCAN_TX_INACTIVE == ((flexcan_mb_config & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    930c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    930e:	0e1b      	lsrs	r3, r3, #24
    9310:	f003 030f 	and.w	r3, r3, #15
    9314:	2b08      	cmp	r3, #8
    9316:	d101      	bne.n	931c <FlexCAN_Ip_SendBlocking+0x160>
                {
                    /* Transmission have occurred */
                    result = FLEXCAN_STATUS_SUCCESS;
    9318:	2300      	movs	r3, #0
    931a:	930f      	str	r3, [sp, #60]	; 0x3c
                }

                if ((uint32)FLEXCAN_TX_ABORT == ((flexcan_mb_config & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    931c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    931e:	0e1b      	lsrs	r3, r3, #24
    9320:	f003 030f 	and.w	r3, r3, #15
    9324:	2b09      	cmp	r3, #9
    9326:	d101      	bne.n	932c <FlexCAN_Ip_SendBlocking+0x170>
                {
                    /* Transmission have been aborted */
                    result = FLEXCAN_STATUS_TIMEOUT;
    9328:	2303      	movs	r3, #3
    932a:	930f      	str	r3, [sp, #60]	; 0x3c
                }
        }

        /* Clear message buffer flag */
        FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    932c:	f89d 3016 	ldrb.w	r3, [sp, #22]
    9330:	4619      	mov	r1, r3
    9332:	980d      	ldr	r0, [sp, #52]	; 0x34
    9334:	f7fe fa3a 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>

        state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    9338:	f89d 3016 	ldrb.w	r3, [sp, #22]
    933c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    933e:	011b      	lsls	r3, r3, #4
    9340:	4413      	add	r3, r2
    9342:	3304      	adds	r3, #4
    9344:	2200      	movs	r2, #0
    9346:	601a      	str	r2, [r3, #0]
    }
    return result;
    9348:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
}
    934a:	4618      	mov	r0, r3
    934c:	b011      	add	sp, #68	; 0x44
    934e:	f85d fb04 	ldr.w	pc, [sp], #4
    9352:	bf00      	nop
    9354:	0000e584 	.word	0x0000e584
    9358:	1fff8fa0 	.word	0x1fff8fa0
    935c:	000f4240 	.word	0x000f4240

00009360 <FlexCAN_Ip_SetRxMbGlobalMask_Privileged>:
 *
 *END**************************************************************************/

/* implements FlexCAN_Ip_SetRxMbGlobalMask_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxMbGlobalMask_Privileged(uint8 instance, uint32 mask)
{
    9360:	b500      	push	{lr}
    9362:	b087      	sub	sp, #28
    9364:	4603      	mov	r3, r0
    9366:	9100      	str	r1, [sp, #0]
    9368:	f88d 3007 	strb.w	r3, [sp, #7]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    936c:	2300      	movs	r3, #0
    936e:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9370:	2300      	movs	r3, #0
    9372:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9374:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9378:	4a1c      	ldr	r2, [pc, #112]	; (93ec <FlexCAN_Ip_SetRxMbGlobalMask_Privileged+0x8c>)
    937a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    937e:	9303      	str	r3, [sp, #12]
#endif

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    9380:	9803      	ldr	r0, [sp, #12]
    9382:	f7fe f9b9 	bl	76f8 <FlexCAN_IsEnabled>
    9386:	4603      	mov	r3, r0
    9388:	2b00      	cmp	r3, #0
    938a:	bf14      	ite	ne
    938c:	2301      	movne	r3, #1
    938e:	2300      	moveq	r3, #0
    9390:	b2db      	uxtb	r3, r3
    9392:	f083 0301 	eor.w	r3, r3, #1
    9396:	b2db      	uxtb	r3, r3
    9398:	f88d 300b 	strb.w	r3, [sp, #11]
    939c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    93a0:	f003 0301 	and.w	r3, r3, #1
    93a4:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    93a8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    93ac:	2b00      	cmp	r3, #0
    93ae:	d003      	beq.n	93b8 <FlexCAN_Ip_SetRxMbGlobalMask_Privileged+0x58>
    {
        result = FlexCAN_Enable(pBase);
    93b0:	9803      	ldr	r0, [sp, #12]
    93b2:	f001 f9c3 	bl	a73c <FlexCAN_Enable>
    93b6:	9005      	str	r0, [sp, #20]
    if ((FALSE == freeze) && (FLEXCAN_STATUS_SUCCESS == result))
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    93b8:	9b05      	ldr	r3, [sp, #20]
    93ba:	2b00      	cmp	r3, #0
    93bc:	d103      	bne.n	93c6 <FlexCAN_Ip_SetRxMbGlobalMask_Privileged+0x66>
    {
        FlexCAN_SetRxMsgBuffGlobalMask(pBase, mask);
    93be:	9900      	ldr	r1, [sp, #0]
    93c0:	9803      	ldr	r0, [sp, #12]
    93c2:	f7fe fbc3 	bl	7b4c <FlexCAN_SetRxMsgBuffGlobalMask>
    }

    if (TRUE == disabled)
    93c6:	f89d 300b 	ldrb.w	r3, [sp, #11]
    93ca:	2b00      	cmp	r3, #0
    93cc:	d008      	beq.n	93e0 <FlexCAN_Ip_SetRxMbGlobalMask_Privileged+0x80>
    {
        status = FlexCAN_Disable(pBase);
    93ce:	9803      	ldr	r0, [sp, #12]
    93d0:	f001 fa32 	bl	a838 <FlexCAN_Disable>
    93d4:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    93d6:	9b04      	ldr	r3, [sp, #16]
    93d8:	2b00      	cmp	r3, #0
    93da:	d001      	beq.n	93e0 <FlexCAN_Ip_SetRxMbGlobalMask_Privileged+0x80>
        {
            result = status;
    93dc:	9b04      	ldr	r3, [sp, #16]
    93de:	9305      	str	r3, [sp, #20]
        }
    }
    return result;
    93e0:	9b05      	ldr	r3, [sp, #20]
}
    93e2:	4618      	mov	r0, r3
    93e4:	b007      	add	sp, #28
    93e6:	f85d fb04 	ldr.w	pc, [sp], #4
    93ea:	bf00      	nop
    93ec:	0000e584 	.word	0x0000e584

000093f0 <FlexCAN_Ip_EnterFreezeMode_Privileged>:
 * Description   : Enter Driver In freeze Mode.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_EnterFreezeMode_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_EnterFreezeMode_Privileged(uint8 instance)
{
    93f0:	b500      	push	{lr}
    93f2:	b085      	sub	sp, #20
    93f4:	4603      	mov	r3, r0
    93f6:	f88d 3007 	strb.w	r3, [sp, #7]
        FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    93fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    93fe:	4a06      	ldr	r2, [pc, #24]	; (9418 <FlexCAN_Ip_EnterFreezeMode_Privileged+0x28>)
    9400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9404:	9303      	str	r3, [sp, #12]
        return FlexCAN_EnterFreezeMode(base);
    9406:	9803      	ldr	r0, [sp, #12]
    9408:	f001 f94c 	bl	a6a4 <FlexCAN_EnterFreezeMode>
    940c:	4603      	mov	r3, r0
}
    940e:	4618      	mov	r0, r3
    9410:	b005      	add	sp, #20
    9412:	f85d fb04 	ldr.w	pc, [sp], #4
    9416:	bf00      	nop
    9418:	0000e584 	.word	0x0000e584

0000941c <FlexCAN_Ip_ExitFreezeMode_Privileged>:
 * Description   : Exit Driver from freeze Mode.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_ExitFreezeMode_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_ExitFreezeMode_Privileged(uint8 instance)
{
    941c:	b500      	push	{lr}
    941e:	b085      	sub	sp, #20
    9420:	4603      	mov	r3, r0
    9422:	f88d 3007 	strb.w	r3, [sp, #7]
        FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    9426:	f89d 3007 	ldrb.w	r3, [sp, #7]
    942a:	4a06      	ldr	r2, [pc, #24]	; (9444 <FlexCAN_Ip_ExitFreezeMode_Privileged+0x28>)
    942c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9430:	9303      	str	r3, [sp, #12]
        return FlexCAN_ExitFreezeMode(base);
    9432:	9803      	ldr	r0, [sp, #12]
    9434:	f001 f9be 	bl	a7b4 <FlexCAN_ExitFreezeMode>
    9438:	4603      	mov	r3, r0
}
    943a:	4618      	mov	r0, r3
    943c:	b005      	add	sp, #20
    943e:	f85d fb04 	ldr.w	pc, [sp], #4
    9442:	bf00      	nop
    9444:	0000e584 	.word	0x0000e584

00009448 <FlexCAN_Ip_SetRxIndividualMask_Privileged>:
 * Description   : Set Rx individual mask as absolute value provided by mask parameter
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetRxIndividualMask_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxIndividualMask_Privileged(uint8 instance, uint8 mb_idx, uint32 mask)
{
    9448:	b500      	push	{lr}
    944a:	b087      	sub	sp, #28
    944c:	4603      	mov	r3, r0
    944e:	9200      	str	r2, [sp, #0]
    9450:	f88d 3007 	strb.w	r3, [sp, #7]
    9454:	460b      	mov	r3, r1
    9456:	f88d 3006 	strb.w	r3, [sp, #6]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    945a:	2300      	movs	r3, #0
    945c:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    945e:	2300      	movs	r3, #0
    9460:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9462:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9466:	4a1e      	ldr	r2, [pc, #120]	; (94e0 <FlexCAN_Ip_SetRxIndividualMask_Privileged+0x98>)
    9468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    946c:	9303      	str	r3, [sp, #12]
    }
    else
    {
#endif

    boolean disabled = !FlexCAN_IsEnabled(pBase);
    946e:	9803      	ldr	r0, [sp, #12]
    9470:	f7fe f942 	bl	76f8 <FlexCAN_IsEnabled>
    9474:	4603      	mov	r3, r0
    9476:	2b00      	cmp	r3, #0
    9478:	bf14      	ite	ne
    947a:	2301      	movne	r3, #1
    947c:	2300      	moveq	r3, #0
    947e:	b2db      	uxtb	r3, r3
    9480:	f083 0301 	eor.w	r3, r3, #1
    9484:	b2db      	uxtb	r3, r3
    9486:	f88d 300b 	strb.w	r3, [sp, #11]
    948a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    948e:	f003 0301 	and.w	r3, r3, #1
    9492:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    9496:	f89d 300b 	ldrb.w	r3, [sp, #11]
    949a:	2b00      	cmp	r3, #0
    949c:	d003      	beq.n	94a6 <FlexCAN_Ip_SetRxIndividualMask_Privileged+0x5e>
    {
        result = FlexCAN_Enable(pBase);
    949e:	9803      	ldr	r0, [sp, #12]
    94a0:	f001 f94c 	bl	a73c <FlexCAN_Enable>
    94a4:	9005      	str	r0, [sp, #20]
    if ((FALSE == freeze) && (FLEXCAN_STATUS_SUCCESS == result))
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    94a6:	9b05      	ldr	r3, [sp, #20]
    94a8:	2b00      	cmp	r3, #0
    94aa:	d106      	bne.n	94ba <FlexCAN_Ip_SetRxIndividualMask_Privileged+0x72>
    {
        FlexCAN_SetRxIndividualMask(pBase, mb_idx, mask);
    94ac:	f89d 3006 	ldrb.w	r3, [sp, #6]
    94b0:	9a00      	ldr	r2, [sp, #0]
    94b2:	4619      	mov	r1, r3
    94b4:	9803      	ldr	r0, [sp, #12]
    94b6:	f7fe fb52 	bl	7b5e <FlexCAN_SetRxIndividualMask>
    }

    if (TRUE == disabled)
    94ba:	f89d 300b 	ldrb.w	r3, [sp, #11]
    94be:	2b00      	cmp	r3, #0
    94c0:	d008      	beq.n	94d4 <FlexCAN_Ip_SetRxIndividualMask_Privileged+0x8c>
    {
        status = FlexCAN_Disable(pBase);
    94c2:	9803      	ldr	r0, [sp, #12]
    94c4:	f001 f9b8 	bl	a838 <FlexCAN_Disable>
    94c8:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    94ca:	9b04      	ldr	r3, [sp, #16]
    94cc:	2b00      	cmp	r3, #0
    94ce:	d001      	beq.n	94d4 <FlexCAN_Ip_SetRxIndividualMask_Privileged+0x8c>
        {
            result = status;
    94d0:	9b04      	ldr	r3, [sp, #16]
    94d2:	9305      	str	r3, [sp, #20]
        }
    }
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    }
#endif
    return result;
    94d4:	9b05      	ldr	r3, [sp, #20]
}
    94d6:	4618      	mov	r0, r3
    94d8:	b007      	add	sp, #28
    94da:	f85d fb04 	ldr.w	pc, [sp], #4
    94de:	bf00      	nop
    94e0:	0000e584 	.word	0x0000e584

000094e4 <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged>:
 * Description   : Set RxFifo Global Mask.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetRxFifoGlobalMask_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxFifoGlobalMask_Privileged(uint8 instance, uint32 mask)
{
    94e4:	b500      	push	{lr}
    94e6:	b087      	sub	sp, #28
    94e8:	4603      	mov	r3, r0
    94ea:	9100      	str	r1, [sp, #0]
    94ec:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    94f0:	2300      	movs	r3, #0
    94f2:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    94f4:	2300      	movs	r3, #0
    94f6:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    94f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    94fc:	4a1c      	ldr	r2, [pc, #112]	; (9570 <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged+0x8c>)
    94fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9502:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    9504:	9803      	ldr	r0, [sp, #12]
    9506:	f7fe f8f7 	bl	76f8 <FlexCAN_IsEnabled>
    950a:	4603      	mov	r3, r0
    950c:	2b00      	cmp	r3, #0
    950e:	bf14      	ite	ne
    9510:	2301      	movne	r3, #1
    9512:	2300      	moveq	r3, #0
    9514:	b2db      	uxtb	r3, r3
    9516:	f083 0301 	eor.w	r3, r3, #1
    951a:	b2db      	uxtb	r3, r3
    951c:	f88d 300b 	strb.w	r3, [sp, #11]
    9520:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9524:	f003 0301 	and.w	r3, r3, #1
    9528:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    952c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9530:	2b00      	cmp	r3, #0
    9532:	d003      	beq.n	953c <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged+0x58>
    {
        result = FlexCAN_Enable(pBase);
    9534:	9803      	ldr	r0, [sp, #12]
    9536:	f001 f901 	bl	a73c <FlexCAN_Enable>
    953a:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    953c:	9b05      	ldr	r3, [sp, #20]
    953e:	2b00      	cmp	r3, #0
    9540:	d103      	bne.n	954a <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged+0x66>
    {
        FlexCAN_SetRxFifoGlobalMask(pBase, mask);
    9542:	9900      	ldr	r1, [sp, #0]
    9544:	9803      	ldr	r0, [sp, #12]
    9546:	f7fe f8a7 	bl	7698 <FlexCAN_SetRxFifoGlobalMask>
    }

    if (TRUE == disabled)
    954a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    954e:	2b00      	cmp	r3, #0
    9550:	d008      	beq.n	9564 <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged+0x80>
    {
        status = FlexCAN_Disable(pBase);
    9552:	9803      	ldr	r0, [sp, #12]
    9554:	f001 f970 	bl	a838 <FlexCAN_Disable>
    9558:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    955a:	9b04      	ldr	r3, [sp, #16]
    955c:	2b00      	cmp	r3, #0
    955e:	d001      	beq.n	9564 <FlexCAN_Ip_SetRxFifoGlobalMask_Privileged+0x80>
        {
            result = status;
    9560:	9b04      	ldr	r3, [sp, #16]
    9562:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    9564:	9b05      	ldr	r3, [sp, #20]
}
    9566:	4618      	mov	r0, r3
    9568:	b007      	add	sp, #28
    956a:	f85d fb04 	ldr.w	pc, [sp], #4
    956e:	bf00      	nop
    9570:	0000e584 	.word	0x0000e584

00009574 <FlexCAN_Ip_Deinit_Privileged>:
 * This function will disable all FlexCAN interrupts, and disable the FlexCAN.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_Deinit_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_Deinit_Privileged(uint8 instance)
{
    9574:	b500      	push	{lr}
    9576:	b085      	sub	sp, #20
    9578:	4603      	mov	r3, r0
    957a:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    957e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9582:	4a0e      	ldr	r2, [pc, #56]	; (95bc <FlexCAN_Ip_Deinit_Privileged+0x48>)
    9584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9588:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    /* Enter Freeze Mode Required before to enter Disabled Mode */
    result = FlexCAN_EnterFreezeMode(base);
    958a:	9803      	ldr	r0, [sp, #12]
    958c:	f001 f88a 	bl	a6a4 <FlexCAN_EnterFreezeMode>
    9590:	9002      	str	r0, [sp, #8]
    if (FLEXCAN_STATUS_SUCCESS == result)
    9592:	9b02      	ldr	r3, [sp, #8]
    9594:	2b00      	cmp	r3, #0
    9596:	d10b      	bne.n	95b0 <FlexCAN_Ip_Deinit_Privileged+0x3c>
    {
        /* Reset registers */
        FlexCAN_SetRegDefaultVal(base);
    9598:	9803      	ldr	r0, [sp, #12]
    959a:	f7fe fb18 	bl	7bce <FlexCAN_SetRegDefaultVal>
        /* wait for disable */
        (void)FlexCAN_Disable(base);
    959e:	9803      	ldr	r0, [sp, #12]
    95a0:	f001 f94a 	bl	a838 <FlexCAN_Disable>
        /* Clear state pointer that is checked by FLEXCAN_DRV_Init */
        Flexcan_Ip_apxState[instance] = NULL_PTR;
    95a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    95a8:	4a05      	ldr	r2, [pc, #20]	; (95c0 <FlexCAN_Ip_Deinit_Privileged+0x4c>)
    95aa:	2100      	movs	r1, #0
    95ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            OsIf_Trusted_Call1param(FlexCAN_ClrUserAccessAllowed, base);
        }
    #endif
    }

    return result;
    95b0:	9b02      	ldr	r3, [sp, #8]
}
    95b2:	4618      	mov	r0, r3
    95b4:	b005      	add	sp, #20
    95b6:	f85d fb04 	ldr.w	pc, [sp], #4
    95ba:	bf00      	nop
    95bc:	0000e584 	.word	0x0000e584
    95c0:	1fff8fa0 	.word	0x1fff8fa0

000095c4 <FlexCAN_Ip_MainFunctionRead>:
 * This function read the messages received as pulling or if the Interrupts are disabled.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_MainFunctionRead_Activity */
void FlexCAN_Ip_MainFunctionRead(uint8 instance, uint8 mb_idx)
{
    95c4:	b500      	push	{lr}
    95c6:	b085      	sub	sp, #20
    95c8:	4603      	mov	r3, r0
    95ca:	460a      	mov	r2, r1
    95cc:	f88d 3007 	strb.w	r3, [sp, #7]
    95d0:	4613      	mov	r3, r2
    95d2:	f88d 3006 	strb.w	r3, [sp, #6]
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    95d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    95da:	4a22      	ldr	r2, [pc, #136]	; (9664 <FlexCAN_Ip_MainFunctionRead+0xa0>)
    95dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    95e0:	9303      	str	r3, [sp, #12]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    95e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    95e6:	4a20      	ldr	r2, [pc, #128]	; (9668 <FlexCAN_Ip_MainFunctionRead+0xa4>)
    95e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    95ec:	9302      	str	r3, [sp, #8]
        }
    }
    else
    {
#endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
        if ((TRUE == state->bIsLegacyFifoEn) && (mb_idx <= FLEXCAN_IP_LEGACY_RXFIFO_OVERFLOW))
    95ee:	9b02      	ldr	r3, [sp, #8]
    95f0:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
    95f4:	2b00      	cmp	r3, #0
    95f6:	d015      	beq.n	9624 <FlexCAN_Ip_MainFunctionRead+0x60>
    95f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    95fc:	2b07      	cmp	r3, #7
    95fe:	d811      	bhi.n	9624 <FlexCAN_Ip_MainFunctionRead+0x60>
        {
            /* just process available legacy fifo event only */
            if ((uint8)FLEXCAN_IP_MB_HANDLE_RXFIFO == mb_idx)
    9600:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9604:	2b00      	cmp	r3, #0
    9606:	d128      	bne.n	965a <FlexCAN_Ip_MainFunctionRead+0x96>
            {
                if (FlexCAN_GetBuffStatusFlag(base, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE) != 0U)
    9608:	2105      	movs	r1, #5
    960a:	9803      	ldr	r0, [sp, #12]
    960c:	f7fe f8e1 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9610:	4603      	mov	r3, r0
    9612:	2b00      	cmp	r3, #0
    9614:	d021      	beq.n	965a <FlexCAN_Ip_MainFunctionRead+0x96>
                {
                    FlexCAN_IRQHandlerRxFIFO(instance, FLEXCAN_IP_LEGACY_RXFIFO_FRAME_AVAILABLE);
    9616:	f89d 3007 	ldrb.w	r3, [sp, #7]
    961a:	2105      	movs	r1, #5
    961c:	4618      	mov	r0, r3
    961e:	f7fe ff17 	bl	8450 <FlexCAN_IRQHandlerRxFIFO>
            if ((uint8)FLEXCAN_IP_MB_HANDLE_RXFIFO == mb_idx)
    9622:	e01a      	b.n	965a <FlexCAN_Ip_MainFunctionRead+0x96>
                }
            }
        }
        else
        {
            if (FlexCAN_GetBuffStatusFlag(base, mb_idx) != 0U)
    9624:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9628:	4619      	mov	r1, r3
    962a:	9803      	ldr	r0, [sp, #12]
    962c:	f7fe f8d1 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9630:	4603      	mov	r3, r0
    9632:	2b00      	cmp	r3, #0
    9634:	d012      	beq.n	965c <FlexCAN_Ip_MainFunctionRead+0x98>
            {
                /* Check mailbox completed reception */
                if (FLEXCAN_MB_RX_BUSY == state->mbs[mb_idx].state)
    9636:	f89d 3006 	ldrb.w	r3, [sp, #6]
    963a:	9a02      	ldr	r2, [sp, #8]
    963c:	011b      	lsls	r3, r3, #4
    963e:	4413      	add	r3, r2
    9640:	3304      	adds	r3, #4
    9642:	681b      	ldr	r3, [r3, #0]
    9644:	2b01      	cmp	r3, #1
    9646:	d109      	bne.n	965c <FlexCAN_Ip_MainFunctionRead+0x98>
                {
                    FlexCAN_IRQHandlerRxMB(instance, mb_idx);
    9648:	f89d 2006 	ldrb.w	r2, [sp, #6]
    964c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9650:	4611      	mov	r1, r2
    9652:	4618      	mov	r0, r3
    9654:	f7fe fd74 	bl	8140 <FlexCAN_IRQHandlerRxMB>
            }
        }
#if (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON)
    }
#endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
}
    9658:	e000      	b.n	965c <FlexCAN_Ip_MainFunctionRead+0x98>
            if ((uint8)FLEXCAN_IP_MB_HANDLE_RXFIFO == mb_idx)
    965a:	bf00      	nop
}
    965c:	bf00      	nop
    965e:	b005      	add	sp, #20
    9660:	f85d fb04 	ldr.w	pc, [sp], #4
    9664:	0000e584 	.word	0x0000e584
    9668:	1fff8fa0 	.word	0x1fff8fa0

0000966c <FlexCAN_Ip_MainFunctionBusOff_Privileged>:
 * This function check the bus off event.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_MainFunctionBusOff_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_MainFunctionBusOff_Privileged(uint8 instance)
{
    966c:	b510      	push	{r4, lr}
    966e:	b086      	sub	sp, #24
    9670:	4603      	mov	r3, r0
    9672:	f88d 3007 	strb.w	r3, [sp, #7]
    Flexcan_Ip_StatusType eRetVal = FLEXCAN_STATUS_ERROR;
    9676:	2301      	movs	r3, #1
    9678:	9305      	str	r3, [sp, #20]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    967a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    967e:	4a15      	ldr	r2, [pc, #84]	; (96d4 <FlexCAN_Ip_MainFunctionBusOff_Privileged+0x68>)
    9680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9684:	9304      	str	r3, [sp, #16]
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    9686:	f89d 3007 	ldrb.w	r3, [sp, #7]
    968a:	4a13      	ldr	r2, [pc, #76]	; (96d8 <FlexCAN_Ip_MainFunctionBusOff_Privileged+0x6c>)
    968c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9690:	9303      	str	r3, [sp, #12]
    uint32 u32ErrStatus = 0U;
    9692:	2300      	movs	r3, #0
    9694:	9302      	str	r3, [sp, #8]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    /* Get error status */
    u32ErrStatus = base->ESR1;
    9696:	9b04      	ldr	r3, [sp, #16]
    9698:	6a1b      	ldr	r3, [r3, #32]
    969a:	9302      	str	r3, [sp, #8]

    if (0U != (u32ErrStatus & FLEXCAN_ESR1_BOFFINT_MASK))
    969c:	9b02      	ldr	r3, [sp, #8]
    969e:	f003 0304 	and.w	r3, r3, #4
    96a2:	2b00      	cmp	r3, #0
    96a4:	d012      	beq.n	96cc <FlexCAN_Ip_MainFunctionBusOff_Privileged+0x60>
    {
        /* Invoke callback */
        if (state->error_callback != NULL_PTR)
    96a6:	9b03      	ldr	r3, [sp, #12]
    96a8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
    96ac:	2b00      	cmp	r3, #0
    96ae:	d008      	beq.n	96c2 <FlexCAN_Ip_MainFunctionBusOff_Privileged+0x56>
        {
            state->error_callback(instance, FLEXCAN_EVENT_BUSOFF, u32ErrStatus, state);
    96b0:	9b03      	ldr	r3, [sp, #12]
    96b2:	f8d3 4208 	ldr.w	r4, [r3, #520]	; 0x208
    96b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
    96ba:	9b03      	ldr	r3, [sp, #12]
    96bc:	9a02      	ldr	r2, [sp, #8]
    96be:	2107      	movs	r1, #7
    96c0:	47a0      	blx	r4
        }
        /* Clear BusOff Status Flag */
        base->ESR1 = FLEXCAN_ESR1_BOFFINT_MASK;
    96c2:	9b04      	ldr	r3, [sp, #16]
    96c4:	2204      	movs	r2, #4
    96c6:	621a      	str	r2, [r3, #32]
        eRetVal = FLEXCAN_STATUS_SUCCESS;
    96c8:	2300      	movs	r3, #0
    96ca:	9305      	str	r3, [sp, #20]
    }
    return eRetVal;
    96cc:	9b05      	ldr	r3, [sp, #20]
}
    96ce:	4618      	mov	r0, r3
    96d0:	b006      	add	sp, #24
    96d2:	bd10      	pop	{r4, pc}
    96d4:	0000e584 	.word	0x0000e584
    96d8:	1fff8fa0 	.word	0x1fff8fa0

000096dc <FlexCAN_Ip_MainFunctionWrite>:
 * This function check the message if have been sent.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_MainFunctionWrite_Activity */
void FlexCAN_Ip_MainFunctionWrite(uint8 instance, uint8 mb_idx)
{
    96dc:	b510      	push	{r4, lr}
    96de:	b098      	sub	sp, #96	; 0x60
    96e0:	4603      	mov	r3, r0
    96e2:	460a      	mov	r2, r1
    96e4:	f88d 3007 	strb.w	r3, [sp, #7]
    96e8:	4613      	mov	r3, r2
    96ea:	f88d 3006 	strb.w	r3, [sp, #6]
    FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    96ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
    96f2:	4a3f      	ldr	r2, [pc, #252]	; (97f0 <FlexCAN_Ip_MainFunctionWrite+0x114>)
    96f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    96f8:	9317      	str	r3, [sp, #92]	; 0x5c
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[instance];
    96fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    96fe:	4a3d      	ldr	r2, [pc, #244]	; (97f4 <FlexCAN_Ip_MainFunctionWrite+0x118>)
    9700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9704:	9316      	str	r3, [sp, #88]	; 0x58

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif

    if (FlexCAN_GetBuffStatusFlag(base, mb_idx) != 0U)
    9706:	f89d 3006 	ldrb.w	r3, [sp, #6]
    970a:	4619      	mov	r1, r3
    970c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    970e:	f7fe f860 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9712:	4603      	mov	r3, r0
    9714:	2b00      	cmp	r3, #0
    9716:	d068      	beq.n	97ea <FlexCAN_Ip_MainFunctionWrite+0x10e>
    {
        if (FLEXCAN_MB_TX_BUSY == state->mbs[mb_idx].state)
    9718:	f89d 3006 	ldrb.w	r3, [sp, #6]
    971c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    971e:	011b      	lsls	r3, r3, #4
    9720:	4413      	add	r3, r2
    9722:	3304      	adds	r3, #4
    9724:	681b      	ldr	r3, [r3, #0]
    9726:	2b02      	cmp	r3, #2
    9728:	d15f      	bne.n	97ea <FlexCAN_Ip_MainFunctionWrite+0x10e>
        {
            if (state->mbs[mb_idx].isRemote)
    972a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    972e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    9730:	011b      	lsls	r3, r3, #4
    9732:	4413      	add	r3, r2
    9734:	3309      	adds	r3, #9
    9736:	781b      	ldrb	r3, [r3, #0]
    9738:	2b00      	cmp	r3, #0
    973a:	d028      	beq.n	978e <FlexCAN_Ip_MainFunctionWrite+0xb2>
            {
                Flexcan_Ip_MsgBuffType mb;
                mb.cs = 0U;
    973c:	2300      	movs	r3, #0
    973e:	9302      	str	r3, [sp, #8]
                mb.time_stamp = 0U;
    9740:	2300      	movs	r3, #0
    9742:	9315      	str	r3, [sp, #84]	; 0x54
                FlexCAN_LockRxMsgBuff(base, mb_idx);
    9744:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9748:	4619      	mov	r1, r3
    974a:	9817      	ldr	r0, [sp, #92]	; 0x5c
    974c:	f001 fa87 	bl	ac5e <FlexCAN_LockRxMsgBuff>
                FlexCAN_GetMsgBuff(base, mb_idx, &mb);
    9750:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9754:	aa02      	add	r2, sp, #8
    9756:	4619      	mov	r1, r3
    9758:	9817      	ldr	r0, [sp, #92]	; 0x5c
    975a:	f001 fbaf 	bl	aebc <FlexCAN_GetMsgBuff>
                FlexCAN_UnlockRxMsgBuff(base);
    975e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    9760:	f7fe f81d 	bl	779e <FlexCAN_UnlockRxMsgBuff>
                state->mbs[mb_idx].time_stamp = mb.time_stamp;
    9764:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9768:	9a15      	ldr	r2, [sp, #84]	; 0x54
    976a:	9916      	ldr	r1, [sp, #88]	; 0x58
    976c:	011b      	lsls	r3, r3, #4
    976e:	440b      	add	r3, r1
    9770:	330c      	adds	r3, #12
    9772:	601a      	str	r2, [r3, #0]
                /* If the frame was a remote frame, clear the flag only if the response was
                * not received yet. If the response was received, leave the flag set in order
                * to be handled when the user calls FLEXCAN_DRV_RxMessageBuffer. */
                if ((uint32)FLEXCAN_RX_EMPTY == ((mb.cs & FLEXCAN_IP_CS_CODE_MASK) >> FLEXCAN_IP_CS_CODE_SHIFT))
    9774:	9b02      	ldr	r3, [sp, #8]
    9776:	0e1b      	lsrs	r3, r3, #24
    9778:	f003 030f 	and.w	r3, r3, #15
    977c:	2b04      	cmp	r3, #4
    977e:	d11d      	bne.n	97bc <FlexCAN_Ip_MainFunctionWrite+0xe0>
                {
                    FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    9780:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9784:	4619      	mov	r1, r3
    9786:	9817      	ldr	r0, [sp, #92]	; 0x5c
    9788:	f7fe f810 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
    978c:	e016      	b.n	97bc <FlexCAN_Ip_MainFunctionWrite+0xe0>
                }
            }
            else
            {
                state->mbs[mb_idx].time_stamp = FlexCAN_GetMsgBuffTimestamp(base, mb_idx);
    978e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9792:	f89d 4006 	ldrb.w	r4, [sp, #6]
    9796:	4619      	mov	r1, r3
    9798:	9817      	ldr	r0, [sp, #92]	; 0x5c
    979a:	f001 fb7b 	bl	ae94 <FlexCAN_GetMsgBuffTimestamp>
    979e:	4601      	mov	r1, r0
    97a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    97a2:	0123      	lsls	r3, r4, #4
    97a4:	4413      	add	r3, r2
    97a6:	330c      	adds	r3, #12
    97a8:	6019      	str	r1, [r3, #0]
                FlexCAN_UnlockRxMsgBuff(base);
    97aa:	9817      	ldr	r0, [sp, #92]	; 0x5c
    97ac:	f7fd fff7 	bl	779e <FlexCAN_UnlockRxMsgBuff>
                /* Clear message buffer flag */
                FlexCAN_ClearMsgBuffIntStatusFlag(base, mb_idx);
    97b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    97b4:	4619      	mov	r1, r3
    97b6:	9817      	ldr	r0, [sp, #92]	; 0x5c
    97b8:	f7fd fff8 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
            }

            state->mbs[mb_idx].state = FLEXCAN_MB_IDLE;
    97bc:	f89d 3006 	ldrb.w	r3, [sp, #6]
    97c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    97c2:	011b      	lsls	r3, r3, #4
    97c4:	4413      	add	r3, r2
    97c6:	3304      	adds	r3, #4
    97c8:	2200      	movs	r2, #0
    97ca:	601a      	str	r2, [r3, #0]

            /* Invoke callback */
            if (state->callback != NULL_PTR)
    97cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    97ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    97d2:	2b00      	cmp	r3, #0
    97d4:	d009      	beq.n	97ea <FlexCAN_Ip_MainFunctionWrite+0x10e>
            {
                state->callback(instance, FLEXCAN_EVENT_TX_COMPLETE, mb_idx, state);
    97d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    97d8:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
    97dc:	f89d 2006 	ldrb.w	r2, [sp, #6]
    97e0:	f89d 0007 	ldrb.w	r0, [sp, #7]
    97e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    97e6:	2104      	movs	r1, #4
    97e8:	47a0      	blx	r4
            }
        }
    }
}
    97ea:	bf00      	nop
    97ec:	b018      	add	sp, #96	; 0x60
    97ee:	bd10      	pop	{r4, pc}
    97f0:	0000e584 	.word	0x0000e584
    97f4:	1fff8fa0 	.word	0x1fff8fa0

000097f8 <FlexCAN_Ip_GetStopMode_Privileged>:
 * Description   : Check if the FlexCAN instance is STOPPED.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetStopMode_Activity */
boolean FlexCAN_Ip_GetStopMode_Privileged(uint8 instance)
{
    97f8:	b084      	sub	sp, #16
    97fa:	4603      	mov	r3, r0
    97fc:	f88d 3007 	strb.w	r3, [sp, #7]
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    9800:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9804:	4a08      	ldr	r2, [pc, #32]	; (9828 <FlexCAN_Ip_GetStopMode_Privileged+0x30>)
    9806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    980a:	9303      	str	r3, [sp, #12]
    return ((FLEXCAN_MCR_LPMACK_MASK == (base->MCR & FLEXCAN_MCR_LPMACK_MASK)) ? TRUE : FALSE);
    980c:	9b03      	ldr	r3, [sp, #12]
    980e:	681b      	ldr	r3, [r3, #0]
    9810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    9814:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    9818:	bf0c      	ite	eq
    981a:	2301      	moveq	r3, #1
    981c:	2300      	movne	r3, #0
    981e:	b2db      	uxtb	r3, r3
}
    9820:	4618      	mov	r0, r3
    9822:	b004      	add	sp, #16
    9824:	4770      	bx	lr
    9826:	bf00      	nop
    9828:	0000e584 	.word	0x0000e584

0000982c <FlexCAN_Ip_GetStartMode_Privileged>:
 * Description   : Check if the FlexCAN instance is STARTED.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetStartMode_Activity */
boolean FlexCAN_Ip_GetStartMode_Privileged(uint8 instance)
{
    982c:	b084      	sub	sp, #16
    982e:	4603      	mov	r3, r0
    9830:	f88d 3007 	strb.w	r3, [sp, #7]
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    9834:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9838:	4a07      	ldr	r2, [pc, #28]	; (9858 <FlexCAN_Ip_GetStartMode_Privileged+0x2c>)
    983a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    983e:	9303      	str	r3, [sp, #12]
    return ((0U == (base->MCR & (FLEXCAN_MCR_LPMACK_MASK | FLEXCAN_MCR_FRZACK_MASK))) ? TRUE : FALSE);
    9840:	9b03      	ldr	r3, [sp, #12]
    9842:	681b      	ldr	r3, [r3, #0]
    9844:	f003 7388 	and.w	r3, r3, #17825792	; 0x1100000
    9848:	2b00      	cmp	r3, #0
    984a:	bf0c      	ite	eq
    984c:	2301      	moveq	r3, #1
    984e:	2300      	movne	r3, #0
    9850:	b2db      	uxtb	r3, r3
}
    9852:	4618      	mov	r0, r3
    9854:	b004      	add	sp, #16
    9856:	4770      	bx	lr
    9858:	0000e584 	.word	0x0000e584

0000985c <FlexCAN_Ip_SetStartMode_Privileged>:
 * Description   : Set the FlexCAN instance in START mode.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetStartMode_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetStartMode_Privileged(uint8 instance)
{
    985c:	b500      	push	{lr}
    985e:	b085      	sub	sp, #20
    9860:	4603      	mov	r3, r0
    9862:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9866:	f89d 3007 	ldrb.w	r3, [sp, #7]
    986a:	4a0b      	ldr	r2, [pc, #44]	; (9898 <FlexCAN_Ip_SetStartMode_Privileged+0x3c>)
    986c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9870:	9303      	str	r3, [sp, #12]
    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07();
    9872:	f002 fb93 	bl	bf9c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07>
    /* Enable Flexcan Module */
    pBase->MCR &= ~FLEXCAN_MCR_MDIS_MASK;
    9876:	9b03      	ldr	r3, [sp, #12]
    9878:	681b      	ldr	r3, [r3, #0]
    987a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
    987e:	9b03      	ldr	r3, [sp, #12]
    9880:	601a      	str	r2, [r3, #0]
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07();
    9882:	f002 fbb7 	bl	bff4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07>

    return (FlexCAN_ExitFreezeMode(pBase));
    9886:	9803      	ldr	r0, [sp, #12]
    9888:	f000 ff94 	bl	a7b4 <FlexCAN_ExitFreezeMode>
    988c:	4603      	mov	r3, r0
}
    988e:	4618      	mov	r0, r3
    9890:	b005      	add	sp, #20
    9892:	f85d fb04 	ldr.w	pc, [sp], #4
    9896:	bf00      	nop
    9898:	0000e584 	.word	0x0000e584

0000989c <FlexCAN_Ip_SetStopMode_Privileged>:
 * Description   : Set the FlexCAN instance in STOP mode.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetStopMode_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetStopMode_Privileged(uint8 instance)
{
    989c:	b500      	push	{lr}
    989e:	b085      	sub	sp, #20
    98a0:	4603      	mov	r3, r0
    98a2:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    98a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    98aa:	4a0a      	ldr	r2, [pc, #40]	; (98d4 <FlexCAN_Ip_SetStopMode_Privileged+0x38>)
    98ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    98b0:	9302      	str	r3, [sp, #8]
    Flexcan_Ip_StatusType status;
    status = FlexCAN_EnterFreezeMode(pBase);
    98b2:	9802      	ldr	r0, [sp, #8]
    98b4:	f000 fef6 	bl	a6a4 <FlexCAN_EnterFreezeMode>
    98b8:	9003      	str	r0, [sp, #12]
    if (FLEXCAN_STATUS_SUCCESS == status)
    98ba:	9b03      	ldr	r3, [sp, #12]
    98bc:	2b00      	cmp	r3, #0
    98be:	d103      	bne.n	98c8 <FlexCAN_Ip_SetStopMode_Privileged+0x2c>

        /* TODO: reset MB status */

        /* TODO: disable all interrupt */

        status = FlexCAN_Disable(pBase);
    98c0:	9802      	ldr	r0, [sp, #8]
    98c2:	f000 ffb9 	bl	a838 <FlexCAN_Disable>
    98c6:	9003      	str	r0, [sp, #12]
    }
    return status;
    98c8:	9b03      	ldr	r3, [sp, #12]
}
    98ca:	4618      	mov	r0, r3
    98cc:	b005      	add	sp, #20
    98ce:	f85d fb04 	ldr.w	pc, [sp], #4
    98d2:	bf00      	nop
    98d4:	0000e584 	.word	0x0000e584

000098d8 <FlexCAN_Ip_SetRxMaskType_Privileged>:
 * mask.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetRxMaskType_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxMaskType_Privileged(uint8 instance, Flexcan_Ip_RxMaskType type)
{
    98d8:	b500      	push	{lr}
    98da:	b087      	sub	sp, #28
    98dc:	4603      	mov	r3, r0
    98de:	9100      	str	r1, [sp, #0]
    98e0:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    98e4:	2300      	movs	r3, #0
    98e6:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    98e8:	2300      	movs	r3, #0
    98ea:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    98ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
    98f0:	4a1e      	ldr	r2, [pc, #120]	; (996c <FlexCAN_Ip_SetRxMaskType_Privileged+0x94>)
    98f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    98f6:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    98f8:	9803      	ldr	r0, [sp, #12]
    98fa:	f7fd fefd 	bl	76f8 <FlexCAN_IsEnabled>
    98fe:	4603      	mov	r3, r0
    9900:	2b00      	cmp	r3, #0
    9902:	bf14      	ite	ne
    9904:	2301      	movne	r3, #1
    9906:	2300      	moveq	r3, #0
    9908:	b2db      	uxtb	r3, r3
    990a:	f083 0301 	eor.w	r3, r3, #1
    990e:	b2db      	uxtb	r3, r3
    9910:	f88d 300b 	strb.w	r3, [sp, #11]
    9914:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9918:	f003 0301 	and.w	r3, r3, #1
    991c:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    9920:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9924:	2b00      	cmp	r3, #0
    9926:	d003      	beq.n	9930 <FlexCAN_Ip_SetRxMaskType_Privileged+0x58>
    {
        result = FlexCAN_Enable(pBase);
    9928:	9803      	ldr	r0, [sp, #12]
    992a:	f000 ff07 	bl	a73c <FlexCAN_Enable>
    992e:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    9930:	9b05      	ldr	r3, [sp, #20]
    9932:	2b00      	cmp	r3, #0
    9934:	d107      	bne.n	9946 <FlexCAN_Ip_SetRxMaskType_Privileged+0x6e>
    {
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08();
    9936:	f002 fb83 	bl	c040 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08>
        FlexCAN_SetRxMaskType(pBase, type);
    993a:	9900      	ldr	r1, [sp, #0]
    993c:	9803      	ldr	r0, [sp, #12]
    993e:	f7fe f930 	bl	7ba2 <FlexCAN_SetRxMaskType>
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08();
    9942:	f002 fba9 	bl	c098 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08>
    }

    if (TRUE == disabled)
    9946:	f89d 300b 	ldrb.w	r3, [sp, #11]
    994a:	2b00      	cmp	r3, #0
    994c:	d008      	beq.n	9960 <FlexCAN_Ip_SetRxMaskType_Privileged+0x88>
    {
        status = FlexCAN_Disable(pBase);
    994e:	9803      	ldr	r0, [sp, #12]
    9950:	f000 ff72 	bl	a838 <FlexCAN_Disable>
    9954:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    9956:	9b04      	ldr	r3, [sp, #16]
    9958:	2b00      	cmp	r3, #0
    995a:	d001      	beq.n	9960 <FlexCAN_Ip_SetRxMaskType_Privileged+0x88>
        {
            result = status;
    995c:	9b04      	ldr	r3, [sp, #16]
    995e:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    9960:	9b05      	ldr	r3, [sp, #20]
}
    9962:	4618      	mov	r0, r3
    9964:	b007      	add	sp, #28
    9966:	f85d fb04 	ldr.w	pc, [sp], #4
    996a:	bf00      	nop
    996c:	0000e584 	.word	0x0000e584

00009970 <FlexCAN_Ip_SetBitrate_Privileged>:
 *
 *END**************************************************************************/

/* implements  FlexCAN_Ip_SetBitrate_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetBitrate_Privileged(uint8 instance, const Flexcan_Ip_TimeSegmentType * bitrate, boolean enhExt)
{
    9970:	b500      	push	{lr}
    9972:	b087      	sub	sp, #28
    9974:	4603      	mov	r3, r0
    9976:	9100      	str	r1, [sp, #0]
    9978:	f88d 3007 	strb.w	r3, [sp, #7]
    997c:	4613      	mov	r3, r2
    997e:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(bitrate != NULL_PTR);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9982:	2300      	movs	r3, #0
    9984:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9986:	2300      	movs	r3, #0
    9988:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    998a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    998e:	4a1c      	ldr	r2, [pc, #112]	; (9a00 <FlexCAN_Ip_SetBitrate_Privileged+0x90>)
    9990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9994:	9303      	str	r3, [sp, #12]
    /* Check if the FlexCAN is enabled or not */
    boolean disabled = ((pBase->MCR & FLEXCAN_MCR_MDIS_MASK) != 0U) ? TRUE : FALSE;
    9996:	9b03      	ldr	r3, [sp, #12]
    9998:	681b      	ldr	r3, [r3, #0]
    999a:	0fdb      	lsrs	r3, r3, #31
    999c:	f88d 300b 	strb.w	r3, [sp, #11]
#if (FLEXCAN_IP_FEATURE_HAS_ENHANCE_CBT == STD_OFF)
    (void)enhExt;
#endif
    if (TRUE == disabled)
    99a0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    99a4:	2b00      	cmp	r3, #0
    99a6:	d003      	beq.n	99b0 <FlexCAN_Ip_SetBitrate_Privileged+0x40>
    {
        result = FlexCAN_Enable(pBase);
    99a8:	9803      	ldr	r0, [sp, #12]
    99aa:	f000 fec7 	bl	a73c <FlexCAN_Enable>
    99ae:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    99b0:	9b05      	ldr	r3, [sp, #20]
    99b2:	2b00      	cmp	r3, #0
    99b4:	d112      	bne.n	99dc <FlexCAN_Ip_SetBitrate_Privileged+0x6c>
    {
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14();
    99b6:	f002 fd2f 	bl	c418 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14>
            FlexCAN_SetEnhancedNominalTimeSegments(pBase, bitrate);
        }
        else
#endif
        {
            if (TRUE == FlexCAN_IsExCbtEnabled(pBase))
    99ba:	9803      	ldr	r0, [sp, #12]
    99bc:	f7fe f830 	bl	7a20 <FlexCAN_IsExCbtEnabled>
    99c0:	4603      	mov	r3, r0
    99c2:	2b00      	cmp	r3, #0
    99c4:	d004      	beq.n	99d0 <FlexCAN_Ip_SetBitrate_Privileged+0x60>
            {
                FlexCAN_SetExtendedTimeSegments(pBase, bitrate);
    99c6:	9900      	ldr	r1, [sp, #0]
    99c8:	9803      	ldr	r0, [sp, #12]
    99ca:	f7fd ff7f 	bl	78cc <FlexCAN_SetExtendedTimeSegments>
    99ce:	e003      	b.n	99d8 <FlexCAN_Ip_SetBitrate_Privileged+0x68>
            }
            else
            {
                FlexCAN_SetTimeSegments(pBase, bitrate);
    99d0:	9900      	ldr	r1, [sp, #0]
    99d2:	9803      	ldr	r0, [sp, #12]
    99d4:	f7fd ff4e 	bl	7874 <FlexCAN_SetTimeSegments>
            }
        }
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14();
    99d8:	f002 fd4a 	bl	c470 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14>
    }

    if (TRUE == disabled)
    99dc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    99e0:	2b00      	cmp	r3, #0
    99e2:	d008      	beq.n	99f6 <FlexCAN_Ip_SetBitrate_Privileged+0x86>
    {
        status = FlexCAN_Disable(pBase);
    99e4:	9803      	ldr	r0, [sp, #12]
    99e6:	f000 ff27 	bl	a838 <FlexCAN_Disable>
    99ea:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    99ec:	9b04      	ldr	r3, [sp, #16]
    99ee:	2b00      	cmp	r3, #0
    99f0:	d001      	beq.n	99f6 <FlexCAN_Ip_SetBitrate_Privileged+0x86>
        {
            result = status;
    99f2:	9b04      	ldr	r3, [sp, #16]
    99f4:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    99f6:	9b05      	ldr	r3, [sp, #20]
}
    99f8:	4618      	mov	r0, r3
    99fa:	b007      	add	sp, #28
    99fc:	f85d fb04 	ldr.w	pc, [sp], #4
    9a00:	0000e584 	.word	0x0000e584

00009a04 <FlexCAN_Ip_GetBitrate>:
 * or the arbitration phase of FD frames.
 *
 *END**************************************************************************/
 /* implements   FlexCAN_Ip_GetBitrate_Activity */
boolean FlexCAN_Ip_GetBitrate(uint8 instance, Flexcan_Ip_TimeSegmentType * bitrate)
{
    9a04:	b500      	push	{lr}
    9a06:	b085      	sub	sp, #20
    9a08:	4603      	mov	r3, r0
    9a0a:	9100      	str	r1, [sp, #0]
    9a0c:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(bitrate != NULL_PTR);
#endif
    const FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9a10:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9a14:	4a0d      	ldr	r2, [pc, #52]	; (9a4c <FlexCAN_Ip_GetBitrate+0x48>)
    9a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a1a:	9303      	str	r3, [sp, #12]
    boolean enhCbt = FALSE;
    9a1c:	2300      	movs	r3, #0
    9a1e:	f88d 300b 	strb.w	r3, [sp, #11]
        FlexCAN_GetEnhancedNominalTimeSegments(pBase, bitrate);
    }
    else
#endif
    {
        if (TRUE == FlexCAN_IsExCbtEnabled(pBase))
    9a22:	9803      	ldr	r0, [sp, #12]
    9a24:	f7fd fffc 	bl	7a20 <FlexCAN_IsExCbtEnabled>
    9a28:	4603      	mov	r3, r0
    9a2a:	2b00      	cmp	r3, #0
    9a2c:	d004      	beq.n	9a38 <FlexCAN_Ip_GetBitrate+0x34>
        {
            /* Get the Extended time segments*/
            FlexCAN_GetExtendedTimeSegments(pBase, bitrate);
    9a2e:	9900      	ldr	r1, [sp, #0]
    9a30:	9803      	ldr	r0, [sp, #12]
    9a32:	f7fd ff79 	bl	7928 <FlexCAN_GetExtendedTimeSegments>
    9a36:	e003      	b.n	9a40 <FlexCAN_Ip_GetBitrate+0x3c>
        }
        else
        {
            /* Get the time segments*/
            FlexCAN_GetTimeSegments(pBase, bitrate);
    9a38:	9900      	ldr	r1, [sp, #0]
    9a3a:	9803      	ldr	r0, [sp, #12]
    9a3c:	f7fd ff9c 	bl	7978 <FlexCAN_GetTimeSegments>
        }
    }
    return enhCbt;
    9a40:	f89d 300b 	ldrb.w	r3, [sp, #11]
}
    9a44:	4618      	mov	r0, r3
    9a46:	b005      	add	sp, #20
    9a48:	f85d fb04 	ldr.w	pc, [sp], #4
    9a4c:	0000e584 	.word	0x0000e584

00009a50 <FlexCAN_Ip_ClearTDCFail>:
 * Description   : This function clear the TDC Fail flag.
 *
 *END**************************************************************************/
/* implements   FlexCAN_Ip_ClearTDCFail_Activity */
void FlexCAN_Ip_ClearTDCFail(uint8 u8Instance)
{
    9a50:	b500      	push	{lr}
    9a52:	b085      	sub	sp, #20
    9a54:	4603      	mov	r3, r0
    9a56:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9a5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9a5e:	4a0a      	ldr	r2, [pc, #40]	; (9a88 <FlexCAN_Ip_ClearTDCFail+0x38>)
    9a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a64:	9303      	str	r3, [sp, #12]
    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09();
    9a66:	f002 fb3d 	bl	c0e4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09>
        pBase->ETDC |=  FLEXCAN_ETDC_ETDCFAIL_MASK;
    }
    else
#endif
    {
        pBase->FDCTRL |= FLEXCAN_FDCTRL_TDCFAIL_MASK;
    9a6a:	9b03      	ldr	r3, [sp, #12]
    9a6c:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    9a70:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
    9a74:	9b03      	ldr	r3, [sp, #12]
    9a76:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    }
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09();
    9a7a:	f002 fb5f 	bl	c13c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09>
}
    9a7e:	bf00      	nop
    9a80:	b005      	add	sp, #20
    9a82:	f85d fb04 	ldr.w	pc, [sp], #4
    9a86:	bf00      	nop
    9a88:	0000e584 	.word	0x0000e584

00009a8c <FlexCAN_Ip_GetTDCFail>:
 *
 *END**************************************************************************/

/* implements    FlexCAN_Ip_GetTDCFail_Activity */
boolean FlexCAN_Ip_GetTDCFail(uint8 u8Instance)
{
    9a8c:	b084      	sub	sp, #16
    9a8e:	4603      	mov	r3, r0
    9a90:	f88d 3007 	strb.w	r3, [sp, #7]
    boolean value=FALSE;
    9a94:	2300      	movs	r3, #0
    9a96:	f88d 300f 	strb.w	r3, [sp, #15]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif
    const FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9a9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9a9e:	4a0a      	ldr	r2, [pc, #40]	; (9ac8 <FlexCAN_Ip_GetTDCFail+0x3c>)
    9aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9aa4:	9302      	str	r3, [sp, #8]
        value = ((pBase->ETDC & FLEXCAN_ETDC_ETDCFAIL_MASK) == FLEXCAN_ETDC_ETDCFAIL_MASK) ? TRUE : FALSE;
    }
    else
#endif
    {
        value = ((pBase->FDCTRL & FLEXCAN_FDCTRL_TDCFAIL_MASK) == FLEXCAN_FDCTRL_TDCFAIL_MASK) ? TRUE : FALSE;
    9aa6:	9b02      	ldr	r3, [sp, #8]
    9aa8:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    9aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    9ab0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    9ab4:	bf0c      	ite	eq
    9ab6:	2301      	moveq	r3, #1
    9ab8:	2300      	movne	r3, #0
    9aba:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return value;
    9abe:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9ac2:	4618      	mov	r0, r3
    9ac4:	b004      	add	sp, #16
    9ac6:	4770      	bx	lr
    9ac8:	0000e584 	.word	0x0000e584

00009acc <FlexCAN_Ip_GetTDCValue>:
 *
 *END**************************************************************************/

/* implements FlexCAN_Ip_GetTDCValue_Activity */
uint8 FlexCAN_Ip_GetTDCValue(uint8 u8Instance)
{
    9acc:	b084      	sub	sp, #16
    9ace:	4603      	mov	r3, r0
    9ad0:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 value = 0;
    9ad4:	2300      	movs	r3, #0
    9ad6:	f88d 300f 	strb.w	r3, [sp, #15]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif
    const FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9ada:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9ade:	4a08      	ldr	r2, [pc, #32]	; (9b00 <FlexCAN_Ip_GetTDCValue+0x34>)
    9ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ae4:	9302      	str	r3, [sp, #8]
        value = (uint8)((pBase->ETDC& FLEXCAN_ETDC_ETDCVAL_MASK) >> FLEXCAN_ETDC_ETDCVAL_SHIFT);
    }
    else
#endif
    {
        value = (uint8)((pBase->FDCTRL & FLEXCAN_FDCTRL_TDCVAL_MASK) >> FLEXCAN_FDCTRL_TDCVAL_SHIFT);
    9ae6:	9b02      	ldr	r3, [sp, #8]
    9ae8:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    9aec:	b2db      	uxtb	r3, r3
    9aee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9af2:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return value;
    9af6:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9afa:	4618      	mov	r0, r3
    9afc:	b004      	add	sp, #16
    9afe:	4770      	bx	lr
    9b00:	0000e584 	.word	0x0000e584

00009b04 <FlexCAN_Ip_SetBitrateCbt_Privileged>:
 *
 *END**************************************************************************/

/* implements  FlexCAN_Ip_SetBitrateCbt_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetBitrateCbt_Privileged(uint8 instance, const Flexcan_Ip_TimeSegmentType * bitrate, boolean bitRateSwitch)
{
    9b04:	b500      	push	{lr}
    9b06:	b087      	sub	sp, #28
    9b08:	4603      	mov	r3, r0
    9b0a:	9100      	str	r1, [sp, #0]
    9b0c:	f88d 3007 	strb.w	r3, [sp, #7]
    9b10:	4613      	mov	r3, r2
    9b12:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(bitrate != NULL_PTR);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9b16:	2300      	movs	r3, #0
    9b18:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9b1a:	2300      	movs	r3, #0
    9b1c:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9b1e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9b22:	4a1e      	ldr	r2, [pc, #120]	; (9b9c <FlexCAN_Ip_SetBitrateCbt_Privileged+0x98>)
    9b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b28:	9303      	str	r3, [sp, #12]
    boolean fd_enable = FlexCAN_IsFDEnabled(pBase);
    9b2a:	9803      	ldr	r0, [sp, #12]
    9b2c:	f7fd ffaf 	bl	7a8e <FlexCAN_IsFDEnabled>
    9b30:	4603      	mov	r3, r0
    9b32:	f88d 300b 	strb.w	r3, [sp, #11]
    /* Check if the FlexCAN is enabled or not */
    boolean disabled = ((pBase->MCR & FLEXCAN_MCR_MDIS_MASK) != 0U) ? TRUE : FALSE;
    9b36:	9b03      	ldr	r3, [sp, #12]
    9b38:	681b      	ldr	r3, [r3, #0]
    9b3a:	0fdb      	lsrs	r3, r3, #31
    9b3c:	f88d 300a 	strb.w	r3, [sp, #10]

    if (TRUE == disabled)
    9b40:	f89d 300a 	ldrb.w	r3, [sp, #10]
    9b44:	2b00      	cmp	r3, #0
    9b46:	d003      	beq.n	9b50 <FlexCAN_Ip_SetBitrateCbt_Privileged+0x4c>
    {
        result = FlexCAN_Enable(pBase);
    9b48:	9803      	ldr	r0, [sp, #12]
    9b4a:	f000 fdf7 	bl	a73c <FlexCAN_Enable>
    9b4e:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    9b50:	9b05      	ldr	r3, [sp, #20]
    9b52:	2b00      	cmp	r3, #0
    9b54:	d10f      	bne.n	9b76 <FlexCAN_Ip_SetBitrateCbt_Privileged+0x72>
    {
#if (FLEXCAN_IP_FEATURE_HAS_ENHANCE_CBT == STD_ON)
        boolean enhCbt = FlexCAN_IsEnhCbtEnabled(pBase);
#endif
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15();
    9b56:	f002 fcb1 	bl	c4bc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15>
        FlexCAN_SetFDEnabled(pBase, fd_enable, bitRateSwitch);
    9b5a:	f89d 2006 	ldrb.w	r2, [sp, #6]
    9b5e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9b62:	4619      	mov	r1, r3
    9b64:	9803      	ldr	r0, [sp, #12]
    9b66:	f7fd fdd1 	bl	770c <FlexCAN_SetFDEnabled>
        }
        else
#endif
        {
            /* Set time segments*/
            FlexCAN_SetFDTimeSegments(pBase, bitrate);
    9b6a:	9900      	ldr	r1, [sp, #0]
    9b6c:	9803      	ldr	r0, [sp, #12]
    9b6e:	f7fd fe4c 	bl	780a <FlexCAN_SetFDTimeSegments>
        }
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15();
    9b72:	f002 fccf 	bl	c514 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15>
    }

    if (TRUE == disabled)
    9b76:	f89d 300a 	ldrb.w	r3, [sp, #10]
    9b7a:	2b00      	cmp	r3, #0
    9b7c:	d008      	beq.n	9b90 <FlexCAN_Ip_SetBitrateCbt_Privileged+0x8c>
    {
        status = FlexCAN_Disable(pBase);
    9b7e:	9803      	ldr	r0, [sp, #12]
    9b80:	f000 fe5a 	bl	a838 <FlexCAN_Disable>
    9b84:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    9b86:	9b04      	ldr	r3, [sp, #16]
    9b88:	2b00      	cmp	r3, #0
    9b8a:	d001      	beq.n	9b90 <FlexCAN_Ip_SetBitrateCbt_Privileged+0x8c>
        {
            result = status;
    9b8c:	9b04      	ldr	r3, [sp, #16]
    9b8e:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    9b90:	9b05      	ldr	r3, [sp, #20]
}
    9b92:	4618      	mov	r0, r3
    9b94:	b007      	add	sp, #28
    9b96:	f85d fb04 	ldr.w	pc, [sp], #4
    9b9a:	bf00      	nop
    9b9c:	0000e584 	.word	0x0000e584

00009ba0 <FlexCAN_Ip_GetBitrateFD>:
 * of FD frames.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetBitrateFD_Activity */
boolean FlexCAN_Ip_GetBitrateFD(uint8 instance, Flexcan_Ip_TimeSegmentType * bitrate)
{
    9ba0:	b500      	push	{lr}
    9ba2:	b085      	sub	sp, #20
    9ba4:	4603      	mov	r3, r0
    9ba6:	9100      	str	r1, [sp, #0]
    9ba8:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
    DevAssert(bitrate != NULL_PTR);
#endif
    const FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9bac:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9bb0:	4a08      	ldr	r2, [pc, #32]	; (9bd4 <FlexCAN_Ip_GetBitrateFD+0x34>)
    9bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9bb6:	9303      	str	r3, [sp, #12]
    boolean enhCbt = FALSE;
    9bb8:	2300      	movs	r3, #0
    9bba:	f88d 300b 	strb.w	r3, [sp, #11]
    }
    else
#endif
    {
        /* Get the time segments*/
        FlexCAN_GetFDTimeSegments(pBase, bitrate);
    9bbe:	9900      	ldr	r1, [sp, #0]
    9bc0:	9803      	ldr	r0, [sp, #12]
    9bc2:	f7fd ff00 	bl	79c6 <FlexCAN_GetFDTimeSegments>
    }
    return enhCbt;
    9bc6:	f89d 300b 	ldrb.w	r3, [sp, #11]
}
    9bca:	4618      	mov	r0, r3
    9bcc:	b005      	add	sp, #20
    9bce:	f85d fb04 	ldr.w	pc, [sp], #4
    9bd2:	bf00      	nop
    9bd4:	0000e584 	.word	0x0000e584

00009bd8 <FlexCAN_Ip_SetTDCOffset_Privileged>:
 * the Transceiver Delay Compensation Offset.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetTDCOffset_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetTDCOffset_Privileged(uint8 instance, boolean enable, uint8 offset)
{
    9bd8:	b500      	push	{lr}
    9bda:	b087      	sub	sp, #28
    9bdc:	4603      	mov	r3, r0
    9bde:	f88d 3007 	strb.w	r3, [sp, #7]
    9be2:	460b      	mov	r3, r1
    9be4:	f88d 3006 	strb.w	r3, [sp, #6]
    9be8:	4613      	mov	r3, r2
    9bea:	f88d 3005 	strb.w	r3, [sp, #5]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9bee:	2300      	movs	r3, #0
    9bf0:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9bf2:	2300      	movs	r3, #0
    9bf4:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9bf6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9bfa:	4a20      	ldr	r2, [pc, #128]	; (9c7c <FlexCAN_Ip_SetTDCOffset_Privileged+0xa4>)
    9bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c00:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    9c02:	9803      	ldr	r0, [sp, #12]
    9c04:	f7fd fd78 	bl	76f8 <FlexCAN_IsEnabled>
    9c08:	4603      	mov	r3, r0
    9c0a:	2b00      	cmp	r3, #0
    9c0c:	bf14      	ite	ne
    9c0e:	2301      	movne	r3, #1
    9c10:	2300      	moveq	r3, #0
    9c12:	b2db      	uxtb	r3, r3
    9c14:	f083 0301 	eor.w	r3, r3, #1
    9c18:	b2db      	uxtb	r3, r3
    9c1a:	f88d 300b 	strb.w	r3, [sp, #11]
    9c1e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9c22:	f003 0301 	and.w	r3, r3, #1
    9c26:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    9c2a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9c2e:	2b00      	cmp	r3, #0
    9c30:	d003      	beq.n	9c3a <FlexCAN_Ip_SetTDCOffset_Privileged+0x62>
    {
        result = FlexCAN_Enable(pBase);
    9c32:	9803      	ldr	r0, [sp, #12]
    9c34:	f000 fd82 	bl	a73c <FlexCAN_Enable>
    9c38:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    9c3a:	9b05      	ldr	r3, [sp, #20]
    9c3c:	2b00      	cmp	r3, #0
    9c3e:	d10b      	bne.n	9c58 <FlexCAN_Ip_SetTDCOffset_Privileged+0x80>
    {
        /* Check if enhaced CBT is Enabled */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16();
    9c40:	f002 fc8e 	bl	c560 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16>
        }
        else
#endif
        {
            /* Enable/Disable TDC and set the TDC Offset */
            FlexCAN_SetTDCOffset(pBase, enable, offset);
    9c44:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9c48:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9c4c:	4619      	mov	r1, r3
    9c4e:	9803      	ldr	r0, [sp, #12]
    9c50:	f7fd fd2b 	bl	76aa <FlexCAN_SetTDCOffset>
        }
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16();
    9c54:	f002 fcb0 	bl	c5b8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16>
        /* Check if enhaced CBT is Enabled */
    }

    if (TRUE == disabled)
    9c58:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9c5c:	2b00      	cmp	r3, #0
    9c5e:	d008      	beq.n	9c72 <FlexCAN_Ip_SetTDCOffset_Privileged+0x9a>
    {
        status = FlexCAN_Disable(pBase);
    9c60:	9803      	ldr	r0, [sp, #12]
    9c62:	f000 fde9 	bl	a838 <FlexCAN_Disable>
    9c66:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    9c68:	9b04      	ldr	r3, [sp, #16]
    9c6a:	2b00      	cmp	r3, #0
    9c6c:	d001      	beq.n	9c72 <FlexCAN_Ip_SetTDCOffset_Privileged+0x9a>
        {
            result = status;
    9c6e:	9b04      	ldr	r3, [sp, #16]
    9c70:	9305      	str	r3, [sp, #20]
        }
    }
    return result;
    9c72:	9b05      	ldr	r3, [sp, #20]
}
    9c74:	4618      	mov	r0, r3
    9c76:	b007      	add	sp, #28
    9c78:	f85d fb04 	ldr.w	pc, [sp], #4
    9c7c:	0000e584 	.word	0x0000e584

00009c80 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged>:
 * be delayed from the first bit of CRC field on CAN bus.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetTxArbitrationStartDelay_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged(uint8 instance,  uint8 value)
{
    9c80:	b500      	push	{lr}
    9c82:	b087      	sub	sp, #28
    9c84:	4603      	mov	r3, r0
    9c86:	460a      	mov	r2, r1
    9c88:	f88d 3007 	strb.w	r3, [sp, #7]
    9c8c:	4613      	mov	r3, r2
    9c8e:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9c92:	2300      	movs	r3, #0
    9c94:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9c96:	2300      	movs	r3, #0
    9c98:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9c9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9c9e:	4a1f      	ldr	r2, [pc, #124]	; (9d1c <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged+0x9c>)
    9ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ca4:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    9ca6:	9803      	ldr	r0, [sp, #12]
    9ca8:	f7fd fd26 	bl	76f8 <FlexCAN_IsEnabled>
    9cac:	4603      	mov	r3, r0
    9cae:	2b00      	cmp	r3, #0
    9cb0:	bf14      	ite	ne
    9cb2:	2301      	movne	r3, #1
    9cb4:	2300      	moveq	r3, #0
    9cb6:	b2db      	uxtb	r3, r3
    9cb8:	f083 0301 	eor.w	r3, r3, #1
    9cbc:	b2db      	uxtb	r3, r3
    9cbe:	f88d 300b 	strb.w	r3, [sp, #11]
    9cc2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9cc6:	f003 0301 	and.w	r3, r3, #1
    9cca:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    9cce:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9cd2:	2b00      	cmp	r3, #0
    9cd4:	d003      	beq.n	9cde <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged+0x5e>
    {
        result = FlexCAN_Enable(pBase);
    9cd6:	9803      	ldr	r0, [sp, #12]
    9cd8:	f000 fd30 	bl	a73c <FlexCAN_Enable>
    9cdc:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    9cde:	9b05      	ldr	r3, [sp, #20]
    9ce0:	2b00      	cmp	r3, #0
    9ce2:	d109      	bne.n	9cf8 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged+0x78>
    {
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17();
    9ce4:	f002 fc8e 	bl	c604 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17>
        FlexCAN_SetTxArbitrationStartDelay(pBase, value);
    9ce8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9cec:	4619      	mov	r1, r3
    9cee:	9803      	ldr	r0, [sp, #12]
    9cf0:	f7fd ff43 	bl	7b7a <FlexCAN_SetTxArbitrationStartDelay>
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17();
    9cf4:	f002 fcb2 	bl	c65c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17>
    }

    if (TRUE == disabled)
    9cf8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9cfc:	2b00      	cmp	r3, #0
    9cfe:	d008      	beq.n	9d12 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged+0x92>
    {
        status = FlexCAN_Disable(pBase);
    9d00:	9803      	ldr	r0, [sp, #12]
    9d02:	f000 fd99 	bl	a838 <FlexCAN_Disable>
    9d06:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    9d08:	9b04      	ldr	r3, [sp, #16]
    9d0a:	2b00      	cmp	r3, #0
    9d0c:	d001      	beq.n	9d12 <FlexCAN_Ip_SetTxArbitrationStartDelay_Privileged+0x92>
        {
            result = status;
    9d0e:	9b04      	ldr	r3, [sp, #16]
    9d10:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    9d12:	9b05      	ldr	r3, [sp, #20]
}
    9d14:	4618      	mov	r0, r3
    9d16:	b007      	add	sp, #28
    9d18:	f85d fb04 	ldr.w	pc, [sp], #4
    9d1c:	0000e584 	.word	0x0000e584

00009d20 <FlexCAN_Ip_GetBuffStatusFlag>:
 * In case of a complete operation this flag is set.
 * In case msgBuff is 255 will return Enhanced Overflow Status Flag.
 *END**************************************************************************/
/* implements FlexCAN_Ip_GetBuffStatusFlag_Activity */
boolean FlexCAN_Ip_GetBuffStatusFlag(uint8 instance, uint8 msgBuffIdx)
{
    9d20:	b500      	push	{lr}
    9d22:	b085      	sub	sp, #20
    9d24:	4603      	mov	r3, r0
    9d26:	460a      	mov	r2, r1
    9d28:	f88d 3007 	strb.w	r3, [sp, #7]
    9d2c:	4613      	mov	r3, r2
    9d2e:	f88d 3006 	strb.w	r3, [sp, #6]
    boolean returnResult;
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    const FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9d32:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9d36:	4a0b      	ldr	r2, [pc, #44]	; (9d64 <FlexCAN_Ip_GetBuffStatusFlag+0x44>)
    9d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9d3c:	9303      	str	r3, [sp, #12]
        returnResult = ((1U == FlexCAN_GetEnhancedRxFIFOStatusFlag(pBase, FLEXCAN_IP_ENHANCED_RXFIFO_OVERFLOW)) ? TRUE : FALSE);
    }
    else
#endif
    {
        returnResult = ((1U == FlexCAN_GetBuffStatusFlag(pBase, msgBuffIdx)) ? TRUE : FALSE);
    9d3e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9d42:	4619      	mov	r1, r3
    9d44:	9803      	ldr	r0, [sp, #12]
    9d46:	f7fd fd44 	bl	77d2 <FlexCAN_GetBuffStatusFlag>
    9d4a:	4603      	mov	r3, r0
    9d4c:	2b01      	cmp	r3, #1
    9d4e:	bf0c      	ite	eq
    9d50:	2301      	moveq	r3, #1
    9d52:	2300      	movne	r3, #0
    9d54:	f88d 300b 	strb.w	r3, [sp, #11]
    }
    return returnResult;
    9d58:	f89d 300b 	ldrb.w	r3, [sp, #11]
}
    9d5c:	4618      	mov	r0, r3
    9d5e:	b005      	add	sp, #20
    9d60:	f85d fb04 	ldr.w	pc, [sp], #4
    9d64:	0000e584 	.word	0x0000e584

00009d68 <FlexCAN_Ip_ClearBuffStatusFlag>:
 * Description   : Clear FlexCAN Message Buffer Status Flag.
 * In case msgBuff is 255 will clear Enhanced Overflow Status Flag.
 *END**************************************************************************/
/* implements FlexCAN_Ip_ClearBuffStatusFlag_Activity */
void FlexCAN_Ip_ClearBuffStatusFlag(uint8 instance, uint8 msgBuffIdx)
{
    9d68:	b500      	push	{lr}
    9d6a:	b085      	sub	sp, #20
    9d6c:	4603      	mov	r3, r0
    9d6e:	460a      	mov	r2, r1
    9d70:	f88d 3007 	strb.w	r3, [sp, #7]
    9d74:	4613      	mov	r3, r2
    9d76:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    9d7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9d7e:	4a07      	ldr	r2, [pc, #28]	; (9d9c <FlexCAN_Ip_ClearBuffStatusFlag+0x34>)
    9d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9d84:	9303      	str	r3, [sp, #12]
        FlexCAN_ClearEnhancedRxFifoIntStatusFlag(pBase, FLEXCAN_IP_ENHANCED_RXFIFO_OVERFLOW);
    }
    else
#endif
    {
        FlexCAN_ClearMsgBuffIntStatusFlag(pBase, msgBuffIdx);
    9d86:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9d8a:	4619      	mov	r1, r3
    9d8c:	9803      	ldr	r0, [sp, #12]
    9d8e:	f7fd fd0d 	bl	77ac <FlexCAN_ClearMsgBuffIntStatusFlag>
    }
}
    9d92:	bf00      	nop
    9d94:	b005      	add	sp, #20
    9d96:	f85d fb04 	ldr.w	pc, [sp], #4
    9d9a:	bf00      	nop
    9d9c:	0000e584 	.word	0x0000e584

00009da0 <FlexCAN_Ip_EnableInterrupts_Privileged>:
 * Description   : Enable all mb interrupts configured.
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_EnableInterrupts_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_EnableInterrupts_Privileged(uint8 u8Instance)
{
    9da0:	b500      	push	{lr}
    9da2:	b087      	sub	sp, #28
    9da4:	4603      	mov	r3, r0
    9da6:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9daa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9dae:	4a11      	ldr	r2, [pc, #68]	; (9df4 <FlexCAN_Ip_EnableInterrupts_Privileged+0x54>)
    9db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9db4:	9304      	str	r3, [sp, #16]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_ERROR;
    9db6:	2301      	movs	r3, #1
    9db8:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
    9dba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9dbe:	4a0e      	ldr	r2, [pc, #56]	; (9df8 <FlexCAN_Ip_EnableInterrupts_Privileged+0x58>)
    9dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9dc4:	9303      	str	r3, [sp, #12]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif

    if (TRUE == FlexCAN_IsEnabled(pBase))
    9dc6:	9804      	ldr	r0, [sp, #16]
    9dc8:	f7fd fc96 	bl	76f8 <FlexCAN_IsEnabled>
    9dcc:	4603      	mov	r3, r0
    9dce:	2b00      	cmp	r3, #0
    9dd0:	d00b      	beq.n	9dea <FlexCAN_Ip_EnableInterrupts_Privileged+0x4a>
    {
        FlexCAN_EnableInterrupts(pBase, u8Instance);
    9dd2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9dd6:	4619      	mov	r1, r3
    9dd8:	9804      	ldr	r0, [sp, #16]
    9dda:	f000 ffe1 	bl	ada0 <FlexCAN_EnableInterrupts>
            {
                FlexCAN_SetEnhancedRxFifoIntAll(pBase, TRUE);
            }
        }
    #endif
        state->isIntActive = TRUE;
    9dde:	9b03      	ldr	r3, [sp, #12]
    9de0:	2201      	movs	r2, #1
    9de2:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
        result = FLEXCAN_STATUS_SUCCESS;
    9de6:	2300      	movs	r3, #0
    9de8:	9305      	str	r3, [sp, #20]
    }

    return result;
    9dea:	9b05      	ldr	r3, [sp, #20]
}
    9dec:	4618      	mov	r0, r3
    9dee:	b007      	add	sp, #28
    9df0:	f85d fb04 	ldr.w	pc, [sp], #4
    9df4:	0000e584 	.word	0x0000e584
    9df8:	1fff8fa0 	.word	0x1fff8fa0

00009dfc <FlexCAN_Ip_DisableInterrupts_Privileged>:
 * Description   : Enable all interrupts configured.
 *
 *END**************************************************************************/
 /* implements FlexCAN_Ip_DisableInterrupts_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_DisableInterrupts_Privileged(uint8 u8Instance)
{
    9dfc:	b500      	push	{lr}
    9dfe:	b087      	sub	sp, #28
    9e00:	4603      	mov	r3, r0
    9e02:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9e06:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e0a:	4a10      	ldr	r2, [pc, #64]	; (9e4c <FlexCAN_Ip_DisableInterrupts_Privileged+0x50>)
    9e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e10:	9304      	str	r3, [sp, #16]
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_ERROR;
    9e12:	2301      	movs	r3, #1
    9e14:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
    9e16:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e1a:	4a0d      	ldr	r2, [pc, #52]	; (9e50 <FlexCAN_Ip_DisableInterrupts_Privileged+0x54>)
    9e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e20:	9303      	str	r3, [sp, #12]

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif

    if (TRUE == FlexCAN_IsEnabled(pBase))
    9e22:	9804      	ldr	r0, [sp, #16]
    9e24:	f7fd fc68 	bl	76f8 <FlexCAN_IsEnabled>
    9e28:	4603      	mov	r3, r0
    9e2a:	2b00      	cmp	r3, #0
    9e2c:	d008      	beq.n	9e40 <FlexCAN_Ip_DisableInterrupts_Privileged+0x44>
    {
        FlexCAN_DisableInterrupts(pBase);
    9e2e:	9804      	ldr	r0, [sp, #16]
    9e30:	f000 ffae 	bl	ad90 <FlexCAN_DisableInterrupts>
            {
                FlexCAN_SetEnhancedRxFifoIntAll(pBase, FALSE);
            }
        }
#endif
        state->isIntActive = FALSE;
    9e34:	9b03      	ldr	r3, [sp, #12]
    9e36:	2200      	movs	r2, #0
    9e38:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
        result = FLEXCAN_STATUS_SUCCESS;
    9e3c:	2300      	movs	r3, #0
    9e3e:	9305      	str	r3, [sp, #20]
    }

    return result;
    9e40:	9b05      	ldr	r3, [sp, #20]
}
    9e42:	4618      	mov	r0, r3
    9e44:	b007      	add	sp, #28
    9e46:	f85d fb04 	ldr.w	pc, [sp], #4
    9e4a:	bf00      	nop
    9e4c:	0000e584 	.word	0x0000e584
    9e50:	1fff8fa0 	.word	0x1fff8fa0

00009e54 <FlexCAN_Ip_SetErrorInt_Privileged>:
 * Description   : Enable\Disable Error or BusOff Interrupt
 *
 *END**************************************************************************/
/* implements FlexCAN_Ip_SetErrorInt_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetErrorInt_Privileged(uint8 u8Instance, Flexcan_Ip_ErrorIntType type, boolean enable)
{
    9e54:	b500      	push	{lr}
    9e56:	b087      	sub	sp, #28
    9e58:	4603      	mov	r3, r0
    9e5a:	9100      	str	r1, [sp, #0]
    9e5c:	f88d 3007 	strb.w	r3, [sp, #7]
    9e60:	4613      	mov	r3, r2
    9e62:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9e66:	2300      	movs	r3, #0
    9e68:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    9e6a:	2300      	movs	r3, #0
    9e6c:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9e6e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e72:	4a3a      	ldr	r2, [pc, #232]	; (9f5c <FlexCAN_Ip_SetErrorInt_Privileged+0x108>)
    9e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e78:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    9e7a:	9803      	ldr	r0, [sp, #12]
    9e7c:	f7fd fc3c 	bl	76f8 <FlexCAN_IsEnabled>
    9e80:	4603      	mov	r3, r0
    9e82:	2b00      	cmp	r3, #0
    9e84:	bf14      	ite	ne
    9e86:	2301      	movne	r3, #1
    9e88:	2300      	moveq	r3, #0
    9e8a:	b2db      	uxtb	r3, r3
    9e8c:	f083 0301 	eor.w	r3, r3, #1
    9e90:	b2db      	uxtb	r3, r3
    9e92:	f88d 300b 	strb.w	r3, [sp, #11]
    9e96:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9e9a:	f003 0301 	and.w	r3, r3, #1
    9e9e:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    9ea2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9ea6:	2b00      	cmp	r3, #0
    9ea8:	d003      	beq.n	9eb2 <FlexCAN_Ip_SetErrorInt_Privileged+0x5e>
    {
        result = FlexCAN_Enable(pBase);
    9eaa:	9803      	ldr	r0, [sp, #12]
    9eac:	f000 fc46 	bl	a73c <FlexCAN_Enable>
    9eb0:	9005      	str	r0, [sp, #20]
    }

    if (FLEXCAN_STATUS_SUCCESS == result)
    9eb2:	9b05      	ldr	r3, [sp, #20]
    9eb4:	2b00      	cmp	r3, #0
    9eb6:	d13c      	bne.n	9f32 <FlexCAN_Ip_SetErrorInt_Privileged+0xde>
    9eb8:	9b00      	ldr	r3, [sp, #0]
    9eba:	2b04      	cmp	r3, #4
    9ebc:	d83b      	bhi.n	9f36 <FlexCAN_Ip_SetErrorInt_Privileged+0xe2>
    9ebe:	a201      	add	r2, pc, #4	; (adr r2, 9ec4 <FlexCAN_Ip_SetErrorInt_Privileged+0x70>)
    9ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    9ec4:	00009f0f 	.word	0x00009f0f
    9ec8:	00009f21 	.word	0x00009f21
    9ecc:	00009eeb 	.word	0x00009eeb
    9ed0:	00009efd 	.word	0x00009efd
    9ed4:	00009ed9 	.word	0x00009ed9
    {
        switch (type)
        {
            case FLEXCAN_IP_INT_BUSOFF:
            {
                FlexCAN_SetErrIntCmd(pBase, FLEXCAN_INT_BUSOFF, enable);
    9ed8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9edc:	461a      	mov	r2, r3
    9ede:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    9ee2:	9803      	ldr	r0, [sp, #12]
    9ee4:	f000 fce8 	bl	a8b8 <FlexCAN_SetErrIntCmd>
                break;
    9ee8:	e026      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
            }
            case FLEXCAN_IP_INT_ERR:
            {
                FlexCAN_SetErrIntCmd(pBase, FLEXCAN_INT_ERR, enable);
    9eea:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9eee:	461a      	mov	r2, r3
    9ef0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    9ef4:	9803      	ldr	r0, [sp, #12]
    9ef6:	f000 fcdf 	bl	a8b8 <FlexCAN_SetErrIntCmd>
                break;
    9efa:	e01d      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
            }
            case FLEXCAN_IP_INT_ERR_FAST :
            {
                FlexCAN_SetErrIntCmd(pBase, FLEXCAN_INT_ERR_FAST, enable);
    9efc:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f00:	461a      	mov	r2, r3
    9f02:	f244 0101 	movw	r1, #16385	; 0x4001
    9f06:	9803      	ldr	r0, [sp, #12]
    9f08:	f000 fcd6 	bl	a8b8 <FlexCAN_SetErrIntCmd>
                break;
    9f0c:	e014      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
                    {
                        result = FLEXCAN_STATUS_ERROR;
                    }else
                #endif
                {
                    FlexCAN_SetErrIntCmd(pBase, FLEXCAN_INT_RX_WARNING, enable);
    9f0e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f12:	461a      	mov	r2, r3
    9f14:	f44f 6180 	mov.w	r1, #1024	; 0x400
    9f18:	9803      	ldr	r0, [sp, #12]
    9f1a:	f000 fccd 	bl	a8b8 <FlexCAN_SetErrIntCmd>
                }
                break;
    9f1e:	e00b      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
                    {
                        result = FLEXCAN_STATUS_ERROR;
                    }else
                #endif
                {
                    FlexCAN_SetErrIntCmd(pBase, FLEXCAN_INT_TX_WARNING, enable);
    9f20:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f24:	461a      	mov	r2, r3
    9f26:	f44f 6100 	mov.w	r1, #2048	; 0x800
    9f2a:	9803      	ldr	r0, [sp, #12]
    9f2c:	f000 fcc4 	bl	a8b8 <FlexCAN_SetErrIntCmd>
                }
                break;
    9f30:	e002      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
                    /* Should not get here */
                #endif
                break;
            }
        }
    }
    9f32:	bf00      	nop
    9f34:	e000      	b.n	9f38 <FlexCAN_Ip_SetErrorInt_Privileged+0xe4>
                break;
    9f36:	bf00      	nop

    if (TRUE == disabled)
    9f38:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9f3c:	2b00      	cmp	r3, #0
    9f3e:	d008      	beq.n	9f52 <FlexCAN_Ip_SetErrorInt_Privileged+0xfe>
    {
        status = FlexCAN_Disable(pBase);
    9f40:	9803      	ldr	r0, [sp, #12]
    9f42:	f000 fc79 	bl	a838 <FlexCAN_Disable>
    9f46:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    9f48:	9b04      	ldr	r3, [sp, #16]
    9f4a:	2b00      	cmp	r3, #0
    9f4c:	d001      	beq.n	9f52 <FlexCAN_Ip_SetErrorInt_Privileged+0xfe>
        {
            result = status;
    9f4e:	9b04      	ldr	r3, [sp, #16]
    9f50:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    9f52:	9b05      	ldr	r3, [sp, #20]
}
    9f54:	4618      	mov	r0, r3
    9f56:	b007      	add	sp, #28
    9f58:	f85d fb04 	ldr.w	pc, [sp], #4
    9f5c:	0000e584 	.word	0x0000e584

00009f60 <FlexCAN_Ip_AbortTransfer>:
 * receiver.
 *
 *END**************************************************************************/
/* implements    FlexCAN_Ip_AbortTransfer_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_AbortTransfer(uint8 u8Instance, uint8 mb_idx)
{
    9f60:	b500      	push	{lr}
    9f62:	b087      	sub	sp, #28
    9f64:	4603      	mov	r3, r0
    9f66:	460a      	mov	r2, r1
    9f68:	f88d 3007 	strb.w	r3, [sp, #7]
    9f6c:	4613      	mov	r3, r2
    9f6e:	f88d 3006 	strb.w	r3, [sp, #6]
    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
        DevAssert(u8Instance < FLEXCAN_INSTANCE_COUNT);
        DevAssert((mb_idx < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM) || (255u == mb_idx));
    #endif
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[u8Instance];
    9f72:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f76:	4a27      	ldr	r2, [pc, #156]	; (a014 <FlexCAN_Ip_AbortTransfer+0xb4>)
    9f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9f7c:	9304      	str	r3, [sp, #16]
#if ((FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) && (FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE == STD_ON))
    Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
#else
    const Flexcan_Ip_StateType * state = Flexcan_Ip_apxState[u8Instance];
    9f7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f82:	4a25      	ldr	r2, [pc, #148]	; (a018 <FlexCAN_Ip_AbortTransfer+0xb8>)
    9f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9f88:	9303      	str	r3, [sp, #12]
#endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) && (FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE == STD_ON) */
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    9f8a:	2300      	movs	r3, #0
    9f8c:	9305      	str	r3, [sp, #20]

    if (mb_idx < (uint8)FLEXCAN_IP_FEATURE_MAX_MB_NUM)
    9f8e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f92:	2b1f      	cmp	r3, #31
    9f94:	d838      	bhi.n	a008 <FlexCAN_Ip_AbortTransfer+0xa8>
    {

    if (FLEXCAN_MB_IDLE == state->mbs[mb_idx].state)
    9f96:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f9a:	9a03      	ldr	r2, [sp, #12]
    9f9c:	011b      	lsls	r3, r3, #4
    9f9e:	4413      	add	r3, r2
    9fa0:	3304      	adds	r3, #4
    9fa2:	681b      	ldr	r3, [r3, #0]
    9fa4:	2b00      	cmp	r3, #0
    9fa6:	d102      	bne.n	9fae <FlexCAN_Ip_AbortTransfer+0x4e>
    {
        result = FLEXCAN_STATUS_NO_TRANSFER_IN_PROGRESS;
    9fa8:	2305      	movs	r3, #5
    9faa:	9305      	str	r3, [sp, #20]
    9fac:	e02c      	b.n	a008 <FlexCAN_Ip_AbortTransfer+0xa8>
    }
    else
    {
        FLEXCAN_ClearMsgBuffIntCmd(pBase, u8Instance, mb_idx, state->isIntActive);
    9fae:	f89d 2006 	ldrb.w	r2, [sp, #6]
    9fb2:	9b03      	ldr	r3, [sp, #12]
    9fb4:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
    9fb8:	f89d 1007 	ldrb.w	r1, [sp, #7]
    9fbc:	9804      	ldr	r0, [sp, #16]
    9fbe:	f000 feb3 	bl	ad28 <FLEXCAN_ClearMsgBuffIntCmd>
        if (FLEXCAN_MB_TX_BUSY == state->mbs[mb_idx].state)
    9fc2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9fc6:	9a03      	ldr	r2, [sp, #12]
    9fc8:	011b      	lsls	r3, r3, #4
    9fca:	4413      	add	r3, r2
    9fcc:	3304      	adds	r3, #4
    9fce:	681b      	ldr	r3, [r3, #0]
    9fd0:	2b02      	cmp	r3, #2
    9fd2:	d108      	bne.n	9fe6 <FlexCAN_Ip_AbortTransfer+0x86>
        {
            result = FlexCAN_AbortTxTransfer(u8Instance, mb_idx);
    9fd4:	f89d 2006 	ldrb.w	r2, [sp, #6]
    9fd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9fdc:	4611      	mov	r1, r2
    9fde:	4618      	mov	r0, r3
    9fe0:	f7fe fabc 	bl	855c <FlexCAN_AbortTxTransfer>
    9fe4:	9005      	str	r0, [sp, #20]
        }

        if (FLEXCAN_MB_RX_BUSY == state->mbs[mb_idx].state)
    9fe6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9fea:	9a03      	ldr	r2, [sp, #12]
    9fec:	011b      	lsls	r3, r3, #4
    9fee:	4413      	add	r3, r2
    9ff0:	3304      	adds	r3, #4
    9ff2:	681b      	ldr	r3, [r3, #0]
    9ff4:	2b01      	cmp	r3, #1
    9ff6:	d107      	bne.n	a008 <FlexCAN_Ip_AbortTransfer+0xa8>
        {
            FlexCAN_AbortRxTransfer(u8Instance, mb_idx);
    9ff8:	f89d 2006 	ldrb.w	r2, [sp, #6]
    9ffc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a000:	4611      	mov	r1, r2
    a002:	4618      	mov	r0, r3
    a004:	f7fe fb34 	bl	8670 <FlexCAN_AbortRxTransfer>
        }
    }
#endif /* if FLEXCAN_IP_FEATURE_HAS_DMA_ENABLE */
#endif /* if FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO */

    return result;
    a008:	9b05      	ldr	r3, [sp, #20]
}
    a00a:	4618      	mov	r0, r3
    a00c:	b007      	add	sp, #28
    a00e:	f85d fb04 	ldr.w	pc, [sp], #4
    a012:	bf00      	nop
    a014:	0000e584 	.word	0x0000e584
    a018:	1fff8fa0 	.word	0x1fff8fa0

0000a01c <FlexCAN_Ip_SetRxMb14Mask_Privileged>:

/* implements    FlexCAN_Ip_SetRxMb14Mask_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxMb14Mask_Privileged(uint8 instance, uint32 mask)
{
    a01c:	b500      	push	{lr}
    a01e:	b087      	sub	sp, #28
    a020:	4603      	mov	r3, r0
    a022:	9100      	str	r1, [sp, #0]
    a024:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    a028:	2300      	movs	r3, #0
    a02a:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    a02c:	2300      	movs	r3, #0
    a02e:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    a030:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a034:	4a1b      	ldr	r2, [pc, #108]	; (a0a4 <FlexCAN_Ip_SetRxMb14Mask_Privileged+0x88>)
    a036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a03a:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    boolean freeze = FALSE;
#endif
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    a03c:	9803      	ldr	r0, [sp, #12]
    a03e:	f7fd fb5b 	bl	76f8 <FlexCAN_IsEnabled>
    a042:	4603      	mov	r3, r0
    a044:	2b00      	cmp	r3, #0
    a046:	bf14      	ite	ne
    a048:	2301      	movne	r3, #1
    a04a:	2300      	moveq	r3, #0
    a04c:	b2db      	uxtb	r3, r3
    a04e:	f083 0301 	eor.w	r3, r3, #1
    a052:	b2db      	uxtb	r3, r3
    a054:	f88d 300b 	strb.w	r3, [sp, #11]
    a058:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a05c:	f003 0301 	and.w	r3, r3, #1
    a060:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    a064:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a068:	2b00      	cmp	r3, #0
    a06a:	d003      	beq.n	a074 <FlexCAN_Ip_SetRxMb14Mask_Privileged+0x58>
    {
        result = FlexCAN_Enable(pBase);
    a06c:	9803      	ldr	r0, [sp, #12]
    a06e:	f000 fb65 	bl	a73c <FlexCAN_Enable>
    a072:	9005      	str	r0, [sp, #20]
    if ((FALSE == freeze) && (FLEXCAN_STATUS_SUCCESS == result))
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    a074:	9b05      	ldr	r3, [sp, #20]
    a076:	2b00      	cmp	r3, #0
    a078:	d102      	bne.n	a080 <FlexCAN_Ip_SetRxMb14Mask_Privileged+0x64>
    {
        pBase->RX14MASK = mask;
    a07a:	9b03      	ldr	r3, [sp, #12]
    a07c:	9a00      	ldr	r2, [sp, #0]
    a07e:	615a      	str	r2, [r3, #20]
    }
    if (TRUE == disabled)
    a080:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a084:	2b00      	cmp	r3, #0
    a086:	d008      	beq.n	a09a <FlexCAN_Ip_SetRxMb14Mask_Privileged+0x7e>
    {
        status = FlexCAN_Disable(pBase);
    a088:	9803      	ldr	r0, [sp, #12]
    a08a:	f000 fbd5 	bl	a838 <FlexCAN_Disable>
    a08e:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    a090:	9b04      	ldr	r3, [sp, #16]
    a092:	2b00      	cmp	r3, #0
    a094:	d001      	beq.n	a09a <FlexCAN_Ip_SetRxMb14Mask_Privileged+0x7e>
        {
            result = status;
    a096:	9b04      	ldr	r3, [sp, #16]
    a098:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    a09a:	9b05      	ldr	r3, [sp, #20]
}
    a09c:	4618      	mov	r0, r3
    a09e:	b007      	add	sp, #28
    a0a0:	f85d fb04 	ldr.w	pc, [sp], #4
    a0a4:	0000e584 	.word	0x0000e584

0000a0a8 <FlexCAN_Ip_SetRxMb15Mask_Privileged>:

/* implements    FlexCAN_Ip_SetRxMb15Mask_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetRxMb15Mask_Privileged(uint8 instance, uint32 mask)
{
    a0a8:	b500      	push	{lr}
    a0aa:	b087      	sub	sp, #28
    a0ac:	4603      	mov	r3, r0
    a0ae:	9100      	str	r1, [sp, #0]
    a0b0:	f88d 3007 	strb.w	r3, [sp, #7]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    a0b4:	2300      	movs	r3, #0
    a0b6:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    a0b8:	2300      	movs	r3, #0
    a0ba:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    a0bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a0c0:	4a1b      	ldr	r2, [pc, #108]	; (a130 <FlexCAN_Ip_SetRxMb15Mask_Privileged+0x88>)
    a0c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a0c6:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    boolean freeze = FALSE;
#endif
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    a0c8:	9803      	ldr	r0, [sp, #12]
    a0ca:	f7fd fb15 	bl	76f8 <FlexCAN_IsEnabled>
    a0ce:	4603      	mov	r3, r0
    a0d0:	2b00      	cmp	r3, #0
    a0d2:	bf14      	ite	ne
    a0d4:	2301      	movne	r3, #1
    a0d6:	2300      	moveq	r3, #0
    a0d8:	b2db      	uxtb	r3, r3
    a0da:	f083 0301 	eor.w	r3, r3, #1
    a0de:	b2db      	uxtb	r3, r3
    a0e0:	f88d 300b 	strb.w	r3, [sp, #11]
    a0e4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a0e8:	f003 0301 	and.w	r3, r3, #1
    a0ec:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    a0f0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a0f4:	2b00      	cmp	r3, #0
    a0f6:	d003      	beq.n	a100 <FlexCAN_Ip_SetRxMb15Mask_Privileged+0x58>
    {
        result = FlexCAN_Enable(pBase);
    a0f8:	9803      	ldr	r0, [sp, #12]
    a0fa:	f000 fb1f 	bl	a73c <FlexCAN_Enable>
    a0fe:	9005      	str	r0, [sp, #20]
    if ((FALSE == freeze) && (FLEXCAN_STATUS_SUCCESS == result))
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif
    if (FLEXCAN_STATUS_SUCCESS == result)
    a100:	9b05      	ldr	r3, [sp, #20]
    a102:	2b00      	cmp	r3, #0
    a104:	d102      	bne.n	a10c <FlexCAN_Ip_SetRxMb15Mask_Privileged+0x64>
    {
        pBase->RX15MASK = mask;
    a106:	9b03      	ldr	r3, [sp, #12]
    a108:	9a00      	ldr	r2, [sp, #0]
    a10a:	619a      	str	r2, [r3, #24]
    }

    if (TRUE == disabled)
    a10c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a110:	2b00      	cmp	r3, #0
    a112:	d008      	beq.n	a126 <FlexCAN_Ip_SetRxMb15Mask_Privileged+0x7e>
    {
        status = FlexCAN_Disable(pBase);
    a114:	9803      	ldr	r0, [sp, #12]
    a116:	f000 fb8f 	bl	a838 <FlexCAN_Disable>
    a11a:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    a11c:	9b04      	ldr	r3, [sp, #16]
    a11e:	2b00      	cmp	r3, #0
    a120:	d001      	beq.n	a126 <FlexCAN_Ip_SetRxMb15Mask_Privileged+0x7e>
        {
            result = status;
    a122:	9b04      	ldr	r3, [sp, #16]
    a124:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    a126:	9b05      	ldr	r3, [sp, #20]
}
    a128:	4618      	mov	r0, r3
    a12a:	b007      	add	sp, #28
    a12c:	f85d fb04 	ldr.w	pc, [sp], #4
    a130:	0000e584 	.word	0x0000e584

0000a134 <FlexCAN_Ip_SetListenOnlyMode_Privileged>:
 * This function will enable or disable Listen Only mode.
 *
 *END**************************************************************************/
/* implements  FlexCAN_Ip_SetListenOnlyMode_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_SetListenOnlyMode_Privileged(uint8 instance, const boolean enable)
{
    a134:	b500      	push	{lr}
    a136:	b087      	sub	sp, #28
    a138:	4603      	mov	r3, r0
    a13a:	460a      	mov	r2, r1
    a13c:	f88d 3007 	strb.w	r3, [sp, #7]
    a140:	4613      	mov	r3, r2
    a142:	f88d 3006 	strb.w	r3, [sp, #6]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(instance < FLEXCAN_INSTANCE_COUNT);
#endif
    Flexcan_Ip_StatusType result = FLEXCAN_STATUS_SUCCESS;
    a146:	2300      	movs	r3, #0
    a148:	9305      	str	r3, [sp, #20]
    Flexcan_Ip_StatusType status = FLEXCAN_STATUS_SUCCESS;
    a14a:	2300      	movs	r3, #0
    a14c:	9304      	str	r3, [sp, #16]
    FLEXCAN_Type * pBase = Flexcan_Ip_apxBase[instance];
    a14e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a152:	4a1f      	ldr	r2, [pc, #124]	; (a1d0 <FlexCAN_Ip_SetListenOnlyMode_Privileged+0x9c>)
    a154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a158:	9303      	str	r3, [sp, #12]
    boolean disabled = !FlexCAN_IsEnabled(pBase);
    a15a:	9803      	ldr	r0, [sp, #12]
    a15c:	f7fd facc 	bl	76f8 <FlexCAN_IsEnabled>
    a160:	4603      	mov	r3, r0
    a162:	2b00      	cmp	r3, #0
    a164:	bf14      	ite	ne
    a166:	2301      	movne	r3, #1
    a168:	2300      	moveq	r3, #0
    a16a:	b2db      	uxtb	r3, r3
    a16c:	f083 0301 	eor.w	r3, r3, #1
    a170:	b2db      	uxtb	r3, r3
    a172:	f88d 300b 	strb.w	r3, [sp, #11]
    a176:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a17a:	f003 0301 	and.w	r3, r3, #1
    a17e:	f88d 300b 	strb.w	r3, [sp, #11]

    if (TRUE == disabled)
    a182:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a186:	2b00      	cmp	r3, #0
    a188:	d003      	beq.n	a192 <FlexCAN_Ip_SetListenOnlyMode_Privileged+0x5e>
    {
        result = FlexCAN_Enable(pBase);
    a18a:	9803      	ldr	r0, [sp, #12]
    a18c:	f000 fad6 	bl	a73c <FlexCAN_Enable>
    a190:	9005      	str	r0, [sp, #20]
    {
        result = FLEXCAN_STATUS_ERROR;
    }
#endif

    if (FLEXCAN_STATUS_SUCCESS == result)
    a192:	9b05      	ldr	r3, [sp, #20]
    a194:	2b00      	cmp	r3, #0
    a196:	d109      	bne.n	a1ac <FlexCAN_Ip_SetListenOnlyMode_Privileged+0x78>
    {
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10();
    a198:	f001 fff6 	bl	c188 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10>
        FlexCAN_SetListenOnlyMode(pBase, enable);
    a19c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a1a0:	4619      	mov	r1, r3
    a1a2:	9803      	ldr	r0, [sp, #12]
    a1a4:	f7fd fae5 	bl	7772 <FlexCAN_SetListenOnlyMode>
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10();
    a1a8:	f002 f81a 	bl	c1e0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10>
    }

    if (TRUE == disabled)
    a1ac:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a1b0:	2b00      	cmp	r3, #0
    a1b2:	d008      	beq.n	a1c6 <FlexCAN_Ip_SetListenOnlyMode_Privileged+0x92>
    {
        status = FlexCAN_Disable(pBase);
    a1b4:	9803      	ldr	r0, [sp, #12]
    a1b6:	f000 fb3f 	bl	a838 <FlexCAN_Disable>
    a1ba:	9004      	str	r0, [sp, #16]
        if (FLEXCAN_STATUS_SUCCESS != status)
    a1bc:	9b04      	ldr	r3, [sp, #16]
    a1be:	2b00      	cmp	r3, #0
    a1c0:	d001      	beq.n	a1c6 <FlexCAN_Ip_SetListenOnlyMode_Privileged+0x92>
        {
            result = status;
    a1c2:	9b04      	ldr	r3, [sp, #16]
    a1c4:	9305      	str	r3, [sp, #20]
        }
    }

    return result;
    a1c6:	9b05      	ldr	r3, [sp, #20]
}
    a1c8:	4618      	mov	r0, r3
    a1ca:	b007      	add	sp, #28
    a1cc:	f85d fb04 	ldr.w	pc, [sp], #4
    a1d0:	0000e584 	.word	0x0000e584

0000a1d4 <FlexCAN_Ip_GetListenOnlyMode>:
 * Description   : Check if Listen Only mode is ENABLE.
 *
 *END**************************************************************************/
/* implements  FlexCAN_Ip_GetListenOnlyMode_Activity */
boolean FlexCAN_Ip_GetListenOnlyMode(uint8 instance)
{
    a1d4:	b500      	push	{lr}
    a1d6:	b085      	sub	sp, #20
    a1d8:	4603      	mov	r3, r0
    a1da:	f88d 3007 	strb.w	r3, [sp, #7]
    const FLEXCAN_Type * base = Flexcan_Ip_apxBase[instance];
    a1de:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a1e2:	4a06      	ldr	r2, [pc, #24]	; (a1fc <FlexCAN_Ip_GetListenOnlyMode+0x28>)
    a1e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a1e8:	9303      	str	r3, [sp, #12]
    return FlexCAN_IsListenOnlyModeEnabled(base);
    a1ea:	9803      	ldr	r0, [sp, #12]
    a1ec:	f7fd fc5d 	bl	7aaa <FlexCAN_IsListenOnlyModeEnabled>
    a1f0:	4603      	mov	r3, r0
}
    a1f2:	4618      	mov	r0, r3
    a1f4:	b005      	add	sp, #20
    a1f6:	f85d fb04 	ldr.w	pc, [sp], #4
    a1fa:	bf00      	nop
    a1fc:	0000e584 	.word	0x0000e584

0000a200 <FlexCAN_Ip_ManualBusOffRecovery>:
 * Description   : Recover manually from bus-off if possible.
 *
 *END**************************************************************************/
/* implements  FlexCAN_Ip_ManualBusOffRecovery_Activity */
Flexcan_Ip_StatusType FlexCAN_Ip_ManualBusOffRecovery(uint8 Instance)
{
    a200:	b500      	push	{lr}
    a202:	b089      	sub	sp, #36	; 0x24
    a204:	4603      	mov	r3, r0
    a206:	f88d 3007 	strb.w	r3, [sp, #7]
    FLEXCAN_Type * Base = Flexcan_Ip_apxBase[Instance];
    a20a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a20e:	4a27      	ldr	r2, [pc, #156]	; (a2ac <FlexCAN_Ip_ManualBusOffRecovery+0xac>)
    a210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a214:	9305      	str	r3, [sp, #20]
    uint32 timeStart = 0U;
    a216:	2300      	movs	r3, #0
    a218:	9303      	str	r3, [sp, #12]
    uint32 timeElapsed = 0U;
    a21a:	2300      	movs	r3, #0
    a21c:	9307      	str	r3, [sp, #28]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a21e:	2100      	movs	r1, #0
    a220:	4823      	ldr	r0, [pc, #140]	; (a2b0 <FlexCAN_Ip_ManualBusOffRecovery+0xb0>)
    a222:	f7f6 ff6d 	bl	1100 <OsIf_MicrosToTicks>
    a226:	9004      	str	r0, [sp, #16]
    Flexcan_Ip_StatusType RetVal = FLEXCAN_STATUS_ERROR;
    a228:	2301      	movs	r3, #1
    a22a:	9306      	str	r3, [sp, #24]
#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FLEXCAN_INSTANCE_COUNT);
#endif

    /* Recover from bus-off when Automatic recovering from Bus Off state disabled. */
    if ((Base->CTRL1 & FLEXCAN_CTRL1_BOFFREC_MASK) != 0U)
    a22c:	9b05      	ldr	r3, [sp, #20]
    a22e:	685b      	ldr	r3, [r3, #4]
    a230:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a234:	2b00      	cmp	r3, #0
    a236:	d033      	beq.n	a2a0 <FlexCAN_Ip_ManualBusOffRecovery+0xa0>
    {
        RetVal = FLEXCAN_STATUS_SUCCESS;
    a238:	2300      	movs	r3, #0
    a23a:	9306      	str	r3, [sp, #24]
        /* return success if the controller is not in bus-off */
        if ((Base->ESR1 & FLEXCAN_IP_ESR1_FLTCONF_BUS_OFF) != 0U)
    a23c:	9b05      	ldr	r3, [sp, #20]
    a23e:	6a1b      	ldr	r3, [r3, #32]
    a240:	f003 0320 	and.w	r3, r3, #32
    a244:	2b00      	cmp	r3, #0
    a246:	d02b      	beq.n	a2a0 <FlexCAN_Ip_ManualBusOffRecovery+0xa0>
        {
            SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20();
    a248:	f002 fad2 	bl	c7f0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20>
            /* negate to recover from bus-off */
            Base->CTRL1 &= ~FLEXCAN_CTRL1_BOFFREC_MASK;
    a24c:	9b05      	ldr	r3, [sp, #20]
    a24e:	685b      	ldr	r3, [r3, #4]
    a250:	f023 0240 	bic.w	r2, r3, #64	; 0x40
    a254:	9b05      	ldr	r3, [sp, #20]
    a256:	605a      	str	r2, [r3, #4]
            /* re-assert to disable bus-off auto reocvery */
            Base->CTRL1 |= FLEXCAN_CTRL1_BOFFREC_MASK;
    a258:	9b05      	ldr	r3, [sp, #20]
    a25a:	685b      	ldr	r3, [r3, #4]
    a25c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
    a260:	9b05      	ldr	r3, [sp, #20]
    a262:	605a      	str	r2, [r3, #4]
            SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20();
    a264:	f002 faf0 	bl	c848 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20>
            /* Wait till exit bus-off */
            timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a268:	2000      	movs	r0, #0
    a26a:	f7f6 fefd 	bl	1068 <OsIf_GetCounter>
    a26e:	4603      	mov	r3, r0
    a270:	9303      	str	r3, [sp, #12]

            while ((Base->ESR1 & FLEXCAN_IP_ESR1_FLTCONF_BUS_OFF) != 0U)
    a272:	e00f      	b.n	a294 <FlexCAN_Ip_ManualBusOffRecovery+0x94>
            {
                timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a274:	ab03      	add	r3, sp, #12
    a276:	2100      	movs	r1, #0
    a278:	4618      	mov	r0, r3
    a27a:	f7f6 ff0e 	bl	109a <OsIf_GetElapsed>
    a27e:	4602      	mov	r2, r0
    a280:	9b07      	ldr	r3, [sp, #28]
    a282:	4413      	add	r3, r2
    a284:	9307      	str	r3, [sp, #28]
                if (timeElapsed >= uS2Ticks)
    a286:	9a07      	ldr	r2, [sp, #28]
    a288:	9b04      	ldr	r3, [sp, #16]
    a28a:	429a      	cmp	r2, r3
    a28c:	d302      	bcc.n	a294 <FlexCAN_Ip_ManualBusOffRecovery+0x94>
                {
                    RetVal = FLEXCAN_STATUS_TIMEOUT;
    a28e:	2303      	movs	r3, #3
    a290:	9306      	str	r3, [sp, #24]
                    break;
    a292:	e005      	b.n	a2a0 <FlexCAN_Ip_ManualBusOffRecovery+0xa0>
            while ((Base->ESR1 & FLEXCAN_IP_ESR1_FLTCONF_BUS_OFF) != 0U)
    a294:	9b05      	ldr	r3, [sp, #20]
    a296:	6a1b      	ldr	r3, [r3, #32]
    a298:	f003 0320 	and.w	r3, r3, #32
    a29c:	2b00      	cmp	r3, #0
    a29e:	d1e9      	bne.n	a274 <FlexCAN_Ip_ManualBusOffRecovery+0x74>
                }
            }
        }
    }

    return RetVal;
    a2a0:	9b06      	ldr	r3, [sp, #24]
}
    a2a2:	4618      	mov	r0, r3
    a2a4:	b009      	add	sp, #36	; 0x24
    a2a6:	f85d fb04 	ldr.w	pc, [sp], #4
    a2aa:	bf00      	nop
    a2ac:	0000e584 	.word	0x0000e584
    a2b0:	000f4240 	.word	0x000f4240

0000a2b4 <FlexCAN_SetSelfReception>:
{
    a2b4:	b082      	sub	sp, #8
    a2b6:	9001      	str	r0, [sp, #4]
    a2b8:	460b      	mov	r3, r1
    a2ba:	f88d 3003 	strb.w	r3, [sp, #3]
    base->MCR = (base->MCR & ~FLEXCAN_MCR_SRXDIS_MASK) | FLEXCAN_MCR_SRXDIS(enable ? 0UL : 1UL);
    a2be:	9b01      	ldr	r3, [sp, #4]
    a2c0:	681b      	ldr	r3, [r3, #0]
    a2c2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    a2c6:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a2ca:	2a00      	cmp	r2, #0
    a2cc:	d001      	beq.n	a2d2 <FlexCAN_SetSelfReception+0x1e>
    a2ce:	2200      	movs	r2, #0
    a2d0:	e001      	b.n	a2d6 <FlexCAN_SetSelfReception+0x22>
    a2d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    a2d6:	431a      	orrs	r2, r3
    a2d8:	9b01      	ldr	r3, [sp, #4]
    a2da:	601a      	str	r2, [r3, #0]
}
    a2dc:	bf00      	nop
    a2de:	b002      	add	sp, #8
    a2e0:	4770      	bx	lr

0000a2e2 <FlexCAN_IsFDEnabled>:
{
    a2e2:	b082      	sub	sp, #8
    a2e4:	9001      	str	r0, [sp, #4]
    return ((base->MCR & FLEXCAN_MCR_FDEN_MASK) >> FLEXCAN_MCR_FDEN_SHIFT) != 0U;
    a2e6:	9b01      	ldr	r3, [sp, #4]
    a2e8:	681b      	ldr	r3, [r3, #0]
    a2ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    a2ee:	2b00      	cmp	r3, #0
    a2f0:	bf14      	ite	ne
    a2f2:	2301      	movne	r3, #1
    a2f4:	2300      	moveq	r3, #0
    a2f6:	b2db      	uxtb	r3, r3
}
    a2f8:	4618      	mov	r0, r3
    a2fa:	b002      	add	sp, #8
    a2fc:	4770      	bx	lr

0000a2fe <FlexCAN_SetIsoCan>:
{
    a2fe:	b082      	sub	sp, #8
    a300:	9001      	str	r0, [sp, #4]
    a302:	460b      	mov	r3, r1
    a304:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_ISOCANFDEN_MASK) | FLEXCAN_CTRL2_ISOCANFDEN(enable ? 1UL : 0UL);
    a308:	9b01      	ldr	r3, [sp, #4]
    a30a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a30c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a310:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a314:	2a00      	cmp	r2, #0
    a316:	d002      	beq.n	a31e <FlexCAN_SetIsoCan+0x20>
    a318:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    a31c:	e000      	b.n	a320 <FlexCAN_SetIsoCan+0x22>
    a31e:	2200      	movs	r2, #0
    a320:	431a      	orrs	r2, r3
    a322:	9b01      	ldr	r3, [sp, #4]
    a324:	635a      	str	r2, [r3, #52]	; 0x34
}
    a326:	bf00      	nop
    a328:	b002      	add	sp, #8
    a32a:	4770      	bx	lr

0000a32c <FlexCAN_SetEntireFrameArbitrationFieldComparison>:
{
    a32c:	b082      	sub	sp, #8
    a32e:	9001      	str	r0, [sp, #4]
    a330:	460b      	mov	r3, r1
    a332:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_EACEN_MASK) | FLEXCAN_CTRL2_EACEN(enable ? 1UL : 0UL);
    a336:	9b01      	ldr	r3, [sp, #4]
    a338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a33a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    a33e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a342:	2a00      	cmp	r2, #0
    a344:	d002      	beq.n	a34c <FlexCAN_SetEntireFrameArbitrationFieldComparison+0x20>
    a346:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    a34a:	e000      	b.n	a34e <FlexCAN_SetEntireFrameArbitrationFieldComparison+0x22>
    a34c:	2200      	movs	r2, #0
    a34e:	431a      	orrs	r2, r3
    a350:	9b01      	ldr	r3, [sp, #4]
    a352:	635a      	str	r2, [r3, #52]	; 0x34
}
    a354:	bf00      	nop
    a356:	b002      	add	sp, #8
    a358:	4770      	bx	lr

0000a35a <FlexCAN_SetProtocolException>:
{
    a35a:	b082      	sub	sp, #8
    a35c:	9001      	str	r0, [sp, #4]
    a35e:	460b      	mov	r3, r1
    a360:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_PREXCEN_MASK) | FLEXCAN_CTRL2_PREXCEN(enable ? 1UL : 0UL);
    a364:	9b01      	ldr	r3, [sp, #4]
    a366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a368:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    a36c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a370:	2a00      	cmp	r2, #0
    a372:	d002      	beq.n	a37a <FlexCAN_SetProtocolException+0x20>
    a374:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    a378:	e000      	b.n	a37c <FlexCAN_SetProtocolException+0x22>
    a37a:	2200      	movs	r2, #0
    a37c:	431a      	orrs	r2, r3
    a37e:	9b01      	ldr	r3, [sp, #4]
    a380:	635a      	str	r2, [r3, #52]	; 0x34
}
    a382:	bf00      	nop
    a384:	b002      	add	sp, #8
    a386:	4770      	bx	lr

0000a388 <FlexCAN_SetRemoteReqStore>:
{
    a388:	b082      	sub	sp, #8
    a38a:	9001      	str	r0, [sp, #4]
    a38c:	460b      	mov	r3, r1
    a38e:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_RRS_MASK) | FLEXCAN_CTRL2_RRS(enable ? 1UL : 0UL);
    a392:	9b01      	ldr	r3, [sp, #4]
    a394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a396:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    a39a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a39e:	2a00      	cmp	r2, #0
    a3a0:	d002      	beq.n	a3a8 <FlexCAN_SetRemoteReqStore+0x20>
    a3a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    a3a6:	e000      	b.n	a3aa <FlexCAN_SetRemoteReqStore+0x22>
    a3a8:	2200      	movs	r2, #0
    a3aa:	431a      	orrs	r2, r3
    a3ac:	9b01      	ldr	r3, [sp, #4]
    a3ae:	635a      	str	r2, [r3, #52]	; 0x34
}
    a3b0:	bf00      	nop
    a3b2:	b002      	add	sp, #8
    a3b4:	4770      	bx	lr

0000a3b6 <FlexCAN_SetBusOffAutorecovery>:
{
    a3b6:	b082      	sub	sp, #8
    a3b8:	9001      	str	r0, [sp, #4]
    a3ba:	460b      	mov	r3, r1
    a3bc:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_BOFFREC_MASK) | FLEXCAN_CTRL1_BOFFREC(enable ? 0UL : 1UL);
    a3c0:	9b01      	ldr	r3, [sp, #4]
    a3c2:	685b      	ldr	r3, [r3, #4]
    a3c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    a3c8:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a3cc:	2a00      	cmp	r2, #0
    a3ce:	d001      	beq.n	a3d4 <FlexCAN_SetBusOffAutorecovery+0x1e>
    a3d0:	2200      	movs	r2, #0
    a3d2:	e000      	b.n	a3d6 <FlexCAN_SetBusOffAutorecovery+0x20>
    a3d4:	2240      	movs	r2, #64	; 0x40
    a3d6:	431a      	orrs	r2, r3
    a3d8:	9b01      	ldr	r3, [sp, #4]
    a3da:	605a      	str	r2, [r3, #4]
}
    a3dc:	bf00      	nop
    a3de:	b002      	add	sp, #8
    a3e0:	4770      	bx	lr

0000a3e2 <FlexCAN_SetEdgeFilter>:
{
    a3e2:	b082      	sub	sp, #8
    a3e4:	9001      	str	r0, [sp, #4]
    a3e6:	460b      	mov	r3, r1
    a3e8:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_EDFLTDIS_MASK) | FLEXCAN_CTRL2_EDFLTDIS(enable ? 0UL : 1UL);
    a3ec:	9b01      	ldr	r3, [sp, #4]
    a3ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a3f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    a3f4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a3f8:	2a00      	cmp	r2, #0
    a3fa:	d001      	beq.n	a400 <FlexCAN_SetEdgeFilter+0x1e>
    a3fc:	2200      	movs	r2, #0
    a3fe:	e001      	b.n	a404 <FlexCAN_SetEdgeFilter+0x22>
    a400:	f44f 6200 	mov.w	r2, #2048	; 0x800
    a404:	431a      	orrs	r2, r3
    a406:	9b01      	ldr	r3, [sp, #4]
    a408:	635a      	str	r2, [r3, #52]	; 0x34
}
    a40a:	bf00      	nop
    a40c:	b002      	add	sp, #8
    a40e:	4770      	bx	lr

0000a410 <FlexCAN_CanBitSampling>:
{
    a410:	b082      	sub	sp, #8
    a412:	9001      	str	r0, [sp, #4]
    a414:	460b      	mov	r3, r1
    a416:	f88d 3003 	strb.w	r3, [sp, #3]
    base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_SMP_MASK) | FLEXCAN_CTRL1_SMP(enable ? 1UL : 0UL);
    a41a:	9b01      	ldr	r3, [sp, #4]
    a41c:	685b      	ldr	r3, [r3, #4]
    a41e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    a422:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a426:	2a00      	cmp	r2, #0
    a428:	d001      	beq.n	a42e <FlexCAN_CanBitSampling+0x1e>
    a42a:	2280      	movs	r2, #128	; 0x80
    a42c:	e000      	b.n	a430 <FlexCAN_CanBitSampling+0x20>
    a42e:	2200      	movs	r2, #0
    a430:	431a      	orrs	r2, r3
    a432:	9b01      	ldr	r3, [sp, #4]
    a434:	605a      	str	r2, [r3, #4]
}
    a436:	bf00      	nop
    a438:	b002      	add	sp, #8
    a43a:	4770      	bx	lr

0000a43c <FlexCAN_ComputeDLCValue>:
 * Function Name: FLEXCAN_ComputeDLCValue
 * Description  : Computes the DLC field value, given a payload size (in bytes).
 *
 *END**************************************************************************/
static uint8 FlexCAN_ComputeDLCValue(uint8 payloadSize)
{
    a43c:	b084      	sub	sp, #16
    a43e:	4603      	mov	r3, r0
    a440:	f88d 3007 	strb.w	r3, [sp, #7]
    uint32 ret = 0xFFU;                   /* 0,  1,  2,  3,  4,  5,  6,  7,  8, */
    a444:	23ff      	movs	r3, #255	; 0xff
    a446:	9303      	str	r3, [sp, #12]
                                           FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES,
                                           FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES,
                                           FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES, FLEXCAN_IP_DLC_VALUE_64_BYTES
                                          };

    if (payloadSize <= 64U)
    a448:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a44c:	2b40      	cmp	r3, #64	; 0x40
    a44e:	d804      	bhi.n	a45a <FlexCAN_ComputeDLCValue+0x1e>
    {
        ret = payload_code[payloadSize];
    a450:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a454:	4a03      	ldr	r2, [pc, #12]	; (a464 <FlexCAN_ComputeDLCValue+0x28>)
    a456:	5cd3      	ldrb	r3, [r2, r3]
    a458:	9303      	str	r3, [sp, #12]
    else
    {
        /* The argument is not a valid payload size will return 0xFF*/
    }

    return (uint8)ret;
    a45a:	9b03      	ldr	r3, [sp, #12]
    a45c:	b2db      	uxtb	r3, r3
}
    a45e:	4618      	mov	r0, r3
    a460:	b004      	add	sp, #16
    a462:	4770      	bx	lr
    a464:	0000e590 	.word	0x0000e590

0000a468 <FlexCAN_ClearRAM>:
 * Function Name : FLEXCAN_ClearRAM
 * Description   : Clears FlexCAN memory positions that require initialization.
 *
 *END**************************************************************************/
static void FlexCAN_ClearRAM(FLEXCAN_Type * base)
{
    a468:	b500      	push	{lr}
    a46a:	b087      	sub	sp, #28
    a46c:	9001      	str	r0, [sp, #4]
    uint32 databyte;
    uint32 RAM_size   = FlexCAN_GetMaxMbNum(base) * 4U;
    a46e:	9801      	ldr	r0, [sp, #4]
    a470:	f000 f8f6 	bl	a660 <FlexCAN_GetMaxMbNum>
    a474:	4603      	mov	r3, r0
    a476:	009b      	lsls	r3, r3, #2
    a478:	9304      	str	r3, [sp, #16]
    uint32 RXIMR_size = FlexCAN_GetMaxMbNum(base);
    a47a:	9801      	ldr	r0, [sp, #4]
    a47c:	f000 f8f0 	bl	a660 <FlexCAN_GetMaxMbNum>
    a480:	9003      	str	r0, [sp, #12]
    /* Address of base + ram offset to point to MB start address */
    volatile uint32 * RAM = (uint32 *)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_RAM_OFFSET);
    a482:	9b01      	ldr	r3, [sp, #4]
    a484:	3380      	adds	r3, #128	; 0x80
    a486:	9302      	str	r3, [sp, #8]
    /* Clear MB region */
    for (databyte = 0U; databyte < RAM_size; databyte++)
    a488:	2300      	movs	r3, #0
    a48a:	9305      	str	r3, [sp, #20]
    a48c:	e008      	b.n	a4a0 <FlexCAN_ClearRAM+0x38>
    {
        RAM[databyte] = 0x0U;
    a48e:	9b05      	ldr	r3, [sp, #20]
    a490:	009b      	lsls	r3, r3, #2
    a492:	9a02      	ldr	r2, [sp, #8]
    a494:	4413      	add	r3, r2
    a496:	2200      	movs	r2, #0
    a498:	601a      	str	r2, [r3, #0]
    for (databyte = 0U; databyte < RAM_size; databyte++)
    a49a:	9b05      	ldr	r3, [sp, #20]
    a49c:	3301      	adds	r3, #1
    a49e:	9305      	str	r3, [sp, #20]
    a4a0:	9a05      	ldr	r2, [sp, #20]
    a4a2:	9b04      	ldr	r3, [sp, #16]
    a4a4:	429a      	cmp	r2, r3
    a4a6:	d3f2      	bcc.n	a48e <FlexCAN_ClearRAM+0x26>
    }
    RAM = (volatile uint32 *)base->RXIMR;
    a4a8:	9b01      	ldr	r3, [sp, #4]
    a4aa:	f503 6308 	add.w	r3, r3, #2176	; 0x880
    a4ae:	9302      	str	r3, [sp, #8]
    /* Clear RXIMR region */
    for (databyte = 0U; databyte < RXIMR_size; databyte++)
    a4b0:	2300      	movs	r3, #0
    a4b2:	9305      	str	r3, [sp, #20]
    a4b4:	e008      	b.n	a4c8 <FlexCAN_ClearRAM+0x60>
    {
        RAM[databyte] = 0x0U;
    a4b6:	9b05      	ldr	r3, [sp, #20]
    a4b8:	009b      	lsls	r3, r3, #2
    a4ba:	9a02      	ldr	r2, [sp, #8]
    a4bc:	4413      	add	r3, r2
    a4be:	2200      	movs	r2, #0
    a4c0:	601a      	str	r2, [r3, #0]
    for (databyte = 0U; databyte < RXIMR_size; databyte++)
    a4c2:	9b05      	ldr	r3, [sp, #20]
    a4c4:	3301      	adds	r3, #1
    a4c6:	9305      	str	r3, [sp, #20]
    a4c8:	9a05      	ldr	r2, [sp, #20]
    a4ca:	9b03      	ldr	r3, [sp, #12]
    a4cc:	429a      	cmp	r2, r3
    a4ce:	d3f2      	bcc.n	a4b6 <FlexCAN_ClearRAM+0x4e>
    }
#endif
    /* Clear WRMFRZ bit in CTRL2 Register to restrict write access to memory */
    base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_WRMFRZ_MASK) | FLEXCAN_CTRL2_WRMFRZ(0U);
#endif /* if FLEXCAN_IP_FEATURE_HAS_MEM_ERR_DET */
}
    a4d0:	bf00      	nop
    a4d2:	bf00      	nop
    a4d4:	b007      	add	sp, #28
    a4d6:	f85d fb04 	ldr.w	pc, [sp], #4

0000a4da <FlexCAN_ComputePayloadSize>:
#if (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON)
uint8 FlexCAN_ComputePayloadSize(uint8 dlcValue)
#else
static uint8 FlexCAN_ComputePayloadSize(uint8 dlcValue)
#endif /* (FLEXCAN_IP_FEATURE_HAS_ENHANCED_RX_FIFO == STD_ON) */
{
    a4da:	b084      	sub	sp, #16
    a4dc:	4603      	mov	r3, r0
    a4de:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 ret = 8U;
    a4e2:	2308      	movs	r3, #8
    a4e4:	f88d 300f 	strb.w	r3, [sp, #15]

    if (dlcValue <= 8U)
    a4e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a4ec:	2b08      	cmp	r3, #8
    a4ee:	d804      	bhi.n	a4fa <FlexCAN_ComputePayloadSize+0x20>
    {
        ret = dlcValue;
    a4f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a4f4:	f88d 300f 	strb.w	r3, [sp, #15]
    a4f8:	e033      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
    }
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
    else
    {
        switch (dlcValue)
    a4fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a4fe:	3b09      	subs	r3, #9
    a500:	2b06      	cmp	r3, #6
    a502:	d82d      	bhi.n	a560 <FlexCAN_ComputePayloadSize+0x86>
    a504:	a201      	add	r2, pc, #4	; (adr r2, a50c <FlexCAN_ComputePayloadSize+0x32>)
    a506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    a50a:	bf00      	nop
    a50c:	0000a529 	.word	0x0000a529
    a510:	0000a531 	.word	0x0000a531
    a514:	0000a539 	.word	0x0000a539
    a518:	0000a541 	.word	0x0000a541
    a51c:	0000a549 	.word	0x0000a549
    a520:	0000a551 	.word	0x0000a551
    a524:	0000a559 	.word	0x0000a559
        {
            case FLEXCAN_IP_DLC_VALUE_12_BYTES:
                ret = 12U;
    a528:	230c      	movs	r3, #12
    a52a:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a52e:	e018      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_16_BYTES:
                ret = 16U;
    a530:	2310      	movs	r3, #16
    a532:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a536:	e014      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_20_BYTES:
                ret = 20U;
    a538:	2314      	movs	r3, #20
    a53a:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a53e:	e010      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_24_BYTES:
                ret = 24U;
    a540:	2318      	movs	r3, #24
    a542:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a546:	e00c      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_32_BYTES:
                ret = 32U;
    a548:	2320      	movs	r3, #32
    a54a:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a54e:	e008      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_48_BYTES:
                ret = 48U;
    a550:	2330      	movs	r3, #48	; 0x30
    a552:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a556:	e004      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            case FLEXCAN_IP_DLC_VALUE_64_BYTES:
                ret = 64U;
    a558:	2340      	movs	r3, #64	; 0x40
    a55a:	f88d 300f 	strb.w	r3, [sp, #15]
                break;
    a55e:	e000      	b.n	a562 <FlexCAN_ComputePayloadSize+0x88>
            default:
                /* The argument is not a valid DLC size */
                break;
    a560:	bf00      	nop
        }
    }
#endif /* FLEXCAN_IP_FEATURE_HAS_FD */

    return ret;
    a562:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    a566:	4618      	mov	r0, r3
    a568:	b004      	add	sp, #16
    a56a:	4770      	bx	lr

0000a56c <FlexCAN_GetMsgBuffRegion>:
 * Function Name : FLEXCAN_GetMsgBuffRegion
 * Description   : Returns the start of a MB area, based on its index.
 *
 *END**************************************************************************/
volatile uint32 * FlexCAN_GetMsgBuffRegion(const FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    a56c:	b500      	push	{lr}
    a56e:	b08b      	sub	sp, #44	; 0x2c
    a570:	9001      	str	r0, [sp, #4]
    a572:	9100      	str	r1, [sp, #0]
    uint8 arbitration_field_size = 8U;
    a574:	2308      	movs	r3, #8
    a576:	f88d 3020 	strb.w	r3, [sp, #32]
    uint8 mb_size = 0U;
    a57a:	2300      	movs	r3, #0
    a57c:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 ramBlockSize = 512U;
    a580:	f44f 7300 	mov.w	r3, #512	; 0x200
    a584:	9307      	str	r3, [sp, #28]
    uint16 ramBlockOffset = 0;
    a586:	2300      	movs	r3, #0
    a588:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    uint8 msgBuffIdxBackup = (uint8)msgBuffIdx;
    a58c:	9b00      	ldr	r3, [sp, #0]
    a58e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    uint8 i=0U;
    a592:	2300      	movs	r3, #0
    a594:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    uint8 maxMbNum=0U;
    a598:	2300      	movs	r3, #0
    a59a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    uint32 mb_index=0U;
    a59e:	2300      	movs	r3, #0
    a5a0:	9306      	str	r3, [sp, #24]
    uint8 payload_size=0U;
    a5a2:	2300      	movs	r3, #0
    a5a4:	f88d 3017 	strb.w	r3, [sp, #23]
    volatile uint32 * RAM = (uint32*)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_RAM_OFFSET);
    a5a8:	9b01      	ldr	r3, [sp, #4]
    a5aa:	3380      	adds	r3, #128	; 0x80
    a5ac:	9304      	str	r3, [sp, #16]
    volatile uint32 * pAddressRet = NULL_PTR;
    a5ae:	2300      	movs	r3, #0
    a5b0:	9303      	str	r3, [sp, #12]
#if (FLEXCAN_IP_FEATURE_HAS_EXPANDABLE_MEMORY == STD_ON)
    volatile uint32 * RAM_EXPANDED = (uint32*)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_EXP_RAM_OFFSET);
#endif

    for (i=0; i< (uint8)FLEXCAN_IP_FEATURE_MBDSR_COUNT; i++)
    a5b2:	2300      	movs	r3, #0
    a5b4:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    a5b8:	e02d      	b.n	a616 <FlexCAN_GetMsgBuffRegion+0xaa>
    {
        payload_size = FlexCAN_GetPayloadSize(base, i);
    a5ba:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    a5be:	4619      	mov	r1, r3
    a5c0:	9801      	ldr	r0, [sp, #4]
    a5c2:	f000 fad1 	bl	ab68 <FlexCAN_GetPayloadSize>
    a5c6:	4603      	mov	r3, r0
    a5c8:	f88d 3017 	strb.w	r3, [sp, #23]
        mb_size = (uint8)(payload_size + arbitration_field_size);
    a5cc:	f89d 2017 	ldrb.w	r2, [sp, #23]
    a5d0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    a5d4:	4413      	add	r3, r2
    a5d6:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
        maxMbNum = (uint8)(ramBlockSize / mb_size);
    a5da:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    a5de:	9a07      	ldr	r2, [sp, #28]
    a5e0:	fbb2 f3f3 	udiv	r3, r2, r3
    a5e4:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
        if (maxMbNum > msgBuffIdxBackup)
    a5e8:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    a5ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a5f0:	429a      	cmp	r2, r3
    a5f2:	d815      	bhi.n	a620 <FlexCAN_GetMsgBuffRegion+0xb4>
        {
            break;
        }
        ramBlockOffset += 128U;
    a5f4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    a5f8:	3380      	adds	r3, #128	; 0x80
    a5fa:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
        msgBuffIdxBackup -= maxMbNum;
    a5fe:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    a602:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    a606:	1ad3      	subs	r3, r2, r3
    a608:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    for (i=0; i< (uint8)FLEXCAN_IP_FEATURE_MBDSR_COUNT; i++)
    a60c:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    a610:	3301      	adds	r3, #1
    a612:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    a616:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    a61a:	2b00      	cmp	r3, #0
    a61c:	d0cd      	beq.n	a5ba <FlexCAN_GetMsgBuffRegion+0x4e>
    a61e:	e000      	b.n	a622 <FlexCAN_GetMsgBuffRegion+0xb6>
            break;
    a620:	bf00      	nop
    }
    else
#endif
    {
        /* Multiply the MB index by the MB size (in words) */
        mb_index = (uint32)ramBlockOffset + (((uint32)msgBuffIdxBackup % (uint32)maxMbNum) * ((uint32)mb_size >> 2U));
    a622:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
    a626:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a62a:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    a62e:	fbb3 f0f2 	udiv	r0, r3, r2
    a632:	fb00 f202 	mul.w	r2, r0, r2
    a636:	1a9b      	subs	r3, r3, r2
    a638:	b2db      	uxtb	r3, r3
    a63a:	461a      	mov	r2, r3
    a63c:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    a640:	089b      	lsrs	r3, r3, #2
    a642:	b2db      	uxtb	r3, r3
    a644:	fb02 f303 	mul.w	r3, r2, r3
    a648:	440b      	add	r3, r1
    a64a:	9306      	str	r3, [sp, #24]
        pAddressRet = &(RAM[mb_index]);
    a64c:	9b06      	ldr	r3, [sp, #24]
    a64e:	009b      	lsls	r3, r3, #2
    a650:	9a04      	ldr	r2, [sp, #16]
    a652:	4413      	add	r3, r2
    a654:	9303      	str	r3, [sp, #12]
    }

    return pAddressRet;
    a656:	9b03      	ldr	r3, [sp, #12]
}
    a658:	4618      	mov	r0, r3
    a65a:	b00b      	add	sp, #44	; 0x2c
    a65c:	f85d fb04 	ldr.w	pc, [sp], #4

0000a660 <FlexCAN_GetMaxMbNum>:
 * Function Name : FlexCAN_GetMaxMbNum
 * Description   : Computes the maximum RAM size occupied by MBs.
 *
 *END**************************************************************************/
uint32 FlexCAN_GetMaxMbNum(const FLEXCAN_Type * base)
{
    a660:	b084      	sub	sp, #16
    a662:	9001      	str	r0, [sp, #4]
    uint32 i, ret = 0u;
    a664:	2300      	movs	r3, #0
    a666:	9302      	str	r3, [sp, #8]
    static FLEXCAN_Type * const flexcanBase[] = IP_FLEXCAN_BASE_PTRS;
    static const uint32 maxMbNum[] = FLEXCAN_IP_FEATURE_MAX_MB_NUM_ARRAY;

    for (i = 0u; i < FLEXCAN_INSTANCE_COUNT; i++)
    a668:	2300      	movs	r3, #0
    a66a:	9303      	str	r3, [sp, #12]
    a66c:	e00e      	b.n	a68c <FlexCAN_GetMaxMbNum+0x2c>
    {
        if (base == flexcanBase[i])
    a66e:	4a0b      	ldr	r2, [pc, #44]	; (a69c <FlexCAN_GetMaxMbNum+0x3c>)
    a670:	9b03      	ldr	r3, [sp, #12]
    a672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a676:	9a01      	ldr	r2, [sp, #4]
    a678:	429a      	cmp	r2, r3
    a67a:	d104      	bne.n	a686 <FlexCAN_GetMaxMbNum+0x26>
        {
            ret = maxMbNum[i];
    a67c:	4a08      	ldr	r2, [pc, #32]	; (a6a0 <FlexCAN_GetMaxMbNum+0x40>)
    a67e:	9b03      	ldr	r3, [sp, #12]
    a680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a684:	9302      	str	r3, [sp, #8]
    for (i = 0u; i < FLEXCAN_INSTANCE_COUNT; i++)
    a686:	9b03      	ldr	r3, [sp, #12]
    a688:	3301      	adds	r3, #1
    a68a:	9303      	str	r3, [sp, #12]
    a68c:	9b03      	ldr	r3, [sp, #12]
    a68e:	2b02      	cmp	r3, #2
    a690:	d9ed      	bls.n	a66e <FlexCAN_GetMaxMbNum+0xe>
        }
    }
    return ret;
    a692:	9b02      	ldr	r3, [sp, #8]
}
    a694:	4618      	mov	r0, r3
    a696:	b004      	add	sp, #16
    a698:	4770      	bx	lr
    a69a:	bf00      	nop
    a69c:	0000e5d4 	.word	0x0000e5d4
    a6a0:	0000e5e0 	.word	0x0000e5e0

0000a6a4 <FlexCAN_EnterFreezeMode>:
 * Function Name : FLEXCAN_EnterFreezeMode
 * Description   : Enter the freeze mode.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_EnterFreezeMode(FLEXCAN_Type * base)
{
    a6a4:	b500      	push	{lr}
    a6a6:	b087      	sub	sp, #28
    a6a8:	9001      	str	r0, [sp, #4]
    uint32 timeStart = 0U;
    a6aa:	2300      	movs	r3, #0
    a6ac:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    a6ae:	2300      	movs	r3, #0
    a6b0:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a6b2:	2100      	movs	r1, #0
    a6b4:	4820      	ldr	r0, [pc, #128]	; (a738 <FlexCAN_EnterFreezeMode+0x94>)
    a6b6:	f7f6 fd23 	bl	1100 <OsIf_MicrosToTicks>
    a6ba:	9003      	str	r0, [sp, #12]
    Flexcan_Ip_StatusType returnResult = FLEXCAN_STATUS_SUCCESS;
    a6bc:	2300      	movs	r3, #0
    a6be:	9304      	str	r3, [sp, #16]

    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02();
    a6c0:	f001 fad2 	bl	bc68 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02>
    base->MCR = (base->MCR & ~FLEXCAN_MCR_FRZ_MASK) | FLEXCAN_MCR_FRZ(1U);
    a6c4:	9b01      	ldr	r3, [sp, #4]
    a6c6:	681b      	ldr	r3, [r3, #0]
    a6c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
    a6cc:	9b01      	ldr	r3, [sp, #4]
    a6ce:	601a      	str	r2, [r3, #0]
    base->MCR = (base->MCR & ~FLEXCAN_MCR_HALT_MASK) | FLEXCAN_MCR_HALT(1U);
    a6d0:	9b01      	ldr	r3, [sp, #4]
    a6d2:	681b      	ldr	r3, [r3, #0]
    a6d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
    a6d8:	9b01      	ldr	r3, [sp, #4]
    a6da:	601a      	str	r2, [r3, #0]
    if (((base->MCR & FLEXCAN_MCR_MDIS_MASK) >> FLEXCAN_MCR_MDIS_SHIFT) != 0U)
    a6dc:	9b01      	ldr	r3, [sp, #4]
    a6de:	681b      	ldr	r3, [r3, #0]
    a6e0:	2b00      	cmp	r3, #0
    a6e2:	da05      	bge.n	a6f0 <FlexCAN_EnterFreezeMode+0x4c>
    {
        base->MCR &= ~FLEXCAN_MCR_MDIS_MASK;
    a6e4:	9b01      	ldr	r3, [sp, #4]
    a6e6:	681b      	ldr	r3, [r3, #0]
    a6e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
    a6ec:	9b01      	ldr	r3, [sp, #4]
    a6ee:	601a      	str	r2, [r3, #0]
    }
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02();
    a6f0:	f001 fae6 	bl	bcc0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02>
    /* Wait for entering the freeze mode */
    timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a6f4:	2000      	movs	r0, #0
    a6f6:	f7f6 fcb7 	bl	1068 <OsIf_GetCounter>
    a6fa:	4603      	mov	r3, r0
    a6fc:	9302      	str	r3, [sp, #8]
    while (0U == ((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT))
    a6fe:	e00f      	b.n	a720 <FlexCAN_EnterFreezeMode+0x7c>
    {
        timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a700:	ab02      	add	r3, sp, #8
    a702:	2100      	movs	r1, #0
    a704:	4618      	mov	r0, r3
    a706:	f7f6 fcc8 	bl	109a <OsIf_GetElapsed>
    a70a:	4602      	mov	r2, r0
    a70c:	9b05      	ldr	r3, [sp, #20]
    a70e:	4413      	add	r3, r2
    a710:	9305      	str	r3, [sp, #20]
        if (timeElapsed >= uS2Ticks)
    a712:	9a05      	ldr	r2, [sp, #20]
    a714:	9b03      	ldr	r3, [sp, #12]
    a716:	429a      	cmp	r2, r3
    a718:	d302      	bcc.n	a720 <FlexCAN_EnterFreezeMode+0x7c>
        {
            returnResult = FLEXCAN_STATUS_TIMEOUT;
    a71a:	2303      	movs	r3, #3
    a71c:	9304      	str	r3, [sp, #16]
            break;
    a71e:	e005      	b.n	a72c <FlexCAN_EnterFreezeMode+0x88>
    while (0U == ((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT))
    a720:	9b01      	ldr	r3, [sp, #4]
    a722:	681b      	ldr	r3, [r3, #0]
    a724:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    a728:	2b00      	cmp	r3, #0
    a72a:	d0e9      	beq.n	a700 <FlexCAN_EnterFreezeMode+0x5c>
        }
    }

    return returnResult;
    a72c:	9b04      	ldr	r3, [sp, #16]
}
    a72e:	4618      	mov	r0, r3
    a730:	b007      	add	sp, #28
    a732:	f85d fb04 	ldr.w	pc, [sp], #4
    a736:	bf00      	nop
    a738:	000f4240 	.word	0x000f4240

0000a73c <FlexCAN_Enable>:
 * Function Name : FlexCAN_Enable
 * Description   : Enable the clock for FlexCAN Module.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_Enable(FLEXCAN_Type * base)
{
    a73c:	b500      	push	{lr}
    a73e:	b087      	sub	sp, #28
    a740:	9001      	str	r0, [sp, #4]
    uint32 timeStart = 0U;
    a742:	2300      	movs	r3, #0
    a744:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    a746:	2300      	movs	r3, #0
    a748:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a74a:	2100      	movs	r1, #0
    a74c:	4818      	ldr	r0, [pc, #96]	; (a7b0 <FlexCAN_Enable+0x74>)
    a74e:	f7f6 fcd7 	bl	1100 <OsIf_MicrosToTicks>
    a752:	9003      	str	r0, [sp, #12]
    Flexcan_Ip_StatusType returnValue = FLEXCAN_STATUS_SUCCESS;
    a754:	2300      	movs	r3, #0
    a756:	9304      	str	r3, [sp, #16]

    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03();
    a758:	f001 fad8 	bl	bd0c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03>

    /* Enable Module */
    base->MCR &= ~FLEXCAN_MCR_MDIS_MASK;
    a75c:	9b01      	ldr	r3, [sp, #4]
    a75e:	681b      	ldr	r3, [r3, #0]
    a760:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
    a764:	9b01      	ldr	r3, [sp, #4]
    a766:	601a      	str	r2, [r3, #0]
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03();
    a768:	f001 fafc 	bl	bd64 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03>
    /* Wait for entering the freeze mode */
    timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a76c:	2000      	movs	r0, #0
    a76e:	f7f6 fc7b 	bl	1068 <OsIf_GetCounter>
    a772:	4603      	mov	r3, r0
    a774:	9302      	str	r3, [sp, #8]
    while (0U == ((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT))
    a776:	e00f      	b.n	a798 <FlexCAN_Enable+0x5c>
    {
        timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a778:	ab02      	add	r3, sp, #8
    a77a:	2100      	movs	r1, #0
    a77c:	4618      	mov	r0, r3
    a77e:	f7f6 fc8c 	bl	109a <OsIf_GetElapsed>
    a782:	4602      	mov	r2, r0
    a784:	9b05      	ldr	r3, [sp, #20]
    a786:	4413      	add	r3, r2
    a788:	9305      	str	r3, [sp, #20]
        if (timeElapsed >= uS2Ticks)
    a78a:	9a05      	ldr	r2, [sp, #20]
    a78c:	9b03      	ldr	r3, [sp, #12]
    a78e:	429a      	cmp	r2, r3
    a790:	d302      	bcc.n	a798 <FlexCAN_Enable+0x5c>
        {
            returnValue = FLEXCAN_STATUS_TIMEOUT;
    a792:	2303      	movs	r3, #3
    a794:	9304      	str	r3, [sp, #16]
            break;
    a796:	e005      	b.n	a7a4 <FlexCAN_Enable+0x68>
    while (0U == ((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT))
    a798:	9b01      	ldr	r3, [sp, #4]
    a79a:	681b      	ldr	r3, [r3, #0]
    a79c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    a7a0:	2b00      	cmp	r3, #0
    a7a2:	d0e9      	beq.n	a778 <FlexCAN_Enable+0x3c>
        }
    }
    return returnValue;
    a7a4:	9b04      	ldr	r3, [sp, #16]
}
    a7a6:	4618      	mov	r0, r3
    a7a8:	b007      	add	sp, #28
    a7aa:	f85d fb04 	ldr.w	pc, [sp], #4
    a7ae:	bf00      	nop
    a7b0:	000f4240 	.word	0x000f4240

0000a7b4 <FlexCAN_ExitFreezeMode>:
 * Function Name : FLEXCAN_ExitFreezeMode
 * Description   : Exit of freeze mode.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_ExitFreezeMode(FLEXCAN_Type * base)
{
    a7b4:	b500      	push	{lr}
    a7b6:	b087      	sub	sp, #28
    a7b8:	9001      	str	r0, [sp, #4]
    uint32 timeStart = 0U;
    a7ba:	2300      	movs	r3, #0
    a7bc:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    a7be:	2300      	movs	r3, #0
    a7c0:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a7c2:	2100      	movs	r1, #0
    a7c4:	481b      	ldr	r0, [pc, #108]	; (a834 <FlexCAN_ExitFreezeMode+0x80>)
    a7c6:	f7f6 fc9b 	bl	1100 <OsIf_MicrosToTicks>
    a7ca:	9003      	str	r0, [sp, #12]
    Flexcan_Ip_StatusType returnValue = FLEXCAN_STATUS_SUCCESS;
    a7cc:	2300      	movs	r3, #0
    a7ce:	9304      	str	r3, [sp, #16]

    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04();
    a7d0:	f001 faee 	bl	bdb0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04>
    base->MCR = (base->MCR & ~FLEXCAN_MCR_HALT_MASK) | FLEXCAN_MCR_HALT(0U);
    a7d4:	9b01      	ldr	r3, [sp, #4]
    a7d6:	681b      	ldr	r3, [r3, #0]
    a7d8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
    a7dc:	9b01      	ldr	r3, [sp, #4]
    a7de:	601a      	str	r2, [r3, #0]
    base->MCR = (base->MCR & ~FLEXCAN_MCR_FRZ_MASK) | FLEXCAN_MCR_FRZ(0U);
    a7e0:	9b01      	ldr	r3, [sp, #4]
    a7e2:	681b      	ldr	r3, [r3, #0]
    a7e4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
    a7e8:	9b01      	ldr	r3, [sp, #4]
    a7ea:	601a      	str	r2, [r3, #0]
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04();
    a7ec:	f001 fb0c 	bl	be08 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04>
    /* Wait till exit freeze mode */
    timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a7f0:	2000      	movs	r0, #0
    a7f2:	f7f6 fc39 	bl	1068 <OsIf_GetCounter>
    a7f6:	4603      	mov	r3, r0
    a7f8:	9302      	str	r3, [sp, #8]
    while (((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT) != 0U)
    a7fa:	e00f      	b.n	a81c <FlexCAN_ExitFreezeMode+0x68>
    {
        timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a7fc:	ab02      	add	r3, sp, #8
    a7fe:	2100      	movs	r1, #0
    a800:	4618      	mov	r0, r3
    a802:	f7f6 fc4a 	bl	109a <OsIf_GetElapsed>
    a806:	4602      	mov	r2, r0
    a808:	9b05      	ldr	r3, [sp, #20]
    a80a:	4413      	add	r3, r2
    a80c:	9305      	str	r3, [sp, #20]
        if (timeElapsed >= uS2Ticks)
    a80e:	9a05      	ldr	r2, [sp, #20]
    a810:	9b03      	ldr	r3, [sp, #12]
    a812:	429a      	cmp	r2, r3
    a814:	d302      	bcc.n	a81c <FlexCAN_ExitFreezeMode+0x68>
        {
            returnValue = FLEXCAN_STATUS_TIMEOUT;
    a816:	2303      	movs	r3, #3
    a818:	9304      	str	r3, [sp, #16]
            break;
    a81a:	e005      	b.n	a828 <FlexCAN_ExitFreezeMode+0x74>
    while (((base->MCR & FLEXCAN_MCR_FRZACK_MASK) >> FLEXCAN_MCR_FRZACK_SHIFT) != 0U)
    a81c:	9b01      	ldr	r3, [sp, #4]
    a81e:	681b      	ldr	r3, [r3, #0]
    a820:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    a824:	2b00      	cmp	r3, #0
    a826:	d1e9      	bne.n	a7fc <FlexCAN_ExitFreezeMode+0x48>
        }
    }
    return returnValue;
    a828:	9b04      	ldr	r3, [sp, #16]
}
    a82a:	4618      	mov	r0, r3
    a82c:	b007      	add	sp, #28
    a82e:	f85d fb04 	ldr.w	pc, [sp], #4
    a832:	bf00      	nop
    a834:	000f4240 	.word	0x000f4240

0000a838 <FlexCAN_Disable>:
 * Description   : Disable FlexCAN module.
 * This function will disable FlexCAN module.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_Disable(FLEXCAN_Type * base)
{
    a838:	b500      	push	{lr}
    a83a:	b087      	sub	sp, #28
    a83c:	9001      	str	r0, [sp, #4]
    uint32 timeStart = 0U;
    a83e:	2300      	movs	r3, #0
    a840:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    a842:	2300      	movs	r3, #0
    a844:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a846:	2100      	movs	r1, #0
    a848:	481a      	ldr	r0, [pc, #104]	; (a8b4 <FlexCAN_Disable+0x7c>)
    a84a:	f7f6 fc59 	bl	1100 <OsIf_MicrosToTicks>
    a84e:	9003      	str	r0, [sp, #12]
    Flexcan_Ip_StatusType returnResult = FLEXCAN_STATUS_SUCCESS;
    a850:	2300      	movs	r3, #0
    a852:	9304      	str	r3, [sp, #16]

    /* To access the memory mapped registers */
    /* Enter disable mode (hard reset). */
    if (0U == ((base->MCR & FLEXCAN_MCR_MDIS_MASK) >> FLEXCAN_MCR_MDIS_SHIFT))
    a854:	9b01      	ldr	r3, [sp, #4]
    a856:	681b      	ldr	r3, [r3, #0]
    a858:	2b00      	cmp	r3, #0
    a85a:	db25      	blt.n	a8a8 <FlexCAN_Disable+0x70>
    {
        /* Start critical section: implementation depends on integrator */
        SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05();
    a85c:	f001 fafa 	bl	be54 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05>
        /* Clock disable (module) */
        base->MCR = (base->MCR & ~FLEXCAN_MCR_MDIS_MASK) | FLEXCAN_MCR_MDIS(1U);
    a860:	9b01      	ldr	r3, [sp, #4]
    a862:	681b      	ldr	r3, [r3, #0]
    a864:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    a868:	9b01      	ldr	r3, [sp, #4]
    a86a:	601a      	str	r2, [r3, #0]
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05();
    a86c:	f001 fb1e 	bl	beac <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05>
        /* Wait until disable mode acknowledged */
        timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a870:	2000      	movs	r0, #0
    a872:	f7f6 fbf9 	bl	1068 <OsIf_GetCounter>
    a876:	4603      	mov	r3, r0
    a878:	9302      	str	r3, [sp, #8]
        while (0U == ((base->MCR & FLEXCAN_MCR_LPMACK_MASK) >> FLEXCAN_MCR_LPMACK_SHIFT))
    a87a:	e00f      	b.n	a89c <FlexCAN_Disable+0x64>
        {
            timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a87c:	ab02      	add	r3, sp, #8
    a87e:	2100      	movs	r1, #0
    a880:	4618      	mov	r0, r3
    a882:	f7f6 fc0a 	bl	109a <OsIf_GetElapsed>
    a886:	4602      	mov	r2, r0
    a888:	9b05      	ldr	r3, [sp, #20]
    a88a:	4413      	add	r3, r2
    a88c:	9305      	str	r3, [sp, #20]
            if (timeElapsed >= uS2Ticks)
    a88e:	9a05      	ldr	r2, [sp, #20]
    a890:	9b03      	ldr	r3, [sp, #12]
    a892:	429a      	cmp	r2, r3
    a894:	d302      	bcc.n	a89c <FlexCAN_Disable+0x64>
            {
                returnResult = FLEXCAN_STATUS_TIMEOUT;
    a896:	2303      	movs	r3, #3
    a898:	9304      	str	r3, [sp, #16]
                break;
    a89a:	e005      	b.n	a8a8 <FlexCAN_Disable+0x70>
        while (0U == ((base->MCR & FLEXCAN_MCR_LPMACK_MASK) >> FLEXCAN_MCR_LPMACK_SHIFT))
    a89c:	9b01      	ldr	r3, [sp, #4]
    a89e:	681b      	ldr	r3, [r3, #0]
    a8a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    a8a4:	2b00      	cmp	r3, #0
    a8a6:	d0e9      	beq.n	a87c <FlexCAN_Disable+0x44>
            }
        }
    }
    return returnResult;
    a8a8:	9b04      	ldr	r3, [sp, #16]
}
    a8aa:	4618      	mov	r0, r3
    a8ac:	b007      	add	sp, #28
    a8ae:	f85d fb04 	ldr.w	pc, [sp], #4
    a8b2:	bf00      	nop
    a8b4:	000f4240 	.word	0x000f4240

0000a8b8 <FlexCAN_SetErrIntCmd>:
 * Description   : Enable the error interrupts.
 * This function will enable Error interrupt.
 *
 *END**************************************************************************/
void FlexCAN_SetErrIntCmd(FLEXCAN_Type * base, flexcan_int_type_t errType, boolean enable)
{
    a8b8:	b500      	push	{lr}
    a8ba:	b087      	sub	sp, #28
    a8bc:	9003      	str	r0, [sp, #12]
    a8be:	9102      	str	r1, [sp, #8]
    a8c0:	4613      	mov	r3, r2
    a8c2:	f88d 3007 	strb.w	r3, [sp, #7]
    uint32 temp = (uint32)errType;
    a8c6:	9b02      	ldr	r3, [sp, #8]
    a8c8:	9305      	str	r3, [sp, #20]

    /* Start critical section: implementation depends on integrator */
    SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06();
    a8ca:	f001 fb15 	bl	bef8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06>
    if (enable)
    a8ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a8d2:	2b00      	cmp	r3, #0
    a8d4:	d020      	beq.n	a918 <FlexCAN_SetErrIntCmd+0x60>
    {
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        if (FLEXCAN_INT_ERR_FAST == errType)
    a8d6:	9b02      	ldr	r3, [sp, #8]
    a8d8:	f244 0201 	movw	r2, #16385	; 0x4001
    a8dc:	4293      	cmp	r3, r2
    a8de:	d106      	bne.n	a8ee <FlexCAN_SetErrIntCmd+0x36>
        {
            base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_ERRMSK_FAST_MASK) | FLEXCAN_CTRL2_ERRMSK_FAST(1U);
    a8e0:	9b03      	ldr	r3, [sp, #12]
    a8e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a8e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    a8e8:	9b03      	ldr	r3, [sp, #12]
    a8ea:	635a      	str	r2, [r3, #52]	; 0x34
    a8ec:	e03a      	b.n	a964 <FlexCAN_SetErrIntCmd+0xac>
            (void)temp;
        }
        else
#endif
        {
            if ((FLEXCAN_INT_RX_WARNING == errType) || (FLEXCAN_INT_TX_WARNING == errType))
    a8ee:	9b02      	ldr	r3, [sp, #8]
    a8f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    a8f4:	d003      	beq.n	a8fe <FlexCAN_SetErrIntCmd+0x46>
    a8f6:	9b02      	ldr	r3, [sp, #8]
    a8f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    a8fc:	d105      	bne.n	a90a <FlexCAN_SetErrIntCmd+0x52>
            {
                base->MCR = (base->MCR & ~FLEXCAN_MCR_WRNEN_MASK) | FLEXCAN_MCR_WRNEN(1U);
    a8fe:	9b03      	ldr	r3, [sp, #12]
    a900:	681b      	ldr	r3, [r3, #0]
    a902:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
    a906:	9b03      	ldr	r3, [sp, #12]
    a908:	601a      	str	r2, [r3, #0]
            }
            (base->CTRL1) = ((base->CTRL1) | (temp));
    a90a:	9b03      	ldr	r3, [sp, #12]
    a90c:	685a      	ldr	r2, [r3, #4]
    a90e:	9b05      	ldr	r3, [sp, #20]
    a910:	431a      	orrs	r2, r3
    a912:	9b03      	ldr	r3, [sp, #12]
    a914:	605a      	str	r2, [r3, #4]
    a916:	e025      	b.n	a964 <FlexCAN_SetErrIntCmd+0xac>
        }
    }
    else
    {
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        if (FLEXCAN_INT_ERR_FAST == errType)
    a918:	9b02      	ldr	r3, [sp, #8]
    a91a:	f244 0201 	movw	r2, #16385	; 0x4001
    a91e:	4293      	cmp	r3, r2
    a920:	d106      	bne.n	a930 <FlexCAN_SetErrIntCmd+0x78>
        {
            base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_ERRMSK_FAST_MASK) | FLEXCAN_CTRL2_ERRMSK_FAST(0U);
    a922:	9b03      	ldr	r3, [sp, #12]
    a924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a926:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
    a92a:	9b03      	ldr	r3, [sp, #12]
    a92c:	635a      	str	r2, [r3, #52]	; 0x34
    a92e:	e019      	b.n	a964 <FlexCAN_SetErrIntCmd+0xac>
            (void)temp;
        }
        else
#endif
        {
            (base->CTRL1) = ((base->CTRL1) & ~(temp));
    a930:	9b03      	ldr	r3, [sp, #12]
    a932:	685a      	ldr	r2, [r3, #4]
    a934:	9b05      	ldr	r3, [sp, #20]
    a936:	43db      	mvns	r3, r3
    a938:	401a      	ands	r2, r3
    a93a:	9b03      	ldr	r3, [sp, #12]
    a93c:	605a      	str	r2, [r3, #4]
            temp = base->CTRL1;
    a93e:	9b03      	ldr	r3, [sp, #12]
    a940:	685b      	ldr	r3, [r3, #4]
    a942:	9305      	str	r3, [sp, #20]
            if ((0U == (temp & (uint32)FLEXCAN_INT_RX_WARNING)) && (0U == (temp & (uint32)FLEXCAN_INT_TX_WARNING)))
    a944:	9b05      	ldr	r3, [sp, #20]
    a946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    a94a:	2b00      	cmp	r3, #0
    a94c:	d10a      	bne.n	a964 <FlexCAN_SetErrIntCmd+0xac>
    a94e:	9b05      	ldr	r3, [sp, #20]
    a950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    a954:	2b00      	cmp	r3, #0
    a956:	d105      	bne.n	a964 <FlexCAN_SetErrIntCmd+0xac>
            {
                /* If WRNEN disabled then both FLEXCAN_INT_RX_WARNING and FLEXCAN_INT_TX_WARNING will be disabled */
                base->MCR = (base->MCR & ~FLEXCAN_MCR_WRNEN_MASK) | FLEXCAN_MCR_WRNEN(0U);
    a958:	9b03      	ldr	r3, [sp, #12]
    a95a:	681b      	ldr	r3, [r3, #0]
    a95c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
    a960:	9b03      	ldr	r3, [sp, #12]
    a962:	601a      	str	r2, [r3, #0]
            }
        }
    }
    /* End critical section: implementation depends on integrator */
    SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06();
    a964:	f001 faf4 	bl	bf50 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06>
}
    a968:	bf00      	nop
    a96a:	b007      	add	sp, #28
    a96c:	f85d fb04 	ldr.w	pc, [sp], #4

0000a970 <FlexCAN_Init>:
 * buffers, initialize all message buffers as inactive, enable RX FIFO
 * if needed, mask all mask bits, and disable all MB interrupts.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_Init(FLEXCAN_Type * base)
{
    a970:	b500      	push	{lr}
    a972:	b087      	sub	sp, #28
    a974:	9001      	str	r0, [sp, #4]
    uint32 timeStart = 0U;
    a976:	2300      	movs	r3, #0
    a978:	9302      	str	r3, [sp, #8]
    uint32 timeElapsed = 0U;
    a97a:	2300      	movs	r3, #0
    a97c:	9305      	str	r3, [sp, #20]
    uint32 uS2Ticks = OsIf_MicrosToTicks(FLEXCAN_IP_TIMEOUT_DURATION, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a97e:	2100      	movs	r1, #0
    a980:	4833      	ldr	r0, [pc, #204]	; (aa50 <FlexCAN_Init+0xe0>)
    a982:	f7f6 fbbd 	bl	1100 <OsIf_MicrosToTicks>
    a986:	9003      	str	r0, [sp, #12]
    Flexcan_Ip_StatusType returnResult = FLEXCAN_STATUS_SUCCESS;
    a988:	2300      	movs	r3, #0
    a98a:	9304      	str	r3, [sp, #16]

    /* Reset the FLEXCAN */
    base->MCR = (base->MCR & ~FLEXCAN_MCR_SOFTRST_MASK) | FLEXCAN_MCR_SOFTRST(1U);
    a98c:	9b01      	ldr	r3, [sp, #4]
    a98e:	681b      	ldr	r3, [r3, #0]
    a990:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    a994:	9b01      	ldr	r3, [sp, #4]
    a996:	601a      	str	r2, [r3, #0]
    /* Wait for reset cycle to complete */
    timeStart = OsIf_GetCounter(FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a998:	2000      	movs	r0, #0
    a99a:	f7f6 fb65 	bl	1068 <OsIf_GetCounter>
    a99e:	4603      	mov	r3, r0
    a9a0:	9302      	str	r3, [sp, #8]
    while (((base->MCR & FLEXCAN_MCR_SOFTRST_MASK) >> FLEXCAN_MCR_SOFTRST_SHIFT) != 0U)
    a9a2:	e00f      	b.n	a9c4 <FlexCAN_Init+0x54>
    {
        timeElapsed += OsIf_GetElapsed(&timeStart, FLEXCAN_IP_SERVICE_TIMEOUT_TYPE);
    a9a4:	ab02      	add	r3, sp, #8
    a9a6:	2100      	movs	r1, #0
    a9a8:	4618      	mov	r0, r3
    a9aa:	f7f6 fb76 	bl	109a <OsIf_GetElapsed>
    a9ae:	4602      	mov	r2, r0
    a9b0:	9b05      	ldr	r3, [sp, #20]
    a9b2:	4413      	add	r3, r2
    a9b4:	9305      	str	r3, [sp, #20]
        if (timeElapsed >= uS2Ticks)
    a9b6:	9a05      	ldr	r2, [sp, #20]
    a9b8:	9b03      	ldr	r3, [sp, #12]
    a9ba:	429a      	cmp	r2, r3
    a9bc:	d302      	bcc.n	a9c4 <FlexCAN_Init+0x54>
        {
            returnResult = FLEXCAN_STATUS_TIMEOUT;
    a9be:	2303      	movs	r3, #3
    a9c0:	9304      	str	r3, [sp, #16]
            break;
    a9c2:	e005      	b.n	a9d0 <FlexCAN_Init+0x60>
    while (((base->MCR & FLEXCAN_MCR_SOFTRST_MASK) >> FLEXCAN_MCR_SOFTRST_SHIFT) != 0U)
    a9c4:	9b01      	ldr	r3, [sp, #4]
    a9c6:	681b      	ldr	r3, [r3, #0]
    a9c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    a9cc:	2b00      	cmp	r3, #0
    a9ce:	d1e9      	bne.n	a9a4 <FlexCAN_Init+0x34>
        }
    }
    if (FLEXCAN_STATUS_SUCCESS == returnResult)
    a9d0:	9b04      	ldr	r3, [sp, #16]
    a9d2:	2b00      	cmp	r3, #0
    a9d4:	d136      	bne.n	aa44 <FlexCAN_Init+0xd4>
    {
        /* Avoid Abort Transmission, use Inactive MB */
        base->MCR = (base->MCR & ~FLEXCAN_MCR_AEN_MASK) | FLEXCAN_MCR_AEN(1U);
    a9d6:	9b01      	ldr	r3, [sp, #4]
    a9d8:	681b      	ldr	r3, [r3, #0]
    a9da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    a9de:	9b01      	ldr	r3, [sp, #4]
    a9e0:	601a      	str	r2, [r3, #0]
        /* Clear FlexCAN memory */
        FlexCAN_ClearRAM(base);
    a9e2:	9801      	ldr	r0, [sp, #4]
    a9e4:	f7ff fd40 	bl	a468 <FlexCAN_ClearRAM>
        /* Rx global mask*/
        (base->RXMGMASK) = (uint32)(FLEXCAN_RXMGMASK_MG_MASK);
    a9e8:	9b01      	ldr	r3, [sp, #4]
    a9ea:	f04f 32ff 	mov.w	r2, #4294967295
    a9ee:	611a      	str	r2, [r3, #16]
        /* Rx reg 14 mask*/
        (base->RX14MASK) =  (uint32)(FLEXCAN_RX14MASK_RX14M_MASK);
    a9f0:	9b01      	ldr	r3, [sp, #4]
    a9f2:	f04f 32ff 	mov.w	r2, #4294967295
    a9f6:	615a      	str	r2, [r3, #20]
        /* Rx reg 15 mask*/
        (base->RX15MASK) = (uint32)(FLEXCAN_RX15MASK_RX15M_MASK);
    a9f8:	9b01      	ldr	r3, [sp, #4]
    a9fa:	f04f 32ff 	mov.w	r2, #4294967295
    a9fe:	619a      	str	r2, [r3, #24]
        /* Disable all MB interrupts */
        (base->IMASK1) = 0x0;
    aa00:	9b01      	ldr	r3, [sp, #4]
    aa02:	2200      	movs	r2, #0
    aa04:	629a      	str	r2, [r3, #40]	; 0x28
        /* Clear all MB interrupt flags */
        (base->IFLAG1) = FLEXCAN_IMASK1_BUF31TO0M_MASK;
    aa06:	9b01      	ldr	r3, [sp, #4]
    aa08:	f04f 32ff 	mov.w	r2, #4294967295
    aa0c:	631a      	str	r2, [r3, #48]	; 0x30
            (base->IMASK4) = 0x0;
            (base->IFLAG4) = FLEXCAN_IMASK4_BUF127TO96M_MASK;
        }
#endif
        /* Clear all error interrupt flags */
        (base->ESR1) = FLEXCAN_IP_ALL_INT;
    aa0e:	9b01      	ldr	r3, [sp, #4]
    aa10:	4a10      	ldr	r2, [pc, #64]	; (aa54 <FlexCAN_Init+0xe4>)
    aa12:	621a      	str	r2, [r3, #32]
        /* clear registers which are not effected by soft reset */
        base->CTRL1 = FLEXCAN_IP_CTRL1_DEFAULT_VALUE_U32;
    aa14:	9b01      	ldr	r3, [sp, #4]
    aa16:	2200      	movs	r2, #0
    aa18:	605a      	str	r2, [r3, #4]
        base->CTRL2 = FLEXCAN_IP_CTRL2_DEFAULT_VALUE_U32;
    aa1a:	9b01      	ldr	r3, [sp, #4]
    aa1c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    aa20:	635a      	str	r2, [r3, #52]	; 0x34
        base->CBT   = FLEXCAN_IP_CBT_DEFAULT_VALUE_U32;
    aa22:	9b01      	ldr	r3, [sp, #4]
    aa24:	2200      	movs	r2, #0
    aa26:	651a      	str	r2, [r3, #80]	; 0x50
        base->EDCBT = FLEXCAN_IP_EDCBT_DEFAULT_VALUE_U32;
        base->ETDC  = FLEXCAN_IP_ETDC_DEFAULT_VALUE_U32;
#endif
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
    #if defined(CAN_FEATURE_S32K1XX)
    if (TRUE == FlexCAN_IsFDAvailable(base))
    aa28:	9801      	ldr	r0, [sp, #4]
    aa2a:	f000 f85b 	bl	aae4 <FlexCAN_IsFDAvailable>
    aa2e:	4603      	mov	r3, r0
    aa30:	2b00      	cmp	r3, #0
    aa32:	d007      	beq.n	aa44 <FlexCAN_Init+0xd4>
    {
    #endif /* defined(CAN_FEATURE_S32K1XX) */
        base->FDCBT = FLEXCAN_IP_FDCBT_DEFAULT_VALUE_U32;
    aa34:	9b01      	ldr	r3, [sp, #4]
    aa36:	2200      	movs	r2, #0
    aa38:	f8c3 2c04 	str.w	r2, [r3, #3076]	; 0xc04
        base->FDCTRL = FLEXCAN_IP_FDCTRL_DEFAULT_VALUE_U32;
    aa3c:	9b01      	ldr	r3, [sp, #4]
    aa3e:	4a06      	ldr	r2, [pc, #24]	; (aa58 <FlexCAN_Init+0xe8>)
    aa40:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    #if defined(CAN_FEATURE_S32K1XX)
    }
    #endif /* defined(CAN_FEATURE_S32K1XX) */
#endif /* (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON) */
    }
    return returnResult;
    aa44:	9b04      	ldr	r3, [sp, #16]
}
    aa46:	4618      	mov	r0, r3
    aa48:	b007      	add	sp, #28
    aa4a:	f85d fb04 	ldr.w	pc, [sp], #4
    aa4e:	bf00      	nop
    aa50:	000f4240 	.word	0x000f4240
    aa54:	003b0006 	.word	0x003b0006
    aa58:	80004100 	.word	0x80004100

0000aa5c <FlexCAN_EnableRxFifo>:
 * This function will enable the Rx FIFO feature.
 *
 *END**************************************************************************/
Flexcan_Ip_StatusType FlexCAN_EnableRxFifo(FLEXCAN_Type * base,
                                         uint32 numOfFilters)
{
    aa5c:	b500      	push	{lr}
    aa5e:	b087      	sub	sp, #28
    aa60:	9001      	str	r0, [sp, #4]
    aa62:	9100      	str	r1, [sp, #0]
    uint32 i;
    uint16 noOfMbx = (uint16)FlexCAN_GetMaxMbNum(base);
    aa64:	9801      	ldr	r0, [sp, #4]
    aa66:	f7ff fdfb 	bl	a660 <FlexCAN_GetMaxMbNum>
    aa6a:	4603      	mov	r3, r0
    aa6c:	f8ad 300e 	strh.w	r3, [sp, #14]
    Flexcan_Ip_StatusType stat = FLEXCAN_STATUS_SUCCESS;
    aa70:	2300      	movs	r3, #0
    aa72:	9304      	str	r3, [sp, #16]

    /* RxFIFO cannot be enabled if FD is enabled */
    if (((base->MCR & FLEXCAN_MCR_FDEN_MASK) >> FLEXCAN_MCR_FDEN_SHIFT) != 0U)
    aa74:	9b01      	ldr	r3, [sp, #4]
    aa76:	681b      	ldr	r3, [r3, #0]
    aa78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    aa7c:	2b00      	cmp	r3, #0
    aa7e:	d001      	beq.n	aa84 <FlexCAN_EnableRxFifo+0x28>
    {
        stat = FLEXCAN_STATUS_ERROR;
    aa80:	2301      	movs	r3, #1
    aa82:	9304      	str	r3, [sp, #16]
    }
    if (FLEXCAN_STATUS_SUCCESS == stat)
    aa84:	9b04      	ldr	r3, [sp, #16]
    aa86:	2b00      	cmp	r3, #0
    aa88:	d127      	bne.n	aada <FlexCAN_EnableRxFifo+0x7e>
    {
        /* Enable RX FIFO */
        base->MCR = (base->MCR & ~FLEXCAN_MCR_RFEN_MASK) | FLEXCAN_MCR_RFEN(1U);
    aa8a:	9b01      	ldr	r3, [sp, #4]
    aa8c:	681b      	ldr	r3, [r3, #0]
    aa8e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
    aa92:	9b01      	ldr	r3, [sp, #4]
    aa94:	601a      	str	r2, [r3, #0]
        /* Set the number of the RX FIFO filters needed */
        base->CTRL2 = (base->CTRL2 & ~FLEXCAN_CTRL2_RFFN_MASK) | ((numOfFilters << FLEXCAN_CTRL2_RFFN_SHIFT) & FLEXCAN_CTRL2_RFFN_MASK);
    aa96:	9b01      	ldr	r3, [sp, #4]
    aa98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    aa9a:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
    aa9e:	9b00      	ldr	r3, [sp, #0]
    aaa0:	061b      	lsls	r3, r3, #24
    aaa2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    aaa6:	431a      	orrs	r2, r3
    aaa8:	9b01      	ldr	r3, [sp, #4]
    aaaa:	635a      	str	r2, [r3, #52]	; 0x34
        /* RX FIFO global mask, take in consideration all filter fields*/
        (base->RXFGMASK) = FLEXCAN_RXFGMASK_FGM_MASK;
    aaac:	9b01      	ldr	r3, [sp, #4]
    aaae:	f04f 32ff 	mov.w	r2, #4294967295
    aab2:	649a      	str	r2, [r3, #72]	; 0x48

        for (i = 0U; i < noOfMbx; i++)
    aab4:	2300      	movs	r3, #0
    aab6:	9305      	str	r3, [sp, #20]
    aab8:	e00a      	b.n	aad0 <FlexCAN_EnableRxFifo+0x74>
        {
            /* RX individual mask */
            base->RXIMR[i] = (FLEXCAN_RXIMR_MI_MASK << FLEXCAN_IP_ID_EXT_SHIFT) & (FLEXCAN_IP_ID_STD_MASK | FLEXCAN_IP_ID_EXT_MASK);
    aaba:	9b01      	ldr	r3, [sp, #4]
    aabc:	9a05      	ldr	r2, [sp, #20]
    aabe:	f502 7208 	add.w	r2, r2, #544	; 0x220
    aac2:	f06f 4160 	mvn.w	r1, #3758096384	; 0xe0000000
    aac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (i = 0U; i < noOfMbx; i++)
    aaca:	9b05      	ldr	r3, [sp, #20]
    aacc:	3301      	adds	r3, #1
    aace:	9305      	str	r3, [sp, #20]
    aad0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    aad4:	9a05      	ldr	r2, [sp, #20]
    aad6:	429a      	cmp	r2, r3
    aad8:	d3ef      	bcc.n	aaba <FlexCAN_EnableRxFifo+0x5e>
        }
    }
    return stat;
    aada:	9b04      	ldr	r3, [sp, #16]
}
    aadc:	4618      	mov	r0, r3
    aade:	b007      	add	sp, #28
    aae0:	f85d fb04 	ldr.w	pc, [sp], #4

0000aae4 <FlexCAN_IsFDAvailable>:
 * Description   : Checks if FlexCAN has FD Support.
 * This function is private.
 *
 *END**************************************************************************/
boolean FlexCAN_IsFDAvailable(const FLEXCAN_Type * base)
{
    aae4:	b084      	sub	sp, #16
    aae6:	9001      	str	r0, [sp, #4]
    uint32 i=0U;
    aae8:	2300      	movs	r3, #0
    aaea:	9303      	str	r3, [sp, #12]
    static FLEXCAN_Type * const flexcanBase[] = CAN_BASE_PTRS_HAS_FD;
    boolean returnValue = FALSE;
    aaec:	2300      	movs	r3, #0
    aaee:	f88d 300b 	strb.w	r3, [sp, #11]
    for (i = 0U; i < CAN_FEATURE_FD_INSTANCES; i++)
    aaf2:	2300      	movs	r3, #0
    aaf4:	9303      	str	r3, [sp, #12]
    aaf6:	e00d      	b.n	ab14 <FlexCAN_IsFDAvailable+0x30>
    {
        if (base == flexcanBase[i])
    aaf8:	4a0a      	ldr	r2, [pc, #40]	; (ab24 <FlexCAN_IsFDAvailable+0x40>)
    aafa:	9b03      	ldr	r3, [sp, #12]
    aafc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ab00:	9a01      	ldr	r2, [sp, #4]
    ab02:	429a      	cmp	r2, r3
    ab04:	d103      	bne.n	ab0e <FlexCAN_IsFDAvailable+0x2a>
        {
            returnValue = TRUE;
    ab06:	2301      	movs	r3, #1
    ab08:	f88d 300b 	strb.w	r3, [sp, #11]
            break;
    ab0c:	e005      	b.n	ab1a <FlexCAN_IsFDAvailable+0x36>
    for (i = 0U; i < CAN_FEATURE_FD_INSTANCES; i++)
    ab0e:	9b03      	ldr	r3, [sp, #12]
    ab10:	3301      	adds	r3, #1
    ab12:	9303      	str	r3, [sp, #12]
    ab14:	9b03      	ldr	r3, [sp, #12]
    ab16:	2b00      	cmp	r3, #0
    ab18:	d0ee      	beq.n	aaf8 <FlexCAN_IsFDAvailable+0x14>
        }
    }

    return returnValue;
    ab1a:	f89d 300b 	ldrb.w	r3, [sp, #11]
}
    ab1e:	4618      	mov	r0, r3
    ab20:	b004      	add	sp, #16
    ab22:	4770      	bx	lr
    ab24:	0000e5ec 	.word	0x0000e5ec

0000ab28 <FlexCAN_SetPayloadSize>:
 * Description   : Sets the payload size of the MBs.
 *
 *END**************************************************************************/
void FlexCAN_SetPayloadSize(FLEXCAN_Type * base,
                            const Flexcan_Ip_PayloadSizeType * payloadSize)
{
    ab28:	b500      	push	{lr}
    ab2a:	b085      	sub	sp, #20
    ab2c:	9001      	str	r0, [sp, #4]
    ab2e:	9100      	str	r1, [sp, #0]
    #if (FLEXCAN_IP_FEATURE_MBDSR_COUNT > 3U)
    DevAssert(FlexCAN_IsFDEnabled(base) || (FLEXCAN_PAYLOAD_SIZE_8 == payloadSize->payloadBlock3));
    #endif
#endif
    /* If FD is not enabled, only 8 bytes payload is supported */
    if (FlexCAN_IsFDEnabled(base))
    ab30:	9801      	ldr	r0, [sp, #4]
    ab32:	f7ff fbd6 	bl	a2e2 <FlexCAN_IsFDEnabled>
    ab36:	4603      	mov	r3, r0
    ab38:	2b00      	cmp	r3, #0
    ab3a:	d011      	beq.n	ab60 <FlexCAN_SetPayloadSize+0x38>
    {
        tmp = base->FDCTRL;
    ab3c:	9b01      	ldr	r3, [sp, #4]
    ab3e:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    ab42:	9303      	str	r3, [sp, #12]
        tmp &= ~(FLEXCAN_FDCTRL_MBDSR0_MASK);
    ab44:	9b03      	ldr	r3, [sp, #12]
    ab46:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    ab4a:	9303      	str	r3, [sp, #12]
        tmp |= ((uint32)payloadSize->payloadBlock0) << FLEXCAN_FDCTRL_MBDSR0_SHIFT;
    ab4c:	9b00      	ldr	r3, [sp, #0]
    ab4e:	681b      	ldr	r3, [r3, #0]
    ab50:	041b      	lsls	r3, r3, #16
    ab52:	9a03      	ldr	r2, [sp, #12]
    ab54:	4313      	orrs	r3, r2
    ab56:	9303      	str	r3, [sp, #12]
#endif
#if (FLEXCAN_IP_FEATURE_MBDSR_COUNT > 3U)
        tmp &= ~(FLEXCAN_FDCTRL_MBDSR3_MASK);
        tmp |= ((uint32)payloadSize->payloadBlock3) << FLEXCAN_FDCTRL_MBDSR3_SHIFT;
#endif
        base->FDCTRL = tmp;
    ab58:	9b01      	ldr	r3, [sp, #4]
    ab5a:	9a03      	ldr	r2, [sp, #12]
    ab5c:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    }
}
    ab60:	bf00      	nop
    ab62:	b005      	add	sp, #20
    ab64:	f85d fb04 	ldr.w	pc, [sp], #4

0000ab68 <FlexCAN_GetPayloadSize>:
 * Function Name : FLEXCAN_GetPayloadSize
 * Description   : Returns the payload size of the MBs (in bytes).
 *
 *END**************************************************************************/
static uint8 FlexCAN_GetPayloadSize(const FLEXCAN_Type * base, uint8 mbdsrIdx)
{
    ab68:	b500      	push	{lr}
    ab6a:	b085      	sub	sp, #20
    ab6c:	9001      	str	r0, [sp, #4]
    ab6e:	460b      	mov	r3, r1
    ab70:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 payloadSize = 0U;
    ab74:	2300      	movs	r3, #0
    ab76:	9303      	str	r3, [sp, #12]

#if defined(CAN_FEATURE_S32K1XX)
    if (TRUE == FlexCAN_IsFDAvailable(base))
    ab78:	9801      	ldr	r0, [sp, #4]
    ab7a:	f7ff ffb3 	bl	aae4 <FlexCAN_IsFDAvailable>
    ab7e:	4603      	mov	r3, r0
    ab80:	2b00      	cmp	r3, #0
    ab82:	d019      	beq.n	abb8 <FlexCAN_GetPayloadSize+0x50>
    {
#endif /* defined(CAN_FEATURE_S32K1XX) */
    switch (mbdsrIdx)
    ab84:	f89d 3003 	ldrb.w	r3, [sp, #3]
    ab88:	2b00      	cmp	r3, #0
    ab8a:	d10a      	bne.n	aba2 <FlexCAN_GetPayloadSize+0x3a>
    {
        case 0 : {  payloadSize = 8UL << ((base->FDCTRL & FLEXCAN_FDCTRL_MBDSR0_MASK) >> FLEXCAN_FDCTRL_MBDSR0_SHIFT); } break;
    ab8c:	9b01      	ldr	r3, [sp, #4]
    ab8e:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    ab92:	0c1b      	lsrs	r3, r3, #16
    ab94:	f003 0303 	and.w	r3, r3, #3
    ab98:	2208      	movs	r2, #8
    ab9a:	fa02 f303 	lsl.w	r3, r2, r3
    ab9e:	9303      	str	r3, [sp, #12]
    aba0:	e00c      	b.n	abbc <FlexCAN_GetPayloadSize+0x54>
        case 2 : {  payloadSize = 8UL << ((base->FDCTRL & FLEXCAN_FDCTRL_MBDSR2_MASK) >> FLEXCAN_FDCTRL_MBDSR2_SHIFT); } break;
    #endif
    #if (FLEXCAN_IP_FEATURE_MBDSR_COUNT > 3U)
        case 3 : {  payloadSize = 8UL << ((base->FDCTRL & FLEXCAN_FDCTRL_MBDSR3_MASK) >> FLEXCAN_FDCTRL_MBDSR3_SHIFT); } break;
    #endif
        default :{  payloadSize = 8UL << ((base->FDCTRL & FLEXCAN_FDCTRL_MBDSR0_MASK) >> FLEXCAN_FDCTRL_MBDSR0_SHIFT); } break;
    aba2:	9b01      	ldr	r3, [sp, #4]
    aba4:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	; 0xc00
    aba8:	0c1b      	lsrs	r3, r3, #16
    abaa:	f003 0303 	and.w	r3, r3, #3
    abae:	2208      	movs	r2, #8
    abb0:	fa02 f303 	lsl.w	r3, r2, r3
    abb4:	9303      	str	r3, [sp, #12]
    abb6:	e001      	b.n	abbc <FlexCAN_GetPayloadSize+0x54>
    }
    #if defined(CAN_FEATURE_S32K1XX)
    }
    else
    {
        payloadSize = 8U;
    abb8:	2308      	movs	r3, #8
    abba:	9303      	str	r3, [sp, #12]
    }
    #endif /* defined(CAN_FEATURE_S32K1XX) */
    return (uint8)payloadSize;
    abbc:	9b03      	ldr	r3, [sp, #12]
    abbe:	b2db      	uxtb	r3, r3
}
    abc0:	4618      	mov	r0, r3
    abc2:	b005      	add	sp, #20
    abc4:	f85d fb04 	ldr.w	pc, [sp], #4

0000abc8 <FlexCAN_GetMbPayloadSize>:



uint8 FlexCAN_GetMbPayloadSize(const FLEXCAN_Type * base, uint32 maxMsgBuffNum)
{
    abc8:	b500      	push	{lr}
    abca:	b087      	sub	sp, #28
    abcc:	9001      	str	r0, [sp, #4]
    abce:	9100      	str	r1, [sp, #0]
    uint8 arbitration_field_size = 8U;
    abd0:	2308      	movs	r3, #8
    abd2:	f88d 3014 	strb.w	r3, [sp, #20]
    uint32 ramBlockSize = 512U;
    abd6:	f44f 7300 	mov.w	r3, #512	; 0x200
    abda:	9304      	str	r3, [sp, #16]
    uint8 can_real_payload = 8U;
    abdc:	2308      	movs	r3, #8
    abde:	f88d 3017 	strb.w	r3, [sp, #23]
    uint8 maxMbBlockNum = 0U;
    abe2:	2300      	movs	r3, #0
    abe4:	f88d 3016 	strb.w	r3, [sp, #22]
    uint8 i=0U;
    abe8:	2300      	movs	r3, #0
    abea:	f88d 3015 	strb.w	r3, [sp, #21]
    uint8 mb_size = 0U;
    abee:	2300      	movs	r3, #0
    abf0:	f88d 300f 	strb.w	r3, [sp, #15]

    for (i=0; i< (uint8)FLEXCAN_IP_FEATURE_MBDSR_COUNT; i++)
    abf4:	2300      	movs	r3, #0
    abf6:	f88d 3015 	strb.w	r3, [sp, #21]
    abfa:	e024      	b.n	ac46 <FlexCAN_GetMbPayloadSize+0x7e>
    {
        /* Check that the number of MBs is supported based on the payload size*/
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
        can_real_payload = FlexCAN_GetPayloadSize(base, i);
    abfc:	f89d 3015 	ldrb.w	r3, [sp, #21]
    ac00:	4619      	mov	r1, r3
    ac02:	9801      	ldr	r0, [sp, #4]
    ac04:	f7ff ffb0 	bl	ab68 <FlexCAN_GetPayloadSize>
    ac08:	4603      	mov	r3, r0
    ac0a:	f88d 3017 	strb.w	r3, [sp, #23]
#endif /* Else can_real_payload will remain as 8 payload size */
        mb_size = (uint8)(can_real_payload + arbitration_field_size);
    ac0e:	f89d 2017 	ldrb.w	r2, [sp, #23]
    ac12:	f89d 3014 	ldrb.w	r3, [sp, #20]
    ac16:	4413      	add	r3, r2
    ac18:	f88d 300f 	strb.w	r3, [sp, #15]
        maxMbBlockNum += (uint8)(ramBlockSize / mb_size);
    ac1c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ac20:	9a04      	ldr	r2, [sp, #16]
    ac22:	fbb2 f3f3 	udiv	r3, r2, r3
    ac26:	b2da      	uxtb	r2, r3
    ac28:	f89d 3016 	ldrb.w	r3, [sp, #22]
    ac2c:	4413      	add	r3, r2
    ac2e:	f88d 3016 	strb.w	r3, [sp, #22]
        if (maxMbBlockNum > maxMsgBuffNum)
    ac32:	f89d 3016 	ldrb.w	r3, [sp, #22]
    ac36:	9a00      	ldr	r2, [sp, #0]
    ac38:	429a      	cmp	r2, r3
    ac3a:	d309      	bcc.n	ac50 <FlexCAN_GetMbPayloadSize+0x88>
    for (i=0; i< (uint8)FLEXCAN_IP_FEATURE_MBDSR_COUNT; i++)
    ac3c:	f89d 3015 	ldrb.w	r3, [sp, #21]
    ac40:	3301      	adds	r3, #1
    ac42:	f88d 3015 	strb.w	r3, [sp, #21]
    ac46:	f89d 3015 	ldrb.w	r3, [sp, #21]
    ac4a:	2b00      	cmp	r3, #0
    ac4c:	d0d6      	beq.n	abfc <FlexCAN_GetMbPayloadSize+0x34>
    ac4e:	e000      	b.n	ac52 <FlexCAN_GetMbPayloadSize+0x8a>
        {
            break;
    ac50:	bf00      	nop
    {
        can_real_payload = 64U;
    }
 #endif

    return can_real_payload;
    ac52:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    ac56:	4618      	mov	r0, r3
    ac58:	b007      	add	sp, #28
    ac5a:	f85d fb04 	ldr.w	pc, [sp], #4

0000ac5e <FlexCAN_LockRxMsgBuff>:
 * Description   : Lock the RX message buffer.
 * This function will lock the RX message buffer.
 *
 *END**************************************************************************/
void FlexCAN_LockRxMsgBuff(const FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    ac5e:	b500      	push	{lr}
    ac60:	b085      	sub	sp, #20
    ac62:	9001      	str	r0, [sp, #4]
    ac64:	9100      	str	r1, [sp, #0]
    volatile const uint32 * flexcan_mb = FlexCAN_GetMsgBuffRegion(base, msgBuffIdx);
    ac66:	9900      	ldr	r1, [sp, #0]
    ac68:	9801      	ldr	r0, [sp, #4]
    ac6a:	f7ff fc7f 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    ac6e:	9003      	str	r0, [sp, #12]

    /* Lock the mailbox by reading it */
    (void)*flexcan_mb;
    ac70:	9b03      	ldr	r3, [sp, #12]
    ac72:	681b      	ldr	r3, [r3, #0]
}
    ac74:	bf00      	nop
    ac76:	b005      	add	sp, #20
    ac78:	f85d fb04 	ldr.w	pc, [sp], #4

0000ac7c <FlexCAN_SetMsgBuffIntCmd>:
                                               uint8 u8Instance,
                                               uint32 msgBuffIdx,
                                               boolean enable,
                                               boolean bIsIntActive
                                              )
{
    ac7c:	b500      	push	{lr}
    ac7e:	b087      	sub	sp, #28
    ac80:	9003      	str	r0, [sp, #12]
    ac82:	9201      	str	r2, [sp, #4]
    ac84:	461a      	mov	r2, r3
    ac86:	460b      	mov	r3, r1
    ac88:	f88d 300b 	strb.w	r3, [sp, #11]
    ac8c:	4613      	mov	r3, r2
    ac8e:	f88d 300a 	strb.w	r3, [sp, #10]
    uint32 temp;
    Flexcan_Ip_StatusType stat = FLEXCAN_STATUS_SUCCESS;
    ac92:	2300      	movs	r3, #0
    ac94:	9305      	str	r3, [sp, #20]

        /* Enable the corresponding message buffer Interrupt */
        temp = 1UL << (msgBuffIdx % 32U);
    ac96:	9b01      	ldr	r3, [sp, #4]
    ac98:	f003 031f 	and.w	r3, r3, #31
    ac9c:	2201      	movs	r2, #1
    ac9e:	fa02 f303 	lsl.w	r3, r2, r3
    aca2:	9304      	str	r3, [sp, #16]
        if (msgBuffIdx < 32U)
    aca4:	9b01      	ldr	r3, [sp, #4]
    aca6:	2b1f      	cmp	r3, #31
    aca8:	d837      	bhi.n	ad1a <FlexCAN_SetMsgBuffIntCmd+0x9e>
        {
            if (enable)
    acaa:	f89d 300a 	ldrb.w	r3, [sp, #10]
    acae:	2b00      	cmp	r3, #0
    acb0:	d01b      	beq.n	acea <FlexCAN_SetMsgBuffIntCmd+0x6e>
            {
                /* Start critical section: implementation depends on integrator */
                SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18();
    acb2:	f001 fcf9 	bl	c6a8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>
                FlexCAN_Ip_au32ImaskBuff[u8Instance][0U] = ((FlexCAN_Ip_au32ImaskBuff[u8Instance][0U]) | (temp));
    acb6:	f89d 300b 	ldrb.w	r3, [sp, #11]
    acba:	4a1a      	ldr	r2, [pc, #104]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    acbc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    acc0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    acc4:	9a04      	ldr	r2, [sp, #16]
    acc6:	430a      	orrs	r2, r1
    acc8:	4916      	ldr	r1, [pc, #88]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    acca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (TRUE == bIsIntActive)
    acce:	f89d 3020 	ldrb.w	r3, [sp, #32]
    acd2:	2b00      	cmp	r3, #0
    acd4:	d006      	beq.n	ace4 <FlexCAN_SetMsgBuffIntCmd+0x68>
                {
                    base->IMASK1 = FlexCAN_Ip_au32ImaskBuff[u8Instance][0U];
    acd6:	f89d 300b 	ldrb.w	r3, [sp, #11]
    acda:	4a12      	ldr	r2, [pc, #72]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    acdc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    ace0:	9b03      	ldr	r3, [sp, #12]
    ace2:	629a      	str	r2, [r3, #40]	; 0x28
                }
                /* End critical section: implementation depends on integrator */
                SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18();
    ace4:	f001 fd0c 	bl	c700 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>
    ace8:	e017      	b.n	ad1a <FlexCAN_SetMsgBuffIntCmd+0x9e>
            }
            else
            {
                /* Start critical section: implementation depends on integrator */
                SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18();
    acea:	f001 fcdd 	bl	c6a8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>
                FlexCAN_Ip_au32ImaskBuff[u8Instance][0U] = ((FlexCAN_Ip_au32ImaskBuff[u8Instance][0U]) & ~(temp));
    acee:	f89d 300b 	ldrb.w	r3, [sp, #11]
    acf2:	4a0c      	ldr	r2, [pc, #48]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    acf4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    acf8:	9b04      	ldr	r3, [sp, #16]
    acfa:	43da      	mvns	r2, r3
    acfc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ad00:	400a      	ands	r2, r1
    ad02:	4908      	ldr	r1, [pc, #32]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    ad04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                base->IMASK1 = FlexCAN_Ip_au32ImaskBuff[u8Instance][0U];
    ad08:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ad0c:	4a05      	ldr	r2, [pc, #20]	; (ad24 <FlexCAN_SetMsgBuffIntCmd+0xa8>)
    ad0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    ad12:	9b03      	ldr	r3, [sp, #12]
    ad14:	629a      	str	r2, [r3, #40]	; 0x28
                /* End critical section: implementation depends on integrator */
                SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18();
    ad16:	f001 fcf3 	bl	c700 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>
                SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18();
            }
        }
#endif /* if FLEXCAN_IP_FEATURE_MAX_MB_NUM > 96U */

    return stat;
    ad1a:	9b05      	ldr	r3, [sp, #20]
}
    ad1c:	4618      	mov	r0, r3
    ad1e:	b007      	add	sp, #28
    ad20:	f85d fb04 	ldr.w	pc, [sp], #4
    ad24:	1fff8fac 	.word	0x1fff8fac

0000ad28 <FLEXCAN_ClearMsgBuffIntCmd>:
void FLEXCAN_ClearMsgBuffIntCmd(FLEXCAN_Type * pBase,
                                uint8 u8Instance,
                                uint32 mb_idx,
                                boolean bIsIntActive
                               )
{
    ad28:	b500      	push	{lr}
    ad2a:	b087      	sub	sp, #28
    ad2c:	9003      	str	r0, [sp, #12]
    ad2e:	9201      	str	r2, [sp, #4]
    ad30:	461a      	mov	r2, r3
    ad32:	460b      	mov	r3, r1
    ad34:	f88d 300b 	strb.w	r3, [sp, #11]
    ad38:	4613      	mov	r3, r2
    ad3a:	f88d 300a 	strb.w	r3, [sp, #10]
    uint32 temp = (1UL << (mb_idx % 32U));
    ad3e:	9b01      	ldr	r3, [sp, #4]
    ad40:	f003 031f 	and.w	r3, r3, #31
    ad44:	2201      	movs	r2, #1
    ad46:	fa02 f303 	lsl.w	r3, r2, r3
    ad4a:	9305      	str	r3, [sp, #20]

 /* Stop the running transfer. */
    if (mb_idx < 32U)
    ad4c:	9b01      	ldr	r3, [sp, #4]
    ad4e:	2b1f      	cmp	r3, #31
    ad50:	d818      	bhi.n	ad84 <FLEXCAN_ClearMsgBuffIntCmd+0x5c>
    {
          /* Start critical section: implementation depends on integrator */
          SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11();
    ad52:	f001 fa6b 	bl	c22c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11>
          FlexCAN_Ip_au32ImaskBuff[u8Instance][0U] = (pBase->IMASK1 & (~temp));
    ad56:	9b03      	ldr	r3, [sp, #12]
    ad58:	6a99      	ldr	r1, [r3, #40]	; 0x28
    ad5a:	9b05      	ldr	r3, [sp, #20]
    ad5c:	43da      	mvns	r2, r3
    ad5e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ad62:	400a      	ands	r2, r1
    ad64:	4909      	ldr	r1, [pc, #36]	; (ad8c <FLEXCAN_ClearMsgBuffIntCmd+0x64>)
    ad66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
          if (TRUE == bIsIntActive)
    ad6a:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ad6e:	2b00      	cmp	r3, #0
    ad70:	d006      	beq.n	ad80 <FLEXCAN_ClearMsgBuffIntCmd+0x58>
          {
              pBase->IMASK1 = FlexCAN_Ip_au32ImaskBuff[u8Instance][0U];
    ad72:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ad76:	4a05      	ldr	r2, [pc, #20]	; (ad8c <FLEXCAN_ClearMsgBuffIntCmd+0x64>)
    ad78:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    ad7c:	9b03      	ldr	r3, [sp, #12]
    ad7e:	629a      	str	r2, [r3, #40]	; 0x28
          }
          /* End critical section: implementation depends on integrator */
          SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11();
    ad80:	f001 fa80 	bl	c284 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11>
        }
        /* End critical section: implementation depends on integrator */
        SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11();
    }
#endif /* #if FLEXCAN_IP_FEATURE_MAX_MB_NUM > 96U */
}
    ad84:	bf00      	nop
    ad86:	b007      	add	sp, #28
    ad88:	f85d fb04 	ldr.w	pc, [sp], #4
    ad8c:	1fff8fac 	.word	0x1fff8fac

0000ad90 <FlexCAN_DisableInterrupts>:


void FlexCAN_DisableInterrupts(FLEXCAN_Type * pBase)
{
    ad90:	b082      	sub	sp, #8
    ad92:	9001      	str	r0, [sp, #4]
#if (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 32U)
    uint32 u32MaxMbCrtlNum = FlexCAN_GetMaxMbNum(pBase);
#endif /* (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 32U) */

    pBase->IMASK1 = 0U;
    ad94:	9b01      	ldr	r3, [sp, #4]
    ad96:	2200      	movs	r2, #0
    ad98:	629a      	str	r2, [r3, #40]	; 0x28
    if (u32MaxMbCrtlNum > 96U)
    {
        pBase->IMASK4 = 0U;
    }
#endif /* (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 96U) */
}
    ad9a:	bf00      	nop
    ad9c:	b002      	add	sp, #8
    ad9e:	4770      	bx	lr

0000ada0 <FlexCAN_EnableInterrupts>:

void FlexCAN_EnableInterrupts(FLEXCAN_Type * pBase, uint8 u8Instance)
{
    ada0:	b082      	sub	sp, #8
    ada2:	9001      	str	r0, [sp, #4]
    ada4:	460b      	mov	r3, r1
    ada6:	f88d 3003 	strb.w	r3, [sp, #3]
#if (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 32U)
    uint32 u32MaxMbCrtlNum = FlexCAN_GetMaxMbNum(pBase);
#endif /* (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 32U) */

    pBase->IMASK1 = FlexCAN_Ip_au32ImaskBuff[u8Instance][0U];
    adaa:	f89d 3003 	ldrb.w	r3, [sp, #3]
    adae:	4a04      	ldr	r2, [pc, #16]	; (adc0 <FlexCAN_EnableInterrupts+0x20>)
    adb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    adb4:	9b01      	ldr	r3, [sp, #4]
    adb6:	629a      	str	r2, [r3, #40]	; 0x28
    if (u32MaxMbCrtlNum > 96U)
    {
        pBase->IMASK4 = FlexCAN_Ip_au32ImaskBuff[u8Instance][3U];
    }
#endif /* (FLEXCAN_IP_FEATURE_MAX_MB_NUM > 96U) */
}
    adb8:	bf00      	nop
    adba:	b002      	add	sp, #8
    adbc:	4770      	bx	lr
    adbe:	bf00      	nop
    adc0:	1fff8fac 	.word	0x1fff8fac

0000adc4 <FlexCAN_SetRxMsgBuff>:
void FlexCAN_SetRxMsgBuff(const FLEXCAN_Type * base,
                          uint32 msgBuffIdx,
                          const Flexcan_Ip_MsbuffCodeStatusType * cs,
                          uint32 msgId
                         )
{
    adc4:	b500      	push	{lr}
    adc6:	b087      	sub	sp, #28
    adc8:	9003      	str	r0, [sp, #12]
    adca:	9102      	str	r1, [sp, #8]
    adcc:	9201      	str	r2, [sp, #4]
    adce:	9300      	str	r3, [sp, #0]
    volatile uint32 * flexcan_mb = FlexCAN_GetMsgBuffRegion(base, msgBuffIdx);
    add0:	9902      	ldr	r1, [sp, #8]
    add2:	9803      	ldr	r0, [sp, #12]
    add4:	f7ff fbca 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    add8:	9005      	str	r0, [sp, #20]
    volatile uint32 * flexcan_mb_id = &flexcan_mb[1];
    adda:	9b05      	ldr	r3, [sp, #20]
    addc:	3304      	adds	r3, #4
    adde:	9304      	str	r3, [sp, #16]
    DevAssert(cs != NULL_PTR);
#endif


    /* Clean up the arbitration field area */
    *flexcan_mb = 0;
    ade0:	9b05      	ldr	r3, [sp, #20]
    ade2:	2200      	movs	r2, #0
    ade4:	601a      	str	r2, [r3, #0]
    *flexcan_mb_id = 0;
    ade6:	9b04      	ldr	r3, [sp, #16]
    ade8:	2200      	movs	r2, #0
    adea:	601a      	str	r2, [r3, #0]

    /* Set the ID according the format structure */
    if (FLEXCAN_MSG_ID_EXT == cs->msgIdType)
    adec:	9b01      	ldr	r3, [sp, #4]
    adee:	685b      	ldr	r3, [r3, #4]
    adf0:	2b01      	cmp	r3, #1
    adf2:	d119      	bne.n	ae28 <FlexCAN_SetRxMsgBuff+0x64>
    {
        /* Set IDE */
        *flexcan_mb |= FLEXCAN_IP_CS_IDE_MASK;
    adf4:	9b05      	ldr	r3, [sp, #20]
    adf6:	681b      	ldr	r3, [r3, #0]
    adf8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
    adfc:	9b05      	ldr	r3, [sp, #20]
    adfe:	601a      	str	r2, [r3, #0]

        /* Clear SRR bit */
        *flexcan_mb &= ~FLEXCAN_IP_CS_SRR_MASK;
    ae00:	9b05      	ldr	r3, [sp, #20]
    ae02:	681b      	ldr	r3, [r3, #0]
    ae04:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
    ae08:	9b05      	ldr	r3, [sp, #20]
    ae0a:	601a      	str	r2, [r3, #0]

        /* ID [28-0] */
        *flexcan_mb_id &= ~(FLEXCAN_IP_ID_STD_MASK | FLEXCAN_IP_ID_EXT_MASK);
    ae0c:	9b04      	ldr	r3, [sp, #16]
    ae0e:	681b      	ldr	r3, [r3, #0]
    ae10:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
    ae14:	9b04      	ldr	r3, [sp, #16]
    ae16:	601a      	str	r2, [r3, #0]
        *flexcan_mb_id |= (msgId & (FLEXCAN_IP_ID_STD_MASK | FLEXCAN_IP_ID_EXT_MASK));
    ae18:	9b04      	ldr	r3, [sp, #16]
    ae1a:	681a      	ldr	r2, [r3, #0]
    ae1c:	9b00      	ldr	r3, [sp, #0]
    ae1e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    ae22:	431a      	orrs	r2, r3
    ae24:	9b04      	ldr	r3, [sp, #16]
    ae26:	601a      	str	r2, [r3, #0]
    }

    if (FLEXCAN_MSG_ID_STD == cs->msgIdType)
    ae28:	9b01      	ldr	r3, [sp, #4]
    ae2a:	685b      	ldr	r3, [r3, #4]
    ae2c:	2b00      	cmp	r3, #0
    ae2e:	d116      	bne.n	ae5e <FlexCAN_SetRxMsgBuff+0x9a>
    {
        /* Make sure IDE and SRR are not set */
        *flexcan_mb &= ~(FLEXCAN_IP_CS_IDE_MASK | FLEXCAN_IP_CS_SRR_MASK);
    ae30:	9b05      	ldr	r3, [sp, #20]
    ae32:	681b      	ldr	r3, [r3, #0]
    ae34:	f423 02c0 	bic.w	r2, r3, #6291456	; 0x600000
    ae38:	9b05      	ldr	r3, [sp, #20]
    ae3a:	601a      	str	r2, [r3, #0]

        /* ID[28-18] */
        *flexcan_mb_id &= ~FLEXCAN_IP_ID_STD_MASK;
    ae3c:	9b04      	ldr	r3, [sp, #16]
    ae3e:	681b      	ldr	r3, [r3, #0]
    ae40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
    ae44:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
    ae48:	9a04      	ldr	r2, [sp, #16]
    ae4a:	6013      	str	r3, [r2, #0]
        *flexcan_mb_id |= (msgId << FLEXCAN_IP_ID_STD_SHIFT) & FLEXCAN_IP_ID_STD_MASK;
    ae4c:	9b04      	ldr	r3, [sp, #16]
    ae4e:	681a      	ldr	r2, [r3, #0]
    ae50:	9b00      	ldr	r3, [sp, #0]
    ae52:	0499      	lsls	r1, r3, #18
    ae54:	4b0e      	ldr	r3, [pc, #56]	; (ae90 <FlexCAN_SetRxMsgBuff+0xcc>)
    ae56:	400b      	ands	r3, r1
    ae58:	431a      	orrs	r2, r3
    ae5a:	9b04      	ldr	r3, [sp, #16]
    ae5c:	601a      	str	r2, [r3, #0]
    }

    /* Set MB CODE */
    if ((uint32)FLEXCAN_RX_NOT_USED != cs->code)
    ae5e:	9b01      	ldr	r3, [sp, #4]
    ae60:	681b      	ldr	r3, [r3, #0]
    ae62:	2b0f      	cmp	r3, #15
    ae64:	d00f      	beq.n	ae86 <FlexCAN_SetRxMsgBuff+0xc2>
    {
        *flexcan_mb &= ~FLEXCAN_IP_CS_CODE_MASK;
    ae66:	9b05      	ldr	r3, [sp, #20]
    ae68:	681b      	ldr	r3, [r3, #0]
    ae6a:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
    ae6e:	9b05      	ldr	r3, [sp, #20]
    ae70:	601a      	str	r2, [r3, #0]
        *flexcan_mb |= (cs->code << FLEXCAN_IP_CS_CODE_SHIFT) & FLEXCAN_IP_CS_CODE_MASK;
    ae72:	9b05      	ldr	r3, [sp, #20]
    ae74:	681a      	ldr	r2, [r3, #0]
    ae76:	9b01      	ldr	r3, [sp, #4]
    ae78:	681b      	ldr	r3, [r3, #0]
    ae7a:	061b      	lsls	r3, r3, #24
    ae7c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    ae80:	431a      	orrs	r2, r3
    ae82:	9b05      	ldr	r3, [sp, #20]
    ae84:	601a      	str	r2, [r3, #0]
    }
}
    ae86:	bf00      	nop
    ae88:	b007      	add	sp, #28
    ae8a:	f85d fb04 	ldr.w	pc, [sp], #4
    ae8e:	bf00      	nop
    ae90:	1ffc0000 	.word	0x1ffc0000

0000ae94 <FlexCAN_GetMsgBuffTimestamp>:
 * Function Name : FlexCAN_GetMsgBuffTimestamp
 * Description   : Get a message buffer timestamp value.
 *
 *END**************************************************************************/
uint32 FlexCAN_GetMsgBuffTimestamp(const FLEXCAN_Type * base, uint32 msgBuffIdx)
{
    ae94:	b500      	push	{lr}
    ae96:	b085      	sub	sp, #20
    ae98:	9001      	str	r0, [sp, #4]
    ae9a:	9100      	str	r1, [sp, #0]
    uint32 TimeStamp = 0U;
    ae9c:	2300      	movs	r3, #0
    ae9e:	9303      	str	r3, [sp, #12]
    volatile const uint32 * Flexcan_Mb = FlexCAN_GetMsgBuffRegion(base, msgBuffIdx);
    aea0:	9900      	ldr	r1, [sp, #0]
    aea2:	9801      	ldr	r0, [sp, #4]
    aea4:	f7ff fb62 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    aea8:	9002      	str	r0, [sp, #8]
        TimeStamp = (uint32)base->HR_TIME_STAMP[msgBuffIdx];
    }
    else
#endif /* EATURE_CAN_HAS_HR_TIMER */
    {
        TimeStamp = (uint32)((*Flexcan_Mb & FLEXCAN_IP_CS_TIME_STAMP_MASK) >> FLEXCAN_IP_CS_TIME_STAMP_SHIFT);
    aeaa:	9b02      	ldr	r3, [sp, #8]
    aeac:	681b      	ldr	r3, [r3, #0]
    aeae:	b29b      	uxth	r3, r3
    aeb0:	9303      	str	r3, [sp, #12]
    }
    return TimeStamp;
    aeb2:	9b03      	ldr	r3, [sp, #12]
}
    aeb4:	4618      	mov	r0, r3
    aeb6:	b005      	add	sp, #20
    aeb8:	f85d fb04 	ldr.w	pc, [sp], #4

0000aebc <FlexCAN_GetMsgBuff>:
 *END**************************************************************************/
void FlexCAN_GetMsgBuff(const FLEXCAN_Type * base,
                        uint32 msgBuffIdx,
                        Flexcan_Ip_MsgBuffType * msgBuff
                       )
{
    aebc:	b500      	push	{lr}
    aebe:	b08d      	sub	sp, #52	; 0x34
    aec0:	9003      	str	r0, [sp, #12]
    aec2:	9102      	str	r1, [sp, #8]
    aec4:	9201      	str	r2, [sp, #4]

    uint8 i;
    volatile const uint32 * Flexcan_Mb = FlexCAN_GetMsgBuffRegion(base, msgBuffIdx);
    aec6:	9902      	ldr	r1, [sp, #8]
    aec8:	9803      	ldr	r0, [sp, #12]
    aeca:	f7ff fb4f 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    aece:	900a      	str	r0, [sp, #40]	; 0x28
    volatile const uint32 * Flexcan_Mb_Id   = &Flexcan_Mb[1];
    aed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aed2:	3304      	adds	r3, #4
    aed4:	9309      	str	r3, [sp, #36]	; 0x24
    volatile const uint8 * Flexcan_Mb_Data = (volatile const uint8 *)(&Flexcan_Mb[2]);
    aed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aed8:	3308      	adds	r3, #8
    aeda:	9308      	str	r3, [sp, #32]
    volatile const uint32 * Flexcan_Mb_Data_32 = &Flexcan_Mb[2];
    aedc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aede:	3308      	adds	r3, #8
    aee0:	9307      	str	r3, [sp, #28]
    uint32 * MsgBuff_Data_32 = NULL_PTR;
    aee2:	2300      	movs	r3, #0
    aee4:	9306      	str	r3, [sp, #24]
    uint32 MbWord;

    uint8 Flexcan_Mb_Dlc_Value = (uint8)(((*Flexcan_Mb) & FLEXCAN_IP_CS_DLC_MASK) >> 16);
    aee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aee8:	681b      	ldr	r3, [r3, #0]
    aeea:	0c1b      	lsrs	r3, r3, #16
    aeec:	b2db      	uxtb	r3, r3
    aeee:	f003 030f 	and.w	r3, r3, #15
    aef2:	f88d 3017 	strb.w	r3, [sp, #23]
    uint8 Payload_Size = FlexCAN_ComputePayloadSize(Flexcan_Mb_Dlc_Value);
    aef6:	f89d 3017 	ldrb.w	r3, [sp, #23]
    aefa:	4618      	mov	r0, r3
    aefc:	f7ff faed 	bl	a4da <FlexCAN_ComputePayloadSize>
    af00:	4603      	mov	r3, r0
    af02:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e

#if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(msgBuff != NULL_PTR);
#endif
    /* Asign after NULL Check */
    MsgBuff_Data_32 = (uint32 *)(msgBuff->data);
    af06:	9b01      	ldr	r3, [sp, #4]
    af08:	3308      	adds	r3, #8
    af0a:	9306      	str	r3, [sp, #24]
#if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
    /* Payload Size is based on MBDSR for 1 MBDSR corresponds 32 * 8Bytes MBs  */
    if (Payload_Size > FlexCAN_GetMbPayloadSize(base, msgBuffIdx))
    af0c:	9902      	ldr	r1, [sp, #8]
    af0e:	9803      	ldr	r0, [sp, #12]
    af10:	f7ff fe5a 	bl	abc8 <FlexCAN_GetMbPayloadSize>
    af14:	4603      	mov	r3, r0
    af16:	461a      	mov	r2, r3
    af18:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
    af1c:	4293      	cmp	r3, r2
    af1e:	d906      	bls.n	af2e <FlexCAN_GetMsgBuff+0x72>
    {
        Payload_Size = FlexCAN_GetMbPayloadSize(base, msgBuffIdx);
    af20:	9902      	ldr	r1, [sp, #8]
    af22:	9803      	ldr	r0, [sp, #12]
    af24:	f7ff fe50 	bl	abc8 <FlexCAN_GetMbPayloadSize>
    af28:	4603      	mov	r3, r0
    af2a:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    }
#endif /* FLEXCAN_IP_FEATURE_HAS_FD */

    msgBuff->dataLen = Payload_Size;
    af2e:	9b01      	ldr	r3, [sp, #4]
    af30:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
    af34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* Get a MB field values */
    msgBuff->cs = *Flexcan_Mb;
    af38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    af3a:	681a      	ldr	r2, [r3, #0]
    af3c:	9b01      	ldr	r3, [sp, #4]
    af3e:	601a      	str	r2, [r3, #0]
    if ((msgBuff->cs & FLEXCAN_IP_CS_IDE_MASK) != 0U)
    af40:	9b01      	ldr	r3, [sp, #4]
    af42:	681b      	ldr	r3, [r3, #0]
    af44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    af48:	2b00      	cmp	r3, #0
    af4a:	d004      	beq.n	af56 <FlexCAN_GetMsgBuff+0x9a>
    {
        msgBuff->msgId = (*Flexcan_Mb_Id);
    af4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    af4e:	681a      	ldr	r2, [r3, #0]
    af50:	9b01      	ldr	r3, [sp, #4]
    af52:	605a      	str	r2, [r3, #4]
    af54:	e004      	b.n	af60 <FlexCAN_GetMsgBuff+0xa4>
    }
    else
    {
        msgBuff->msgId = (*Flexcan_Mb_Id) >> FLEXCAN_IP_ID_STD_SHIFT;
    af56:	9b09      	ldr	r3, [sp, #36]	; 0x24
    af58:	681b      	ldr	r3, [r3, #0]
    af5a:	0c9a      	lsrs	r2, r3, #18
    af5c:	9b01      	ldr	r3, [sp, #4]
    af5e:	605a      	str	r2, [r3, #4]
        msgBuff->time_stamp = (uint32)base->HR_TIME_STAMP[msgBuffIdx];
    }
    else
#endif /* EATURE_CAN_HAS_HR_TIMER */
    {
        msgBuff->time_stamp = (uint32)((msgBuff->cs & FLEXCAN_IP_CS_TIME_STAMP_MASK) >> FLEXCAN_IP_CS_TIME_STAMP_SHIFT);
    af60:	9b01      	ldr	r3, [sp, #4]
    af62:	681b      	ldr	r3, [r3, #0]
    af64:	b29a      	uxth	r2, r3
    af66:	9b01      	ldr	r3, [sp, #4]
    af68:	64da      	str	r2, [r3, #76]	; 0x4c
            FLEXCAN_IP_SWAP_BYTES_IN_WORD(MbWord, MsgBuff_Data_32[i >> 2U]);
        }
    }

#else  /* if (defined (CPU_S32K116) || defined (CPU_S32K118)) */
    for (i = 0U; i < (Payload_Size & ~3U); i += 4U)
    af6a:	2300      	movs	r3, #0
    af6c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    af70:	e025      	b.n	afbe <FlexCAN_GetMsgBuff+0x102>
    {
        MbWord = Flexcan_Mb_Data_32[i >> 2U];
    af72:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    af76:	089b      	lsrs	r3, r3, #2
    af78:	b2db      	uxtb	r3, r3
    af7a:	009b      	lsls	r3, r3, #2
    af7c:	9a07      	ldr	r2, [sp, #28]
    af7e:	4413      	add	r3, r2
    af80:	681b      	ldr	r3, [r3, #0]
    af82:	9304      	str	r3, [sp, #16]
        FLEXCAN_IP_SWAP_BYTES_IN_WORD((MbWord), (MsgBuff_Data_32[i >> 2U]));
    af84:	9b04      	ldr	r3, [sp, #16]
    af86:	0e1a      	lsrs	r2, r3, #24
    af88:	9b04      	ldr	r3, [sp, #16]
    af8a:	0a1b      	lsrs	r3, r3, #8
    af8c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    af90:	431a      	orrs	r2, r3
    af92:	9b04      	ldr	r3, [sp, #16]
    af94:	021b      	lsls	r3, r3, #8
    af96:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    af9a:	ea42 0103 	orr.w	r1, r2, r3
    af9e:	9b04      	ldr	r3, [sp, #16]
    afa0:	061a      	lsls	r2, r3, #24
    afa2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    afa6:	089b      	lsrs	r3, r3, #2
    afa8:	b2db      	uxtb	r3, r3
    afaa:	009b      	lsls	r3, r3, #2
    afac:	9806      	ldr	r0, [sp, #24]
    afae:	4403      	add	r3, r0
    afb0:	430a      	orrs	r2, r1
    afb2:	601a      	str	r2, [r3, #0]
    for (i = 0U; i < (Payload_Size & ~3U); i += 4U)
    afb4:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    afb8:	3304      	adds	r3, #4
    afba:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    afbe:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
    afc2:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
    afc6:	f023 0303 	bic.w	r3, r3, #3
    afca:	429a      	cmp	r2, r3
    afcc:	d3d1      	bcc.n	af72 <FlexCAN_GetMsgBuff+0xb6>
    }

#endif /* if (defined (CPU_S32K116) || defined (CPU_S32K118)) */
    for (; i < Payload_Size; i++)
    afce:	e014      	b.n	affa <FlexCAN_GetMsgBuff+0x13e>
    {   /* Max allowed value for index is 63 */
        msgBuff->data[i] = Flexcan_Mb_Data[FLEXCAN_IP_SWAP_BYTES_IN_WORD_INDEX(i)];
    afd0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    afd4:	f083 0303 	eor.w	r3, r3, #3
    afd8:	b2db      	uxtb	r3, r3
    afda:	461a      	mov	r2, r3
    afdc:	9b08      	ldr	r3, [sp, #32]
    afde:	441a      	add	r2, r3
    afe0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    afe4:	7812      	ldrb	r2, [r2, #0]
    afe6:	b2d1      	uxtb	r1, r2
    afe8:	9a01      	ldr	r2, [sp, #4]
    afea:	4413      	add	r3, r2
    afec:	460a      	mov	r2, r1
    afee:	721a      	strb	r2, [r3, #8]
    for (; i < Payload_Size; i++)
    aff0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    aff4:	3301      	adds	r3, #1
    aff6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    affa:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
    affe:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
    b002:	429a      	cmp	r2, r3
    b004:	d3e4      	bcc.n	afd0 <FlexCAN_GetMsgBuff+0x114>
    }
}
    b006:	bf00      	nop
    b008:	bf00      	nop
    b00a:	b00d      	add	sp, #52	; 0x34
    b00c:	f85d fb04 	ldr.w	pc, [sp], #4

0000b010 <FlexCAN_SetTxMsgBuff>:
                          const Flexcan_Ip_MsbuffCodeStatusType * cs,
                          uint32 msgId,
                          const uint8 * msgData,
                          const boolean isRemote
                         )
{
    b010:	b500      	push	{lr}
    b012:	b08d      	sub	sp, #52	; 0x34
    b014:	9003      	str	r0, [sp, #12]
    b016:	9102      	str	r1, [sp, #8]
    b018:	9201      	str	r2, [sp, #4]
    b01a:	9300      	str	r3, [sp, #0]
    uint32 Flexcan_Mb_Config = 0;
    b01c:	2300      	movs	r3, #0
    b01e:	930b      	str	r3, [sp, #44]	; 0x2c
    uint32 DataByte;
    uint8 Dlc_Value;
    uint8 Payload_Size;
    volatile uint32 * Flexcan_Mb = pMbAddr;
    b020:	9b03      	ldr	r3, [sp, #12]
    b022:	9309      	str	r3, [sp, #36]	; 0x24
    volatile uint32 * Flexcan_Mb_Id   = &Flexcan_Mb[1];
    b024:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b026:	3304      	adds	r3, #4
    b028:	9308      	str	r3, [sp, #32]
    volatile uint8 * Flexcan_Mb_Data = (volatile uint8*)(&Flexcan_Mb[2]);
    b02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b02c:	3308      	adds	r3, #8
    b02e:	9307      	str	r3, [sp, #28]
    volatile uint32 * Flexcan_Mb_Data_32 = &Flexcan_Mb[2];
    b030:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b032:	3308      	adds	r3, #8
    b034:	9306      	str	r3, [sp, #24]
    const uint32 * MsgData_32 = (const uint32*)msgData;
    b036:	9b00      	ldr	r3, [sp, #0]
    b038:	9305      	str	r3, [sp, #20]
    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
        DevAssert(cs != NULL_PTR);
    #endif

        /* Clean up the arbitration field area and set TxMB Inactive */
        *Flexcan_Mb = (uint32)((((uint32)FLEXCAN_TX_INACTIVE & (uint32)0x1F) << (uint8)FLEXCAN_IP_CS_CODE_SHIFT) & (uint32)FLEXCAN_IP_CS_CODE_MASK);
    b03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b03c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    b040:	601a      	str	r2, [r3, #0]
        *Flexcan_Mb_Id = 0;
    b042:	9b08      	ldr	r3, [sp, #32]
    b044:	2200      	movs	r2, #0
    b046:	601a      	str	r2, [r3, #0]

        /* Compute the value of the DLC field */
        Dlc_Value = FlexCAN_ComputeDLCValue((uint8)cs->dataLen);
    b048:	9b02      	ldr	r3, [sp, #8]
    b04a:	689b      	ldr	r3, [r3, #8]
    b04c:	b2db      	uxtb	r3, r3
    b04e:	4618      	mov	r0, r3
    b050:	f7ff f9f4 	bl	a43c <FlexCAN_ComputeDLCValue>
    b054:	4603      	mov	r3, r0
    b056:	f88d 3013 	strb.w	r3, [sp, #19]
        /* Copy user's buffer into the message buffer data area */
        if (msgData != NULL_PTR)
    b05a:	9b00      	ldr	r3, [sp, #0]
    b05c:	2b00      	cmp	r3, #0
    b05e:	d065      	beq.n	b12c <FlexCAN_SetTxMsgBuff+0x11c>
        {
#if (defined(S32K116) || defined (S32K118))
            (void)MsgData_32;
            DataByte = FlexCAN_DataTransferTxMsgBuff(Flexcan_Mb_Data_32, cs, msgData);
#else
            for (DataByte = 0; DataByte < (cs->dataLen & ~3U); DataByte += 4U)
    b060:	2300      	movs	r3, #0
    b062:	930a      	str	r3, [sp, #40]	; 0x28
    b064:	e02c      	b.n	b0c0 <FlexCAN_SetTxMsgBuff+0xb0>
            {
                FLEXCAN_IP_SWAP_BYTES_IN_WORD((MsgData_32[DataByte >> 2U]), (Flexcan_Mb_Data_32[DataByte >> 2U]));
    b066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b068:	089b      	lsrs	r3, r3, #2
    b06a:	009b      	lsls	r3, r3, #2
    b06c:	9a05      	ldr	r2, [sp, #20]
    b06e:	4413      	add	r3, r2
    b070:	681b      	ldr	r3, [r3, #0]
    b072:	0e1a      	lsrs	r2, r3, #24
    b074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b076:	089b      	lsrs	r3, r3, #2
    b078:	009b      	lsls	r3, r3, #2
    b07a:	9905      	ldr	r1, [sp, #20]
    b07c:	440b      	add	r3, r1
    b07e:	681b      	ldr	r3, [r3, #0]
    b080:	0a1b      	lsrs	r3, r3, #8
    b082:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    b086:	431a      	orrs	r2, r3
    b088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b08a:	089b      	lsrs	r3, r3, #2
    b08c:	009b      	lsls	r3, r3, #2
    b08e:	9905      	ldr	r1, [sp, #20]
    b090:	440b      	add	r3, r1
    b092:	681b      	ldr	r3, [r3, #0]
    b094:	021b      	lsls	r3, r3, #8
    b096:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    b09a:	ea42 0103 	orr.w	r1, r2, r3
    b09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0a0:	089b      	lsrs	r3, r3, #2
    b0a2:	009b      	lsls	r3, r3, #2
    b0a4:	9a05      	ldr	r2, [sp, #20]
    b0a6:	4413      	add	r3, r2
    b0a8:	681b      	ldr	r3, [r3, #0]
    b0aa:	061a      	lsls	r2, r3, #24
    b0ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0ae:	089b      	lsrs	r3, r3, #2
    b0b0:	009b      	lsls	r3, r3, #2
    b0b2:	9806      	ldr	r0, [sp, #24]
    b0b4:	4403      	add	r3, r0
    b0b6:	430a      	orrs	r2, r1
    b0b8:	601a      	str	r2, [r3, #0]
            for (DataByte = 0; DataByte < (cs->dataLen & ~3U); DataByte += 4U)
    b0ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0bc:	3304      	adds	r3, #4
    b0be:	930a      	str	r3, [sp, #40]	; 0x28
    b0c0:	9b02      	ldr	r3, [sp, #8]
    b0c2:	689b      	ldr	r3, [r3, #8]
    b0c4:	f023 0303 	bic.w	r3, r3, #3
    b0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b0ca:	429a      	cmp	r2, r3
    b0cc:	d3cb      	bcc.n	b066 <FlexCAN_SetTxMsgBuff+0x56>
            }
#endif /* (defined(S32K116) || defined (S32K118)) */
            for ( ; DataByte < cs->dataLen; DataByte++)
    b0ce:	e00c      	b.n	b0ea <FlexCAN_SetTxMsgBuff+0xda>
            {
                Flexcan_Mb_Data[FLEXCAN_IP_SWAP_BYTES_IN_WORD_INDEX(DataByte)] =  msgData[DataByte];
    b0d0:	9a00      	ldr	r2, [sp, #0]
    b0d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0d4:	441a      	add	r2, r3
    b0d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0d8:	f083 0303 	eor.w	r3, r3, #3
    b0dc:	9907      	ldr	r1, [sp, #28]
    b0de:	440b      	add	r3, r1
    b0e0:	7812      	ldrb	r2, [r2, #0]
    b0e2:	701a      	strb	r2, [r3, #0]
            for ( ; DataByte < cs->dataLen; DataByte++)
    b0e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0e6:	3301      	adds	r3, #1
    b0e8:	930a      	str	r3, [sp, #40]	; 0x28
    b0ea:	9b02      	ldr	r3, [sp, #8]
    b0ec:	689b      	ldr	r3, [r3, #8]
    b0ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b0f0:	429a      	cmp	r2, r3
    b0f2:	d3ed      	bcc.n	b0d0 <FlexCAN_SetTxMsgBuff+0xc0>
            }
        #if (FLEXCAN_IP_FEATURE_HAS_FD == STD_ON)
            Payload_Size = FlexCAN_ComputePayloadSize(Dlc_Value);
    b0f4:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b0f8:	4618      	mov	r0, r3
    b0fa:	f7ff f9ee 	bl	a4da <FlexCAN_ComputePayloadSize>
    b0fe:	4603      	mov	r3, r0
    b100:	f88d 3012 	strb.w	r3, [sp, #18]
            /* Add padding, if needed */
            for (DataByte = cs->dataLen; DataByte < Payload_Size; DataByte++)
    b104:	9b02      	ldr	r3, [sp, #8]
    b106:	689b      	ldr	r3, [r3, #8]
    b108:	930a      	str	r3, [sp, #40]	; 0x28
    b10a:	e00a      	b.n	b122 <FlexCAN_SetTxMsgBuff+0x112>
            {
                Flexcan_Mb_Data[FLEXCAN_IP_SWAP_BYTES_IN_WORD_INDEX(DataByte)] = cs->fd_padding;
    b10c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b10e:	f083 0303 	eor.w	r3, r3, #3
    b112:	9a07      	ldr	r2, [sp, #28]
    b114:	4413      	add	r3, r2
    b116:	9a02      	ldr	r2, [sp, #8]
    b118:	7b52      	ldrb	r2, [r2, #13]
    b11a:	701a      	strb	r2, [r3, #0]
            for (DataByte = cs->dataLen; DataByte < Payload_Size; DataByte++)
    b11c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b11e:	3301      	adds	r3, #1
    b120:	930a      	str	r3, [sp, #40]	; 0x28
    b122:	f89d 3012 	ldrb.w	r3, [sp, #18]
    b126:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b128:	429a      	cmp	r2, r3
    b12a:	d3ef      	bcc.n	b10c <FlexCAN_SetTxMsgBuff+0xfc>
            }
        #endif /* FLEXCAN_IP_FEATURE_HAS_FD */
        }
        /* Set the ID according the format structure */
        if (FLEXCAN_MSG_ID_EXT == cs->msgIdType)
    b12c:	9b02      	ldr	r3, [sp, #8]
    b12e:	685b      	ldr	r3, [r3, #4]
    b130:	2b01      	cmp	r3, #1
    b132:	d111      	bne.n	b158 <FlexCAN_SetTxMsgBuff+0x148>
        {
            /* ID [28-0] */
            *Flexcan_Mb_Id &= ~(FLEXCAN_IP_ID_STD_MASK | FLEXCAN_IP_ID_EXT_MASK);
    b134:	9b08      	ldr	r3, [sp, #32]
    b136:	681b      	ldr	r3, [r3, #0]
    b138:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
    b13c:	9b08      	ldr	r3, [sp, #32]
    b13e:	601a      	str	r2, [r3, #0]
            *Flexcan_Mb_Id |= (msgId & (FLEXCAN_IP_ID_STD_MASK | FLEXCAN_IP_ID_EXT_MASK));
    b140:	9b08      	ldr	r3, [sp, #32]
    b142:	681a      	ldr	r2, [r3, #0]
    b144:	9b01      	ldr	r3, [sp, #4]
    b146:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    b14a:	431a      	orrs	r2, r3
    b14c:	9b08      	ldr	r3, [sp, #32]
    b14e:	601a      	str	r2, [r3, #0]
            /* Set IDE and SRR bit*/
            Flexcan_Mb_Config |= (FLEXCAN_IP_CS_IDE_MASK | FLEXCAN_IP_CS_SRR_MASK);
    b150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b152:	f443 03c0 	orr.w	r3, r3, #6291456	; 0x600000
    b156:	930b      	str	r3, [sp, #44]	; 0x2c
        }
        if (FLEXCAN_MSG_ID_STD == cs->msgIdType)
    b158:	9b02      	ldr	r3, [sp, #8]
    b15a:	685b      	ldr	r3, [r3, #4]
    b15c:	2b00      	cmp	r3, #0
    b15e:	d114      	bne.n	b18a <FlexCAN_SetTxMsgBuff+0x17a>
        {
            /* ID[28-18] */
            *Flexcan_Mb_Id &= ~FLEXCAN_IP_ID_STD_MASK;
    b160:	9b08      	ldr	r3, [sp, #32]
    b162:	681b      	ldr	r3, [r3, #0]
    b164:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
    b168:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
    b16c:	9a08      	ldr	r2, [sp, #32]
    b16e:	6013      	str	r3, [r2, #0]
            *Flexcan_Mb_Id |= (msgId << FLEXCAN_IP_ID_STD_SHIFT) & FLEXCAN_IP_ID_STD_MASK;
    b170:	9b08      	ldr	r3, [sp, #32]
    b172:	681a      	ldr	r2, [r3, #0]
    b174:	9b01      	ldr	r3, [sp, #4]
    b176:	0499      	lsls	r1, r3, #18
    b178:	4b2b      	ldr	r3, [pc, #172]	; (b228 <FlexCAN_SetTxMsgBuff+0x218>)
    b17a:	400b      	ands	r3, r1
    b17c:	431a      	orrs	r2, r3
    b17e:	9b08      	ldr	r3, [sp, #32]
    b180:	601a      	str	r2, [r3, #0]
            /* make sure IDE and SRR are not set */
            Flexcan_Mb_Config &= ~(FLEXCAN_IP_CS_IDE_MASK | FLEXCAN_IP_CS_SRR_MASK);
    b182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b184:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
    b188:	930b      	str	r3, [sp, #44]	; 0x2c
        }
        /* Set the length of data in bytes */
        Flexcan_Mb_Config &= ~FLEXCAN_IP_CS_DLC_MASK;
    b18a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b18c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    b190:	930b      	str	r3, [sp, #44]	; 0x2c
        Flexcan_Mb_Config |= ((uint32)Dlc_Value << FLEXCAN_IP_CS_DLC_SHIFT) & FLEXCAN_IP_CS_DLC_MASK;
    b192:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b196:	041b      	lsls	r3, r3, #16
    b198:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    b19c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b19e:	4313      	orrs	r3, r2
    b1a0:	930b      	str	r3, [sp, #44]	; 0x2c
        /* Set MB CODE */
        if (cs->code != (uint32)FLEXCAN_TX_NOT_USED)
    b1a2:	9b02      	ldr	r3, [sp, #8]
    b1a4:	681b      	ldr	r3, [r3, #0]
    b1a6:	2b0f      	cmp	r3, #15
    b1a8:	d03a      	beq.n	b220 <FlexCAN_SetTxMsgBuff+0x210>
        {
            if ((uint32)FLEXCAN_TX_REMOTE == cs->code)
    b1aa:	9b02      	ldr	r3, [sp, #8]
    b1ac:	681b      	ldr	r3, [r3, #0]
    b1ae:	2b1c      	cmp	r3, #28
    b1b0:	d104      	bne.n	b1bc <FlexCAN_SetTxMsgBuff+0x1ac>
            {
                /* Set RTR bit */
                Flexcan_Mb_Config |= FLEXCAN_IP_CS_RTR_MASK;
    b1b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b1b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b1b8:	930b      	str	r3, [sp, #44]	; 0x2c
    b1ba:	e007      	b.n	b1cc <FlexCAN_SetTxMsgBuff+0x1bc>
            }
            else
            {
                if (TRUE == isRemote)
    b1bc:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    b1c0:	2b00      	cmp	r3, #0
    b1c2:	d003      	beq.n	b1cc <FlexCAN_SetTxMsgBuff+0x1bc>
                {
                    /* Set RTR bit */
                    Flexcan_Mb_Config |= FLEXCAN_IP_CS_RTR_MASK;
    b1c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b1c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b1ca:	930b      	str	r3, [sp, #44]	; 0x2c
                }
            }
            /* Reset the code */
            Flexcan_Mb_Config &= ~FLEXCAN_IP_CS_CODE_MASK;
    b1cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b1ce:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    b1d2:	930b      	str	r3, [sp, #44]	; 0x2c
            /* Set the code */
            if (cs->fd_enable)
    b1d4:	9b02      	ldr	r3, [sp, #8]
    b1d6:	7b1b      	ldrb	r3, [r3, #12]
    b1d8:	2b00      	cmp	r3, #0
    b1da:	d00e      	beq.n	b1fa <FlexCAN_SetTxMsgBuff+0x1ea>
            {
                Flexcan_Mb_Config |= ((cs->code << FLEXCAN_IP_CS_CODE_SHIFT) & FLEXCAN_IP_CS_CODE_MASK) | FLEXCAN_IP_MB_EDL_MASK;
    b1dc:	9b02      	ldr	r3, [sp, #8]
    b1de:	681b      	ldr	r3, [r3, #0]
    b1e0:	061b      	lsls	r3, r3, #24
    b1e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
    b1e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b1e8:	4313      	orrs	r3, r2
    b1ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b1ee:	930b      	str	r3, [sp, #44]	; 0x2c
                /* In case of FD frame not supported RTR */
                Flexcan_Mb_Config &= ~FLEXCAN_IP_CS_RTR_MASK;
    b1f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b1f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
    b1f6:	930b      	str	r3, [sp, #44]	; 0x2c
    b1f8:	e007      	b.n	b20a <FlexCAN_SetTxMsgBuff+0x1fa>
            }
            else
            {
                Flexcan_Mb_Config |= (cs->code << FLEXCAN_IP_CS_CODE_SHIFT) & FLEXCAN_IP_CS_CODE_MASK;
    b1fa:	9b02      	ldr	r3, [sp, #8]
    b1fc:	681b      	ldr	r3, [r3, #0]
    b1fe:	061b      	lsls	r3, r3, #24
    b200:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    b204:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b206:	4313      	orrs	r3, r2
    b208:	930b      	str	r3, [sp, #44]	; 0x2c
            }

            if (cs->enable_brs)
    b20a:	9b02      	ldr	r3, [sp, #8]
    b20c:	7b9b      	ldrb	r3, [r3, #14]
    b20e:	2b00      	cmp	r3, #0
    b210:	d003      	beq.n	b21a <FlexCAN_SetTxMsgBuff+0x20a>
            {
                Flexcan_Mb_Config |= FLEXCAN_IP_MB_BRS_MASK;
    b212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b214:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    b218:	930b      	str	r3, [sp, #44]	; 0x2c
            }
            *Flexcan_Mb = Flexcan_Mb_Config;
    b21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b21c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b21e:	601a      	str	r2, [r3, #0]
        }
}
    b220:	bf00      	nop
    b222:	b00d      	add	sp, #52	; 0x34
    b224:	f85d fb04 	ldr.w	pc, [sp], #4
    b228:	1ffc0000 	.word	0x1ffc0000

0000b22c <FlexCAN_SetMaxMsgBuffNum>:
 * Description   : Set the number of the last Message Buffers.
 * This function will define the number of the last Message Buffers
 *
 *END***************************************************************************/
Flexcan_Ip_StatusType FlexCAN_SetMaxMsgBuffNum(FLEXCAN_Type * base, uint32 maxMsgBuffNum)
{
    b22c:	b500      	push	{lr}
    b22e:	b08f      	sub	sp, #60	; 0x3c
    b230:	9001      	str	r0, [sp, #4]
    b232:	9100      	str	r1, [sp, #0]
    uint32 MsgBuffIdx;
    uint32 DataByte;
    const volatile uint32 * RAM = (uint32*)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_RAM_OFFSET);
    b234:	9b01      	ldr	r3, [sp, #4]
    b236:	3380      	adds	r3, #128	; 0x80
    b238:	930a      	str	r3, [sp, #40]	; 0x28
#if (STD_ON == FLEXCAN_IP_FEATURE_HAS_EXPANDABLE_MEMORY)
    const volatile uint32 * RAM_EXPANDED = (uint32*)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_EXP_RAM_OFFSET);
#endif /* FLEXCAN_IP_FEATURE_HAS_EXPANDABLE_MEMORY */
    const volatile uint32 * ValEndMbPointer = NULL_PTR;
    b23a:	2300      	movs	r3, #0
    b23c:	9309      	str	r3, [sp, #36]	; 0x24
    volatile uint32 *Flexcan_Mb = NULL_PTR;
    b23e:	2300      	movs	r3, #0
    b240:	9308      	str	r3, [sp, #32]
    volatile uint32 *Flexcan_Mb_Id   = NULL_PTR ;
    b242:	2300      	movs	r3, #0
    b244:	9307      	str	r3, [sp, #28]
    volatile uint8  *Flexcan_Mb_Data = NULL_PTR;
    b246:	2300      	movs	r3, #0
    b248:	9306      	str	r3, [sp, #24]
    uint8 Arbitration_Field_Size = 8U;
    b24a:	2308      	movs	r3, #8
    b24c:	f88d 3017 	strb.w	r3, [sp, #23]
    uint8 Can_Real_Payload = FlexCAN_GetMbPayloadSize(base, maxMsgBuffNum - (uint32)1U);
    b250:	9b00      	ldr	r3, [sp, #0]
    b252:	3b01      	subs	r3, #1
    b254:	4619      	mov	r1, r3
    b256:	9801      	ldr	r0, [sp, #4]
    b258:	f7ff fcb6 	bl	abc8 <FlexCAN_GetMbPayloadSize>
    b25c:	4603      	mov	r3, r0
    b25e:	f88d 3016 	strb.w	r3, [sp, #22]
    Flexcan_Ip_PtrSizeType ValEndMb = 0U;
    b262:	2300      	movs	r3, #0
    b264:	9304      	str	r3, [sp, #16]
    Flexcan_Ip_PtrSizeType ValEndRam = 0U;
    b266:	2300      	movs	r3, #0
    b268:	9303      	str	r3, [sp, #12]
    Flexcan_Ip_StatusType Status = FLEXCAN_STATUS_SUCCESS;
    b26a:	2300      	movs	r3, #0
    b26c:	930b      	str	r3, [sp, #44]	; 0x2c

    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
        DevAssert(maxMsgBuffNum>0U);
    #endif

    ValEndMbPointer = FlexCAN_GetMsgBuffRegion(base, (maxMsgBuffNum - (uint32)1U));
    b26e:	9b00      	ldr	r3, [sp, #0]
    b270:	3b01      	subs	r3, #1
    b272:	4619      	mov	r1, r3
    b274:	9801      	ldr	r0, [sp, #4]
    b276:	f7ff f979 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    b27a:	9009      	str	r0, [sp, #36]	; 0x24

    ValEndMb = (Flexcan_Ip_PtrSizeType)ValEndMbPointer + Can_Real_Payload + Arbitration_Field_Size;
    b27c:	f89d 2016 	ldrb.w	r2, [sp, #22]
    b280:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b282:	441a      	add	r2, r3
    b284:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b288:	4413      	add	r3, r2
    b28a:	9304      	str	r3, [sp, #16]
    else
    {
        ValEndRam = (Flexcan_Ip_PtrSizeType)&RAM[(FlexCAN_GetMaxMbNum(base) * 4U)];
    }
#else
    ValEndRam = (Flexcan_Ip_PtrSizeType)&RAM[(FlexCAN_GetMaxMbNum(base) * 4U)];
    b28c:	9801      	ldr	r0, [sp, #4]
    b28e:	f7ff f9e7 	bl	a660 <FlexCAN_GetMaxMbNum>
    b292:	4603      	mov	r3, r0
    b294:	011b      	lsls	r3, r3, #4
    b296:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b298:	4413      	add	r3, r2
    b29a:	9303      	str	r3, [sp, #12]
#endif /* FLEXCAN_IP_FEATURE_HAS_EXPANDABLE_MEMORY */

    if ((ValEndMb > ValEndRam) || (maxMsgBuffNum > FlexCAN_GetMaxMbNum(base)))
    b29c:	9a04      	ldr	r2, [sp, #16]
    b29e:	9b03      	ldr	r3, [sp, #12]
    b2a0:	429a      	cmp	r2, r3
    b2a2:	d806      	bhi.n	b2b2 <FlexCAN_SetMaxMsgBuffNum+0x86>
    b2a4:	9801      	ldr	r0, [sp, #4]
    b2a6:	f7ff f9db 	bl	a660 <FlexCAN_GetMaxMbNum>
    b2aa:	4602      	mov	r2, r0
    b2ac:	9b00      	ldr	r3, [sp, #0]
    b2ae:	4293      	cmp	r3, r2
    b2b0:	d901      	bls.n	b2b6 <FlexCAN_SetMaxMsgBuffNum+0x8a>
    {
        Status = FLEXCAN_STATUS_BUFF_OUT_OF_RANGE;
    b2b2:	2304      	movs	r3, #4
    b2b4:	930b      	str	r3, [sp, #44]	; 0x2c
    }

    if (FLEXCAN_STATUS_SUCCESS == Status)
    b2b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b2b8:	2b00      	cmp	r3, #0
    b2ba:	d142      	bne.n	b342 <FlexCAN_SetMaxMsgBuffNum+0x116>
    {
        /* Set the maximum number of MBs*/
        base->MCR = (base->MCR & ~FLEXCAN_MCR_MAXMB_MASK) | (((maxMsgBuffNum-1U) << FLEXCAN_MCR_MAXMB_SHIFT) & FLEXCAN_MCR_MAXMB_MASK);
    b2bc:	9b01      	ldr	r3, [sp, #4]
    b2be:	681b      	ldr	r3, [r3, #0]
    b2c0:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
    b2c4:	9b00      	ldr	r3, [sp, #0]
    b2c6:	3b01      	subs	r3, #1
    b2c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    b2cc:	431a      	orrs	r2, r3
    b2ce:	9b01      	ldr	r3, [sp, #4]
    b2d0:	601a      	str	r2, [r3, #0]
        if (!(((base->MCR & FLEXCAN_MCR_RFEN_MASK) >> FLEXCAN_MCR_RFEN_SHIFT) != 0U))
    b2d2:	9b01      	ldr	r3, [sp, #4]
    b2d4:	681b      	ldr	r3, [r3, #0]
    b2d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    b2da:	2b00      	cmp	r3, #0
    b2dc:	d131      	bne.n	b342 <FlexCAN_SetMaxMsgBuffNum+0x116>
        {
            /* Initialize all message buffers as inactive */
            for (MsgBuffIdx = 0; MsgBuffIdx < maxMsgBuffNum; MsgBuffIdx++)
    b2de:	2300      	movs	r3, #0
    b2e0:	930d      	str	r3, [sp, #52]	; 0x34
    b2e2:	e02a      	b.n	b33a <FlexCAN_SetMaxMsgBuffNum+0x10e>
            {
                Flexcan_Mb = FlexCAN_GetMsgBuffRegion(base, MsgBuffIdx);
    b2e4:	990d      	ldr	r1, [sp, #52]	; 0x34
    b2e6:	9801      	ldr	r0, [sp, #4]
    b2e8:	f7ff f940 	bl	a56c <FlexCAN_GetMsgBuffRegion>
    b2ec:	9008      	str	r0, [sp, #32]
                Flexcan_Mb_Id   = &Flexcan_Mb[1];
    b2ee:	9b08      	ldr	r3, [sp, #32]
    b2f0:	3304      	adds	r3, #4
    b2f2:	9307      	str	r3, [sp, #28]
                Flexcan_Mb_Data = (volatile uint8*)(&Flexcan_Mb[2]);
    b2f4:	9b08      	ldr	r3, [sp, #32]
    b2f6:	3308      	adds	r3, #8
    b2f8:	9306      	str	r3, [sp, #24]
                *Flexcan_Mb = 0x0U;
    b2fa:	9b08      	ldr	r3, [sp, #32]
    b2fc:	2200      	movs	r2, #0
    b2fe:	601a      	str	r2, [r3, #0]
                *Flexcan_Mb_Id = 0x0U;
    b300:	9b07      	ldr	r3, [sp, #28]
    b302:	2200      	movs	r2, #0
    b304:	601a      	str	r2, [r3, #0]
                Can_Real_Payload = FlexCAN_GetMbPayloadSize(base, MsgBuffIdx);
    b306:	990d      	ldr	r1, [sp, #52]	; 0x34
    b308:	9801      	ldr	r0, [sp, #4]
    b30a:	f7ff fc5d 	bl	abc8 <FlexCAN_GetMbPayloadSize>
    b30e:	4603      	mov	r3, r0
    b310:	f88d 3016 	strb.w	r3, [sp, #22]
                for (DataByte = 0; DataByte < Can_Real_Payload; DataByte++)
    b314:	2300      	movs	r3, #0
    b316:	930c      	str	r3, [sp, #48]	; 0x30
    b318:	e007      	b.n	b32a <FlexCAN_SetMaxMsgBuffNum+0xfe>
                {
                   Flexcan_Mb_Data[DataByte] = 0x0U;
    b31a:	9a06      	ldr	r2, [sp, #24]
    b31c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b31e:	4413      	add	r3, r2
    b320:	2200      	movs	r2, #0
    b322:	701a      	strb	r2, [r3, #0]
                for (DataByte = 0; DataByte < Can_Real_Payload; DataByte++)
    b324:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b326:	3301      	adds	r3, #1
    b328:	930c      	str	r3, [sp, #48]	; 0x30
    b32a:	f89d 3016 	ldrb.w	r3, [sp, #22]
    b32e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b330:	429a      	cmp	r2, r3
    b332:	d3f2      	bcc.n	b31a <FlexCAN_SetMaxMsgBuffNum+0xee>
            for (MsgBuffIdx = 0; MsgBuffIdx < maxMsgBuffNum; MsgBuffIdx++)
    b334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    b336:	3301      	adds	r3, #1
    b338:	930d      	str	r3, [sp, #52]	; 0x34
    b33a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    b33c:	9b00      	ldr	r3, [sp, #0]
    b33e:	429a      	cmp	r2, r3
    b340:	d3d0      	bcc.n	b2e4 <FlexCAN_SetMaxMsgBuffNum+0xb8>
                }
            }
        }
    }
    return Status;
    b342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
}
    b344:	4618      	mov	r0, r3
    b346:	b00f      	add	sp, #60	; 0x3c
    b348:	f85d fb04 	ldr.w	pc, [sp], #4

0000b34c <FlexCAN_SetOperationMode>:
 * Description   : Enable a FlexCAN operation mode.
 * This function will enable one of the modes listed in flexcan_operation_modes_t.
 *
 *END**************************************************************************/
void FlexCAN_SetOperationMode(FLEXCAN_Type * base, Flexcan_Ip_ModesType mode)
{
    b34c:	b500      	push	{lr}
    b34e:	b083      	sub	sp, #12
    b350:	9001      	str	r0, [sp, #4]
    b352:	9100      	str	r1, [sp, #0]
    switch (mode)
    b354:	9b00      	ldr	r3, [sp, #0]
    b356:	2b02      	cmp	r3, #2
    b358:	d01d      	beq.n	b396 <FlexCAN_SetOperationMode+0x4a>
    b35a:	9b00      	ldr	r3, [sp, #0]
    b35c:	2b02      	cmp	r3, #2
    b35e:	d82b      	bhi.n	b3b8 <FlexCAN_SetOperationMode+0x6c>
    b360:	9b00      	ldr	r3, [sp, #0]
    b362:	2b00      	cmp	r3, #0
    b364:	d003      	beq.n	b36e <FlexCAN_SetOperationMode+0x22>
    b366:	9b00      	ldr	r3, [sp, #0]
    b368:	2b01      	cmp	r3, #1
    b36a:	d00d      	beq.n	b388 <FlexCAN_SetOperationMode+0x3c>
            /* Enable Self Reception */
            FlexCAN_SetSelfReception(base, TRUE);
            break;
        default:
            /* Should not get here */
            break;
    b36c:	e024      	b.n	b3b8 <FlexCAN_SetOperationMode+0x6c>
            base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LOM_MASK) | FLEXCAN_CTRL1_LOM(0U);
    b36e:	9b01      	ldr	r3, [sp, #4]
    b370:	685b      	ldr	r3, [r3, #4]
    b372:	f023 0208 	bic.w	r2, r3, #8
    b376:	9b01      	ldr	r3, [sp, #4]
    b378:	605a      	str	r2, [r3, #4]
            base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LPB_MASK) | FLEXCAN_CTRL1_LPB(0U);
    b37a:	9b01      	ldr	r3, [sp, #4]
    b37c:	685b      	ldr	r3, [r3, #4]
    b37e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    b382:	9b01      	ldr	r3, [sp, #4]
    b384:	605a      	str	r2, [r3, #4]
            break;
    b386:	e018      	b.n	b3ba <FlexCAN_SetOperationMode+0x6e>
            base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LOM_MASK) | FLEXCAN_CTRL1_LOM(1U);
    b388:	9b01      	ldr	r3, [sp, #4]
    b38a:	685b      	ldr	r3, [r3, #4]
    b38c:	f043 0208 	orr.w	r2, r3, #8
    b390:	9b01      	ldr	r3, [sp, #4]
    b392:	605a      	str	r2, [r3, #4]
            break;
    b394:	e011      	b.n	b3ba <FlexCAN_SetOperationMode+0x6e>
            base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LPB_MASK) | FLEXCAN_CTRL1_LPB(1U);
    b396:	9b01      	ldr	r3, [sp, #4]
    b398:	685b      	ldr	r3, [r3, #4]
    b39a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    b39e:	9b01      	ldr	r3, [sp, #4]
    b3a0:	605a      	str	r2, [r3, #4]
            base->CTRL1 = (base->CTRL1 & ~FLEXCAN_CTRL1_LOM_MASK) | FLEXCAN_CTRL1_LOM(0U);
    b3a2:	9b01      	ldr	r3, [sp, #4]
    b3a4:	685b      	ldr	r3, [r3, #4]
    b3a6:	f023 0208 	bic.w	r2, r3, #8
    b3aa:	9b01      	ldr	r3, [sp, #4]
    b3ac:	605a      	str	r2, [r3, #4]
            FlexCAN_SetSelfReception(base, TRUE);
    b3ae:	2101      	movs	r1, #1
    b3b0:	9801      	ldr	r0, [sp, #4]
    b3b2:	f7fe ff7f 	bl	a2b4 <FlexCAN_SetSelfReception>
            break;
    b3b6:	e000      	b.n	b3ba <FlexCAN_SetOperationMode+0x6e>
            break;
    b3b8:	bf00      	nop
    }
}
    b3ba:	bf00      	nop
    b3bc:	b003      	add	sp, #12
    b3be:	f85d fb04 	ldr.w	pc, [sp], #4

0000b3c2 <FlexCAN_SetRxFifoFilter>:
 *END**************************************************************************/
void FlexCAN_SetRxFifoFilter(FLEXCAN_Type * base,
                             Flexcan_Ip_RxFifoIdElementFormatType idFormat,
                             const Flexcan_Ip_IdTableType * idFilterTable
                            )
{
    b3c2:	b500      	push	{lr}
    b3c4:	b08d      	sub	sp, #52	; 0x34
    b3c6:	9003      	str	r0, [sp, #12]
    b3c8:	9102      	str	r1, [sp, #8]
    b3ca:	9201      	str	r2, [sp, #4]

    /* Set RX FIFO ID filter table elements*/
    uint32 i, j, NumOfFilters;
    uint32 Val1 = 0UL, Val2 = 0UL, Val = 0UL;
    b3cc:	2300      	movs	r3, #0
    b3ce:	9309      	str	r3, [sp, #36]	; 0x24
    b3d0:	2300      	movs	r3, #0
    b3d2:	9308      	str	r3, [sp, #32]
    b3d4:	2300      	movs	r3, #0
    b3d6:	9307      	str	r3, [sp, #28]
    volatile uint32 * FilterTable = (uint32 *)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_RX_FIFO_FILTER_TABLE_OFFSET);
    b3d8:	9b03      	ldr	r3, [sp, #12]
    b3da:	33e0      	adds	r3, #224	; 0xe0
    b3dc:	9306      	str	r3, [sp, #24]

    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
        DevAssert((idFilterTable != NULL_PTR) || (FLEXCAN_RX_FIFO_ID_FORMAT_D == idFormat));
    #endif

    NumOfFilters = (((base->CTRL2) & FLEXCAN_CTRL2_RFFN_MASK) >> FLEXCAN_CTRL2_RFFN_SHIFT);
    b3de:	9b03      	ldr	r3, [sp, #12]
    b3e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    b3e2:	0e1b      	lsrs	r3, r3, #24
    b3e4:	f003 030f 	and.w	r3, r3, #15
    b3e8:	9305      	str	r3, [sp, #20]
    b3ea:	9b02      	ldr	r3, [sp, #8]
    b3ec:	2b03      	cmp	r3, #3
    b3ee:	f200 81e7 	bhi.w	b7c0 <FlexCAN_SetRxFifoFilter+0x3fe>
    b3f2:	a201      	add	r2, pc, #4	; (adr r2, b3f8 <FlexCAN_SetRxFifoFilter+0x36>)
    b3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b3f8:	0000b409 	.word	0x0000b409
    b3fc:	0000b4a3 	.word	0x0000b4a3
    b400:	0000b5dd 	.word	0x0000b5dd
    b404:	0000b7ab 	.word	0x0000b7ab
    switch (idFormat)
    {
        case (FLEXCAN_RX_FIFO_ID_FORMAT_A):
            /* Start critical section: implementation depends on integrator */
            SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b408:	f000 ffb4 	bl	c374 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            /* One full ID (standard and extended) per ID Filter Table element.*/
            (base->MCR) =
                (((base->MCR) & ~(FLEXCAN_MCR_IDAM_MASK)) |
    b40c:	9b03      	ldr	r3, [sp, #12]
    b40e:	681b      	ldr	r3, [r3, #0]
    b410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
            (base->MCR) =
    b414:	9b03      	ldr	r3, [sp, #12]
    b416:	601a      	str	r2, [r3, #0]
                 ((((uint32)(((uint32)(FLEXCAN_RX_FIFO_ID_FORMAT_A)) << FLEXCAN_MCR_IDAM_SHIFT)) & FLEXCAN_MCR_IDAM_MASK)));
            /* End critical section: implementation depends on integrator */
            SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b418:	f000 ffd8 	bl	c3cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b41c:	2300      	movs	r3, #0
    b41e:	930b      	str	r3, [sp, #44]	; 0x2c
    b420:	e038      	b.n	b494 <FlexCAN_SetRxFifoFilter+0xd2>
            {
                Val = 0UL;
    b422:	2300      	movs	r3, #0
    b424:	9307      	str	r3, [sp, #28]

                if (idFilterTable[i].isRemoteFrame)
    b426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b428:	00db      	lsls	r3, r3, #3
    b42a:	9a01      	ldr	r2, [sp, #4]
    b42c:	4413      	add	r3, r2
    b42e:	781b      	ldrb	r3, [r3, #0]
    b430:	2b00      	cmp	r3, #0
    b432:	d002      	beq.n	b43a <FlexCAN_SetRxFifoFilter+0x78>
                {
                    Val = FLEXCAN_IP_RX_FIFO_ACCEPT_REMOTE_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATAB_RTR_SHIFT;
    b434:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    b438:	9307      	str	r3, [sp, #28]
                }

                if (idFilterTable[i].isExtendedFrame)
    b43a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b43c:	00db      	lsls	r3, r3, #3
    b43e:	9a01      	ldr	r2, [sp, #4]
    b440:	4413      	add	r3, r2
    b442:	785b      	ldrb	r3, [r3, #1]
    b444:	2b00      	cmp	r3, #0
    b446:	d013      	beq.n	b470 <FlexCAN_SetRxFifoFilter+0xae>
                {
                    Val |= FLEXCAN_IP_RX_FIFO_ACCEPT_EXT_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATAB_IDE_SHIFT;
    b448:	9b07      	ldr	r3, [sp, #28]
    b44a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    b44e:	9307      	str	r3, [sp, #28]
                    FilterTable[i] = Val + ((idFilterTable[i].id << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATA_EXT_SHIFT) &
    b450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b452:	00db      	lsls	r3, r3, #3
    b454:	9a01      	ldr	r2, [sp, #4]
    b456:	4413      	add	r3, r2
    b458:	685b      	ldr	r3, [r3, #4]
    b45a:	005b      	lsls	r3, r3, #1
    b45c:	f023 4140 	bic.w	r1, r3, #3221225472	; 0xc0000000
    b460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b462:	009b      	lsls	r3, r3, #2
    b464:	9a06      	ldr	r2, [sp, #24]
    b466:	4413      	add	r3, r2
    b468:	9a07      	ldr	r2, [sp, #28]
    b46a:	440a      	add	r2, r1
    b46c:	601a      	str	r2, [r3, #0]
    b46e:	e00e      	b.n	b48e <FlexCAN_SetRxFifoFilter+0xcc>
                                             FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATA_EXT_MASK
                                           );
                }
                else
                {
                    FilterTable[i] = Val + ((idFilterTable[i].id << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATA_STD_SHIFT) &
    b470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b472:	00db      	lsls	r3, r3, #3
    b474:	9a01      	ldr	r2, [sp, #4]
    b476:	4413      	add	r3, r2
    b478:	685b      	ldr	r3, [r3, #4]
    b47a:	04da      	lsls	r2, r3, #19
    b47c:	4b9d      	ldr	r3, [pc, #628]	; (b6f4 <FlexCAN_SetRxFifoFilter+0x332>)
    b47e:	4013      	ands	r3, r2
    b480:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b482:	0092      	lsls	r2, r2, #2
    b484:	9906      	ldr	r1, [sp, #24]
    b486:	440a      	add	r2, r1
    b488:	9907      	ldr	r1, [sp, #28]
    b48a:	440b      	add	r3, r1
    b48c:	6013      	str	r3, [r2, #0]
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b48e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b490:	3301      	adds	r3, #1
    b492:	930b      	str	r3, [sp, #44]	; 0x2c
    b494:	9b05      	ldr	r3, [sp, #20]
    b496:	3301      	adds	r3, #1
    b498:	00db      	lsls	r3, r3, #3
    b49a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b49c:	429a      	cmp	r2, r3
    b49e:	d3c0      	bcc.n	b422 <FlexCAN_SetRxFifoFilter+0x60>
                                             FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATA_STD_MASK
                                           );
                }
            }
            break;
    b4a0:	e18f      	b.n	b7c2 <FlexCAN_SetRxFifoFilter+0x400>
        case (FLEXCAN_RX_FIFO_ID_FORMAT_B):
            /* Two full standard IDs or two partial 14-bit (standard and extended) IDs*/
            /* per ID Filter Table element.*/
            /* Start critical section: implementation depends on integrator */
            SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b4a2:	f000 ff67 	bl	c374 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            (base->MCR) =
                (((base->MCR) & ~(FLEXCAN_MCR_IDAM_MASK)) | ((((uint32)(((uint32)(FLEXCAN_RX_FIFO_ID_FORMAT_B)) << FLEXCAN_MCR_IDAM_SHIFT)) & FLEXCAN_MCR_IDAM_MASK)));
    b4a6:	9b03      	ldr	r3, [sp, #12]
    b4a8:	681b      	ldr	r3, [r3, #0]
    b4aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    b4ae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
            (base->MCR) =
    b4b2:	9b03      	ldr	r3, [sp, #12]
    b4b4:	601a      	str	r2, [r3, #0]
            /* End critical section: implementation depends on integrator */
            SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b4b6:	f000 ff89 	bl	c3cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            j = 0U;
    b4ba:	2300      	movs	r3, #0
    b4bc:	930a      	str	r3, [sp, #40]	; 0x28
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b4be:	2300      	movs	r3, #0
    b4c0:	930b      	str	r3, [sp, #44]	; 0x2c
    b4c2:	e083      	b.n	b5cc <FlexCAN_SetRxFifoFilter+0x20a>
            {
                Val1 = 0U;
    b4c4:	2300      	movs	r3, #0
    b4c6:	9309      	str	r3, [sp, #36]	; 0x24
                Val2 = 0U;
    b4c8:	2300      	movs	r3, #0
    b4ca:	9308      	str	r3, [sp, #32]

                if (idFilterTable[j].isRemoteFrame)
    b4cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4ce:	00db      	lsls	r3, r3, #3
    b4d0:	9a01      	ldr	r2, [sp, #4]
    b4d2:	4413      	add	r3, r2
    b4d4:	781b      	ldrb	r3, [r3, #0]
    b4d6:	2b00      	cmp	r3, #0
    b4d8:	d002      	beq.n	b4e0 <FlexCAN_SetRxFifoFilter+0x11e>
                {
                    Val1 = FLEXCAN_IP_RX_FIFO_ACCEPT_REMOTE_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATAB_RTR_SHIFT;
    b4da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    b4de:	9309      	str	r3, [sp, #36]	; 0x24
                }

                if (idFilterTable[j + 1U].isRemoteFrame)
    b4e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4e2:	3301      	adds	r3, #1
    b4e4:	00db      	lsls	r3, r3, #3
    b4e6:	9a01      	ldr	r2, [sp, #4]
    b4e8:	4413      	add	r3, r2
    b4ea:	781b      	ldrb	r3, [r3, #0]
    b4ec:	2b00      	cmp	r3, #0
    b4ee:	d002      	beq.n	b4f6 <FlexCAN_SetRxFifoFilter+0x134>
                {
                    Val2 = FLEXCAN_IP_RX_FIFO_ACCEPT_REMOTE_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_RTR_SHIFT;
    b4f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    b4f4:	9308      	str	r3, [sp, #32]
                }

                if (idFilterTable[j].isExtendedFrame)
    b4f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4f8:	00db      	lsls	r3, r3, #3
    b4fa:	9a01      	ldr	r2, [sp, #4]
    b4fc:	4413      	add	r3, r2
    b4fe:	785b      	ldrb	r3, [r3, #1]
    b500:	2b00      	cmp	r3, #0
    b502:	d014      	beq.n	b52e <FlexCAN_SetRxFifoFilter+0x16c>
                {
                    Val1 |= FLEXCAN_IP_RX_FIFO_ACCEPT_EXT_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATAB_IDE_SHIFT;
    b504:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b506:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    b50a:	9309      	str	r3, [sp, #36]	; 0x24

                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_MASK) >>
    b50c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b50e:	00db      	lsls	r3, r3, #3
    b510:	9a01      	ldr	r2, [sp, #4]
    b512:	4413      	add	r3, r2
    b514:	685b      	ldr	r3, [r3, #4]
    b516:	0bdb      	lsrs	r3, r3, #15
                                               FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_CMP_SHIFT
                                             ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_SHIFT1
    b518:	041a      	lsls	r2, r3, #16
    b51a:	4b77      	ldr	r3, [pc, #476]	; (b6f8 <FlexCAN_SetRxFifoFilter+0x336>)
    b51c:	4013      	ands	r3, r2
                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_MASK) >>
    b51e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b520:	0092      	lsls	r2, r2, #2
    b522:	9906      	ldr	r1, [sp, #24]
    b524:	440a      	add	r2, r1
    b526:	9909      	ldr	r1, [sp, #36]	; 0x24
    b528:	440b      	add	r3, r1
    b52a:	6013      	str	r3, [r2, #0]
    b52c:	e00e      	b.n	b54c <FlexCAN_SetRxFifoFilter+0x18a>
                                            );
                }
                else
                {
                    FilterTable[i] = Val1 + ((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_STD_MASK) <<
    b52e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b530:	00db      	lsls	r3, r3, #3
    b532:	9a01      	ldr	r2, [sp, #4]
    b534:	4413      	add	r3, r2
    b536:	685b      	ldr	r3, [r3, #4]
    b538:	04da      	lsls	r2, r3, #19
    b53a:	4b6e      	ldr	r3, [pc, #440]	; (b6f4 <FlexCAN_SetRxFifoFilter+0x332>)
    b53c:	4013      	ands	r3, r2
    b53e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b540:	0092      	lsls	r2, r2, #2
    b542:	9906      	ldr	r1, [sp, #24]
    b544:	440a      	add	r2, r1
    b546:	9909      	ldr	r1, [sp, #36]	; 0x24
    b548:	440b      	add	r3, r1
    b54a:	6013      	str	r3, [r2, #0]
                                              FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_STD_SHIFT1
                                            );
                }

                if (idFilterTable[j + 1U].isExtendedFrame)
    b54c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b54e:	3301      	adds	r3, #1
    b550:	00db      	lsls	r3, r3, #3
    b552:	9a01      	ldr	r2, [sp, #4]
    b554:	4413      	add	r3, r2
    b556:	785b      	ldrb	r3, [r3, #1]
    b558:	2b00      	cmp	r3, #0
    b55a:	d01a      	beq.n	b592 <FlexCAN_SetRxFifoFilter+0x1d0>
                {
                    Val2 |= FLEXCAN_IP_RX_FIFO_ACCEPT_EXT_FRAME << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_IDE_SHIFT;
    b55c:	9b08      	ldr	r3, [sp, #32]
    b55e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    b562:	9308      	str	r3, [sp, #32]

                    FilterTable[i] |= Val2 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_MASK) >>
    b564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b566:	009b      	lsls	r3, r3, #2
    b568:	9a06      	ldr	r2, [sp, #24]
    b56a:	4413      	add	r3, r2
    b56c:	6819      	ldr	r1, [r3, #0]
    b56e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b570:	3301      	adds	r3, #1
    b572:	00db      	lsls	r3, r3, #3
    b574:	9a01      	ldr	r2, [sp, #4]
    b576:	4413      	add	r3, r2
    b578:	685b      	ldr	r3, [r3, #4]
    b57a:	0bdb      	lsrs	r3, r3, #15
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_SHIFT2
    b57c:	f3c3 020d 	ubfx	r2, r3, #0, #14
                    FilterTable[i] |= Val2 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_EXT_MASK) >>
    b580:	9b08      	ldr	r3, [sp, #32]
    b582:	441a      	add	r2, r3
    b584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b586:	009b      	lsls	r3, r3, #2
    b588:	9806      	ldr	r0, [sp, #24]
    b58a:	4403      	add	r3, r0
    b58c:	430a      	orrs	r2, r1
    b58e:	601a      	str	r2, [r3, #0]
    b590:	e016      	b.n	b5c0 <FlexCAN_SetRxFifoFilter+0x1fe>
                                             );
                }
                else
                {
                    FilterTable[i] |= Val2 + ((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_STD_MASK) <<
    b592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b594:	009b      	lsls	r3, r3, #2
    b596:	9a06      	ldr	r2, [sp, #24]
    b598:	4413      	add	r3, r2
    b59a:	6819      	ldr	r1, [r3, #0]
    b59c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b59e:	3301      	adds	r3, #1
    b5a0:	00db      	lsls	r3, r3, #3
    b5a2:	9a01      	ldr	r2, [sp, #4]
    b5a4:	4413      	add	r3, r2
    b5a6:	685b      	ldr	r3, [r3, #4]
    b5a8:	00da      	lsls	r2, r3, #3
    b5aa:	f643 73f8 	movw	r3, #16376	; 0x3ff8
    b5ae:	4013      	ands	r3, r2
    b5b0:	9a08      	ldr	r2, [sp, #32]
    b5b2:	441a      	add	r2, r3
    b5b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b5b6:	009b      	lsls	r3, r3, #2
    b5b8:	9806      	ldr	r0, [sp, #24]
    b5ba:	4403      	add	r3, r0
    b5bc:	430a      	orrs	r2, r1
    b5be:	601a      	str	r2, [r3, #0]
                                               FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATB_STD_SHIFT2
                                             );
                }

                j = j + 2U;
    b5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b5c2:	3302      	adds	r3, #2
    b5c4:	930a      	str	r3, [sp, #40]	; 0x28
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b5c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b5c8:	3301      	adds	r3, #1
    b5ca:	930b      	str	r3, [sp, #44]	; 0x2c
    b5cc:	9b05      	ldr	r3, [sp, #20]
    b5ce:	3301      	adds	r3, #1
    b5d0:	00db      	lsls	r3, r3, #3
    b5d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b5d4:	429a      	cmp	r2, r3
    b5d6:	f4ff af75 	bcc.w	b4c4 <FlexCAN_SetRxFifoFilter+0x102>
            }
            break;
    b5da:	e0f2      	b.n	b7c2 <FlexCAN_SetRxFifoFilter+0x400>
        case (FLEXCAN_RX_FIFO_ID_FORMAT_C):
            /* Four partial 8-bit Standard IDs per ID Filter Table element.*/
            /* Start critical section: implementation depends on integrator */
            SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b5dc:	f000 feca 	bl	c374 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            (base->MCR) =
                (((base->MCR) & ~(FLEXCAN_MCR_IDAM_MASK)) |
    b5e0:	9b03      	ldr	r3, [sp, #12]
    b5e2:	681b      	ldr	r3, [r3, #0]
    b5e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    b5e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
            (base->MCR) =
    b5ec:	9b03      	ldr	r3, [sp, #12]
    b5ee:	601a      	str	r2, [r3, #0]
                 ((((uint32)(((uint32)(FLEXCAN_RX_FIFO_ID_FORMAT_C)) << FLEXCAN_MCR_IDAM_SHIFT)) & FLEXCAN_MCR_IDAM_MASK))
                );
            /* End critical section: implementation depends on integrator */
            SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b5f0:	f000 feec 	bl	c3cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            j = 0U;
    b5f4:	2300      	movs	r3, #0
    b5f6:	930a      	str	r3, [sp, #40]	; 0x28
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b5f8:	2300      	movs	r3, #0
    b5fa:	930b      	str	r3, [sp, #44]	; 0x2c
    b5fc:	e0cd      	b.n	b79a <FlexCAN_SetRxFifoFilter+0x3d8>
            {
                if (idFilterTable[j].isExtendedFrame)
    b5fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b600:	00db      	lsls	r3, r3, #3
    b602:	9a01      	ldr	r2, [sp, #4]
    b604:	4413      	add	r3, r2
    b606:	785b      	ldrb	r3, [r3, #1]
    b608:	2b00      	cmp	r3, #0
    b60a:	d00e      	beq.n	b62a <FlexCAN_SetRxFifoFilter+0x268>
                {
                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b60c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b60e:	00db      	lsls	r3, r3, #3
    b610:	9a01      	ldr	r2, [sp, #4]
    b612:	4413      	add	r3, r2
    b614:	685b      	ldr	r3, [r3, #4]
    b616:	0d5b      	lsrs	r3, r3, #21
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT
                                             ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT1
    b618:	0619      	lsls	r1, r3, #24
                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b61a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b61c:	009b      	lsls	r3, r3, #2
    b61e:	9a06      	ldr	r2, [sp, #24]
    b620:	4413      	add	r3, r2
    b622:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b624:	440a      	add	r2, r1
    b626:	601a      	str	r2, [r3, #0]
    b628:	e00d      	b.n	b646 <FlexCAN_SetRxFifoFilter+0x284>
                                            );
                }
                else
                {
                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b62a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b62c:	00db      	lsls	r3, r3, #3
    b62e:	9a01      	ldr	r2, [sp, #4]
    b630:	4413      	add	r3, r2
    b632:	685b      	ldr	r3, [r3, #4]
    b634:	08db      	lsrs	r3, r3, #3
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT
                                             ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT1
    b636:	0619      	lsls	r1, r3, #24
                    FilterTable[i] = Val1 + (((idFilterTable[j].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b63a:	009b      	lsls	r3, r3, #2
    b63c:	9a06      	ldr	r2, [sp, #24]
    b63e:	4413      	add	r3, r2
    b640:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b642:	440a      	add	r2, r1
    b644:	601a      	str	r2, [r3, #0]
                                            );
                }

                if (idFilterTable[j + 1U].isExtendedFrame)
    b646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b648:	3301      	adds	r3, #1
    b64a:	00db      	lsls	r3, r3, #3
    b64c:	9a01      	ldr	r2, [sp, #4]
    b64e:	4413      	add	r3, r2
    b650:	785b      	ldrb	r3, [r3, #1]
    b652:	2b00      	cmp	r3, #0
    b654:	d017      	beq.n	b686 <FlexCAN_SetRxFifoFilter+0x2c4>
                {
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b658:	009b      	lsls	r3, r3, #2
    b65a:	9a06      	ldr	r2, [sp, #24]
    b65c:	4413      	add	r3, r2
    b65e:	6819      	ldr	r1, [r3, #0]
    b660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b662:	3301      	adds	r3, #1
    b664:	00db      	lsls	r3, r3, #3
    b666:	9a01      	ldr	r2, [sp, #4]
    b668:	4413      	add	r3, r2
    b66a:	685b      	ldr	r3, [r3, #4]
    b66c:	0d5b      	lsrs	r3, r3, #21
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT2
    b66e:	041b      	lsls	r3, r3, #16
    b670:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b674:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b676:	441a      	add	r2, r3
    b678:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b67a:	009b      	lsls	r3, r3, #2
    b67c:	9806      	ldr	r0, [sp, #24]
    b67e:	4403      	add	r3, r0
    b680:	430a      	orrs	r2, r1
    b682:	601a      	str	r2, [r3, #0]
    b684:	e016      	b.n	b6b4 <FlexCAN_SetRxFifoFilter+0x2f2>
                                             );
                }
                else
                {
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b688:	009b      	lsls	r3, r3, #2
    b68a:	9a06      	ldr	r2, [sp, #24]
    b68c:	4413      	add	r3, r2
    b68e:	6819      	ldr	r1, [r3, #0]
    b690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b692:	3301      	adds	r3, #1
    b694:	00db      	lsls	r3, r3, #3
    b696:	9a01      	ldr	r2, [sp, #4]
    b698:	4413      	add	r3, r2
    b69a:	685b      	ldr	r3, [r3, #4]
    b69c:	08db      	lsrs	r3, r3, #3
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT2
    b69e:	041b      	lsls	r3, r3, #16
    b6a0:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 1U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b6a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b6a6:	441a      	add	r2, r3
    b6a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6aa:	009b      	lsls	r3, r3, #2
    b6ac:	9806      	ldr	r0, [sp, #24]
    b6ae:	4403      	add	r3, r0
    b6b0:	430a      	orrs	r2, r1
    b6b2:	601a      	str	r2, [r3, #0]
                                             );
                }

                if (idFilterTable[j + 2U].isExtendedFrame)
    b6b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b6b6:	3302      	adds	r3, #2
    b6b8:	00db      	lsls	r3, r3, #3
    b6ba:	9a01      	ldr	r2, [sp, #4]
    b6bc:	4413      	add	r3, r2
    b6be:	785b      	ldrb	r3, [r3, #1]
    b6c0:	2b00      	cmp	r3, #0
    b6c2:	d01b      	beq.n	b6fc <FlexCAN_SetRxFifoFilter+0x33a>
                {
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 2U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b6c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6c6:	009b      	lsls	r3, r3, #2
    b6c8:	9a06      	ldr	r2, [sp, #24]
    b6ca:	4413      	add	r3, r2
    b6cc:	6819      	ldr	r1, [r3, #0]
    b6ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b6d0:	3302      	adds	r3, #2
    b6d2:	00db      	lsls	r3, r3, #3
    b6d4:	9a01      	ldr	r2, [sp, #4]
    b6d6:	4413      	add	r3, r2
    b6d8:	685b      	ldr	r3, [r3, #4]
    b6da:	0d5b      	lsrs	r3, r3, #21
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT3
    b6dc:	021b      	lsls	r3, r3, #8
    b6de:	b29a      	uxth	r2, r3
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 2U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b6e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b6e2:	441a      	add	r2, r3
    b6e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6e6:	009b      	lsls	r3, r3, #2
    b6e8:	9806      	ldr	r0, [sp, #24]
    b6ea:	4403      	add	r3, r0
    b6ec:	430a      	orrs	r2, r1
    b6ee:	601a      	str	r2, [r3, #0]
    b6f0:	e01a      	b.n	b728 <FlexCAN_SetRxFifoFilter+0x366>
    b6f2:	bf00      	nop
    b6f4:	3ff80000 	.word	0x3ff80000
    b6f8:	3fff0000 	.word	0x3fff0000
                                             );
                }
                else
                {
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 2U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b6fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6fe:	009b      	lsls	r3, r3, #2
    b700:	9a06      	ldr	r2, [sp, #24]
    b702:	4413      	add	r3, r2
    b704:	6819      	ldr	r1, [r3, #0]
    b706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b708:	3302      	adds	r3, #2
    b70a:	00db      	lsls	r3, r3, #3
    b70c:	9a01      	ldr	r2, [sp, #4]
    b70e:	4413      	add	r3, r2
    b710:	685b      	ldr	r3, [r3, #4]
    b712:	08db      	lsrs	r3, r3, #3
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT3
    b714:	021b      	lsls	r3, r3, #8
    b716:	b29a      	uxth	r2, r3
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 2U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b718:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b71a:	441a      	add	r2, r3
    b71c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b71e:	009b      	lsls	r3, r3, #2
    b720:	9806      	ldr	r0, [sp, #24]
    b722:	4403      	add	r3, r0
    b724:	430a      	orrs	r2, r1
    b726:	601a      	str	r2, [r3, #0]
                                             );
                }

                if (idFilterTable[j + 3U].isExtendedFrame)
    b728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b72a:	3303      	adds	r3, #3
    b72c:	00db      	lsls	r3, r3, #3
    b72e:	9a01      	ldr	r2, [sp, #4]
    b730:	4413      	add	r3, r2
    b732:	785b      	ldrb	r3, [r3, #1]
    b734:	2b00      	cmp	r3, #0
    b736:	d015      	beq.n	b764 <FlexCAN_SetRxFifoFilter+0x3a2>
                {
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 3U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b73a:	009b      	lsls	r3, r3, #2
    b73c:	9a06      	ldr	r2, [sp, #24]
    b73e:	4413      	add	r3, r2
    b740:	6819      	ldr	r1, [r3, #0]
    b742:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b744:	3303      	adds	r3, #3
    b746:	00db      	lsls	r3, r3, #3
    b748:	9a01      	ldr	r2, [sp, #4]
    b74a:	4413      	add	r3, r2
    b74c:	685b      	ldr	r3, [r3, #4]
    b74e:	0d5b      	lsrs	r3, r3, #21
                                                FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_CMP_SHIFT
                                              ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT4
    b750:	b2da      	uxtb	r2, r3
                    FilterTable[i] |= Val1 + (((idFilterTable[j + 3U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_EXT_MASK) >>
    b752:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b754:	441a      	add	r2, r3
    b756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b758:	009b      	lsls	r3, r3, #2
    b75a:	9806      	ldr	r0, [sp, #24]
    b75c:	4403      	add	r3, r0
    b75e:	430a      	orrs	r2, r1
    b760:	601a      	str	r2, [r3, #0]
    b762:	e014      	b.n	b78e <FlexCAN_SetRxFifoFilter+0x3cc>
                                             );
                }
                else
                {
                    FilterTable[i] |= Val1 +
    b764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b766:	009b      	lsls	r3, r3, #2
    b768:	9a06      	ldr	r2, [sp, #24]
    b76a:	4413      	add	r3, r2
    b76c:	6819      	ldr	r1, [r3, #0]
                                      (((idFilterTable[j + 3U].id & FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_MASK) >>
    b76e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b770:	3303      	adds	r3, #3
    b772:	00db      	lsls	r3, r3, #3
    b774:	9a01      	ldr	r2, [sp, #4]
    b776:	4413      	add	r3, r2
    b778:	685b      	ldr	r3, [r3, #4]
    b77a:	08db      	lsrs	r3, r3, #3
                                        FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_STD_CMP_SHIFT
                                       ) << FLEXCAN_IP_RX_FIFO_ID_FILTER_FORMATC_SHIFT4
    b77c:	b2da      	uxtb	r2, r3
                    FilterTable[i] |= Val1 +
    b77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b780:	441a      	add	r2, r3
    b782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b784:	009b      	lsls	r3, r3, #2
    b786:	9806      	ldr	r0, [sp, #24]
    b788:	4403      	add	r3, r0
    b78a:	430a      	orrs	r2, r1
    b78c:	601a      	str	r2, [r3, #0]
                                      );
                }

                j = j + 4U;
    b78e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b790:	3304      	adds	r3, #4
    b792:	930a      	str	r3, [sp, #40]	; 0x28
            for (i = 0U; i < FLEXCAN_IP_RXFIFO_FILTER_ELEM_NUM(NumOfFilters); i++)
    b794:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b796:	3301      	adds	r3, #1
    b798:	930b      	str	r3, [sp, #44]	; 0x2c
    b79a:	9b05      	ldr	r3, [sp, #20]
    b79c:	3301      	adds	r3, #1
    b79e:	00db      	lsls	r3, r3, #3
    b7a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b7a2:	429a      	cmp	r2, r3
    b7a4:	f4ff af2b 	bcc.w	b5fe <FlexCAN_SetRxFifoFilter+0x23c>
            }
            break;
    b7a8:	e00b      	b.n	b7c2 <FlexCAN_SetRxFifoFilter+0x400>
        case (FLEXCAN_RX_FIFO_ID_FORMAT_D):
            /* All frames rejected.*/
            /* Start critical section: implementation depends on integrator */
            SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b7aa:	f000 fde3 	bl	c374 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            (base->MCR) =
                (((base->MCR) & ~(FLEXCAN_MCR_IDAM_MASK)) |
    b7ae:	9b03      	ldr	r3, [sp, #12]
    b7b0:	681b      	ldr	r3, [r3, #0]
    b7b2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
            (base->MCR) =
    b7b6:	9b03      	ldr	r3, [sp, #12]
    b7b8:	601a      	str	r2, [r3, #0]
                 ((((uint32)(((uint32)(FLEXCAN_RX_FIFO_ID_FORMAT_D)) << FLEXCAN_MCR_IDAM_SHIFT)) & FLEXCAN_MCR_IDAM_MASK))
                );
            /* End critical section: implementation depends on integrator */
            SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13();
    b7ba:	f000 fe07 	bl	c3cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>
            break;
    b7be:	e000      	b.n	b7c2 <FlexCAN_SetRxFifoFilter+0x400>
        default:
            /* Should not get here */
            break;
    b7c0:	bf00      	nop
    }
}
    b7c2:	bf00      	nop
    b7c4:	b00d      	add	sp, #52	; 0x34
    b7c6:	f85d fb04 	ldr.w	pc, [sp], #4

0000b7ca <FlexCAN_ReadRxFifo>:
 * Description   : Read Rx FIFO data.
 * This function will copy MB[0] data field into user's buffer.
 *
 *END**************************************************************************/
void FlexCAN_ReadRxFifo(const FLEXCAN_Type * base, Flexcan_Ip_MsgBuffType * rxFifo)
{
    b7ca:	b500      	push	{lr}
    b7cc:	b08b      	sub	sp, #44	; 0x2c
    b7ce:	9001      	str	r0, [sp, #4]
    b7d0:	9100      	str	r1, [sp, #0]
    uint32 x;
    uint8 Index;
    const uint8 * p;
    #endif

    volatile const uint32 * flexcan_mb = (uint32 *)((Flexcan_Ip_PtrSizeType)base + (uint32)FLEXCAN_IP_FEATURE_RAM_OFFSET);
    b7d2:	9b01      	ldr	r3, [sp, #4]
    b7d4:	3380      	adds	r3, #128	; 0x80
    b7d6:	9307      	str	r3, [sp, #28]
    volatile const uint32 * flexcan_mb_id = &flexcan_mb[1];
    b7d8:	9b07      	ldr	r3, [sp, #28]
    b7da:	3304      	adds	r3, #4
    b7dc:	9306      	str	r3, [sp, #24]
    volatile const uint32 * flexcan_mb_data_32 = &flexcan_mb[2];
    b7de:	9b07      	ldr	r3, [sp, #28]
    b7e0:	3308      	adds	r3, #8
    b7e2:	9305      	str	r3, [sp, #20]
    uint32 * msgData_32 = NULL_PTR;
    b7e4:	2300      	movs	r3, #0
    b7e6:	9304      	str	r3, [sp, #16]
    uint8 flexcan_mb_dlc_value = (uint8)(((*flexcan_mb) & FLEXCAN_IP_CS_DLC_MASK) >> 16);
    b7e8:	9b07      	ldr	r3, [sp, #28]
    b7ea:	681b      	ldr	r3, [r3, #0]
    b7ec:	0c1b      	lsrs	r3, r3, #16
    b7ee:	b2db      	uxtb	r3, r3
    b7f0:	f003 030f 	and.w	r3, r3, #15
    b7f4:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 can_real_payload = FlexCAN_ComputePayloadSize(flexcan_mb_dlc_value);
    b7f8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b7fc:	4618      	mov	r0, r3
    b7fe:	f7fe fe6c 	bl	a4da <FlexCAN_ComputePayloadSize>
    b802:	4603      	mov	r3, r0
    b804:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23

    #if (FLEXCAN_IP_DEV_ERROR_DETECT == STD_ON)
        DevAssert(rxFifo != NULL_PTR);
    #endif
    msgData_32 = (uint32 *)(rxFifo->data);
    b808:	9b00      	ldr	r3, [sp, #0]
    b80a:	3308      	adds	r3, #8
    b80c:	9304      	str	r3, [sp, #16]
       Check if the length of received data packet bigger than the maximum length accepted,
       then processing flow shall continue with the maximum length defined by configuration.
       Legacy FIFO just support in normal mode.
    */
    /* no need to check if FD enabled or not because this function just is invoked when legacy fifo enabled only ! */
    if (can_real_payload > 8U)
    b80e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    b812:	2b08      	cmp	r3, #8
    b814:	d902      	bls.n	b81c <FlexCAN_ReadRxFifo+0x52>
    {
        can_real_payload = 8U;
    b816:	2308      	movs	r3, #8
    b818:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    }

    rxFifo->dataLen = can_real_payload;
    b81c:	9b00      	ldr	r3, [sp, #0]
    b81e:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    b822:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    rxFifo->cs = *flexcan_mb;
    b826:	9b07      	ldr	r3, [sp, #28]
    b828:	681a      	ldr	r2, [r3, #0]
    b82a:	9b00      	ldr	r3, [sp, #0]
    b82c:	601a      	str	r2, [r3, #0]
    if ((rxFifo->cs & FLEXCAN_IP_CS_IDE_MASK) != 0U)
    b82e:	9b00      	ldr	r3, [sp, #0]
    b830:	681b      	ldr	r3, [r3, #0]
    b832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    b836:	2b00      	cmp	r3, #0
    b838:	d004      	beq.n	b844 <FlexCAN_ReadRxFifo+0x7a>
    {
        rxFifo->msgId = *flexcan_mb_id;
    b83a:	9b06      	ldr	r3, [sp, #24]
    b83c:	681a      	ldr	r2, [r3, #0]
    b83e:	9b00      	ldr	r3, [sp, #0]
    b840:	605a      	str	r2, [r3, #4]
    b842:	e004      	b.n	b84e <FlexCAN_ReadRxFifo+0x84>
    }
    else
    {
        rxFifo->msgId = (*flexcan_mb_id) >> FLEXCAN_IP_ID_STD_SHIFT;
    b844:	9b06      	ldr	r3, [sp, #24]
    b846:	681b      	ldr	r3, [r3, #0]
    b848:	0c9a      	lsrs	r2, r3, #18
    b84a:	9b00      	ldr	r3, [sp, #0]
    b84c:	605a      	str	r2, [r3, #4]
    }
    /* Extract the IDHIT */
    rxFifo->id_hit = (uint8)base->RXFIR;
    b84e:	9b01      	ldr	r3, [sp, #4]
    b850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    b852:	b2da      	uxtb	r2, r3
    b854:	9b00      	ldr	r3, [sp, #0]
    b856:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
    /* Extract the Time Stamp */
    rxFifo->time_stamp = (uint32)((rxFifo->cs & FLEXCAN_IP_CS_TIME_STAMP_MASK) >> FLEXCAN_IP_CS_TIME_STAMP_SHIFT);
    b85a:	9b00      	ldr	r3, [sp, #0]
    b85c:	681b      	ldr	r3, [r3, #0]
    b85e:	b29a      	uxth	r2, r3
    b860:	9b00      	ldr	r3, [sp, #0]
    b862:	64da      	str	r2, [r3, #76]	; 0x4c
            FLEXCAN_IP_SWAP_BYTES_IN_WORD(MbWord, msgData_32[DataByte >> 2U]);
        }
    }
#else  /* if (defined (CPU_S32K116) || defined (CPU_S32K118)) */
      /* Copy MB[0] data field into user's buffer */
    for (DataByte = 0U; DataByte < can_real_payload; DataByte += 4U)
    b864:	2300      	movs	r3, #0
    b866:	9309      	str	r3, [sp, #36]	; 0x24
    b868:	e01f      	b.n	b8aa <FlexCAN_ReadRxFifo+0xe0>
    {
        MbWord = flexcan_mb_data_32[DataByte >> 2U];
    b86a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b86c:	089b      	lsrs	r3, r3, #2
    b86e:	009b      	lsls	r3, r3, #2
    b870:	9a05      	ldr	r2, [sp, #20]
    b872:	4413      	add	r3, r2
    b874:	681b      	ldr	r3, [r3, #0]
    b876:	9302      	str	r3, [sp, #8]
        FLEXCAN_IP_SWAP_BYTES_IN_WORD((MbWord), (msgData_32[DataByte >> 2U]));
    b878:	9b02      	ldr	r3, [sp, #8]
    b87a:	0e1a      	lsrs	r2, r3, #24
    b87c:	9b02      	ldr	r3, [sp, #8]
    b87e:	0a1b      	lsrs	r3, r3, #8
    b880:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    b884:	431a      	orrs	r2, r3
    b886:	9b02      	ldr	r3, [sp, #8]
    b888:	021b      	lsls	r3, r3, #8
    b88a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    b88e:	ea42 0103 	orr.w	r1, r2, r3
    b892:	9b02      	ldr	r3, [sp, #8]
    b894:	061a      	lsls	r2, r3, #24
    b896:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b898:	089b      	lsrs	r3, r3, #2
    b89a:	009b      	lsls	r3, r3, #2
    b89c:	9804      	ldr	r0, [sp, #16]
    b89e:	4403      	add	r3, r0
    b8a0:	430a      	orrs	r2, r1
    b8a2:	601a      	str	r2, [r3, #0]
    for (DataByte = 0U; DataByte < can_real_payload; DataByte += 4U)
    b8a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b8a6:	3304      	adds	r3, #4
    b8a8:	9309      	str	r3, [sp, #36]	; 0x24
    b8aa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    b8ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b8b0:	429a      	cmp	r2, r3
    b8b2:	d3da      	bcc.n	b86a <FlexCAN_ReadRxFifo+0xa0>
    }
#endif /* if (defined (CPU_S32K116) || defined (CPU_S32K118)) */
}
    b8b4:	bf00      	nop
    b8b6:	bf00      	nop
    b8b8:	b00b      	add	sp, #44	; 0x2c
    b8ba:	f85d fb04 	ldr.w	pc, [sp], #4

0000b8be <FlexCAN_IsMbOutOfRange>:
    const FLEXCAN_Type * pBase,
    uint8 u8MbIndex,
    boolean bIsLegacyFifoEn,
    uint32 u32MaxMbNum
)
{
    b8be:	b088      	sub	sp, #32
    b8c0:	9003      	str	r0, [sp, #12]
    b8c2:	9301      	str	r3, [sp, #4]
    b8c4:	460b      	mov	r3, r1
    b8c6:	f88d 300b 	strb.w	r3, [sp, #11]
    b8ca:	4613      	mov	r3, r2
    b8cc:	f88d 300a 	strb.w	r3, [sp, #10]
    boolean ReturnValue = FALSE;
    b8d0:	2300      	movs	r3, #0
    b8d2:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 u32NumOfFiFoElement = 0U;
    b8d6:	2300      	movs	r3, #0
    b8d8:	9306      	str	r3, [sp, #24]
    uint32 u32NumOfMbOccupiedByFiFo = 0U;
    b8da:	2300      	movs	r3, #0
    b8dc:	9305      	str	r3, [sp, #20]

    if (u8MbIndex >= (uint8)u32MaxMbNum)
    b8de:	9b01      	ldr	r3, [sp, #4]
    b8e0:	b2db      	uxtb	r3, r3
    b8e2:	f89d 200b 	ldrb.w	r2, [sp, #11]
    b8e6:	429a      	cmp	r2, r3
    b8e8:	d303      	bcc.n	b8f2 <FlexCAN_IsMbOutOfRange+0x34>
    {
       ReturnValue = TRUE;
    b8ea:	2301      	movs	r3, #1
    b8ec:	f88d 301f 	strb.w	r3, [sp, #31]
    b8f0:	e01b      	b.n	b92a <FlexCAN_IsMbOutOfRange+0x6c>
    }
    /* Check if RX FIFO is enabled*/
    else if (TRUE == bIsLegacyFifoEn)
    b8f2:	f89d 300a 	ldrb.w	r3, [sp, #10]
    b8f6:	2b00      	cmp	r3, #0
    b8f8:	d014      	beq.n	b924 <FlexCAN_IsMbOutOfRange+0x66>
    {
        /* Get the number of RX FIFO Filters*/
        u32NumOfFiFoElement = (((pBase->CTRL2) & FLEXCAN_CTRL2_RFFN_MASK) >> FLEXCAN_CTRL2_RFFN_SHIFT);
    b8fa:	9b03      	ldr	r3, [sp, #12]
    b8fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    b8fe:	0e1b      	lsrs	r3, r3, #24
    b900:	f003 030f 	and.w	r3, r3, #15
    b904:	9306      	str	r3, [sp, #24]
        /* Get the number if MBs occupied by RX FIFO and ID filter table*/
        /* the Rx FIFO occupies the memory space originally reserved for MB0-5*/
        /* Every number of RFFN means 8 number of RX FIFO filters*/
        /* and every 4 number of RX FIFO filters occupied one MB*/
        u32NumOfMbOccupiedByFiFo = 5U + ((((u32NumOfFiFoElement) + 1U) * 8U) / 4U);
    b906:	9b06      	ldr	r3, [sp, #24]
    b908:	3301      	adds	r3, #1
    b90a:	00db      	lsls	r3, r3, #3
    b90c:	089b      	lsrs	r3, r3, #2
    b90e:	3305      	adds	r3, #5
    b910:	9305      	str	r3, [sp, #20]
        if (u8MbIndex <= u32NumOfMbOccupiedByFiFo)
    b912:	f89d 300b 	ldrb.w	r3, [sp, #11]
    b916:	9a05      	ldr	r2, [sp, #20]
    b918:	429a      	cmp	r2, r3
    b91a:	d306      	bcc.n	b92a <FlexCAN_IsMbOutOfRange+0x6c>
        {
            ReturnValue = TRUE;
    b91c:	2301      	movs	r3, #1
    b91e:	f88d 301f 	strb.w	r3, [sp, #31]
    b922:	e002      	b.n	b92a <FlexCAN_IsMbOutOfRange+0x6c>
        }
    }
    else
    {
        ReturnValue = FALSE;
    b924:	2300      	movs	r3, #0
    b926:	f88d 301f 	strb.w	r3, [sp, #31]
    }

    return ReturnValue;
    b92a:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    b92e:	4618      	mov	r0, r3
    b930:	b008      	add	sp, #32
    b932:	4770      	bx	lr

0000b934 <FlexCAN_ConfigCtrlOptions>:
 * Description   : configure controller depending on options
 * note: should be call after FD configuration.
 *
 *END**************************************************************************/
void FlexCAN_ConfigCtrlOptions(FLEXCAN_Type * pBase, uint32 u32Options)
{
    b934:	b500      	push	{lr}
    b936:	b083      	sub	sp, #12
    b938:	9001      	str	r0, [sp, #4]
    b93a:	9100      	str	r1, [sp, #0]
#if (FLEXCAN_IP_FEATURE_SWITCHINGISOMODE == STD_ON)
    /* If the FD feature is enabled, in order to be ISO-compliant. */
    if ((u32Options & FLEXCAN_IP_ISO_U32) != 0U)
    b93c:	9b00      	ldr	r3, [sp, #0]
    b93e:	f003 0320 	and.w	r3, r3, #32
    b942:	2b00      	cmp	r3, #0
    b944:	d004      	beq.n	b950 <FlexCAN_ConfigCtrlOptions+0x1c>
    {
        FlexCAN_SetIsoCan(pBase, TRUE);
    b946:	2101      	movs	r1, #1
    b948:	9801      	ldr	r0, [sp, #4]
    b94a:	f7fe fcd8 	bl	a2fe <FlexCAN_SetIsoCan>
    b94e:	e003      	b.n	b958 <FlexCAN_ConfigCtrlOptions+0x24>
    }
    else
    {
        /* This maybe don't have sense if the Deinit returns the state of registers at init values */
        FlexCAN_SetIsoCan(pBase, FALSE);
    b950:	2100      	movs	r1, #0
    b952:	9801      	ldr	r0, [sp, #4]
    b954:	f7fe fcd3 	bl	a2fe <FlexCAN_SetIsoCan>
    }
#endif /*(FLEXCAN_IP_FEATURE_SWITCHINGISOMODE == STD_ON) */
    /* Set Entire Frame Arbitration Field Comparison. */
    if ((u32Options & FLEXCAN_IP_EACEN_U32) != 0U)
    b958:	9b00      	ldr	r3, [sp, #0]
    b95a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    b95e:	2b00      	cmp	r3, #0
    b960:	d004      	beq.n	b96c <FlexCAN_ConfigCtrlOptions+0x38>
    {
        FlexCAN_SetEntireFrameArbitrationFieldComparison(pBase, TRUE);
    b962:	2101      	movs	r1, #1
    b964:	9801      	ldr	r0, [sp, #4]
    b966:	f7fe fce1 	bl	a32c <FlexCAN_SetEntireFrameArbitrationFieldComparison>
    b96a:	e003      	b.n	b974 <FlexCAN_ConfigCtrlOptions+0x40>
    }
    else
    {
        FlexCAN_SetEntireFrameArbitrationFieldComparison(pBase, FALSE);
    b96c:	2100      	movs	r1, #0
    b96e:	9801      	ldr	r0, [sp, #4]
    b970:	f7fe fcdc 	bl	a32c <FlexCAN_SetEntireFrameArbitrationFieldComparison>
    }
#if (FLEXCAN_IP_FEATURE_PROTOCOLEXCEPTION == STD_ON)
    /* Set protocol Exception */
    if ((u32Options & FLEXCAN_IP_PROTOCOL_EXCEPTION_U32) != 0U)
    b974:	9b00      	ldr	r3, [sp, #0]
    b976:	f003 0308 	and.w	r3, r3, #8
    b97a:	2b00      	cmp	r3, #0
    b97c:	d004      	beq.n	b988 <FlexCAN_ConfigCtrlOptions+0x54>
    {
        FlexCAN_SetProtocolException(pBase, TRUE);
    b97e:	2101      	movs	r1, #1
    b980:	9801      	ldr	r0, [sp, #4]
    b982:	f7fe fcea 	bl	a35a <FlexCAN_SetProtocolException>
    b986:	e003      	b.n	b990 <FlexCAN_ConfigCtrlOptions+0x5c>
    }
    else
    {
        FlexCAN_SetProtocolException(pBase, FALSE);
    b988:	2100      	movs	r1, #0
    b98a:	9801      	ldr	r0, [sp, #4]
    b98c:	f7fe fce5 	bl	a35a <FlexCAN_SetProtocolException>
    }
#endif /* Endif  (FLEXCAN_IP_FEATURE_PROTOCOLEXCEPTION == STD_ON)  */
    /* Set CAN Bit Sampling */
    if (((u32Options & FLEXCAN_IP_THREE_SAMPLES_U32) != 0U) && (0U == (pBase->MCR & FLEXCAN_MCR_FDEN_MASK)))
    b990:	9b00      	ldr	r3, [sp, #0]
    b992:	f003 0302 	and.w	r3, r3, #2
    b996:	2b00      	cmp	r3, #0
    b998:	d00a      	beq.n	b9b0 <FlexCAN_ConfigCtrlOptions+0x7c>
    b99a:	9b01      	ldr	r3, [sp, #4]
    b99c:	681b      	ldr	r3, [r3, #0]
    b99e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    b9a2:	2b00      	cmp	r3, #0
    b9a4:	d104      	bne.n	b9b0 <FlexCAN_ConfigCtrlOptions+0x7c>
    {
        FlexCAN_CanBitSampling(pBase, TRUE);
    b9a6:	2101      	movs	r1, #1
    b9a8:	9801      	ldr	r0, [sp, #4]
    b9aa:	f7fe fd31 	bl	a410 <FlexCAN_CanBitSampling>
    b9ae:	e003      	b.n	b9b8 <FlexCAN_ConfigCtrlOptions+0x84>
    }
    else
    {
        FlexCAN_CanBitSampling(pBase, FALSE);
    b9b0:	2100      	movs	r1, #0
    b9b2:	9801      	ldr	r0, [sp, #4]
    b9b4:	f7fe fd2c 	bl	a410 <FlexCAN_CanBitSampling>
    }

    /* Set AutoBusOff Recovery */
    if ((u32Options & FLEXCAN_IP_BUSOFF_RECOVERY_U32) != 0U)
    b9b8:	9b00      	ldr	r3, [sp, #0]
    b9ba:	f003 0304 	and.w	r3, r3, #4
    b9be:	2b00      	cmp	r3, #0
    b9c0:	d004      	beq.n	b9cc <FlexCAN_ConfigCtrlOptions+0x98>
    {
        FlexCAN_SetBusOffAutorecovery(pBase, TRUE);
    b9c2:	2101      	movs	r1, #1
    b9c4:	9801      	ldr	r0, [sp, #4]
    b9c6:	f7fe fcf6 	bl	a3b6 <FlexCAN_SetBusOffAutorecovery>
    b9ca:	e003      	b.n	b9d4 <FlexCAN_ConfigCtrlOptions+0xa0>
    }
    else
    {
        FlexCAN_SetBusOffAutorecovery(pBase, FALSE);
    b9cc:	2100      	movs	r1, #0
    b9ce:	9801      	ldr	r0, [sp, #4]
    b9d0:	f7fe fcf1 	bl	a3b6 <FlexCAN_SetBusOffAutorecovery>
    }
    /* Set Remote Request Store for received of Remote Request Frames */
    if ((u32Options & FLEXCAN_IP_REM_STORE_U32) != 0U)
    b9d4:	9b00      	ldr	r3, [sp, #0]
    b9d6:	f003 0301 	and.w	r3, r3, #1
    b9da:	2b00      	cmp	r3, #0
    b9dc:	d004      	beq.n	b9e8 <FlexCAN_ConfigCtrlOptions+0xb4>
    {
        FlexCAN_SetRemoteReqStore(pBase, TRUE);
    b9de:	2101      	movs	r1, #1
    b9e0:	9801      	ldr	r0, [sp, #4]
    b9e2:	f7fe fcd1 	bl	a388 <FlexCAN_SetRemoteReqStore>
    b9e6:	e003      	b.n	b9f0 <FlexCAN_ConfigCtrlOptions+0xbc>
    }
    else
    {
        FlexCAN_SetRemoteReqStore(pBase, FALSE);
    b9e8:	2100      	movs	r1, #0
    b9ea:	9801      	ldr	r0, [sp, #4]
    b9ec:	f7fe fccc 	bl	a388 <FlexCAN_SetRemoteReqStore>
    }
#if (FLEXCAN_IP_FEATURE_EDGEFILTER == STD_ON)
    /* Set Edge Filter */
    if ((u32Options & FLEXCAN_IP_EDGE_FILTER_U32) != 0U)
    b9f0:	9b00      	ldr	r3, [sp, #0]
    b9f2:	f003 0310 	and.w	r3, r3, #16
    b9f6:	2b00      	cmp	r3, #0
    b9f8:	d004      	beq.n	ba04 <FlexCAN_ConfigCtrlOptions+0xd0>
    {
        FlexCAN_SetEdgeFilter(pBase, TRUE);
    b9fa:	2101      	movs	r1, #1
    b9fc:	9801      	ldr	r0, [sp, #4]
    b9fe:	f7fe fcf0 	bl	a3e2 <FlexCAN_SetEdgeFilter>
    else
    {
        FlexCAN_SetEdgeFilter(pBase, FALSE);
    }
#endif /* End of (FLEXCAN_IP_FEATURE_EDGEFILTER == STD_ON)  */
}
    ba02:	e003      	b.n	ba0c <FlexCAN_ConfigCtrlOptions+0xd8>
        FlexCAN_SetEdgeFilter(pBase, FALSE);
    ba04:	2100      	movs	r1, #0
    ba06:	9801      	ldr	r0, [sp, #4]
    ba08:	f7fe fceb 	bl	a3e2 <FlexCAN_SetEdgeFilter>
}
    ba0c:	bf00      	nop
    ba0e:	b003      	add	sp, #12
    ba10:	f85d fb04 	ldr.w	pc, [sp], #4

0000ba14 <FlexCAN_ResetImaskBuff>:
 * Function Name : FlexCAN_ResetImaskBuff (uses in FlexCAN_Ip_Init function only)
 * Description   : Reset Imask Buffers.
 *
 *END**************************************************************************/
void FlexCAN_ResetImaskBuff(uint8 Instance)
{
    ba14:	b084      	sub	sp, #16
    ba16:	4603      	mov	r3, r0
    ba18:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 ImaskCnt = 0U;
    ba1c:	2300      	movs	r3, #0
    ba1e:	f88d 300f 	strb.w	r3, [sp, #15]

    for (ImaskCnt = 0U; ImaskCnt < FLEXCAN_IP_FEATURE_MBDSR_COUNT; ImaskCnt++)
    ba22:	2300      	movs	r3, #0
    ba24:	f88d 300f 	strb.w	r3, [sp, #15]
    ba28:	e00d      	b.n	ba46 <FlexCAN_ResetImaskBuff+0x32>
    {
        FlexCAN_Ip_au32ImaskBuff[Instance][ImaskCnt] = 0U;
    ba2a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    ba2e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ba32:	4909      	ldr	r1, [pc, #36]	; (ba58 <FlexCAN_ResetImaskBuff+0x44>)
    ba34:	4413      	add	r3, r2
    ba36:	2200      	movs	r2, #0
    ba38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (ImaskCnt = 0U; ImaskCnt < FLEXCAN_IP_FEATURE_MBDSR_COUNT; ImaskCnt++)
    ba3c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ba40:	3301      	adds	r3, #1
    ba42:	f88d 300f 	strb.w	r3, [sp, #15]
    ba46:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ba4a:	2b00      	cmp	r3, #0
    ba4c:	d0ed      	beq.n	ba2a <FlexCAN_ResetImaskBuff+0x16>
    }
}
    ba4e:	bf00      	nop
    ba50:	bf00      	nop
    ba52:	b004      	add	sp, #16
    ba54:	4770      	bx	lr
    ba56:	bf00      	nop
    ba58:	1fff8fac 	.word	0x1fff8fac

0000ba5c <CAN0_ORED_IRQHandler>:

#else

/* Implementation of CAN0 handler named in startup code for processing of Tx\Rx Warning and Bus Off reporting. */
ISR(CAN0_ORED_IRQHandler)
{
    ba5c:	b508      	push	{r3, lr}
    FlexCAN_BusOff_IRQHandler(0U);
    ba5e:	2000      	movs	r0, #0
    ba60:	f7fd fb2a 	bl	90b8 <FlexCAN_BusOff_IRQHandler>
    EXIT_INTERRUPT();
    ba64:	f3bf 8f4f 	dsb	sy
}
    ba68:	bf00      	nop
    ba6a:	bd08      	pop	{r3, pc}

0000ba6c <CAN0_Error_IRQHandler>:

/* Implementation of CAN0 handler named in startup code for processing of Errors reporting. */
ISR(CAN0_Error_IRQHandler)
{
    ba6c:	b508      	push	{r3, lr}
    FlexCAN_Error_IRQHandler(0U);
    ba6e:	2000      	movs	r0, #0
    ba70:	f7fd fac2 	bl	8ff8 <FlexCAN_Error_IRQHandler>
    EXIT_INTERRUPT();
    ba74:	f3bf 8f4f 	dsb	sy
}
    ba78:	bf00      	nop
    ba7a:	bd08      	pop	{r3, pc}

0000ba7c <CAN0_ORED_0_15_MB_IRQHandler>:
}
#endif
/* Implementation of CAN0 IRQ handler for interrupts indicating a successful
transmission or reception for Message Buffers 0-15. */
ISR(CAN0_ORED_0_15_MB_IRQHandler)
{
    ba7c:	b508      	push	{r3, lr}
    FlexCAN_IRQHandler(0U, 0U, 15U);
    ba7e:	220f      	movs	r2, #15
    ba80:	2100      	movs	r1, #0
    ba82:	2000      	movs	r0, #0
    ba84:	f7fd f9dc 	bl	8e40 <FlexCAN_IRQHandler>
    EXIT_INTERRUPT();
    ba88:	f3bf 8f4f 	dsb	sy
}
    ba8c:	bf00      	nop
    ba8e:	bd08      	pop	{r3, pc}

0000ba90 <CAN0_ORED_16_31_MB_IRQHandler>:

/* Implementation of CAN0 IRQ handler for interrupts indicating a successful
transmission or reception for Message Buffers 16-31. */
ISR(CAN0_ORED_16_31_MB_IRQHandler)
{
    ba90:	b508      	push	{r3, lr}
    FlexCAN_IRQHandler(0U, 16U, 31U);
    ba92:	221f      	movs	r2, #31
    ba94:	2110      	movs	r1, #16
    ba96:	2000      	movs	r0, #0
    ba98:	f7fd f9d2 	bl	8e40 <FlexCAN_IRQHandler>
    EXIT_INTERRUPT();
    ba9c:	f3bf 8f4f 	dsb	sy
}
    baa0:	bf00      	nop
    baa2:	bd08      	pop	{r3, pc}

0000baa4 <CAN1_ORED_IRQHandler>:
#endif /* (defined(S32K142W) || defined(S32K144W) || defined(S32M243) || defined(S32M244)) */

#if (FLEXCAN_INSTANCE_COUNT > 1U)
/* Implementation of CAN1 handler named in startup code for processing of Tx\Rx Warning and Bus Off reporting. */
ISR(CAN1_ORED_IRQHandler)
{
    baa4:	b508      	push	{r3, lr}
    FlexCAN_BusOff_IRQHandler(1U);
    baa6:	2001      	movs	r0, #1
    baa8:	f7fd fb06 	bl	90b8 <FlexCAN_BusOff_IRQHandler>
    EXIT_INTERRUPT();
    baac:	f3bf 8f4f 	dsb	sy
}
    bab0:	bf00      	nop
    bab2:	bd08      	pop	{r3, pc}

0000bab4 <CAN1_Error_IRQHandler>:

/* Implementation of CAN1 handler named in startup code for processing of Errors reporting. */
ISR(CAN1_Error_IRQHandler)
{
    bab4:	b508      	push	{r3, lr}
    FlexCAN_Error_IRQHandler(1U);
    bab6:	2001      	movs	r0, #1
    bab8:	f7fd fa9e 	bl	8ff8 <FlexCAN_Error_IRQHandler>
    EXIT_INTERRUPT();
    babc:	f3bf 8f4f 	dsb	sy
}
    bac0:	bf00      	nop
    bac2:	bd08      	pop	{r3, pc}

0000bac4 <CAN1_ORED_0_15_MB_IRQHandler>:

/* Implementation of CAN1 IRQ handler for interrupts indicating a successful
transmission or reception for Message Buffers 0-15. */
ISR(CAN1_ORED_0_15_MB_IRQHandler)
{
    bac4:	b508      	push	{r3, lr}
    FlexCAN_IRQHandler(1U, 0U, 15U);
    bac6:	220f      	movs	r2, #15
    bac8:	2100      	movs	r1, #0
    baca:	2001      	movs	r0, #1
    bacc:	f7fd f9b8 	bl	8e40 <FlexCAN_IRQHandler>
    EXIT_INTERRUPT();
    bad0:	f3bf 8f4f 	dsb	sy
}
    bad4:	bf00      	nop
    bad6:	bd08      	pop	{r3, pc}

0000bad8 <CAN1_ORED_16_31_MB_IRQHandler>:

/* Implementation of CAN1 IRQ handler for interrupts indicating a successful
transmission or reception for Message Buffers 16-31. */
ISR(CAN1_ORED_16_31_MB_IRQHandler)
{
    bad8:	b508      	push	{r3, lr}
    FlexCAN_IRQHandler(1U, 16U, 31U);
    bada:	221f      	movs	r2, #31
    badc:	2110      	movs	r1, #16
    bade:	2001      	movs	r0, #1
    bae0:	f7fd f9ae 	bl	8e40 <FlexCAN_IRQHandler>
    EXIT_INTERRUPT();
    bae4:	f3bf 8f4f 	dsb	sy
}
    bae8:	bf00      	nop
    baea:	bd08      	pop	{r3, pc}

0000baec <CAN2_ORED_IRQHandler>:
#endif /* (FLEXCAN_INSTANCE_COUNT > 1U) */

#if (FLEXCAN_INSTANCE_COUNT > 2U)
/* Implementation of CAN2 handler named in startup code for processing of Errors and Bus Off reporting. */
ISR(CAN2_ORED_IRQHandler)
{
    baec:	b508      	push	{r3, lr}
    FlexCAN_BusOff_IRQHandler(2U);
    baee:	2002      	movs	r0, #2
    baf0:	f7fd fae2 	bl	90b8 <FlexCAN_BusOff_IRQHandler>
    EXIT_INTERRUPT();
    baf4:	f3bf 8f4f 	dsb	sy
}
    baf8:	bf00      	nop
    bafa:	bd08      	pop	{r3, pc}

0000bafc <CAN2_Error_IRQHandler>:

/* Implementation of CAN1 handler named in startup code for processing of Errors reporting. */
ISR(CAN2_Error_IRQHandler)
{
    bafc:	b508      	push	{r3, lr}
    FlexCAN_Error_IRQHandler(2U);
    bafe:	2002      	movs	r0, #2
    bb00:	f7fd fa7a 	bl	8ff8 <FlexCAN_Error_IRQHandler>
    EXIT_INTERRUPT();
    bb04:	f3bf 8f4f 	dsb	sy
}
    bb08:	bf00      	nop
    bb0a:	bd08      	pop	{r3, pc}

0000bb0c <CAN2_ORED_0_15_MB_IRQHandler>:

/* Implementation of CAN2 IRQ handler for interrupts indicating a successful
transmission or reception for Message Buffers 0-15. */
ISR(CAN2_ORED_0_15_MB_IRQHandler)
{
    bb0c:	b508      	push	{r3, lr}
    FlexCAN_IRQHandler(2U, 0U, 15U);
    bb0e:	220f      	movs	r2, #15
    bb10:	2100      	movs	r1, #0
    bb12:	2002      	movs	r0, #2
    bb14:	f7fd f994 	bl	8e40 <FlexCAN_IRQHandler>
    EXIT_INTERRUPT();
    bb18:	f3bf 8f4f 	dsb	sy
}
    bb1c:	bf00      	nop
    bb1e:	bd08      	pop	{r3, pc}

0000bb20 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00(void)
{
    bb20:	b500      	push	{lr}
    bb22:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bb24:	f7f5 f804 	bl	b30 <Sys_GetCoreID>
    bb28:	4603      	mov	r3, r0
    bb2a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_00[u32CoreId])
    bb2c:	4a10      	ldr	r2, [pc, #64]	; (bb70 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x50>)
    bb2e:	9b01      	ldr	r3, [sp, #4]
    bb30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb34:	2b00      	cmp	r3, #0
    bb36:	d10d      	bne.n	bb54 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bb38:	f7f4 ff18 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bb3c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bb3e:	9b00      	ldr	r3, [sp, #0]
    bb40:	f003 0301 	and.w	r3, r3, #1
    bb44:	2b00      	cmp	r3, #0
    bb46:	d100      	bne.n	bb4a <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bb48:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    bb4a:	490a      	ldr	r1, [pc, #40]	; (bb74 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x54>)
    bb4c:	9b01      	ldr	r3, [sp, #4]
    bb4e:	9a00      	ldr	r2, [sp, #0]
    bb50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_00[u32CoreId]++;
    bb54:	4a06      	ldr	r2, [pc, #24]	; (bb70 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x50>)
    bb56:	9b01      	ldr	r3, [sp, #4]
    bb58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb5c:	1c5a      	adds	r2, r3, #1
    bb5e:	4904      	ldr	r1, [pc, #16]	; (bb70 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x50>)
    bb60:	9b01      	ldr	r3, [sp, #4]
    bb62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bb66:	bf00      	nop
    bb68:	b003      	add	sp, #12
    bb6a:	f85d fb04 	ldr.w	pc, [sp], #4
    bb6e:	bf00      	nop
    bb70:	1fff8fbc 	.word	0x1fff8fbc
    bb74:	1fff8fb8 	.word	0x1fff8fb8

0000bb78 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00(void)
{
    bb78:	b500      	push	{lr}
    bb7a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bb7c:	f7f4 ffd8 	bl	b30 <Sys_GetCoreID>
    bb80:	4603      	mov	r3, r0
    bb82:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_00[u32CoreId]--;
    bb84:	4a0d      	ldr	r2, [pc, #52]	; (bbbc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x44>)
    bb86:	9b01      	ldr	r3, [sp, #4]
    bb88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb8c:	1e5a      	subs	r2, r3, #1
    bb8e:	490b      	ldr	r1, [pc, #44]	; (bbbc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x44>)
    bb90:	9b01      	ldr	r3, [sp, #4]
    bb92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    bb96:	4a0a      	ldr	r2, [pc, #40]	; (bbc0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x48>)
    bb98:	9b01      	ldr	r3, [sp, #4]
    bb9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb9e:	f003 0301 	and.w	r3, r3, #1
    bba2:	2b00      	cmp	r3, #0
    bba4:	d106      	bne.n	bbb4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x3c>
    bba6:	4a05      	ldr	r2, [pc, #20]	; (bbbc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x44>)
    bba8:	9b01      	ldr	r3, [sp, #4]
    bbaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbae:	2b00      	cmp	r3, #0
    bbb0:	d100      	bne.n	bbb4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bbb2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bbb4:	bf00      	nop
    bbb6:	b003      	add	sp, #12
    bbb8:	f85d fb04 	ldr.w	pc, [sp], #4
    bbbc:	1fff8fbc 	.word	0x1fff8fbc
    bbc0:	1fff8fb8 	.word	0x1fff8fb8

0000bbc4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01(void)
{
    bbc4:	b500      	push	{lr}
    bbc6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bbc8:	f7f4 ffb2 	bl	b30 <Sys_GetCoreID>
    bbcc:	4603      	mov	r3, r0
    bbce:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_01[u32CoreId])
    bbd0:	4a10      	ldr	r2, [pc, #64]	; (bc14 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x50>)
    bbd2:	9b01      	ldr	r3, [sp, #4]
    bbd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbd8:	2b00      	cmp	r3, #0
    bbda:	d10d      	bne.n	bbf8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bbdc:	f7f4 fec6 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bbe0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bbe2:	9b00      	ldr	r3, [sp, #0]
    bbe4:	f003 0301 	and.w	r3, r3, #1
    bbe8:	2b00      	cmp	r3, #0
    bbea:	d100      	bne.n	bbee <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bbec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    bbee:	490a      	ldr	r1, [pc, #40]	; (bc18 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x54>)
    bbf0:	9b01      	ldr	r3, [sp, #4]
    bbf2:	9a00      	ldr	r2, [sp, #0]
    bbf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_01[u32CoreId]++;
    bbf8:	4a06      	ldr	r2, [pc, #24]	; (bc14 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x50>)
    bbfa:	9b01      	ldr	r3, [sp, #4]
    bbfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc00:	1c5a      	adds	r2, r3, #1
    bc02:	4904      	ldr	r1, [pc, #16]	; (bc14 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x50>)
    bc04:	9b01      	ldr	r3, [sp, #4]
    bc06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bc0a:	bf00      	nop
    bc0c:	b003      	add	sp, #12
    bc0e:	f85d fb04 	ldr.w	pc, [sp], #4
    bc12:	bf00      	nop
    bc14:	1fff8fc4 	.word	0x1fff8fc4
    bc18:	1fff8fc0 	.word	0x1fff8fc0

0000bc1c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01(void)
{
    bc1c:	b500      	push	{lr}
    bc1e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bc20:	f7f4 ff86 	bl	b30 <Sys_GetCoreID>
    bc24:	4603      	mov	r3, r0
    bc26:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_01[u32CoreId]--;
    bc28:	4a0d      	ldr	r2, [pc, #52]	; (bc60 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x44>)
    bc2a:	9b01      	ldr	r3, [sp, #4]
    bc2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc30:	1e5a      	subs	r2, r3, #1
    bc32:	490b      	ldr	r1, [pc, #44]	; (bc60 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x44>)
    bc34:	9b01      	ldr	r3, [sp, #4]
    bc36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    bc3a:	4a0a      	ldr	r2, [pc, #40]	; (bc64 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x48>)
    bc3c:	9b01      	ldr	r3, [sp, #4]
    bc3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc42:	f003 0301 	and.w	r3, r3, #1
    bc46:	2b00      	cmp	r3, #0
    bc48:	d106      	bne.n	bc58 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x3c>
    bc4a:	4a05      	ldr	r2, [pc, #20]	; (bc60 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x44>)
    bc4c:	9b01      	ldr	r3, [sp, #4]
    bc4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc52:	2b00      	cmp	r3, #0
    bc54:	d100      	bne.n	bc58 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bc56:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bc58:	bf00      	nop
    bc5a:	b003      	add	sp, #12
    bc5c:	f85d fb04 	ldr.w	pc, [sp], #4
    bc60:	1fff8fc4 	.word	0x1fff8fc4
    bc64:	1fff8fc0 	.word	0x1fff8fc0

0000bc68 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02(void)
{
    bc68:	b500      	push	{lr}
    bc6a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bc6c:	f7f4 ff60 	bl	b30 <Sys_GetCoreID>
    bc70:	4603      	mov	r3, r0
    bc72:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_02[u32CoreId])
    bc74:	4a10      	ldr	r2, [pc, #64]	; (bcb8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x50>)
    bc76:	9b01      	ldr	r3, [sp, #4]
    bc78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc7c:	2b00      	cmp	r3, #0
    bc7e:	d10d      	bne.n	bc9c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bc80:	f7f4 fe74 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bc84:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bc86:	9b00      	ldr	r3, [sp, #0]
    bc88:	f003 0301 	and.w	r3, r3, #1
    bc8c:	2b00      	cmp	r3, #0
    bc8e:	d100      	bne.n	bc92 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bc90:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    bc92:	490a      	ldr	r1, [pc, #40]	; (bcbc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x54>)
    bc94:	9b01      	ldr	r3, [sp, #4]
    bc96:	9a00      	ldr	r2, [sp, #0]
    bc98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_02[u32CoreId]++;
    bc9c:	4a06      	ldr	r2, [pc, #24]	; (bcb8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x50>)
    bc9e:	9b01      	ldr	r3, [sp, #4]
    bca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bca4:	1c5a      	adds	r2, r3, #1
    bca6:	4904      	ldr	r1, [pc, #16]	; (bcb8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x50>)
    bca8:	9b01      	ldr	r3, [sp, #4]
    bcaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bcae:	bf00      	nop
    bcb0:	b003      	add	sp, #12
    bcb2:	f85d fb04 	ldr.w	pc, [sp], #4
    bcb6:	bf00      	nop
    bcb8:	1fff8fcc 	.word	0x1fff8fcc
    bcbc:	1fff8fc8 	.word	0x1fff8fc8

0000bcc0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02(void)
{
    bcc0:	b500      	push	{lr}
    bcc2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bcc4:	f7f4 ff34 	bl	b30 <Sys_GetCoreID>
    bcc8:	4603      	mov	r3, r0
    bcca:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_02[u32CoreId]--;
    bccc:	4a0d      	ldr	r2, [pc, #52]	; (bd04 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x44>)
    bcce:	9b01      	ldr	r3, [sp, #4]
    bcd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bcd4:	1e5a      	subs	r2, r3, #1
    bcd6:	490b      	ldr	r1, [pc, #44]	; (bd04 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x44>)
    bcd8:	9b01      	ldr	r3, [sp, #4]
    bcda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    bcde:	4a0a      	ldr	r2, [pc, #40]	; (bd08 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x48>)
    bce0:	9b01      	ldr	r3, [sp, #4]
    bce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bce6:	f003 0301 	and.w	r3, r3, #1
    bcea:	2b00      	cmp	r3, #0
    bcec:	d106      	bne.n	bcfc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x3c>
    bcee:	4a05      	ldr	r2, [pc, #20]	; (bd04 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x44>)
    bcf0:	9b01      	ldr	r3, [sp, #4]
    bcf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bcf6:	2b00      	cmp	r3, #0
    bcf8:	d100      	bne.n	bcfc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bcfa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bcfc:	bf00      	nop
    bcfe:	b003      	add	sp, #12
    bd00:	f85d fb04 	ldr.w	pc, [sp], #4
    bd04:	1fff8fcc 	.word	0x1fff8fcc
    bd08:	1fff8fc8 	.word	0x1fff8fc8

0000bd0c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03(void)
{
    bd0c:	b500      	push	{lr}
    bd0e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bd10:	f7f4 ff0e 	bl	b30 <Sys_GetCoreID>
    bd14:	4603      	mov	r3, r0
    bd16:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_03[u32CoreId])
    bd18:	4a10      	ldr	r2, [pc, #64]	; (bd5c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x50>)
    bd1a:	9b01      	ldr	r3, [sp, #4]
    bd1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd20:	2b00      	cmp	r3, #0
    bd22:	d10d      	bne.n	bd40 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bd24:	f7f4 fe22 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bd28:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bd2a:	9b00      	ldr	r3, [sp, #0]
    bd2c:	f003 0301 	and.w	r3, r3, #1
    bd30:	2b00      	cmp	r3, #0
    bd32:	d100      	bne.n	bd36 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bd34:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_03[u32CoreId] = msr;
    bd36:	490a      	ldr	r1, [pc, #40]	; (bd60 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x54>)
    bd38:	9b01      	ldr	r3, [sp, #4]
    bd3a:	9a00      	ldr	r2, [sp, #0]
    bd3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_03[u32CoreId]++;
    bd40:	4a06      	ldr	r2, [pc, #24]	; (bd5c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x50>)
    bd42:	9b01      	ldr	r3, [sp, #4]
    bd44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd48:	1c5a      	adds	r2, r3, #1
    bd4a:	4904      	ldr	r1, [pc, #16]	; (bd5c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x50>)
    bd4c:	9b01      	ldr	r3, [sp, #4]
    bd4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bd52:	bf00      	nop
    bd54:	b003      	add	sp, #12
    bd56:	f85d fb04 	ldr.w	pc, [sp], #4
    bd5a:	bf00      	nop
    bd5c:	1fff8fd4 	.word	0x1fff8fd4
    bd60:	1fff8fd0 	.word	0x1fff8fd0

0000bd64 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03(void)
{
    bd64:	b500      	push	{lr}
    bd66:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bd68:	f7f4 fee2 	bl	b30 <Sys_GetCoreID>
    bd6c:	4603      	mov	r3, r0
    bd6e:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_03[u32CoreId]--;
    bd70:	4a0d      	ldr	r2, [pc, #52]	; (bda8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x44>)
    bd72:	9b01      	ldr	r3, [sp, #4]
    bd74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd78:	1e5a      	subs	r2, r3, #1
    bd7a:	490b      	ldr	r1, [pc, #44]	; (bda8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x44>)
    bd7c:	9b01      	ldr	r3, [sp, #4]
    bd7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
    bd82:	4a0a      	ldr	r2, [pc, #40]	; (bdac <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x48>)
    bd84:	9b01      	ldr	r3, [sp, #4]
    bd86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd8a:	f003 0301 	and.w	r3, r3, #1
    bd8e:	2b00      	cmp	r3, #0
    bd90:	d106      	bne.n	bda0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x3c>
    bd92:	4a05      	ldr	r2, [pc, #20]	; (bda8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x44>)
    bd94:	9b01      	ldr	r3, [sp, #4]
    bd96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd9a:	2b00      	cmp	r3, #0
    bd9c:	d100      	bne.n	bda0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bd9e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bda0:	bf00      	nop
    bda2:	b003      	add	sp, #12
    bda4:	f85d fb04 	ldr.w	pc, [sp], #4
    bda8:	1fff8fd4 	.word	0x1fff8fd4
    bdac:	1fff8fd0 	.word	0x1fff8fd0

0000bdb0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04(void)
{
    bdb0:	b500      	push	{lr}
    bdb2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bdb4:	f7f4 febc 	bl	b30 <Sys_GetCoreID>
    bdb8:	4603      	mov	r3, r0
    bdba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_04[u32CoreId])
    bdbc:	4a10      	ldr	r2, [pc, #64]	; (be00 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x50>)
    bdbe:	9b01      	ldr	r3, [sp, #4]
    bdc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bdc4:	2b00      	cmp	r3, #0
    bdc6:	d10d      	bne.n	bde4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bdc8:	f7f4 fdd0 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bdcc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bdce:	9b00      	ldr	r3, [sp, #0]
    bdd0:	f003 0301 	and.w	r3, r3, #1
    bdd4:	2b00      	cmp	r3, #0
    bdd6:	d100      	bne.n	bdda <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bdd8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_04[u32CoreId] = msr;
    bdda:	490a      	ldr	r1, [pc, #40]	; (be04 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x54>)
    bddc:	9b01      	ldr	r3, [sp, #4]
    bdde:	9a00      	ldr	r2, [sp, #0]
    bde0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_04[u32CoreId]++;
    bde4:	4a06      	ldr	r2, [pc, #24]	; (be00 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x50>)
    bde6:	9b01      	ldr	r3, [sp, #4]
    bde8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bdec:	1c5a      	adds	r2, r3, #1
    bdee:	4904      	ldr	r1, [pc, #16]	; (be00 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x50>)
    bdf0:	9b01      	ldr	r3, [sp, #4]
    bdf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bdf6:	bf00      	nop
    bdf8:	b003      	add	sp, #12
    bdfa:	f85d fb04 	ldr.w	pc, [sp], #4
    bdfe:	bf00      	nop
    be00:	1fff8fdc 	.word	0x1fff8fdc
    be04:	1fff8fd8 	.word	0x1fff8fd8

0000be08 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04(void)
{
    be08:	b500      	push	{lr}
    be0a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    be0c:	f7f4 fe90 	bl	b30 <Sys_GetCoreID>
    be10:	4603      	mov	r3, r0
    be12:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_04[u32CoreId]--;
    be14:	4a0d      	ldr	r2, [pc, #52]	; (be4c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x44>)
    be16:	9b01      	ldr	r3, [sp, #4]
    be18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be1c:	1e5a      	subs	r2, r3, #1
    be1e:	490b      	ldr	r1, [pc, #44]	; (be4c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x44>)
    be20:	9b01      	ldr	r3, [sp, #4]
    be22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
    be26:	4a0a      	ldr	r2, [pc, #40]	; (be50 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x48>)
    be28:	9b01      	ldr	r3, [sp, #4]
    be2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be2e:	f003 0301 	and.w	r3, r3, #1
    be32:	2b00      	cmp	r3, #0
    be34:	d106      	bne.n	be44 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x3c>
    be36:	4a05      	ldr	r2, [pc, #20]	; (be4c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x44>)
    be38:	9b01      	ldr	r3, [sp, #4]
    be3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be3e:	2b00      	cmp	r3, #0
    be40:	d100      	bne.n	be44 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    be42:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    be44:	bf00      	nop
    be46:	b003      	add	sp, #12
    be48:	f85d fb04 	ldr.w	pc, [sp], #4
    be4c:	1fff8fdc 	.word	0x1fff8fdc
    be50:	1fff8fd8 	.word	0x1fff8fd8

0000be54 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05(void)
{
    be54:	b500      	push	{lr}
    be56:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    be58:	f7f4 fe6a 	bl	b30 <Sys_GetCoreID>
    be5c:	4603      	mov	r3, r0
    be5e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_05[u32CoreId])
    be60:	4a10      	ldr	r2, [pc, #64]	; (bea4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x50>)
    be62:	9b01      	ldr	r3, [sp, #4]
    be64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be68:	2b00      	cmp	r3, #0
    be6a:	d10d      	bne.n	be88 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    be6c:	f7f4 fd7e 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    be70:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    be72:	9b00      	ldr	r3, [sp, #0]
    be74:	f003 0301 	and.w	r3, r3, #1
    be78:	2b00      	cmp	r3, #0
    be7a:	d100      	bne.n	be7e <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    be7c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_05[u32CoreId] = msr;
    be7e:	490a      	ldr	r1, [pc, #40]	; (bea8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x54>)
    be80:	9b01      	ldr	r3, [sp, #4]
    be82:	9a00      	ldr	r2, [sp, #0]
    be84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_05[u32CoreId]++;
    be88:	4a06      	ldr	r2, [pc, #24]	; (bea4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x50>)
    be8a:	9b01      	ldr	r3, [sp, #4]
    be8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be90:	1c5a      	adds	r2, r3, #1
    be92:	4904      	ldr	r1, [pc, #16]	; (bea4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x50>)
    be94:	9b01      	ldr	r3, [sp, #4]
    be96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    be9a:	bf00      	nop
    be9c:	b003      	add	sp, #12
    be9e:	f85d fb04 	ldr.w	pc, [sp], #4
    bea2:	bf00      	nop
    bea4:	1fff8fe4 	.word	0x1fff8fe4
    bea8:	1fff8fe0 	.word	0x1fff8fe0

0000beac <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05(void)
{
    beac:	b500      	push	{lr}
    beae:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    beb0:	f7f4 fe3e 	bl	b30 <Sys_GetCoreID>
    beb4:	4603      	mov	r3, r0
    beb6:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_05[u32CoreId]--;
    beb8:	4a0d      	ldr	r2, [pc, #52]	; (bef0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x44>)
    beba:	9b01      	ldr	r3, [sp, #4]
    bebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bec0:	1e5a      	subs	r2, r3, #1
    bec2:	490b      	ldr	r1, [pc, #44]	; (bef0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x44>)
    bec4:	9b01      	ldr	r3, [sp, #4]
    bec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
    beca:	4a0a      	ldr	r2, [pc, #40]	; (bef4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x48>)
    becc:	9b01      	ldr	r3, [sp, #4]
    bece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bed2:	f003 0301 	and.w	r3, r3, #1
    bed6:	2b00      	cmp	r3, #0
    bed8:	d106      	bne.n	bee8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x3c>
    beda:	4a05      	ldr	r2, [pc, #20]	; (bef0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x44>)
    bedc:	9b01      	ldr	r3, [sp, #4]
    bede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bee2:	2b00      	cmp	r3, #0
    bee4:	d100      	bne.n	bee8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bee6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bee8:	bf00      	nop
    beea:	b003      	add	sp, #12
    beec:	f85d fb04 	ldr.w	pc, [sp], #4
    bef0:	1fff8fe4 	.word	0x1fff8fe4
    bef4:	1fff8fe0 	.word	0x1fff8fe0

0000bef8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06(void)
{
    bef8:	b500      	push	{lr}
    befa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    befc:	f7f4 fe18 	bl	b30 <Sys_GetCoreID>
    bf00:	4603      	mov	r3, r0
    bf02:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_06[u32CoreId])
    bf04:	4a10      	ldr	r2, [pc, #64]	; (bf48 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x50>)
    bf06:	9b01      	ldr	r3, [sp, #4]
    bf08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf0c:	2b00      	cmp	r3, #0
    bf0e:	d10d      	bne.n	bf2c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bf10:	f7f4 fd2c 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bf14:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bf16:	9b00      	ldr	r3, [sp, #0]
    bf18:	f003 0301 	and.w	r3, r3, #1
    bf1c:	2b00      	cmp	r3, #0
    bf1e:	d100      	bne.n	bf22 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bf20:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_06[u32CoreId] = msr;
    bf22:	490a      	ldr	r1, [pc, #40]	; (bf4c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x54>)
    bf24:	9b01      	ldr	r3, [sp, #4]
    bf26:	9a00      	ldr	r2, [sp, #0]
    bf28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_06[u32CoreId]++;
    bf2c:	4a06      	ldr	r2, [pc, #24]	; (bf48 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x50>)
    bf2e:	9b01      	ldr	r3, [sp, #4]
    bf30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf34:	1c5a      	adds	r2, r3, #1
    bf36:	4904      	ldr	r1, [pc, #16]	; (bf48 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x50>)
    bf38:	9b01      	ldr	r3, [sp, #4]
    bf3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bf3e:	bf00      	nop
    bf40:	b003      	add	sp, #12
    bf42:	f85d fb04 	ldr.w	pc, [sp], #4
    bf46:	bf00      	nop
    bf48:	1fff8fec 	.word	0x1fff8fec
    bf4c:	1fff8fe8 	.word	0x1fff8fe8

0000bf50 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06(void)
{
    bf50:	b500      	push	{lr}
    bf52:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bf54:	f7f4 fdec 	bl	b30 <Sys_GetCoreID>
    bf58:	4603      	mov	r3, r0
    bf5a:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_06[u32CoreId]--;
    bf5c:	4a0d      	ldr	r2, [pc, #52]	; (bf94 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x44>)
    bf5e:	9b01      	ldr	r3, [sp, #4]
    bf60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf64:	1e5a      	subs	r2, r3, #1
    bf66:	490b      	ldr	r1, [pc, #44]	; (bf94 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x44>)
    bf68:	9b01      	ldr	r3, [sp, #4]
    bf6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_06[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_06[u32CoreId]))         /*if interrupts were enabled*/
    bf6e:	4a0a      	ldr	r2, [pc, #40]	; (bf98 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x48>)
    bf70:	9b01      	ldr	r3, [sp, #4]
    bf72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf76:	f003 0301 	and.w	r3, r3, #1
    bf7a:	2b00      	cmp	r3, #0
    bf7c:	d106      	bne.n	bf8c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x3c>
    bf7e:	4a05      	ldr	r2, [pc, #20]	; (bf94 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x44>)
    bf80:	9b01      	ldr	r3, [sp, #4]
    bf82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf86:	2b00      	cmp	r3, #0
    bf88:	d100      	bne.n	bf8c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_06+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bf8a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bf8c:	bf00      	nop
    bf8e:	b003      	add	sp, #12
    bf90:	f85d fb04 	ldr.w	pc, [sp], #4
    bf94:	1fff8fec 	.word	0x1fff8fec
    bf98:	1fff8fe8 	.word	0x1fff8fe8

0000bf9c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07(void)
{
    bf9c:	b500      	push	{lr}
    bf9e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bfa0:	f7f4 fdc6 	bl	b30 <Sys_GetCoreID>
    bfa4:	4603      	mov	r3, r0
    bfa6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_07[u32CoreId])
    bfa8:	4a10      	ldr	r2, [pc, #64]	; (bfec <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x50>)
    bfaa:	9b01      	ldr	r3, [sp, #4]
    bfac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfb0:	2b00      	cmp	r3, #0
    bfb2:	d10d      	bne.n	bfd0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bfb4:	f7f4 fcda 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    bfb8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bfba:	9b00      	ldr	r3, [sp, #0]
    bfbc:	f003 0301 	and.w	r3, r3, #1
    bfc0:	2b00      	cmp	r3, #0
    bfc2:	d100      	bne.n	bfc6 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bfc4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_07[u32CoreId] = msr;
    bfc6:	490a      	ldr	r1, [pc, #40]	; (bff0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x54>)
    bfc8:	9b01      	ldr	r3, [sp, #4]
    bfca:	9a00      	ldr	r2, [sp, #0]
    bfcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_07[u32CoreId]++;
    bfd0:	4a06      	ldr	r2, [pc, #24]	; (bfec <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x50>)
    bfd2:	9b01      	ldr	r3, [sp, #4]
    bfd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfd8:	1c5a      	adds	r2, r3, #1
    bfda:	4904      	ldr	r1, [pc, #16]	; (bfec <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x50>)
    bfdc:	9b01      	ldr	r3, [sp, #4]
    bfde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bfe2:	bf00      	nop
    bfe4:	b003      	add	sp, #12
    bfe6:	f85d fb04 	ldr.w	pc, [sp], #4
    bfea:	bf00      	nop
    bfec:	1fff8ff4 	.word	0x1fff8ff4
    bff0:	1fff8ff0 	.word	0x1fff8ff0

0000bff4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07(void)
{
    bff4:	b500      	push	{lr}
    bff6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bff8:	f7f4 fd9a 	bl	b30 <Sys_GetCoreID>
    bffc:	4603      	mov	r3, r0
    bffe:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_07[u32CoreId]--;
    c000:	4a0d      	ldr	r2, [pc, #52]	; (c038 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x44>)
    c002:	9b01      	ldr	r3, [sp, #4]
    c004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c008:	1e5a      	subs	r2, r3, #1
    c00a:	490b      	ldr	r1, [pc, #44]	; (c038 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x44>)
    c00c:	9b01      	ldr	r3, [sp, #4]
    c00e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_07[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_07[u32CoreId]))         /*if interrupts were enabled*/
    c012:	4a0a      	ldr	r2, [pc, #40]	; (c03c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x48>)
    c014:	9b01      	ldr	r3, [sp, #4]
    c016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c01a:	f003 0301 	and.w	r3, r3, #1
    c01e:	2b00      	cmp	r3, #0
    c020:	d106      	bne.n	c030 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x3c>
    c022:	4a05      	ldr	r2, [pc, #20]	; (c038 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x44>)
    c024:	9b01      	ldr	r3, [sp, #4]
    c026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c02a:	2b00      	cmp	r3, #0
    c02c:	d100      	bne.n	c030 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_07+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c02e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c030:	bf00      	nop
    c032:	b003      	add	sp, #12
    c034:	f85d fb04 	ldr.w	pc, [sp], #4
    c038:	1fff8ff4 	.word	0x1fff8ff4
    c03c:	1fff8ff0 	.word	0x1fff8ff0

0000c040 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08(void)
{
    c040:	b500      	push	{lr}
    c042:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c044:	f7f4 fd74 	bl	b30 <Sys_GetCoreID>
    c048:	4603      	mov	r3, r0
    c04a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_08[u32CoreId])
    c04c:	4a10      	ldr	r2, [pc, #64]	; (c090 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x50>)
    c04e:	9b01      	ldr	r3, [sp, #4]
    c050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c054:	2b00      	cmp	r3, #0
    c056:	d10d      	bne.n	c074 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c058:	f7f4 fc88 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c05c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c05e:	9b00      	ldr	r3, [sp, #0]
    c060:	f003 0301 	and.w	r3, r3, #1
    c064:	2b00      	cmp	r3, #0
    c066:	d100      	bne.n	c06a <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c068:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_08[u32CoreId] = msr;
    c06a:	490a      	ldr	r1, [pc, #40]	; (c094 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x54>)
    c06c:	9b01      	ldr	r3, [sp, #4]
    c06e:	9a00      	ldr	r2, [sp, #0]
    c070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_08[u32CoreId]++;
    c074:	4a06      	ldr	r2, [pc, #24]	; (c090 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x50>)
    c076:	9b01      	ldr	r3, [sp, #4]
    c078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c07c:	1c5a      	adds	r2, r3, #1
    c07e:	4904      	ldr	r1, [pc, #16]	; (c090 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x50>)
    c080:	9b01      	ldr	r3, [sp, #4]
    c082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c086:	bf00      	nop
    c088:	b003      	add	sp, #12
    c08a:	f85d fb04 	ldr.w	pc, [sp], #4
    c08e:	bf00      	nop
    c090:	1fff8ffc 	.word	0x1fff8ffc
    c094:	1fff8ff8 	.word	0x1fff8ff8

0000c098 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08(void)
{
    c098:	b500      	push	{lr}
    c09a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c09c:	f7f4 fd48 	bl	b30 <Sys_GetCoreID>
    c0a0:	4603      	mov	r3, r0
    c0a2:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_08[u32CoreId]--;
    c0a4:	4a0d      	ldr	r2, [pc, #52]	; (c0dc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x44>)
    c0a6:	9b01      	ldr	r3, [sp, #4]
    c0a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0ac:	1e5a      	subs	r2, r3, #1
    c0ae:	490b      	ldr	r1, [pc, #44]	; (c0dc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x44>)
    c0b0:	9b01      	ldr	r3, [sp, #4]
    c0b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_08[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_08[u32CoreId]))         /*if interrupts were enabled*/
    c0b6:	4a0a      	ldr	r2, [pc, #40]	; (c0e0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x48>)
    c0b8:	9b01      	ldr	r3, [sp, #4]
    c0ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0be:	f003 0301 	and.w	r3, r3, #1
    c0c2:	2b00      	cmp	r3, #0
    c0c4:	d106      	bne.n	c0d4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x3c>
    c0c6:	4a05      	ldr	r2, [pc, #20]	; (c0dc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x44>)
    c0c8:	9b01      	ldr	r3, [sp, #4]
    c0ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0ce:	2b00      	cmp	r3, #0
    c0d0:	d100      	bne.n	c0d4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_08+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c0d2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c0d4:	bf00      	nop
    c0d6:	b003      	add	sp, #12
    c0d8:	f85d fb04 	ldr.w	pc, [sp], #4
    c0dc:	1fff8ffc 	.word	0x1fff8ffc
    c0e0:	1fff8ff8 	.word	0x1fff8ff8

0000c0e4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09(void)
{
    c0e4:	b500      	push	{lr}
    c0e6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c0e8:	f7f4 fd22 	bl	b30 <Sys_GetCoreID>
    c0ec:	4603      	mov	r3, r0
    c0ee:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_09[u32CoreId])
    c0f0:	4a10      	ldr	r2, [pc, #64]	; (c134 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x50>)
    c0f2:	9b01      	ldr	r3, [sp, #4]
    c0f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0f8:	2b00      	cmp	r3, #0
    c0fa:	d10d      	bne.n	c118 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c0fc:	f7f4 fc36 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c100:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c102:	9b00      	ldr	r3, [sp, #0]
    c104:	f003 0301 	and.w	r3, r3, #1
    c108:	2b00      	cmp	r3, #0
    c10a:	d100      	bne.n	c10e <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c10c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_09[u32CoreId] = msr;
    c10e:	490a      	ldr	r1, [pc, #40]	; (c138 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x54>)
    c110:	9b01      	ldr	r3, [sp, #4]
    c112:	9a00      	ldr	r2, [sp, #0]
    c114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_09[u32CoreId]++;
    c118:	4a06      	ldr	r2, [pc, #24]	; (c134 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x50>)
    c11a:	9b01      	ldr	r3, [sp, #4]
    c11c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c120:	1c5a      	adds	r2, r3, #1
    c122:	4904      	ldr	r1, [pc, #16]	; (c134 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x50>)
    c124:	9b01      	ldr	r3, [sp, #4]
    c126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c12a:	bf00      	nop
    c12c:	b003      	add	sp, #12
    c12e:	f85d fb04 	ldr.w	pc, [sp], #4
    c132:	bf00      	nop
    c134:	1fff9004 	.word	0x1fff9004
    c138:	1fff9000 	.word	0x1fff9000

0000c13c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09(void)
{
    c13c:	b500      	push	{lr}
    c13e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c140:	f7f4 fcf6 	bl	b30 <Sys_GetCoreID>
    c144:	4603      	mov	r3, r0
    c146:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_09[u32CoreId]--;
    c148:	4a0d      	ldr	r2, [pc, #52]	; (c180 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x44>)
    c14a:	9b01      	ldr	r3, [sp, #4]
    c14c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c150:	1e5a      	subs	r2, r3, #1
    c152:	490b      	ldr	r1, [pc, #44]	; (c180 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x44>)
    c154:	9b01      	ldr	r3, [sp, #4]
    c156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_09[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_09[u32CoreId]))         /*if interrupts were enabled*/
    c15a:	4a0a      	ldr	r2, [pc, #40]	; (c184 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x48>)
    c15c:	9b01      	ldr	r3, [sp, #4]
    c15e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c162:	f003 0301 	and.w	r3, r3, #1
    c166:	2b00      	cmp	r3, #0
    c168:	d106      	bne.n	c178 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x3c>
    c16a:	4a05      	ldr	r2, [pc, #20]	; (c180 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x44>)
    c16c:	9b01      	ldr	r3, [sp, #4]
    c16e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c172:	2b00      	cmp	r3, #0
    c174:	d100      	bne.n	c178 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_09+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c176:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c178:	bf00      	nop
    c17a:	b003      	add	sp, #12
    c17c:	f85d fb04 	ldr.w	pc, [sp], #4
    c180:	1fff9004 	.word	0x1fff9004
    c184:	1fff9000 	.word	0x1fff9000

0000c188 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10(void)
{
    c188:	b500      	push	{lr}
    c18a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c18c:	f7f4 fcd0 	bl	b30 <Sys_GetCoreID>
    c190:	4603      	mov	r3, r0
    c192:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_10[u32CoreId])
    c194:	4a10      	ldr	r2, [pc, #64]	; (c1d8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x50>)
    c196:	9b01      	ldr	r3, [sp, #4]
    c198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c19c:	2b00      	cmp	r3, #0
    c19e:	d10d      	bne.n	c1bc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c1a0:	f7f4 fbe4 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c1a4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c1a6:	9b00      	ldr	r3, [sp, #0]
    c1a8:	f003 0301 	and.w	r3, r3, #1
    c1ac:	2b00      	cmp	r3, #0
    c1ae:	d100      	bne.n	c1b2 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c1b0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_10[u32CoreId] = msr;
    c1b2:	490a      	ldr	r1, [pc, #40]	; (c1dc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x54>)
    c1b4:	9b01      	ldr	r3, [sp, #4]
    c1b6:	9a00      	ldr	r2, [sp, #0]
    c1b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_10[u32CoreId]++;
    c1bc:	4a06      	ldr	r2, [pc, #24]	; (c1d8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x50>)
    c1be:	9b01      	ldr	r3, [sp, #4]
    c1c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c1c4:	1c5a      	adds	r2, r3, #1
    c1c6:	4904      	ldr	r1, [pc, #16]	; (c1d8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x50>)
    c1c8:	9b01      	ldr	r3, [sp, #4]
    c1ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c1ce:	bf00      	nop
    c1d0:	b003      	add	sp, #12
    c1d2:	f85d fb04 	ldr.w	pc, [sp], #4
    c1d6:	bf00      	nop
    c1d8:	1fff900c 	.word	0x1fff900c
    c1dc:	1fff9008 	.word	0x1fff9008

0000c1e0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10(void)
{
    c1e0:	b500      	push	{lr}
    c1e2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c1e4:	f7f4 fca4 	bl	b30 <Sys_GetCoreID>
    c1e8:	4603      	mov	r3, r0
    c1ea:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_10[u32CoreId]--;
    c1ec:	4a0d      	ldr	r2, [pc, #52]	; (c224 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x44>)
    c1ee:	9b01      	ldr	r3, [sp, #4]
    c1f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c1f4:	1e5a      	subs	r2, r3, #1
    c1f6:	490b      	ldr	r1, [pc, #44]	; (c224 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x44>)
    c1f8:	9b01      	ldr	r3, [sp, #4]
    c1fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
    c1fe:	4a0a      	ldr	r2, [pc, #40]	; (c228 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x48>)
    c200:	9b01      	ldr	r3, [sp, #4]
    c202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c206:	f003 0301 	and.w	r3, r3, #1
    c20a:	2b00      	cmp	r3, #0
    c20c:	d106      	bne.n	c21c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x3c>
    c20e:	4a05      	ldr	r2, [pc, #20]	; (c224 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x44>)
    c210:	9b01      	ldr	r3, [sp, #4]
    c212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c216:	2b00      	cmp	r3, #0
    c218:	d100      	bne.n	c21c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c21a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c21c:	bf00      	nop
    c21e:	b003      	add	sp, #12
    c220:	f85d fb04 	ldr.w	pc, [sp], #4
    c224:	1fff900c 	.word	0x1fff900c
    c228:	1fff9008 	.word	0x1fff9008

0000c22c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11(void)
{
    c22c:	b500      	push	{lr}
    c22e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c230:	f7f4 fc7e 	bl	b30 <Sys_GetCoreID>
    c234:	4603      	mov	r3, r0
    c236:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_11[u32CoreId])
    c238:	4a10      	ldr	r2, [pc, #64]	; (c27c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x50>)
    c23a:	9b01      	ldr	r3, [sp, #4]
    c23c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c240:	2b00      	cmp	r3, #0
    c242:	d10d      	bne.n	c260 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c244:	f7f4 fb92 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c248:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c24a:	9b00      	ldr	r3, [sp, #0]
    c24c:	f003 0301 	and.w	r3, r3, #1
    c250:	2b00      	cmp	r3, #0
    c252:	d100      	bne.n	c256 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c254:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_11[u32CoreId] = msr;
    c256:	490a      	ldr	r1, [pc, #40]	; (c280 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x54>)
    c258:	9b01      	ldr	r3, [sp, #4]
    c25a:	9a00      	ldr	r2, [sp, #0]
    c25c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_11[u32CoreId]++;
    c260:	4a06      	ldr	r2, [pc, #24]	; (c27c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x50>)
    c262:	9b01      	ldr	r3, [sp, #4]
    c264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c268:	1c5a      	adds	r2, r3, #1
    c26a:	4904      	ldr	r1, [pc, #16]	; (c27c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x50>)
    c26c:	9b01      	ldr	r3, [sp, #4]
    c26e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c272:	bf00      	nop
    c274:	b003      	add	sp, #12
    c276:	f85d fb04 	ldr.w	pc, [sp], #4
    c27a:	bf00      	nop
    c27c:	1fff9014 	.word	0x1fff9014
    c280:	1fff9010 	.word	0x1fff9010

0000c284 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11(void)
{
    c284:	b500      	push	{lr}
    c286:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c288:	f7f4 fc52 	bl	b30 <Sys_GetCoreID>
    c28c:	4603      	mov	r3, r0
    c28e:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_11[u32CoreId]--;
    c290:	4a0d      	ldr	r2, [pc, #52]	; (c2c8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x44>)
    c292:	9b01      	ldr	r3, [sp, #4]
    c294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c298:	1e5a      	subs	r2, r3, #1
    c29a:	490b      	ldr	r1, [pc, #44]	; (c2c8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x44>)
    c29c:	9b01      	ldr	r3, [sp, #4]
    c29e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
    c2a2:	4a0a      	ldr	r2, [pc, #40]	; (c2cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x48>)
    c2a4:	9b01      	ldr	r3, [sp, #4]
    c2a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2aa:	f003 0301 	and.w	r3, r3, #1
    c2ae:	2b00      	cmp	r3, #0
    c2b0:	d106      	bne.n	c2c0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x3c>
    c2b2:	4a05      	ldr	r2, [pc, #20]	; (c2c8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x44>)
    c2b4:	9b01      	ldr	r3, [sp, #4]
    c2b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2ba:	2b00      	cmp	r3, #0
    c2bc:	d100      	bne.n	c2c0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c2be:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c2c0:	bf00      	nop
    c2c2:	b003      	add	sp, #12
    c2c4:	f85d fb04 	ldr.w	pc, [sp], #4
    c2c8:	1fff9014 	.word	0x1fff9014
    c2cc:	1fff9010 	.word	0x1fff9010

0000c2d0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12(void)
{
    c2d0:	b500      	push	{lr}
    c2d2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c2d4:	f7f4 fc2c 	bl	b30 <Sys_GetCoreID>
    c2d8:	4603      	mov	r3, r0
    c2da:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_12[u32CoreId])
    c2dc:	4a10      	ldr	r2, [pc, #64]	; (c320 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x50>)
    c2de:	9b01      	ldr	r3, [sp, #4]
    c2e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2e4:	2b00      	cmp	r3, #0
    c2e6:	d10d      	bne.n	c304 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c2e8:	f7f4 fb40 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c2ec:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c2ee:	9b00      	ldr	r3, [sp, #0]
    c2f0:	f003 0301 	and.w	r3, r3, #1
    c2f4:	2b00      	cmp	r3, #0
    c2f6:	d100      	bne.n	c2fa <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c2f8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_12[u32CoreId] = msr;
    c2fa:	490a      	ldr	r1, [pc, #40]	; (c324 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x54>)
    c2fc:	9b01      	ldr	r3, [sp, #4]
    c2fe:	9a00      	ldr	r2, [sp, #0]
    c300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_12[u32CoreId]++;
    c304:	4a06      	ldr	r2, [pc, #24]	; (c320 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x50>)
    c306:	9b01      	ldr	r3, [sp, #4]
    c308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c30c:	1c5a      	adds	r2, r3, #1
    c30e:	4904      	ldr	r1, [pc, #16]	; (c320 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x50>)
    c310:	9b01      	ldr	r3, [sp, #4]
    c312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c316:	bf00      	nop
    c318:	b003      	add	sp, #12
    c31a:	f85d fb04 	ldr.w	pc, [sp], #4
    c31e:	bf00      	nop
    c320:	1fff901c 	.word	0x1fff901c
    c324:	1fff9018 	.word	0x1fff9018

0000c328 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12(void)
{
    c328:	b500      	push	{lr}
    c32a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c32c:	f7f4 fc00 	bl	b30 <Sys_GetCoreID>
    c330:	4603      	mov	r3, r0
    c332:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_12[u32CoreId]--;
    c334:	4a0d      	ldr	r2, [pc, #52]	; (c36c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x44>)
    c336:	9b01      	ldr	r3, [sp, #4]
    c338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c33c:	1e5a      	subs	r2, r3, #1
    c33e:	490b      	ldr	r1, [pc, #44]	; (c36c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x44>)
    c340:	9b01      	ldr	r3, [sp, #4]
    c342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
    c346:	4a0a      	ldr	r2, [pc, #40]	; (c370 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x48>)
    c348:	9b01      	ldr	r3, [sp, #4]
    c34a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c34e:	f003 0301 	and.w	r3, r3, #1
    c352:	2b00      	cmp	r3, #0
    c354:	d106      	bne.n	c364 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x3c>
    c356:	4a05      	ldr	r2, [pc, #20]	; (c36c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x44>)
    c358:	9b01      	ldr	r3, [sp, #4]
    c35a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c35e:	2b00      	cmp	r3, #0
    c360:	d100      	bne.n	c364 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c362:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c364:	bf00      	nop
    c366:	b003      	add	sp, #12
    c368:	f85d fb04 	ldr.w	pc, [sp], #4
    c36c:	1fff901c 	.word	0x1fff901c
    c370:	1fff9018 	.word	0x1fff9018

0000c374 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13(void)
{
    c374:	b500      	push	{lr}
    c376:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c378:	f7f4 fbda 	bl	b30 <Sys_GetCoreID>
    c37c:	4603      	mov	r3, r0
    c37e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_13[u32CoreId])
    c380:	4a10      	ldr	r2, [pc, #64]	; (c3c4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x50>)
    c382:	9b01      	ldr	r3, [sp, #4]
    c384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c388:	2b00      	cmp	r3, #0
    c38a:	d10d      	bne.n	c3a8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c38c:	f7f4 faee 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c390:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c392:	9b00      	ldr	r3, [sp, #0]
    c394:	f003 0301 	and.w	r3, r3, #1
    c398:	2b00      	cmp	r3, #0
    c39a:	d100      	bne.n	c39e <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c39c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_13[u32CoreId] = msr;
    c39e:	490a      	ldr	r1, [pc, #40]	; (c3c8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x54>)
    c3a0:	9b01      	ldr	r3, [sp, #4]
    c3a2:	9a00      	ldr	r2, [sp, #0]
    c3a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_13[u32CoreId]++;
    c3a8:	4a06      	ldr	r2, [pc, #24]	; (c3c4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x50>)
    c3aa:	9b01      	ldr	r3, [sp, #4]
    c3ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3b0:	1c5a      	adds	r2, r3, #1
    c3b2:	4904      	ldr	r1, [pc, #16]	; (c3c4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x50>)
    c3b4:	9b01      	ldr	r3, [sp, #4]
    c3b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c3ba:	bf00      	nop
    c3bc:	b003      	add	sp, #12
    c3be:	f85d fb04 	ldr.w	pc, [sp], #4
    c3c2:	bf00      	nop
    c3c4:	1fff9024 	.word	0x1fff9024
    c3c8:	1fff9020 	.word	0x1fff9020

0000c3cc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13(void)
{
    c3cc:	b500      	push	{lr}
    c3ce:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c3d0:	f7f4 fbae 	bl	b30 <Sys_GetCoreID>
    c3d4:	4603      	mov	r3, r0
    c3d6:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_13[u32CoreId]--;
    c3d8:	4a0d      	ldr	r2, [pc, #52]	; (c410 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x44>)
    c3da:	9b01      	ldr	r3, [sp, #4]
    c3dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3e0:	1e5a      	subs	r2, r3, #1
    c3e2:	490b      	ldr	r1, [pc, #44]	; (c410 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x44>)
    c3e4:	9b01      	ldr	r3, [sp, #4]
    c3e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
    c3ea:	4a0a      	ldr	r2, [pc, #40]	; (c414 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x48>)
    c3ec:	9b01      	ldr	r3, [sp, #4]
    c3ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3f2:	f003 0301 	and.w	r3, r3, #1
    c3f6:	2b00      	cmp	r3, #0
    c3f8:	d106      	bne.n	c408 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x3c>
    c3fa:	4a05      	ldr	r2, [pc, #20]	; (c410 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x44>)
    c3fc:	9b01      	ldr	r3, [sp, #4]
    c3fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c402:	2b00      	cmp	r3, #0
    c404:	d100      	bne.n	c408 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c406:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c408:	bf00      	nop
    c40a:	b003      	add	sp, #12
    c40c:	f85d fb04 	ldr.w	pc, [sp], #4
    c410:	1fff9024 	.word	0x1fff9024
    c414:	1fff9020 	.word	0x1fff9020

0000c418 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14(void)
{
    c418:	b500      	push	{lr}
    c41a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c41c:	f7f4 fb88 	bl	b30 <Sys_GetCoreID>
    c420:	4603      	mov	r3, r0
    c422:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_14[u32CoreId])
    c424:	4a10      	ldr	r2, [pc, #64]	; (c468 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x50>)
    c426:	9b01      	ldr	r3, [sp, #4]
    c428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c42c:	2b00      	cmp	r3, #0
    c42e:	d10d      	bne.n	c44c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c430:	f7f4 fa9c 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c434:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c436:	9b00      	ldr	r3, [sp, #0]
    c438:	f003 0301 	and.w	r3, r3, #1
    c43c:	2b00      	cmp	r3, #0
    c43e:	d100      	bne.n	c442 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c440:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_14[u32CoreId] = msr;
    c442:	490a      	ldr	r1, [pc, #40]	; (c46c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x54>)
    c444:	9b01      	ldr	r3, [sp, #4]
    c446:	9a00      	ldr	r2, [sp, #0]
    c448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_14[u32CoreId]++;
    c44c:	4a06      	ldr	r2, [pc, #24]	; (c468 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x50>)
    c44e:	9b01      	ldr	r3, [sp, #4]
    c450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c454:	1c5a      	adds	r2, r3, #1
    c456:	4904      	ldr	r1, [pc, #16]	; (c468 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x50>)
    c458:	9b01      	ldr	r3, [sp, #4]
    c45a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c45e:	bf00      	nop
    c460:	b003      	add	sp, #12
    c462:	f85d fb04 	ldr.w	pc, [sp], #4
    c466:	bf00      	nop
    c468:	1fff902c 	.word	0x1fff902c
    c46c:	1fff9028 	.word	0x1fff9028

0000c470 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14(void)
{
    c470:	b500      	push	{lr}
    c472:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c474:	f7f4 fb5c 	bl	b30 <Sys_GetCoreID>
    c478:	4603      	mov	r3, r0
    c47a:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_14[u32CoreId]--;
    c47c:	4a0d      	ldr	r2, [pc, #52]	; (c4b4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x44>)
    c47e:	9b01      	ldr	r3, [sp, #4]
    c480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c484:	1e5a      	subs	r2, r3, #1
    c486:	490b      	ldr	r1, [pc, #44]	; (c4b4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x44>)
    c488:	9b01      	ldr	r3, [sp, #4]
    c48a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
    c48e:	4a0a      	ldr	r2, [pc, #40]	; (c4b8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x48>)
    c490:	9b01      	ldr	r3, [sp, #4]
    c492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c496:	f003 0301 	and.w	r3, r3, #1
    c49a:	2b00      	cmp	r3, #0
    c49c:	d106      	bne.n	c4ac <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x3c>
    c49e:	4a05      	ldr	r2, [pc, #20]	; (c4b4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x44>)
    c4a0:	9b01      	ldr	r3, [sp, #4]
    c4a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4a6:	2b00      	cmp	r3, #0
    c4a8:	d100      	bne.n	c4ac <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c4aa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c4ac:	bf00      	nop
    c4ae:	b003      	add	sp, #12
    c4b0:	f85d fb04 	ldr.w	pc, [sp], #4
    c4b4:	1fff902c 	.word	0x1fff902c
    c4b8:	1fff9028 	.word	0x1fff9028

0000c4bc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15(void)
{
    c4bc:	b500      	push	{lr}
    c4be:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c4c0:	f7f4 fb36 	bl	b30 <Sys_GetCoreID>
    c4c4:	4603      	mov	r3, r0
    c4c6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_15[u32CoreId])
    c4c8:	4a10      	ldr	r2, [pc, #64]	; (c50c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x50>)
    c4ca:	9b01      	ldr	r3, [sp, #4]
    c4cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4d0:	2b00      	cmp	r3, #0
    c4d2:	d10d      	bne.n	c4f0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c4d4:	f7f4 fa4a 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c4d8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c4da:	9b00      	ldr	r3, [sp, #0]
    c4dc:	f003 0301 	and.w	r3, r3, #1
    c4e0:	2b00      	cmp	r3, #0
    c4e2:	d100      	bne.n	c4e6 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c4e4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_15[u32CoreId] = msr;
    c4e6:	490a      	ldr	r1, [pc, #40]	; (c510 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x54>)
    c4e8:	9b01      	ldr	r3, [sp, #4]
    c4ea:	9a00      	ldr	r2, [sp, #0]
    c4ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_15[u32CoreId]++;
    c4f0:	4a06      	ldr	r2, [pc, #24]	; (c50c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x50>)
    c4f2:	9b01      	ldr	r3, [sp, #4]
    c4f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4f8:	1c5a      	adds	r2, r3, #1
    c4fa:	4904      	ldr	r1, [pc, #16]	; (c50c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x50>)
    c4fc:	9b01      	ldr	r3, [sp, #4]
    c4fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c502:	bf00      	nop
    c504:	b003      	add	sp, #12
    c506:	f85d fb04 	ldr.w	pc, [sp], #4
    c50a:	bf00      	nop
    c50c:	1fff9034 	.word	0x1fff9034
    c510:	1fff9030 	.word	0x1fff9030

0000c514 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15(void)
{
    c514:	b500      	push	{lr}
    c516:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c518:	f7f4 fb0a 	bl	b30 <Sys_GetCoreID>
    c51c:	4603      	mov	r3, r0
    c51e:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_15[u32CoreId]--;
    c520:	4a0d      	ldr	r2, [pc, #52]	; (c558 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x44>)
    c522:	9b01      	ldr	r3, [sp, #4]
    c524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c528:	1e5a      	subs	r2, r3, #1
    c52a:	490b      	ldr	r1, [pc, #44]	; (c558 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x44>)
    c52c:	9b01      	ldr	r3, [sp, #4]
    c52e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
    c532:	4a0a      	ldr	r2, [pc, #40]	; (c55c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x48>)
    c534:	9b01      	ldr	r3, [sp, #4]
    c536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c53a:	f003 0301 	and.w	r3, r3, #1
    c53e:	2b00      	cmp	r3, #0
    c540:	d106      	bne.n	c550 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x3c>
    c542:	4a05      	ldr	r2, [pc, #20]	; (c558 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x44>)
    c544:	9b01      	ldr	r3, [sp, #4]
    c546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c54a:	2b00      	cmp	r3, #0
    c54c:	d100      	bne.n	c550 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c54e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c550:	bf00      	nop
    c552:	b003      	add	sp, #12
    c554:	f85d fb04 	ldr.w	pc, [sp], #4
    c558:	1fff9034 	.word	0x1fff9034
    c55c:	1fff9030 	.word	0x1fff9030

0000c560 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16(void)
{
    c560:	b500      	push	{lr}
    c562:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c564:	f7f4 fae4 	bl	b30 <Sys_GetCoreID>
    c568:	4603      	mov	r3, r0
    c56a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_16[u32CoreId])
    c56c:	4a10      	ldr	r2, [pc, #64]	; (c5b0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x50>)
    c56e:	9b01      	ldr	r3, [sp, #4]
    c570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c574:	2b00      	cmp	r3, #0
    c576:	d10d      	bne.n	c594 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c578:	f7f4 f9f8 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c57c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c57e:	9b00      	ldr	r3, [sp, #0]
    c580:	f003 0301 	and.w	r3, r3, #1
    c584:	2b00      	cmp	r3, #0
    c586:	d100      	bne.n	c58a <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c588:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_16[u32CoreId] = msr;
    c58a:	490a      	ldr	r1, [pc, #40]	; (c5b4 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x54>)
    c58c:	9b01      	ldr	r3, [sp, #4]
    c58e:	9a00      	ldr	r2, [sp, #0]
    c590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_16[u32CoreId]++;
    c594:	4a06      	ldr	r2, [pc, #24]	; (c5b0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x50>)
    c596:	9b01      	ldr	r3, [sp, #4]
    c598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c59c:	1c5a      	adds	r2, r3, #1
    c59e:	4904      	ldr	r1, [pc, #16]	; (c5b0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x50>)
    c5a0:	9b01      	ldr	r3, [sp, #4]
    c5a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c5a6:	bf00      	nop
    c5a8:	b003      	add	sp, #12
    c5aa:	f85d fb04 	ldr.w	pc, [sp], #4
    c5ae:	bf00      	nop
    c5b0:	1fff903c 	.word	0x1fff903c
    c5b4:	1fff9038 	.word	0x1fff9038

0000c5b8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16(void)
{
    c5b8:	b500      	push	{lr}
    c5ba:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c5bc:	f7f4 fab8 	bl	b30 <Sys_GetCoreID>
    c5c0:	4603      	mov	r3, r0
    c5c2:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_16[u32CoreId]--;
    c5c4:	4a0d      	ldr	r2, [pc, #52]	; (c5fc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x44>)
    c5c6:	9b01      	ldr	r3, [sp, #4]
    c5c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5cc:	1e5a      	subs	r2, r3, #1
    c5ce:	490b      	ldr	r1, [pc, #44]	; (c5fc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x44>)
    c5d0:	9b01      	ldr	r3, [sp, #4]
    c5d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
    c5d6:	4a0a      	ldr	r2, [pc, #40]	; (c600 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x48>)
    c5d8:	9b01      	ldr	r3, [sp, #4]
    c5da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5de:	f003 0301 	and.w	r3, r3, #1
    c5e2:	2b00      	cmp	r3, #0
    c5e4:	d106      	bne.n	c5f4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x3c>
    c5e6:	4a05      	ldr	r2, [pc, #20]	; (c5fc <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x44>)
    c5e8:	9b01      	ldr	r3, [sp, #4]
    c5ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5ee:	2b00      	cmp	r3, #0
    c5f0:	d100      	bne.n	c5f4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c5f2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c5f4:	bf00      	nop
    c5f6:	b003      	add	sp, #12
    c5f8:	f85d fb04 	ldr.w	pc, [sp], #4
    c5fc:	1fff903c 	.word	0x1fff903c
    c600:	1fff9038 	.word	0x1fff9038

0000c604 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17(void)
{
    c604:	b500      	push	{lr}
    c606:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c608:	f7f4 fa92 	bl	b30 <Sys_GetCoreID>
    c60c:	4603      	mov	r3, r0
    c60e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_17[u32CoreId])
    c610:	4a10      	ldr	r2, [pc, #64]	; (c654 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x50>)
    c612:	9b01      	ldr	r3, [sp, #4]
    c614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c618:	2b00      	cmp	r3, #0
    c61a:	d10d      	bne.n	c638 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c61c:	f7f4 f9a6 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c620:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c622:	9b00      	ldr	r3, [sp, #0]
    c624:	f003 0301 	and.w	r3, r3, #1
    c628:	2b00      	cmp	r3, #0
    c62a:	d100      	bne.n	c62e <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c62c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_17[u32CoreId] = msr;
    c62e:	490a      	ldr	r1, [pc, #40]	; (c658 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x54>)
    c630:	9b01      	ldr	r3, [sp, #4]
    c632:	9a00      	ldr	r2, [sp, #0]
    c634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_17[u32CoreId]++;
    c638:	4a06      	ldr	r2, [pc, #24]	; (c654 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x50>)
    c63a:	9b01      	ldr	r3, [sp, #4]
    c63c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c640:	1c5a      	adds	r2, r3, #1
    c642:	4904      	ldr	r1, [pc, #16]	; (c654 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x50>)
    c644:	9b01      	ldr	r3, [sp, #4]
    c646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c64a:	bf00      	nop
    c64c:	b003      	add	sp, #12
    c64e:	f85d fb04 	ldr.w	pc, [sp], #4
    c652:	bf00      	nop
    c654:	1fff9044 	.word	0x1fff9044
    c658:	1fff9040 	.word	0x1fff9040

0000c65c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17(void)
{
    c65c:	b500      	push	{lr}
    c65e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c660:	f7f4 fa66 	bl	b30 <Sys_GetCoreID>
    c664:	4603      	mov	r3, r0
    c666:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_17[u32CoreId]--;
    c668:	4a0d      	ldr	r2, [pc, #52]	; (c6a0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x44>)
    c66a:	9b01      	ldr	r3, [sp, #4]
    c66c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c670:	1e5a      	subs	r2, r3, #1
    c672:	490b      	ldr	r1, [pc, #44]	; (c6a0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x44>)
    c674:	9b01      	ldr	r3, [sp, #4]
    c676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
    c67a:	4a0a      	ldr	r2, [pc, #40]	; (c6a4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x48>)
    c67c:	9b01      	ldr	r3, [sp, #4]
    c67e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c682:	f003 0301 	and.w	r3, r3, #1
    c686:	2b00      	cmp	r3, #0
    c688:	d106      	bne.n	c698 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x3c>
    c68a:	4a05      	ldr	r2, [pc, #20]	; (c6a0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x44>)
    c68c:	9b01      	ldr	r3, [sp, #4]
    c68e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c692:	2b00      	cmp	r3, #0
    c694:	d100      	bne.n	c698 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c696:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c698:	bf00      	nop
    c69a:	b003      	add	sp, #12
    c69c:	f85d fb04 	ldr.w	pc, [sp], #4
    c6a0:	1fff9044 	.word	0x1fff9044
    c6a4:	1fff9040 	.word	0x1fff9040

0000c6a8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18(void)
{
    c6a8:	b500      	push	{lr}
    c6aa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c6ac:	f7f4 fa40 	bl	b30 <Sys_GetCoreID>
    c6b0:	4603      	mov	r3, r0
    c6b2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_18[u32CoreId])
    c6b4:	4a10      	ldr	r2, [pc, #64]	; (c6f8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x50>)
    c6b6:	9b01      	ldr	r3, [sp, #4]
    c6b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6bc:	2b00      	cmp	r3, #0
    c6be:	d10d      	bne.n	c6dc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c6c0:	f7f4 f954 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c6c4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c6c6:	9b00      	ldr	r3, [sp, #0]
    c6c8:	f003 0301 	and.w	r3, r3, #1
    c6cc:	2b00      	cmp	r3, #0
    c6ce:	d100      	bne.n	c6d2 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c6d0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_18[u32CoreId] = msr;
    c6d2:	490a      	ldr	r1, [pc, #40]	; (c6fc <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x54>)
    c6d4:	9b01      	ldr	r3, [sp, #4]
    c6d6:	9a00      	ldr	r2, [sp, #0]
    c6d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_18[u32CoreId]++;
    c6dc:	4a06      	ldr	r2, [pc, #24]	; (c6f8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x50>)
    c6de:	9b01      	ldr	r3, [sp, #4]
    c6e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6e4:	1c5a      	adds	r2, r3, #1
    c6e6:	4904      	ldr	r1, [pc, #16]	; (c6f8 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x50>)
    c6e8:	9b01      	ldr	r3, [sp, #4]
    c6ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c6ee:	bf00      	nop
    c6f0:	b003      	add	sp, #12
    c6f2:	f85d fb04 	ldr.w	pc, [sp], #4
    c6f6:	bf00      	nop
    c6f8:	1fff904c 	.word	0x1fff904c
    c6fc:	1fff9048 	.word	0x1fff9048

0000c700 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18(void)
{
    c700:	b500      	push	{lr}
    c702:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c704:	f7f4 fa14 	bl	b30 <Sys_GetCoreID>
    c708:	4603      	mov	r3, r0
    c70a:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_18[u32CoreId]--;
    c70c:	4a0d      	ldr	r2, [pc, #52]	; (c744 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x44>)
    c70e:	9b01      	ldr	r3, [sp, #4]
    c710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c714:	1e5a      	subs	r2, r3, #1
    c716:	490b      	ldr	r1, [pc, #44]	; (c744 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x44>)
    c718:	9b01      	ldr	r3, [sp, #4]
    c71a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
    c71e:	4a0a      	ldr	r2, [pc, #40]	; (c748 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x48>)
    c720:	9b01      	ldr	r3, [sp, #4]
    c722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c726:	f003 0301 	and.w	r3, r3, #1
    c72a:	2b00      	cmp	r3, #0
    c72c:	d106      	bne.n	c73c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x3c>
    c72e:	4a05      	ldr	r2, [pc, #20]	; (c744 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x44>)
    c730:	9b01      	ldr	r3, [sp, #4]
    c732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c736:	2b00      	cmp	r3, #0
    c738:	d100      	bne.n	c73c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c73a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c73c:	bf00      	nop
    c73e:	b003      	add	sp, #12
    c740:	f85d fb04 	ldr.w	pc, [sp], #4
    c744:	1fff904c 	.word	0x1fff904c
    c748:	1fff9048 	.word	0x1fff9048

0000c74c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19(void)
{
    c74c:	b500      	push	{lr}
    c74e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c750:	f7f4 f9ee 	bl	b30 <Sys_GetCoreID>
    c754:	4603      	mov	r3, r0
    c756:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_19[u32CoreId])
    c758:	4a10      	ldr	r2, [pc, #64]	; (c79c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x50>)
    c75a:	9b01      	ldr	r3, [sp, #4]
    c75c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c760:	2b00      	cmp	r3, #0
    c762:	d10d      	bne.n	c780 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c764:	f7f4 f902 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c768:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c76a:	9b00      	ldr	r3, [sp, #0]
    c76c:	f003 0301 	and.w	r3, r3, #1
    c770:	2b00      	cmp	r3, #0
    c772:	d100      	bne.n	c776 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c774:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_19[u32CoreId] = msr;
    c776:	490a      	ldr	r1, [pc, #40]	; (c7a0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x54>)
    c778:	9b01      	ldr	r3, [sp, #4]
    c77a:	9a00      	ldr	r2, [sp, #0]
    c77c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_19[u32CoreId]++;
    c780:	4a06      	ldr	r2, [pc, #24]	; (c79c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x50>)
    c782:	9b01      	ldr	r3, [sp, #4]
    c784:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c788:	1c5a      	adds	r2, r3, #1
    c78a:	4904      	ldr	r1, [pc, #16]	; (c79c <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x50>)
    c78c:	9b01      	ldr	r3, [sp, #4]
    c78e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c792:	bf00      	nop
    c794:	b003      	add	sp, #12
    c796:	f85d fb04 	ldr.w	pc, [sp], #4
    c79a:	bf00      	nop
    c79c:	1fff9054 	.word	0x1fff9054
    c7a0:	1fff9050 	.word	0x1fff9050

0000c7a4 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19(void)
{
    c7a4:	b500      	push	{lr}
    c7a6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c7a8:	f7f4 f9c2 	bl	b30 <Sys_GetCoreID>
    c7ac:	4603      	mov	r3, r0
    c7ae:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_19[u32CoreId]--;
    c7b0:	4a0d      	ldr	r2, [pc, #52]	; (c7e8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x44>)
    c7b2:	9b01      	ldr	r3, [sp, #4]
    c7b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7b8:	1e5a      	subs	r2, r3, #1
    c7ba:	490b      	ldr	r1, [pc, #44]	; (c7e8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x44>)
    c7bc:	9b01      	ldr	r3, [sp, #4]
    c7be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
    c7c2:	4a0a      	ldr	r2, [pc, #40]	; (c7ec <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x48>)
    c7c4:	9b01      	ldr	r3, [sp, #4]
    c7c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7ca:	f003 0301 	and.w	r3, r3, #1
    c7ce:	2b00      	cmp	r3, #0
    c7d0:	d106      	bne.n	c7e0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x3c>
    c7d2:	4a05      	ldr	r2, [pc, #20]	; (c7e8 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x44>)
    c7d4:	9b01      	ldr	r3, [sp, #4]
    c7d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7da:	2b00      	cmp	r3, #0
    c7dc:	d100      	bne.n	c7e0 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c7de:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c7e0:	bf00      	nop
    c7e2:	b003      	add	sp, #12
    c7e4:	f85d fb04 	ldr.w	pc, [sp], #4
    c7e8:	1fff9054 	.word	0x1fff9054
    c7ec:	1fff9050 	.word	0x1fff9050

0000c7f0 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20>:

void SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20(void)
{
    c7f0:	b500      	push	{lr}
    c7f2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c7f4:	f7f4 f99c 	bl	b30 <Sys_GetCoreID>
    c7f8:	4603      	mov	r3, r0
    c7fa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_20[u32CoreId])
    c7fc:	4a10      	ldr	r2, [pc, #64]	; (c840 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x50>)
    c7fe:	9b01      	ldr	r3, [sp, #4]
    c800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c804:	2b00      	cmp	r3, #0
    c806:	d10d      	bne.n	c824 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Can_43_FLEXCAN_schm_read_msr);
#else
        msr = Can_43_FLEXCAN_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c808:	f7f4 f8b0 	bl	96c <Can_43_FLEXCAN_schm_read_msr>
    c80c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c80e:	9b00      	ldr	r3, [sp, #0]
    c810:	f003 0301 	and.w	r3, r3, #1
    c814:	2b00      	cmp	r3, #0
    c816:	d100      	bne.n	c81a <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c818:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_CAN_EXCLUSIVE_AREA_20[u32CoreId] = msr;
    c81a:	490a      	ldr	r1, [pc, #40]	; (c844 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x54>)
    c81c:	9b01      	ldr	r3, [sp, #4]
    c81e:	9a00      	ldr	r2, [sp, #0]
    c820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_CAN_EXCLUSIVE_AREA_20[u32CoreId]++;
    c824:	4a06      	ldr	r2, [pc, #24]	; (c840 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x50>)
    c826:	9b01      	ldr	r3, [sp, #4]
    c828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c82c:	1c5a      	adds	r2, r3, #1
    c82e:	4904      	ldr	r1, [pc, #16]	; (c840 <SchM_Enter_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x50>)
    c830:	9b01      	ldr	r3, [sp, #4]
    c832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c836:	bf00      	nop
    c838:	b003      	add	sp, #12
    c83a:	f85d fb04 	ldr.w	pc, [sp], #4
    c83e:	bf00      	nop
    c840:	1fff905c 	.word	0x1fff905c
    c844:	1fff9058 	.word	0x1fff9058

0000c848 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20>:

void SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20(void)
{
    c848:	b500      	push	{lr}
    c84a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c84c:	f7f4 f970 	bl	b30 <Sys_GetCoreID>
    c850:	4603      	mov	r3, r0
    c852:	9301      	str	r3, [sp, #4]

    reentry_guard_CAN_EXCLUSIVE_AREA_20[u32CoreId]--;
    c854:	4a0d      	ldr	r2, [pc, #52]	; (c88c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x44>)
    c856:	9b01      	ldr	r3, [sp, #4]
    c858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c85c:	1e5a      	subs	r2, r3, #1
    c85e:	490b      	ldr	r1, [pc, #44]	; (c88c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x44>)
    c860:	9b01      	ldr	r3, [sp, #4]
    c862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_CAN_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_CAN_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
    c866:	4a0a      	ldr	r2, [pc, #40]	; (c890 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x48>)
    c868:	9b01      	ldr	r3, [sp, #4]
    c86a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c86e:	f003 0301 	and.w	r3, r3, #1
    c872:	2b00      	cmp	r3, #0
    c874:	d106      	bne.n	c884 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x3c>
    c876:	4a05      	ldr	r2, [pc, #20]	; (c88c <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x44>)
    c878:	9b01      	ldr	r3, [sp, #4]
    c87a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c87e:	2b00      	cmp	r3, #0
    c880:	d100      	bne.n	c884 <SchM_Exit_Can_43_FLEXCAN_CAN_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c882:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c884:	bf00      	nop
    c886:	b003      	add	sp, #12
    c888:	f85d fb04 	ldr.w	pc, [sp], #4
    c88c:	1fff905c 	.word	0x1fff905c
    c890:	1fff9058 	.word	0x1fff9058

0000c894 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
    c894:	b500      	push	{lr}
    c896:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c898:	f7f4 f94a 	bl	b30 <Sys_GetCoreID>
    c89c:	4603      	mov	r3, r0
    c89e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId])
    c8a0:	4a10      	ldr	r2, [pc, #64]	; (c8e4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    c8a2:	9b01      	ldr	r3, [sp, #4]
    c8a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c8a8:	2b00      	cmp	r3, #0
    c8aa:	d10d      	bne.n	c8c8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c8ac:	f7f4 f867 	bl	97e <Mcu_schm_read_msr>
    c8b0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c8b2:	9b00      	ldr	r3, [sp, #0]
    c8b4:	f003 0301 	and.w	r3, r3, #1
    c8b8:	2b00      	cmp	r3, #0
    c8ba:	d100      	bne.n	c8be <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c8bc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    c8be:	490a      	ldr	r1, [pc, #40]	; (c8e8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x54>)
    c8c0:	9b01      	ldr	r3, [sp, #4]
    c8c2:	9a00      	ldr	r2, [sp, #0]
    c8c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]++;
    c8c8:	4a06      	ldr	r2, [pc, #24]	; (c8e4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    c8ca:	9b01      	ldr	r3, [sp, #4]
    c8cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c8d0:	1c5a      	adds	r2, r3, #1
    c8d2:	4904      	ldr	r1, [pc, #16]	; (c8e4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    c8d4:	9b01      	ldr	r3, [sp, #4]
    c8d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c8da:	bf00      	nop
    c8dc:	b003      	add	sp, #12
    c8de:	f85d fb04 	ldr.w	pc, [sp], #4
    c8e2:	bf00      	nop
    c8e4:	1fff9064 	.word	0x1fff9064
    c8e8:	1fff9060 	.word	0x1fff9060

0000c8ec <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
    c8ec:	b500      	push	{lr}
    c8ee:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c8f0:	f7f4 f91e 	bl	b30 <Sys_GetCoreID>
    c8f4:	4603      	mov	r3, r0
    c8f6:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]--;
    c8f8:	4a0d      	ldr	r2, [pc, #52]	; (c930 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    c8fa:	9b01      	ldr	r3, [sp, #4]
    c8fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c900:	1e5a      	subs	r2, r3, #1
    c902:	490b      	ldr	r1, [pc, #44]	; (c930 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    c904:	9b01      	ldr	r3, [sp, #4]
    c906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    c90a:	4a0a      	ldr	r2, [pc, #40]	; (c934 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x48>)
    c90c:	9b01      	ldr	r3, [sp, #4]
    c90e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c912:	f003 0301 	and.w	r3, r3, #1
    c916:	2b00      	cmp	r3, #0
    c918:	d106      	bne.n	c928 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
    c91a:	4a05      	ldr	r2, [pc, #20]	; (c930 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    c91c:	9b01      	ldr	r3, [sp, #4]
    c91e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c922:	2b00      	cmp	r3, #0
    c924:	d100      	bne.n	c928 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c926:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c928:	bf00      	nop
    c92a:	b003      	add	sp, #12
    c92c:	f85d fb04 	ldr.w	pc, [sp], #4
    c930:	1fff9064 	.word	0x1fff9064
    c934:	1fff9060 	.word	0x1fff9060

0000c938 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
    c938:	b500      	push	{lr}
    c93a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c93c:	f7f4 f8f8 	bl	b30 <Sys_GetCoreID>
    c940:	4603      	mov	r3, r0
    c942:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId])
    c944:	4a10      	ldr	r2, [pc, #64]	; (c988 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    c946:	9b01      	ldr	r3, [sp, #4]
    c948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c94c:	2b00      	cmp	r3, #0
    c94e:	d10d      	bne.n	c96c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c950:	f7f4 f815 	bl	97e <Mcu_schm_read_msr>
    c954:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c956:	9b00      	ldr	r3, [sp, #0]
    c958:	f003 0301 	and.w	r3, r3, #1
    c95c:	2b00      	cmp	r3, #0
    c95e:	d100      	bne.n	c962 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c960:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    c962:	490a      	ldr	r1, [pc, #40]	; (c98c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x54>)
    c964:	9b01      	ldr	r3, [sp, #4]
    c966:	9a00      	ldr	r2, [sp, #0]
    c968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]++;
    c96c:	4a06      	ldr	r2, [pc, #24]	; (c988 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    c96e:	9b01      	ldr	r3, [sp, #4]
    c970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c974:	1c5a      	adds	r2, r3, #1
    c976:	4904      	ldr	r1, [pc, #16]	; (c988 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    c978:	9b01      	ldr	r3, [sp, #4]
    c97a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c97e:	bf00      	nop
    c980:	b003      	add	sp, #12
    c982:	f85d fb04 	ldr.w	pc, [sp], #4
    c986:	bf00      	nop
    c988:	1fff906c 	.word	0x1fff906c
    c98c:	1fff9068 	.word	0x1fff9068

0000c990 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
    c990:	b500      	push	{lr}
    c992:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c994:	f7f4 f8cc 	bl	b30 <Sys_GetCoreID>
    c998:	4603      	mov	r3, r0
    c99a:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]--;
    c99c:	4a0d      	ldr	r2, [pc, #52]	; (c9d4 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    c99e:	9b01      	ldr	r3, [sp, #4]
    c9a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9a4:	1e5a      	subs	r2, r3, #1
    c9a6:	490b      	ldr	r1, [pc, #44]	; (c9d4 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    c9a8:	9b01      	ldr	r3, [sp, #4]
    c9aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    c9ae:	4a0a      	ldr	r2, [pc, #40]	; (c9d8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x48>)
    c9b0:	9b01      	ldr	r3, [sp, #4]
    c9b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9b6:	f003 0301 	and.w	r3, r3, #1
    c9ba:	2b00      	cmp	r3, #0
    c9bc:	d106      	bne.n	c9cc <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
    c9be:	4a05      	ldr	r2, [pc, #20]	; (c9d4 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    c9c0:	9b01      	ldr	r3, [sp, #4]
    c9c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9c6:	2b00      	cmp	r3, #0
    c9c8:	d100      	bne.n	c9cc <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c9ca:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c9cc:	bf00      	nop
    c9ce:	b003      	add	sp, #12
    c9d0:	f85d fb04 	ldr.w	pc, [sp], #4
    c9d4:	1fff906c 	.word	0x1fff906c
    c9d8:	1fff9068 	.word	0x1fff9068

0000c9dc <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
    c9dc:	b500      	push	{lr}
    c9de:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c9e0:	f7f4 f8a6 	bl	b30 <Sys_GetCoreID>
    c9e4:	4603      	mov	r3, r0
    c9e6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId])
    c9e8:	4a10      	ldr	r2, [pc, #64]	; (ca2c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    c9ea:	9b01      	ldr	r3, [sp, #4]
    c9ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9f0:	2b00      	cmp	r3, #0
    c9f2:	d10d      	bne.n	ca10 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c9f4:	f7f3 ffc3 	bl	97e <Mcu_schm_read_msr>
    c9f8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c9fa:	9b00      	ldr	r3, [sp, #0]
    c9fc:	f003 0301 	and.w	r3, r3, #1
    ca00:	2b00      	cmp	r3, #0
    ca02:	d100      	bne.n	ca06 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ca04:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    ca06:	490a      	ldr	r1, [pc, #40]	; (ca30 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x54>)
    ca08:	9b01      	ldr	r3, [sp, #4]
    ca0a:	9a00      	ldr	r2, [sp, #0]
    ca0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]++;
    ca10:	4a06      	ldr	r2, [pc, #24]	; (ca2c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    ca12:	9b01      	ldr	r3, [sp, #4]
    ca14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca18:	1c5a      	adds	r2, r3, #1
    ca1a:	4904      	ldr	r1, [pc, #16]	; (ca2c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    ca1c:	9b01      	ldr	r3, [sp, #4]
    ca1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ca22:	bf00      	nop
    ca24:	b003      	add	sp, #12
    ca26:	f85d fb04 	ldr.w	pc, [sp], #4
    ca2a:	bf00      	nop
    ca2c:	1fff9074 	.word	0x1fff9074
    ca30:	1fff9070 	.word	0x1fff9070

0000ca34 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
    ca34:	b500      	push	{lr}
    ca36:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ca38:	f7f4 f87a 	bl	b30 <Sys_GetCoreID>
    ca3c:	4603      	mov	r3, r0
    ca3e:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]--;
    ca40:	4a0d      	ldr	r2, [pc, #52]	; (ca78 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    ca42:	9b01      	ldr	r3, [sp, #4]
    ca44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca48:	1e5a      	subs	r2, r3, #1
    ca4a:	490b      	ldr	r1, [pc, #44]	; (ca78 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    ca4c:	9b01      	ldr	r3, [sp, #4]
    ca4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    ca52:	4a0a      	ldr	r2, [pc, #40]	; (ca7c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x48>)
    ca54:	9b01      	ldr	r3, [sp, #4]
    ca56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca5a:	f003 0301 	and.w	r3, r3, #1
    ca5e:	2b00      	cmp	r3, #0
    ca60:	d106      	bne.n	ca70 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
    ca62:	4a05      	ldr	r2, [pc, #20]	; (ca78 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    ca64:	9b01      	ldr	r3, [sp, #4]
    ca66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca6a:	2b00      	cmp	r3, #0
    ca6c:	d100      	bne.n	ca70 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ca6e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ca70:	bf00      	nop
    ca72:	b003      	add	sp, #12
    ca74:	f85d fb04 	ldr.w	pc, [sp], #4
    ca78:	1fff9074 	.word	0x1fff9074
    ca7c:	1fff9070 	.word	0x1fff9070

0000ca80 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00(void)
{
    ca80:	b500      	push	{lr}
    ca82:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ca84:	f7f4 f854 	bl	b30 <Sys_GetCoreID>
    ca88:	4603      	mov	r3, r0
    ca8a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId])
    ca8c:	4a10      	ldr	r2, [pc, #64]	; (cad0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    ca8e:	9b01      	ldr	r3, [sp, #4]
    ca90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca94:	2b00      	cmp	r3, #0
    ca96:	d10d      	bne.n	cab4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ca98:	f7f3 ff7a 	bl	990 <Port_schm_read_msr>
    ca9c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ca9e:	9b00      	ldr	r3, [sp, #0]
    caa0:	f003 0301 	and.w	r3, r3, #1
    caa4:	2b00      	cmp	r3, #0
    caa6:	d100      	bne.n	caaa <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    caa8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    caaa:	490a      	ldr	r1, [pc, #40]	; (cad4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x54>)
    caac:	9b01      	ldr	r3, [sp, #4]
    caae:	9a00      	ldr	r2, [sp, #0]
    cab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]++;
    cab4:	4a06      	ldr	r2, [pc, #24]	; (cad0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    cab6:	9b01      	ldr	r3, [sp, #4]
    cab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cabc:	1c5a      	adds	r2, r3, #1
    cabe:	4904      	ldr	r1, [pc, #16]	; (cad0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    cac0:	9b01      	ldr	r3, [sp, #4]
    cac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cac6:	bf00      	nop
    cac8:	b003      	add	sp, #12
    caca:	f85d fb04 	ldr.w	pc, [sp], #4
    cace:	bf00      	nop
    cad0:	1fff907c 	.word	0x1fff907c
    cad4:	1fff9078 	.word	0x1fff9078

0000cad8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00(void)
{
    cad8:	b500      	push	{lr}
    cada:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cadc:	f7f4 f828 	bl	b30 <Sys_GetCoreID>
    cae0:	4603      	mov	r3, r0
    cae2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]--;
    cae4:	4a0d      	ldr	r2, [pc, #52]	; (cb1c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    cae6:	9b01      	ldr	r3, [sp, #4]
    cae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    caec:	1e5a      	subs	r2, r3, #1
    caee:	490b      	ldr	r1, [pc, #44]	; (cb1c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    caf0:	9b01      	ldr	r3, [sp, #4]
    caf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    caf6:	4a0a      	ldr	r2, [pc, #40]	; (cb20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x48>)
    caf8:	9b01      	ldr	r3, [sp, #4]
    cafa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cafe:	f003 0301 	and.w	r3, r3, #1
    cb02:	2b00      	cmp	r3, #0
    cb04:	d106      	bne.n	cb14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
    cb06:	4a05      	ldr	r2, [pc, #20]	; (cb1c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    cb08:	9b01      	ldr	r3, [sp, #4]
    cb0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb0e:	2b00      	cmp	r3, #0
    cb10:	d100      	bne.n	cb14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cb12:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cb14:	bf00      	nop
    cb16:	b003      	add	sp, #12
    cb18:	f85d fb04 	ldr.w	pc, [sp], #4
    cb1c:	1fff907c 	.word	0x1fff907c
    cb20:	1fff9078 	.word	0x1fff9078

0000cb24 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01(void)
{
    cb24:	b500      	push	{lr}
    cb26:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cb28:	f7f4 f802 	bl	b30 <Sys_GetCoreID>
    cb2c:	4603      	mov	r3, r0
    cb2e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId])
    cb30:	4a10      	ldr	r2, [pc, #64]	; (cb74 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    cb32:	9b01      	ldr	r3, [sp, #4]
    cb34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb38:	2b00      	cmp	r3, #0
    cb3a:	d10d      	bne.n	cb58 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cb3c:	f7f3 ff28 	bl	990 <Port_schm_read_msr>
    cb40:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cb42:	9b00      	ldr	r3, [sp, #0]
    cb44:	f003 0301 	and.w	r3, r3, #1
    cb48:	2b00      	cmp	r3, #0
    cb4a:	d100      	bne.n	cb4e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cb4c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    cb4e:	490a      	ldr	r1, [pc, #40]	; (cb78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x54>)
    cb50:	9b01      	ldr	r3, [sp, #4]
    cb52:	9a00      	ldr	r2, [sp, #0]
    cb54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]++;
    cb58:	4a06      	ldr	r2, [pc, #24]	; (cb74 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    cb5a:	9b01      	ldr	r3, [sp, #4]
    cb5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb60:	1c5a      	adds	r2, r3, #1
    cb62:	4904      	ldr	r1, [pc, #16]	; (cb74 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    cb64:	9b01      	ldr	r3, [sp, #4]
    cb66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cb6a:	bf00      	nop
    cb6c:	b003      	add	sp, #12
    cb6e:	f85d fb04 	ldr.w	pc, [sp], #4
    cb72:	bf00      	nop
    cb74:	1fff9084 	.word	0x1fff9084
    cb78:	1fff9080 	.word	0x1fff9080

0000cb7c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01(void)
{
    cb7c:	b500      	push	{lr}
    cb7e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cb80:	f7f3 ffd6 	bl	b30 <Sys_GetCoreID>
    cb84:	4603      	mov	r3, r0
    cb86:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]--;
    cb88:	4a0d      	ldr	r2, [pc, #52]	; (cbc0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    cb8a:	9b01      	ldr	r3, [sp, #4]
    cb8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb90:	1e5a      	subs	r2, r3, #1
    cb92:	490b      	ldr	r1, [pc, #44]	; (cbc0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    cb94:	9b01      	ldr	r3, [sp, #4]
    cb96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    cb9a:	4a0a      	ldr	r2, [pc, #40]	; (cbc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x48>)
    cb9c:	9b01      	ldr	r3, [sp, #4]
    cb9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cba2:	f003 0301 	and.w	r3, r3, #1
    cba6:	2b00      	cmp	r3, #0
    cba8:	d106      	bne.n	cbb8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
    cbaa:	4a05      	ldr	r2, [pc, #20]	; (cbc0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    cbac:	9b01      	ldr	r3, [sp, #4]
    cbae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbb2:	2b00      	cmp	r3, #0
    cbb4:	d100      	bne.n	cbb8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cbb6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cbb8:	bf00      	nop
    cbba:	b003      	add	sp, #12
    cbbc:	f85d fb04 	ldr.w	pc, [sp], #4
    cbc0:	1fff9084 	.word	0x1fff9084
    cbc4:	1fff9080 	.word	0x1fff9080

0000cbc8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02(void)
{
    cbc8:	b500      	push	{lr}
    cbca:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cbcc:	f7f3 ffb0 	bl	b30 <Sys_GetCoreID>
    cbd0:	4603      	mov	r3, r0
    cbd2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId])
    cbd4:	4a10      	ldr	r2, [pc, #64]	; (cc18 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    cbd6:	9b01      	ldr	r3, [sp, #4]
    cbd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbdc:	2b00      	cmp	r3, #0
    cbde:	d10d      	bne.n	cbfc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cbe0:	f7f3 fed6 	bl	990 <Port_schm_read_msr>
    cbe4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cbe6:	9b00      	ldr	r3, [sp, #0]
    cbe8:	f003 0301 	and.w	r3, r3, #1
    cbec:	2b00      	cmp	r3, #0
    cbee:	d100      	bne.n	cbf2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cbf0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    cbf2:	490a      	ldr	r1, [pc, #40]	; (cc1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x54>)
    cbf4:	9b01      	ldr	r3, [sp, #4]
    cbf6:	9a00      	ldr	r2, [sp, #0]
    cbf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]++;
    cbfc:	4a06      	ldr	r2, [pc, #24]	; (cc18 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    cbfe:	9b01      	ldr	r3, [sp, #4]
    cc00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc04:	1c5a      	adds	r2, r3, #1
    cc06:	4904      	ldr	r1, [pc, #16]	; (cc18 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    cc08:	9b01      	ldr	r3, [sp, #4]
    cc0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cc0e:	bf00      	nop
    cc10:	b003      	add	sp, #12
    cc12:	f85d fb04 	ldr.w	pc, [sp], #4
    cc16:	bf00      	nop
    cc18:	1fff908c 	.word	0x1fff908c
    cc1c:	1fff9088 	.word	0x1fff9088

0000cc20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02(void)
{
    cc20:	b500      	push	{lr}
    cc22:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cc24:	f7f3 ff84 	bl	b30 <Sys_GetCoreID>
    cc28:	4603      	mov	r3, r0
    cc2a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]--;
    cc2c:	4a0d      	ldr	r2, [pc, #52]	; (cc64 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    cc2e:	9b01      	ldr	r3, [sp, #4]
    cc30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc34:	1e5a      	subs	r2, r3, #1
    cc36:	490b      	ldr	r1, [pc, #44]	; (cc64 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    cc38:	9b01      	ldr	r3, [sp, #4]
    cc3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    cc3e:	4a0a      	ldr	r2, [pc, #40]	; (cc68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x48>)
    cc40:	9b01      	ldr	r3, [sp, #4]
    cc42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc46:	f003 0301 	and.w	r3, r3, #1
    cc4a:	2b00      	cmp	r3, #0
    cc4c:	d106      	bne.n	cc5c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
    cc4e:	4a05      	ldr	r2, [pc, #20]	; (cc64 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    cc50:	9b01      	ldr	r3, [sp, #4]
    cc52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc56:	2b00      	cmp	r3, #0
    cc58:	d100      	bne.n	cc5c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cc5a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cc5c:	bf00      	nop
    cc5e:	b003      	add	sp, #12
    cc60:	f85d fb04 	ldr.w	pc, [sp], #4
    cc64:	1fff908c 	.word	0x1fff908c
    cc68:	1fff9088 	.word	0x1fff9088

0000cc6c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03(void)
{
    cc6c:	b500      	push	{lr}
    cc6e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cc70:	f7f3 ff5e 	bl	b30 <Sys_GetCoreID>
    cc74:	4603      	mov	r3, r0
    cc76:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId])
    cc78:	4a10      	ldr	r2, [pc, #64]	; (ccbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    cc7a:	9b01      	ldr	r3, [sp, #4]
    cc7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc80:	2b00      	cmp	r3, #0
    cc82:	d10d      	bne.n	cca0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cc84:	f7f3 fe84 	bl	990 <Port_schm_read_msr>
    cc88:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cc8a:	9b00      	ldr	r3, [sp, #0]
    cc8c:	f003 0301 	and.w	r3, r3, #1
    cc90:	2b00      	cmp	r3, #0
    cc92:	d100      	bne.n	cc96 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cc94:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_03[u32CoreId] = msr;
    cc96:	490a      	ldr	r1, [pc, #40]	; (ccc0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x54>)
    cc98:	9b01      	ldr	r3, [sp, #4]
    cc9a:	9a00      	ldr	r2, [sp, #0]
    cc9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]++;
    cca0:	4a06      	ldr	r2, [pc, #24]	; (ccbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    cca2:	9b01      	ldr	r3, [sp, #4]
    cca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cca8:	1c5a      	adds	r2, r3, #1
    ccaa:	4904      	ldr	r1, [pc, #16]	; (ccbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    ccac:	9b01      	ldr	r3, [sp, #4]
    ccae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ccb2:	bf00      	nop
    ccb4:	b003      	add	sp, #12
    ccb6:	f85d fb04 	ldr.w	pc, [sp], #4
    ccba:	bf00      	nop
    ccbc:	1fff9094 	.word	0x1fff9094
    ccc0:	1fff9090 	.word	0x1fff9090

0000ccc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03(void)
{
    ccc4:	b500      	push	{lr}
    ccc6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ccc8:	f7f3 ff32 	bl	b30 <Sys_GetCoreID>
    cccc:	4603      	mov	r3, r0
    ccce:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]--;
    ccd0:	4a0d      	ldr	r2, [pc, #52]	; (cd08 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    ccd2:	9b01      	ldr	r3, [sp, #4]
    ccd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ccd8:	1e5a      	subs	r2, r3, #1
    ccda:	490b      	ldr	r1, [pc, #44]	; (cd08 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    ccdc:	9b01      	ldr	r3, [sp, #4]
    ccde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
    cce2:	4a0a      	ldr	r2, [pc, #40]	; (cd0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x48>)
    cce4:	9b01      	ldr	r3, [sp, #4]
    cce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ccea:	f003 0301 	and.w	r3, r3, #1
    ccee:	2b00      	cmp	r3, #0
    ccf0:	d106      	bne.n	cd00 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
    ccf2:	4a05      	ldr	r2, [pc, #20]	; (cd08 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    ccf4:	9b01      	ldr	r3, [sp, #4]
    ccf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ccfa:	2b00      	cmp	r3, #0
    ccfc:	d100      	bne.n	cd00 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ccfe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cd00:	bf00      	nop
    cd02:	b003      	add	sp, #12
    cd04:	f85d fb04 	ldr.w	pc, [sp], #4
    cd08:	1fff9094 	.word	0x1fff9094
    cd0c:	1fff9090 	.word	0x1fff9090

0000cd10 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04(void)
{
    cd10:	b500      	push	{lr}
    cd12:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cd14:	f7f3 ff0c 	bl	b30 <Sys_GetCoreID>
    cd18:	4603      	mov	r3, r0
    cd1a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId])
    cd1c:	4a10      	ldr	r2, [pc, #64]	; (cd60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    cd1e:	9b01      	ldr	r3, [sp, #4]
    cd20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd24:	2b00      	cmp	r3, #0
    cd26:	d10d      	bne.n	cd44 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cd28:	f7f3 fe32 	bl	990 <Port_schm_read_msr>
    cd2c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cd2e:	9b00      	ldr	r3, [sp, #0]
    cd30:	f003 0301 	and.w	r3, r3, #1
    cd34:	2b00      	cmp	r3, #0
    cd36:	d100      	bne.n	cd3a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cd38:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_04[u32CoreId] = msr;
    cd3a:	490a      	ldr	r1, [pc, #40]	; (cd64 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x54>)
    cd3c:	9b01      	ldr	r3, [sp, #4]
    cd3e:	9a00      	ldr	r2, [sp, #0]
    cd40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]++;
    cd44:	4a06      	ldr	r2, [pc, #24]	; (cd60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    cd46:	9b01      	ldr	r3, [sp, #4]
    cd48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd4c:	1c5a      	adds	r2, r3, #1
    cd4e:	4904      	ldr	r1, [pc, #16]	; (cd60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    cd50:	9b01      	ldr	r3, [sp, #4]
    cd52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cd56:	bf00      	nop
    cd58:	b003      	add	sp, #12
    cd5a:	f85d fb04 	ldr.w	pc, [sp], #4
    cd5e:	bf00      	nop
    cd60:	1fff909c 	.word	0x1fff909c
    cd64:	1fff9098 	.word	0x1fff9098

0000cd68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04(void)
{
    cd68:	b500      	push	{lr}
    cd6a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cd6c:	f7f3 fee0 	bl	b30 <Sys_GetCoreID>
    cd70:	4603      	mov	r3, r0
    cd72:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]--;
    cd74:	4a0d      	ldr	r2, [pc, #52]	; (cdac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    cd76:	9b01      	ldr	r3, [sp, #4]
    cd78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd7c:	1e5a      	subs	r2, r3, #1
    cd7e:	490b      	ldr	r1, [pc, #44]	; (cdac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    cd80:	9b01      	ldr	r3, [sp, #4]
    cd82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
    cd86:	4a0a      	ldr	r2, [pc, #40]	; (cdb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x48>)
    cd88:	9b01      	ldr	r3, [sp, #4]
    cd8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd8e:	f003 0301 	and.w	r3, r3, #1
    cd92:	2b00      	cmp	r3, #0
    cd94:	d106      	bne.n	cda4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
    cd96:	4a05      	ldr	r2, [pc, #20]	; (cdac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    cd98:	9b01      	ldr	r3, [sp, #4]
    cd9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd9e:	2b00      	cmp	r3, #0
    cda0:	d100      	bne.n	cda4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cda2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cda4:	bf00      	nop
    cda6:	b003      	add	sp, #12
    cda8:	f85d fb04 	ldr.w	pc, [sp], #4
    cdac:	1fff909c 	.word	0x1fff909c
    cdb0:	1fff9098 	.word	0x1fff9098

0000cdb4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05(void)
{
    cdb4:	b500      	push	{lr}
    cdb6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cdb8:	f7f3 feba 	bl	b30 <Sys_GetCoreID>
    cdbc:	4603      	mov	r3, r0
    cdbe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId])
    cdc0:	4a10      	ldr	r2, [pc, #64]	; (ce04 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    cdc2:	9b01      	ldr	r3, [sp, #4]
    cdc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cdc8:	2b00      	cmp	r3, #0
    cdca:	d10d      	bne.n	cde8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cdcc:	f7f3 fde0 	bl	990 <Port_schm_read_msr>
    cdd0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cdd2:	9b00      	ldr	r3, [sp, #0]
    cdd4:	f003 0301 	and.w	r3, r3, #1
    cdd8:	2b00      	cmp	r3, #0
    cdda:	d100      	bne.n	cdde <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cddc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_05[u32CoreId] = msr;
    cdde:	490a      	ldr	r1, [pc, #40]	; (ce08 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x54>)
    cde0:	9b01      	ldr	r3, [sp, #4]
    cde2:	9a00      	ldr	r2, [sp, #0]
    cde4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]++;
    cde8:	4a06      	ldr	r2, [pc, #24]	; (ce04 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    cdea:	9b01      	ldr	r3, [sp, #4]
    cdec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cdf0:	1c5a      	adds	r2, r3, #1
    cdf2:	4904      	ldr	r1, [pc, #16]	; (ce04 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    cdf4:	9b01      	ldr	r3, [sp, #4]
    cdf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cdfa:	bf00      	nop
    cdfc:	b003      	add	sp, #12
    cdfe:	f85d fb04 	ldr.w	pc, [sp], #4
    ce02:	bf00      	nop
    ce04:	1fff90a4 	.word	0x1fff90a4
    ce08:	1fff90a0 	.word	0x1fff90a0

0000ce0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05(void)
{
    ce0c:	b500      	push	{lr}
    ce0e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ce10:	f7f3 fe8e 	bl	b30 <Sys_GetCoreID>
    ce14:	4603      	mov	r3, r0
    ce16:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]--;
    ce18:	4a0d      	ldr	r2, [pc, #52]	; (ce50 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    ce1a:	9b01      	ldr	r3, [sp, #4]
    ce1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce20:	1e5a      	subs	r2, r3, #1
    ce22:	490b      	ldr	r1, [pc, #44]	; (ce50 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    ce24:	9b01      	ldr	r3, [sp, #4]
    ce26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
    ce2a:	4a0a      	ldr	r2, [pc, #40]	; (ce54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x48>)
    ce2c:	9b01      	ldr	r3, [sp, #4]
    ce2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce32:	f003 0301 	and.w	r3, r3, #1
    ce36:	2b00      	cmp	r3, #0
    ce38:	d106      	bne.n	ce48 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
    ce3a:	4a05      	ldr	r2, [pc, #20]	; (ce50 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    ce3c:	9b01      	ldr	r3, [sp, #4]
    ce3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce42:	2b00      	cmp	r3, #0
    ce44:	d100      	bne.n	ce48 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ce46:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ce48:	bf00      	nop
    ce4a:	b003      	add	sp, #12
    ce4c:	f85d fb04 	ldr.w	pc, [sp], #4
    ce50:	1fff90a4 	.word	0x1fff90a4
    ce54:	1fff90a0 	.word	0x1fff90a0

0000ce58 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06(void)
{
    ce58:	b500      	push	{lr}
    ce5a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ce5c:	f7f3 fe68 	bl	b30 <Sys_GetCoreID>
    ce60:	4603      	mov	r3, r0
    ce62:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId])
    ce64:	4a10      	ldr	r2, [pc, #64]	; (cea8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    ce66:	9b01      	ldr	r3, [sp, #4]
    ce68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce6c:	2b00      	cmp	r3, #0
    ce6e:	d10d      	bne.n	ce8c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ce70:	f7f3 fd8e 	bl	990 <Port_schm_read_msr>
    ce74:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ce76:	9b00      	ldr	r3, [sp, #0]
    ce78:	f003 0301 	and.w	r3, r3, #1
    ce7c:	2b00      	cmp	r3, #0
    ce7e:	d100      	bne.n	ce82 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ce80:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_06[u32CoreId] = msr;
    ce82:	490a      	ldr	r1, [pc, #40]	; (ceac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x54>)
    ce84:	9b01      	ldr	r3, [sp, #4]
    ce86:	9a00      	ldr	r2, [sp, #0]
    ce88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]++;
    ce8c:	4a06      	ldr	r2, [pc, #24]	; (cea8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    ce8e:	9b01      	ldr	r3, [sp, #4]
    ce90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce94:	1c5a      	adds	r2, r3, #1
    ce96:	4904      	ldr	r1, [pc, #16]	; (cea8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    ce98:	9b01      	ldr	r3, [sp, #4]
    ce9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ce9e:	bf00      	nop
    cea0:	b003      	add	sp, #12
    cea2:	f85d fb04 	ldr.w	pc, [sp], #4
    cea6:	bf00      	nop
    cea8:	1fff90ac 	.word	0x1fff90ac
    ceac:	1fff90a8 	.word	0x1fff90a8

0000ceb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06(void)
{
    ceb0:	b500      	push	{lr}
    ceb2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ceb4:	f7f3 fe3c 	bl	b30 <Sys_GetCoreID>
    ceb8:	4603      	mov	r3, r0
    ceba:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]--;
    cebc:	4a0d      	ldr	r2, [pc, #52]	; (cef4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    cebe:	9b01      	ldr	r3, [sp, #4]
    cec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cec4:	1e5a      	subs	r2, r3, #1
    cec6:	490b      	ldr	r1, [pc, #44]	; (cef4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    cec8:	9b01      	ldr	r3, [sp, #4]
    ceca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_06[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]))         /*if interrupts were enabled*/
    cece:	4a0a      	ldr	r2, [pc, #40]	; (cef8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x48>)
    ced0:	9b01      	ldr	r3, [sp, #4]
    ced2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ced6:	f003 0301 	and.w	r3, r3, #1
    ceda:	2b00      	cmp	r3, #0
    cedc:	d106      	bne.n	ceec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
    cede:	4a05      	ldr	r2, [pc, #20]	; (cef4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    cee0:	9b01      	ldr	r3, [sp, #4]
    cee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cee6:	2b00      	cmp	r3, #0
    cee8:	d100      	bne.n	ceec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ceea:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ceec:	bf00      	nop
    ceee:	b003      	add	sp, #12
    cef0:	f85d fb04 	ldr.w	pc, [sp], #4
    cef4:	1fff90ac 	.word	0x1fff90ac
    cef8:	1fff90a8 	.word	0x1fff90a8

0000cefc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07(void)
{
    cefc:	b500      	push	{lr}
    cefe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cf00:	f7f3 fe16 	bl	b30 <Sys_GetCoreID>
    cf04:	4603      	mov	r3, r0
    cf06:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId])
    cf08:	4a10      	ldr	r2, [pc, #64]	; (cf4c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    cf0a:	9b01      	ldr	r3, [sp, #4]
    cf0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf10:	2b00      	cmp	r3, #0
    cf12:	d10d      	bne.n	cf30 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cf14:	f7f3 fd3c 	bl	990 <Port_schm_read_msr>
    cf18:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cf1a:	9b00      	ldr	r3, [sp, #0]
    cf1c:	f003 0301 	and.w	r3, r3, #1
    cf20:	2b00      	cmp	r3, #0
    cf22:	d100      	bne.n	cf26 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cf24:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_07[u32CoreId] = msr;
    cf26:	490a      	ldr	r1, [pc, #40]	; (cf50 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x54>)
    cf28:	9b01      	ldr	r3, [sp, #4]
    cf2a:	9a00      	ldr	r2, [sp, #0]
    cf2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]++;
    cf30:	4a06      	ldr	r2, [pc, #24]	; (cf4c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    cf32:	9b01      	ldr	r3, [sp, #4]
    cf34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf38:	1c5a      	adds	r2, r3, #1
    cf3a:	4904      	ldr	r1, [pc, #16]	; (cf4c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    cf3c:	9b01      	ldr	r3, [sp, #4]
    cf3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cf42:	bf00      	nop
    cf44:	b003      	add	sp, #12
    cf46:	f85d fb04 	ldr.w	pc, [sp], #4
    cf4a:	bf00      	nop
    cf4c:	1fff90b4 	.word	0x1fff90b4
    cf50:	1fff90b0 	.word	0x1fff90b0

0000cf54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07(void)
{
    cf54:	b500      	push	{lr}
    cf56:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cf58:	f7f3 fdea 	bl	b30 <Sys_GetCoreID>
    cf5c:	4603      	mov	r3, r0
    cf5e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]--;
    cf60:	4a0d      	ldr	r2, [pc, #52]	; (cf98 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    cf62:	9b01      	ldr	r3, [sp, #4]
    cf64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf68:	1e5a      	subs	r2, r3, #1
    cf6a:	490b      	ldr	r1, [pc, #44]	; (cf98 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    cf6c:	9b01      	ldr	r3, [sp, #4]
    cf6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_07[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]))         /*if interrupts were enabled*/
    cf72:	4a0a      	ldr	r2, [pc, #40]	; (cf9c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x48>)
    cf74:	9b01      	ldr	r3, [sp, #4]
    cf76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf7a:	f003 0301 	and.w	r3, r3, #1
    cf7e:	2b00      	cmp	r3, #0
    cf80:	d106      	bne.n	cf90 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
    cf82:	4a05      	ldr	r2, [pc, #20]	; (cf98 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    cf84:	9b01      	ldr	r3, [sp, #4]
    cf86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf8a:	2b00      	cmp	r3, #0
    cf8c:	d100      	bne.n	cf90 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cf8e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cf90:	bf00      	nop
    cf92:	b003      	add	sp, #12
    cf94:	f85d fb04 	ldr.w	pc, [sp], #4
    cf98:	1fff90b4 	.word	0x1fff90b4
    cf9c:	1fff90b0 	.word	0x1fff90b0

0000cfa0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08(void)
{
    cfa0:	b500      	push	{lr}
    cfa2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cfa4:	f7f3 fdc4 	bl	b30 <Sys_GetCoreID>
    cfa8:	4603      	mov	r3, r0
    cfaa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId])
    cfac:	4a10      	ldr	r2, [pc, #64]	; (cff0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    cfae:	9b01      	ldr	r3, [sp, #4]
    cfb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfb4:	2b00      	cmp	r3, #0
    cfb6:	d10d      	bne.n	cfd4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cfb8:	f7f3 fcea 	bl	990 <Port_schm_read_msr>
    cfbc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cfbe:	9b00      	ldr	r3, [sp, #0]
    cfc0:	f003 0301 	and.w	r3, r3, #1
    cfc4:	2b00      	cmp	r3, #0
    cfc6:	d100      	bne.n	cfca <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cfc8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_08[u32CoreId] = msr;
    cfca:	490a      	ldr	r1, [pc, #40]	; (cff4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x54>)
    cfcc:	9b01      	ldr	r3, [sp, #4]
    cfce:	9a00      	ldr	r2, [sp, #0]
    cfd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]++;
    cfd4:	4a06      	ldr	r2, [pc, #24]	; (cff0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    cfd6:	9b01      	ldr	r3, [sp, #4]
    cfd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfdc:	1c5a      	adds	r2, r3, #1
    cfde:	4904      	ldr	r1, [pc, #16]	; (cff0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    cfe0:	9b01      	ldr	r3, [sp, #4]
    cfe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cfe6:	bf00      	nop
    cfe8:	b003      	add	sp, #12
    cfea:	f85d fb04 	ldr.w	pc, [sp], #4
    cfee:	bf00      	nop
    cff0:	1fff90bc 	.word	0x1fff90bc
    cff4:	1fff90b8 	.word	0x1fff90b8

0000cff8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08(void)
{
    cff8:	b500      	push	{lr}
    cffa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cffc:	f7f3 fd98 	bl	b30 <Sys_GetCoreID>
    d000:	4603      	mov	r3, r0
    d002:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]--;
    d004:	4a0d      	ldr	r2, [pc, #52]	; (d03c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    d006:	9b01      	ldr	r3, [sp, #4]
    d008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d00c:	1e5a      	subs	r2, r3, #1
    d00e:	490b      	ldr	r1, [pc, #44]	; (d03c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    d010:	9b01      	ldr	r3, [sp, #4]
    d012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_08[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]))         /*if interrupts were enabled*/
    d016:	4a0a      	ldr	r2, [pc, #40]	; (d040 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x48>)
    d018:	9b01      	ldr	r3, [sp, #4]
    d01a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d01e:	f003 0301 	and.w	r3, r3, #1
    d022:	2b00      	cmp	r3, #0
    d024:	d106      	bne.n	d034 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
    d026:	4a05      	ldr	r2, [pc, #20]	; (d03c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    d028:	9b01      	ldr	r3, [sp, #4]
    d02a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d02e:	2b00      	cmp	r3, #0
    d030:	d100      	bne.n	d034 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d032:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d034:	bf00      	nop
    d036:	b003      	add	sp, #12
    d038:	f85d fb04 	ldr.w	pc, [sp], #4
    d03c:	1fff90bc 	.word	0x1fff90bc
    d040:	1fff90b8 	.word	0x1fff90b8

0000d044 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09(void)
{
    d044:	b500      	push	{lr}
    d046:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d048:	f7f3 fd72 	bl	b30 <Sys_GetCoreID>
    d04c:	4603      	mov	r3, r0
    d04e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId])
    d050:	4a10      	ldr	r2, [pc, #64]	; (d094 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    d052:	9b01      	ldr	r3, [sp, #4]
    d054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d058:	2b00      	cmp	r3, #0
    d05a:	d10d      	bne.n	d078 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d05c:	f7f3 fc98 	bl	990 <Port_schm_read_msr>
    d060:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d062:	9b00      	ldr	r3, [sp, #0]
    d064:	f003 0301 	and.w	r3, r3, #1
    d068:	2b00      	cmp	r3, #0
    d06a:	d100      	bne.n	d06e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d06c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_09[u32CoreId] = msr;
    d06e:	490a      	ldr	r1, [pc, #40]	; (d098 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x54>)
    d070:	9b01      	ldr	r3, [sp, #4]
    d072:	9a00      	ldr	r2, [sp, #0]
    d074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]++;
    d078:	4a06      	ldr	r2, [pc, #24]	; (d094 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    d07a:	9b01      	ldr	r3, [sp, #4]
    d07c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d080:	1c5a      	adds	r2, r3, #1
    d082:	4904      	ldr	r1, [pc, #16]	; (d094 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    d084:	9b01      	ldr	r3, [sp, #4]
    d086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d08a:	bf00      	nop
    d08c:	b003      	add	sp, #12
    d08e:	f85d fb04 	ldr.w	pc, [sp], #4
    d092:	bf00      	nop
    d094:	1fff90c4 	.word	0x1fff90c4
    d098:	1fff90c0 	.word	0x1fff90c0

0000d09c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09(void)
{
    d09c:	b500      	push	{lr}
    d09e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d0a0:	f7f3 fd46 	bl	b30 <Sys_GetCoreID>
    d0a4:	4603      	mov	r3, r0
    d0a6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]--;
    d0a8:	4a0d      	ldr	r2, [pc, #52]	; (d0e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    d0aa:	9b01      	ldr	r3, [sp, #4]
    d0ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0b0:	1e5a      	subs	r2, r3, #1
    d0b2:	490b      	ldr	r1, [pc, #44]	; (d0e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    d0b4:	9b01      	ldr	r3, [sp, #4]
    d0b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_09[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]))         /*if interrupts were enabled*/
    d0ba:	4a0a      	ldr	r2, [pc, #40]	; (d0e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x48>)
    d0bc:	9b01      	ldr	r3, [sp, #4]
    d0be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0c2:	f003 0301 	and.w	r3, r3, #1
    d0c6:	2b00      	cmp	r3, #0
    d0c8:	d106      	bne.n	d0d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
    d0ca:	4a05      	ldr	r2, [pc, #20]	; (d0e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    d0cc:	9b01      	ldr	r3, [sp, #4]
    d0ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0d2:	2b00      	cmp	r3, #0
    d0d4:	d100      	bne.n	d0d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d0d6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d0d8:	bf00      	nop
    d0da:	b003      	add	sp, #12
    d0dc:	f85d fb04 	ldr.w	pc, [sp], #4
    d0e0:	1fff90c4 	.word	0x1fff90c4
    d0e4:	1fff90c0 	.word	0x1fff90c0

0000d0e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10(void)
{
    d0e8:	b500      	push	{lr}
    d0ea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d0ec:	f7f3 fd20 	bl	b30 <Sys_GetCoreID>
    d0f0:	4603      	mov	r3, r0
    d0f2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId])
    d0f4:	4a10      	ldr	r2, [pc, #64]	; (d138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    d0f6:	9b01      	ldr	r3, [sp, #4]
    d0f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0fc:	2b00      	cmp	r3, #0
    d0fe:	d10d      	bne.n	d11c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d100:	f7f3 fc46 	bl	990 <Port_schm_read_msr>
    d104:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d106:	9b00      	ldr	r3, [sp, #0]
    d108:	f003 0301 	and.w	r3, r3, #1
    d10c:	2b00      	cmp	r3, #0
    d10e:	d100      	bne.n	d112 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d110:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_10[u32CoreId] = msr;
    d112:	490a      	ldr	r1, [pc, #40]	; (d13c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x54>)
    d114:	9b01      	ldr	r3, [sp, #4]
    d116:	9a00      	ldr	r2, [sp, #0]
    d118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]++;
    d11c:	4a06      	ldr	r2, [pc, #24]	; (d138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    d11e:	9b01      	ldr	r3, [sp, #4]
    d120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d124:	1c5a      	adds	r2, r3, #1
    d126:	4904      	ldr	r1, [pc, #16]	; (d138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    d128:	9b01      	ldr	r3, [sp, #4]
    d12a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d12e:	bf00      	nop
    d130:	b003      	add	sp, #12
    d132:	f85d fb04 	ldr.w	pc, [sp], #4
    d136:	bf00      	nop
    d138:	1fff90cc 	.word	0x1fff90cc
    d13c:	1fff90c8 	.word	0x1fff90c8

0000d140 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10(void)
{
    d140:	b500      	push	{lr}
    d142:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d144:	f7f3 fcf4 	bl	b30 <Sys_GetCoreID>
    d148:	4603      	mov	r3, r0
    d14a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]--;
    d14c:	4a0d      	ldr	r2, [pc, #52]	; (d184 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    d14e:	9b01      	ldr	r3, [sp, #4]
    d150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d154:	1e5a      	subs	r2, r3, #1
    d156:	490b      	ldr	r1, [pc, #44]	; (d184 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    d158:	9b01      	ldr	r3, [sp, #4]
    d15a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
    d15e:	4a0a      	ldr	r2, [pc, #40]	; (d188 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x48>)
    d160:	9b01      	ldr	r3, [sp, #4]
    d162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d166:	f003 0301 	and.w	r3, r3, #1
    d16a:	2b00      	cmp	r3, #0
    d16c:	d106      	bne.n	d17c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
    d16e:	4a05      	ldr	r2, [pc, #20]	; (d184 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    d170:	9b01      	ldr	r3, [sp, #4]
    d172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d176:	2b00      	cmp	r3, #0
    d178:	d100      	bne.n	d17c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d17a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d17c:	bf00      	nop
    d17e:	b003      	add	sp, #12
    d180:	f85d fb04 	ldr.w	pc, [sp], #4
    d184:	1fff90cc 	.word	0x1fff90cc
    d188:	1fff90c8 	.word	0x1fff90c8

0000d18c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11(void)
{
    d18c:	b500      	push	{lr}
    d18e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d190:	f7f3 fcce 	bl	b30 <Sys_GetCoreID>
    d194:	4603      	mov	r3, r0
    d196:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId])
    d198:	4a10      	ldr	r2, [pc, #64]	; (d1dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    d19a:	9b01      	ldr	r3, [sp, #4]
    d19c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1a0:	2b00      	cmp	r3, #0
    d1a2:	d10d      	bne.n	d1c0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d1a4:	f7f3 fbf4 	bl	990 <Port_schm_read_msr>
    d1a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d1aa:	9b00      	ldr	r3, [sp, #0]
    d1ac:	f003 0301 	and.w	r3, r3, #1
    d1b0:	2b00      	cmp	r3, #0
    d1b2:	d100      	bne.n	d1b6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d1b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_11[u32CoreId] = msr;
    d1b6:	490a      	ldr	r1, [pc, #40]	; (d1e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x54>)
    d1b8:	9b01      	ldr	r3, [sp, #4]
    d1ba:	9a00      	ldr	r2, [sp, #0]
    d1bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]++;
    d1c0:	4a06      	ldr	r2, [pc, #24]	; (d1dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    d1c2:	9b01      	ldr	r3, [sp, #4]
    d1c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1c8:	1c5a      	adds	r2, r3, #1
    d1ca:	4904      	ldr	r1, [pc, #16]	; (d1dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    d1cc:	9b01      	ldr	r3, [sp, #4]
    d1ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d1d2:	bf00      	nop
    d1d4:	b003      	add	sp, #12
    d1d6:	f85d fb04 	ldr.w	pc, [sp], #4
    d1da:	bf00      	nop
    d1dc:	1fff90d4 	.word	0x1fff90d4
    d1e0:	1fff90d0 	.word	0x1fff90d0

0000d1e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11(void)
{
    d1e4:	b500      	push	{lr}
    d1e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d1e8:	f7f3 fca2 	bl	b30 <Sys_GetCoreID>
    d1ec:	4603      	mov	r3, r0
    d1ee:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]--;
    d1f0:	4a0d      	ldr	r2, [pc, #52]	; (d228 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    d1f2:	9b01      	ldr	r3, [sp, #4]
    d1f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1f8:	1e5a      	subs	r2, r3, #1
    d1fa:	490b      	ldr	r1, [pc, #44]	; (d228 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    d1fc:	9b01      	ldr	r3, [sp, #4]
    d1fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
    d202:	4a0a      	ldr	r2, [pc, #40]	; (d22c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x48>)
    d204:	9b01      	ldr	r3, [sp, #4]
    d206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d20a:	f003 0301 	and.w	r3, r3, #1
    d20e:	2b00      	cmp	r3, #0
    d210:	d106      	bne.n	d220 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
    d212:	4a05      	ldr	r2, [pc, #20]	; (d228 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    d214:	9b01      	ldr	r3, [sp, #4]
    d216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d21a:	2b00      	cmp	r3, #0
    d21c:	d100      	bne.n	d220 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d21e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d220:	bf00      	nop
    d222:	b003      	add	sp, #12
    d224:	f85d fb04 	ldr.w	pc, [sp], #4
    d228:	1fff90d4 	.word	0x1fff90d4
    d22c:	1fff90d0 	.word	0x1fff90d0

0000d230 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12(void)
{
    d230:	b500      	push	{lr}
    d232:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d234:	f7f3 fc7c 	bl	b30 <Sys_GetCoreID>
    d238:	4603      	mov	r3, r0
    d23a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId])
    d23c:	4a10      	ldr	r2, [pc, #64]	; (d280 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    d23e:	9b01      	ldr	r3, [sp, #4]
    d240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d244:	2b00      	cmp	r3, #0
    d246:	d10d      	bne.n	d264 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d248:	f7f3 fba2 	bl	990 <Port_schm_read_msr>
    d24c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d24e:	9b00      	ldr	r3, [sp, #0]
    d250:	f003 0301 	and.w	r3, r3, #1
    d254:	2b00      	cmp	r3, #0
    d256:	d100      	bne.n	d25a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d258:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_12[u32CoreId] = msr;
    d25a:	490a      	ldr	r1, [pc, #40]	; (d284 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x54>)
    d25c:	9b01      	ldr	r3, [sp, #4]
    d25e:	9a00      	ldr	r2, [sp, #0]
    d260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]++;
    d264:	4a06      	ldr	r2, [pc, #24]	; (d280 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    d266:	9b01      	ldr	r3, [sp, #4]
    d268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d26c:	1c5a      	adds	r2, r3, #1
    d26e:	4904      	ldr	r1, [pc, #16]	; (d280 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    d270:	9b01      	ldr	r3, [sp, #4]
    d272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d276:	bf00      	nop
    d278:	b003      	add	sp, #12
    d27a:	f85d fb04 	ldr.w	pc, [sp], #4
    d27e:	bf00      	nop
    d280:	1fff90dc 	.word	0x1fff90dc
    d284:	1fff90d8 	.word	0x1fff90d8

0000d288 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12(void)
{
    d288:	b500      	push	{lr}
    d28a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d28c:	f7f3 fc50 	bl	b30 <Sys_GetCoreID>
    d290:	4603      	mov	r3, r0
    d292:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]--;
    d294:	4a0d      	ldr	r2, [pc, #52]	; (d2cc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    d296:	9b01      	ldr	r3, [sp, #4]
    d298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d29c:	1e5a      	subs	r2, r3, #1
    d29e:	490b      	ldr	r1, [pc, #44]	; (d2cc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    d2a0:	9b01      	ldr	r3, [sp, #4]
    d2a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
    d2a6:	4a0a      	ldr	r2, [pc, #40]	; (d2d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x48>)
    d2a8:	9b01      	ldr	r3, [sp, #4]
    d2aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2ae:	f003 0301 	and.w	r3, r3, #1
    d2b2:	2b00      	cmp	r3, #0
    d2b4:	d106      	bne.n	d2c4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
    d2b6:	4a05      	ldr	r2, [pc, #20]	; (d2cc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    d2b8:	9b01      	ldr	r3, [sp, #4]
    d2ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2be:	2b00      	cmp	r3, #0
    d2c0:	d100      	bne.n	d2c4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d2c2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d2c4:	bf00      	nop
    d2c6:	b003      	add	sp, #12
    d2c8:	f85d fb04 	ldr.w	pc, [sp], #4
    d2cc:	1fff90dc 	.word	0x1fff90dc
    d2d0:	1fff90d8 	.word	0x1fff90d8

0000d2d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13(void)
{
    d2d4:	b500      	push	{lr}
    d2d6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d2d8:	f7f3 fc2a 	bl	b30 <Sys_GetCoreID>
    d2dc:	4603      	mov	r3, r0
    d2de:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId])
    d2e0:	4a10      	ldr	r2, [pc, #64]	; (d324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    d2e2:	9b01      	ldr	r3, [sp, #4]
    d2e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2e8:	2b00      	cmp	r3, #0
    d2ea:	d10d      	bne.n	d308 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d2ec:	f7f3 fb50 	bl	990 <Port_schm_read_msr>
    d2f0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d2f2:	9b00      	ldr	r3, [sp, #0]
    d2f4:	f003 0301 	and.w	r3, r3, #1
    d2f8:	2b00      	cmp	r3, #0
    d2fa:	d100      	bne.n	d2fe <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d2fc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_13[u32CoreId] = msr;
    d2fe:	490a      	ldr	r1, [pc, #40]	; (d328 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x54>)
    d300:	9b01      	ldr	r3, [sp, #4]
    d302:	9a00      	ldr	r2, [sp, #0]
    d304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]++;
    d308:	4a06      	ldr	r2, [pc, #24]	; (d324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    d30a:	9b01      	ldr	r3, [sp, #4]
    d30c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d310:	1c5a      	adds	r2, r3, #1
    d312:	4904      	ldr	r1, [pc, #16]	; (d324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    d314:	9b01      	ldr	r3, [sp, #4]
    d316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d31a:	bf00      	nop
    d31c:	b003      	add	sp, #12
    d31e:	f85d fb04 	ldr.w	pc, [sp], #4
    d322:	bf00      	nop
    d324:	1fff90e4 	.word	0x1fff90e4
    d328:	1fff90e0 	.word	0x1fff90e0

0000d32c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13(void)
{
    d32c:	b500      	push	{lr}
    d32e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d330:	f7f3 fbfe 	bl	b30 <Sys_GetCoreID>
    d334:	4603      	mov	r3, r0
    d336:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]--;
    d338:	4a0d      	ldr	r2, [pc, #52]	; (d370 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    d33a:	9b01      	ldr	r3, [sp, #4]
    d33c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d340:	1e5a      	subs	r2, r3, #1
    d342:	490b      	ldr	r1, [pc, #44]	; (d370 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    d344:	9b01      	ldr	r3, [sp, #4]
    d346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
    d34a:	4a0a      	ldr	r2, [pc, #40]	; (d374 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x48>)
    d34c:	9b01      	ldr	r3, [sp, #4]
    d34e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d352:	f003 0301 	and.w	r3, r3, #1
    d356:	2b00      	cmp	r3, #0
    d358:	d106      	bne.n	d368 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
    d35a:	4a05      	ldr	r2, [pc, #20]	; (d370 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    d35c:	9b01      	ldr	r3, [sp, #4]
    d35e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d362:	2b00      	cmp	r3, #0
    d364:	d100      	bne.n	d368 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d366:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d368:	bf00      	nop
    d36a:	b003      	add	sp, #12
    d36c:	f85d fb04 	ldr.w	pc, [sp], #4
    d370:	1fff90e4 	.word	0x1fff90e4
    d374:	1fff90e0 	.word	0x1fff90e0

0000d378 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14(void)
{
    d378:	b500      	push	{lr}
    d37a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d37c:	f7f3 fbd8 	bl	b30 <Sys_GetCoreID>
    d380:	4603      	mov	r3, r0
    d382:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId])
    d384:	4a10      	ldr	r2, [pc, #64]	; (d3c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    d386:	9b01      	ldr	r3, [sp, #4]
    d388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d38c:	2b00      	cmp	r3, #0
    d38e:	d10d      	bne.n	d3ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d390:	f7f3 fafe 	bl	990 <Port_schm_read_msr>
    d394:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d396:	9b00      	ldr	r3, [sp, #0]
    d398:	f003 0301 	and.w	r3, r3, #1
    d39c:	2b00      	cmp	r3, #0
    d39e:	d100      	bne.n	d3a2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d3a0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_14[u32CoreId] = msr;
    d3a2:	490a      	ldr	r1, [pc, #40]	; (d3cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x54>)
    d3a4:	9b01      	ldr	r3, [sp, #4]
    d3a6:	9a00      	ldr	r2, [sp, #0]
    d3a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]++;
    d3ac:	4a06      	ldr	r2, [pc, #24]	; (d3c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    d3ae:	9b01      	ldr	r3, [sp, #4]
    d3b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3b4:	1c5a      	adds	r2, r3, #1
    d3b6:	4904      	ldr	r1, [pc, #16]	; (d3c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    d3b8:	9b01      	ldr	r3, [sp, #4]
    d3ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d3be:	bf00      	nop
    d3c0:	b003      	add	sp, #12
    d3c2:	f85d fb04 	ldr.w	pc, [sp], #4
    d3c6:	bf00      	nop
    d3c8:	1fff90ec 	.word	0x1fff90ec
    d3cc:	1fff90e8 	.word	0x1fff90e8

0000d3d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14(void)
{
    d3d0:	b500      	push	{lr}
    d3d2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d3d4:	f7f3 fbac 	bl	b30 <Sys_GetCoreID>
    d3d8:	4603      	mov	r3, r0
    d3da:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]--;
    d3dc:	4a0d      	ldr	r2, [pc, #52]	; (d414 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    d3de:	9b01      	ldr	r3, [sp, #4]
    d3e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3e4:	1e5a      	subs	r2, r3, #1
    d3e6:	490b      	ldr	r1, [pc, #44]	; (d414 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    d3e8:	9b01      	ldr	r3, [sp, #4]
    d3ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
    d3ee:	4a0a      	ldr	r2, [pc, #40]	; (d418 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x48>)
    d3f0:	9b01      	ldr	r3, [sp, #4]
    d3f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3f6:	f003 0301 	and.w	r3, r3, #1
    d3fa:	2b00      	cmp	r3, #0
    d3fc:	d106      	bne.n	d40c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
    d3fe:	4a05      	ldr	r2, [pc, #20]	; (d414 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    d400:	9b01      	ldr	r3, [sp, #4]
    d402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d406:	2b00      	cmp	r3, #0
    d408:	d100      	bne.n	d40c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d40a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d40c:	bf00      	nop
    d40e:	b003      	add	sp, #12
    d410:	f85d fb04 	ldr.w	pc, [sp], #4
    d414:	1fff90ec 	.word	0x1fff90ec
    d418:	1fff90e8 	.word	0x1fff90e8

0000d41c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15(void)
{
    d41c:	b500      	push	{lr}
    d41e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d420:	f7f3 fb86 	bl	b30 <Sys_GetCoreID>
    d424:	4603      	mov	r3, r0
    d426:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId])
    d428:	4a10      	ldr	r2, [pc, #64]	; (d46c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    d42a:	9b01      	ldr	r3, [sp, #4]
    d42c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d430:	2b00      	cmp	r3, #0
    d432:	d10d      	bne.n	d450 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d434:	f7f3 faac 	bl	990 <Port_schm_read_msr>
    d438:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d43a:	9b00      	ldr	r3, [sp, #0]
    d43c:	f003 0301 	and.w	r3, r3, #1
    d440:	2b00      	cmp	r3, #0
    d442:	d100      	bne.n	d446 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d444:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_15[u32CoreId] = msr;
    d446:	490a      	ldr	r1, [pc, #40]	; (d470 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x54>)
    d448:	9b01      	ldr	r3, [sp, #4]
    d44a:	9a00      	ldr	r2, [sp, #0]
    d44c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]++;
    d450:	4a06      	ldr	r2, [pc, #24]	; (d46c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    d452:	9b01      	ldr	r3, [sp, #4]
    d454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d458:	1c5a      	adds	r2, r3, #1
    d45a:	4904      	ldr	r1, [pc, #16]	; (d46c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    d45c:	9b01      	ldr	r3, [sp, #4]
    d45e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d462:	bf00      	nop
    d464:	b003      	add	sp, #12
    d466:	f85d fb04 	ldr.w	pc, [sp], #4
    d46a:	bf00      	nop
    d46c:	1fff90f4 	.word	0x1fff90f4
    d470:	1fff90f0 	.word	0x1fff90f0

0000d474 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15(void)
{
    d474:	b500      	push	{lr}
    d476:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d478:	f7f3 fb5a 	bl	b30 <Sys_GetCoreID>
    d47c:	4603      	mov	r3, r0
    d47e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]--;
    d480:	4a0d      	ldr	r2, [pc, #52]	; (d4b8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    d482:	9b01      	ldr	r3, [sp, #4]
    d484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d488:	1e5a      	subs	r2, r3, #1
    d48a:	490b      	ldr	r1, [pc, #44]	; (d4b8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    d48c:	9b01      	ldr	r3, [sp, #4]
    d48e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
    d492:	4a0a      	ldr	r2, [pc, #40]	; (d4bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x48>)
    d494:	9b01      	ldr	r3, [sp, #4]
    d496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d49a:	f003 0301 	and.w	r3, r3, #1
    d49e:	2b00      	cmp	r3, #0
    d4a0:	d106      	bne.n	d4b0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
    d4a2:	4a05      	ldr	r2, [pc, #20]	; (d4b8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    d4a4:	9b01      	ldr	r3, [sp, #4]
    d4a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4aa:	2b00      	cmp	r3, #0
    d4ac:	d100      	bne.n	d4b0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d4ae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d4b0:	bf00      	nop
    d4b2:	b003      	add	sp, #12
    d4b4:	f85d fb04 	ldr.w	pc, [sp], #4
    d4b8:	1fff90f4 	.word	0x1fff90f4
    d4bc:	1fff90f0 	.word	0x1fff90f0

0000d4c0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16(void)
{
    d4c0:	b500      	push	{lr}
    d4c2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d4c4:	f7f3 fb34 	bl	b30 <Sys_GetCoreID>
    d4c8:	4603      	mov	r3, r0
    d4ca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId])
    d4cc:	4a10      	ldr	r2, [pc, #64]	; (d510 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    d4ce:	9b01      	ldr	r3, [sp, #4]
    d4d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4d4:	2b00      	cmp	r3, #0
    d4d6:	d10d      	bne.n	d4f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d4d8:	f7f3 fa5a 	bl	990 <Port_schm_read_msr>
    d4dc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d4de:	9b00      	ldr	r3, [sp, #0]
    d4e0:	f003 0301 	and.w	r3, r3, #1
    d4e4:	2b00      	cmp	r3, #0
    d4e6:	d100      	bne.n	d4ea <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d4e8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_16[u32CoreId] = msr;
    d4ea:	490a      	ldr	r1, [pc, #40]	; (d514 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x54>)
    d4ec:	9b01      	ldr	r3, [sp, #4]
    d4ee:	9a00      	ldr	r2, [sp, #0]
    d4f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]++;
    d4f4:	4a06      	ldr	r2, [pc, #24]	; (d510 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    d4f6:	9b01      	ldr	r3, [sp, #4]
    d4f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4fc:	1c5a      	adds	r2, r3, #1
    d4fe:	4904      	ldr	r1, [pc, #16]	; (d510 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    d500:	9b01      	ldr	r3, [sp, #4]
    d502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d506:	bf00      	nop
    d508:	b003      	add	sp, #12
    d50a:	f85d fb04 	ldr.w	pc, [sp], #4
    d50e:	bf00      	nop
    d510:	1fff90fc 	.word	0x1fff90fc
    d514:	1fff90f8 	.word	0x1fff90f8

0000d518 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16(void)
{
    d518:	b500      	push	{lr}
    d51a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d51c:	f7f3 fb08 	bl	b30 <Sys_GetCoreID>
    d520:	4603      	mov	r3, r0
    d522:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]--;
    d524:	4a0d      	ldr	r2, [pc, #52]	; (d55c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    d526:	9b01      	ldr	r3, [sp, #4]
    d528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d52c:	1e5a      	subs	r2, r3, #1
    d52e:	490b      	ldr	r1, [pc, #44]	; (d55c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    d530:	9b01      	ldr	r3, [sp, #4]
    d532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
    d536:	4a0a      	ldr	r2, [pc, #40]	; (d560 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x48>)
    d538:	9b01      	ldr	r3, [sp, #4]
    d53a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d53e:	f003 0301 	and.w	r3, r3, #1
    d542:	2b00      	cmp	r3, #0
    d544:	d106      	bne.n	d554 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
    d546:	4a05      	ldr	r2, [pc, #20]	; (d55c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    d548:	9b01      	ldr	r3, [sp, #4]
    d54a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d54e:	2b00      	cmp	r3, #0
    d550:	d100      	bne.n	d554 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d552:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d554:	bf00      	nop
    d556:	b003      	add	sp, #12
    d558:	f85d fb04 	ldr.w	pc, [sp], #4
    d55c:	1fff90fc 	.word	0x1fff90fc
    d560:	1fff90f8 	.word	0x1fff90f8

0000d564 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17(void)
{
    d564:	b500      	push	{lr}
    d566:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d568:	f7f3 fae2 	bl	b30 <Sys_GetCoreID>
    d56c:	4603      	mov	r3, r0
    d56e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId])
    d570:	4a10      	ldr	r2, [pc, #64]	; (d5b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    d572:	9b01      	ldr	r3, [sp, #4]
    d574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d578:	2b00      	cmp	r3, #0
    d57a:	d10d      	bne.n	d598 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d57c:	f7f3 fa08 	bl	990 <Port_schm_read_msr>
    d580:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d582:	9b00      	ldr	r3, [sp, #0]
    d584:	f003 0301 	and.w	r3, r3, #1
    d588:	2b00      	cmp	r3, #0
    d58a:	d100      	bne.n	d58e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d58c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_17[u32CoreId] = msr;
    d58e:	490a      	ldr	r1, [pc, #40]	; (d5b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x54>)
    d590:	9b01      	ldr	r3, [sp, #4]
    d592:	9a00      	ldr	r2, [sp, #0]
    d594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]++;
    d598:	4a06      	ldr	r2, [pc, #24]	; (d5b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    d59a:	9b01      	ldr	r3, [sp, #4]
    d59c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5a0:	1c5a      	adds	r2, r3, #1
    d5a2:	4904      	ldr	r1, [pc, #16]	; (d5b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    d5a4:	9b01      	ldr	r3, [sp, #4]
    d5a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d5aa:	bf00      	nop
    d5ac:	b003      	add	sp, #12
    d5ae:	f85d fb04 	ldr.w	pc, [sp], #4
    d5b2:	bf00      	nop
    d5b4:	1fff9104 	.word	0x1fff9104
    d5b8:	1fff9100 	.word	0x1fff9100

0000d5bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17(void)
{
    d5bc:	b500      	push	{lr}
    d5be:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d5c0:	f7f3 fab6 	bl	b30 <Sys_GetCoreID>
    d5c4:	4603      	mov	r3, r0
    d5c6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]--;
    d5c8:	4a0d      	ldr	r2, [pc, #52]	; (d600 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    d5ca:	9b01      	ldr	r3, [sp, #4]
    d5cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5d0:	1e5a      	subs	r2, r3, #1
    d5d2:	490b      	ldr	r1, [pc, #44]	; (d600 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    d5d4:	9b01      	ldr	r3, [sp, #4]
    d5d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
    d5da:	4a0a      	ldr	r2, [pc, #40]	; (d604 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x48>)
    d5dc:	9b01      	ldr	r3, [sp, #4]
    d5de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5e2:	f003 0301 	and.w	r3, r3, #1
    d5e6:	2b00      	cmp	r3, #0
    d5e8:	d106      	bne.n	d5f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
    d5ea:	4a05      	ldr	r2, [pc, #20]	; (d600 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    d5ec:	9b01      	ldr	r3, [sp, #4]
    d5ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5f2:	2b00      	cmp	r3, #0
    d5f4:	d100      	bne.n	d5f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d5f6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d5f8:	bf00      	nop
    d5fa:	b003      	add	sp, #12
    d5fc:	f85d fb04 	ldr.w	pc, [sp], #4
    d600:	1fff9104 	.word	0x1fff9104
    d604:	1fff9100 	.word	0x1fff9100

0000d608 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18(void)
{
    d608:	b500      	push	{lr}
    d60a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d60c:	f7f3 fa90 	bl	b30 <Sys_GetCoreID>
    d610:	4603      	mov	r3, r0
    d612:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId])
    d614:	4a10      	ldr	r2, [pc, #64]	; (d658 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    d616:	9b01      	ldr	r3, [sp, #4]
    d618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d61c:	2b00      	cmp	r3, #0
    d61e:	d10d      	bne.n	d63c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d620:	f7f3 f9b6 	bl	990 <Port_schm_read_msr>
    d624:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d626:	9b00      	ldr	r3, [sp, #0]
    d628:	f003 0301 	and.w	r3, r3, #1
    d62c:	2b00      	cmp	r3, #0
    d62e:	d100      	bne.n	d632 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d630:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_18[u32CoreId] = msr;
    d632:	490a      	ldr	r1, [pc, #40]	; (d65c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x54>)
    d634:	9b01      	ldr	r3, [sp, #4]
    d636:	9a00      	ldr	r2, [sp, #0]
    d638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]++;
    d63c:	4a06      	ldr	r2, [pc, #24]	; (d658 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    d63e:	9b01      	ldr	r3, [sp, #4]
    d640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d644:	1c5a      	adds	r2, r3, #1
    d646:	4904      	ldr	r1, [pc, #16]	; (d658 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    d648:	9b01      	ldr	r3, [sp, #4]
    d64a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d64e:	bf00      	nop
    d650:	b003      	add	sp, #12
    d652:	f85d fb04 	ldr.w	pc, [sp], #4
    d656:	bf00      	nop
    d658:	1fff910c 	.word	0x1fff910c
    d65c:	1fff9108 	.word	0x1fff9108

0000d660 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18(void)
{
    d660:	b500      	push	{lr}
    d662:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d664:	f7f3 fa64 	bl	b30 <Sys_GetCoreID>
    d668:	4603      	mov	r3, r0
    d66a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]--;
    d66c:	4a0d      	ldr	r2, [pc, #52]	; (d6a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    d66e:	9b01      	ldr	r3, [sp, #4]
    d670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d674:	1e5a      	subs	r2, r3, #1
    d676:	490b      	ldr	r1, [pc, #44]	; (d6a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    d678:	9b01      	ldr	r3, [sp, #4]
    d67a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
    d67e:	4a0a      	ldr	r2, [pc, #40]	; (d6a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x48>)
    d680:	9b01      	ldr	r3, [sp, #4]
    d682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d686:	f003 0301 	and.w	r3, r3, #1
    d68a:	2b00      	cmp	r3, #0
    d68c:	d106      	bne.n	d69c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
    d68e:	4a05      	ldr	r2, [pc, #20]	; (d6a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    d690:	9b01      	ldr	r3, [sp, #4]
    d692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d696:	2b00      	cmp	r3, #0
    d698:	d100      	bne.n	d69c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d69a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d69c:	bf00      	nop
    d69e:	b003      	add	sp, #12
    d6a0:	f85d fb04 	ldr.w	pc, [sp], #4
    d6a4:	1fff910c 	.word	0x1fff910c
    d6a8:	1fff9108 	.word	0x1fff9108

0000d6ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19(void)
{
    d6ac:	b500      	push	{lr}
    d6ae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d6b0:	f7f3 fa3e 	bl	b30 <Sys_GetCoreID>
    d6b4:	4603      	mov	r3, r0
    d6b6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId])
    d6b8:	4a10      	ldr	r2, [pc, #64]	; (d6fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
    d6ba:	9b01      	ldr	r3, [sp, #4]
    d6bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d6c0:	2b00      	cmp	r3, #0
    d6c2:	d10d      	bne.n	d6e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d6c4:	f7f3 f964 	bl	990 <Port_schm_read_msr>
    d6c8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d6ca:	9b00      	ldr	r3, [sp, #0]
    d6cc:	f003 0301 	and.w	r3, r3, #1
    d6d0:	2b00      	cmp	r3, #0
    d6d2:	d100      	bne.n	d6d6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d6d4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_19[u32CoreId] = msr;
    d6d6:	490a      	ldr	r1, [pc, #40]	; (d700 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x54>)
    d6d8:	9b01      	ldr	r3, [sp, #4]
    d6da:	9a00      	ldr	r2, [sp, #0]
    d6dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]++;
    d6e0:	4a06      	ldr	r2, [pc, #24]	; (d6fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
    d6e2:	9b01      	ldr	r3, [sp, #4]
    d6e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d6e8:	1c5a      	adds	r2, r3, #1
    d6ea:	4904      	ldr	r1, [pc, #16]	; (d6fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
    d6ec:	9b01      	ldr	r3, [sp, #4]
    d6ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d6f2:	bf00      	nop
    d6f4:	b003      	add	sp, #12
    d6f6:	f85d fb04 	ldr.w	pc, [sp], #4
    d6fa:	bf00      	nop
    d6fc:	1fff9114 	.word	0x1fff9114
    d700:	1fff9110 	.word	0x1fff9110

0000d704 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19(void)
{
    d704:	b500      	push	{lr}
    d706:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d708:	f7f3 fa12 	bl	b30 <Sys_GetCoreID>
    d70c:	4603      	mov	r3, r0
    d70e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]--;
    d710:	4a0d      	ldr	r2, [pc, #52]	; (d748 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
    d712:	9b01      	ldr	r3, [sp, #4]
    d714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d718:	1e5a      	subs	r2, r3, #1
    d71a:	490b      	ldr	r1, [pc, #44]	; (d748 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
    d71c:	9b01      	ldr	r3, [sp, #4]
    d71e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
    d722:	4a0a      	ldr	r2, [pc, #40]	; (d74c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x48>)
    d724:	9b01      	ldr	r3, [sp, #4]
    d726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d72a:	f003 0301 	and.w	r3, r3, #1
    d72e:	2b00      	cmp	r3, #0
    d730:	d106      	bne.n	d740 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
    d732:	4a05      	ldr	r2, [pc, #20]	; (d748 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
    d734:	9b01      	ldr	r3, [sp, #4]
    d736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d73a:	2b00      	cmp	r3, #0
    d73c:	d100      	bne.n	d740 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d73e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d740:	bf00      	nop
    d742:	b003      	add	sp, #12
    d744:	f85d fb04 	ldr.w	pc, [sp], #4
    d748:	1fff9114 	.word	0x1fff9114
    d74c:	1fff9110 	.word	0x1fff9110

0000d750 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20(void)
{
    d750:	b500      	push	{lr}
    d752:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d754:	f7f3 f9ec 	bl	b30 <Sys_GetCoreID>
    d758:	4603      	mov	r3, r0
    d75a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId])
    d75c:	4a10      	ldr	r2, [pc, #64]	; (d7a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
    d75e:	9b01      	ldr	r3, [sp, #4]
    d760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d764:	2b00      	cmp	r3, #0
    d766:	d10d      	bne.n	d784 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d768:	f7f3 f912 	bl	990 <Port_schm_read_msr>
    d76c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d76e:	9b00      	ldr	r3, [sp, #0]
    d770:	f003 0301 	and.w	r3, r3, #1
    d774:	2b00      	cmp	r3, #0
    d776:	d100      	bne.n	d77a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d778:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_20[u32CoreId] = msr;
    d77a:	490a      	ldr	r1, [pc, #40]	; (d7a4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x54>)
    d77c:	9b01      	ldr	r3, [sp, #4]
    d77e:	9a00      	ldr	r2, [sp, #0]
    d780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]++;
    d784:	4a06      	ldr	r2, [pc, #24]	; (d7a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
    d786:	9b01      	ldr	r3, [sp, #4]
    d788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d78c:	1c5a      	adds	r2, r3, #1
    d78e:	4904      	ldr	r1, [pc, #16]	; (d7a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
    d790:	9b01      	ldr	r3, [sp, #4]
    d792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d796:	bf00      	nop
    d798:	b003      	add	sp, #12
    d79a:	f85d fb04 	ldr.w	pc, [sp], #4
    d79e:	bf00      	nop
    d7a0:	1fff911c 	.word	0x1fff911c
    d7a4:	1fff9118 	.word	0x1fff9118

0000d7a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20(void)
{
    d7a8:	b500      	push	{lr}
    d7aa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d7ac:	f7f3 f9c0 	bl	b30 <Sys_GetCoreID>
    d7b0:	4603      	mov	r3, r0
    d7b2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]--;
    d7b4:	4a0d      	ldr	r2, [pc, #52]	; (d7ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
    d7b6:	9b01      	ldr	r3, [sp, #4]
    d7b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7bc:	1e5a      	subs	r2, r3, #1
    d7be:	490b      	ldr	r1, [pc, #44]	; (d7ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
    d7c0:	9b01      	ldr	r3, [sp, #4]
    d7c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
    d7c6:	4a0a      	ldr	r2, [pc, #40]	; (d7f0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x48>)
    d7c8:	9b01      	ldr	r3, [sp, #4]
    d7ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7ce:	f003 0301 	and.w	r3, r3, #1
    d7d2:	2b00      	cmp	r3, #0
    d7d4:	d106      	bne.n	d7e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
    d7d6:	4a05      	ldr	r2, [pc, #20]	; (d7ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
    d7d8:	9b01      	ldr	r3, [sp, #4]
    d7da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7de:	2b00      	cmp	r3, #0
    d7e0:	d100      	bne.n	d7e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d7e2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d7e4:	bf00      	nop
    d7e6:	b003      	add	sp, #12
    d7e8:	f85d fb04 	ldr.w	pc, [sp], #4
    d7ec:	1fff911c 	.word	0x1fff911c
    d7f0:	1fff9118 	.word	0x1fff9118

0000d7f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21(void)
{
    d7f4:	b500      	push	{lr}
    d7f6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d7f8:	f7f3 f99a 	bl	b30 <Sys_GetCoreID>
    d7fc:	4603      	mov	r3, r0
    d7fe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId])
    d800:	4a10      	ldr	r2, [pc, #64]	; (d844 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
    d802:	9b01      	ldr	r3, [sp, #4]
    d804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d808:	2b00      	cmp	r3, #0
    d80a:	d10d      	bne.n	d828 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d80c:	f7f3 f8c0 	bl	990 <Port_schm_read_msr>
    d810:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d812:	9b00      	ldr	r3, [sp, #0]
    d814:	f003 0301 	and.w	r3, r3, #1
    d818:	2b00      	cmp	r3, #0
    d81a:	d100      	bne.n	d81e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d81c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_21[u32CoreId] = msr;
    d81e:	490a      	ldr	r1, [pc, #40]	; (d848 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x54>)
    d820:	9b01      	ldr	r3, [sp, #4]
    d822:	9a00      	ldr	r2, [sp, #0]
    d824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]++;
    d828:	4a06      	ldr	r2, [pc, #24]	; (d844 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
    d82a:	9b01      	ldr	r3, [sp, #4]
    d82c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d830:	1c5a      	adds	r2, r3, #1
    d832:	4904      	ldr	r1, [pc, #16]	; (d844 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
    d834:	9b01      	ldr	r3, [sp, #4]
    d836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d83a:	bf00      	nop
    d83c:	b003      	add	sp, #12
    d83e:	f85d fb04 	ldr.w	pc, [sp], #4
    d842:	bf00      	nop
    d844:	1fff9124 	.word	0x1fff9124
    d848:	1fff9120 	.word	0x1fff9120

0000d84c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21(void)
{
    d84c:	b500      	push	{lr}
    d84e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d850:	f7f3 f96e 	bl	b30 <Sys_GetCoreID>
    d854:	4603      	mov	r3, r0
    d856:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]--;
    d858:	4a0d      	ldr	r2, [pc, #52]	; (d890 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
    d85a:	9b01      	ldr	r3, [sp, #4]
    d85c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d860:	1e5a      	subs	r2, r3, #1
    d862:	490b      	ldr	r1, [pc, #44]	; (d890 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
    d864:	9b01      	ldr	r3, [sp, #4]
    d866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
    d86a:	4a0a      	ldr	r2, [pc, #40]	; (d894 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x48>)
    d86c:	9b01      	ldr	r3, [sp, #4]
    d86e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d872:	f003 0301 	and.w	r3, r3, #1
    d876:	2b00      	cmp	r3, #0
    d878:	d106      	bne.n	d888 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
    d87a:	4a05      	ldr	r2, [pc, #20]	; (d890 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
    d87c:	9b01      	ldr	r3, [sp, #4]
    d87e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d882:	2b00      	cmp	r3, #0
    d884:	d100      	bne.n	d888 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d886:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d888:	bf00      	nop
    d88a:	b003      	add	sp, #12
    d88c:	f85d fb04 	ldr.w	pc, [sp], #4
    d890:	1fff9124 	.word	0x1fff9124
    d894:	1fff9120 	.word	0x1fff9120

0000d898 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22(void)
{
    d898:	b500      	push	{lr}
    d89a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d89c:	f7f3 f948 	bl	b30 <Sys_GetCoreID>
    d8a0:	4603      	mov	r3, r0
    d8a2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId])
    d8a4:	4a10      	ldr	r2, [pc, #64]	; (d8e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
    d8a6:	9b01      	ldr	r3, [sp, #4]
    d8a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8ac:	2b00      	cmp	r3, #0
    d8ae:	d10d      	bne.n	d8cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d8b0:	f7f3 f86e 	bl	990 <Port_schm_read_msr>
    d8b4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d8b6:	9b00      	ldr	r3, [sp, #0]
    d8b8:	f003 0301 	and.w	r3, r3, #1
    d8bc:	2b00      	cmp	r3, #0
    d8be:	d100      	bne.n	d8c2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d8c0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_22[u32CoreId] = msr;
    d8c2:	490a      	ldr	r1, [pc, #40]	; (d8ec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x54>)
    d8c4:	9b01      	ldr	r3, [sp, #4]
    d8c6:	9a00      	ldr	r2, [sp, #0]
    d8c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]++;
    d8cc:	4a06      	ldr	r2, [pc, #24]	; (d8e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
    d8ce:	9b01      	ldr	r3, [sp, #4]
    d8d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8d4:	1c5a      	adds	r2, r3, #1
    d8d6:	4904      	ldr	r1, [pc, #16]	; (d8e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
    d8d8:	9b01      	ldr	r3, [sp, #4]
    d8da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d8de:	bf00      	nop
    d8e0:	b003      	add	sp, #12
    d8e2:	f85d fb04 	ldr.w	pc, [sp], #4
    d8e6:	bf00      	nop
    d8e8:	1fff912c 	.word	0x1fff912c
    d8ec:	1fff9128 	.word	0x1fff9128

0000d8f0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22(void)
{
    d8f0:	b500      	push	{lr}
    d8f2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d8f4:	f7f3 f91c 	bl	b30 <Sys_GetCoreID>
    d8f8:	4603      	mov	r3, r0
    d8fa:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]--;
    d8fc:	4a0d      	ldr	r2, [pc, #52]	; (d934 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
    d8fe:	9b01      	ldr	r3, [sp, #4]
    d900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d904:	1e5a      	subs	r2, r3, #1
    d906:	490b      	ldr	r1, [pc, #44]	; (d934 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
    d908:	9b01      	ldr	r3, [sp, #4]
    d90a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
    d90e:	4a0a      	ldr	r2, [pc, #40]	; (d938 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x48>)
    d910:	9b01      	ldr	r3, [sp, #4]
    d912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d916:	f003 0301 	and.w	r3, r3, #1
    d91a:	2b00      	cmp	r3, #0
    d91c:	d106      	bne.n	d92c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
    d91e:	4a05      	ldr	r2, [pc, #20]	; (d934 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
    d920:	9b01      	ldr	r3, [sp, #4]
    d922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d926:	2b00      	cmp	r3, #0
    d928:	d100      	bne.n	d92c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d92a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d92c:	bf00      	nop
    d92e:	b003      	add	sp, #12
    d930:	f85d fb04 	ldr.w	pc, [sp], #4
    d934:	1fff912c 	.word	0x1fff912c
    d938:	1fff9128 	.word	0x1fff9128

0000d93c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23(void)
{
    d93c:	b500      	push	{lr}
    d93e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d940:	f7f3 f8f6 	bl	b30 <Sys_GetCoreID>
    d944:	4603      	mov	r3, r0
    d946:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId])
    d948:	4a10      	ldr	r2, [pc, #64]	; (d98c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
    d94a:	9b01      	ldr	r3, [sp, #4]
    d94c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d950:	2b00      	cmp	r3, #0
    d952:	d10d      	bne.n	d970 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d954:	f7f3 f81c 	bl	990 <Port_schm_read_msr>
    d958:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d95a:	9b00      	ldr	r3, [sp, #0]
    d95c:	f003 0301 	and.w	r3, r3, #1
    d960:	2b00      	cmp	r3, #0
    d962:	d100      	bne.n	d966 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d964:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_23[u32CoreId] = msr;
    d966:	490a      	ldr	r1, [pc, #40]	; (d990 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x54>)
    d968:	9b01      	ldr	r3, [sp, #4]
    d96a:	9a00      	ldr	r2, [sp, #0]
    d96c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]++;
    d970:	4a06      	ldr	r2, [pc, #24]	; (d98c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
    d972:	9b01      	ldr	r3, [sp, #4]
    d974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d978:	1c5a      	adds	r2, r3, #1
    d97a:	4904      	ldr	r1, [pc, #16]	; (d98c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
    d97c:	9b01      	ldr	r3, [sp, #4]
    d97e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d982:	bf00      	nop
    d984:	b003      	add	sp, #12
    d986:	f85d fb04 	ldr.w	pc, [sp], #4
    d98a:	bf00      	nop
    d98c:	1fff9134 	.word	0x1fff9134
    d990:	1fff9130 	.word	0x1fff9130

0000d994 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23(void)
{
    d994:	b500      	push	{lr}
    d996:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d998:	f7f3 f8ca 	bl	b30 <Sys_GetCoreID>
    d99c:	4603      	mov	r3, r0
    d99e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]--;
    d9a0:	4a0d      	ldr	r2, [pc, #52]	; (d9d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
    d9a2:	9b01      	ldr	r3, [sp, #4]
    d9a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9a8:	1e5a      	subs	r2, r3, #1
    d9aa:	490b      	ldr	r1, [pc, #44]	; (d9d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
    d9ac:	9b01      	ldr	r3, [sp, #4]
    d9ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
    d9b2:	4a0a      	ldr	r2, [pc, #40]	; (d9dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x48>)
    d9b4:	9b01      	ldr	r3, [sp, #4]
    d9b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9ba:	f003 0301 	and.w	r3, r3, #1
    d9be:	2b00      	cmp	r3, #0
    d9c0:	d106      	bne.n	d9d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
    d9c2:	4a05      	ldr	r2, [pc, #20]	; (d9d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
    d9c4:	9b01      	ldr	r3, [sp, #4]
    d9c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9ca:	2b00      	cmp	r3, #0
    d9cc:	d100      	bne.n	d9d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d9ce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d9d0:	bf00      	nop
    d9d2:	b003      	add	sp, #12
    d9d4:	f85d fb04 	ldr.w	pc, [sp], #4
    d9d8:	1fff9134 	.word	0x1fff9134
    d9dc:	1fff9130 	.word	0x1fff9130

0000d9e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24(void)
{
    d9e0:	b500      	push	{lr}
    d9e2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d9e4:	f7f3 f8a4 	bl	b30 <Sys_GetCoreID>
    d9e8:	4603      	mov	r3, r0
    d9ea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId])
    d9ec:	4a10      	ldr	r2, [pc, #64]	; (da30 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
    d9ee:	9b01      	ldr	r3, [sp, #4]
    d9f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9f4:	2b00      	cmp	r3, #0
    d9f6:	d10d      	bne.n	da14 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d9f8:	f7f2 ffca 	bl	990 <Port_schm_read_msr>
    d9fc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d9fe:	9b00      	ldr	r3, [sp, #0]
    da00:	f003 0301 	and.w	r3, r3, #1
    da04:	2b00      	cmp	r3, #0
    da06:	d100      	bne.n	da0a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    da08:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_24[u32CoreId] = msr;
    da0a:	490a      	ldr	r1, [pc, #40]	; (da34 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x54>)
    da0c:	9b01      	ldr	r3, [sp, #4]
    da0e:	9a00      	ldr	r2, [sp, #0]
    da10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]++;
    da14:	4a06      	ldr	r2, [pc, #24]	; (da30 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
    da16:	9b01      	ldr	r3, [sp, #4]
    da18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da1c:	1c5a      	adds	r2, r3, #1
    da1e:	4904      	ldr	r1, [pc, #16]	; (da30 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
    da20:	9b01      	ldr	r3, [sp, #4]
    da22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    da26:	bf00      	nop
    da28:	b003      	add	sp, #12
    da2a:	f85d fb04 	ldr.w	pc, [sp], #4
    da2e:	bf00      	nop
    da30:	1fff913c 	.word	0x1fff913c
    da34:	1fff9138 	.word	0x1fff9138

0000da38 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24(void)
{
    da38:	b500      	push	{lr}
    da3a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    da3c:	f7f3 f878 	bl	b30 <Sys_GetCoreID>
    da40:	4603      	mov	r3, r0
    da42:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]--;
    da44:	4a0d      	ldr	r2, [pc, #52]	; (da7c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
    da46:	9b01      	ldr	r3, [sp, #4]
    da48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da4c:	1e5a      	subs	r2, r3, #1
    da4e:	490b      	ldr	r1, [pc, #44]	; (da7c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
    da50:	9b01      	ldr	r3, [sp, #4]
    da52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
    da56:	4a0a      	ldr	r2, [pc, #40]	; (da80 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x48>)
    da58:	9b01      	ldr	r3, [sp, #4]
    da5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da5e:	f003 0301 	and.w	r3, r3, #1
    da62:	2b00      	cmp	r3, #0
    da64:	d106      	bne.n	da74 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
    da66:	4a05      	ldr	r2, [pc, #20]	; (da7c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
    da68:	9b01      	ldr	r3, [sp, #4]
    da6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da6e:	2b00      	cmp	r3, #0
    da70:	d100      	bne.n	da74 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    da72:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    da74:	bf00      	nop
    da76:	b003      	add	sp, #12
    da78:	f85d fb04 	ldr.w	pc, [sp], #4
    da7c:	1fff913c 	.word	0x1fff913c
    da80:	1fff9138 	.word	0x1fff9138

0000da84 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25(void)
{
    da84:	b500      	push	{lr}
    da86:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    da88:	f7f3 f852 	bl	b30 <Sys_GetCoreID>
    da8c:	4603      	mov	r3, r0
    da8e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId])
    da90:	4a10      	ldr	r2, [pc, #64]	; (dad4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
    da92:	9b01      	ldr	r3, [sp, #4]
    da94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da98:	2b00      	cmp	r3, #0
    da9a:	d10d      	bne.n	dab8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    da9c:	f7f2 ff78 	bl	990 <Port_schm_read_msr>
    daa0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    daa2:	9b00      	ldr	r3, [sp, #0]
    daa4:	f003 0301 	and.w	r3, r3, #1
    daa8:	2b00      	cmp	r3, #0
    daaa:	d100      	bne.n	daae <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    daac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_25[u32CoreId] = msr;
    daae:	490a      	ldr	r1, [pc, #40]	; (dad8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x54>)
    dab0:	9b01      	ldr	r3, [sp, #4]
    dab2:	9a00      	ldr	r2, [sp, #0]
    dab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]++;
    dab8:	4a06      	ldr	r2, [pc, #24]	; (dad4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
    daba:	9b01      	ldr	r3, [sp, #4]
    dabc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dac0:	1c5a      	adds	r2, r3, #1
    dac2:	4904      	ldr	r1, [pc, #16]	; (dad4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
    dac4:	9b01      	ldr	r3, [sp, #4]
    dac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    daca:	bf00      	nop
    dacc:	b003      	add	sp, #12
    dace:	f85d fb04 	ldr.w	pc, [sp], #4
    dad2:	bf00      	nop
    dad4:	1fff9144 	.word	0x1fff9144
    dad8:	1fff9140 	.word	0x1fff9140

0000dadc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25(void)
{
    dadc:	b500      	push	{lr}
    dade:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dae0:	f7f3 f826 	bl	b30 <Sys_GetCoreID>
    dae4:	4603      	mov	r3, r0
    dae6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]--;
    dae8:	4a0d      	ldr	r2, [pc, #52]	; (db20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
    daea:	9b01      	ldr	r3, [sp, #4]
    daec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    daf0:	1e5a      	subs	r2, r3, #1
    daf2:	490b      	ldr	r1, [pc, #44]	; (db20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
    daf4:	9b01      	ldr	r3, [sp, #4]
    daf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
    dafa:	4a0a      	ldr	r2, [pc, #40]	; (db24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x48>)
    dafc:	9b01      	ldr	r3, [sp, #4]
    dafe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db02:	f003 0301 	and.w	r3, r3, #1
    db06:	2b00      	cmp	r3, #0
    db08:	d106      	bne.n	db18 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
    db0a:	4a05      	ldr	r2, [pc, #20]	; (db20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
    db0c:	9b01      	ldr	r3, [sp, #4]
    db0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db12:	2b00      	cmp	r3, #0
    db14:	d100      	bne.n	db18 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    db16:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    db18:	bf00      	nop
    db1a:	b003      	add	sp, #12
    db1c:	f85d fb04 	ldr.w	pc, [sp], #4
    db20:	1fff9144 	.word	0x1fff9144
    db24:	1fff9140 	.word	0x1fff9140

0000db28 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26(void)
{
    db28:	b500      	push	{lr}
    db2a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    db2c:	f7f3 f800 	bl	b30 <Sys_GetCoreID>
    db30:	4603      	mov	r3, r0
    db32:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId])
    db34:	4a10      	ldr	r2, [pc, #64]	; (db78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
    db36:	9b01      	ldr	r3, [sp, #4]
    db38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db3c:	2b00      	cmp	r3, #0
    db3e:	d10d      	bne.n	db5c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    db40:	f7f2 ff26 	bl	990 <Port_schm_read_msr>
    db44:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    db46:	9b00      	ldr	r3, [sp, #0]
    db48:	f003 0301 	and.w	r3, r3, #1
    db4c:	2b00      	cmp	r3, #0
    db4e:	d100      	bne.n	db52 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    db50:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_26[u32CoreId] = msr;
    db52:	490a      	ldr	r1, [pc, #40]	; (db7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x54>)
    db54:	9b01      	ldr	r3, [sp, #4]
    db56:	9a00      	ldr	r2, [sp, #0]
    db58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]++;
    db5c:	4a06      	ldr	r2, [pc, #24]	; (db78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
    db5e:	9b01      	ldr	r3, [sp, #4]
    db60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db64:	1c5a      	adds	r2, r3, #1
    db66:	4904      	ldr	r1, [pc, #16]	; (db78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
    db68:	9b01      	ldr	r3, [sp, #4]
    db6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    db6e:	bf00      	nop
    db70:	b003      	add	sp, #12
    db72:	f85d fb04 	ldr.w	pc, [sp], #4
    db76:	bf00      	nop
    db78:	1fff914c 	.word	0x1fff914c
    db7c:	1fff9148 	.word	0x1fff9148

0000db80 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26(void)
{
    db80:	b500      	push	{lr}
    db82:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    db84:	f7f2 ffd4 	bl	b30 <Sys_GetCoreID>
    db88:	4603      	mov	r3, r0
    db8a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]--;
    db8c:	4a0d      	ldr	r2, [pc, #52]	; (dbc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
    db8e:	9b01      	ldr	r3, [sp, #4]
    db90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db94:	1e5a      	subs	r2, r3, #1
    db96:	490b      	ldr	r1, [pc, #44]	; (dbc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
    db98:	9b01      	ldr	r3, [sp, #4]
    db9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
    db9e:	4a0a      	ldr	r2, [pc, #40]	; (dbc8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x48>)
    dba0:	9b01      	ldr	r3, [sp, #4]
    dba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dba6:	f003 0301 	and.w	r3, r3, #1
    dbaa:	2b00      	cmp	r3, #0
    dbac:	d106      	bne.n	dbbc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
    dbae:	4a05      	ldr	r2, [pc, #20]	; (dbc4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
    dbb0:	9b01      	ldr	r3, [sp, #4]
    dbb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dbb6:	2b00      	cmp	r3, #0
    dbb8:	d100      	bne.n	dbbc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dbba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dbbc:	bf00      	nop
    dbbe:	b003      	add	sp, #12
    dbc0:	f85d fb04 	ldr.w	pc, [sp], #4
    dbc4:	1fff914c 	.word	0x1fff914c
    dbc8:	1fff9148 	.word	0x1fff9148

0000dbcc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27(void)
{
    dbcc:	b500      	push	{lr}
    dbce:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dbd0:	f7f2 ffae 	bl	b30 <Sys_GetCoreID>
    dbd4:	4603      	mov	r3, r0
    dbd6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId])
    dbd8:	4a10      	ldr	r2, [pc, #64]	; (dc1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
    dbda:	9b01      	ldr	r3, [sp, #4]
    dbdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dbe0:	2b00      	cmp	r3, #0
    dbe2:	d10d      	bne.n	dc00 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dbe4:	f7f2 fed4 	bl	990 <Port_schm_read_msr>
    dbe8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    dbea:	9b00      	ldr	r3, [sp, #0]
    dbec:	f003 0301 	and.w	r3, r3, #1
    dbf0:	2b00      	cmp	r3, #0
    dbf2:	d100      	bne.n	dbf6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    dbf4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_27[u32CoreId] = msr;
    dbf6:	490a      	ldr	r1, [pc, #40]	; (dc20 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x54>)
    dbf8:	9b01      	ldr	r3, [sp, #4]
    dbfa:	9a00      	ldr	r2, [sp, #0]
    dbfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]++;
    dc00:	4a06      	ldr	r2, [pc, #24]	; (dc1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
    dc02:	9b01      	ldr	r3, [sp, #4]
    dc04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc08:	1c5a      	adds	r2, r3, #1
    dc0a:	4904      	ldr	r1, [pc, #16]	; (dc1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
    dc0c:	9b01      	ldr	r3, [sp, #4]
    dc0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dc12:	bf00      	nop
    dc14:	b003      	add	sp, #12
    dc16:	f85d fb04 	ldr.w	pc, [sp], #4
    dc1a:	bf00      	nop
    dc1c:	1fff9154 	.word	0x1fff9154
    dc20:	1fff9150 	.word	0x1fff9150

0000dc24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27(void)
{
    dc24:	b500      	push	{lr}
    dc26:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dc28:	f7f2 ff82 	bl	b30 <Sys_GetCoreID>
    dc2c:	4603      	mov	r3, r0
    dc2e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]--;
    dc30:	4a0d      	ldr	r2, [pc, #52]	; (dc68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
    dc32:	9b01      	ldr	r3, [sp, #4]
    dc34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc38:	1e5a      	subs	r2, r3, #1
    dc3a:	490b      	ldr	r1, [pc, #44]	; (dc68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
    dc3c:	9b01      	ldr	r3, [sp, #4]
    dc3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
    dc42:	4a0a      	ldr	r2, [pc, #40]	; (dc6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x48>)
    dc44:	9b01      	ldr	r3, [sp, #4]
    dc46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc4a:	f003 0301 	and.w	r3, r3, #1
    dc4e:	2b00      	cmp	r3, #0
    dc50:	d106      	bne.n	dc60 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
    dc52:	4a05      	ldr	r2, [pc, #20]	; (dc68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
    dc54:	9b01      	ldr	r3, [sp, #4]
    dc56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc5a:	2b00      	cmp	r3, #0
    dc5c:	d100      	bne.n	dc60 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dc5e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dc60:	bf00      	nop
    dc62:	b003      	add	sp, #12
    dc64:	f85d fb04 	ldr.w	pc, [sp], #4
    dc68:	1fff9154 	.word	0x1fff9154
    dc6c:	1fff9150 	.word	0x1fff9150

0000dc70 <Det_Init>:
*
*/
void Det_Init(void)
{
    /* Do nothing */
}
    dc70:	bf00      	nop
    dc72:	4770      	bx	lr

0000dc74 <Det_ReportError>:
*/
Std_ReturnType Det_ReportError(uint16 ModuleId,
                               uint8 InstanceId,
                               uint8 ApiId,
                               uint8 ErrorId)
{
    dc74:	b510      	push	{r4, lr}
    dc76:	b084      	sub	sp, #16
    dc78:	4604      	mov	r4, r0
    dc7a:	4608      	mov	r0, r1
    dc7c:	4611      	mov	r1, r2
    dc7e:	461a      	mov	r2, r3
    dc80:	4623      	mov	r3, r4
    dc82:	f8ad 3006 	strh.w	r3, [sp, #6]
    dc86:	4603      	mov	r3, r0
    dc88:	f88d 3005 	strb.w	r3, [sp, #5]
    dc8c:	460b      	mov	r3, r1
    dc8e:	f88d 3004 	strb.w	r3, [sp, #4]
    dc92:	4613      	mov	r3, r2
    dc94:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dc98:	f7f2 ff4a 	bl	b30 <Sys_GetCoreID>
    dc9c:	4603      	mov	r3, r0
    dc9e:	9303      	str	r3, [sp, #12]

    Det_ModuleId[u32CoreId] = ModuleId;
    dca0:	490d      	ldr	r1, [pc, #52]	; (dcd8 <Det_ReportError+0x64>)
    dca2:	9b03      	ldr	r3, [sp, #12]
    dca4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    dca8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_InstanceId[u32CoreId] = InstanceId;
    dcac:	4a0b      	ldr	r2, [pc, #44]	; (dcdc <Det_ReportError+0x68>)
    dcae:	9b03      	ldr	r3, [sp, #12]
    dcb0:	4413      	add	r3, r2
    dcb2:	f89d 2005 	ldrb.w	r2, [sp, #5]
    dcb6:	701a      	strb	r2, [r3, #0]
    Det_ApiId[u32CoreId] = ApiId;
    dcb8:	4a09      	ldr	r2, [pc, #36]	; (dce0 <Det_ReportError+0x6c>)
    dcba:	9b03      	ldr	r3, [sp, #12]
    dcbc:	4413      	add	r3, r2
    dcbe:	f89d 2004 	ldrb.w	r2, [sp, #4]
    dcc2:	701a      	strb	r2, [r3, #0]
    Det_ErrorId[u32CoreId] = ErrorId;
    dcc4:	4a07      	ldr	r2, [pc, #28]	; (dce4 <Det_ReportError+0x70>)
    dcc6:	9b03      	ldr	r3, [sp, #12]
    dcc8:	4413      	add	r3, r2
    dcca:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dcce:	701a      	strb	r2, [r3, #0]

    return E_OK;
    dcd0:	2300      	movs	r3, #0
}
    dcd2:	4618      	mov	r0, r3
    dcd4:	b004      	add	sp, #16
    dcd6:	bd10      	pop	{r4, pc}
    dcd8:	1fff9180 	.word	0x1fff9180
    dcdc:	1fff9158 	.word	0x1fff9158
    dce0:	1fff915c 	.word	0x1fff915c
    dce4:	1fff9160 	.word	0x1fff9160

0000dce8 <Det_ReportRuntimeError>:
*/
Std_ReturnType Det_ReportRuntimeError(uint16 ModuleId,
                                      uint8 InstanceId,
                                      uint8 ApiId,
                                      uint8 ErrorId)
{
    dce8:	b510      	push	{r4, lr}
    dcea:	b084      	sub	sp, #16
    dcec:	4604      	mov	r4, r0
    dcee:	4608      	mov	r0, r1
    dcf0:	4611      	mov	r1, r2
    dcf2:	461a      	mov	r2, r3
    dcf4:	4623      	mov	r3, r4
    dcf6:	f8ad 3006 	strh.w	r3, [sp, #6]
    dcfa:	4603      	mov	r3, r0
    dcfc:	f88d 3005 	strb.w	r3, [sp, #5]
    dd00:	460b      	mov	r3, r1
    dd02:	f88d 3004 	strb.w	r3, [sp, #4]
    dd06:	4613      	mov	r3, r2
    dd08:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dd0c:	f7f2 ff10 	bl	b30 <Sys_GetCoreID>
    dd10:	4603      	mov	r3, r0
    dd12:	9303      	str	r3, [sp, #12]

    Det_RuntimeModuleId[u32CoreId] = ModuleId;
    dd14:	490d      	ldr	r1, [pc, #52]	; (dd4c <Det_ReportRuntimeError+0x64>)
    dd16:	9b03      	ldr	r3, [sp, #12]
    dd18:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    dd1c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_RuntimeInstanceId[u32CoreId] = InstanceId;
    dd20:	4a0b      	ldr	r2, [pc, #44]	; (dd50 <Det_ReportRuntimeError+0x68>)
    dd22:	9b03      	ldr	r3, [sp, #12]
    dd24:	4413      	add	r3, r2
    dd26:	f89d 2005 	ldrb.w	r2, [sp, #5]
    dd2a:	701a      	strb	r2, [r3, #0]
    Det_RuntimeApiId[u32CoreId] = ApiId;
    dd2c:	4a09      	ldr	r2, [pc, #36]	; (dd54 <Det_ReportRuntimeError+0x6c>)
    dd2e:	9b03      	ldr	r3, [sp, #12]
    dd30:	4413      	add	r3, r2
    dd32:	f89d 2004 	ldrb.w	r2, [sp, #4]
    dd36:	701a      	strb	r2, [r3, #0]
    Det_RuntimeErrorId[u32CoreId] = ErrorId;
    dd38:	4a07      	ldr	r2, [pc, #28]	; (dd58 <Det_ReportRuntimeError+0x70>)
    dd3a:	9b03      	ldr	r3, [sp, #12]
    dd3c:	4413      	add	r3, r2
    dd3e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dd42:	701a      	strb	r2, [r3, #0]

    return E_OK;
    dd44:	2300      	movs	r3, #0
}
    dd46:	4618      	mov	r0, r3
    dd48:	b004      	add	sp, #16
    dd4a:	bd10      	pop	{r4, pc}
    dd4c:	1fff9184 	.word	0x1fff9184
    dd50:	1fff9164 	.word	0x1fff9164
    dd54:	1fff9168 	.word	0x1fff9168
    dd58:	1fff916c 	.word	0x1fff916c

0000dd5c <Det_ReportTransientFault>:
*/
Std_ReturnType Det_ReportTransientFault(uint16 ModuleId,
                                        uint8 InstanceId,
                                        uint8 ApiId,
                                        uint8 FaultId)
{
    dd5c:	b510      	push	{r4, lr}
    dd5e:	b084      	sub	sp, #16
    dd60:	4604      	mov	r4, r0
    dd62:	4608      	mov	r0, r1
    dd64:	4611      	mov	r1, r2
    dd66:	461a      	mov	r2, r3
    dd68:	4623      	mov	r3, r4
    dd6a:	f8ad 3006 	strh.w	r3, [sp, #6]
    dd6e:	4603      	mov	r3, r0
    dd70:	f88d 3005 	strb.w	r3, [sp, #5]
    dd74:	460b      	mov	r3, r1
    dd76:	f88d 3004 	strb.w	r3, [sp, #4]
    dd7a:	4613      	mov	r3, r2
    dd7c:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dd80:	f7f2 fed6 	bl	b30 <Sys_GetCoreID>
    dd84:	4603      	mov	r3, r0
    dd86:	9303      	str	r3, [sp, #12]

    Det_TransientModuleId[u32CoreId] = ModuleId;
    dd88:	490d      	ldr	r1, [pc, #52]	; (ddc0 <Det_ReportTransientFault+0x64>)
    dd8a:	9b03      	ldr	r3, [sp, #12]
    dd8c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    dd90:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_TransientInstanceId[u32CoreId] = InstanceId;
    dd94:	4a0b      	ldr	r2, [pc, #44]	; (ddc4 <Det_ReportTransientFault+0x68>)
    dd96:	9b03      	ldr	r3, [sp, #12]
    dd98:	4413      	add	r3, r2
    dd9a:	f89d 2005 	ldrb.w	r2, [sp, #5]
    dd9e:	701a      	strb	r2, [r3, #0]
    Det_TransientApiId[u32CoreId] = ApiId;
    dda0:	4a09      	ldr	r2, [pc, #36]	; (ddc8 <Det_ReportTransientFault+0x6c>)
    dda2:	9b03      	ldr	r3, [sp, #12]
    dda4:	4413      	add	r3, r2
    dda6:	f89d 2004 	ldrb.w	r2, [sp, #4]
    ddaa:	701a      	strb	r2, [r3, #0]
    Det_TransientFaultId[u32CoreId] = FaultId;
    ddac:	4a07      	ldr	r2, [pc, #28]	; (ddcc <Det_ReportTransientFault+0x70>)
    ddae:	9b03      	ldr	r3, [sp, #12]
    ddb0:	4413      	add	r3, r2
    ddb2:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ddb6:	701a      	strb	r2, [r3, #0]

    return E_OK;
    ddb8:	2300      	movs	r3, #0
}
    ddba:	4618      	mov	r0, r3
    ddbc:	b004      	add	sp, #16
    ddbe:	bd10      	pop	{r4, pc}
    ddc0:	1fff917c 	.word	0x1fff917c
    ddc4:	1fff9170 	.word	0x1fff9170
    ddc8:	1fff9174 	.word	0x1fff9174
    ddcc:	1fff9178 	.word	0x1fff9178

0000ddd0 <Det_Start>:
* @requirement DET010
*/
void Det_Start(void)
{
    /* Do nothing */
}
    ddd0:	bf00      	nop
    ddd2:	4770      	bx	lr

0000ddd4 <Clock_Ip_au8DividerCallbackIndex>:
    ddd4:	0c00 0e0d 0201 0603 0409 0a07 0805 000b     ................

0000dde4 <Clock_Ip_au8DividerTriggerCallbackIndex>:
	...

0000ddf4 <Clock_Ip_au8XoscCallbackIndex>:
    ddf4:	0100 0000 0000 0000 0000 0000 0000 0000     ................

0000de04 <Clock_Ip_au8IrcoscCallbackIndex>:
    de04:	0100 0302 0004 0000 0000 0000 0000 0000     ................

0000de14 <Clock_Ip_au8GateCallbackIndex>:
    de14:	0200 0601 0301 0104 0500 0000 0000 0000     ................

0000de24 <Clock_Ip_au8FractionalDividerCallbackIndex>:
	...

0000de34 <Clock_Ip_au8PllCallbackIndex>:
    de34:	0100 0000 0000 0000 0000 0000 0000 0000     ................

0000de44 <Clock_Ip_au8SelectorCallbackIndex>:
    de44:	0800 0a09 0109 0302 0504 0706 0000 0000     ................

0000de54 <Clock_Ip_au8PcfsCallbackIndex>:
	...

0000de64 <Clock_Ip_au8CmuCallbackIndex>:
	...

0000de74 <Clock_Ip_au8ClockFeatures>:
	...
    de84:	0000 0100 0000 0000 0000 0000 0002 0000     ................
    de94:	0000 0000 0300 0000 0000 0000 0000 0004     ................
    dea4:	0000 0000 0000 0500 0000 0000 0000 0000     ................
    deb4:	0006 0000 0000 0000 0100 0000 0000 0000     ................
    dec4:	0000 0001 0000 0000 0000 0400 0000 0000     ................
    ded4:	0000 0000 0005 0000 0001 0000 0401 0000     ................
    dee4:	0200 0000 0100 0005 0000 0003 0000 0402     ................
    def4:	0000 0400 0000 0200 0005 0000 0005 0000     ................
    df04:	0403 0000 0600 0000 0300 0005 0000 0007     ................
    df14:	0000 0500 0000 0000 0000 0000 0006 0000     ................
	...
    df54:	0000 0005 0000 0000 0000 0600 0100 0000     ................
    df64:	0000 0000 0007 0003 0000 0000 0000 0000     ................
    df74:	0000 0000 0000 0006 0000 0000 0000 0700     ................
    df84:	0100 0000 0000 0000 0008 0003 0000 0000     ................
	...
    df9c:	0000 0009 0000 0000 0000 0a00 0100 0000     ................
    dfac:	0000 0000 000b 0003 0000 0000 0000 0000     ................
    dfbc:	0000 0000 0000 000c 0000 0000 0000 0d00     ................
    dfcc:	0100 0000 0000 0000 000e 0003 0000 0000     ................
    dfdc:	0800 0000 0000 0000 0000 0009 0000 0000     ................
    dfec:	0000 0a00 0000 0000 0000 0000 000b 0000     ................
    dffc:	0000 0000 0b01 0000 0000 0000 0200 000b     ................
    e00c:	0000 0000 0000 0b03 0000 0000 0000 0000     ................
	...
    e024:	0400 0000 003b 003b 0000 0004 2700 2700     ....;.;......'.'
    e034:	0000 0100 0000 0000 0000 0000 0007 0000     ................
    e044:	7300 0000 0700 0000 0000 0032 0000 0009     .s........2.....
    e054:	0000 0200 0000 0700 0000 0000 0021 0000     ............!...
    e064:	0009 0000 0400 0000 0900 0000 0000 0003     ................
    e074:	0000 0007 0000 6100 0000 0700 0000 0000     .......a........
    e084:	0024 0000 0007 0000 2500 0000 0700 0000     $........%......
    e094:	0000 002b 0000 0004 5a00 5a00 0000 0700     ..+......Z.Z....
    e0a4:	0000 0000 0020 0000 0004 3800 3800 0000     .... ......8.8..
    e0b4:	0400 0000 0039 0039 0000 0004 3a00 3a00     ....9.9......:.:
    e0c4:	0000 0400 0000 0026 0026 0000 0004 6600     ......&.&......f
    e0d4:	6600 0000 0400 0000 0037 0037 0000 0004     .f......7.7.....
    e0e4:	2c00 2c00 0000 0400 0000 002d 002d 0000     .,.,......-.-...
    e0f4:	0004 2e00 2e00 0000 0200 0000 4040 0040     ............@@@.
    e104:	0000 0004 6a00 6a00 0000 0400 0000 006b     .....j.j......k.
    e114:	006b 0000 0004 6c00 6c00 0000 0900 0000     k......l.l......
    e124:	0000 0001 0000 0009 0000 0000 0000 0700     ................
    e134:	0000 0000 0036 0000 0007 0000 3100 0000     ....6........1..
    e144:	0700 0000 0000 0049 0000 0007 0000 4a00     ......I........J
    e154:	0000 0700 0000 0000 004b 0000 0007 0000     ........K.......
    e164:	4c00 0000 0700 0000 0000 004d 0000 0007     .L........M.....
    e174:	0000 3d00 0000 0300 0000 0000 0000 0000     ...=............

0000e184 <Clock_Ip_au16SelectorEntryHardwareValue>:
    e184:	0a03 0101 0001 0101 0002 0404 0603 0200     ................
    e194:	0810 0001 0100 0202 0000 0000 0007 0000     ................
    e1a4:	0009 0000 0000 0000 0c0e 0000 0000 0000     ................
	...

0000e1dc <Clock_Ip_au8SelectorEntryScsHardwareValue>:
    e1dc:	0000 0002 0300 0000 0601 0000 0000 0000     ................
	...

0000e20c <Clock_Ip_au8SelectorEntryPcsHardwareValue>:
    e20c:	0700 0000 0000 0000 0000 0202 0303 0101     ................
    e21c:	0606 0302 0000 0000 0000 0000 0000 0000     ................
	...

0000e23c <Clock_Ip_au8SelectorEntrySIMHardwareValue>:
    e23c:	0001 0000 0000 0000 0000 0202 0303 0101     ................
    e24c:	0606 0302 0000 0000 0000 0000 0000 0000     ................
	...

0000e26c <Clock_Ip_au8DividerValueHardwareValue>:
    e26c:	0100 0002 0003 0000 0004 0000 0000 0000     ................
    e27c:	0005 0000 0000 0000 0000 0000 0000 0000     ................
    e28c:	0006 0000 0000 0000 0000 0000 0000 0000     ................
	...
    e2ac:	0007 0000                                   ....

0000e2b0 <Clock_Ip_apxScgPeriphAsyncDivs>:
    e2b0:	4204 4006 4304 4006 4104 4006 4604 4006     .B.@.C.@.A.@.F.@

0000e2c0 <Clock_Ip_aeSourceTypeClockName>:
    e2c0:	0000 0000 0001 0000 0001 0000 0001 0000     ................
    e2d0:	0001 0000 0001 0000 0001 0000 0001 0000     ................
    e2e0:	0002 0000 0003 0000 0001 0000 0001 0000     ................
    e2f0:	0001 0000 0001 0000 0002 0000 0002 0000     ................
    e300:	0003 0000 0003 0000 0001 0000 0001 0000     ................
    e310:	0004 0000 0004 0000 0004 0000 0004 0000     ................
	...

0000e37c <Clock_Ip_aeHwPllName>:
    e37c:	0009 0000                                   ....

0000e380 <Clock_Ip_aeHwDfsName>:
    e380:	0057 0000                                   W...

0000e384 <Clock_Ip_axDividerCallbacks>:
    e384:	2129 0000 2133 0000 214d 0000 2167 0000     )!..3!..M!..g!..
    e394:	2181 0000 219b 0000 21b5 0000 21cf 0000     .!...!...!...!..
    e3a4:	21e9 0000 2203 0000 221d 0000 2237 0000     .!..."..."..7"..
    e3b4:	2251 0000 226b 0000 2285 0000               Q"..k"..."..

0000e3c0 <Clock_Ip_axDividerTriggerCallbacks>:
    e3c0:	25f9 0000 25f9 0000                         .%...%..

0000e3c8 <Clock_Ip_axExtOscCallbacks>:
    e3c8:	2605 0000 2605 0000 2605 0000 260f 0000     .&...&...&...&..
    e3d8:	2605 0000 2619 0000 2633 0000 264d 0000     .&...&..3&..M&..
    e3e8:	26d1 0000 26e5 0000                         .&...&..

0000e3f0 <Clock_Ip_axFracDivCallbacks>:
    e3f0:	28a5 0000 28a5 0000 28af 0000               .(...(...(..

0000e3fc <Clock_Ip_axGateCallbacks>:
    e3fc:	28c9 0000 28d3 0000 29d3 0000 29ed 0000     .(...(...)...)..
    e40c:	2983 0000 299d 0000 2933 0000 294d 0000     .)...)..3)..M)..
    e41c:	28e3 0000 28fd 0000 2a23 0000 2a3d 0000     .(...(..#*..=*..
    e42c:	2a73 0000 2a8d 0000                         s*...*..

0000e434 <Clock_Ip_axIntOscCallbacks>:
    e434:	2c39 0000 2c39 0000 2c43 0000 2c4d 0000     9,..9,..C,..M,..
    e444:	2c67 0000 2c81 0000 2c95 0000 2caf 0000     g,...,...,...,..
    e454:	2cc9 0000 2cdd 0000 2cf7 0000 2d11 0000     .,...,...,...-..
    e464:	2db9 0000 2dd3 0000 2ded 0000               .-...-...-..

0000e470 <Clock_Ip_axCmuCallbacks>:
    e470:	3389 0000 3393 0000 339f 0000 3389 0000     .3...3...3...3..

0000e480 <Clock_Ip_axPllCallbacks>:
    e480:	33a9 0000 33a9 0000 33b3 0000 33a9 0000     .3...3...3...3..
    e490:	33bf 0000 33c9 0000 33e3 0000 33fd 0000     .3...3...3...3..
    e4a0:	34a1 0000 348d 0000                         .4...4..

0000e4a8 <Clock_Ip_axPcfsCallbacks>:
    e4a8:	35fd 0000                                   .5..

0000e4ac <Clock_Ip_axSelectorCallbacks>:
    e4ac:	3609 0000 3609 0000 3613 0000 362d 0000     .6...6...6..-6..
    e4bc:	3609 0000 3647 0000 3661 0000 367b 0000     .6..G6..a6..{6..
    e4cc:	3695 0000 36af 0000 36c9 0000 36e3 0000     .6...6...6...6..
    e4dc:	36fd 0000 3717 0000 3731 0000 374b 0000     .6...7..17..K7..
    e4ec:	3765 0000 377f 0000 3799 0000 37b3 0000     e7...7...7...7..
    e4fc:	37cd 0000 37e7 0000                         .7...7..

0000e504 <ClockSource>:
    e504:	0000 0000 0008 0000 0002 0000 0005 0000     ................
	...
    e51c:	0009 0000                                   ....

0000e520 <ResetReasonArray>:
    e520:	0000 0000 0001 0000 0002 0000 0003 0000     ................
    e530:	0004 0000 0005 0000 0006 0000 0007 0000     ................
    e540:	0008 0000 0009 0000 000a 0000 000b 0000     ................
    e550:	000c 0000 000d 0000 000e 0000               ............

0000e55c <Port_au32PortCiPortBaseAddr>:
    e55c:	9000 4004 a000 4004 b000 4004 c000 4004     ...@...@...@...@
    e56c:	d000 4004                                   ...@

0000e570 <Port_au32PortCiGpioBaseAddr>:
    e570:	f000 400f f040 400f f080 400f f0c0 400f     ...@@..@...@...@
    e580:	f100 400f                                   ...@

0000e584 <Flexcan_Ip_apxBase>:
    e584:	4000 4002 5000 4002 b000 4002               .@.@.P.@...@

0000e590 <payload_code.3>:
    e590:	0100 0302 0504 0706 0908 0909 0a09 0a0a     ................
    e5a0:	0b0a 0b0b 0c0b 0c0c 0d0c 0d0d 0d0d 0d0d     ................
    e5b0:	0e0d 0e0e 0e0e 0e0e 0e0e 0e0e 0e0e 0e0e     ................
    e5c0:	0f0e 0f0f 0f0f 0f0f 0f0f 0f0f 0f0f 0f0f     ................
    e5d0:	000f 0000                                   ....

0000e5d4 <flexcanBase.2>:
    e5d4:	4000 4002 5000 4002 b000 4002               .@.@.P.@...@

0000e5e0 <maxMbNum.1>:
    e5e0:	0020 0000 0010 0000 0010 0000                ...........

0000e5ec <flexcanBase.0>:
    e5ec:	4000 4002                                   .@.@

0000e5f0 <Can_43_FLEXCANIpwHwChannelConfig0>:
    e5f0:	ea8c 0000                                   ....

0000e5f4 <Can_au32HwBufferAddr_Ctrl0>:
    e5f4:	b080 4002                                   ...@

0000e5f8 <Can_aHwFilter_Object0>:
    e5f8:	0000 0000 0000 c000                         ........

0000e600 <Can_aCtrlOffsetToCtrlIDMap>:
    e600:	ffff 0000                                   ....

0000e604 <Can_aHwObjIDToCtrlIDMap>:
    e604:	0000 0000                                   ....

0000e608 <Can_aHwObjectConfig>:
	...
    e614:	0000 ff01 0008 0001 e5f8 0000 0000 0000     ................
    e624:	0000 0000 e5f4 0000                         ........

0000e62c <Can_aBaudrateConfig_Ctrl0>:
    e62c:	0000 0403 0005 001d 0000 0000 0000 0000     ................
	...

0000e644 <Can_apHwObject_Ctrl0>:
    e644:	e608 0000                                   ....

0000e648 <Can_aControllerConfig>:
    e648:	0000 0002 b000 4002 0001 0000 ffff ffff     .......@........
	...
    e664:	0000 0001 e62c 0000 e5f0 0000 0001 0000     ....,...........
    e674:	e644 0000                                   D...

0000e678 <Can_apController>:
    e678:	e648 0000                                   H...

0000e67c <Can_43_FLEXCAN_Config>:
    e67c:	0000 0000 0001 0000 e600 0000 e604 0000     ................
    e68c:	e608 0000 e678 0000                         ....x...

0000e694 <Mcu_aClockConfigPB>:
	...
    e69c:	0101 1c00 0010 0400 0029 0100 0005 0000     ........).......
    e6ac:	0001 0000 0000 0000 0057 0000 0000 0000     ........W.......
    e6bc:	0000 0000 0008 0000 1200 007a 0001 0000     ..........z.....
    e6cc:	0001 0000 0000 0000 0057 0000 0000 0000     ........W.......
    e6dc:	0057 0000 0000 0000 0000 0000 0000 0000     W...............
	...
    e6fc:	0019 0000 0005 0000 001a 0000 0002 0000     ................
    e70c:	001b 0000 0005 0000 002a 0000 0005 0000     ........*.......
    e71c:	0028 0000 000e 0000 0029 0000 0001 0000     (.......).......
    e72c:	0056 0000 001c 0000 0032 0000 002a 0000     V.......2...*...
    e73c:	002b 0000 0014 0000 002c 0000 0014 0000     +.......,.......
    e74c:	002d 0000 0014 0000 002e 0000 0014 0000     -...............
    e75c:	003f 0000 0000 0000 0040 0000 0000 0000     ?.......@.......
    e76c:	0041 0000 0000 0000 0042 0000 0000 0000     A.......B.......
    e77c:	0031 0000 0000 0000 0045 0000 0000 0000     1.......E.......
    e78c:	0046 0000 0000 0000 0047 0000 0000 0000     F.......G.......
    e79c:	0044 0000 0000 0000 0030 0000 0000 0000     D.......0.......
    e7ac:	003d 0000 0000 0000 0043 0000 0000 0000     =.......C.......
    e7bc:	0049 0000 0000 0000 004a 0000 0000 0000     I.......J.......
    e7cc:	004b 0000 0000 0000 0048 0000 0000 0000     K.......H.......
    e7dc:	000c 0000 0001 0000 0000 0000 000d 0000     ................
    e7ec:	0002 0000 0000 0000 000e 0000 0001 0000     ................
    e7fc:	0000 0000 000f 0000 0001 0000 0000 0000     ................
    e80c:	001d 0000 0001 0000 0000 0000 001e 0000     ................
    e81c:	0008 0000 0000 0000 001f 0000 0001 0000     ................
    e82c:	0000 0000 0021 0000 0001 0000 0000 0000     ....!...........
    e83c:	0022 0000 0002 0000 0000 0000 0023 0000     "...........#...
    e84c:	0001 0000 0000 0000 0025 0000 0003 0000     ........%.......
    e85c:	0000 0000 0026 0000 0004 0000 0000 0000     ....&...........
    e86c:	0027 0000 0002 0000 0000 0000 0032 0000     '...........2...
    e87c:	0001 0000 0000 0000 0048 0000 0001 0000     ........H.......
    e88c:	0001 0000 0056 0000 0001 0000 0001 0000     ....V...........
    e89c:	0057 0000 0000 0000 0000 0000 0057 0000     W...........W...
	...
    e8b4:	0057 0000 0000 0000 0000 0000 0057 0000     W...........W...
	...
    e8cc:	0057 0000 0000 0000 0057 0000 0057 0000     W.......W...W...
	...
    e8e8:	0014 0000 7d00 0000 0015 0000 7d00 0000     .....}.......}..
    e8f8:	0016 0000 7d00 0000 0017 0000 8000 0000     .....}..........
    e908:	0012 0000 0001 0000 0013 0000 0001 0000     ................
    e918:	0030 0000 0000 0000 0031 0000 0000 0000     0.......1.......
    e928:	0032 0000 0000 0000 0033 0000 0000 0000     2.......3.......
    e938:	0034 0000 0000 0000 0035 0000 0001 0000     4.......5.......
    e948:	0036 0000 0000 0000 0037 0000 0001 0000     6.......7.......
    e958:	0038 0000 0001 0000 0039 0000 0000 0000     8.......9.......
    e968:	003a 0000 0000 0000 003b 0000 0000 0000     :.......;.......
    e978:	003c 0000 0001 0000 003d 0000 0000 0000     <.......=.......
    e988:	003e 0000 0000 0000 003f 0000 0000 0000     >.......?.......
    e998:	0040 0000 0000 0000 0041 0000 0000 0000     @.......A.......
    e9a8:	0042 0000 0000 0000 0043 0000 0000 0000     B.......C.......
    e9b8:	0044 0000 0000 0000 0045 0000 0000 0000     D.......E.......
    e9c8:	0046 0000 0000 0000 0047 0000 0000 0000     F.......G.......
    e9d8:	0048 0000 0000 0000 0049 0000 0000 0000     H.......I.......
    e9e8:	004a 0000 0000 0000 004b 0000 0000 0000     J.......K.......
    e9f8:	004c 0000 0001 0000 004d 0000 0001 0000     L.......M.......
    ea08:	004e 0000 0000 0000 004f 0000 0000 0000     N.......O.......
    ea18:	0050 0000 0001 0000 0051 0000 0001 0000     P.......Q.......
    ea28:	0052 0000 0001 0000 0053 0000 0001 0000     R.......S.......
    ea38:	0054 0000 0001 0000 0055 0000 0000 0000     T.......U.......
    ea48:	0056 0000 0001 0000 0057 0000 0000 0000     V.......W.......
    ea58:	0000 0000 0057 0000 0000 0000 0057 0000     ....W.......W...
	...

0000ea8c <Flexcan_aCtrlConfigPB>:
    ea8c:	0001 0000 0000 0000 0000 0000 0000 0000     ................
    ea9c:	0040 0000 0000 0000 0100 0000 0003 0000     @...............
    eaac:	0004 0000 0005 0000 001d 0000 0000 0000     ................
    eabc:	0004 0000 0004 0000 0005 0000 001d 0000     ................
	...
    ead4:	75c1 0000 766d 0000                         .u..mv..

0000eadc <aIrqConfiguration>:
    eadc:	005c 0000 0f01 0000 baed 0000 005d 0000     \...........]...
    eaec:	0f01 0000 bafd 0000 005f 0000 0f01 0000     ........_.......
    eafc:	bb0d 0000                                   ....

0000eb00 <intCtrlConfig>:
    eb00:	0003 0000 eadc 0000                         ........

0000eb08 <Mcu_Config>:
    eb08:	005a 0000 0000 0000 0001 0000 0001 0000     Z...............
    eb18:	ece8 0000 e694 0000 ecf4 0000               ............

0000eb24 <OsIf_xPredefinedConfig>:
    eb24:	0000 0000 6c00 02dc                         .....l..

0000eb2c <OsIf_apxPredefinedConfig>:
    eb2c:	eb24 0000                                   $...

0000eb30 <Platform_uConfiguration>:
    eb30:	eb38 0000                                   8...

0000eb34 <Platform_Config>:
    eb34:	eb30 0000                                   0...

0000eb38 <ipwConfig>:
    eb38:	eb00 0000 0000 0000                         ........

0000eb40 <g_pin_mux_InitConfigArr>:
    eb40:	c000 4004 f0c0 400f 0000 0000 0002 0000     ...@...@........
    eb50:	0001 0000 0002 0000 0000 0000 0000 0000     ................
    eb60:	0000 0000 0100 0000 b000 4004 0000 0000     ...........@....
    eb70:	0011 0000 0002 0000 0003 0000 0001 0000     ................
	...
    eb90:	b000 4004 0000 0000 0010 0000 0002 0000     ...@............
    eba0:	0003 0000 0001 0000 0000 0000 0000 0000     ................
	...

0000ebb8 <au8Port_PartitionList>:
    ebb8:	0001 0000                                   ....

0000ebbc <au32Port_PinToPartitionMap>:
    ebbc:	0001 0000 0001 0000 0001 0000               ............

0000ebc8 <Port_au16NoUnUsedPadsArrayDefault>:
    ebc8:	0000 0001 0002 0003 0006 0007 0008 0009     ................
    ebd8:	000b 000c 000d 000e 000f 0010 0011 0020     .............. .
    ebe8:	0021 0022 0023 0024 0025 0026 0027 0028     !.".#.$.%.&.'.(.
    ebf8:	0029 002a 002b 002c 002d 002e 002f 0030     ).*.+.,.-.../.0.
    ec08:	0031 0040 0041 0042 0043 0046 0047 0048     1.@.A.B.C.F.G.H.
    ec18:	0049 004a 004b 004c 004d 004e 004f 0061     I.J.K.L.M.N.O.a.
    ec28:	0062 0063 0064 0065 0066 0067 0068 0069     b.c.d.e.f.g.h.i.
    ec38:	006a 006b 006c 006d 006e 006f 0070 0071     j.k.l.m.n.o.p.q.
    ec48:	0080 0081 0082 0083 0084 0085 0086 0087     ................
    ec58:	0088 0089 008a 008b 008c 008d 008e 008f     ................
    ec68:	0090 0000                                   ....

0000ec6c <Port_UnUsedPin>:
    ec6c:	0100 0000 0001 0000 0000 0000               ............

0000ec78 <Port_aPinConfigDefault>:
    ec78:	0060 0000 0100 0000 0001 0000 0002 0000     `...............
    ec88:	0001 0001 0051 0000 0300 0000 0000 0000     ....Q...........
    ec98:	0001 0000 0000 0001 0050 0000 0300 0000     ........P.......
    eca8:	0000 0000 0001 0000 0000 0001               ............

0000ecb4 <Port_Config>:
    ecb4:	0003 0051 ebc8 0000 ec6c 0000 ec78 0000     ..Q.....l...x...
	...
    eccc:	ebbc 0000 ebb8 0000 eb40 0000               ........@...

0000ecd8 <Power_Ip_RCM_ConfigPB>:
	...

0000ece0 <Power_Ip_PMC_ConfigPB>:
    ece0:	0000 0000                                   ....

0000ece4 <Power_Ip_SMC_ConfigPB>:
    ece4:	0000 0000                                   ....

0000ece8 <Power_Ip_aModeConfigPB>:
	...

0000ecf4 <Power_Ip_HwIPsConfigPB>:
    ecf4:	ecd8 0000 ece0 0000 ece4 0000               ............

0000ed00 <__INIT_TABLE>:
    ed00:	00000002 	.word	0x00000002
    ed04:	1fff8b10 	.word	0x1fff8b10
    ed08:	0000ed28 	.word	0x0000ed28
    ed0c:	0000ed3c 	.word	0x0000ed3c
    ed10:	1fff8800 	.word	0x1fff8800
    ed14:	00000000 	.word	0x00000000
    ed18:	00000310 	.word	0x00000310

0000ed1c <__ZERO_TABLE>:
    ed1c:	00000001 	.word	0x00000001
    ed20:	1fff8b30 	.word	0x1fff8b30
    ed24:	1fff9190 	.word	0x1fff9190
