<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Memorias.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_4bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_8bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_8bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_8bits.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Memoria_RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Memoria_RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Memoria_RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Memoria_RAM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_RAM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoria_RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Memoria_RAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Memoria_RAM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Memoria_RAM_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Memoria_RAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_ROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoria_ROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memoria_ROM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU8bits_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_ALU8bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_ALU8bits_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU8bits_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_ALU_4bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_4bits_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_M_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_M_ROM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Memoria_Ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Memoria_Ram_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655420197" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655420197">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1655428773" xil_pn:in_ck="8696006548942665084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1655428773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="ALU_8bits.vhd"/>
      <outfile xil_pn:name="Memoria_RAM.vhd"/>
      <outfile xil_pn:name="Memoria_ROM.vhd"/>
      <outfile xil_pn:name="TB_ALU8bits.vhd"/>
      <outfile xil_pn:name="TB_ALU_4bits.vhd"/>
      <outfile xil_pn:name="TB_M_ROM.vhd"/>
      <outfile xil_pn:name="TB_Memoria_Ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655428783" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1440429301933186396" xil_pn:start_ts="1655428783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655428783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9015122493042751870" xil_pn:start_ts="1655428783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655428701" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5783292531889595188" xil_pn:start_ts="1655428701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655428783" xil_pn:in_ck="8696006548942665084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1655428783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="ALU_8bits.vhd"/>
      <outfile xil_pn:name="Memoria_RAM.vhd"/>
      <outfile xil_pn:name="Memoria_ROM.vhd"/>
      <outfile xil_pn:name="TB_ALU8bits.vhd"/>
      <outfile xil_pn:name="TB_ALU_4bits.vhd"/>
      <outfile xil_pn:name="TB_M_ROM.vhd"/>
      <outfile xil_pn:name="TB_Memoria_Ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655428788" xil_pn:in_ck="8696006548942665084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5341209548674646955" xil_pn:start_ts="1655428783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ALU8bits_beh.prj"/>
      <outfile xil_pn:name="TB_ALU8bits_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1655428789" xil_pn:in_ck="-2474325374543752186" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7904645773389963032" xil_pn:start_ts="1655428788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ALU8bits_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1655420221" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1655420221">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
  </transforms>

</generated_project>
