# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/mpw2304c_mp.v
-v $(USER_PROJECT_VERILOG)/rtl_core/sigma_delta_2/sigma_delta_2.v
-v $(USER_PROJECT_VERILOG)/rtl_core/counter/counter.v
 
