 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : top
Version: R-2020.09-SP5
Date   : Sun Jan 16 21:58:03 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U2/cnt_col_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_8__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hog_counter        ForQA                 saed32hvt_ss0p95v125c
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_2_/CLK (DFFSSRX1_HVT)                    0.00       0.00 r
  U2/cnt_col_reg_2_/Q (DFFSSRX1_HVT)                      0.25       0.25 f
  U2/cnt_col[2] (hog_counter)                             0.00       0.25 f
  U1/cnt_col[2] (HOG_BITWIDTH8)                           0.00       0.25 f
  U1/U3055/Y (INVX1_HVT)                                  0.06       0.30 r
  U1/U529/Y (INVX0_HVT)                                   0.07       0.37 f
  U1/U525/Y (AND3X1_HVT)                                  0.14       0.51 f
  U1/U3104/Y (AND3X1_HVT)                                 0.11       0.62 f
  U1/U361/Y (NBUFFX2_HVT)                                 0.10       0.72 f
  U1/U966/Y (INVX0_HVT)                                   0.08       0.80 r
  U1/U2430/Y (INVX0_HVT)                                  0.16       0.96 f
  U1/U6506/Y (AO22X1_HVT)                                 0.12       1.08 f
  U1/U6510/Y (OR4X1_HVT)                                  0.20       1.27 f
  U1/U6511/Y (NOR4X1_HVT)                                 0.12       1.40 r
  U1/U449/Y (NAND4X0_HVT)                                 0.23       1.62 f
  U1/U6903/Y (NAND2X0_HVT)                                0.16       1.78 r
  U1/U6908/CO (FADDX1_HVT)                                0.17       1.95 r
  U1/U6907/CO (FADDX1_HVT)                                0.14       2.10 r
  U1/U6906/CO (FADDX1_HVT)                                0.14       2.24 r
  U1/U6905/CO (FADDX1_HVT)                                0.14       2.38 r
  U1/U6904/CO (FADDX1_HVT)                                0.14       2.52 r
  U1/U6910/CO (FADDX1_HVT)                                0.14       2.67 r
  U1/U6911/S (FADDX1_HVT)                                 0.21       2.87 f
  U1/sum_x_reg_8__2__7_/D (DFFSSRX1_HVT)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  U1/sum_x_reg_8__2__7_/CLK (DFFSSRX1_HVT)                0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U2/cnt_col_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_y_reg_7__1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hog_counter        ForQA                 saed32hvt_ss0p95v125c
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_5_/CLK (DFFSSRX1_HVT)                    0.00       0.00 r
  U2/cnt_col_reg_5_/Q (DFFSSRX1_HVT)                      0.28       0.28 f
  U2/cnt_col[5] (hog_counter)                             0.00       0.28 f
  U1/cnt_col[5] (HOG_BITWIDTH8)                           0.00       0.28 f
  U1/U614/Y (INVX1_HVT)                                   0.10       0.37 r
  U1/U3058/Y (AND3X1_HVT)                                 0.16       0.53 r
  U1/U3059/Y (NAND2X0_HVT)                                0.17       0.70 f
  U1/U553/Y (INVX2_HVT)                                   0.14       0.84 r
  U1/U494/Y (INVX2_HVT)                                   0.11       0.95 f
  U1/U551/Y (INVX2_HVT)                                   0.09       1.04 r
  U1/U7161/Y (AO22X1_HVT)                                 0.11       1.15 r
  U1/U7163/Y (OR4X1_HVT)                                  0.17       1.32 r
  U1/U7164/Y (NOR4X1_HVT)                                 0.12       1.44 f
  U1/U430/Y (NAND4X1_HVT)                                 0.17       1.61 r
  U1/U428/Y (INVX0_HVT)                                   0.05       1.66 f
  U1/U17752/Y (NAND2X0_HVT)                               0.07       1.72 r
  U1/U17754/CO (FADDX1_HVT)                               0.14       1.87 r
  U1/U17756/CO (FADDX1_HVT)                               0.14       2.01 r
  U1/U17758/CO (FADDX1_HVT)                               0.14       2.15 r
  U1/U17760/CO (FADDX1_HVT)                               0.14       2.29 r
  U1/U17762/CO (FADDX1_HVT)                               0.14       2.43 r
  U1/U17764/CO (FADDX1_HVT)                               0.14       2.58 r
  U1/U17766/S (FADDX1_HVT)                                0.21       2.78 f
  U1/U17765/Y (AO22X1_HVT)                                0.08       2.86 f
  U1/sum_y_reg_7__1__7_/D (DFFSSRX1_HVT)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  U1/sum_y_reg_7__1__7_/CLK (DFFSSRX1_HVT)                0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U2/cnt_col_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_4__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hog_counter        ForQA                 saed32hvt_ss0p95v125c
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_2_/CLK (DFFSSRX1_HVT)                    0.00       0.00 r
  U2/cnt_col_reg_2_/Q (DFFSSRX1_HVT)                      0.25       0.25 f
  U2/cnt_col[2] (hog_counter)                             0.00       0.25 f
  U1/cnt_col[2] (HOG_BITWIDTH8)                           0.00       0.25 f
  U1/U3055/Y (INVX1_HVT)                                  0.06       0.30 r
  U1/U529/Y (INVX0_HVT)                                   0.07       0.37 f
  U1/U525/Y (AND3X1_HVT)                                  0.14       0.51 f
  U1/U3121/Y (AND3X1_HVT)                                 0.12       0.63 f
  U1/U816/Y (NBUFFX2_HVT)                                 0.09       0.72 f
  U1/U1011/Y (INVX0_HVT)                                  0.07       0.78 r
  U1/U978/Y (INVX0_HVT)                                   0.15       0.93 f
  U1/U5517/Y (AO22X1_HVT)                                 0.17       1.10 f
  U1/U5521/Y (OR4X1_HVT)                                  0.20       1.29 f
  U1/U5522/Y (NOR4X1_HVT)                                 0.12       1.41 r
  U1/U747/Y (NAND4X0_HVT)                                 0.23       1.64 f
  U1/U2950/Y (INVX0_HVT)                                  0.12       1.76 r
  U1/U5914/CO (FADDX1_HVT)                                0.19       1.95 r
  U1/U5913/CO (FADDX1_HVT)                                0.14       2.09 r
  U1/U5912/CO (FADDX1_HVT)                                0.14       2.23 r
  U1/U5911/CO (FADDX1_HVT)                                0.14       2.38 r
  U1/U5910/CO (FADDX1_HVT)                                0.14       2.52 r
  U1/U5950/CO (FADDX1_HVT)                                0.14       2.66 r
  U1/U5951/S (FADDX1_HVT)                                 0.21       2.87 f
  U1/sum_x_reg_4__2__7_/D (DFFSSRX1_HVT)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  U1/sum_x_reg_4__2__7_/CLK (DFFSSRX1_HVT)                0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mode (input port clocked by clk)
  Endpoint: U1/sum_y_reg_4__1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  MUX_BITWIDTH8      8000                  saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  mode (in)                                               0.00       1.00 r
  U0_m/mode (MUX_BITWIDTH8)                               0.00       1.00 r
  U0_m/U2/Y (INVX8_HVT)                                   0.01       1.01 f
  U0_m/U8/Y (INVX2_HVT)                                   0.03       1.04 r
  U0_m/U1/Y (INVX1_HVT)                                   0.04       1.08 f
  U0_m/U3/Y (INVX2_HVT)                                   0.05       1.14 r
  U0_m/U5/Y (INVX1_HVT)                                   0.10       1.23 f
  U0_m/U249/Y (AO22X1_HVT)                                0.16       1.39 f
  U0_m/denoise_block_out_0[40] (MUX_BITWIDTH8)            0.00       1.39 f
  U1/block0[40] (HOG_BITWIDTH8)                           0.00       1.39 f
  U1/U2378/Y (INVX0_HVT)                                  0.10       1.49 r
  U1/U2379/Y (INVX0_HVT)                                  0.13       1.62 f
  U1/U17917/Y (NAND2X0_HVT)                               0.11       1.73 r
  U1/U17919/CO (FADDX1_HVT)                               0.15       1.88 r
  U1/U17921/CO (FADDX1_HVT)                               0.14       2.03 r
  U1/U17923/CO (FADDX1_HVT)                               0.14       2.17 r
  U1/U17924/CO (FADDX1_HVT)                               0.14       2.31 r
  U1/U17926/CO (FADDX1_HVT)                               0.14       2.45 r
  U1/U17928/CO (FADDX1_HVT)                               0.14       2.59 r
  U1/U17929/S (FADDX1_HVT)                                0.21       2.80 f
  U1/U369/Y (AO22X1_HVT)                                  0.08       2.88 f
  U1/sum_y_reg_4__1__7_/D (DFFSSRX1_HVT)                  0.00       2.88 f
  data arrival time                                                  2.88

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  U1/sum_y_reg_4__1__7_/CLK (DFFSSRX1_HVT)                0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
