-- VHDL for IBM SMS ALD page 16.14.04.1
-- Title: ADD OUTPUT TRANSLATOR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/29/2020 5:07:32 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_14_04_1_ADD_OUTPUT_TRANSLATOR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MB_ADDER_MX_Q4:	 in STD_LOGIC;
		MB_B0_SHIFT:	 in STD_LOGIC;
		MB_B1_SHIFT:	 in STD_LOGIC;
		MB_B2_SHIFT:	 in STD_LOGIC;
		MB_B3_SHIFT:	 in STD_LOGIC;
		PB_Q4_DOT_ANY_SHIFT:	 out STD_LOGIC;
		PB_Q4_DOT_B0_SHIFT:	 out STD_LOGIC;
		PB_Q4_DOT_B1_SHIFT:	 out STD_LOGIC;
		PB_Q4_DOT_B2_SHIFT:	 out STD_LOGIC;
		PB_Q4_DOT_B3_SHIFT:	 out STD_LOGIC);
end ALD_16_14_04_1_ADD_OUTPUT_TRANSLATOR_ACC;

architecture behavioral of ALD_16_14_04_1_ADD_OUTPUT_TRANSLATOR_ACC is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_A: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;

begin

	OUT_4B_C <= NOT MB_ADDER_MX_Q4;
	OUT_4C_B <= NOT(MB_ADDER_MX_Q4 OR MB_B0_SHIFT );
	OUT_4D_C <= NOT(MB_ADDER_MX_Q4 OR MB_B1_SHIFT );
	OUT_4E_A <= NOT(MB_ADDER_MX_Q4 OR MB_B2_SHIFT );
	OUT_4F_D <= NOT(MB_ADDER_MX_Q4 OR MB_B3_SHIFT );

	PB_Q4_DOT_ANY_SHIFT <= OUT_4B_C;
	PB_Q4_DOT_B0_SHIFT <= OUT_4C_B;
	PB_Q4_DOT_B1_SHIFT <= OUT_4D_C;
	PB_Q4_DOT_B2_SHIFT <= OUT_4E_A;
	PB_Q4_DOT_B3_SHIFT <= OUT_4F_D;


end;
