# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Thu Jul  3 02:54:33 2025 by Malak Waleed on DESKTOP-P95458O


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Thu Jul  3 02:53:52 2025 by Malak Waleed on DESKTOP-P95458O


Command: netlist elaborate
Command arguments:
    -zdb
      E:/digital_design_diploma/my_assig_answers/assig6/FIFO/qcache/DB/zdb_2
    -tool lint
    -d fifo_memory
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	fifo_memory

Analyzing design...
-- Loading module z0in_work.fifo_memory

Performing 102 Lint Checks
=============================

Lint Stage 1 of 5 - Pre Design Elaboration (4 checks)
------------------------------------------------------
-- Loading module z0in_work.gray_encoded_sync
-- Loading module z0in_work.binary_to_gray
-- Loading module z0in_work.dff_sync_2
-- Loading module z0in_work.gray_to_binary
Optimizing 5 design-units (inlining 0/9 module instances):
-- Optimizing module z0in_work.binary_to_gray(fast)
Lint Stage-1 100% complete [Total Progress -   7%]

Lint Stage 2 of 5 - Design Elaboration (66 checks)
---------------------------------------------------
-- Optimizing module z0in_work.dff_sync_2(fast)
Lint Stage-2  20% complete (1 out of 5 modules checked) [Total Progress -   8%]
-- Optimizing module z0in_work.gray_to_binary(fast)
Lint Stage-2  40% complete (2 out of 5 modules checked) [Total Progress -  12%]
-- Optimizing module z0in_work.gray_encoded_sync(fast)
Lint Stage-2  60% complete (3 out of 5 modules checked) [Total Progress -  15%]
-- Optimizing module z0in_work.fifo_memory(fast)
Lint Stage-2  80% complete (4 out of 5 modules checked) [Total Progress -  19%]
Optimized design name is zi_opt_def_2103216727_1
Lint Stage-2 100% complete (5 out of 5 modules checked) [Total Progress -  23%]
End of log Thu Jul  3 02:54:05 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Thu Jul  3 02:54:09 2025 by Malak Waleed on DESKTOP-P95458O


Command: netlist create
Command arguments:
    -zdb
      E:/digital_design_diploma/my_assig_answers/assig6/FIFO/qcache/DB/zdb_2
    -tool lint
    -d fifo_memory
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Synthesizing netlist...

Lint Stage 3 of 5 - Post Design Elaboration (17 checks)
--------------------------------------------------------
Lint Stage-3  24% complete [Total Progress -  27%]
Lint Stage-3  47% complete [Total Progress -  29%]
Lint Stage-3  71% complete [Total Progress -  32%]
Lint Stage-3  94% complete [Total Progress -  34%]
Lint Stage-3 100% complete [Total Progress -  35%]
Analyzing designs.
Elaborating module 'binary_to_gray'.
Elaborating module 'dff_sync_2'.
Elaborating module 'gray_to_binary'.
Elaborating module 'gray_encoded_sync'.
Elaborating module 'fifo_memory'.
Warning : Both blocking and non-blocking assignments for a variable.  Variable 'wrt_ptr', Module 'fifo_memory', File 'E:/digital_design_diploma/my_assig_answers/assig6/FIFO/rtl.v', Line 24.  [elaboration-567]
        : Elaboration Will continue
Warning : Both blocking and non-blocking assignments for a variable.  Variable 'rd_ptr', Module 'fifo_memory', File 'E:/digital_design_diploma/my_assig_answers/assig6/FIFO/rtl.v', Line 37.  [elaboration-567]
        : Elaboration Will continue

Lint Stage 4 of 5 - Design Synthesis (2 checks)
------------------------------------------------
Lint Stage-4  50% complete [Total Progress -  70%]
Lint Stage-4 100% complete [Total Progress -  75%]

Lint Stage 5 of 5 - Post Design Synthesis (13 checks)
------------------------------------------------------
Lint Stage-5  23% complete [Total Progress -  88%]
Lint Stage-5  46% complete [Total Progress -  91%]
Lint Stage-5  69% complete [Total Progress -  95%]
Lint Stage-5  92% complete [Total Progress -  98%]
Lint Stage-5 100% complete [Total Progress - 100%]

Lint Checking Completed
##Time Taken (Synthesis) = 2802.000000 ticks = 2.802000 secs

Summary: 2 Warnings in processing "netlist create"
End of log Thu Jul  3 02:54:20 2025


# Reading design database from E:/digital_design_diploma/my_assig_answers/assig6/FIFO/qcache/LINT/CACHE...completed (0.002 (s)).
End of log Thu Jul  3 02:54:23 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Thu Jul  3 02:54:23 2025 by Malak Waleed on DESKTOP-P95458O


Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Applying Lint Waivers...

Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    2  Warning  elaboration-567    Both blocking and non-blocking assignments for a variable.

Final Process Statistics: Max memory 275MB, CPU time 28s, Total time 31s
End of log Thu Jul  3 02:54:30 2025


Result Summary
-----------------------------------------------------------
Error (0)
-----------------------------------------------------------

-----------------------------------------------------------
Warning (0)
-----------------------------------------------------------

-----------------------------------------------------------
Info (12)
-----------------------------------------------------------
  assigns_mixed                           :2
  assigns_mixed_in_always_block           :2
  parameter_name_duplicate                :3
  comment_not_in_english                  :1
  line_char_large                         :1
  multi_ports_in_single_line              :3

-----------------------------------------------------------
Resolved (0)
-----------------------------------------------------------

# Generating Debug Information...

=================================================================
To view results in batch
  E:/digital_design_diploma/my_assig_answers/assig6/FIFO/lint.rpt

To view results in GUI (Beta Version) 
  qverify E:/digital_design_diploma/my_assig_answers/assig6/FIFO/lint.db
=================================================================
