{
  "module_name": "gmc_6_0_d.h",
  "hash_id": "5951225f51ca1a4b3aa26dc558f894adf20482e0b90c6194087825e8877a0507",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gmc/gmc_6_0_d.h",
  "human_readable_source": " \n\n#ifndef GMC_6_0_D_H\n#define GMC_6_0_D_H\n\n#define ixMC_IO_DEBUG_ACMD_CLKSEL_D0 0x00CE\n#define ixMC_IO_DEBUG_ACMD_CLKSEL_D1 0x00DE\n#define ixMC_IO_DEBUG_ACMD_MISC_D0 0x00AE\n#define ixMC_IO_DEBUG_ACMD_MISC_D1 0x00BE\n#define ixMC_IO_DEBUG_ACMD_OFSCAL_D0 0x00EE\n#define ixMC_IO_DEBUG_ACMD_OFSCAL_D1 0x00FE\n#define ixMC_IO_DEBUG_ACMD_RXPHASE_D0 0x010E\n#define ixMC_IO_DEBUG_ACMD_RXPHASE_D1 0x011E\n#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D0 0x018E\n#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D1 0x019E\n#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D0 0x01AE\n#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D1 0x01BE\n#define ixMC_IO_DEBUG_ACMD_TXPHASE_D0 0x012E\n#define ixMC_IO_DEBUG_ACMD_TXPHASE_D1 0x013E\n#define ixMC_IO_DEBUG_ACMD_TXSLF_D0 0x016E\n#define ixMC_IO_DEBUG_ACMD_TXSLF_D1 0x017E\n#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D0 0x00CD\n#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D1 0x00DD\n#define ixMC_IO_DEBUG_ADDRH_MISC_D0 0x00AD\n#define ixMC_IO_DEBUG_ADDRH_MISC_D1 0x00BD\n#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D0 0x010D\n#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D1 0x011D\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0 0x018D\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1 0x019D\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0 0x01AD\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1 0x01BD\n#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D0 0x012D\n#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D1 0x013D\n#define ixMC_IO_DEBUG_ADDRH_TXSLF_D0 0x016D\n#define ixMC_IO_DEBUG_ADDRH_TXSLF_D1 0x017D\n#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D0 0x00CC\n#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D1 0x00DC\n#define ixMC_IO_DEBUG_ADDRL_MISC_D0 0x00AC\n#define ixMC_IO_DEBUG_ADDRL_MISC_D1 0x00BC\n#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D0 0x010C\n#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D1 0x011C\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0 0x018C\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1 0x019C\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0 0x01AC\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1 0x01BC\n#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D0 0x012C\n#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D1 0x013C\n#define ixMC_IO_DEBUG_ADDRL_TXSLF_D0 0x016C\n#define ixMC_IO_DEBUG_ADDRL_TXSLF_D1 0x017C\n#define ixMC_IO_DEBUG_CK_CLKSEL_D0 0x00CB\n#define ixMC_IO_DEBUG_CK_CLKSEL_D1 0x00DB\n#define ixMC_IO_DEBUG_CK_MISC_D0 0x00AB\n#define ixMC_IO_DEBUG_CK_MISC_D1 0x00BB\n#define ixMC_IO_DEBUG_CK_RXPHASE_D0 0x010B\n#define ixMC_IO_DEBUG_CK_RXPHASE_D1 0x011B\n#define ixMC_IO_DEBUG_CK_TXBST_PD_D0 0x018B\n#define ixMC_IO_DEBUG_CK_TXBST_PD_D1 0x019B\n#define ixMC_IO_DEBUG_CK_TXBST_PU_D0 0x01AB\n#define ixMC_IO_DEBUG_CK_TXBST_PU_D1 0x01BB\n#define ixMC_IO_DEBUG_CK_TXPHASE_D0 0x012B\n#define ixMC_IO_DEBUG_CK_TXPHASE_D1 0x013B\n#define ixMC_IO_DEBUG_CK_TXSLF_D0 0x016B\n#define ixMC_IO_DEBUG_CK_TXSLF_D1 0x017B\n#define ixMC_IO_DEBUG_CMD_CLKSEL_D0 0x00CF\n#define ixMC_IO_DEBUG_CMD_CLKSEL_D1 0x00DF\n#define ixMC_IO_DEBUG_CMD_MISC_D0 0x00AF\n#define ixMC_IO_DEBUG_CMD_MISC_D1 0x00BF\n#define ixMC_IO_DEBUG_CMD_OFSCAL_D0 0x00EF\n#define ixMC_IO_DEBUG_CMD_OFSCAL_D1 0x00FF\n#define ixMC_IO_DEBUG_CMD_RX_EQ_D0 0x01CF\n#define ixMC_IO_DEBUG_CMD_RX_EQ_D1 0x01DF\n#define ixMC_IO_DEBUG_CMD_RXPHASE_D0 0x010F\n#define ixMC_IO_DEBUG_CMD_RXPHASE_D1 0x011F\n#define ixMC_IO_DEBUG_CMD_TXBST_PD_D0 0x018F\n#define ixMC_IO_DEBUG_CMD_TXBST_PD_D1 0x019F\n#define ixMC_IO_DEBUG_CMD_TXBST_PU_D0 0x01AF\n#define ixMC_IO_DEBUG_CMD_TXBST_PU_D1 0x01BF\n#define ixMC_IO_DEBUG_CMD_TXPHASE_D0 0x012F\n#define ixMC_IO_DEBUG_CMD_TXPHASE_D1 0x013F\n#define ixMC_IO_DEBUG_CMD_TXSLF_D0 0x016F\n#define ixMC_IO_DEBUG_CMD_TXSLF_D1 0x017F\n#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0 0x014F\n#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1 0x015F\n#define ixMC_IO_DEBUG_DBI_CLKSEL_D0 0x00C8\n#define ixMC_IO_DEBUG_DBI_CLKSEL_D1 0x00D8\n#define ixMC_IO_DEBUG_DBI_MISC_D0 0x00A8\n#define ixMC_IO_DEBUG_DBI_MISC_D1 0x00B8\n#define ixMC_IO_DEBUG_DBI_OFSCAL_D0 0x00E8\n#define ixMC_IO_DEBUG_DBI_OFSCAL_D1 0x00F8\n#define ixMC_IO_DEBUG_DBI_RX_EQ_D0 0x01C8\n#define ixMC_IO_DEBUG_DBI_RX_EQ_D1 0x01D8\n#define ixMC_IO_DEBUG_DBI_RXPHASE_D0 0x0108\n#define ixMC_IO_DEBUG_DBI_RXPHASE_D1 0x0118\n#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0 0x0148\n#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1 0x0158\n#define ixMC_IO_DEBUG_DBI_TXBST_PD_D0 0x0188\n#define ixMC_IO_DEBUG_DBI_TXBST_PD_D1 0x0198\n#define ixMC_IO_DEBUG_DBI_TXBST_PU_D0 0x01A8\n#define ixMC_IO_DEBUG_DBI_TXBST_PU_D1 0x01B8\n#define ixMC_IO_DEBUG_DBI_TXPHASE_D0 0x0128\n#define ixMC_IO_DEBUG_DBI_TXPHASE_D1 0x0138\n#define ixMC_IO_DEBUG_DBI_TXSLF_D0 0x0168\n#define ixMC_IO_DEBUG_DBI_TXSLF_D1 0x0178\n#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0 0x01CD\n#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1 0x01DD\n#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0 0x01CB\n#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1 0x01DB\n#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0 0x01CE\n#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1 0x01DE\n#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0 0x01CC\n#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1 0x01DC\n#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0 0x014B\n#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1 0x015B\n#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D0 0x00C1\n#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D1 0x00D1\n#define ixMC_IO_DEBUG_DQB0H_MISC_D0 0x00A1\n#define ixMC_IO_DEBUG_DQB0H_MISC_D1 0x00B1\n#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D0 0x00E1\n#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D1 0x00F1\n#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D0 0x01C1\n#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D1 0x01D1\n#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D0 0x0101\n#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D1 0x0111\n#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0 0x0141\n#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1 0x0151\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0 0x0181\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1 0x0191\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0 0x01A1\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1 0x01B1\n#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D0 0x0121\n#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D1 0x0131\n#define ixMC_IO_DEBUG_DQB0H_TXSLF_D0 0x0161\n#define ixMC_IO_DEBUG_DQB0H_TXSLF_D1 0x0171\n#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D0 0x00C0\n#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D1 0x00D0\n#define ixMC_IO_DEBUG_DQB0L_MISC_D0 0x00A0\n#define ixMC_IO_DEBUG_DQB0L_MISC_D1 0x00B0\n#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D0 0x00E0\n#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D1 0x00F0\n#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D0 0x01C0\n#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D1 0x01D0\n#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D0 0x0100\n#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D1 0x0110\n#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0 0x0140\n#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1 0x0150\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0 0x0180\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1 0x0190\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0 0x01A0\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1 0x01B0\n#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D0 0x0120\n#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D1 0x0130\n#define ixMC_IO_DEBUG_DQB0L_TXSLF_D0 0x0160\n#define ixMC_IO_DEBUG_DQB0L_TXSLF_D1 0x0170\n#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0 0x014C\n#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1 0x015C\n#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D0 0x00C3\n#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D1 0x00D3\n#define ixMC_IO_DEBUG_DQB1H_MISC_D0 0x00A3\n#define ixMC_IO_DEBUG_DQB1H_MISC_D1 0x00B3\n#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D0 0x00E3\n#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D1 0x00F3\n#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D0 0x01C3\n#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D1 0x01D3\n#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D0 0x0103\n#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D1 0x0113\n#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0 0x0143\n#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1 0x0153\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0 0x0183\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1 0x0193\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0 0x01A3\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1 0x01B3\n#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D0 0x0123\n#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D1 0x0133\n#define ixMC_IO_DEBUG_DQB1H_TXSLF_D0 0x0163\n#define ixMC_IO_DEBUG_DQB1H_TXSLF_D1 0x0173\n#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D0 0x00C2\n#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D1 0x00D2\n#define ixMC_IO_DEBUG_DQB1L_MISC_D0 0x00A2\n#define ixMC_IO_DEBUG_DQB1L_MISC_D1 0x00B2\n#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D0 0x00E2\n#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D1 0x00F2\n#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D0 0x01C2\n#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D1 0x01D2\n#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D0 0x0102\n#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D1 0x0112\n#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0 0x0142\n#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1 0x0152\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0 0x0182\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1 0x0192\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0 0x01A2\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1 0x01B2\n#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D0 0x0122\n#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D1 0x0132\n#define ixMC_IO_DEBUG_DQB1L_TXSLF_D0 0x0162\n#define ixMC_IO_DEBUG_DQB1L_TXSLF_D1 0x0172\n#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0 0x014D\n#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1 0x015D\n#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D0 0x00C5\n#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D1 0x00D5\n#define ixMC_IO_DEBUG_DQB2H_MISC_D0 0x00A5\n#define ixMC_IO_DEBUG_DQB2H_MISC_D1 0x00B5\n#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D0 0x00E5\n#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D1 0x00F5\n#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D0 0x01C5\n#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D1 0x01D5\n#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D0 0x0105\n#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D1 0x0115\n#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0 0x0145\n#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1 0x0155\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0 0x0185\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1 0x0195\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0 0x01A5\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1 0x01B5\n#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D0 0x0125\n#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D1 0x0135\n#define ixMC_IO_DEBUG_DQB2H_TXSLF_D0 0x0165\n#define ixMC_IO_DEBUG_DQB2H_TXSLF_D1 0x0175\n#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D0 0x00C4\n#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D1 0x00D4\n#define ixMC_IO_DEBUG_DQB2L_MISC_D0 0x00A4\n#define ixMC_IO_DEBUG_DQB2L_MISC_D1 0x00B4\n#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D0 0x00E4\n#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D1 0x00F4\n#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D0 0x01C4\n#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D1 0x01D4\n#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D0 0x0104\n#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D1 0x0114\n#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0 0x0144\n#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1 0x0154\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0 0x0184\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1 0x0194\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0 0x01A4\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1 0x01B4\n#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D0 0x0124\n#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D1 0x0134\n#define ixMC_IO_DEBUG_DQB2L_TXSLF_D0 0x0164\n#define ixMC_IO_DEBUG_DQB2L_TXSLF_D1 0x0174\n#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0 0x014E\n#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1 0x015E\n#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D0 0x00C7\n#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D1 0x00D7\n#define ixMC_IO_DEBUG_DQB3H_MISC_D0 0x00A7\n#define ixMC_IO_DEBUG_DQB3H_MISC_D1 0x00B7\n#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D0 0x00E7\n#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D1 0x00F7\n#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D0 0x01C7\n#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D1 0x01D7\n#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D0 0x0107\n#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D1 0x0117\n#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0 0x0147\n#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1 0x0157\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0 0x0187\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1 0x0197\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0 0x01A7\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1 0x01B7\n#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D0 0x0127\n#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D1 0x0137\n#define ixMC_IO_DEBUG_DQB3H_TXSLF_D0 0x0167\n#define ixMC_IO_DEBUG_DQB3H_TXSLF_D1 0x0177\n#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D0 0x00C6\n#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D1 0x00D6\n#define ixMC_IO_DEBUG_DQB3L_MISC_D0 0x00A6\n#define ixMC_IO_DEBUG_DQB3L_MISC_D1 0x00B6\n#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D0 0x00E6\n#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D1 0x00F6\n#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D0 0x01C6\n#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D1 0x01D6\n#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D0 0x0106\n#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D1 0x0116\n#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0 0x0146\n#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1 0x0156\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0 0x0186\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1 0x0196\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0 0x01A6\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1 0x01B6\n#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D0 0x0126\n#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D1 0x0136\n#define ixMC_IO_DEBUG_DQB3L_TXSLF_D0 0x0166\n#define ixMC_IO_DEBUG_DQB3L_TXSLF_D1 0x0176\n#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0 0x00ED\n#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1 0x00FD\n#define ixMC_IO_DEBUG_EDC_CLKSEL_D0 0x00C9\n#define ixMC_IO_DEBUG_EDC_CLKSEL_D1 0x00D9\n#define ixMC_IO_DEBUG_EDC_MISC_D0 0x00A9\n#define ixMC_IO_DEBUG_EDC_MISC_D1 0x00B9\n#define ixMC_IO_DEBUG_EDC_OFSCAL_D0 0x00E9\n#define ixMC_IO_DEBUG_EDC_OFSCAL_D1 0x00F9\n#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0 0x00EC\n#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1 0x00FC\n#define ixMC_IO_DEBUG_EDC_RX_EQ_D0 0x01C9\n#define ixMC_IO_DEBUG_EDC_RX_EQ_D1 0x01D9\n#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0 0x00EB\n#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1 0x00FB\n#define ixMC_IO_DEBUG_EDC_RXPHASE_D0 0x0109\n#define ixMC_IO_DEBUG_EDC_RXPHASE_D1 0x0119\n#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0 0x0149\n#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1 0x0159\n#define ixMC_IO_DEBUG_EDC_TXBST_PD_D0 0x0189\n#define ixMC_IO_DEBUG_EDC_TXBST_PD_D1 0x0199\n#define ixMC_IO_DEBUG_EDC_TXBST_PU_D0 0x01A9\n#define ixMC_IO_DEBUG_EDC_TXBST_PU_D1 0x01B9\n#define ixMC_IO_DEBUG_EDC_TXPHASE_D0 0x0129\n#define ixMC_IO_DEBUG_EDC_TXPHASE_D1 0x0139\n#define ixMC_IO_DEBUG_EDC_TXSLF_D0 0x0169\n#define ixMC_IO_DEBUG_EDC_TXSLF_D1 0x0179\n#define ixMC_IO_DEBUG_UP_0 0x0000\n#define ixMC_IO_DEBUG_UP_100 0x0064\n#define ixMC_IO_DEBUG_UP_10 0x000A\n#define ixMC_IO_DEBUG_UP_101 0x0065\n#define ixMC_IO_DEBUG_UP_102 0x0066\n#define ixMC_IO_DEBUG_UP_103 0x0067\n#define ixMC_IO_DEBUG_UP_104 0x0068\n#define ixMC_IO_DEBUG_UP_105 0x0069\n#define ixMC_IO_DEBUG_UP_106 0x006A\n#define ixMC_IO_DEBUG_UP_107 0x006B\n#define ixMC_IO_DEBUG_UP_108 0x006C\n#define ixMC_IO_DEBUG_UP_109 0x006D\n#define ixMC_IO_DEBUG_UP_1 0x0001\n#define ixMC_IO_DEBUG_UP_110 0x006E\n#define ixMC_IO_DEBUG_UP_11 0x000B\n#define ixMC_IO_DEBUG_UP_111 0x006F\n#define ixMC_IO_DEBUG_UP_112 0x0070\n#define ixMC_IO_DEBUG_UP_113 0x0071\n#define ixMC_IO_DEBUG_UP_114 0x0072\n#define ixMC_IO_DEBUG_UP_115 0x0073\n#define ixMC_IO_DEBUG_UP_116 0x0074\n#define ixMC_IO_DEBUG_UP_117 0x0075\n#define ixMC_IO_DEBUG_UP_118 0x0076\n#define ixMC_IO_DEBUG_UP_119 0x0077\n#define ixMC_IO_DEBUG_UP_120 0x0078\n#define ixMC_IO_DEBUG_UP_12 0x000C\n#define ixMC_IO_DEBUG_UP_121 0x0079\n#define ixMC_IO_DEBUG_UP_122 0x007A\n#define ixMC_IO_DEBUG_UP_123 0x007B\n#define ixMC_IO_DEBUG_UP_124 0x007C\n#define ixMC_IO_DEBUG_UP_125 0x007D\n#define ixMC_IO_DEBUG_UP_126 0x007E\n#define ixMC_IO_DEBUG_UP_127 0x007F\n#define ixMC_IO_DEBUG_UP_128 0x0080\n#define ixMC_IO_DEBUG_UP_129 0x0081\n#define ixMC_IO_DEBUG_UP_130 0x0082\n#define ixMC_IO_DEBUG_UP_13 0x000D\n#define ixMC_IO_DEBUG_UP_131 0x0083\n#define ixMC_IO_DEBUG_UP_132 0x0084\n#define ixMC_IO_DEBUG_UP_133 0x0085\n#define ixMC_IO_DEBUG_UP_134 0x0086\n#define ixMC_IO_DEBUG_UP_135 0x0087\n#define ixMC_IO_DEBUG_UP_136 0x0088\n#define ixMC_IO_DEBUG_UP_137 0x0089\n#define ixMC_IO_DEBUG_UP_138 0x008A\n#define ixMC_IO_DEBUG_UP_139 0x008B\n#define ixMC_IO_DEBUG_UP_140 0x008C\n#define ixMC_IO_DEBUG_UP_14 0x000E\n#define ixMC_IO_DEBUG_UP_141 0x008D\n#define ixMC_IO_DEBUG_UP_142 0x008E\n#define ixMC_IO_DEBUG_UP_143 0x008F\n#define ixMC_IO_DEBUG_UP_144 0x0090\n#define ixMC_IO_DEBUG_UP_145 0x0091\n#define ixMC_IO_DEBUG_UP_146 0x0092\n#define ixMC_IO_DEBUG_UP_147 0x0093\n#define ixMC_IO_DEBUG_UP_148 0x0094\n#define ixMC_IO_DEBUG_UP_149 0x0095\n#define ixMC_IO_DEBUG_UP_150 0x0096\n#define ixMC_IO_DEBUG_UP_15 0x000F\n#define ixMC_IO_DEBUG_UP_151 0x0097\n#define ixMC_IO_DEBUG_UP_152 0x0098\n#define ixMC_IO_DEBUG_UP_153 0x0099\n#define ixMC_IO_DEBUG_UP_154 0x009A\n#define ixMC_IO_DEBUG_UP_155 0x009B\n#define ixMC_IO_DEBUG_UP_156 0x009C\n#define ixMC_IO_DEBUG_UP_157 0x009D\n#define ixMC_IO_DEBUG_UP_158 0x009E\n#define ixMC_IO_DEBUG_UP_159 0x009F\n#define ixMC_IO_DEBUG_UP_16 0x0010\n#define ixMC_IO_DEBUG_UP_17 0x0011\n#define ixMC_IO_DEBUG_UP_18 0x0012\n#define ixMC_IO_DEBUG_UP_19 0x0013\n#define ixMC_IO_DEBUG_UP_20 0x0014\n#define ixMC_IO_DEBUG_UP_2 0x0002\n#define ixMC_IO_DEBUG_UP_21 0x0015\n#define ixMC_IO_DEBUG_UP_22 0x0016\n#define ixMC_IO_DEBUG_UP_23 0x0017\n#define ixMC_IO_DEBUG_UP_24 0x0018\n#define ixMC_IO_DEBUG_UP_25 0x0019\n#define ixMC_IO_DEBUG_UP_26 0x001A\n#define ixMC_IO_DEBUG_UP_27 0x001B\n#define ixMC_IO_DEBUG_UP_28 0x001C\n#define ixMC_IO_DEBUG_UP_29 0x001D\n#define ixMC_IO_DEBUG_UP_30 0x001E\n#define ixMC_IO_DEBUG_UP_3 0x0003\n#define ixMC_IO_DEBUG_UP_31 0x001F\n#define ixMC_IO_DEBUG_UP_32 0x0020\n#define ixMC_IO_DEBUG_UP_33 0x0021\n#define ixMC_IO_DEBUG_UP_34 0x0022\n#define ixMC_IO_DEBUG_UP_35 0x0023\n#define ixMC_IO_DEBUG_UP_36 0x0024\n#define ixMC_IO_DEBUG_UP_37 0x0025\n#define ixMC_IO_DEBUG_UP_38 0x0026\n#define ixMC_IO_DEBUG_UP_39 0x0027\n#define ixMC_IO_DEBUG_UP_40 0x0028\n#define ixMC_IO_DEBUG_UP_4 0x0004\n#define ixMC_IO_DEBUG_UP_41 0x0029\n#define ixMC_IO_DEBUG_UP_42 0x002A\n#define ixMC_IO_DEBUG_UP_43 0x002B\n#define ixMC_IO_DEBUG_UP_44 0x002C\n#define ixMC_IO_DEBUG_UP_45 0x002D\n#define ixMC_IO_DEBUG_UP_46 0x002E\n#define ixMC_IO_DEBUG_UP_47 0x002F\n#define ixMC_IO_DEBUG_UP_48 0x0030\n#define ixMC_IO_DEBUG_UP_49 0x0031\n#define ixMC_IO_DEBUG_UP_50 0x0032\n#define ixMC_IO_DEBUG_UP_5 0x0005\n#define ixMC_IO_DEBUG_UP_51 0x0033\n#define ixMC_IO_DEBUG_UP_52 0x0034\n#define ixMC_IO_DEBUG_UP_53 0x0035\n#define ixMC_IO_DEBUG_UP_54 0x0036\n#define ixMC_IO_DEBUG_UP_55 0x0037\n#define ixMC_IO_DEBUG_UP_56 0x0038\n#define ixMC_IO_DEBUG_UP_57 0x0039\n#define ixMC_IO_DEBUG_UP_58 0x003A\n#define ixMC_IO_DEBUG_UP_59 0x003B\n#define ixMC_IO_DEBUG_UP_60 0x003C\n#define ixMC_IO_DEBUG_UP_6 0x0006\n#define ixMC_IO_DEBUG_UP_61 0x003D\n#define ixMC_IO_DEBUG_UP_62 0x003E\n#define ixMC_IO_DEBUG_UP_63 0x003F\n#define ixMC_IO_DEBUG_UP_64 0x0040\n#define ixMC_IO_DEBUG_UP_65 0x0041\n#define ixMC_IO_DEBUG_UP_66 0x0042\n#define ixMC_IO_DEBUG_UP_67 0x0043\n#define ixMC_IO_DEBUG_UP_68 0x0044\n#define ixMC_IO_DEBUG_UP_69 0x0045\n#define ixMC_IO_DEBUG_UP_70 0x0046\n#define ixMC_IO_DEBUG_UP_7 0x0007\n#define ixMC_IO_DEBUG_UP_71 0x0047\n#define ixMC_IO_DEBUG_UP_72 0x0048\n#define ixMC_IO_DEBUG_UP_73 0x0049\n#define ixMC_IO_DEBUG_UP_74 0x004A\n#define ixMC_IO_DEBUG_UP_75 0x004B\n#define ixMC_IO_DEBUG_UP_76 0x004C\n#define ixMC_IO_DEBUG_UP_77 0x004D\n#define ixMC_IO_DEBUG_UP_78 0x004E\n#define ixMC_IO_DEBUG_UP_79 0x004F\n#define ixMC_IO_DEBUG_UP_80 0x0050\n#define ixMC_IO_DEBUG_UP_8 0x0008\n#define ixMC_IO_DEBUG_UP_81 0x0051\n#define ixMC_IO_DEBUG_UP_82 0x0052\n#define ixMC_IO_DEBUG_UP_83 0x0053\n#define ixMC_IO_DEBUG_UP_84 0x0054\n#define ixMC_IO_DEBUG_UP_85 0x0055\n#define ixMC_IO_DEBUG_UP_86 0x0056\n#define ixMC_IO_DEBUG_UP_87 0x0057\n#define ixMC_IO_DEBUG_UP_88 0x0058\n#define ixMC_IO_DEBUG_UP_89 0x0059\n#define ixMC_IO_DEBUG_UP_90 0x005A\n#define ixMC_IO_DEBUG_UP_9 0x0009\n#define ixMC_IO_DEBUG_UP_91 0x005B\n#define ixMC_IO_DEBUG_UP_92 0x005C\n#define ixMC_IO_DEBUG_UP_93 0x005D\n#define ixMC_IO_DEBUG_UP_94 0x005E\n#define ixMC_IO_DEBUG_UP_95 0x005F\n#define ixMC_IO_DEBUG_UP_96 0x0060\n#define ixMC_IO_DEBUG_UP_97 0x0061\n#define ixMC_IO_DEBUG_UP_98 0x0062\n#define ixMC_IO_DEBUG_UP_99 0x0063\n#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0 0x01EA\n#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1 0x01FA\n#define ixMC_IO_DEBUG_WCDR_CLKSEL_D0 0x01E1\n#define ixMC_IO_DEBUG_WCDR_CLKSEL_D1 0x01F1\n#define ixMC_IO_DEBUG_WCDR_MISC_D0 0x01E0\n#define ixMC_IO_DEBUG_WCDR_MISC_D1 0x01F0\n#define ixMC_IO_DEBUG_WCDR_OFSCAL_D0 0x01E2\n#define ixMC_IO_DEBUG_WCDR_OFSCAL_D1 0x01F2\n#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0 0x01EC\n#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1 0x01FC\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_D0 0x01E9\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_D1 0x01F9\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0 0x01EB\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1 0x01FB\n#define ixMC_IO_DEBUG_WCDR_RXPHASE_D0 0x01E3\n#define ixMC_IO_DEBUG_WCDR_RXPHASE_D1 0x01F3\n#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0 0x01E5\n#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1 0x01F5\n#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D0 0x01E7\n#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D1 0x01F7\n#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D0 0x01E8\n#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D1 0x01F8\n#define ixMC_IO_DEBUG_WCDR_TXPHASE_D0 0x01E4\n#define ixMC_IO_DEBUG_WCDR_TXPHASE_D1 0x01F4\n#define ixMC_IO_DEBUG_WCDR_TXSLF_D0 0x01E6\n#define ixMC_IO_DEBUG_WCDR_TXSLF_D1 0x01F6\n#define ixMC_IO_DEBUG_WCK_CLKSEL_D0 0x00CA\n#define ixMC_IO_DEBUG_WCK_CLKSEL_D1 0x00DA\n#define ixMC_IO_DEBUG_WCK_MISC_D0 0x00AA\n#define ixMC_IO_DEBUG_WCK_MISC_D1 0x00BA\n#define ixMC_IO_DEBUG_WCK_OFSCAL_D0 0x00EA\n#define ixMC_IO_DEBUG_WCK_OFSCAL_D1 0x00FA\n#define ixMC_IO_DEBUG_WCK_RX_EQ_D0 0x01CA\n#define ixMC_IO_DEBUG_WCK_RX_EQ_D1 0x01DA\n#define ixMC_IO_DEBUG_WCK_RXPHASE_D0 0x010A\n#define ixMC_IO_DEBUG_WCK_RXPHASE_D1 0x011A\n#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0 0x014A\n#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1 0x015A\n#define ixMC_IO_DEBUG_WCK_TXBST_PD_D0 0x018A\n#define ixMC_IO_DEBUG_WCK_TXBST_PD_D1 0x019A\n#define ixMC_IO_DEBUG_WCK_TXBST_PU_D0 0x01AA\n#define ixMC_IO_DEBUG_WCK_TXBST_PU_D1 0x01BA\n#define ixMC_IO_DEBUG_WCK_TXPHASE_D0 0x012A\n#define ixMC_IO_DEBUG_WCK_TXPHASE_D1 0x013A\n#define ixMC_IO_DEBUG_WCK_TXSLF_D0 0x016A\n#define ixMC_IO_DEBUG_WCK_TXSLF_D1 0x017A\n#define ixMC_TSM_DEBUG_BCNT0 0x0003\n#define ixMC_TSM_DEBUG_BCNT10 0x000D\n#define ixMC_TSM_DEBUG_BCNT1 0x0004\n#define ixMC_TSM_DEBUG_BCNT2 0x0005\n#define ixMC_TSM_DEBUG_BCNT3 0x0006\n#define ixMC_TSM_DEBUG_BCNT4 0x0007\n#define ixMC_TSM_DEBUG_BCNT5 0x0008\n#define ixMC_TSM_DEBUG_BCNT6 0x0009\n#define ixMC_TSM_DEBUG_BCNT7 0x000A\n#define ixMC_TSM_DEBUG_BCNT8 0x000B\n#define ixMC_TSM_DEBUG_BCNT9 0x000C\n#define ixMC_TSM_DEBUG_BKPT 0x0013\n#define ixMC_TSM_DEBUG_FLAG 0x0001\n#define ixMC_TSM_DEBUG_GCNT 0x0000\n#define ixMC_TSM_DEBUG_MISC 0x0002\n#define ixMC_TSM_DEBUG_ST01 0x0010\n#define ixMC_TSM_DEBUG_ST23 0x0011\n#define ixMC_TSM_DEBUG_ST45 0x0012\n#define mmATC_ATS_CNTL 0x0CC9\n#define mmATC_ATS_DEBUG 0x0CCA\n#define mmATC_ATS_DEFAULT_PAGE_CNTL 0x0CD1\n#define mmATC_ATS_DEFAULT_PAGE_LOW 0x0CD0\n#define mmATC_ATS_FAULT_CNTL 0x0CCD\n#define mmATC_ATS_FAULT_DEBUG 0x0CCB\n#define mmATC_ATS_FAULT_STATUS_ADDR 0x0CCF\n#define mmATC_ATS_FAULT_STATUS_INFO 0x0CCE\n#define mmATC_ATS_STATUS 0x0CCC\n#define mmATC_L1_ADDRESS_OFFSET 0x0CDD\n#define mmATC_L1_CNTL 0x0CDC\n#define mmATC_L1RD_DEBUG_TLB 0x0CDE\n#define mmATC_L1RD_STATUS 0x0CE0\n#define mmATC_L1WR_DEBUG_TLB 0x0CDF\n#define mmATC_L1WR_STATUS 0x0CE1\n#define mmATC_L2_CNTL 0x0CD5\n#define mmATC_L2_DEBUG 0x0CD7\n#define mmATC_MISC_CG 0x0CD4\n#define mmATC_VM_APERTURE0_CNTL 0x0CC4\n#define mmATC_VM_APERTURE0_CNTL2 0x0CC6\n#define mmATC_VM_APERTURE0_HIGH_ADDR 0x0CC2\n#define mmATC_VM_APERTURE0_LOW_ADDR 0x0CC0\n#define mmATC_VM_APERTURE1_CNTL 0x0CC5\n#define mmATC_VM_APERTURE1_CNTL2 0x0CC7\n#define mmATC_VM_APERTURE1_HIGH_ADDR 0x0CC3\n#define mmATC_VM_APERTURE1_LOW_ADDR 0x0CC1\n#define mmATC_VMID0_PASID_MAPPING 0x0CE7\n#define mmATC_VMID10_PASID_MAPPING 0x0CF1\n#define mmATC_VMID11_PASID_MAPPING 0x0CF2\n#define mmATC_VMID12_PASID_MAPPING 0x0CF3\n#define mmATC_VMID13_PASID_MAPPING 0x0CF4\n#define mmATC_VMID14_PASID_MAPPING 0x0CF5\n#define mmATC_VMID15_PASID_MAPPING 0x0CF6\n#define mmATC_VMID1_PASID_MAPPING 0x0CE8\n#define mmATC_VMID2_PASID_MAPPING 0x0CE9\n#define mmATC_VMID3_PASID_MAPPING 0x0CEA\n#define mmATC_VMID4_PASID_MAPPING 0x0CEB\n#define mmATC_VMID5_PASID_MAPPING 0x0CEC\n#define mmATC_VMID6_PASID_MAPPING 0x0CED\n#define mmATC_VMID7_PASID_MAPPING 0x0CEE\n#define mmATC_VMID8_PASID_MAPPING 0x0CEF\n#define mmATC_VMID9_PASID_MAPPING 0x0CF0\n#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS 0x0CE6\n#define mmCC_MC_MAX_CHANNEL 0x096E\n#define mmDLL_CNTL 0x0AE9\n#define mmGMCON_DEBUG 0x0D5F\n#define mmGMCON_MISC 0x0D43\n#define mmGMCON_MISC2 0x0D44\n#define mmGMCON_MISC3 0x0D51\n#define mmGMCON_PERF_MON_CNTL0 0x0D4A\n#define mmGMCON_PERF_MON_CNTL1 0x0D4B\n#define mmGMCON_PERF_MON_RSLT0 0x0D4C\n#define mmGMCON_PERF_MON_RSLT1 0x0D4D\n#define mmGMCON_PGFSM_CONFIG 0x0D4E\n#define mmGMCON_PGFSM_READ 0x0D50\n#define mmGMCON_PGFSM_WRITE 0x0D4F\n#define mmGMCON_RENG_EXECUTE 0x0D42\n#define mmGMCON_RENG_RAM_DATA 0x0D41\n#define mmGMCON_RENG_RAM_INDEX 0x0D40\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0 0x0D48\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1 0x0D49\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE0 0x0D45\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE1 0x0D46\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE2 0x0D47\n#define mmMC_ARB_ADDR_HASH 0x09DC\n#define mmMC_ARB_AGE_RD 0x09E9\n#define mmMC_ARB_AGE_WR 0x09EA\n#define mmMC_ARB_BANKMAP 0x09D7\n#define mmMC_ARB_BURST_TIME 0x0A02\n#define mmMC_ARB_CAC_CNTL 0x09D4\n#define mmMC_ARB_CG 0x09FA\n#define mmMC_ARB_DRAM_TIMING 0x09DD\n#define mmMC_ARB_DRAM_TIMING_1 0x09FC\n#define mmMC_ARB_DRAM_TIMING2 0x09DE\n#define mmMC_ARB_DRAM_TIMING2_1 0x09FF\n#define mmMC_ARB_FED_CNTL 0x09C1\n#define mmMC_ARB_GDEC_RD_CNTL 0x09EE\n#define mmMC_ARB_GDEC_WR_CNTL 0x09EF\n#define mmMC_ARB_GECC2 0x09C9\n#define mmMC_ARB_GECC2_CLI 0x09CA\n#define mmMC_ARB_GECC2_DEBUG 0x09C4\n#define mmMC_ARB_GECC2_DEBUG2 0x09C5\n#define mmMC_ARB_GECC2_MISC 0x09C3\n#define mmMC_ARB_GECC2_STATUS 0x09C2\n#define mmMC_ARB_LAZY0_RD 0x09E5\n#define mmMC_ARB_LAZY0_WR 0x09E6\n#define mmMC_ARB_LAZY1_RD 0x09E7\n#define mmMC_ARB_LAZY1_WR 0x09E8\n#define mmMC_ARB_LM_RD 0x09F0\n#define mmMC_ARB_LM_WR 0x09F1\n#define mmMC_ARB_MINCLKS 0x09DA\n#define mmMC_ARB_MISC 0x09D6\n#define mmMC_ARB_MISC2 0x09D5\n#define mmMC_ARB_PM_CNTL 0x09ED\n#define mmMC_ARB_POP 0x09D9\n#define mmMC_ARB_RAMCFG 0x09D8\n#define mmMC_ARB_REMREQ 0x09F2\n#define mmMC_ARB_REPLAY 0x09F3\n#define mmMC_ARB_RET_CREDITS_RD 0x09F4\n#define mmMC_ARB_RET_CREDITS_WR 0x09F5\n#define mmMC_ARB_RFSH_CNTL 0x09EB\n#define mmMC_ARB_RFSH_RATE 0x09EC\n#define mmMC_ARB_RTT_CNTL0 0x09D0\n#define mmMC_ARB_RTT_CNTL1 0x09D1\n#define mmMC_ARB_RTT_CNTL2 0x09D2\n#define mmMC_ARB_RTT_DATA 0x09CF\n#define mmMC_ARB_RTT_DEBUG 0x09D3\n#define mmMC_ARB_SQM_CNTL 0x09DB\n#define mmMC_ARB_TM_CNTL_RD 0x09E3\n#define mmMC_ARB_TM_CNTL_WR 0x09E4\n#define mmMC_ARB_WCDR 0x09FB\n#define mmMC_ARB_WCDR_2 0x09CE\n#define mmMC_ARB_WTM_CNTL_RD 0x09DF\n#define mmMC_ARB_WTM_CNTL_WR 0x09E0\n#define mmMC_ARB_WTM_GRPWT_RD 0x09E1\n#define mmMC_ARB_WTM_GRPWT_WR 0x09E2\n#define mmMC_BIST_AUTO_CNTL 0x0A06\n#define mmMC_BIST_CMD_CNTL 0x0A8E\n#define mmMC_BIST_CMP_CNTL 0x0A8D\n#define mmMC_BIST_CMP_CNTL_2 0x0AB6\n#define mmMC_BIST_CNTL 0x0A05\n#define mmMC_BIST_DATA_MASK 0x0A12\n#define mmMC_BIST_DATA_WORD0 0x0A0A\n#define mmMC_BIST_DATA_WORD1 0x0A0B\n#define mmMC_BIST_DATA_WORD2 0x0A0C\n#define mmMC_BIST_DATA_WORD3 0x0A0D\n#define mmMC_BIST_DATA_WORD4 0x0A0E\n#define mmMC_BIST_DATA_WORD5 0x0A0F\n#define mmMC_BIST_DATA_WORD6 0x0A10\n#define mmMC_BIST_DATA_WORD7 0x0A11\n#define mmMC_BIST_DIR_CNTL 0x0A07\n#define mmMC_BIST_EADDR 0x0A09\n#define mmMC_BIST_MISMATCH_ADDR 0x0A13\n#define mmMC_BIST_RDATA_EDC 0x0A1D\n#define mmMC_BIST_RDATA_MASK 0x0A1C\n#define mmMC_BIST_RDATA_WORD0 0x0A14\n#define mmMC_BIST_RDATA_WORD1 0x0A15\n#define mmMC_BIST_RDATA_WORD2 0x0A16\n#define mmMC_BIST_RDATA_WORD3 0x0A17\n#define mmMC_BIST_RDATA_WORD4 0x0A18\n#define mmMC_BIST_RDATA_WORD5 0x0A19\n#define mmMC_BIST_RDATA_WORD6 0x0A1A\n#define mmMC_BIST_RDATA_WORD7 0x0A1B\n#define mmMC_BIST_SADDR 0x0A08\n#define mmMC_CG_CONFIG 0x096F\n#define mmMC_CG_CONFIG_MCD 0x0829\n#define mmMC_CG_DATAPORT 0x0A21\n#define mmMC_CITF_CNTL 0x0970\n#define mmMC_CITF_CREDITS_ARB_RD 0x0972\n#define mmMC_CITF_CREDITS_ARB_WR 0x0973\n#define mmMC_CITF_CREDITS_VM 0x0971\n#define mmMC_CITF_CREDITS_XBAR 0x0989\n#define mmMC_CITF_DAGB_CNTL 0x0974\n#define mmMC_CITF_DAGB_DLY 0x0977\n#define mmMC_CITF_INT_CREDITS 0x0975\n#define mmMC_CITF_INT_CREDITS_WR 0x097D\n#define mmMC_CITF_MISC_RD_CG 0x0992\n#define mmMC_CITF_MISC_VM_CG 0x0994\n#define mmMC_CITF_MISC_WR_CG 0x0993\n#define mmMC_CITF_PERF_MON_CNTL2 0x098E\n#define mmMC_CITF_PERF_MON_RSLT2 0x0991\n#define mmMC_CITF_REMREQ 0x097A\n#define mmMC_CITF_RET_MODE 0x0976\n#define mmMC_CITF_WTM_RD_CNTL 0x097F\n#define mmMC_CITF_WTM_WR_CNTL 0x0980\n#define mmMC_CITF_XTRA_ENABLE 0x096D\n#define mmMC_CONFIG 0x0800\n#define mmMC_CONFIG_MCD 0x0828\n#define mmMC_HUB_MISC_DBG 0x0831\n#define mmMC_HUB_MISC_FRAMING 0x0834\n#define mmMC_HUB_MISC_HUB_CG 0x082E\n#define mmMC_HUB_MISC_IDLE_STATUS 0x0847\n#define mmMC_HUB_MISC_OVERRIDE 0x0833\n#define mmMC_HUB_MISC_POWER 0x082D\n#define mmMC_HUB_MISC_SIP_CG 0x0830\n#define mmMC_HUB_MISC_STATUS 0x0832\n#define mmMC_HUB_MISC_VM_CG 0x082F\n#define mmMC_HUB_RDREQ_CNTL 0x083B\n#define mmMC_HUB_RDREQ_CREDITS 0x0844\n#define mmMC_HUB_RDREQ_CREDITS2 0x0845\n#define mmMC_HUB_RDREQ_DMIF 0x0863\n#define mmMC_HUB_RDREQ_DMIF_LIMIT 0x0848\n#define mmMC_HUB_RDREQ_GBL0 0x0856\n#define mmMC_HUB_RDREQ_GBL1 0x0857\n#define mmMC_HUB_RDREQ_HDP 0x085B\n#define mmMC_HUB_RDREQ_MCDW 0x0851\n#define mmMC_HUB_RDREQ_MCDX 0x0852\n#define mmMC_HUB_RDREQ_MCDY 0x0853\n#define mmMC_HUB_RDREQ_MCDZ 0x0854\n#define mmMC_HUB_RDREQ_MCIF 0x0864\n#define mmMC_HUB_RDREQ_RLC 0x085D\n#define mmMC_HUB_RDREQ_SEM 0x085E\n#define mmMC_HUB_RDREQ_SIP 0x0855\n#define mmMC_HUB_RDREQ_SMU 0x0858\n#define mmMC_HUB_RDREQ_STATUS 0x0839\n#define mmMC_HUB_RDREQ_UMC 0x0860\n#define mmMC_HUB_RDREQ_UVD 0x0861\n#define mmMC_HUB_RDREQ_VCE 0x085F\n#define mmMC_HUB_RDREQ_VCEU 0x0866\n#define mmMC_HUB_RDREQ_VMC 0x0865\n#define mmMC_HUB_RDREQ_WTM_CNTL 0x083D\n#define mmMC_HUB_RDREQ_XDMAM 0x0882\n#define mmMC_HUB_SHARED_DAGB_DLY 0x0846\n#define mmMC_HUB_WDP_BP 0x0837\n#define mmMC_HUB_WDP_CNTL 0x0835\n#define mmMC_HUB_WDP_CREDITS 0x083F\n#define mmMC_HUB_WDP_ERR 0x0836\n#define mmMC_HUB_WDP_GBL0 0x0841\n#define mmMC_HUB_WDP_GBL1 0x0842\n#define mmMC_HUB_WDP_HDP 0x0879\n#define mmMC_HUB_WDP_IH 0x0872\n#define mmMC_HUB_WDP_MCDW 0x0867\n#define mmMC_HUB_WDP_MCDX 0x0868\n#define mmMC_HUB_WDP_MCDY 0x0869\n#define mmMC_HUB_WDP_MCDZ 0x086A\n#define mmMC_HUB_WDP_MCIF 0x086F\n#define mmMC_HUB_WDP_MGPU 0x0843\n#define mmMC_HUB_WDP_MGPU2 0x0840\n#define mmMC_HUB_WDP_RLC 0x0873\n#define mmMC_HUB_WDP_SEM 0x0874\n#define mmMC_HUB_WDP_SH0 0x086E\n#define mmMC_HUB_WDP_SH1 0x0876\n#define mmMC_HUB_WDP_SIP 0x086B\n#define mmMC_HUB_WDP_SMU 0x0875\n#define mmMC_HUB_WDP_STATUS 0x0838\n#define mmMC_HUB_WDP_UMC 0x0877\n#define mmMC_HUB_WDP_UVD 0x0878\n#define mmMC_HUB_WDP_VCE 0x0870\n#define mmMC_HUB_WDP_VCEU 0x087F\n#define mmMC_HUB_WDP_WTM_CNTL 0x083E\n#define mmMC_HUB_WDP_XDMA 0x0881\n#define mmMC_HUB_WDP_XDMAM 0x0880\n#define mmMC_HUB_WDP_XDP 0x0871\n#define mmMC_HUB_WRRET_CNTL 0x083C\n#define mmMC_HUB_WRRET_MCDW 0x087B\n#define mmMC_HUB_WRRET_MCDX 0x087C\n#define mmMC_HUB_WRRET_MCDY 0x087D\n#define mmMC_HUB_WRRET_MCDZ 0x087E\n#define mmMC_HUB_WRRET_STATUS 0x083A\n#define mmMC_IMP_CNTL 0x0A36\n#define mmMC_IMP_DEBUG 0x0A37\n#define mmMC_IMP_DQ_STATUS 0x0ABC\n#define mmMC_IMP_STATUS 0x0A38\n#define mmMC_IO_APHY_STR_CNTL_D0 0x0A97\n#define mmMC_IO_APHY_STR_CNTL_D1 0x0A98\n#define mmMC_IO_CDRCNTL1_D0 0x0ADD\n#define mmMC_IO_CDRCNTL1_D1 0x0ADE\n#define mmMC_IO_CDRCNTL2_D0 0x0AE4\n#define mmMC_IO_CDRCNTL2_D1 0x0AE5\n#define mmMC_IO_CDRCNTL_D0 0x0A55\n#define mmMC_IO_CDRCNTL_D1 0x0A56\n#define mmMC_IO_DPHY_STR_CNTL_D0 0x0A4E\n#define mmMC_IO_DPHY_STR_CNTL_D1 0x0A54\n#define mmMC_IO_PAD_CNTL 0x0A73\n#define mmMC_IO_PAD_CNTL_D0 0x0A74\n#define mmMC_IO_PAD_CNTL_D1 0x0A75\n#define mmMC_IO_RXCNTL1_DPHY0_D0 0x0ADF\n#define mmMC_IO_RXCNTL1_DPHY0_D1 0x0AE1\n#define mmMC_IO_RXCNTL1_DPHY1_D0 0x0AE0\n#define mmMC_IO_RXCNTL1_DPHY1_D1 0x0AE2\n#define mmMC_IO_RXCNTL_DPHY0_D0 0x0A4C\n#define mmMC_IO_RXCNTL_DPHY0_D1 0x0A52\n#define mmMC_IO_RXCNTL_DPHY1_D0 0x0A4D\n#define mmMC_IO_RXCNTL_DPHY1_D1 0x0A53\n#define mmMC_IO_TXCNTL_APHY_D0 0x0A4B\n#define mmMC_IO_TXCNTL_APHY_D1 0x0A51\n#define mmMC_IO_TXCNTL_DPHY0_D0 0x0A49\n#define mmMC_IO_TXCNTL_DPHY0_D1 0x0A4F\n#define mmMC_IO_TXCNTL_DPHY1_D0 0x0A4A\n#define mmMC_IO_TXCNTL_DPHY1_D1 0x0A50\n#define mmMCLK_PWRMGT_CNTL 0x0AE8\n#define mmMC_MEM_POWER_LS 0x082A\n#define mmMC_NPL_STATUS 0x0A76\n#define mmMC_PHY_TIMING_2 0x0ACE\n#define mmMC_PHY_TIMING_D0 0x0ACC\n#define mmMC_PHY_TIMING_D1 0x0ACD\n#define mmMC_PMG_AUTO_CFG 0x0A35\n#define mmMC_PMG_AUTO_CMD 0x0A34\n#define mmMC_PMG_CFG 0x0A84\n#define mmMC_PMG_CMD_EMRS 0x0A83\n#define mmMC_PMG_CMD_MRS 0x0AAB\n#define mmMC_PMG_CMD_MRS1 0x0AD1\n#define mmMC_PMG_CMD_MRS2 0x0AD7\n#define mmMC_RD_CB 0x0981\n#define mmMC_RD_DB 0x0982\n#define mmMC_RD_GRP_EXT 0x0978\n#define mmMC_RD_GRP_GFX 0x0803\n#define mmMC_RD_GRP_LCL 0x098A\n#define mmMC_RD_GRP_OTH 0x0807\n#define mmMC_RD_GRP_SYS 0x0805\n#define mmMC_RD_HUB 0x0985\n#define mmMC_RD_TC0 0x0983\n#define mmMC_RD_TC1 0x0984\n#define mmMC_RPB_ARB_CNTL 0x0951\n#define mmMC_RPB_BIF_CNTL 0x0952\n#define mmMC_RPB_CID_QUEUE_EX 0x095A\n#define mmMC_RPB_CID_QUEUE_EX_DATA 0x095B\n#define mmMC_RPB_CID_QUEUE_RD 0x0957\n#define mmMC_RPB_CID_QUEUE_WR 0x0956\n#define mmMC_RPB_CONF 0x094D\n#define mmMC_RPB_DBG1 0x094F\n#define mmMC_RPB_EFF_CNTL 0x0950\n#define mmMC_RPB_IF_CONF 0x094E\n#define mmMC_RPB_PERF_COUNTER_CNTL 0x0958\n#define mmMC_RPB_PERF_COUNTER_STATUS 0x0959\n#define mmMC_RPB_RD_SWITCH_CNTL 0x0955\n#define mmMC_RPB_WR_COMBINE_CNTL 0x0954\n#define mmMC_RPB_WR_SWITCH_CNTL 0x0953\n#define mmMC_SEQ_BIT_REMAP_B0_D0 0x0AA3\n#define mmMC_SEQ_BIT_REMAP_B0_D1 0x0AA7\n#define mmMC_SEQ_BIT_REMAP_B1_D0 0x0AA4\n#define mmMC_SEQ_BIT_REMAP_B1_D1 0x0AA8\n#define mmMC_SEQ_BIT_REMAP_B2_D0 0x0AA5\n#define mmMC_SEQ_BIT_REMAP_B2_D1 0x0AA9\n#define mmMC_SEQ_BIT_REMAP_B3_D0 0x0AA6\n#define mmMC_SEQ_BIT_REMAP_B3_D1 0x0AAA\n#define mmMC_SEQ_BYTE_REMAP_D0 0x0A93\n#define mmMC_SEQ_BYTE_REMAP_D1 0x0A94\n#define mmMC_SEQ_CAS_TIMING 0x0A29\n#define mmMC_SEQ_CAS_TIMING_LP 0x0A9C\n#define mmMC_SEQ_CG 0x0A9A\n#define mmMC_SEQ_CMD 0x0A31\n#define mmMC_SEQ_CNTL 0x0A25\n#define mmMC_SEQ_CNTL_2 0x0AD4\n#define mmMC_SEQ_DRAM 0x0A26\n#define mmMC_SEQ_DRAM_2 0x0A27\n#define mmMC_SEQ_DRAM_ERROR_INSERTION 0x0ACB\n#define mmMC_SEQ_FIFO_CTL 0x0A57\n#define mmMC_SEQ_IO_DEBUG_DATA 0x0A92\n#define mmMC_SEQ_IO_DEBUG_INDEX 0x0A91\n#define mmMC_SEQ_IO_RDBI 0x0AB4\n#define mmMC_SEQ_IO_REDC 0x0AB5\n#define mmMC_SEQ_IO_RESERVE_D0 0x0AB7\n#define mmMC_SEQ_IO_RESERVE_D1 0x0AB8\n#define mmMC_SEQ_IO_RWORD0 0x0AAC\n#define mmMC_SEQ_IO_RWORD1 0x0AAD\n#define mmMC_SEQ_IO_RWORD2 0x0AAE\n#define mmMC_SEQ_IO_RWORD3 0x0AAF\n#define mmMC_SEQ_IO_RWORD4 0x0AB0\n#define mmMC_SEQ_IO_RWORD5 0x0AB1\n#define mmMC_SEQ_IO_RWORD6 0x0AB2\n#define mmMC_SEQ_IO_RWORD7 0x0AB3\n#define mmMC_SEQ_MISC0 0x0A80\n#define mmMC_SEQ_MISC1 0x0A81\n#define mmMC_SEQ_MISC3 0x0A8B\n#define mmMC_SEQ_MISC4 0x0A8C\n#define mmMC_SEQ_MISC5 0x0A95\n#define mmMC_SEQ_MISC6 0x0A96\n#define mmMC_SEQ_MISC7 0x0A99\n#define mmMC_SEQ_MISC8 0x0A5F\n#define mmMC_SEQ_MISC9 0x0AE7\n#define mmMC_SEQ_MISC_TIMING 0x0A2A\n#define mmMC_SEQ_MISC_TIMING2 0x0A2B\n#define mmMC_SEQ_MISC_TIMING2_LP 0x0A9E\n#define mmMC_SEQ_MISC_TIMING_LP 0x0A9D\n#define mmMC_SEQ_MPLL_OVERRIDE 0x0A22\n#define mmMC_SEQ_PERF_CNTL 0x0A77\n#define mmMC_SEQ_PERF_CNTL_1 0x0AFD\n#define mmMC_SEQ_PERF_SEQ_CNT_A_I0 0x0A79\n#define mmMC_SEQ_PERF_SEQ_CNT_A_I1 0x0A7A\n#define mmMC_SEQ_PERF_SEQ_CNT_B_I0 0x0A7B\n#define mmMC_SEQ_PERF_SEQ_CNT_B_I1 0x0A7C\n#define mmMC_SEQ_PERF_SEQ_CNT_C_I0 0x0AD9\n#define mmMC_SEQ_PERF_SEQ_CNT_C_I1 0x0ADA\n#define mmMC_SEQ_PERF_SEQ_CNT_D_I0 0x0ADB\n#define mmMC_SEQ_PERF_SEQ_CNT_D_I1 0x0ADC\n#define mmMC_SEQ_PERF_SEQ_CTL 0x0A78\n#define mmMC_SEQ_PMG_CMD_EMRS_LP 0x0AA1\n#define mmMC_SEQ_PMG_CMD_MRS1_LP 0x0AD2\n#define mmMC_SEQ_PMG_CMD_MRS2_LP 0x0AD8\n#define mmMC_SEQ_PMG_CMD_MRS_LP 0x0AA2\n#define mmMC_SEQ_PMG_PG_HWCNTL 0x0AB9\n#define mmMC_SEQ_PMG_PG_SWCNTL_0 0x0ABA\n#define mmMC_SEQ_PMG_PG_SWCNTL_1 0x0ABB\n#define mmMC_SEQ_PMG_TIMING 0x0A2C\n#define mmMC_SEQ_PMG_TIMING_LP 0x0AD3\n#define mmMC_SEQ_RAS_TIMING 0x0A28\n#define mmMC_SEQ_RAS_TIMING_LP 0x0A9B\n#define mmMC_SEQ_RD_CTL_D0 0x0A2D\n#define mmMC_SEQ_RD_CTL_D0_LP 0x0AC7\n#define mmMC_SEQ_RD_CTL_D1 0x0A2E\n#define mmMC_SEQ_RD_CTL_D1_LP 0x0AC8\n#define mmMC_SEQ_RESERVE_0_S 0x0A1E\n#define mmMC_SEQ_RESERVE_1_S 0x0A1F\n#define mmMC_SEQ_RESERVE_M 0x0A82\n#define mmMC_SEQ_RXFRAMING_BYTE0_D0 0x0A67\n#define mmMC_SEQ_RXFRAMING_BYTE0_D1 0x0A6D\n#define mmMC_SEQ_RXFRAMING_BYTE1_D0 0x0A68\n#define mmMC_SEQ_RXFRAMING_BYTE1_D1 0x0A6E\n#define mmMC_SEQ_RXFRAMING_BYTE2_D0 0x0A69\n#define mmMC_SEQ_RXFRAMING_BYTE2_D1 0x0A6F\n#define mmMC_SEQ_RXFRAMING_BYTE3_D0 0x0A6A\n#define mmMC_SEQ_RXFRAMING_BYTE3_D1 0x0A70\n#define mmMC_SEQ_RXFRAMING_DBI_D0 0x0A6B\n#define mmMC_SEQ_RXFRAMING_DBI_D1 0x0A71\n#define mmMC_SEQ_RXFRAMING_EDC_D0 0x0A6C\n#define mmMC_SEQ_RXFRAMING_EDC_D1 0x0A72\n#define mmMC_SEQ_STATUS_M 0x0A7D\n#define mmMC_SEQ_STATUS_S 0x0A20\n#define mmMC_SEQ_SUP_CNTL 0x0A32\n#define mmMC_SEQ_SUP_DEC_STAT 0x0A88\n#define mmMC_SEQ_SUP_GP0_STAT 0x0A8F\n#define mmMC_SEQ_SUP_GP1_STAT 0x0A90\n#define mmMC_SEQ_SUP_GP2_STAT 0x0A85\n#define mmMC_SEQ_SUP_GP3_STAT 0x0A86\n#define mmMC_SEQ_SUP_IR_STAT 0x0A87\n#define mmMC_SEQ_SUP_PGM 0x0A33\n#define mmMC_SEQ_SUP_PGM_STAT 0x0A89\n#define mmMC_SEQ_SUP_R_PGM 0x0A8A\n#define mmMC_SEQ_TCG_CNTL 0x0ABD\n#define mmMC_SEQ_TIMER_RD 0x0ACA\n#define mmMC_SEQ_TIMER_WR 0x0AC9\n#define mmMC_SEQ_TRAIN_CAPTURE 0x0A3E\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD 0x0A3B\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD2 0x0AFE\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD3 0x0AFF\n#define mmMC_SEQ_TRAIN_TIMING 0x0A40\n#define mmMC_SEQ_TRAIN_WAKEUP_CLEAR 0x0A3F\n#define mmMC_SEQ_TRAIN_WAKEUP_CNTL 0x0A3A\n#define mmMC_SEQ_TRAIN_WAKEUP_EDGE 0x0A3C\n#define mmMC_SEQ_TRAIN_WAKEUP_MASK 0x0A3D\n#define mmMC_SEQ_TSM_BCNT 0x0AC2\n#define mmMC_SEQ_TSM_CTRL 0x0ABE\n#define mmMC_SEQ_TSM_DBI 0x0AC6\n#define mmMC_SEQ_TSM_DEBUG_DATA 0x0AD0\n#define mmMC_SEQ_TSM_DEBUG_INDEX 0x0ACF\n#define mmMC_SEQ_TSM_EDC 0x0AC5\n#define mmMC_SEQ_TSM_FLAG 0x0AC3\n#define mmMC_SEQ_TSM_GCNT 0x0ABF\n#define mmMC_SEQ_TSM_MISC 0x0AE6\n#define mmMC_SEQ_TSM_NCNT 0x0AC1\n#define mmMC_SEQ_TSM_OCNT 0x0AC0\n#define mmMC_SEQ_TSM_UPDATE 0x0AC4\n#define mmMC_SEQ_TSM_WCDR 0x0AE3\n#define mmMC_SEQ_TXFRAMING_BYTE0_D0 0x0A58\n#define mmMC_SEQ_TXFRAMING_BYTE0_D1 0x0A60\n#define mmMC_SEQ_TXFRAMING_BYTE1_D0 0x0A59\n#define mmMC_SEQ_TXFRAMING_BYTE1_D1 0x0A61\n#define mmMC_SEQ_TXFRAMING_BYTE2_D0 0x0A5A\n#define mmMC_SEQ_TXFRAMING_BYTE2_D1 0x0A62\n#define mmMC_SEQ_TXFRAMING_BYTE3_D0 0x0A5B\n#define mmMC_SEQ_TXFRAMING_BYTE3_D1 0x0A63\n#define mmMC_SEQ_TXFRAMING_DBI_D0 0x0A5C\n#define mmMC_SEQ_TXFRAMING_DBI_D1 0x0A64\n#define mmMC_SEQ_TXFRAMING_EDC_D0 0x0A5D\n#define mmMC_SEQ_TXFRAMING_EDC_D1 0x0A65\n#define mmMC_SEQ_TXFRAMING_FCK_D0 0x0A5E\n#define mmMC_SEQ_TXFRAMING_FCK_D1 0x0A66\n#define mmMC_SEQ_VENDOR_ID_I0 0x0A7E\n#define mmMC_SEQ_VENDOR_ID_I1 0x0A7F\n#define mmMC_SEQ_WCDR_CTRL 0x0A39\n#define mmMC_SEQ_WR_CTL_2 0x0AD5\n#define mmMC_SEQ_WR_CTL_2_LP 0x0AD6\n#define mmMC_SEQ_WR_CTL_D0 0x0A2F\n#define mmMC_SEQ_WR_CTL_D0_LP 0x0A9F\n#define mmMC_SEQ_WR_CTL_D1 0x0A30\n#define mmMC_SEQ_WR_CTL_D1_LP 0x0AA0\n#define mmMC_SHARED_BLACKOUT_CNTL 0x082B\n#define mmMC_SHARED_CHMAP 0x0801\n#define mmMC_SHARED_CHREMAP 0x0802\n#define mmMC_TRAIN_EDCCDR_R_D0 0x0A41\n#define mmMC_TRAIN_EDCCDR_R_D1 0x0A42\n#define mmMC_TRAIN_EDC_STATUS_D0 0x0A45\n#define mmMC_TRAIN_EDC_STATUS_D1 0x0A48\n#define mmMC_TRAIN_PRBSERR_0_D0 0x0A43\n#define mmMC_TRAIN_PRBSERR_0_D1 0x0A46\n#define mmMC_TRAIN_PRBSERR_1_D0 0x0A44\n#define mmMC_TRAIN_PRBSERR_1_D1 0x0A47\n#define mmMC_TRAIN_PRBSERR_2_D0 0x0AFB\n#define mmMC_TRAIN_PRBSERR_2_D1 0x0AFC\n#define mmMC_VM_AGP_BASE 0x080C\n#define mmMC_VM_AGP_BOT 0x080B\n#define mmMC_VM_AGP_TOP 0x080A\n#define mmMC_VM_DC_WRITE_CNTL 0x0810\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR 0x0815\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR 0x0811\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR 0x0816\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR 0x0812\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR 0x0817\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR 0x0813\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR 0x0818\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR 0x0814\n#define mmMC_VM_FB_LOCATION 0x0809\n#define mmMC_VM_FB_OFFSET 0x081A\n#define mmMC_VM_MB_L1_TLB0_DEBUG 0x0891\n#define mmMC_VM_MB_L1_TLB0_STATUS 0x0895\n#define mmMC_VM_MB_L1_TLB1_STATUS 0x0896\n#define mmMC_VM_MB_L1_TLB2_DEBUG 0x0893\n#define mmMC_VM_MB_L1_TLB2_STATUS 0x0897\n#define mmMC_VM_MB_L1_TLB3_DEBUG 0x08A5\n#define mmMC_VM_MB_L1_TLB3_STATUS 0x08A6\n#define mmMC_VM_MB_L2ARBITER_L2_CREDITS 0x08A1\n#define mmMC_VM_MD_L1_TLB0_DEBUG 0x0998\n#define mmMC_VM_MD_L1_TLB0_STATUS 0x099B\n#define mmMC_VM_MD_L1_TLB1_DEBUG 0x0999\n#define mmMC_VM_MD_L1_TLB1_STATUS 0x099C\n#define mmMC_VM_MD_L1_TLB2_DEBUG 0x099A\n#define mmMC_VM_MD_L1_TLB2_STATUS 0x099D\n#define mmMC_VM_MD_L1_TLB3_DEBUG 0x09A7\n#define mmMC_VM_MD_L1_TLB3_STATUS 0x09A8\n#define mmMC_VM_MD_L2ARBITER_L2_CREDITS 0x09A4\n#define mmMC_VM_MX_L1_TLB_CNTL 0x0819\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x080F\n#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x080E\n#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR 0x080D\n#define mmMC_WR_CB 0x0986\n#define mmMC_WR_DB 0x0987\n#define mmMC_WR_GRP_EXT 0x0979\n#define mmMC_WR_GRP_GFX 0x0804\n#define mmMC_WR_GRP_LCL 0x098B\n#define mmMC_WR_GRP_OTH 0x0808\n#define mmMC_WR_GRP_SYS 0x0806\n#define mmMC_WR_HUB 0x0988\n#define mmMC_WR_TC0 0x097B\n#define mmMC_WR_TC1 0x097C\n#define mmMC_XBAR_ADDR_DEC 0x0C80\n#define mmMC_XBAR_ARB 0x0C8D\n#define mmMC_XBAR_ARB_MAX_BURST 0x0C8E\n#define mmMC_XBAR_CHTRIREMAP 0x0C8B\n#define mmMC_XBAR_PERF_MON_CNTL0 0x0C8F\n#define mmMC_XBAR_PERF_MON_CNTL1 0x0C90\n#define mmMC_XBAR_PERF_MON_CNTL2 0x0C91\n#define mmMC_XBAR_PERF_MON_MAX_THSH 0x0C96\n#define mmMC_XBAR_PERF_MON_RSLT0 0x0C92\n#define mmMC_XBAR_PERF_MON_RSLT1 0x0C93\n#define mmMC_XBAR_PERF_MON_RSLT2 0x0C94\n#define mmMC_XBAR_PERF_MON_RSLT3 0x0C95\n#define mmMC_XBAR_RDREQ_CREDIT 0x0C83\n#define mmMC_XBAR_RDREQ_PRI_CREDIT 0x0C84\n#define mmMC_XBAR_RDRET_CREDIT1 0x0C87\n#define mmMC_XBAR_RDRET_CREDIT2 0x0C88\n#define mmMC_XBAR_RDRET_PRI_CREDIT1 0x0C89\n#define mmMC_XBAR_RDRET_PRI_CREDIT2 0x0C8A\n#define mmMC_XBAR_REMOTE 0x0C81\n#define mmMC_XBAR_SPARE0 0x0C97\n#define mmMC_XBAR_SPARE1 0x0C98\n#define mmMC_XBAR_TWOCHAN 0x0C8C\n#define mmMC_XBAR_WRREQ_CREDIT 0x0C82\n#define mmMC_XBAR_WRRET_CREDIT1 0x0C85\n#define mmMC_XBAR_WRRET_CREDIT2 0x0C86\n#define mmMC_XPB_CLG_CFG0 0x08E9\n#define mmMC_XPB_CLG_CFG10 0x08F3\n#define mmMC_XPB_CLG_CFG1 0x08EA\n#define mmMC_XPB_CLG_CFG11 0x08F4\n#define mmMC_XPB_CLG_CFG12 0x08F5\n#define mmMC_XPB_CLG_CFG13 0x08F6\n#define mmMC_XPB_CLG_CFG14 0x08F7\n#define mmMC_XPB_CLG_CFG15 0x08F8\n#define mmMC_XPB_CLG_CFG16 0x08F9\n#define mmMC_XPB_CLG_CFG17 0x08FA\n#define mmMC_XPB_CLG_CFG18 0x08FB\n#define mmMC_XPB_CLG_CFG19 0x08FC\n#define mmMC_XPB_CLG_CFG20 0x0928\n#define mmMC_XPB_CLG_CFG2 0x08EB\n#define mmMC_XPB_CLG_CFG21 0x0929\n#define mmMC_XPB_CLG_CFG22 0x092A\n#define mmMC_XPB_CLG_CFG23 0x092B\n#define mmMC_XPB_CLG_CFG24 0x092C\n#define mmMC_XPB_CLG_CFG25 0x092D\n#define mmMC_XPB_CLG_CFG26 0x092E\n#define mmMC_XPB_CLG_CFG27 0x092F\n#define mmMC_XPB_CLG_CFG28 0x0930\n#define mmMC_XPB_CLG_CFG29 0x0931\n#define mmMC_XPB_CLG_CFG30 0x0932\n#define mmMC_XPB_CLG_CFG3 0x08EC\n#define mmMC_XPB_CLG_CFG31 0x0933\n#define mmMC_XPB_CLG_CFG32 0x0936\n#define mmMC_XPB_CLG_CFG33 0x0937\n#define mmMC_XPB_CLG_CFG34 0x0938\n#define mmMC_XPB_CLG_CFG35 0x0939\n#define mmMC_XPB_CLG_CFG36 0x093A\n#define mmMC_XPB_CLG_CFG4 0x08ED\n#define mmMC_XPB_CLG_CFG5 0x08EE\n#define mmMC_XPB_CLG_CFG6 0x08EF\n#define mmMC_XPB_CLG_CFG7 0x08F0\n#define mmMC_XPB_CLG_CFG8 0x08F1\n#define mmMC_XPB_CLG_CFG9 0x08F2\n#define mmMC_XPB_CLG_EXTRA 0x08FD\n#define mmMC_XPB_CLG_EXTRA_RD 0x0935\n#define mmMC_XPB_CLK_GAT 0x091E\n#define mmMC_XPB_INTF_CFG 0x091F\n#define mmMC_XPB_INTF_CFG2 0x0934\n#define mmMC_XPB_INTF_STS 0x0920\n#define mmMC_XPB_LB_ADDR 0x08FE\n#define mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB 0x0923\n#define mmMC_XPB_MISC_CFG 0x0927\n#define mmMC_XPB_P2P_BAR0 0x0904\n#define mmMC_XPB_P2P_BAR1 0x0905\n#define mmMC_XPB_P2P_BAR2 0x0906\n#define mmMC_XPB_P2P_BAR3 0x0907\n#define mmMC_XPB_P2P_BAR4 0x0908\n#define mmMC_XPB_P2P_BAR5 0x0909\n#define mmMC_XPB_P2P_BAR6 0x090A\n#define mmMC_XPB_P2P_BAR7 0x090B\n#define mmMC_XPB_P2P_BAR_CFG 0x0903\n#define mmMC_XPB_P2P_BAR_DEBUG 0x090D\n#define mmMC_XPB_P2P_BAR_DELTA_ABOVE 0x090E\n#define mmMC_XPB_P2P_BAR_DELTA_BELOW 0x090F\n#define mmMC_XPB_P2P_BAR_SETUP 0x090C\n#define mmMC_XPB_PEER_SYS_BAR0 0x0910\n#define mmMC_XPB_PEER_SYS_BAR1 0x0911\n#define mmMC_XPB_PEER_SYS_BAR2 0x0912\n#define mmMC_XPB_PEER_SYS_BAR3 0x0913\n#define mmMC_XPB_PEER_SYS_BAR4 0x0914\n#define mmMC_XPB_PEER_SYS_BAR5 0x0915\n#define mmMC_XPB_PEER_SYS_BAR6 0x0916\n#define mmMC_XPB_PEER_SYS_BAR7 0x0917\n#define mmMC_XPB_PEER_SYS_BAR8 0x0918\n#define mmMC_XPB_PEER_SYS_BAR9 0x0919\n#define mmMC_XPB_PERF_KNOBS 0x0924\n#define mmMC_XPB_PIPE_STS 0x0921\n#define mmMC_XPB_RTR_DEST_MAP0 0x08DB\n#define mmMC_XPB_RTR_DEST_MAP1 0x08DC\n#define mmMC_XPB_RTR_DEST_MAP2 0x08DD\n#define mmMC_XPB_RTR_DEST_MAP3 0x08DE\n#define mmMC_XPB_RTR_DEST_MAP4 0x08DF\n#define mmMC_XPB_RTR_DEST_MAP5 0x08E0\n#define mmMC_XPB_RTR_DEST_MAP6 0x08E1\n#define mmMC_XPB_RTR_DEST_MAP7 0x08E2\n#define mmMC_XPB_RTR_DEST_MAP8 0x08E3\n#define mmMC_XPB_RTR_DEST_MAP9 0x08E4\n#define mmMC_XPB_RTR_SRC_APRTR0 0x08CD\n#define mmMC_XPB_RTR_SRC_APRTR1 0x08CE\n#define mmMC_XPB_RTR_SRC_APRTR2 0x08CF\n#define mmMC_XPB_RTR_SRC_APRTR3 0x08D0\n#define mmMC_XPB_RTR_SRC_APRTR4 0x08D1\n#define mmMC_XPB_RTR_SRC_APRTR5 0x08D2\n#define mmMC_XPB_RTR_SRC_APRTR6 0x08D3\n#define mmMC_XPB_RTR_SRC_APRTR7 0x08D4\n#define mmMC_XPB_RTR_SRC_APRTR8 0x08D5\n#define mmMC_XPB_RTR_SRC_APRTR9 0x08D6\n#define mmMC_XPB_STICKY 0x0925\n#define mmMC_XPB_STICKY_W1C 0x0926\n#define mmMC_XPB_SUB_CTRL 0x0922\n#define mmMC_XPB_UNC_THRESH_HST 0x08FF\n#define mmMC_XPB_UNC_THRESH_SID 0x0900\n#define mmMC_XPB_WCB_CFG 0x0902\n#define mmMC_XPB_WCB_STS 0x0901\n#define mmMC_XPB_XDMA_PEER_SYS_BAR0 0x091A\n#define mmMC_XPB_XDMA_PEER_SYS_BAR1 0x091B\n#define mmMC_XPB_XDMA_PEER_SYS_BAR2 0x091C\n#define mmMC_XPB_XDMA_PEER_SYS_BAR3 0x091D\n#define mmMC_XPB_XDMA_RTR_DEST_MAP0 0x08E5\n#define mmMC_XPB_XDMA_RTR_DEST_MAP1 0x08E6\n#define mmMC_XPB_XDMA_RTR_DEST_MAP2 0x08E7\n#define mmMC_XPB_XDMA_RTR_DEST_MAP3 0x08E8\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR0 0x08D7\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR1 0x08D8\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR2 0x08D9\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR3 0x08DA\n#define mmMPLL_AD_FUNC_CNTL 0x0AF0\n#define mmMPLL_AD_STATUS 0x0AF6\n#define mmMPLL_CNTL_MODE 0x0AEC\n#define mmMPLL_CONTROL 0x0AF5\n#define mmMPLL_DQ_0_0_STATUS 0x0AF7\n#define mmMPLL_DQ_0_1_STATUS 0x0AF8\n#define mmMPLL_DQ_1_0_STATUS 0x0AF9\n#define mmMPLL_DQ_1_1_STATUS 0x0AFA\n#define mmMPLL_DQ_FUNC_CNTL 0x0AF1\n#define mmMPLL_FUNC_CNTL 0x0AED\n#define mmMPLL_FUNC_CNTL_1 0x0AEE\n#define mmMPLL_FUNC_CNTL_2 0x0AEF\n#define mmMPLL_SEQ_UCODE_1 0x0AEA\n#define mmMPLL_SEQ_UCODE_2 0x0AEB\n#define mmMPLL_SS1 0x0AF3\n#define mmMPLL_SS2 0x0AF4\n#define mmMPLL_TIME 0x0AF2\n#define mmVM_CONTEXT0_CNTL 0x0504\n#define mmVM_CONTEXT0_CNTL2 0x050C\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x054F\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR 0x055F\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR 0x0557\n#define mmVM_CONTEXT0_PROTECTION_FAULT_ADDR 0x053E\n#define mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x0546\n#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS 0x0536\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR 0x0510\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR 0x0511\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR 0x0512\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR 0x0513\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR 0x0514\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR 0x0515\n#define mmVM_CONTEXT1_CNTL 0x0505\n#define mmVM_CONTEXT1_CNTL2 0x050D\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR 0x0550\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR 0x0560\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR 0x0558\n#define mmVM_CONTEXT1_PROTECTION_FAULT_ADDR 0x053F\n#define mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR 0x0547\n#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS 0x0537\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR 0x0551\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR 0x0552\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR 0x0553\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR 0x0554\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR 0x0555\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR 0x0556\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR 0x050E\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR 0x050F\n#define mmVM_CONTEXTS_DISABLE 0x0535\n#define mmVM_DEBUG 0x056F\n#define mmVM_DUMMY_PAGE_FAULT_ADDR 0x0507\n#define mmVM_DUMMY_PAGE_FAULT_CNTL 0x0506\n#define mmVM_FAULT_CLIENT_ID 0x054E\n#define mmVM_INVALIDATE_REQUEST 0x051E\n#define mmVM_INVALIDATE_RESPONSE 0x051F\n#define mmVM_L2_BANK_SELECT_MASKA 0x0572\n#define mmVM_L2_BANK_SELECT_MASKB 0x0573\n#define mmVM_L2_CG 0x0570\n#define mmVM_L2_CNTL 0x0500\n#define mmVM_L2_CNTL2 0x0501\n#define mmVM_L2_CNTL3 0x0502\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR 0x0576\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR 0x0575\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET 0x0577\n#define mmVM_L2_STATUS 0x0503\n#define mmVM_PRT_APERTURE0_HIGH_ADDR 0x0530\n#define mmVM_PRT_APERTURE0_LOW_ADDR 0x052C\n#define mmVM_PRT_APERTURE1_HIGH_ADDR 0x0531\n#define mmVM_PRT_APERTURE1_LOW_ADDR 0x052D\n#define mmVM_PRT_APERTURE2_HIGH_ADDR 0x0532\n#define mmVM_PRT_APERTURE2_LOW_ADDR 0x052E\n#define mmVM_PRT_APERTURE3_HIGH_ADDR 0x0533\n#define mmVM_PRT_APERTURE3_LOW_ADDR 0x052F\n#define mmVM_PRT_CNTL 0x0534\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}