# Computer-Organization-and-Architecture

## Logic Gates

* [NOT gate](verilog_code/logic_gates/not/not.v) - Basic NOT gate
* [AND gate](verilog_code/logic_gates/and/and.v) - Basic AND gate
* [AND gate](verilog_code/logic_gates/and/and_nand_tb.v) - AND using NAND gates
* [AND gate](verilog_code/logic_gates/and/and_nor_tb.v) - AND using NOR gates
* [OR gate](verilog_code/logic_gates/or/or.v) - Basic OR gate
* [OR gate](verilog_code/logic_gates/or/or_nand_tb.v) - OR using NAND gates
* [OR gate](verilog_code/logic_gates/or/or_nor_tb.v) - OR using NOR gates
* [NAND gate](verilog_code/logic_gates/nand/nand.v)
* [NOR gate](verilog_code/logic_gates/nor/nor.v)
* [XOR gate](verilog_code/logic_gates/xor/xor_tb.v)
* [XNOR gate](verilog_code/logic_gates/xnor/xnor_tb.v)

* [Simple circuit](verilog_code/circuit/gate.v) - Simple sircuit realisation in verilog

## 1-bit Adders
* [Half Adder](verilog_code/half_adder/adder.v) 
* [Full Adder](verilog_code/full_adder/adder.v)
