set verilog_files {\
	clock_divider.v\
	spi_main.v\
	spi_master.v\
	spi_slave.v\
}

set clk sys_clk

set top_des_name spi_main

set dont_touch_module_name TSC
