{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 22:17:32 2024 " "Info: Processing started: Wed Jun 05 22:17:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msTimer -c msTimer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msTimer -c msTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mstimer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mstimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msTimer-bh " "Info: Found design unit 1: msTimer-bh" {  } { { "msTimer.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 msTImer " "Info: Found entity 1: msTImer" {  } { { "msTimer.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1hz-art " "Info: Found design unit 1: clk_1hz-art" {  } { { "clk_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/clk_1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/clk_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter60-behavioral " "Info: Found design unit 1: counter60-behavioral" {  } { { "counter60.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/counter60.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Info: Found entity 1: counter60" {  } { { "counter60.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/counter60.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fbcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fbcd7seg-behavioral " "Info: Found design unit 1: fbcd7seg-behavioral" {  } { { "fbcd7seg.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/fbcd7seg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fbcd7seg " "Info: Found entity 1: fbcd7seg" {  } { { "fbcd7seg.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/fbcd7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "msTimer " "Info: Elaborating entity \"msTimer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_co msTimer.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at msTimer.vhd(37): object \"min_co\" assigned a value but never read" {  } { { "msTimer.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:divid50M " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:divid50M\"" {  } { { "msTimer.vhd" "divid50M" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 counter60:secCounter " "Info: Elaborating entity \"counter60\" for hierarchy \"counter60:secCounter\"" {  } { { "msTimer.vhd" "secCounter" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fbcd7seg fbcd7seg:sec_digSeg " "Info: Elaborating entity \"fbcd7seg\" for hierarchy \"fbcd7seg:sec_digSeg\"" {  } { { "msTimer.vhd" "sec_digSeg" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dot GND " "Warning (13410): Pin \"dot\" is stuck at GND" {  } { { "msTimer.vhd" "" { Text "C:/altera/91sp2/quartus/msTimer/msTimer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Info: Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Info: Implemented 101 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 22:17:33 2024 " "Info: Processing ended: Wed Jun 05 22:17:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
