 
****************************************
Report : power
        -analysis_effort low
Design : hist_eq_core
Version: V-2023.12-SP5-5
Date   : Fri Oct 31 23:46:33 2025
****************************************


Library(s) Used:

    saed32rvt_ss0p95v125c (File: /home/hufsemi_instructor/class/Synopsys_Labs_Lectures/Labs_and_PDK_DK/DK/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
hist_eq_core           140000            saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_0
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_1
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_2
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_3
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_4
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_5
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_6
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_7
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_8
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_9
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_10
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_11
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_12
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_13
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_14
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_15
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_16
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_17
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_18
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_19
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_20
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_21
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_22
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_23
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_24
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_25
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_26
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_27
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_28
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_29
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_30
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_31
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_32
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_33
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_34
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_35
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_36
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_37
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_38
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_39
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_40
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_41
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_42
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_43
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_44
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_45
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_46
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_47
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_48
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_49
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_50
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_51
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_52
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_53
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_54
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_55
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_56
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_57
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_58
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_59
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_60
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_61
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_62
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_63
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_64
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_65
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_66
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_67
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_68
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_69
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_70
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_71
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_72
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_73
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_74
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_75
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_76
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_77
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_78
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_79
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_80
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_81
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_82
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_83
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_84
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_85
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_86
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_87
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_88
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_89
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_90
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_91
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_92
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_93
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_94
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_95
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_96
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_97
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_98
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_99
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_100
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_101
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_102
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_103
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_104
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_105
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_106
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_107
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_108
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_109
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_110
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_111
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_112
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_113
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_114
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_115
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_116
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_117
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_118
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_119
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_120
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_121
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_122
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_123
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_124
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_125
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_126
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_127
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_128
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_129
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_130
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_131
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_132
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_133
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_134
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_135
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_136
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_137
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_138
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_139
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_140
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_141
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_142
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_143
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_144
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_145
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_146
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_147
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_148
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_149
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_150
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_151
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_152
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_153
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_154
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_155
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_156
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_157
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_158
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_159
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_160
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_161
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_162
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_163
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_164
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_165
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_166
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_167
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_168
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_169
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_170
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_171
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_172
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_173
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_174
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_175
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_176
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_177
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_178
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_179
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_180
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_181
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_182
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_183
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_184
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_185
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_186
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_187
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_188
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_189
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_190
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_191
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_192
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_193
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_194
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_195
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_196
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_197
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_198
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_199
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_200
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_201
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_202
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_203
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_204
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_205
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_206
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_207
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_208
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_209
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_210
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_211
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_212
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_213
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_214
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_215
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_216
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_217
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_218
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_219
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_220
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_221
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_222
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_223
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_224
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_225
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_226
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_227
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_228
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_229
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_230
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_231
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_232
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_233
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_234
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_235
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_236
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_237
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_238
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_239
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_240
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_241
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_242
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_243
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_244
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_245
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_246
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_247
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_248
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_249
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_250
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_251
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_252
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_253
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_254
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_255
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_256
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_257
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_258
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_259
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_260
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_261
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_262
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_263
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_264
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_265
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_266
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_267
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_268
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_269
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_270
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_271
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_272
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_273
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_274
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_275
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_276
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_277
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_278
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_279
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_280
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_281
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_282
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_283
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_284
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_285
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_286
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_287
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_288
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_289
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_290
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_291
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_292
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_293
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_294
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_295
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_296
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_297
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_298
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_299
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_300
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_301
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_302
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_303
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_304
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_305
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_306
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_307
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_308
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_309
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_310
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_311
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_312
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_313
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_314
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_315
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_316
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_317
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_318
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_319
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_320
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_321
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_322
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_323
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_324
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_325
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_326
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_327
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_328
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_329
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_330
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_331
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_332
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_333
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_334
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_335
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_336
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_337
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_338
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_339
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_340
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_341
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_342
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_343
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_344
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_345
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_346
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_347
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_348
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_349
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_350
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_351
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_352
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_353
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_354
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_355
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_356
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_357
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_358
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_359
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_360
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_361
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_362
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_363
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_364
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_365
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_366
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_367
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_368
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_369
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_370
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_371
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_372
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_373
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_374
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_375
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_376
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_377
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_378
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_379
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_380
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_381
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_382
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_383
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_384
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_385
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_386
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_387
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_388
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_389
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_390
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_391
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_392
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_393
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_394
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_395
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_396
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_397
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_398
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_399
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_400
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_401
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_402
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_403
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_404
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_405
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_406
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_407
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_408
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_409
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_410
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_411
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_412
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_413
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_414
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_415
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_416
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_417
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_418
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_419
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_420
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_421
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_422
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_423
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_424
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_425
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_426
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_427
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_428
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_429
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_430
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_431
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_432
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_433
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_434
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_435
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_436
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_437
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_438
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_439
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_440
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_441
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_442
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_443
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_444
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_445
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_446
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_447
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_448
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_449
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_450
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_451
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_452
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_453
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_454
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_455
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_456
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_457
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_458
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_459
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_460
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_461
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_462
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_463
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_464
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_465
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_466
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_467
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_468
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_469
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_470
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_471
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_472
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_473
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_474
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_475
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_476
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_477
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_478
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_479
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_480
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_481
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_482
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_483
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_484
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_485
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_486
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_487
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_488
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_489
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_490
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_491
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_492
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_493
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_494
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_495
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_496
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_497
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_498
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_499
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_500
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_501
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_502
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_503
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_504
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_505
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_506
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_507
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_508
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_509
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_510
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_511
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_512
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_513
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_514
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_515
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_516
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_517
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_518
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_519
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_520
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_521
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_522
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_523
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_524
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_525
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_526
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_527
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_528
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_529
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_530
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_531
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_532
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_533
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_534
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_535
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_536
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_537
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_538
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_539
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_540
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_541
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_542
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_543
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_544
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_545
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_546
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_547
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_548
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_549
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_550
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_551
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_552
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_553
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_554
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_555
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_556
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_557
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_558
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_559
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_560
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_561
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_562
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_563
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_564
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_565
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_566
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_567
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_568
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_569
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_570
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_571
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_572
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_573
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_574
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_575
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_576
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_577
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_578
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_579
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_580
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_581
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_582
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_583
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_584
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_585
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_586
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_587
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_588
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_589
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_590
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_591
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_592
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_593
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_594
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_595
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_596
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_597
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_598
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_599
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_600
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_601
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_602
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_603
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_604
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_605
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_606
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_607
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_608
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_609
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_610
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_611
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_612
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_613
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_614
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_615
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_616
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_617
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_618
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_619
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_620
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_621
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_622
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_623
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_624
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_625
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_626
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_627
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_628
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_629
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_630
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_631
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_632
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_633
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_634
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_635
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_636
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_637
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_638
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_639
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_640
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_641
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_642
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_643
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_644
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_645
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_646
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_647
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_648
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_649
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_650
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_651
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_652
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_653
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_654
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_655
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_656
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_657
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_658
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_659
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_660
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_661
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_662
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_663
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_664
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_665
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_666
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_667
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_668
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_669
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_670
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_671
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_672
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_673
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_674
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_675
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_676
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_677
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_678
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_679
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_680
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_681
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_682
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_683
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_684
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_685
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_686
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_687
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_688
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_689
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_690
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_691
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_692
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_693
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_694
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_695
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_696
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_697
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_698
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_699
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_700
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_701
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_702
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_703
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_704
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_705
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_706
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_707
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_708
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_709
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_710
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_711
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_712
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_713
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_714
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_715
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_716
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_717
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_718
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_719
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_720
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_721
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_722
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_723
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_724
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_725
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_726
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_727
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_728
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_729
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_730
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_731
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_732
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_733
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_734
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_735
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_736
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_737
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_738
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_739
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_740
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_741
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_742
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_743
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_744
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_745
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_746
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_747
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_748
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_749
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_750
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_751
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_752
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_753
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_754
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_755
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_756
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_757
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_758
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_759
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_760
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_761
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_762
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_763
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_764
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_765
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_766
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_767
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_768
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_769
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_770
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_771
                       ForQA             saed32rvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_hist_eq_core_772
                       ForQA             saed32rvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 602.4650 uW   (87%)
  Net Switching Power  =  87.9570 uW   (13%)
                         ---------
Total Dynamic Power    = 690.4219 uW  (100%)

Cell Leakage Power     =   7.3942 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network    543.0186            4.5613        3.3031e+08          877.8903  (  10.86%)  i
register          29.5283            0.7363        5.1422e+09        5.1725e+03  (  63.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     29.9218           82.6584        1.9216e+09        2.0342e+03  (  25.16%)
--------------------------------------------------------------------------------------------------
Total            602.4686 uW        87.9559 uW     7.3942e+09 pW     8.0846e+03 uW
1
