	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99835728"
	.compiler_invocation	"ctc --dep-file=Libraries\\seekfree_libraries\\.zf_eru.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\smartcar\\smartcar -ID:\\smartcar\\smartcar\\CODE -ID:\\smartcar\\smartcar\\Libraries -ID:\\smartcar\\smartcar\\Libraries\\BaseSw -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Platform -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Service -ID:\\smartcar\\smartcar\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\smartcar\\smartcar\\Libraries\\seekfree_libraries -ID:\\smartcar\\smartcar\\Libraries\\seekfree_libraries\\common -ID:\\smartcar\\smartcar\\Libraries\\seekfree_peripheral -ID:\\smartcar\\smartcar\\USER -g2 --make-target=Libraries\\seekfree_libraries\\zf_eru.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\seekfree_libraries\\zf_eru.src ..\\Libraries\\seekfree_libraries\\zf_eru.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\seekfree_libraries\\zf_eru.c'

	
$TC16X
	
	.sdecl	'.text.zf_eru.eru_mux',code,cluster('eru_mux')
	.sect	'.text.zf_eru.eru_mux'
	.align	2
	
	.global	eru_mux

; ..\Libraries\seekfree_libraries\zf_eru.c	     1  /*********************************************************************************************************************
; ..\Libraries\seekfree_libraries\zf_eru.c	     2   * COPYRIGHT NOTICE
; ..\Libraries\seekfree_libraries\zf_eru.c	     3   * Copyright (c) 2020,逐飞科技
; ..\Libraries\seekfree_libraries\zf_eru.c	     4   * All rights reserved.
; ..\Libraries\seekfree_libraries\zf_eru.c	     5   * 技术讨论QQ群：三群：824575535
; ..\Libraries\seekfree_libraries\zf_eru.c	     6   *
; ..\Libraries\seekfree_libraries\zf_eru.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\Libraries\seekfree_libraries\zf_eru.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\Libraries\seekfree_libraries\zf_eru.c	     9   *
; ..\Libraries\seekfree_libraries\zf_eru.c	    10   * @file       		eru
; ..\Libraries\seekfree_libraries\zf_eru.c	    11   * @company	   		成都逐飞科技有限公司
; ..\Libraries\seekfree_libraries\zf_eru.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\Libraries\seekfree_libraries\zf_eru.c	    13   * @version    		查看doc内version文件 版本说明
; ..\Libraries\seekfree_libraries\zf_eru.c	    14   * @Software 		tasking v6.3r1
; ..\Libraries\seekfree_libraries\zf_eru.c	    15   * @Target core		TC264D
; ..\Libraries\seekfree_libraries\zf_eru.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\Libraries\seekfree_libraries\zf_eru.c	    17   * @date       		2020-3-23
; ..\Libraries\seekfree_libraries\zf_eru.c	    18   ********************************************************************************************************************/
; ..\Libraries\seekfree_libraries\zf_eru.c	    19   
; ..\Libraries\seekfree_libraries\zf_eru.c	    20  #include "Src/Std/IfxSrc.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    21  #include "SysSe/Bsp/Bsp.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    22  #include "IfxScuEru.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    23  #include "zf_assert.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    24  #include "isr_config.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    25  #include "zf_eru.h"
; ..\Libraries\seekfree_libraries\zf_eru.c	    26  
; ..\Libraries\seekfree_libraries\zf_eru.c	    27  
; ..\Libraries\seekfree_libraries\zf_eru.c	    28  
; ..\Libraries\seekfree_libraries\zf_eru.c	    29  
; ..\Libraries\seekfree_libraries\zf_eru.c	    30  
; ..\Libraries\seekfree_libraries\zf_eru.c	    31  IfxScu_Req_In* eru_mux(ERU_PIN_enum eru_pin)
; Function eru_mux
.L64:
eru_mux:	.type	func

; ..\Libraries\seekfree_libraries\zf_eru.c	    32  {
; ..\Libraries\seekfree_libraries\zf_eru.c	    33  	switch(eru_pin)
	movh.a	a15,#@his(.2.jmp)
	lea	a15,[a15]@los(.2.jmp)
	mov	d15,#22
	jlt	d15,d4,.L2
	mov	d15,#0
	jlt	d4,d15,.L2
	sub	d15,d4,d15
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
	ji	a15
.L2:
	j	.L3
.L193:
	
	.sdecl	'.rodata.zf_eru..2.jmp',data,rom
	.sect	'.rodata.zf_eru..2.jmp'
	.align	4
.2.jmp:	.type	object
	.word	.L4
	.word	.L5
	.word	.L3
	.word	.L6
	.word	.L7
	.word	.L3
	.word	.L8
	.word	.L9
	.word	.L10
	.word	.L11
	.word	.L12
	.word	.L13
	.word	.L14
	.word	.L15
	.word	.L3
	.word	.L16
	.word	.L3
	.word	.L3
	.word	.L17
	.word	.L18
	.word	.L3
	.word	.L19
	.word	.L20
	
	.sect	'.text.zf_eru.eru_mux'

; ..\Libraries\seekfree_libraries\zf_eru.c	    34  	{
; ..\Libraries\seekfree_libraries\zf_eru.c	    35  		case ERU_CH0_REQ4_P10_7:   return &IfxScu_REQ4_P10_7_IN;
.L4:
	movh.a	a2,#@his(IfxScu_REQ4_P10_7_IN)
	lea	a2,[a2]@los(IfxScu_REQ4_P10_7_IN)
.L294:
	j	.L21

; ..\Libraries\seekfree_libraries\zf_eru.c	    36  		case ERU_CH0_REQ0_P15_4:   return &IfxScu_REQ0_P15_4_IN;
.L5:
	movh.a	a2,#@his(IfxScu_REQ0_P15_4_IN)
	lea	a2,[a2]@los(IfxScu_REQ0_P15_4_IN)
.L295:
	j	.L22

; ..\Libraries\seekfree_libraries\zf_eru.c	    37  
; ..\Libraries\seekfree_libraries\zf_eru.c	    38  		case ERU_CH1_REQ5_P10_8:   return &IfxScu_REQ5_P10_8_IN;
.L6:
	movh.a	a2,#@his(IfxScu_REQ5_P10_8_IN)
	lea	a2,[a2]@los(IfxScu_REQ5_P10_8_IN)
.L296:
	j	.L23

; ..\Libraries\seekfree_libraries\zf_eru.c	    39  		case ERU_CH1_REQ10_P14_3:  return &IfxScu_REQ10_P14_3_IN;
.L7:
	movh.a	a2,#@his(IfxScu_REQ10_P14_3_IN)
	lea	a2,[a2]@los(IfxScu_REQ10_P14_3_IN)
.L297:
	j	.L24

; ..\Libraries\seekfree_libraries\zf_eru.c	    40  
; ..\Libraries\seekfree_libraries\zf_eru.c	    41  		case ERU_CH2_REQ7_P00_4:   return &IfxScu_REQ7_P00_4_IN;
.L8:
	movh.a	a2,#@his(IfxScu_REQ7_P00_4_IN)
	lea	a2,[a2]@los(IfxScu_REQ7_P00_4_IN)
.L298:
	j	.L25

; ..\Libraries\seekfree_libraries\zf_eru.c	    42  		case ERU_CH2_REQ14_P02_1:  return &IfxScu_REQ14_P02_1_IN;
.L9:
	movh.a	a2,#@his(IfxScu_REQ14_P02_1_IN)
	lea	a2,[a2]@los(IfxScu_REQ14_P02_1_IN)
.L299:
	j	.L26

; ..\Libraries\seekfree_libraries\zf_eru.c	    43  		case ERU_CH2_REQ2_P10_2:   return &IfxScu_REQ2_P10_2_IN;
.L10:
	movh.a	a2,#@his(IfxScu_REQ2_P10_2_IN)
	lea	a2,[a2]@los(IfxScu_REQ2_P10_2_IN)
.L300:
	j	.L27

; ..\Libraries\seekfree_libraries\zf_eru.c	    44  
; ..\Libraries\seekfree_libraries\zf_eru.c	    45  		case ERU_CH3_REQ6_P02_0:   return &IfxScu_REQ6_P02_0_IN;
.L11:
	movh.a	a2,#@his(IfxScu_REQ6_P02_0_IN)
	lea	a2,[a2]@los(IfxScu_REQ6_P02_0_IN)
.L301:
	j	.L28

; ..\Libraries\seekfree_libraries\zf_eru.c	    46  		case ERU_CH3_REQ3_P10_3:   return &IfxScu_REQ3_P10_3_IN;
.L12:
	movh.a	a2,#@his(IfxScu_REQ3_P10_3_IN)
	lea	a2,[a2]@los(IfxScu_REQ3_P10_3_IN)
.L302:
	j	.L29

; ..\Libraries\seekfree_libraries\zf_eru.c	    47  		case ERU_CH3_REQ15_P14_1:  return &IfxScu_REQ15_P14_1_IN;
.L13:
	movh.a	a2,#@his(IfxScu_REQ15_P14_1_IN)
	lea	a2,[a2]@los(IfxScu_REQ15_P14_1_IN)
.L303:
	j	.L30

; ..\Libraries\seekfree_libraries\zf_eru.c	    48  
; ..\Libraries\seekfree_libraries\zf_eru.c	    49  		case ERU_CH4_REQ13_P15_5:  return &IfxScu_REQ13_P15_5_IN;
.L14:
	movh.a	a2,#@his(IfxScu_REQ13_P15_5_IN)
	lea	a2,[a2]@los(IfxScu_REQ13_P15_5_IN)
.L304:
	j	.L31

; ..\Libraries\seekfree_libraries\zf_eru.c	    50  		case ERU_CH4_REQ8_P33_7:   return &IfxScu_REQ8_P33_7_IN;
.L15:
	movh.a	a2,#@his(IfxScu_REQ8_P33_7_IN)
	lea	a2,[a2]@los(IfxScu_REQ8_P33_7_IN)
.L305:
	j	.L32

; ..\Libraries\seekfree_libraries\zf_eru.c	    51  
; ..\Libraries\seekfree_libraries\zf_eru.c	    52  		case ERU_CH5_REQ1_P15_8:   return &IfxScu_REQ1_P15_8_IN;
.L16:
	movh.a	a2,#@his(IfxScu_REQ1_P15_8_IN)
	lea	a2,[a2]@los(IfxScu_REQ1_P15_8_IN)
.L306:
	j	.L33

; ..\Libraries\seekfree_libraries\zf_eru.c	    53  
; ..\Libraries\seekfree_libraries\zf_eru.c	    54  		case ERU_CH6_REQ12_P11_10: return &IfxScu_REQ12_P11_10_IN;
.L17:
	movh.a	a2,#@his(IfxScu_REQ12_P11_10_IN)
	lea	a2,[a2]@los(IfxScu_REQ12_P11_10_IN)
.L307:
	j	.L34

; ..\Libraries\seekfree_libraries\zf_eru.c	    55  		case ERU_CH6_REQ9_P20_0:   return &IfxScu_REQ9_P20_0_IN;
.L18:
	movh.a	a2,#@his(IfxScu_REQ9_P20_0_IN)
	lea	a2,[a2]@los(IfxScu_REQ9_P20_0_IN)
.L308:
	j	.L35

; ..\Libraries\seekfree_libraries\zf_eru.c	    56  
; ..\Libraries\seekfree_libraries\zf_eru.c	    57  		case ERU_CH7_REQ16_P15_1:  return &IfxScu_REQ16_P15_1_IN;
.L19:
	movh.a	a2,#@his(IfxScu_REQ16_P15_1_IN)
	lea	a2,[a2]@los(IfxScu_REQ16_P15_1_IN)
.L309:
	j	.L36

; ..\Libraries\seekfree_libraries\zf_eru.c	    58  		case ERU_CH7_REQ11_P20_9:  return &IfxScu_REQ11_P20_9_IN;
.L20:
	movh.a	a2,#@his(IfxScu_REQ11_P20_9_IN)
	lea	a2,[a2]@los(IfxScu_REQ11_P20_9_IN)
.L310:
	j	.L37

; ..\Libraries\seekfree_libraries\zf_eru.c	    59  
; ..\Libraries\seekfree_libraries\zf_eru.c	    60  		default: ZF_ASSERT(FALSE); return NULL;
.L3:
	mov	d15,#0
	jeq	d15,#0,.L38
	j	.L39
.L38:
	movh.a	a4,#@his(.1.str)
	lea	a4,[a4]@los(.1.str)
	mov	d4,#60
.L194:
	movh.a	a5,#@his(_999001___func__)
	lea	a5,[a5]@los(_999001___func__)
	call	assert
.L39:
	mov.a	a2,#0
.L311:
	j	.L40

; ..\Libraries\seekfree_libraries\zf_eru.c	    61  	}
; ..\Libraries\seekfree_libraries\zf_eru.c	    62  }
.L40:
.L37:
.L36:
.L35:
.L34:
.L33:
.L32:
.L31:
.L30:
.L29:
.L28:
.L27:
.L26:
.L25:
.L24:
.L23:
.L22:
.L21:
	ret
.L190:
	
__eru_mux_function_end:
	.size	eru_mux,__eru_mux_function_end-eru_mux
.L94:
	; End of function
	
	.sdecl	'.text.zf_eru.eru_init',code,cluster('eru_init')
	.sect	'.text.zf_eru.eru_init'
	.align	2
	
	.global	eru_init

; ..\Libraries\seekfree_libraries\zf_eru.c	    63  
; ..\Libraries\seekfree_libraries\zf_eru.c	    64  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	    65  //  @brief      eru初始化(gpio中断)
; ..\Libraries\seekfree_libraries\zf_eru.c	    66  //  @param      eru_pin         设置eru通道及引脚
; ..\Libraries\seekfree_libraries\zf_eru.c	    67  //  @param      trigger         设置触发方式
; ..\Libraries\seekfree_libraries\zf_eru.c	    68  //	@return		void
; ..\Libraries\seekfree_libraries\zf_eru.c	    69  //  Sample usage:				eru_init(ERU_CH0_REQ0_P15_4, RISING);//eru通道0 使用P10_7引脚，上升沿触发中断
; ..\Libraries\seekfree_libraries\zf_eru.c	    70  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	    71  void eru_init(ERU_PIN_enum eru_pin, TRIGGER_enum trigger)
; Function eru_init
.L66:
eru_init:	.type	func
	sub.a	a10,#8
.L195:
	mov	e10,d5,d4
.L106:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d0,#65068
.L197:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
	extr.u	d0,d0,#15,#1
.L198:
	ne	d14,d0,#0
.L199:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L41

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L41:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L264:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L265:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L42

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L42:

; D:\smartcar\smartcar\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L43

; D:\smartcar\smartcar\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L43:

; ..\Libraries\seekfree_libraries\zf_eru.c	    72  {
; ..\Libraries\seekfree_libraries\zf_eru.c	    73      boolean interrupt_state = disableInterrupts();
; ..\Libraries\seekfree_libraries\zf_eru.c	    74  
; ..\Libraries\seekfree_libraries\zf_eru.c	    75      IfxScu_Req_In *reqPin;
; ..\Libraries\seekfree_libraries\zf_eru.c	    76  
; ..\Libraries\seekfree_libraries\zf_eru.c	    77  	reqPin = eru_mux(eru_pin);
	mov	d4,d10
.L200:
	call	eru_mux
.L196:
	mov.aa	a15,a2
.L201:

; ..\Libraries\seekfree_libraries\zf_eru.c	    78  
; ..\Libraries\seekfree_libraries\zf_eru.c	    79      IfxScuEru_initReqPin(reqPin, IfxPort_InputMode_pullUp);
	mov	d5,#16
.L116:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     2   * \file IfxScuEru.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     3   * \brief SCU  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     4   * \ingroup IfxLld_Scu
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    44   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    45   * \defgroup IfxLld_Scu_Std_Eru Eru Basic Functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    46   * \ingroup IfxLld_Scu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    47   * \defgroup IfxLld_Scu_Std_Eru_Enum ERU: Enumerations
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    48   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    49   * \defgroup IfxLld_Scu_Std_Eru_External_Request_Selection ERU: External Request Selection
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    50   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    51   * \defgroup IfxLld_Scu_Std_Eru_Event_Trigger_Logic ERU: Event Trigger Logic
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    52   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    53   * \defgroup IfxLld_Scu_Std_Eru_Connecting_Matrix ERU: Connecting Matrix
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    54   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    55   * \defgroup IfxLld_Scu_Std_Eru_Output_Gating_Unit ERU: Output Gating Unit
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    56   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    57   * \defgroup IfxLld_Scu_Std_Eru_Data_Structures ERU: Data Structures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    58   * \ingroup IfxLld_Scu_Std_Eru
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    59   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    60  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    61  #ifndef IFXSCUERU_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    62  #define IFXSCUERU_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    63  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    64  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    65  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    66  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    67  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    68  #include "_Impl/IfxScu_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    69  #include "IfxScu_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    70  #include "Cpu/Std/IfxCpu.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    71  #include "_PinMap/IfxScu_PinMap.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    72  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    73  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    74  /*--------------------------------Enumerations--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    75  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    76  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    77  /** \addtogroup IfxLld_Scu_Std_Eru_Enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    78   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    79  /** \brief Input line selection for input channel\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    80   * Definition in Ifx_SCU.EICR[i].B.EXIS(j) (i = 0,1,2,3 and j = 0,1)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    81   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    82  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    83  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    84      IfxScuEru_ExternalInputSelection_0 = 0,      /**< \brief External input 0 is selected  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    85      IfxScuEru_ExternalInputSelection_1,          /**< \brief External input 1 is selected  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    86      IfxScuEru_ExternalInputSelection_2,          /**< \brief External input 2 is selected  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    87      IfxScuEru_ExternalInputSelection_3           /**< \brief External input 3 is selected  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    88  } IfxScuEru_ExternalInputSelection;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    89  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    90  /** \brief Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    91   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    92  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    93  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    94      IfxScuEru_InputChannel_0 = 0,      /**< \brief External Input channel 0  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    95      IfxScuEru_InputChannel_1,          /**< \brief External Input channel 1  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    96      IfxScuEru_InputChannel_2,          /**< \brief External Input channel 2  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    97      IfxScuEru_InputChannel_3,          /**< \brief External Input channel 3  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    98      IfxScuEru_InputChannel_4,          /**< \brief External Input channel 4  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	    99      IfxScuEru_InputChannel_5,          /**< \brief External Input channel 5  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   100      IfxScuEru_InputChannel_6,          /**< \brief External Input channel 6  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   101      IfxScuEru_InputChannel_7           /**< \brief External Input channel 7  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   102  } IfxScuEru_InputChannel;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   103  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   104  /** \brief Determines the destination (output channel) for trigger event (if enabled by Ifx_SCU.EICR[i].B.EIEN(j)).\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   105   * Definition in Ifx_SCU.EICR[i].B.INP(j) (i = 0,1,2,3 and j = 0,1)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   106   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   107  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   108  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   109      IfxScuEru_InputNodePointer_0 = 0,      /**< \brief Event from input ETLx triggers output OGU0 (signal TRx0)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   110      IfxScuEru_InputNodePointer_1,          /**< \brief Event from input ETLx triggers output OGU1 (signal TRx1)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   111      IfxScuEru_InputNodePointer_2,          /**< \brief Event from input ETLx triggers output OGU2 (signal TRx2)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   112      IfxScuEru_InputNodePointer_3,          /**< \brief Event from input ETLx triggers output OGU3 (signal TRx3)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   113      IfxScuEru_InputNodePointer_4,          /**< \brief Event from input ETLx triggers output OGU4 (signal TRx4)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   114      IfxScuEru_InputNodePointer_5,          /**< \brief Event from input ETLx triggers output OGU5 (signal TRx5)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   115      IfxScuEru_InputNodePointer_6,          /**< \brief Event from input ETLx triggers output OGU6 (signal TRx6)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   116      IfxScuEru_InputNodePointer_7           /**< \brief Event from input ETLx triggers output OGU7 (signal TRx7)  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   117  } IfxScuEru_InputNodePointer;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   118  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   119  /** \brief Determines the pattern detection influence on the ouput lines ERU_GOUTy and ERU_IOUTy\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   120   * Definition in Ifx_SCU.IGCR[i].B.IGP(j) (i = 0,1,2,3 and j = 0,1)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   121   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   122  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   123  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   124      IfxScuEru_InterruptGatingPattern_none         = 0,  /**< \brief IOUTy is inactive, (the pattern is not considered) */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   125      IfxScuEru_InterruptGatingPattern_alwaysActive = 1,  /**< \brief IOUTy is activated in response to a trigger event, (the pattern is not considered) */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   126      IfxScuEru_InterruptGatingPattern_patternMatch = 2,  /**< \brief IOUTy is activated if a trigger event occures while the pattern is present, (the pattern is considered) */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   127      IfxScuEru_InterruptGatingPattern_patternMiss  = 3   /**< \brief IOUTy is activated if a trigger event occures while the pattern is not present, (the pattern is not considered) */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   128  } IfxScuEru_InterruptGatingPattern;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   129  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   130  /** \brief Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   132  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   133  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   134      IfxScuEru_OutputChannel_0 = 0,      /**< \brief Output channel 0  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   135      IfxScuEru_OutputChannel_1,          /**< \brief Output channel 1  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   136      IfxScuEru_OutputChannel_2,          /**< \brief Output channel 2  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   137      IfxScuEru_OutputChannel_3,          /**< \brief Output channel 3  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   138      IfxScuEru_OutputChannel_4,          /**< \brief Output channel 4  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   139      IfxScuEru_OutputChannel_5,          /**< \brief Output channel 5  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   140      IfxScuEru_OutputChannel_6,          /**< \brief Output channel 6  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   141      IfxScuEru_OutputChannel_7           /**< \brief Output channel 7  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   142  } IfxScuEru_OutputChannel;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   143  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   144  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   145  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   146  /** \addtogroup IfxLld_Scu_Std_Eru_External_Request_Selection
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   147   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   148  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   149  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   150  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   151  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   152  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   153  /** \brief Initialises the External request Pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   154   * \param req External request pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   155   * \param inputMode Port Input mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   156   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   157   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   158  IFX_INLINE void IfxScuEru_initReqPin(IfxScu_Req_In *req, IfxPort_InputMode inputMode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   159  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   160  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   161  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   162  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   163  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   164  /** \brief Determines which input line is selcted for input channel x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   165   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   166   * \param inputSignal Input line selection for input channel
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   167   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   168   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   169  IFX_EXTERN void IfxScuEru_selectExternalInput(IfxScuEru_InputChannel inputChannel, IfxScuEru_ExternalInputSelection inputSignal);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   170  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   171  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   172  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   173  /** \addtogroup IfxLld_Scu_Std_Eru_Event_Trigger_Logic
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   174   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   175  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   176  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   177  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   178  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   179  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   180  /** \brief Clears the external event flag of input channel x (INTFx)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   181   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   182   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   183  IFX_EXTERN void IfxScuEru_clearAllEventFlags(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   184  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   185  /** \brief Clears the external event flag of input channel x (INTFx)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   186   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   187   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   188   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   189  IFX_EXTERN void IfxScuEru_clearEventFlag(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   190  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   191  /** \brief Clears all the configuration for the given input channel x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   192   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   193   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   194   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   195  IFX_EXTERN void IfxScuEru_clearInputChannelConfiguration(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   196  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   197  /** \brief Disables the automatic clearing of INTFx when the edge of input channel which has not been selected, is detected
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   198   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   199   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   200   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   201  IFX_EXTERN void IfxScuEru_disableAutoClear(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   202  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   203  /** \brief Disables the falling edge of input channel to set the bit INTF x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   204   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   205   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   206   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   207  IFX_EXTERN void IfxScuEru_disableFallingEdgeDetection(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   208  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   209  /** \brief Disables the rising edge of input channel to set the bit INTF x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   210   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   211   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   212   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   213  IFX_EXTERN void IfxScuEru_disableRisingEdgeDetection(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   214  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   215  /** \brief Enables the automatic clearing of INTFx when the edge of input channel which has not been selected, is detected
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   216   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   217   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   218   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   219  IFX_EXTERN void IfxScuEru_enableAutoClear(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   220  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   221  /** \brief Enables the falling edge of input channel to set the bit INTF x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   222   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   223   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   224   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   225  IFX_EXTERN void IfxScuEru_enableFallingEdgeDetection(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   226  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   227  /** \brief Enables the rising edge of input channel to set the bit INTF x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   228   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   229   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   230   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   231  IFX_EXTERN void IfxScuEru_enableRisingEdgeDetection(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   232  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   233  /** \brief Returns the status of the flags of all input channels
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   234   * \return All flags Status
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   235   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   236  IFX_EXTERN uint32 IfxScuEru_getAllEventFlagsStatus(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   237  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   238  /** \brief Returns the status of the external event flag of input channel x (INTFx)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   239   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   240   * \return Status (TRUE / FALSE)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   241   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   242  IFX_EXTERN boolean IfxScuEru_getEventFlagStatus(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   243  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   244  /** \brief Returns all the configuration for the given input channel x
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   245   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   246   * \return Input channel configuration
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   247   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   248  IFX_EXTERN uint32 IfxScuEru_getInputChannelConfiguration(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   249  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   250  /** \brief Sets the external event flag of input channel x (INTFx)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   251   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   252   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   253   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   254  IFX_EXTERN void IfxScuEru_setEventFlag(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   255  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   256  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   257  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   258  /** \addtogroup IfxLld_Scu_Std_Eru_Connecting_Matrix
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   259   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   260  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   261  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   262  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   263  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   264  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   265  /** \brief Determines the destination (output channel) for trigger event (if enabled by Ifx_SCU.EICR[i].B.EIEN(j), i = 0,1,2,3 and j = 0,1).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   266   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   267   * \param triggerSelect Trigger event selection
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   268   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   269   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   270  IFX_EXTERN void IfxScuEru_connectTrigger(IfxScuEru_InputChannel inputChannel, IfxScuEru_InputNodePointer triggerSelect);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   271  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   272  /** \brief Disables the generation of a trigger event for input channel x when the selected edge is detected
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   273   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   274   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   275   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   276  IFX_EXTERN void IfxScuEru_disableTriggerPulse(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   277  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   278  /** \brief Enables the generation of a trigger event for input channel x when the selected edge is detected
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   279   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   280   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   281   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   282  IFX_EXTERN void IfxScuEru_enableTriggerPulse(IfxScuEru_InputChannel inputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   283  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   284  /** \brief Enables the flag INTFx to take part in the pattern detection for output gating
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   285   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   286   * \param inputChannel Input channel for input selection  and conditioning of trigger or gating functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   287   * \param state FALSE: the bit INTFx does not take part in the pattern detection IPENjy = 0\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   288   * TRUE : the bit INTFx is taken into consideration for the pattern detection IPENjy = 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   289   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   290   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   291  IFX_EXTERN void IfxScuEru_setFlagPatternDetection(IfxScuEru_OutputChannel outputChannel, IfxScuEru_InputChannel inputChannel, boolean state);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   292  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   293  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   294  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   295  /** \addtogroup IfxLld_Scu_Std_Eru_Output_Gating_Unit
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   296   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   297  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   298  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   300  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   301  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   302  /** \brief Clears all the configuration for the given input channel y
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   303   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   304   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   305   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   306  IFX_EXTERN void IfxScuEru_clearOutputChannelConfiguration(IfxScuEru_OutputChannel outputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   307  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   308  /** \brief Disables the generation of a trigger event for output channel y when the result of the pattern detection changes
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   309   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   310   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   311   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   312  IFX_EXTERN void IfxScuEru_disablePatternDetectionTrigger(IfxScuEru_OutputChannel outputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   313  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   314  /** \brief Enables the generation of a trigger event for output channel y when the result of the pattern detection changes
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   315   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   316   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   317   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   318  IFX_EXTERN void IfxScuEru_enablePatternDetectionTrigger(IfxScuEru_OutputChannel outputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   319  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   320  /** \brief Clears all the configuration for the given input channel y
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   321   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   322   * \return Output channel configuration
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   323   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   324  IFX_EXTERN uint32 IfxScuEru_getOutputChannelConfiguration(IfxScuEru_OutputChannel outputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   325  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   326  /** \brief Returns the status of the pattern detection result of output channel y (PDRy)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   327   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   328   * \return Status (TRUE / FALSE)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   329   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   330  IFX_EXTERN boolean IfxScuEru_getPatternDetectionResult(IfxScuEru_OutputChannel outputChannel);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   331  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   332  /** \brief Returns the whole pattern detection result of all the selcted output channels
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   333   * \return Detected pattern
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   334   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   335  IFX_EXTERN uint32 IfxScuEru_getWholePatternDetectionResult(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   336  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   337  /** \brief Sets the gating pattern of a ouput channel y to determine how the pattern detection influences the output lines GOUT and IOUT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   338   * \param outputChannel Output channel for combination of events, definition of their effects and distribution to the system (interrupt generation, ...)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   339   * \param gatingPattern Interrupt gating pattern to determine how the pattern detection influences the ouput lines GOUT and IOUT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   340   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   341   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   342  IFX_EXTERN void IfxScuEru_setInterruptGatingPattern(IfxScuEru_OutputChannel outputChannel, IfxScuEru_InterruptGatingPattern gatingPattern);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   343  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   344  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   345  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   346  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   347  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   348  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   349  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   350  IFX_INLINE void IfxScuEru_initReqPin(IfxScu_Req_In *req, IfxPort_InputMode inputMode)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   351  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   352      IfxPort_setPinModeInput(req->pin.port, req->pin.pinIndex, inputMode);
	ld.a	a4,[a15]8
.L266:
	ld.bu	d4,[a15]12
.L124:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     2   * \file IfxPort.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     3   * \brief PORT  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     4   * \ingroup IfxLld_Port
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    44   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    45   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    46   * \defgroup IfxLld_Port_Std_Enum Enumerations
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    47   * \ingroup IfxLld_Port_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    48   * \defgroup IfxLld_Port_Std_DataStructures Data structures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    49   * \ingroup IfxLld_Port_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    50   * \defgroup IfxLld_Port_Std_SinglePin Single Pin Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    51   * \ingroup IfxLld_Port_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    52   * \defgroup IfxLld_Port_Std_PortGroup Group Access Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    53   * \ingroup IfxLld_Port_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    54   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    55  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    56  #ifndef IFXPORT_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    57  #define IFXPORT_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    58  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    59  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    60  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    61  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    62  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    63  #include "_Impl/IfxPort_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    64  #include "Scu/Std/IfxScuWdt.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    65  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    66  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    67  /*--------------------------------Enumerations--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    68  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    69  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    70  /** \addtogroup IfxLld_Port_Std_Enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    71   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    72  /** \brief The LVDS RX_DIS control function can be selected from the Port (default) or
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    73   * HSCT module.declared in MODULE_PORTx.LPCRx
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    74   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    75  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    76  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    77      IfxPort_ControlledBy_port = 0,  /**< \brief port controlled by PORT Module */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    78      IfxPort_ControlledBy_hsct = 1   /**< \brief Port controlled by HSCT Module */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    79  } IfxPort_ControlledBy;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    80  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    81  /** \brief Ifx_P output modification modes definition.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    82   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    83  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    84  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    85      IfxPort_InputMode_undefined    = -1,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    86      IfxPort_InputMode_noPullDevice = 0 << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    87          IfxPort_InputMode_pullDown = 1U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    88          IfxPort_InputMode_pullUp   = 2U << 3  /**< \brief  */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    89  } IfxPort_InputMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    90  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    91  /** \brief Ifx_P input / output mode definition.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    92   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    93   * \see Ifx_P.IOCR, IfxPort_setPinMode()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    94   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    95  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    96  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    97      IfxPort_Mode_inputNoPullDevice      = 0,      /**< \brief Input, No pull device connected. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    98      IfxPort_Mode_inputPullDown          = 8U,     /**< \brief Input, pull-down device connected. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	    99      IfxPort_Mode_inputPullUp            = 0x10U,  /**< \brief Input, pull-up device connected. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   100      IfxPort_Mode_outputPushPullGeneral  = 0x80U,  /**< \brief Push-pull, General-purpose output */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   101      IfxPort_Mode_outputPushPullAlt1     = 0x88U,  /**< \brief Push-pull, Alternate output function 1. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   102      IfxPort_Mode_outputPushPullAlt2     = 0x90U,  /**< \brief Push-pull, Alternate output function 2. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   103      IfxPort_Mode_outputPushPullAlt3     = 0x98U,  /**< \brief Push-pull, Alternate output function 3. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   104      IfxPort_Mode_outputPushPullAlt4     = 0xA0U,  /**< \brief Push-pull, Alternate output function 4. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   105      IfxPort_Mode_outputPushPullAlt5     = 0xA8U,  /**< \brief Push-pull, Alternate output function 5. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   106      IfxPort_Mode_outputPushPullAlt6     = 0xB0U,  /**< \brief Push-pull, Alternate output function 6. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   107      IfxPort_Mode_outputPushPullAlt7     = 0xB8U,  /**< \brief Push-pull, Alternate output function 7. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   108      IfxPort_Mode_outputOpenDrainGeneral = 0xC0U,  /**< \brief Open-drain, General-purpose output. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   109      IfxPort_Mode_outputOpenDrainAlt1    = 0xC8U,  /**< \brief Open-drain, Alternate output function 1. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   110      IfxPort_Mode_outputOpenDrainAlt2    = 0xD0U,  /**< \brief Open-drain, Alternate output function 2. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   111      IfxPort_Mode_outputOpenDrainAlt3    = 0xD8U,  /**< \brief Open-drain, Alternate output function 3. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   112      IfxPort_Mode_outputOpenDrainAlt4    = 0xE0U,  /**< \brief Open-drain, Alternate output function 4. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   113      IfxPort_Mode_outputOpenDrainAlt5    = 0xE8U,  /**< \brief Open-drain, Alternate output function 5. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   114      IfxPort_Mode_outputOpenDrainAlt6    = 0xF0U,  /**< \brief Open-drain, Alternate output function 6. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   115      IfxPort_Mode_outputOpenDrainAlt7    = 0xF8U   /**< \brief Open-drain, Alternate output function 7. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   116  } IfxPort_Mode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   117  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   118  /** \brief Pin output alternate index
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   119   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   120  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   121  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   122      IfxPort_OutputIdx_general  = 0x10U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   123          IfxPort_OutputIdx_alt1 = 0x11U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   124          IfxPort_OutputIdx_alt2 = 0x12U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   125          IfxPort_OutputIdx_alt3 = 0x13U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   126          IfxPort_OutputIdx_alt4 = 0x14U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   127          IfxPort_OutputIdx_alt5 = 0x15U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   128          IfxPort_OutputIdx_alt6 = 0x16U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   129          IfxPort_OutputIdx_alt7 = 0x17U << 3
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   130  } IfxPort_OutputIdx;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   131  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   132  /** \brief Pin output mode definition
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   133   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   134  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   135  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   136      IfxPort_OutputMode_pushPull      = 0x10U << 3,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   137          IfxPort_OutputMode_openDrain = 0x18U << 3
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   138  } IfxPort_OutputMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   139  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   140  /** \brief Pad driver mode definition (strength and slew rate).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   141   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   142   * \see Ifx_P.PDR, IfxPort_setPinPadDriver()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   143   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   144  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   145  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   146      IfxPort_PadDriver_cmosAutomotiveSpeed1 = 0,  /**< \brief Speed grade 1. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   147      IfxPort_PadDriver_cmosAutomotiveSpeed2 = 1,  /**< \brief Speed grade 2. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   148      IfxPort_PadDriver_cmosAutomotiveSpeed3 = 2,  /**< \brief Speed grade 3. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   149      IfxPort_PadDriver_cmosAutomotiveSpeed4 = 3,  /**< \brief Speed grade 4. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   150      IfxPort_PadDriver_lvdsSpeed1           = 4,  /**< \brief Lvds Speed grade 1 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   151      IfxPort_PadDriver_lvdsSpeed2           = 5,  /**< \brief Lvds Speed grade 2 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   152      IfxPort_PadDriver_lvdsSpeed3           = 6,  /**< \brief Lvds Speed grade 3 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   153      IfxPort_PadDriver_lvdsSpeed4           = 7,  /**< \brief Lvds Speed grade 4 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   154      IfxPort_PadDriver_ttlSpeed1            = 8,  /**< \brief Speed grade 1. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   155      IfxPort_PadDriver_ttlSpeed2            = 9,  /**< \brief Speed grade 2. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   156      IfxPort_PadDriver_ttlSpeed3            = 10, /**< \brief Speed grade 3. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   157      IfxPort_PadDriver_ttlSpeed4            = 11  /**< \brief Speed grade 4. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   158  } IfxPort_PadDriver;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   159  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   160  /** \brief MODULE_PORTx.LPCRx.B.PS1.Selects between 5v and 3.3v on Vext supply for the LVDSM pair
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   161   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   162  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   163  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   164      IfxPort_PadSupply_5v = 0,  /**< \brief select, 5V supply */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   165      IfxPort_PadSupply_3v = 1   /**< \brief select, 3V supply */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   166  } IfxPort_PadSupply;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   167  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   168  /** \brief Ifx_P output modification modes definition.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   169   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   170   * \see Ifx_P.OMR, IfxPort_setPinState()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   171   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   172  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   173  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   174      IfxPort_State_notChanged = (0 << 16) | (0 << 0),  /**< \brief Ifx_P pin is left unchanged. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   175      IfxPort_State_high       = (0 << 16) | (1U << 0), /**< \brief Ifx_P pin is set to high. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   176      IfxPort_State_low        = (1U << 16) | (0 << 0), /**< \brief Ifx_P pin is set to low. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   177      IfxPort_State_toggled    = (1U << 16) | (1U << 0) /**< \brief Ifx_P pin is toggled. */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   178  } IfxPort_State;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   179  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   180  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   181  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   182  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   183  /*-----------------------------Data Structures--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   184  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   185  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   186  /** \addtogroup IfxLld_Port_Std_DataStructures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   187   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   188  /** \brief Defines a pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   189   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   190  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   191  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   192      Ifx_P *port;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   193      uint8  pinIndex;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   194  } IfxPort_Pin;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   195  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   196  /** \brief To configure pins
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   197   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   198  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   199  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   200      Ifx_P            *port;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   201      uint8             pinIndex;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   202      IfxPort_OutputIdx mode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   203      IfxPort_PadDriver padDriver;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   204  } IfxPort_Pin_Config;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   205  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   206  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   207  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   208  /** \addtogroup IfxLld_Port_Std_SinglePin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   209   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   210  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   211  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   212  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   213  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   214  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   215  /** \brief Return the port state.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   216   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   217   * \param pinIndex Specifies the pin for which the state should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   218   * \return Returns TRUE the pin is high; FALSE the pin is low
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   219   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   220   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   221   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   222   *    if( IfxPort_getPinState(&MODULE_P33, 0) ) {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   223   *      // ...
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   224   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   225   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   226   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   227   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   228  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   229  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   230  /** \brief Set the port output.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   231   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   232   * \param pinIndex Specifies the pin to be set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   233   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   234   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   235   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   236   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   237   * IfxPort_setPinHigh(&MODULE_P33, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   238   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   239   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   240   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_togglePin()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   241   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   242   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   243  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   244  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   245  /** \brief Reset the port output.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   246   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   247   * \param pinIndex Specifies the pin to be reset.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   248   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   249   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   250   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   251   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   252   * IfxPort_setPinLow(&MODULE_P33, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   253   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   254   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   255   * \see IfxPort_setPinState(), IfxPort_setPinHigh(), IfxPort_togglePin()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   256   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   257   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   258  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   259  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   260  /** \brief Configure the port input / output mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   261   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   262   * \param pinIndex Specifies the pin to be configured.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   263   * \param mode Specifies the port pin mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   264   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   265   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   266   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   267   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   268   *     IfxPort_setPinModeInput(&MODULE_P33, 0, IfxPort_InputMode_pullUp);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   269   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   270   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   271   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   272  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   273  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   274  /** \brief Configure the port input / output mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   275   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   276   * \param pinIndex Specifies the pin to be configured.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   277   * \param mode Specifies the port pin mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   278   * \param index Specifies the alternate (or general purpose) output channel.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   279   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   280   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   281   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   282   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   283   *     IfxPort_setPinModeOutput(&MODULE_P33, 0, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   284   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   285   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   286   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   287  IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   288  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   289  /** \brief Set / Resets / Toggle the port output.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   290   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   291   * \param pinIndex Specifies the pin to modify.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   292   * \param action Specifies the action: set, reset, toggle.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   293   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   294   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   295   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   296   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   297   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   298   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   299   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   300   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   301   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   302   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   303  IFX_INLINE void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   304  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   305  /** \brief Toggle the port output.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   306   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   307   * \param pinIndex Specifies the pin to be toggled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   308   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   309   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   310   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   311   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   312   * IfxPort_togglePin(&MODULE_P33, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   313   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   314   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   315   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_setPinHigh()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   316   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   317   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   318  IFX_INLINE void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   319  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   320  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   321  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   322  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   323  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   324  /** \brief Disable the emergency stop function.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   325   * This function disables the emergency stop function. A check is done on port functionality.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   326   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   327   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   328   * \return Returns TRUE if the emergency stop function has been disabled; FALSE if the emergency stop function could not be disabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   329   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   330   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   331   * /code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   332   *     if( !IfxPort_disableEmergencyStop(&MODULE_P33, 0) )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   333   *     {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   334   *         // failed to disable emergency stop for P33.0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   335   *     }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   336   * /endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   337   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   338   * \see IfxPort_disableEmergencyStop(), IfxPort_resetESR()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   339   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   340   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   341  IFX_EXTERN boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   342  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   343  /** \brief Enable the emergency stop function.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   344   * This function enables the emergency stop function. A check is done on port functionality.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   345   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   346   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   347   * \return Returns TRUE if the emergency stop function has been enabled; FALSE if the emergency stop function could not be enabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   348   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   349   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   350   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   351   *     if( !IfxPort_enableEmergencyStop(&MODULE_P33, 0) ) {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   352   *       // failed to enable emergency stop for P33.0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   353   *     }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   354   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   355   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   356   * \see IfxPort_disableEmergencyStop(), IfxPort_setESR()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   357   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   358   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   359  IFX_EXTERN boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   360  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   361  /** \brief Configure the port input / output mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   362   * Also Configures the P40/P41 Port for digital functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   363   * which bydefault support analog functionality.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   364   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   365   * \param pinIndex Specifies the pin to be configured.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   366   * \param mode Specifies the port pin mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   367   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   368   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   369   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   370   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   371   *     IfxPort_setPinMode(&MODULE_P33, 0, IfxPort_Mode_outputPushPullGeneral);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   372   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   373   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   374   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   375  IFX_EXTERN void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   376  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   377  /** \brief Configure the pad driver mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   378   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   379   * \param pinIndex Specifies the pin for which the mode will be set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   380   * \param padDriver Specifies the driver mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   381   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   382   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   383   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   384   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   385   * // enable strong 3.3V driver
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   386   * IfxPort_setPinPadDriver(&MODULE_P33, 0, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   387   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   388   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   389   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   390  IFX_EXTERN void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   391  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   392  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   393  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   394  /** \addtogroup IfxLld_Port_Std_PortGroup
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   395   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   396  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   397  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   398  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   399  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   400  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   401  /** \brief Return the port group state
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   402   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   403   * \param pinIndex start at the given pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   404   * \param mask selects the pins which should be read (starting from pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   405   * \return Returns the selected pin values
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   406   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   407   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   408   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   409   * // read the current value of P33[7:0]
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   410   * uint16 value = IfxPort_getGroupState(&MODULE_P33, 0, 0xff);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   411   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   412   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   413   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   414  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   415  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   416  /** \brief Set the port group state.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   417   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   418   * \param pinIndex start at the given pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   419   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   420   * \param data specifies the value which should be set
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   421   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   422   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   423   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   424   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   425   * // configure P33.[7:0] as GPIO outputs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   426   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   427   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   428   * // set initial value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   429   * IfxPort_setGroupState(&MODULE_P33, 0, 0xff, 0x42);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   430   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   431   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   432   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   433  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   434  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   435  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   436  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   437  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   438  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   439  /** \brief Returns the module address of the selected Port module
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   440   * \param port Pointer to PORT module registers
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   441   * \return PORT module register address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   442   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   443  IFX_EXTERN Ifx_P *IfxPort_getAddress(IfxPort_Index port);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   444  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   445  /** \brief Return port index within IfxModule_IndexMap (defined in IfxPort_cfg.c)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   446   * \param port Pointer to the port for which the index number in IfxModule_IndexMap should be retrieved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   447   * \return port index of IfxModule_IndexMap. return -1 in case of unknown port index.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   448   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   449  IFX_EXTERN IfxPort_Index IfxPort_getIndex(Ifx_P *port);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   450  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   451  /** \brief Set pin modes to input at the pin location specified by '1' by the mask
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   452   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   453   * \param pinIndex start at the given pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   454   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   455   * \param mode Specifies the port pin mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   456   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   457   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   458   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   459   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   460   * // configure P33.[7:0] as GPIO inputs with Pull-Down enabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   461   * IfxPort_setGroupModeInput(&MODULE_P33, 0, 0xff, IfxPort_InputMode_pullDown);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   462   *  \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   463   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   464   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   465  IFX_EXTERN void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   466  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   467  /** \brief Set pin modes to output at the pin location specified by '1' by the mask starting at pinIndex
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   468   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   469   * \param pinIndex start at the given pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   470   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   471   * \param mode Specifies the port pin mode.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   472   * \param index Specifies the alternate (or general purpose) output channel.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   473   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   474   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   475   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   476   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   477   * // configure P33.[7:0] as GPIO outputs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   478   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   479   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   480   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   481   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   482  IFX_EXTERN void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   483  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   484  /** \brief Set pad driver strength at the pin location specified by '1' by the mask
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   485   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   486   * \param pinIndex start at the given pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   487   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   488   * \param padDriver Specifies the pad driver strength.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   489   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   490   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   491   * Coding example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   492   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   493   * // configure P33.[7:0] to use CMOS pad driver with speed 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   494   * IfxPort_setGroupPadDriver(&MODULE_P33, 0, 0xff, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   495   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   496   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   497   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   498  IFX_EXTERN void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   499  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   500  /** \brief set LVDSH mode (configured for Port21)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   501   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   502   * \param pinIndex specifies pin  to be modified
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   503   * \param mode specifes the mode of pin
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   504   * \param enablePortControlled specifies whether it is controlled by port or HSCT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   505   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   506   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   507  IFX_EXTERN void IfxPort_setPinModeLvdsHigh(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode, IfxPort_ControlledBy enablePortControlled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   508  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   509  /** \brief set LVDSM mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   510   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   511   * \param pinIndex specifies pin to be modified
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   512   * \param lvdsPadDriver select speed grade of LVDS Pad
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   513   * \param padSupply select the PAD supply (5/3.3V)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   514   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   515   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   516  IFX_EXTERN void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   517  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   518  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   519  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   520  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   521  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   522  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   523  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   524  /** \brief Disable the emergency stop function.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   525   * This function disables the emergency stop function. No check is done on port functionality.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   526   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   527   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   528   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   529   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   530   * \see IfxPort_disableEmergencyStop()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   531   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   532   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   533  IFX_EXTERN void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   534  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   535  /** \brief Enable the emergency stop function.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   536   * This function enables the emergency stop function. No check is done on port functionality.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   537   * \param port Pointer to the port which should be accessed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   538   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   539   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   540   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   541   * \see IfxPort_enableEmergencyStop()
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   542   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   543   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   544  IFX_EXTERN void IfxPort_setESR(Ifx_P *port, uint8 pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   545  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   546  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   547  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   548  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   549  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   550  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   551  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   552      return (uint32)((port->IN.U) >> (pinIndex)) & mask;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   553  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   554  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   555  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   556  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   557  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   558      return (__getbit(&port->IN.U, pinIndex) != 0) ? TRUE : FALSE;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   559  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   560  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   561  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   562  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   563  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   564      port->OUT.U = (port->OUT.U & ~((uint32)(mask)) << pinIndex) | (data << pinIndex);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   565  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   566  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   567  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   568  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   569  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   570      IfxPort_setPinState(port, pinIndex, IfxPort_State_high);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   571  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   572  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   573  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   574  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   575  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   576      IfxPort_setPinState(port, pinIndex, IfxPort_State_low);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   577  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   578  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   579  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   580  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   581  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std\IfxPort.h	   582      IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
	call	IfxPort_setPinMode
.L125:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuEru.h	   353      IfxScuEru_selectExternalInput((IfxScuEru_InputChannel)req->channelId, (IfxScuEru_ExternalInputSelection)req->select);
	ld.bu	d4,[a15]4
.L267:
	ld.bu	d5,[a15]16
.L268:
	call	IfxScuEru_selectExternalInput
.L117:

; ..\Libraries\seekfree_libraries\zf_eru.c	    80  
; ..\Libraries\seekfree_libraries\zf_eru.c	    81      IfxScuEru_InputChannel inputChannel = (IfxScuEru_InputChannel)reqPin->channelId;
	ld.bu	d15,[a15]4
.L203:
	st.w	[a10],d15
.L205:

; ..\Libraries\seekfree_libraries\zf_eru.c	    82  
; ..\Libraries\seekfree_libraries\zf_eru.c	    83      IfxScuEru_InputNodePointer triggerSelect = (IfxScuEru_InputNodePointer)(eru_pin/3);
	mov	d15,#21846
.L204:
	addih	d15,d15,#21845
.L206:
	mul	e12,d10,d15
.L207:

; ..\Libraries\seekfree_libraries\zf_eru.c	    84      IfxScuEru_OutputChannel    outputChannel = (IfxScuEru_OutputChannel)(eru_pin/3);
	mov	d15,#21846
	addih	d15,d15,#21845
.L208:
	mul	e8,d10,d15
.L209:

; ..\Libraries\seekfree_libraries\zf_eru.c	    85  
; ..\Libraries\seekfree_libraries\zf_eru.c	    86      switch(trigger)
; ..\Libraries\seekfree_libraries\zf_eru.c	    87      {
; ..\Libraries\seekfree_libraries\zf_eru.c	    88      	case RISING:
	mov	d15,#0
.L210:
	jeq	d15,d11,.L44
.L211:

; ..\Libraries\seekfree_libraries\zf_eru.c	    89      	{
; ..\Libraries\seekfree_libraries\zf_eru.c	    90      		IfxScuEru_disableFallingEdgeDetection(inputChannel);
; ..\Libraries\seekfree_libraries\zf_eru.c	    91      		IfxScuEru_enableRisingEdgeDetection(inputChannel);
; ..\Libraries\seekfree_libraries\zf_eru.c	    92      	}break;
; ..\Libraries\seekfree_libraries\zf_eru.c	    93  
; ..\Libraries\seekfree_libraries\zf_eru.c	    94      	case FALLING:
	mov	d15,#1
.L212:
	jeq	d15,d11,.L45
.L213:

; ..\Libraries\seekfree_libraries\zf_eru.c	    95      	{
; ..\Libraries\seekfree_libraries\zf_eru.c	    96      		IfxScuEru_enableFallingEdgeDetection(inputChannel);
; ..\Libraries\seekfree_libraries\zf_eru.c	    97      		IfxScuEru_disableRisingEdgeDetection(inputChannel);
; ..\Libraries\seekfree_libraries\zf_eru.c	    98      	}break;
; ..\Libraries\seekfree_libraries\zf_eru.c	    99  
; ..\Libraries\seekfree_libraries\zf_eru.c	   100      	case BOTH:
	mov	d15,#2
.L214:
	jeq	d15,d11,.L46
.L215:
	j	.L47
.L44:
	ld.w	d4,[a10]
.L216:
	call	IfxScuEru_disableFallingEdgeDetection
.L217:
	ld.w	d4,[a10]
.L218:
	call	IfxScuEru_enableRisingEdgeDetection
.L219:
	j	.L48
.L45:
	ld.w	d4,[a10]
.L220:
	call	IfxScuEru_enableFallingEdgeDetection
.L221:
	ld.w	d4,[a10]
.L222:
	call	IfxScuEru_disableRisingEdgeDetection
.L223:
	j	.L49
.L46:

; ..\Libraries\seekfree_libraries\zf_eru.c	   101      	{
; ..\Libraries\seekfree_libraries\zf_eru.c	   102      		IfxScuEru_enableFallingEdgeDetection(inputChannel);
	ld.w	d4,[a10]
.L224:
	call	IfxScuEru_enableFallingEdgeDetection
.L225:

; ..\Libraries\seekfree_libraries\zf_eru.c	   103      		IfxScuEru_enableRisingEdgeDetection(inputChannel);
	ld.w	d4,[a10]
.L226:
	call	IfxScuEru_enableRisingEdgeDetection
.L227:

; ..\Libraries\seekfree_libraries\zf_eru.c	   104      	}break;
	j	.L50

; ..\Libraries\seekfree_libraries\zf_eru.c	   105  
; ..\Libraries\seekfree_libraries\zf_eru.c	   106      	default: ZF_ASSERT(FALSE);
.L47:
	mov	d15,#0
	jeq	d15,#0,.L51
	j	.L52
.L51:
	movh.a	a4,#@his(.1.str)
	lea	a4,[a4]@los(.1.str)
	mov	d15,#106
	movh.a	a5,#@his(_999002___func__)
	lea	a5,[a5]@los(_999002___func__)
	mov	d4,d15
	call	assert
.L52:

; ..\Libraries\seekfree_libraries\zf_eru.c	   107      }
; ..\Libraries\seekfree_libraries\zf_eru.c	   108  
; ..\Libraries\seekfree_libraries\zf_eru.c	   109      IfxScuEru_enableTriggerPulse(inputChannel);
.L50:
.L49:
.L48:
	ld.w	d4,[a10]
.L228:
	call	IfxScuEru_enableTriggerPulse
.L229:

; ..\Libraries\seekfree_libraries\zf_eru.c	   110      IfxScuEru_connectTrigger(inputChannel, triggerSelect);
	ld.w	d4,[a10]
.L230:
	mov	d5,d13
.L232:
	call	IfxScuEru_connectTrigger
.L231:

; ..\Libraries\seekfree_libraries\zf_eru.c	   111  
; ..\Libraries\seekfree_libraries\zf_eru.c	   112      IfxScuEru_setFlagPatternDetection(outputChannel, inputChannel, TRUE);
	mov	d6,#1
	mov	d4,d9
.L233:
	ld.w	d5,[a10]
.L235:
	call	IfxScuEru_setFlagPatternDetection
.L234:

; ..\Libraries\seekfree_libraries\zf_eru.c	   113      IfxScuEru_enablePatternDetectionTrigger(outputChannel);
	mov	d4,d9
.L236:
	call	IfxScuEru_enablePatternDetectionTrigger
.L237:

; ..\Libraries\seekfree_libraries\zf_eru.c	   114      IfxScuEru_setInterruptGatingPattern(outputChannel, IfxScuEru_InterruptGatingPattern_alwaysActive);
	mov	d5,#1
	mov	d4,d9
.L238:
	call	IfxScuEru_setInterruptGatingPattern
.L139:

; ..\Libraries\seekfree_libraries\zf_eru.c	   115  
; ..\Libraries\seekfree_libraries\zf_eru.c	   116  
; ..\Libraries\seekfree_libraries\zf_eru.c	   117  	volatile Ifx_SRC_SRCR *src = &MODULE_SRC.SCU.SCU.ERU[(int)outputChannel % 4];
	mov	d15,#0
	ins.t	d15,d15:2,d9:31
	extr.u	d0,d9,#0,#2
	csub	d15,d0,d0,d15
.L269:
	mul	d15,d15,#4
	mov.a	a15,d15
.L202:
	movh.a	a3,#61444
	add.a	a3,a15
	lea	a15,[a3]-29484
.L239:

; ..\Libraries\seekfree_libraries\zf_eru.c	   118  	IfxSrc_Tos eru_service;
; ..\Libraries\seekfree_libraries\zf_eru.c	   119  	uint8 eru_priority;
; ..\Libraries\seekfree_libraries\zf_eru.c	   120   	switch((eru_pin/3)%4)
	mov	d15,#21846
	addih	d15,d15,#21845
.L240:
	mul	e0,d10,d15
.L241:
	mov	d15,#0
	ins.t	d15,d15:2,d1:31
	extr.u	d0,d1,#0,#2
	csub	d15,d0,d0,d15
.L270:

; ..\Libraries\seekfree_libraries\zf_eru.c	   121   	{
; ..\Libraries\seekfree_libraries\zf_eru.c	   122  		case 0:
	mov	d0,#0
	jeq	d15,d0,.L53
.L271:

; ..\Libraries\seekfree_libraries\zf_eru.c	   123  		{
; ..\Libraries\seekfree_libraries\zf_eru.c	   124  			eru_service  = (IfxSrc_Tos)ERU_CH0_CH4_INT_SERVICE;
; ..\Libraries\seekfree_libraries\zf_eru.c	   125  			eru_priority = ERU_CH0_CH4_INT_PRIO;
; ..\Libraries\seekfree_libraries\zf_eru.c	   126  		}break;
; ..\Libraries\seekfree_libraries\zf_eru.c	   127  
; ..\Libraries\seekfree_libraries\zf_eru.c	   128  		case 1:
	mov	d0,#1
	jeq	d15,d0,.L54
.L272:

; ..\Libraries\seekfree_libraries\zf_eru.c	   129  		{
; ..\Libraries\seekfree_libraries\zf_eru.c	   130  			eru_service  = (IfxSrc_Tos)ERU_CH1_CH5_INT_SERVICE;
; ..\Libraries\seekfree_libraries\zf_eru.c	   131  			eru_priority = ERU_CH1_CH5_INT_PRIO;
; ..\Libraries\seekfree_libraries\zf_eru.c	   132  		}break;
; ..\Libraries\seekfree_libraries\zf_eru.c	   133  
; ..\Libraries\seekfree_libraries\zf_eru.c	   134  		case 2:
	mov	d0,#2
	jeq	d15,d0,.L55
.L273:

; ..\Libraries\seekfree_libraries\zf_eru.c	   135  		{
; ..\Libraries\seekfree_libraries\zf_eru.c	   136  			eru_service  = (IfxSrc_Tos)ERU_CH2_CH6_INT_SERVICE;
; ..\Libraries\seekfree_libraries\zf_eru.c	   137  			eru_priority = ERU_CH2_CH6_INT_PRIO;
; ..\Libraries\seekfree_libraries\zf_eru.c	   138  		}break;
; ..\Libraries\seekfree_libraries\zf_eru.c	   139  
; ..\Libraries\seekfree_libraries\zf_eru.c	   140  		case 3:
	mov	d0,#3
	jeq	d15,d0,.L56
	j	.L57
.L53:
	mov	d0,#0
.L242:
	mov	d15,#40
.L243:
	j	.L58
.L54:
	mov	d0,#0
.L244:
	mov	d15,#41
.L245:
	j	.L59
.L55:
	mov	d0,#3
.L246:
	mov	d15,#5
.L247:
	j	.L60
.L56:

; ..\Libraries\seekfree_libraries\zf_eru.c	   141  		{
; ..\Libraries\seekfree_libraries\zf_eru.c	   142  			eru_service  = (IfxSrc_Tos)ERU_CH3_CH7_INT_SERVICE;
	mov	d0,#0
.L248:

; ..\Libraries\seekfree_libraries\zf_eru.c	   143  			eru_priority = ERU_CH3_CH7_INT_PRIO;
	mov	d15,#231
.L249:

; ..\Libraries\seekfree_libraries\zf_eru.c	   144  		}break;
	j	.L61
.L57:

; ..\Libraries\seekfree_libraries\zf_eru.c	   145  
; ..\Libraries\seekfree_libraries\zf_eru.c	   146   	}
; ..\Libraries\seekfree_libraries\zf_eru.c	   147   	IfxSrc_init(src, eru_service, eru_priority);
.L61:
.L60:
.L59:
.L58:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     2   * \file IfxSrc.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     3   * \brief SRC  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     4   * \ingroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    44   * \defgroup IfxLld_Src SRC
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    45   * \addtogroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    46   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    47   * \defgroup IfxLld_Src_Usage How to use Service Request Mechanism?
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    48   * \addtogroup IfxLld_Src_Usage
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    49   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    50   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    51   * For Aurix controller peripherals that can generate service requests is connected to one
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    52   * or more Service Request Nodes (SRNs) in the central Interrupt Router(IR) module. Refer to Controller User Manual for more details\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    53   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    54   * IfxSrc driver provides the APIs to configure and control service requests. Refer \ref IfxLld_Src_Usage for
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    55   * details of these APIs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    56   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    57   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    58   * \section Ifx_Src_UsageInit Initialize the Service Request Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    59   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    60   * Service request node is initialized to configure the following,\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    61   * 1) Route the interrupt trigger to service provider, which are:\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    62   *  __a. One of the available CPUs or\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    63   *  __b. DMA controller\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    64   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    65   * 2) Priority of CPU Interrupt or DMA Trigger.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    66   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    67   * For Interrupt or DMA to be correctly triggered, following steps are to be done in the user code:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    68   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    69   * \subsection Ifx_Src_UsageInitStep1 Step1: Configure the Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    70   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    71   * User must configure the service request node in the application / driver files.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    72   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    73   * \subsection Ifx_Src_UsageInitStep2 Step2: Enable the Trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    74   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    75   * Enable the service request node to connect the trigger event from the hardware to service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    76   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    77   * Example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    78   * Following example show the configuration for STM0 Service request 0 trigger configured to trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    79   * CPU1 with the priority specified by IFX_INTPRIO_STM0 (from the example at IfxCpu_Irq)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    80   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    81   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    82   * //file: myApplication.c
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    83   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    84   * #include "Ifx_IntPrioDef.h" // to get the priority numbers
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    85   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    86   * void myDriverInitFunction(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    87   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    88   *    // driver init code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    89   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    90   *    // Step1: Call the function to route the trigger from for SRC_STM0_SR0 to CPU1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    91   *    // and priority specified at Ifx_IntPrioDef.h globally
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    92   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0, IfxSrc_Tos_cpu1, IFX_INTPRIO_STM0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    93   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    94   *    // Step2: Enable the service request node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    95   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    96   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    97   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    98   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    99   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   100   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   101   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   102   * \defgroup IfxLld_Src_Std_Service_Request Service Request Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   103   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   104   * \defgroup IfxLld_Src_Std_Module Module Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   105   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   106   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   107  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   108  #ifndef IFXSRC_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   109  #define IFXSRC_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   110  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   111  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   112  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   113  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   114  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   115  #include "_Impl/IfxSrc_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   116  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   117  #include "IfxSrc_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   118  /** \addtogroup IfxLld_Src_Std_Service_Request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   119   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   120  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   121  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   122  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   123  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   124  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   125  /** \brief Resets the overrun flag of the Service Request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   126   * \param src pointer to the Service Request Control register which the overrun flag should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   127   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   128   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   129   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   130   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   132  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   133  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   134  /** \brief Resets a specific interrupt service by software.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   135   * \param src pointer to the Service Request Control register which the request should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   136   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   137   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   138   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   139   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   140   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   141  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   142  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   143  /** \brief Gets the current overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   144   * \param src pointer to the Service Request Control register for which the overrun status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   145   * \return current service request control overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   146   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   147   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   148   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   149   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   150  IFX_INLINE boolean IfxSrc_isOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   151  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   152  /** \brief Gets the current request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   153   * \param src pointer to the Service Request Control register for which the request status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   154   * \return current service request control request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   155   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   156   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   157   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   158   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   159  IFX_INLINE boolean IfxSrc_isRequested(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   160  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   161  /** \brief Requests a specific interrupt service by software
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   162   * \param src pointer to the Service Request Control register which the interrupt has to be requested.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   163   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   164   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   165   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   166   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   167   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   168  IFX_INLINE void IfxSrc_setRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   169  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   170  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   171  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   172  /** \addtogroup IfxLld_Src_Std_Module
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   173   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   174  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   175  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   176  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   177  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   178  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   179  /** \brief DeInitializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   180   * \param src pointer to the Service Request Control register which should be deinitialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   181   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   182   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   183   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   184   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   185   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   186  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   187  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   188  /** \brief Disables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   189   * \param src pointer to the Service Request Control register for which the interrupt has to be disabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   190   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   191   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   192   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   193   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   194   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   195  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   196  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   197  /** \brief Enables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   198   * \param src pointer to the Service Request Control register for which the interrupt has to be enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   199   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   200   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   201   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   202   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   203   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   204  IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   205  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   206  /** \brief Initializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   207   * \param src pointer to the Service Request Control register which should be initialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   208   * \param typOfService type of interrupt service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   209   * \param priority Interrupt priority.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   210   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   211   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   212   * Get the peripheral service control register which request need to be serviced and assign this service to any of service providers.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   213   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   214   * //define the interrupt priority
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   215   * #define IFXASCLIN0_TX_INTPRIO 2
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   216   * //get the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   217   * volatile Ifx_SRC_SRCR *src = IfxAsclin_getSrcPointerRx( &MODULE_ASCLIN0 );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   218   * //initlaise the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   219   * IfxSrc_init( src, IfxSrc_Tos_cpu0, IFXASCLIN0_TX_INTPRIO );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   220   * // enable the service
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   221   * IfxSrc_enable( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   222   * //check for service request flags and clear if they occur
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   223   * if ( IfxSrc_isRequested( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   224   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   225   *    IfxSrc_clearRequest( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   226   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   227   * if ( IfxSrc_isOverrun( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   228   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   229   *      IfxSrc_clearOverrun( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   230   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   231   * // Atlast deinitialise the service control
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   232   * IfxSrc_deinit( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   233   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   234   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   235   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   236  IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   237  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   238  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   239  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   240  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   241  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   242  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   243  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   244  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   245  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   246      src->B.IOVCLR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   247  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   248  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   249  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   250  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   251  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   252      src->B.CLRR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   253  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   254  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   255  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   256  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   257  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   258      src->U = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   259  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   260  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   261  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   262  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   263  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   264      src->B.SRE = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   265  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   266  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   267  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   268  IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   269  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   270      src->B.SRE = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   271  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   272  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   273  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   274  IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   275  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   276      src->B.SRPN = priority;
	ld.bu	d1,[a15]
.L250:
	insert	d15,d1,d15,#0,#8
.L251:
	st.b	[a15],d15
.L274:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   277      src->B.TOS  = typOfService;
	ld.bu	d15,[a15]1
.L252:
	insert	d15,d15,d0,#3,#2
.L253:
	st.b	[a15]1,d15
.L155:
	ld.bu	d15,[a15]3
.L275:
	or	d15,#2
	st.b	[a15]3,d15
.L146:
	ld.bu	d15,[a15]1
.L276:
	or	d15,#4
	st.b	[a15]1,d15
.L160:

; ..\Libraries\seekfree_libraries\zf_eru.c	   148   	IfxSrc_enable(src);
; ..\Libraries\seekfree_libraries\zf_eru.c	   149  
; ..\Libraries\seekfree_libraries\zf_eru.c	   150      restoreInterrupts(interrupt_state);
	mov	d15,d14
.L165:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
	jeq	d15,#0,.L62
.L277:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   779  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   780  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   781  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   782  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   783      Ifx_CPU_CORE_ID reg;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   784      reg.U = __mfcr(CPU_CORE_ID);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   785      return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   786  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   787  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   788  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   789  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   790  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   791      return IfxCpu_getPerformanceCounter(CPU_ICNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   792  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   793  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   794  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   795  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   796  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   797      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_ICNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   798  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   799  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   800  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   801  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   802  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   803      Ifx_CPU_CCNT ccnt;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   804  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   805      if (address == CPU_CCNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   806      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   807          ccnt.U = __mfcr(CPU_CCNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   808      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   809      else if (address == CPU_ICNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   810      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   811          ccnt.U = __mfcr(CPU_ICNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   812      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   813      else if (address == CPU_M1CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   814      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   815          ccnt.U = __mfcr(CPU_M1CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   816      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   817      else if (address == CPU_M2CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   818      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   819          ccnt.U = __mfcr(CPU_M2CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   820      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   821      else if (address == CPU_M3CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   822      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   823          ccnt.U = __mfcr(CPU_M3CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   824      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   825  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   826      return ccnt.B.CountValue;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   827  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   828  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   829  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   830  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   831  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   832      Ifx_CPU_CCNT ccnt;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   833  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   834      if (address == CPU_CCNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   835      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   836          ccnt.U = __mfcr(CPU_CCNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   837      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   838      else if (address == CPU_ICNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   839      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   840          ccnt.U = __mfcr(CPU_ICNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   841      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   842      else if (address == CPU_M1CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   843      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   844          ccnt.U = __mfcr(CPU_M1CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   845      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   846      else if (address == CPU_M2CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   847      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   848          ccnt.U = __mfcr(CPU_M2CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   849      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   850      else if (address == CPU_M3CNT)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   851      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   852          ccnt.U = __mfcr(CPU_M3CNT);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   853      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   854  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   855      return ccnt.B.SOvf;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   856  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   857  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   858  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   859  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   860  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   861      uint32  k;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   862      uint32  nxt_cxi_val = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   863      uint32 *prvCsa      = 0U;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   864      uint32 *nxtCsa      = csaBegin;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   865      uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   866  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   867      for (k = 0; k < numOfCsa; k++)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   868      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   869          nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28)) >> 12 | ((uint32)nxtCsa & (0XFFFFU << 6)) >> 6;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   870  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   871          if (k == 0)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   872          {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   873              __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   874          }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   875          else
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   876          {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   877              *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   878          }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   879  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   880          if (k == (numOfCsa - 3U))
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   881          {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   882              __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   883          }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   884  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   885          prvCsa  = (uint32 *)nxtCsa;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   886          nxtCsa += 16;           /* next CSA */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   887      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   888  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   889      *prvCsa = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   890  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   891  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   892  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   893  IFX_INLINE void IfxCpu_invalidateProgramCache(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   894  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   895      uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   896      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   897          IfxScuWdt_clearCpuEndinit(cpuWdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   898          Ifx_CPU_PCON1 pcon1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   899          pcon1.U       = __mfcr(CPU_PCON1);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   900          pcon1.B.PCINV = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   901          __mtcr(CPU_PCON1, pcon1.U);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   902          IfxScuWdt_setCpuEndinit(cpuWdtPassword);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   903      }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   904  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   905  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   906  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   907  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   908  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   909      uint8 segment = (uint32)address >> 24;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   910      return ((segment == IFXCPU_CACHABLE_FLASH_SEGMENT) || (segment == IFXCPU_CACHABLE_LMU_SEGMENT)) ? TRUE : FALSE;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   911  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   912  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   913  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   914  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   915  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   916      Ifx_CPU_CCTRL cctrl;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   917      cctrl.U    = __mfcr(CPU_CCTRL);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   918      /*Disable the counters */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   919      cctrl.B.CE = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   920      __mtcr(CPU_CCTRL, cctrl.U);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   921  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   922      /* reset the counters */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   923      __mtcr(CPU_CCNT, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   924      __mtcr(CPU_ICNT, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   925      __mtcr(CPU_M1CNT, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   926      __mtcr(CPU_M2CNT, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   927      __mtcr(CPU_M3CNT, 0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   928  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   929      /*Enable the counters, set the counter mode */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   930      cctrl.B.CE = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   931      cctrl.B.CM = mode;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   932      __mtcr(CPU_CCTRL, cctrl.U);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   933  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   934  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   935  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   936  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   937  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   939      {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   940          __enable();
	enable

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
.L62:

; ..\Libraries\seekfree_libraries\zf_eru.c	   151  }
	ret
.L95:
	
__eru_init_function_end:
	.size	eru_init,__eru_init_function_end-eru_init
.L79:
	; End of function
	
	.sdecl	'.text.zf_eru.eru_enable_interrupt',code,cluster('eru_enable_interrupt')
	.sect	'.text.zf_eru.eru_enable_interrupt'
	.align	2
	
	.global	eru_enable_interrupt

; ..\Libraries\seekfree_libraries\zf_eru.c	   152  
; ..\Libraries\seekfree_libraries\zf_eru.c	   153  
; ..\Libraries\seekfree_libraries\zf_eru.c	   154  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	   155  //  @brief      开启eru中断
; ..\Libraries\seekfree_libraries\zf_eru.c	   156  //  @param      eru_pin         设置eru通道及引脚
; ..\Libraries\seekfree_libraries\zf_eru.c	   157  //	@return		void
; ..\Libraries\seekfree_libraries\zf_eru.c	   158  //  Sample usage:				eru_enable_interrupt(ERU_CH0_REQ0_P15_4);
; ..\Libraries\seekfree_libraries\zf_eru.c	   159  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	   160  void eru_enable_interrupt(ERU_PIN_enum eru_pin)
; Function eru_enable_interrupt
.L68:
eru_enable_interrupt:	.type	func

; ..\Libraries\seekfree_libraries\zf_eru.c	   161  {
; ..\Libraries\seekfree_libraries\zf_eru.c	   162  	IfxScuEru_OutputChannel    outputChannel = (IfxScuEru_OutputChannel)(eru_pin/3);
	mov	d15,#21846
	addih	d15,d15,#21845
	mul	e0,d4,d15
.L254:

; ..\Libraries\seekfree_libraries\zf_eru.c	   163  
; ..\Libraries\seekfree_libraries\zf_eru.c	   164  	volatile Ifx_SRC_SRCR *src = &MODULE_SRC.SCU.SCU.ERU[(int)outputChannel % 4];
	mov	d15,#0
	ins.t	d15,d15:2,d1:31
	extr.u	d0,d1,#0,#2
	csub	d15,d0,d0,d15
.L282:
	mul	d15,d15,#4
	mov.a	a15,d15
	movh.a	a3,#61444
	add.a	a3,a15
	lea	a15,[a3]-29484
.L177:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     2   * \file IfxSrc.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     3   * \brief SRC  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     4   * \ingroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    44   * \defgroup IfxLld_Src SRC
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    45   * \addtogroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    46   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    47   * \defgroup IfxLld_Src_Usage How to use Service Request Mechanism?
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    48   * \addtogroup IfxLld_Src_Usage
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    49   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    50   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    51   * For Aurix controller peripherals that can generate service requests is connected to one
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    52   * or more Service Request Nodes (SRNs) in the central Interrupt Router(IR) module. Refer to Controller User Manual for more details\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    53   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    54   * IfxSrc driver provides the APIs to configure and control service requests. Refer \ref IfxLld_Src_Usage for
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    55   * details of these APIs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    56   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    57   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    58   * \section Ifx_Src_UsageInit Initialize the Service Request Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    59   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    60   * Service request node is initialized to configure the following,\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    61   * 1) Route the interrupt trigger to service provider, which are:\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    62   *  __a. One of the available CPUs or\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    63   *  __b. DMA controller\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    64   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    65   * 2) Priority of CPU Interrupt or DMA Trigger.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    66   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    67   * For Interrupt or DMA to be correctly triggered, following steps are to be done in the user code:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    68   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    69   * \subsection Ifx_Src_UsageInitStep1 Step1: Configure the Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    70   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    71   * User must configure the service request node in the application / driver files.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    72   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    73   * \subsection Ifx_Src_UsageInitStep2 Step2: Enable the Trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    74   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    75   * Enable the service request node to connect the trigger event from the hardware to service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    76   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    77   * Example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    78   * Following example show the configuration for STM0 Service request 0 trigger configured to trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    79   * CPU1 with the priority specified by IFX_INTPRIO_STM0 (from the example at IfxCpu_Irq)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    80   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    81   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    82   * //file: myApplication.c
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    83   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    84   * #include "Ifx_IntPrioDef.h" // to get the priority numbers
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    85   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    86   * void myDriverInitFunction(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    87   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    88   *    // driver init code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    89   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    90   *    // Step1: Call the function to route the trigger from for SRC_STM0_SR0 to CPU1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    91   *    // and priority specified at Ifx_IntPrioDef.h globally
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    92   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0, IfxSrc_Tos_cpu1, IFX_INTPRIO_STM0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    93   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    94   *    // Step2: Enable the service request node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    95   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    96   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    97   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    98   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    99   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   100   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   101   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   102   * \defgroup IfxLld_Src_Std_Service_Request Service Request Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   103   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   104   * \defgroup IfxLld_Src_Std_Module Module Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   105   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   106   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   107  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   108  #ifndef IFXSRC_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   109  #define IFXSRC_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   110  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   111  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   112  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   113  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   114  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   115  #include "_Impl/IfxSrc_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   116  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   117  #include "IfxSrc_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   118  /** \addtogroup IfxLld_Src_Std_Service_Request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   119   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   120  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   121  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   122  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   123  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   124  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   125  /** \brief Resets the overrun flag of the Service Request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   126   * \param src pointer to the Service Request Control register which the overrun flag should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   127   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   128   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   129   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   130   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   132  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   133  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   134  /** \brief Resets a specific interrupt service by software.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   135   * \param src pointer to the Service Request Control register which the request should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   136   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   137   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   138   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   139   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   140   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   141  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   142  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   143  /** \brief Gets the current overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   144   * \param src pointer to the Service Request Control register for which the overrun status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   145   * \return current service request control overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   146   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   147   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   148   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   149   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   150  IFX_INLINE boolean IfxSrc_isOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   151  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   152  /** \brief Gets the current request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   153   * \param src pointer to the Service Request Control register for which the request status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   154   * \return current service request control request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   155   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   156   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   157   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   158   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   159  IFX_INLINE boolean IfxSrc_isRequested(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   160  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   161  /** \brief Requests a specific interrupt service by software
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   162   * \param src pointer to the Service Request Control register which the interrupt has to be requested.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   163   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   164   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   165   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   166   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   167   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   168  IFX_INLINE void IfxSrc_setRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   169  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   170  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   171  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   172  /** \addtogroup IfxLld_Src_Std_Module
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   173   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   174  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   175  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   176  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   177  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   178  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   179  /** \brief DeInitializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   180   * \param src pointer to the Service Request Control register which should be deinitialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   181   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   182   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   183   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   184   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   185   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   186  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   187  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   188  /** \brief Disables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   189   * \param src pointer to the Service Request Control register for which the interrupt has to be disabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   190   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   191   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   192   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   193   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   194   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   195  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   196  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   197  /** \brief Enables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   198   * \param src pointer to the Service Request Control register for which the interrupt has to be enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   199   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   200   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   201   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   202   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   203   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   204  IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   205  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   206  /** \brief Initializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   207   * \param src pointer to the Service Request Control register which should be initialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   208   * \param typOfService type of interrupt service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   209   * \param priority Interrupt priority.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   210   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   211   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   212   * Get the peripheral service control register which request need to be serviced and assign this service to any of service providers.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   213   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   214   * //define the interrupt priority
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   215   * #define IFXASCLIN0_TX_INTPRIO 2
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   216   * //get the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   217   * volatile Ifx_SRC_SRCR *src = IfxAsclin_getSrcPointerRx( &MODULE_ASCLIN0 );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   218   * //initlaise the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   219   * IfxSrc_init( src, IfxSrc_Tos_cpu0, IFXASCLIN0_TX_INTPRIO );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   220   * // enable the service
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   221   * IfxSrc_enable( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   222   * //check for service request flags and clear if they occur
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   223   * if ( IfxSrc_isRequested( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   224   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   225   *    IfxSrc_clearRequest( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   226   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   227   * if ( IfxSrc_isOverrun( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   228   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   229   *      IfxSrc_clearOverrun( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   230   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   231   * // Atlast deinitialise the service control
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   232   * IfxSrc_deinit( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   233   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   234   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   235   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   236  IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   237  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   238  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   239  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   240  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   241  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   242  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   243  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   244  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   245  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   246      src->B.IOVCLR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   247  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   248  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   249  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   250  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   251  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   252      src->B.CLRR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   253  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   254  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   255  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   256  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   257  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   258      src->U = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   259  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   260  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   261  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   262  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   263  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   264      src->B.SRE = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   265  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   266  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   267  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   268  IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   269  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   270      src->B.SRE = 1;
	ld.bu	d15,[a15]1
.L283:
	or	d15,#4
	st.b	[a15]1,d15
.L178:

; ..\Libraries\seekfree_libraries\zf_eru.c	   165  	IfxSrc_enable(src);
; ..\Libraries\seekfree_libraries\zf_eru.c	   166  }
	ret
.L173:
	
__eru_enable_interrupt_function_end:
	.size	eru_enable_interrupt,__eru_enable_interrupt_function_end-eru_enable_interrupt
.L84:
	; End of function
	
	.sdecl	'.text.zf_eru.eru_disable_interrupt',code,cluster('eru_disable_interrupt')
	.sect	'.text.zf_eru.eru_disable_interrupt'
	.align	2
	
	.global	eru_disable_interrupt

; ..\Libraries\seekfree_libraries\zf_eru.c	   167  
; ..\Libraries\seekfree_libraries\zf_eru.c	   168  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	   169  //  @brief      关闭eru中断
; ..\Libraries\seekfree_libraries\zf_eru.c	   170  //  @param      eru_pin         设置eru通道及引脚
; ..\Libraries\seekfree_libraries\zf_eru.c	   171  //	@return		void
; ..\Libraries\seekfree_libraries\zf_eru.c	   172  //  Sample usage:				eru_disable_interrupt(ERU_CH0_REQ0_P15_4);
; ..\Libraries\seekfree_libraries\zf_eru.c	   173  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru.c	   174  void eru_disable_interrupt(ERU_PIN_enum eru_pin)
; Function eru_disable_interrupt
.L70:
eru_disable_interrupt:	.type	func

; ..\Libraries\seekfree_libraries\zf_eru.c	   175  {
; ..\Libraries\seekfree_libraries\zf_eru.c	   176  	IfxScuEru_OutputChannel    outputChannel = (IfxScuEru_OutputChannel)(eru_pin/3);
	mov	d15,#21846
	addih	d15,d15,#21845
	mul	e0,d4,d15
.L255:

; ..\Libraries\seekfree_libraries\zf_eru.c	   177  
; ..\Libraries\seekfree_libraries\zf_eru.c	   178  	volatile Ifx_SRC_SRCR *src = &MODULE_SRC.SCU.SCU.ERU[(int)outputChannel % 4];
	mov	d15,#0
	ins.t	d15,d15:2,d1:31
	extr.u	d0,d1,#0,#2
	csub	d15,d0,d0,d15
.L288:
	mul	d15,d15,#4
	mov.a	a15,d15
	movh.a	a3,#61444
	add.a	a3,a15
	lea	a15,[a3]-29484
.L185:

; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     1  /**
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     2   * \file IfxSrc.h
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     3   * \brief SRC  basic functionality
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     4   * \ingroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     5   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     6   * \version iLLD_1_0_1_11_0
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     8   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	     9   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    10   *                                 IMPORTANT NOTICE
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    11   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    12   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    17  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    18  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    20  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    26   * Software is furnished to do so, all subject to the following:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    27  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    33   * language processor.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    34  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    42  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    43   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    44   * \defgroup IfxLld_Src SRC
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    45   * \addtogroup IfxLld_Src
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    46   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    47   * \defgroup IfxLld_Src_Usage How to use Service Request Mechanism?
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    48   * \addtogroup IfxLld_Src_Usage
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    49   * \{
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    50   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    51   * For Aurix controller peripherals that can generate service requests is connected to one
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    52   * or more Service Request Nodes (SRNs) in the central Interrupt Router(IR) module. Refer to Controller User Manual for more details\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    53   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    54   * IfxSrc driver provides the APIs to configure and control service requests. Refer \ref IfxLld_Src_Usage for
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    55   * details of these APIs.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    56   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    57   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    58   * \section Ifx_Src_UsageInit Initialize the Service Request Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    59   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    60   * Service request node is initialized to configure the following,\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    61   * 1) Route the interrupt trigger to service provider, which are:\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    62   *  __a. One of the available CPUs or\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    63   *  __b. DMA controller\n
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    64   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    65   * 2) Priority of CPU Interrupt or DMA Trigger.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    66   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    67   * For Interrupt or DMA to be correctly triggered, following steps are to be done in the user code:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    68   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    69   * \subsection Ifx_Src_UsageInitStep1 Step1: Configure the Node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    70   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    71   * User must configure the service request node in the application / driver files.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    72   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    73   * \subsection Ifx_Src_UsageInitStep2 Step2: Enable the Trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    74   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    75   * Enable the service request node to connect the trigger event from the hardware to service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    76   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    77   * Example:
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    78   * Following example show the configuration for STM0 Service request 0 trigger configured to trigger
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    79   * CPU1 with the priority specified by IFX_INTPRIO_STM0 (from the example at IfxCpu_Irq)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    80   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    81   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    82   * //file: myApplication.c
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    83   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    84   * #include "Ifx_IntPrioDef.h" // to get the priority numbers
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    85   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    86   * void myDriverInitFunction(void)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    87   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    88   *    // driver init code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    89   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    90   *    // Step1: Call the function to route the trigger from for SRC_STM0_SR0 to CPU1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    91   *    // and priority specified at Ifx_IntPrioDef.h globally
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    92   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0, IfxSrc_Tos_cpu1, IFX_INTPRIO_STM0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    93   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    94   *    // Step2: Enable the service request node
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    95   *  IfxSrc_init(&MODULE_SRC.STM.STM[0].SR0);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    96   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    97   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    98   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	    99   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   100   * \}
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   101   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   102   * \defgroup IfxLld_Src_Std_Service_Request Service Request Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   103   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   104   * \defgroup IfxLld_Src_Std_Module Module Functions
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   105   * \ingroup IfxLld_Src_Std
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   106   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   107  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   108  #ifndef IFXSRC_H
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   109  #define IFXSRC_H 1
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   110  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   111  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   112  /*----------------------------------Includes----------------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   113  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   114  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   115  #include "_Impl/IfxSrc_cfg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   116  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   117  #include "IfxSrc_reg.h"
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   118  /** \addtogroup IfxLld_Src_Std_Service_Request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   119   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   120  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   121  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   122  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   123  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   124  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   125  /** \brief Resets the overrun flag of the Service Request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   126   * \param src pointer to the Service Request Control register which the overrun flag should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   127   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   128   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   129   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   130   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   131   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   132  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   133  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   134  /** \brief Resets a specific interrupt service by software.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   135   * \param src pointer to the Service Request Control register which the request should be cleared.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   136   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   137   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   138   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   139   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   140   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   141  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   142  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   143  /** \brief Gets the current overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   144   * \param src pointer to the Service Request Control register for which the overrun status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   145   * \return current service request control overrun status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   146   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   147   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   148   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   149   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   150  IFX_INLINE boolean IfxSrc_isOverrun(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   151  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   152  /** \brief Gets the current request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   153   * \param src pointer to the Service Request Control register for which the request status should be returned.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   154   * \return current service request control request status.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   155   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   156   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   157   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   158   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   159  IFX_INLINE boolean IfxSrc_isRequested(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   160  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   161  /** \brief Requests a specific interrupt service by software
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   162   * \param src pointer to the Service Request Control register which the interrupt has to be requested.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   163   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   164   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   165   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   166   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   167   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   168  IFX_INLINE void IfxSrc_setRequest(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   169  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   170  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   171  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   172  /** \addtogroup IfxLld_Src_Std_Module
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   173   * \{ */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   174  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   175  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   176  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   177  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   178  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   179  /** \brief DeInitializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   180   * \param src pointer to the Service Request Control register which should be deinitialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   181   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   182   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   183   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   184   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   185   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   186  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   187  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   188  /** \brief Disables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   189   * \param src pointer to the Service Request Control register for which the interrupt has to be disabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   190   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   191   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   192   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   193   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   194   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   195  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   196  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   197  /** \brief Enables a specific interrupt service request.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   198   * \param src pointer to the Service Request Control register for which the interrupt has to be enabled.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   199   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   200   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   201   * Usage example: see \ref IfxSrc_init
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   202   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   203   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   204  IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   205  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   206  /** \brief Initializes the service request control register.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   207   * \param src pointer to the Service Request Control register which should be initialised.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   208   * \param typOfService type of interrupt service provider.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   209   * \param priority Interrupt priority.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   210   * \return None
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   211   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   212   * Get the peripheral service control register which request need to be serviced and assign this service to any of service providers.
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   213   * \code
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   214   * //define the interrupt priority
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   215   * #define IFXASCLIN0_TX_INTPRIO 2
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   216   * //get the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   217   * volatile Ifx_SRC_SRCR *src = IfxAsclin_getSrcPointerRx( &MODULE_ASCLIN0 );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   218   * //initlaise the service request
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   219   * IfxSrc_init( src, IfxSrc_Tos_cpu0, IFXASCLIN0_TX_INTPRIO );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   220   * // enable the service
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   221   * IfxSrc_enable( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   222   * //check for service request flags and clear if they occur
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   223   * if ( IfxSrc_isRequested( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   224   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   225   *    IfxSrc_clearRequest( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   226   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   227   * if ( IfxSrc_isOverrun( src ) == TRUE )
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   228   * {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   229   *      IfxSrc_clearOverrun( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   230   * }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   231   * // Atlast deinitialise the service control
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   232   * IfxSrc_deinit( src );
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   233   * \endcode
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   234   *
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   235   */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   236  IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority);
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   237  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   238  /** \} */
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   239  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   240  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   241  /*---------------------Inline Function Implementations------------------------*/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   242  /******************************************************************************/
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   243  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   244  IFX_INLINE void IfxSrc_clearOverrun(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   245  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   246      src->B.IOVCLR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   247  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   248  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   249  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   250  IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   251  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   252      src->B.CLRR = 1;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   253  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   254  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   255  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   256  IFX_INLINE void IfxSrc_deinit(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   257  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   258      src->U = 0;
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   259  }
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   260  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   261  
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   262  IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src)
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   263  {
; D:\smartcar\smartcar\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std\IfxSrc.h	   264      src->B.SRE = 0;
	ld.bu	d15,[a15]1
.L289:
	insert	d15,d15,#0,#2,#1
	st.b	[a15]1,d15
.L186:

; ..\Libraries\seekfree_libraries\zf_eru.c	   179  	IfxSrc_disable(src);
; ..\Libraries\seekfree_libraries\zf_eru.c	   180  }
	ret
.L180:
	
__eru_disable_interrupt_function_end:
	.size	eru_disable_interrupt,__eru_disable_interrupt_function_end-eru_disable_interrupt
.L89:
	; End of function
	
	.sdecl	'.rodata.zf_eru..1.str',data,rom
	.sect	'.rodata.zf_eru..1.str'
.1.str:	.type	object
	.size	.1.str,41
	.byte	46,46,92,76
	.byte	105,98,114,97
	.byte	114,105,101,115
	.byte	92,115,101,101
	.byte	107,102,114,101
	.byte	101,95,108,105
	.byte	98,114,97,114
	.byte	105,101,115,92
	.byte	122,102,95,101
	.byte	114,117,46,99
	.space	1
	.sdecl	'.rodata.zf_eru._999001___func__',data,rom,cluster('_999001___func__')
	.sect	'.rodata.zf_eru._999001___func__'
_999001___func__:	.type	object
	.size	_999001___func__,8
	.byte	101,114,117,95
	.byte	109,117,120
	.space	1
	.sdecl	'.rodata.zf_eru._999002___func__',data,rom,cluster('_999002___func__')
	.sect	'.rodata.zf_eru._999002___func__'
_999002___func__:	.type	object
	.size	_999002___func__,9
	.byte	101,114,117,95
	.byte	105,110,105,116
	.space	1
	.calls	'eru_mux','assert'
	.calls	'eru_init','eru_mux'
	.calls	'eru_init','IfxPort_setPinMode'
	.calls	'eru_init','IfxScuEru_selectExternalInput'
	.calls	'eru_init','IfxScuEru_disableFallingEdgeDetection'
	.calls	'eru_init','IfxScuEru_enableRisingEdgeDetection'
	.calls	'eru_init','IfxScuEru_enableFallingEdgeDetection'
	.calls	'eru_init','IfxScuEru_disableRisingEdgeDetection'
	.calls	'eru_init','assert'
	.calls	'eru_init','IfxScuEru_enableTriggerPulse'
	.calls	'eru_init','IfxScuEru_connectTrigger'
	.calls	'eru_init','IfxScuEru_setFlagPatternDetection'
	.calls	'eru_init','IfxScuEru_enablePatternDetectionTrigger'
	.calls	'eru_init','IfxScuEru_setInterruptGatingPattern'
	.calls	'eru_mux','',0
	.calls	'eru_init','',8
	.calls	'eru_enable_interrupt','',0
	.extern	IfxPort_setPinMode
	.extern	IfxScu_REQ0_P15_4_IN
	.extern	IfxScu_REQ10_P14_3_IN
	.extern	IfxScu_REQ11_P20_9_IN
	.extern	IfxScu_REQ12_P11_10_IN
	.extern	IfxScu_REQ13_P15_5_IN
	.extern	IfxScu_REQ14_P02_1_IN
	.extern	IfxScu_REQ15_P14_1_IN
	.extern	IfxScu_REQ16_P15_1_IN
	.extern	IfxScu_REQ1_P15_8_IN
	.extern	IfxScu_REQ2_P10_2_IN
	.extern	IfxScu_REQ3_P10_3_IN
	.extern	IfxScu_REQ4_P10_7_IN
	.extern	IfxScu_REQ5_P10_8_IN
	.extern	IfxScu_REQ6_P02_0_IN
	.extern	IfxScu_REQ7_P00_4_IN
	.extern	IfxScu_REQ8_P33_7_IN
	.extern	IfxScu_REQ9_P20_0_IN
	.extern	IfxScuEru_selectExternalInput
	.extern	IfxScuEru_disableFallingEdgeDetection
	.extern	IfxScuEru_disableRisingEdgeDetection
	.extern	IfxScuEru_enableFallingEdgeDetection
	.extern	IfxScuEru_enableRisingEdgeDetection
	.extern	IfxScuEru_connectTrigger
	.extern	IfxScuEru_enableTriggerPulse
	.extern	IfxScuEru_setFlagPatternDetection
	.extern	IfxScuEru_enablePatternDetectionTrigger
	.extern	IfxScuEru_setInterruptGatingPattern
	.extern	assert
	.calls	'eru_disable_interrupt','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L72:
	.word	86165
	.half	3
	.word	.L73
	.byte	4
.L71:
	.byte	1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\smartcar\\smartcar\\Debug\\',0,12,1
	.word	.L74
	.byte	2,1,1,3
	.word	130
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	133
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	178
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	190
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	302
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	276
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	308
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	308
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	276
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5
.L100:
	.byte	7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,45,16,4,11
	.byte	'SRPN',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	417
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	417
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	417
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,4,70,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	434
	.byte	4,2,35,0,0,14
	.word	724
.L140:
	.byte	3
	.word	763
.L154:
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,250,1,17,1,1
.L156:
	.byte	5
	.byte	'src',0,3,250,1,60
	.word	768
.L158:
	.byte	6,0
.L184:
	.byte	4
	.byte	'IfxSrc_disable',0,3,3,134,2,17,1,1
.L187:
	.byte	5
	.byte	'src',0,3,134,2,55
	.word	768
.L189:
	.byte	6,0
.L159:
	.byte	4
	.byte	'IfxSrc_enable',0,3,3,140,2,17,1,1
.L161:
	.byte	5
	.byte	'src',0,3,140,2,54
	.word	768
.L163:
	.byte	6,0
.L142:
	.byte	15,5,69,9,1,16
	.byte	'IfxSrc_Tos_cpu0',0,0,16
	.byte	'IfxSrc_Tos_cpu1',0,1,16
	.byte	'IfxSrc_Tos_dma',0,3,0,7
	.byte	'unsigned short int',0,2,7
.L145:
	.byte	4
	.byte	'IfxSrc_init',0,3,3,146,2,17,1,1
.L147:
	.byte	5
	.byte	'src',0,3,146,2,52
	.word	768
.L149:
	.byte	5
	.byte	'typOfService',0,3,146,2,68
	.word	891
.L151:
	.byte	5
	.byte	'priority',0,3,146,2,95
	.word	950
.L153:
	.byte	17,6,0,0,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,7,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	1049
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	1049
	.byte	16,0,2,35,0,0,12,7,247,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1065
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,7,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,255,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1201
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,7,137,9,16,4,11
	.byte	'AE',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,135,15,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1445
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,7,175,15,25,12,13
	.byte	'CON0',0
	.word	1161
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	1405
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1636
	.byte	4,2,35,8,0,14
	.word	1676
	.byte	3
	.word	1739
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,6,181,3,17,1,1,5
	.byte	'watchdog',0,6,181,3,65
	.word	1744
	.byte	5
	.byte	'password',0,6,181,3,82
	.word	950
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,6,140,4,17,1,1,5
	.byte	'watchdog',0,6,140,4,63
	.word	1744
	.byte	5
	.byte	'password',0,6,140,4,80
	.word	950
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,6,227,3,19
	.word	950
	.byte	1,1,5
	.byte	'watchdog',0,6,227,3,74
	.word	1744
	.byte	6,0,10
	.byte	'_Ifx_P_OUT_Bits',0,9,143,3,16,4,11
	.byte	'P0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,181,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1974
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,9,169,2,16,4,11
	.byte	'PS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,133,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2290
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,9,110,16,4,11
	.byte	'MODREV',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,148,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2861
	.byte	4,2,35,0,0,18,4
	.word	417
	.byte	19,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,9,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	417
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	417
	.byte	5,0,2,35,3,0,12,9,164,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2989
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,9,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	417
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	417
	.byte	5,0,2,35,3,0,12,9,180,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3204
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,9,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	417
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	417
	.byte	5,0,2,35,3,0,12,9,188,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3419
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,9,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	417
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	417
	.byte	5,0,2,35,3,0,12,9,172,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3636
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,9,118,16,4,11
	.byte	'P0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,156,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3856
	.byte	4,2,35,0,0,18,24
	.word	417
	.byte	19,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,9,205,3,16,4,11
	.byte	'PD0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	417
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	417
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	417
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	417
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,205,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4179
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,9,226,3,16,4,11
	.byte	'PD8',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	417
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	417
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	417
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	417
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	417
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,213,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4483
	.byte	4,2,35,0,0,18,8
	.word	417
	.byte	19,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,9,88,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,140,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4808
	.byte	4,2,35,0,0,18,12
	.word	417
	.byte	19,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,9,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,197,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5148
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,9,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	394
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,189,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5514
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,9,206,2,16,4,11
	.byte	'PS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,9,149,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5800
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,9,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,9,165,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5947
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,9,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	394
	.byte	20,0,2,35,0,0,12,9,173,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6116
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,9,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	950
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,157,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6288
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,9,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	950
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	950
	.byte	12,0,2,35,2,0,12,9,229,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6463
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,9,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	8,0,2,35,3,0,12,9,245,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6637
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,9,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,9,253,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6811
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,9,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,237,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6987
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,9,249,2,16,4,11
	.byte	'PS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,141,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7143
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,9,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	950
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,221,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7476
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,9,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,9,196,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7824
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,9,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,9,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,9,204,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7948
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	8032
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,9,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	417
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,9,213,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8212
	.byte	4,2,35,0,0,18,76
	.word	417
	.byte	19,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,9,82,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,9,132,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8465
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,9,45,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,9,252,3,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8552
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,9,229,5,25,128,2,13
	.byte	'OUT',0
	.word	2250
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	2821
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	2940
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2980
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	3164
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	3379
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	3596
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	3816
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	2980
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	4130
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4170
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	4443
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	4759
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	4799
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	5099
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	5139
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	5474
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	5760
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	4799
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	5907
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	6076
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	6248
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	6423
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	6597
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	6771
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	6947
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	7103
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	7436
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	7784
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	4799
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	7908
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	8157
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	8416
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	8456
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	8512
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	9079
	.byte	4,3,35,252,1,0,14
	.word	9119
	.byte	3
	.word	9722
	.byte	15,8,83,9,1,16
	.byte	'IfxPort_InputMode_undefined',0,127,16
	.byte	'IfxPort_InputMode_noPullDevice',0,0,16
	.byte	'IfxPort_InputMode_pullDown',0,8,16
	.byte	'IfxPort_InputMode_pullUp',0,16,0
.L123:
	.byte	4
	.byte	'IfxPort_setPinModeInput',0,3,8,196,4,17,1,1
.L126:
	.byte	5
	.byte	'port',0,8,196,4,48
	.word	9727
.L128:
	.byte	5
	.byte	'pinIndex',0,8,196,4,60
	.word	417
.L130:
	.byte	5
	.byte	'mode',0,8,196,4,88
	.word	9732
.L132:
	.byte	6,0,15,8,172,1,9,4,16
	.byte	'IfxPort_State_notChanged',0,0,16
	.byte	'IfxPort_State_high',0,1,16
	.byte	'IfxPort_State_low',0,128,128,4,16
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,8,208,4,17,1,1,5
	.byte	'port',0,8,208,4,44
	.word	9727
	.byte	5
	.byte	'pinIndex',0,8,208,4,56
	.word	417
	.byte	5
	.byte	'action',0,8,208,4,80
	.word	9937
	.byte	6,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,10,226,8,20
	.word	190
	.byte	1,1,6,0,15,12,156,1,9,1,16
	.byte	'IfxCpu_ResourceCpu_0',0,0,16
	.byte	'IfxCpu_ResourceCpu_1',0,1,16
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,11,141,6,31
	.word	10158
	.byte	1,1,6,0
.L111:
	.byte	8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,11,139,5,20
	.word	417
	.byte	1,1
.L112:
	.byte	6,0
.L108:
	.byte	8
	.byte	'IfxCpu_disableInterrupts',0,3,11,147,5,20
	.word	417
	.byte	1,1
.L109:
	.byte	17,6,0,0,4
	.byte	'IfxCpu_enableInterrupts',0,3,11,157,5,17,1,1,6,0,4
	.byte	'IfxCpu_forceDisableInterrupts',0,3,11,225,5,17,1,1,6,0
.L169:
	.byte	4
	.byte	'IfxCpu_restoreInterrupts',0,3,11,168,7,17,1,1
.L170:
	.byte	5
	.byte	'enabled',0,11,168,7,50
	.word	417
.L172:
	.byte	6,0,7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,11,161,6,19
	.word	10480
	.byte	1,1,5
	.byte	'address',0,11,161,6,55
	.word	950
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,11,190,6,20
	.word	417
	.byte	1,1,5
	.byte	'address',0,11,190,6,70
	.word	950
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,11,172,8,17,1,1,5
	.byte	'address',0,11,172,8,56
	.word	10480
	.byte	5
	.byte	'count',0,11,172,8,72
	.word	10480
	.byte	17,6,0,0,10
	.byte	'_Ifx_STM_CLC_Bits',0,14,100,16,4,11
	.byte	'DISR',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,14,149,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10711
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ID_Bits',0,14,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,14,181,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10867
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0_Bits',0,14,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,229,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10989
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM1_Bits',0,14,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,245,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11074
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM2_Bits',0,14,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,253,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11159
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM3_Bits',0,14,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,133,3,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11244
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM4_Bits',0,14,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,141,3,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11330
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM5_Bits',0,14,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,149,3,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11416
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM6_Bits',0,14,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,157,3,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11502
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAP_Bits',0,14,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,133,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11588
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CMP_Bits',0,14,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,165,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11675
	.byte	4,2,35,0,0,18,8
	.word	11717
	.byte	19,1,0,10
	.byte	'_Ifx_STM_CMCON_Bits',0,14,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	417
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	417
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	417
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	417
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	417
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	417
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	417
	.byte	3,0,2,35,3,0,12,14,157,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11766
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ICR_Bits',0,14,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	394
	.byte	25,0,2,35,0,0,12,14,173,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11997
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ISCR_Bits',0,14,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,14,189,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12214
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,14,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,237,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12378
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAPSV_Bits',0,14,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,141,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12465
	.byte	4,2,35,0,0,18,144,1
	.word	417
	.byte	19,143,1,0,10
	.byte	'_Ifx_STM_OCS_Bits',0,14,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	2,0,2,35,3,0,12,14,221,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12565
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,14,175,1,16,4,11
	.byte	'CLR',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	394
	.byte	31,0,2,35,0,0,12,14,213,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12725
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST1_Bits',0,14,168,1,16,4,11
	.byte	'RST',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	394
	.byte	31,0,2,35,0,0,12,14,205,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12831
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST0_Bits',0,14,160,1,16,4,11
	.byte	'RST',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,14,197,2,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12935
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,14,82,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,14,253,1,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13058
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,14,45,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,14,245,1,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13147
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM',0,14,173,3,25,128,2,13
	.byte	'CLC',0
	.word	10827
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	2980
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	10949
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2980
	.byte	4,2,35,12,13
	.byte	'TIM0',0
	.word	11034
	.byte	4,2,35,16,13
	.byte	'TIM1',0
	.word	11119
	.byte	4,2,35,20,13
	.byte	'TIM2',0
	.word	11204
	.byte	4,2,35,24,13
	.byte	'TIM3',0
	.word	11290
	.byte	4,2,35,28,13
	.byte	'TIM4',0
	.word	11376
	.byte	4,2,35,32,13
	.byte	'TIM5',0
	.word	11462
	.byte	4,2,35,36,13
	.byte	'TIM6',0
	.word	11548
	.byte	4,2,35,40,13
	.byte	'CAP',0
	.word	11635
	.byte	4,2,35,44,13
	.byte	'CMP',0
	.word	11757
	.byte	8,2,35,48,13
	.byte	'CMCON',0
	.word	11957
	.byte	4,2,35,56,13
	.byte	'ICR',0
	.word	12174
	.byte	4,2,35,60,13
	.byte	'ISCR',0
	.word	12338
	.byte	4,2,35,64,13
	.byte	'reserved_44',0
	.word	5139
	.byte	12,2,35,68,13
	.byte	'TIM0SV',0
	.word	12425
	.byte	4,2,35,80,13
	.byte	'CAPSV',0
	.word	12514
	.byte	4,2,35,84,13
	.byte	'reserved_58',0
	.word	12554
	.byte	144,1,2,35,88,13
	.byte	'OCS',0
	.word	12685
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	12791
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	12895
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	13018
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	13107
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	13676
	.byte	4,3,35,252,1,0,14
	.word	13716
	.byte	3
	.word	14136
	.byte	8
	.byte	'IfxStm_get',0,3,13,162,4,19
	.word	276
	.byte	1,1,5
	.byte	'stm',0,13,162,4,39
	.word	14141
	.byte	6,0,8
	.byte	'IfxStm_getFrequency',0,3,13,179,4,20
	.word	190
	.byte	1,1,5
	.byte	'stm',0,13,179,4,49
	.word	14141
	.byte	17,6,6,0,0,8
	.byte	'IfxStm_getLower',0,3,13,190,4,19
	.word	10480
	.byte	1,1,5
	.byte	'stm',0,13,190,4,44
	.word	14141
	.byte	6,0
.L105:
	.byte	8
	.byte	'disableInterrupts',0,3,15,108,20
	.word	417
	.byte	1,1
.L107:
	.byte	17,6,0,0
.L164:
	.byte	4
	.byte	'restoreInterrupts',0,3,15,142,1,17,1,1
.L166:
	.byte	5
	.byte	'enabled',0,15,142,1,43
	.word	417
.L168:
	.byte	17,6,0,0,7
	.byte	'long long int',0,8,5,8
	.byte	'getDeadLine',0,3,15,164,2,25
	.word	14357
	.byte	1,1,5
	.byte	'timeout',0,15,164,2,50
	.word	14357
	.byte	17,6,0,0,8
	.byte	'isDeadLine',0,3,15,211,2,20
	.word	417
	.byte	1,1,5
	.byte	'deadLine',0,15,211,2,44
	.word	14357
	.byte	17,6,0,0,8
	.byte	'now',0,3,15,221,1,25
	.word	14357
	.byte	1,1,17,6,6,6,0,0,8
	.byte	'nowWithoutCriticalSection',0,3,15,240,1,25
	.word	14357
	.byte	1,1,17,6,0,0,10
	.byte	'_Ifx_SCU_ID_Bits',0,7,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,167,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14528
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,7,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	417
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	417
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	417
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	417
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,255,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14650
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,7,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,7,231,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15073
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,7,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	950
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,183,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15316
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,7,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	417
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	417
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	417
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	950
	.byte	9,0,2,35,2,0,12,7,191,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15682
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,7,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	950
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,199,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15870
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,7,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,12,7,223,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15980
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,7,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	950
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	417
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,207,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16184
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,7,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	417
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	417
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	417
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	950
	.byte	9,0,2,35,2,0,12,7,215,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16560
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,7,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	417
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	417
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	417
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	417
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	417
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	417
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,223,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16752
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,7,114,16,4,11
	.byte	'CANDIV',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	417
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	417
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	417
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	417
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	417
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,231,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17043
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_FDR_Bits',0,7,166,4,16,4,11
	.byte	'STEP',0,2
	.word	950
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	417
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	950
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,151,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17292
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,7,152,4,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	417
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	950
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	417
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	417
	.byte	8,0,2,35,3,0,12,7,143,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17469
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,7,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,239,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17698
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,7,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	417
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	417
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,247,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17836
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,7,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	417
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	417
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,255,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18089
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,7,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,135,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18334
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,7,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	417
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	417
	.byte	3,0,2,35,3,0,12,7,175,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18472
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,7,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	417
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	417
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	417
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	417
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,159,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18914
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,7,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	394
	.byte	29,0,2,35,0,0,12,7,215,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19136
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,7,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,199,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19283
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,7,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	950
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,167,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19417
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,7,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,159,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19636
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,7,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	950
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	394
	.byte	23,0,2,35,0,0,12,7,215,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19916
	.byte	4,2,35,0,0,18,8
	.word	20005
	.byte	19,1,0,10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,7,170,2,16,4,11
	.byte	'ARI',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,223,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20054
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,7,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	417
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	394
	.byte	23,0,2,35,0,0,12,7,207,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20175
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,7,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,12,7,143,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20383
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,7,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,12,7,151,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20493
	.byte	4,2,35,0,0,18,20
	.word	417
	.byte	19,19,0,10
	.byte	'_Ifx_SCU_PDR_Bits',0,7,253,5,16,4,11
	.byte	'PD0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	417
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,7,167,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20612
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_IOCR_Bits',0,7,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	417
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,191,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20759
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_OUT_Bits',0,7,212,5,16,4,11
	.byte	'P0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,135,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20922
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_OMR_Bits',0,7,177,5,16,4,11
	.byte	'PS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	950
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	950
	.byte	14,0,2,35,2,0,12,7,247,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21037
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_IN_Bits',0,7,235,4,16,4,11
	.byte	'P0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,183,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21209
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,7,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	394
	.byte	21,0,2,35,0,0,12,7,247,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21323
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,7,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,255,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21607
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,7,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,231,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21780
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,7,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,239,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21952
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,7,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	417
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	417
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	417
	.byte	7,0,2,35,3,0,12,7,191,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22124
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,7,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	417
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	417
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	417
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	417
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,247,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22395
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,7,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	417
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	417
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	950
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,143,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22972
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,7,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	950
	.byte	14,0,2,35,2,0,12,7,151,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23477
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,7,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	417
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	394
	.byte	21,0,2,35,0,0,12,7,239,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23796
	.byte	4,2,35,0,0,18,8
	.word	23920
	.byte	19,1,0,10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,7,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	950
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	417
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,183,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23969
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,7,205,1,16,4,11
	.byte	'PWD',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	394
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,167,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24133
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,7,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	417
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	417
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,255,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24309
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,7,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	417
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	417
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,135,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24613
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,7,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	1049
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	1049
	.byte	16,0,2,35,0,0,12,7,143,15,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24901
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,7,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,151,15,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25035
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,7,178,9,16,4,11
	.byte	'AE',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,159,15,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25295
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTS',0,7,183,15,25,12,13
	.byte	'CON0',0
	.word	24995
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	25255
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	25484
	.byte	4,2,35,8,0,14
	.word	25524
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,7,146,2,16,4,11
	.byte	'POL',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	950
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	417
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	417
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	417
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,207,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25590
	.byte	4,2,35,0,0,18,24
	.word	1676
	.byte	19,1,0,14
	.word	25855
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,7,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,7,239,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25869
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,7,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,7,231,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26033
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,7,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,7,215,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26196
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,7,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,12,7,223,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26359
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,7,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	950
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	950
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,223,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26522
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,7,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,231,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26665
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,7,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	417
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	417
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,159,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26790
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_MANID_Bits',0,7,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	950
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,239,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27009
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,7,158,8,16,4,11
	.byte	'HBT',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	394
	.byte	31,0,2,35,0,0,12,7,183,14,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27132
	.byte	4,2,35,0,0,18,16
	.word	417
	.byte	19,15,0,10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,7,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	950
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,12,7,199,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27247
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,7,134,5,16,4,11
	.byte	'SEED',0,4
	.word	394
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	417
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	417
	.byte	4,0,2,35,3,0,12,7,207,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27403
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,7,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	394
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,215,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27571
	.byte	4,2,35,0,0,18,28
	.word	417
	.byte	19,27,0,10
	.byte	'_Ifx_SCU_PDISC_Bits',0,7,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,12,7,159,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27717
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,7,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,255,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27840
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,7,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,247,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27989
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,7,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,135,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28154
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,7,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,151,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28326
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,7,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	417
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	417
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	417
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	417
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	417
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	417
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	417
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	417
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	950
	.byte	10,0,2,35,2,0,12,7,135,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28498
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,7,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	950
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	417
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	417
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,215,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28834
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,7,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	417
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,223,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29022
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,7,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,231,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29203
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,7,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	417
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	394
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,239,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29370
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,7,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,167,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29521
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,7,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,175,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29680
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,7,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,183,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29842
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,7,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,191,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30010
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,7,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	417
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,199,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30159
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,7,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,207,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30330
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,7,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	950
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	417
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	417
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	950
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	417
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,143,11,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30481
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,7,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	394
	.byte	29,0,2,35,0,0,12,7,151,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30709
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,7,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	950
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	417
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	6,0,2,35,3,0,12,7,143,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30853
	.byte	4,2,35,0,0,18,40
	.word	417
	.byte	19,39,0,10
	.byte	'_Ifx_SCU_EICR_Bits',0,7,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	417
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	417
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	394
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	417
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	417
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,191,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31140
	.byte	4,2,35,0,0,18,16
	.word	31477
	.byte	19,3,0,10
	.byte	'_Ifx_SCU_EIFR_Bits',0,7,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,7,199,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31526
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_FMR_Bits',0,7,177,4,16,4,11
	.byte	'FS0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	8,0,2,35,3,0,12,7,159,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31750
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_PDRR_Bits',0,7,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,12,7,175,13,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32100
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_IGCR_Bits',0,7,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	417
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	417
	.byte	2,0,2,35,3,0,12,7,175,12,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32316
	.byte	4,2,35,0,0,18,16
	.word	32741
	.byte	19,3,0,10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,7,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	950
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	417
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	950
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	417
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,175,10,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32790
	.byte	4,2,35,0,0,18,180,3
	.word	417
	.byte	19,179,3,0,10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,7,82,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,12,7,207,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32995
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,7,45,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	417
	.byte	1,0,2,35,3,0,12,7,199,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33084
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU',0,7,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	4799
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	14610
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2980
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	15033
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	15276
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	15642
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	15830
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	15940
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	16144
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	16520
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	16712
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	17003
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	17252
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	17429
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	17658
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	17796
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	18049
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	18294
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	18432
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	18874
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	2980
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	19096
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	19243
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	19377
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	19596
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	2980
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	19876
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	20045
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	20135
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	20343
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	20453
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	20563
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	20603
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	20719
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	20882
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	20997
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	21169
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	21283
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	21567
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	21740
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	21912
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	22084
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	22355
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	2980
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	22932
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	23437
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	23756
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	23960
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	2980
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	24093
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	24269
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	24573
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	24861
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	25585
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	25815
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	25864
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	5139
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	25993
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	26156
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	26319
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	26482
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	2980
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	26625
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	26750
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	26969
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	27092
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	4799
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	27198
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	27238
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	27363
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	27531
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	27668
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	27708
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	27800
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	4799
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	27949
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	28114
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	28286
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	28458
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	28794
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	2980
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	28982
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	29163
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	29330
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	29481
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	29640
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	29802
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	29970
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	30119
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	30290
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	30441
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	30669
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	2980
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	30813
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	31091
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	31131
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	31517
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	31710
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	32060
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	32276
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	32781
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	2980
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	32944
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	32984
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	33044
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	33613
	.byte	4,3,35,252,7,0,14
	.word	33653
	.byte	3
	.word	35643
	.byte	20,8,190,1,9,8,13
	.byte	'port',0
	.word	9727
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	417
	.byte	1,2,35,4,0,15,18,130,1,9,1,16
	.byte	'Ifx_RxSel_a',0,0,16
	.byte	'Ifx_RxSel_b',0,1,16
	.byte	'Ifx_RxSel_c',0,2,16
	.byte	'Ifx_RxSel_d',0,3,16
	.byte	'Ifx_RxSel_e',0,4,16
	.byte	'Ifx_RxSel_f',0,5,16
	.byte	'Ifx_RxSel_g',0,6,16
	.byte	'Ifx_RxSel_h',0,7,0,20,17,74,15,20,13
	.byte	'module',0
	.word	35648
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	417
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	35653
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	35692
	.byte	1,2,35,16,0,21
	.word	35811
.L102:
	.byte	3
	.word	35881
.L115:
	.byte	4
	.byte	'IfxScuEru_initReqPin',0,3,16,222,2,17,1,1
.L118:
	.byte	5
	.byte	'req',0,16,222,2,53
	.word	35886
.L120:
	.byte	5
	.byte	'inputMode',0,16,222,2,76
	.word	9732
.L122:
	.byte	17,6,0,0,21
	.word	410
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	35956
	.byte	0,14
	.word	394
	.byte	3
	.word	394
	.byte	24
	.byte	'__cmpswapw',0
	.word	35998
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	36003
	.byte	25
	.byte	'value',0
	.word	394
	.byte	25
	.byte	'compare',0
	.word	394
	.byte	0,14
	.word	410
	.byte	24
	.byte	'__mfcr',0
	.word	36060
	.byte	1,1,1,1,23
	.word	410
	.byte	0,26
	.byte	'__nop',0,1,1,1,1,26
	.byte	'__disable',0,1,1,1,1,26
	.byte	'__enable',0,1,1,1,1,27
	.word	138
	.byte	28
	.word	164
	.byte	6,0,27
	.word	199
	.byte	28
	.word	231
	.byte	6,0,27
	.word	244
	.byte	6,0,27
	.word	313
	.byte	28
	.word	332
	.byte	6,0,27
	.word	348
	.byte	28
	.word	363
	.byte	28
	.word	377
	.byte	6,0,27
	.word	773
	.byte	28
	.word	801
	.byte	6,0,27
	.word	816
	.byte	28
	.word	839
	.byte	6,0,27
	.word	854
	.byte	28
	.word	876
	.byte	6,0,27
	.word	972
	.byte	28
	.word	992
	.byte	28
	.word	1005
	.byte	28
	.word	1027
	.byte	17,29
	.word	773
	.byte	28
	.word	801
	.byte	30
	.word	814
	.byte	0,6,0,0,27
	.word	1749
	.byte	28
	.word	1789
	.byte	28
	.word	1807
	.byte	6,0,27
	.word	1827
	.byte	28
	.word	1865
	.byte	28
	.word	1883
	.byte	6,0,27
	.word	1903
	.byte	28
	.word	1954
	.byte	6,0,27
	.word	9857
	.byte	28
	.word	9889
	.byte	28
	.word	9903
	.byte	28
	.word	9921
	.byte	6,0,27
	.word	10040
	.byte	28
	.word	10068
	.byte	28
	.word	10082
	.byte	28
	.word	10100
	.byte	6,0,15,8,95,9,1,16
	.byte	'IfxPort_Mode_inputNoPullDevice',0,0,16
	.byte	'IfxPort_Mode_inputPullDown',0,8,16
	.byte	'IfxPort_Mode_inputPullUp',0,16,16
	.byte	'IfxPort_Mode_outputPushPullGeneral',0,128,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt1',0,136,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt2',0,144,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt3',0,152,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt4',0,160,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt5',0,168,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt6',0,176,1,16
	.byte	'IfxPort_Mode_outputPushPullAlt7',0,184,1,16
	.byte	'IfxPort_Mode_outputOpenDrainGeneral',0,192,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt1',0,200,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt2',0,208,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt3',0,216,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt4',0,224,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt5',0,232,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt6',0,240,1,16
	.byte	'IfxPort_Mode_outputOpenDrainAlt7',0,248,1,0,31
	.byte	'IfxPort_setPinMode',0,8,247,2,17,1,1,1,1,5
	.byte	'port',0,8,247,2,43
	.word	9727
	.byte	5
	.byte	'pinIndex',0,8,247,2,55
	.word	417
	.byte	5
	.byte	'mode',0,8,247,2,78
	.word	36353
	.byte	0,27
	.word	10118
	.byte	6,0,27
	.word	10237
	.byte	6,0,27
	.word	10271
	.byte	6,0,27
	.word	10313
	.byte	17,29
	.word	10271
	.byte	30
	.word	10311
	.byte	0,6,0,0,27
	.word	10354
	.byte	6,0,27
	.word	10388
	.byte	6,0,27
	.word	10428
	.byte	28
	.word	10461
	.byte	6,0,27
	.word	10501
	.byte	28
	.word	10542
	.byte	6,0,27
	.word	10561
	.byte	28
	.word	10616
	.byte	6,0,27
	.word	10635
	.byte	28
	.word	10675
	.byte	28
	.word	10692
	.byte	17,6,0,0,27
	.word	14146
	.byte	28
	.word	14169
	.byte	6,0,27
	.word	14184
	.byte	28
	.word	14216
	.byte	17,17,29
	.word	10118
	.byte	30
	.word	10156
	.byte	0,0,6,0,0,27
	.word	14234
	.byte	28
	.word	14262
	.byte	6,0,27
	.word	14277
	.byte	17,29
	.word	10313
	.byte	32
	.word	10350
	.byte	29
	.word	10271
	.byte	30
	.word	10311
	.byte	0,30
	.word	10351
	.byte	0,0,6,0,0,27
	.word	14310
	.byte	28
	.word	14336
	.byte	17,29
	.word	10428
	.byte	28
	.word	10461
	.byte	30
	.word	10478
	.byte	0,6,0,0,27
	.word	14374
	.byte	28
	.word	14398
	.byte	17,29
	.word	14464
	.byte	32
	.word	14480
	.byte	29
	.word	14277
	.byte	32
	.word	14306
	.byte	29
	.word	10313
	.byte	32
	.word	10350
	.byte	29
	.word	10271
	.byte	30
	.word	10311
	.byte	0,30
	.word	10351
	.byte	0,0,30
	.word	14307
	.byte	0,0,30
	.word	14481
	.byte	29
	.word	14310
	.byte	28
	.word	14336
	.byte	32
	.word	14353
	.byte	29
	.word	10428
	.byte	28
	.word	10461
	.byte	30
	.word	10478
	.byte	0,30
	.word	14354
	.byte	0,0,30
	.word	14482
	.byte	29
	.word	14146
	.byte	28
	.word	14169
	.byte	30
	.word	14182
	.byte	0,30
	.word	14483
	.byte	0,0,6,0,0,27
	.word	14419
	.byte	28
	.word	14442
	.byte	17,29
	.word	14464
	.byte	32
	.word	14480
	.byte	29
	.word	14277
	.byte	32
	.word	14306
	.byte	29
	.word	10313
	.byte	32
	.word	10350
	.byte	29
	.word	10271
	.byte	30
	.word	10311
	.byte	0,30
	.word	10351
	.byte	0,0,30
	.word	14307
	.byte	0,0,30
	.word	14481
	.byte	29
	.word	14310
	.byte	28
	.word	14336
	.byte	32
	.word	14353
	.byte	29
	.word	10428
	.byte	28
	.word	10461
	.byte	30
	.word	10478
	.byte	0,30
	.word	14354
	.byte	0,0,30
	.word	14482
	.byte	29
	.word	14146
	.byte	28
	.word	14169
	.byte	30
	.word	14182
	.byte	0,30
	.word	14483
	.byte	0,0,6,0,0,27
	.word	14464
	.byte	17,29
	.word	14277
	.byte	32
	.word	14306
	.byte	29
	.word	10313
	.byte	32
	.word	10350
	.byte	29
	.word	10271
	.byte	30
	.word	10311
	.byte	0,30
	.word	10351
	.byte	0,0,30
	.word	14307
	.byte	0,0,6,29
	.word	14310
	.byte	28
	.word	14336
	.byte	32
	.word	14353
	.byte	29
	.word	10428
	.byte	28
	.word	10461
	.byte	30
	.word	10478
	.byte	0,30
	.word	14354
	.byte	0,0,6,29
	.word	14146
	.byte	28
	.word	14169
	.byte	30
	.word	14182
	.byte	0,6,0,0,27
	.word	14486
	.byte	17,29
	.word	14146
	.byte	28
	.word	14169
	.byte	30
	.word	14182
	.byte	0,6,0,0,27
	.word	35891
	.byte	28
	.word	35920
	.byte	28
	.word	35933
	.byte	17,29
	.word	9857
	.byte	28
	.word	9889
	.byte	28
	.word	9903
	.byte	28
	.word	9921
	.byte	30
	.word	9935
	.byte	0,6,0,0
.L133:
	.byte	15,16,92,9,1,16
	.byte	'IfxScuEru_InputChannel_0',0,0,16
	.byte	'IfxScuEru_InputChannel_1',0,1,16
	.byte	'IfxScuEru_InputChannel_2',0,2,16
	.byte	'IfxScuEru_InputChannel_3',0,3,16
	.byte	'IfxScuEru_InputChannel_4',0,4,16
	.byte	'IfxScuEru_InputChannel_5',0,5,16
	.byte	'IfxScuEru_InputChannel_6',0,6,16
	.byte	'IfxScuEru_InputChannel_7',0,7,0,15,16,82,9,1,16
	.byte	'IfxScuEru_ExternalInputSelection_0',0,0,16
	.byte	'IfxScuEru_ExternalInputSelection_1',0,1,16
	.byte	'IfxScuEru_ExternalInputSelection_2',0,2,16
	.byte	'IfxScuEru_ExternalInputSelection_3',0,3,0,31
	.byte	'IfxScuEru_selectExternalInput',0,16,169,1,17,1,1,1,1,5
	.byte	'inputChannel',0,16,169,1,70
	.word	37785
	.byte	5
	.byte	'inputSignal',0,16,169,1,117
	.word	38007
	.byte	0,31
	.byte	'IfxScuEru_disableFallingEdgeDetection',0,16,207,1,17,1,1,1,1,5
	.byte	'inputChannel',0,16,207,1,78
	.word	37785
	.byte	0,31
	.byte	'IfxScuEru_disableRisingEdgeDetection',0,16,213,1,17,1,1,1,1,5
	.byte	'inputChannel',0,16,213,1,77
	.word	37785
	.byte	0,31
	.byte	'IfxScuEru_enableFallingEdgeDetection',0,16,225,1,17,1,1,1,1,5
	.byte	'inputChannel',0,16,225,1,77
	.word	37785
	.byte	0,31
	.byte	'IfxScuEru_enableRisingEdgeDetection',0,16,231,1,17,1,1,1,1,5
	.byte	'inputChannel',0,16,231,1,76
	.word	37785
	.byte	0
.L135:
	.byte	15,16,107,9,1,16
	.byte	'IfxScuEru_InputNodePointer_0',0,0,16
	.byte	'IfxScuEru_InputNodePointer_1',0,1,16
	.byte	'IfxScuEru_InputNodePointer_2',0,2,16
	.byte	'IfxScuEru_InputNodePointer_3',0,3,16
	.byte	'IfxScuEru_InputNodePointer_4',0,4,16
	.byte	'IfxScuEru_InputNodePointer_5',0,5,16
	.byte	'IfxScuEru_InputNodePointer_6',0,6,16
	.byte	'IfxScuEru_InputNodePointer_7',0,7,0,31
	.byte	'IfxScuEru_connectTrigger',0,16,142,2,17,1,1,1,1,5
	.byte	'inputChannel',0,16,142,2,65
	.word	37785
	.byte	5
	.byte	'triggerSelect',0,16,142,2,106
	.word	38520
	.byte	0,31
	.byte	'IfxScuEru_enableTriggerPulse',0,16,154,2,17,1,1,1,1,5
	.byte	'inputChannel',0,16,154,2,69
	.word	37785
	.byte	0
.L137:
	.byte	15,16,132,1,9,1,16
	.byte	'IfxScuEru_OutputChannel_0',0,0,16
	.byte	'IfxScuEru_OutputChannel_1',0,1,16
	.byte	'IfxScuEru_OutputChannel_2',0,2,16
	.byte	'IfxScuEru_OutputChannel_3',0,3,16
	.byte	'IfxScuEru_OutputChannel_4',0,4,16
	.byte	'IfxScuEru_OutputChannel_5',0,5,16
	.byte	'IfxScuEru_OutputChannel_6',0,6,16
	.byte	'IfxScuEru_OutputChannel_7',0,7,0,31
	.byte	'IfxScuEru_setFlagPatternDetection',0,16,163,2,17,1,1,1,1,5
	.byte	'outputChannel',0,16,163,2,75
	.word	38915
	.byte	5
	.byte	'inputChannel',0,16,163,2,113
	.word	37785
	.byte	5
	.byte	'state',0,16,163,2,135,1
	.word	417
	.byte	0,31
	.byte	'IfxScuEru_enablePatternDetectionTrigger',0,16,190,2,17,1,1,1,1,5
	.byte	'outputChannel',0,16,190,2,81
	.word	38915
	.byte	0,15,16,122,9,1,16
	.byte	'IfxScuEru_InterruptGatingPattern_none',0,0,16
	.byte	'IfxScuEru_InterruptGatingPattern_alwaysActive',0,1,16
	.byte	'IfxScuEru_InterruptGatingPattern_patternMatch',0,2,16
	.byte	'IfxScuEru_InterruptGatingPattern_patternMiss',0,3,0,31
	.byte	'IfxScuEru_setInterruptGatingPattern',0,16,214,2,17,1,1,1,1,5
	.byte	'outputChannel',0,16,214,2,77
	.word	38915
	.byte	5
	.byte	'gatingPattern',0,16,214,2,125
	.word	39324
	.byte	0,7
	.byte	'char',0,1,6,21
	.word	39605
	.byte	3
	.word	39613
	.byte	33
	.byte	'pchar',0,18,56,28
	.word	39618
	.byte	31
	.byte	'assert',0,19,26,6,1,1,1,1,5
	.byte	'__file',0,19,26,19
	.word	39623
	.byte	5
	.byte	'__line',0,19,26,40
	.word	394
	.byte	5
	.byte	'__function',0,19,26,54
	.word	39623
	.byte	0,21
	.word	39605
	.byte	3
	.word	39702
.L96:
	.byte	15,20,34,9,1,16
	.byte	'ERU_CH0_REQ4_P10_7',0,0,16
	.byte	'ERU_CH0_REQ0_P15_4',0,1,16
	.byte	'ERU_CH1_REQ5_P10_8',0,3,16
	.byte	'ERU_CH1_REQ10_P14_3',0,4,16
	.byte	'ERU_CH2_REQ7_P00_4',0,6,16
	.byte	'ERU_CH2_REQ14_P02_1',0,7,16
	.byte	'ERU_CH2_REQ2_P10_2',0,8,16
	.byte	'ERU_CH3_REQ6_P02_0',0,9,16
	.byte	'ERU_CH3_REQ3_P10_3',0,10,16
	.byte	'ERU_CH3_REQ15_P14_1',0,11,16
	.byte	'ERU_CH4_REQ13_P15_5',0,12,16
	.byte	'ERU_CH4_REQ8_P33_7',0,13,16
	.byte	'ERU_CH5_REQ1_P15_8',0,15,16
	.byte	'ERU_CH6_REQ12_P11_10',0,18,16
	.byte	'ERU_CH6_REQ9_P20_0',0,19,16
	.byte	'ERU_CH7_REQ16_P15_1',0,21,16
	.byte	'ERU_CH7_REQ11_P20_9',0,22,0
.L98:
	.byte	15,20,27,9,1,16
	.byte	'RISING',0,0,16
	.byte	'FALLING',0,1,16
	.byte	'BOTH',0,2,0,18,9
	.word	39605
	.byte	19,8,0
.L104:
	.byte	21
	.word	40115
	.byte	10
	.byte	'_Ifx_CPU_ICR_Bits',0,21,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	1049
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	1049
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	1049
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	1049
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	1049
	.byte	6,0,2,35,0,0
.L113:
	.byte	12,21,223,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40129
	.byte	4,2,35,0,0,18,8
	.word	39605
	.byte	19,7,0
.L192:
	.byte	21
	.word	40286
	.byte	7
	.byte	'short int',0,2,5,33
	.byte	'__wchar_t',0,22,1,1
	.word	40300
	.byte	33
	.byte	'__size_t',0,22,1,1
	.word	394
	.byte	33
	.byte	'__ptrdiff_t',0,22,1,1
	.word	410
	.byte	34,1,3
	.word	40368
	.byte	33
	.byte	'__codeptr',0,22,1,1
	.word	40370
	.byte	33
	.byte	'IfxSrc_Tos',0,5,74,3
	.word	891
	.byte	33
	.byte	'boolean',0,23,101,29
	.word	417
	.byte	33
	.byte	'uint8',0,23,105,29
	.word	417
	.byte	33
	.byte	'uint16',0,23,109,29
	.word	950
	.byte	33
	.byte	'uint32',0,23,113,29
	.word	10480
	.byte	33
	.byte	'uint64',0,23,118,29
	.word	276
	.byte	33
	.byte	'sint16',0,23,126,29
	.word	40300
	.byte	7
	.byte	'long int',0,4,5,33
	.byte	'sint32',0,23,131,1,29
	.word	40502
	.byte	33
	.byte	'sint64',0,23,138,1,29
	.word	14357
	.byte	33
	.byte	'float32',0,23,167,1,29
	.word	190
	.byte	33
	.byte	'pvoid',0,18,57,28
	.word	308
	.byte	33
	.byte	'Ifx_TickTime',0,18,79,28
	.word	14357
	.byte	33
	.byte	'Ifx_Priority',0,18,103,16
	.word	950
	.byte	33
	.byte	'Ifx_RxSel',0,18,140,1,3
	.word	35692
	.byte	33
	.byte	'Ifx_SRC_SRCR_Bits',0,4,62,3
	.word	434
	.byte	33
	.byte	'Ifx_SRC_SRCR',0,4,75,3
	.word	724
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,86,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	40685
	.byte	33
	.byte	'Ifx_SRC_AGBT',0,4,89,3
	.word	40717
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,92,25,12,13
	.byte	'TX',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,8,0,14
	.word	40743
	.byte	33
	.byte	'Ifx_SRC_ASCLIN',0,4,97,3
	.word	40802
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,4,100,25,4,13
	.byte	'SBSRC',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	40830
	.byte	33
	.byte	'Ifx_SRC_BCUSPB',0,4,103,3
	.word	40867
	.byte	18,64
	.word	724
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_CAN',0,4,106,25,64,13
	.byte	'INT',0
	.word	40895
	.byte	64,2,35,0,0,14
	.word	40904
	.byte	33
	.byte	'Ifx_SRC_CAN',0,4,109,3
	.word	40936
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,112,25,16,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	724
	.byte	4,2,35,12,0,14
	.word	40961
	.byte	33
	.byte	'Ifx_SRC_CCU6',0,4,118,3
	.word	41033
	.byte	18,8
	.word	724
	.byte	19,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,4,121,25,8,13
	.byte	'SR',0
	.word	41059
	.byte	8,2,35,0,0,14
	.word	41068
	.byte	33
	.byte	'Ifx_SRC_CERBERUS',0,4,124,3
	.word	41104
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,4,127,25,16,13
	.byte	'MI',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	724
	.byte	4,2,35,12,0,14
	.word	41134
	.byte	33
	.byte	'Ifx_SRC_CIF',0,4,133,1,3
	.word	41207
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,136,1,25,4,13
	.byte	'SBSRC',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	41233
	.byte	33
	.byte	'Ifx_SRC_CPU',0,4,139,1,3
	.word	41268
	.byte	18,192,1
	.word	724
	.byte	19,47,0,10
	.byte	'_Ifx_SRC_DMA',0,4,142,1,25,208,1,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5139
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	41294
	.byte	192,1,2,35,16,0,14
	.word	41304
	.byte	33
	.byte	'Ifx_SRC_DMA',0,4,147,1,3
	.word	41371
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,150,1,25,8,13
	.byte	'SRM',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	724
	.byte	4,2,35,4,0,14
	.word	41397
	.byte	33
	.byte	'Ifx_SRC_DSADC',0,4,154,1,3
	.word	41445
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,4,157,1,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	41473
	.byte	33
	.byte	'Ifx_SRC_EMEM',0,4,160,1,3
	.word	41506
	.byte	10
	.byte	'_Ifx_SRC_ERAY',0,4,163,1,25,80,13
	.byte	'INT',0
	.word	41059
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	41059
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	41059
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	41059
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	724
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	724
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	31131
	.byte	40,2,35,40,0,14
	.word	41533
	.byte	33
	.byte	'Ifx_SRC_ERAY',0,4,172,1,3
	.word	41660
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,4,175,1,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	41687
	.byte	33
	.byte	'Ifx_SRC_ETH',0,4,178,1,3
	.word	41719
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,181,1,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	41745
	.byte	33
	.byte	'Ifx_SRC_FCE',0,4,184,1,3
	.word	41777
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,4,187,1,25,12,13
	.byte	'DONE',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	724
	.byte	4,2,35,8,0,14
	.word	41803
	.byte	33
	.byte	'Ifx_SRC_FFT',0,4,192,1,3
	.word	41863
	.byte	10
	.byte	'_Ifx_SRC_GPSR',0,4,195,1,25,32,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	724
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	27238
	.byte	16,2,35,16,0,14
	.word	41889
	.byte	33
	.byte	'Ifx_SRC_GPSR',0,4,202,1,3
	.word	41983
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,205,1,25,48,13
	.byte	'CIRQ',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	724
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	724
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	724
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	4170
	.byte	24,2,35,24,0,14
	.word	42010
	.byte	33
	.byte	'Ifx_SRC_GPT12',0,4,214,1,3
	.word	42127
	.byte	18,12
	.word	724
	.byte	19,2,0,18,32
	.word	724
	.byte	19,7,0,18,32
	.word	42164
	.byte	19,0,0,18,88
	.word	417
	.byte	19,87,0,18,108
	.word	724
	.byte	19,26,0,18,96
	.word	417
	.byte	19,95,0,18,96
	.word	42164
	.byte	19,2,0,18,160,3
	.word	417
	.byte	19,159,3,0,18,64
	.word	42164
	.byte	19,1,0,18,192,3
	.word	417
	.byte	19,191,3,0,18,16
	.word	724
	.byte	19,3,0,18,64
	.word	42249
	.byte	19,3,0,18,192,2
	.word	417
	.byte	19,191,2,0,18,52
	.word	417
	.byte	19,51,0,10
	.byte	'_Ifx_SRC_GTM',0,4,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	42155
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	2980
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	724
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	724
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	41059
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	4799
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	42173
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	42182
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	42191
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	42200
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	724
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	5139
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	42209
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	42218
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	42209
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	42218
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	42229
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	42238
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	42258
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	42267
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	42155
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	42278
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	42155
	.byte	12,3,35,192,18,0,14
	.word	42287
	.byte	33
	.byte	'Ifx_SRC_GTM',0,4,243,1,3
	.word	42747
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,246,1,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	42773
	.byte	33
	.byte	'Ifx_SRC_HSCT',0,4,249,1,3
	.word	42806
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,252,1,25,16,13
	.byte	'COK',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	724
	.byte	4,2,35,12,0,14
	.word	42833
	.byte	33
	.byte	'Ifx_SRC_HSSL',0,4,130,2,3
	.word	42906
	.byte	18,56
	.word	417
	.byte	19,55,0,10
	.byte	'_Ifx_SRC_I2C',0,4,133,2,25,80,13
	.byte	'BREQ',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	724
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	724
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	42933
	.byte	56,2,35,24,0,14
	.word	42942
	.byte	33
	.byte	'Ifx_SRC_I2C',0,4,142,2,3
	.word	43065
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,4,145,2,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	43091
	.byte	33
	.byte	'Ifx_SRC_LMU',0,4,148,2,3
	.word	43123
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,151,2,25,20,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	724
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	724
	.byte	4,2,35,16,0,14
	.word	43149
	.byte	33
	.byte	'Ifx_SRC_MSC',0,4,158,2,3
	.word	43234
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,4,161,2,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	43260
	.byte	33
	.byte	'Ifx_SRC_PMU',0,4,164,2,3
	.word	43292
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,167,2,25,32,13
	.byte	'SR',0
	.word	42164
	.byte	32,2,35,0,0,14
	.word	43318
	.byte	33
	.byte	'Ifx_SRC_PSI5',0,4,170,2,3
	.word	43351
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,173,2,25,32,13
	.byte	'SR',0
	.word	42164
	.byte	32,2,35,0,0,14
	.word	43378
	.byte	33
	.byte	'Ifx_SRC_PSI5S',0,4,176,2,3
	.word	43412
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,179,2,25,24,13
	.byte	'TX',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	724
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	724
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	724
	.byte	4,2,35,20,0,14
	.word	43440
	.byte	33
	.byte	'Ifx_SRC_QSPI',0,4,187,2,3
	.word	43533
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,4,190,2,25,4,13
	.byte	'SR',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	43560
	.byte	33
	.byte	'Ifx_SRC_SCR',0,4,193,2,3
	.word	43592
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,196,2,25,20,13
	.byte	'DTS',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	42249
	.byte	16,2,35,4,0,14
	.word	43618
	.byte	33
	.byte	'Ifx_SRC_SCU',0,4,200,2,3
	.word	43664
	.byte	18,24
	.word	724
	.byte	19,5,0,10
	.byte	'_Ifx_SRC_SENT',0,4,203,2,25,24,13
	.byte	'SR',0
	.word	43690
	.byte	24,2,35,0,0,14
	.word	43699
	.byte	33
	.byte	'Ifx_SRC_SENT',0,4,206,2,3
	.word	43732
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,209,2,25,12,13
	.byte	'SR',0
	.word	42155
	.byte	12,2,35,0,0,14
	.word	43759
	.byte	33
	.byte	'Ifx_SRC_SMU',0,4,212,2,3
	.word	43791
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,215,2,25,8,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,0,14
	.word	43817
	.byte	33
	.byte	'Ifx_SRC_STM',0,4,219,2,3
	.word	43863
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,4,222,2,25,16,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	724
	.byte	4,2,35,12,0,14
	.word	43889
	.byte	33
	.byte	'Ifx_SRC_VADCCG',0,4,228,2,3
	.word	43964
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,4,231,2,25,16,13
	.byte	'SR0',0
	.word	724
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	724
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	724
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	724
	.byte	4,2,35,12,0,14
	.word	43993
	.byte	33
	.byte	'Ifx_SRC_VADCG',0,4,237,2,3
	.word	44067
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,240,2,25,4,13
	.byte	'SRC',0
	.word	724
	.byte	4,2,35,0,0,14
	.word	44095
	.byte	33
	.byte	'Ifx_SRC_XBAR',0,4,243,2,3
	.word	44129
	.byte	18,4
	.word	40685
	.byte	19,0,0,14
	.word	44156
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,4,128,3,25,4,13
	.byte	'AGBT',0
	.word	44165
	.byte	4,2,35,0,0,14
	.word	44170
	.byte	33
	.byte	'Ifx_SRC_GAGBT',0,4,131,3,3
	.word	44206
	.byte	18,48
	.word	40743
	.byte	19,3,0,14
	.word	44234
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,4,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	44243
	.byte	48,2,35,0,0,14
	.word	44248
	.byte	33
	.byte	'Ifx_SRC_GASCLIN',0,4,137,3,3
	.word	44288
	.byte	14
	.word	40830
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,4,140,3,25,4,13
	.byte	'SPB',0
	.word	44318
	.byte	4,2,35,0,0,14
	.word	44323
	.byte	33
	.byte	'Ifx_SRC_GBCU',0,4,143,3,3
	.word	44357
	.byte	18,64
	.word	40904
	.byte	19,0,0,14
	.word	44384
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,4,146,3,25,64,13
	.byte	'CAN',0
	.word	44393
	.byte	64,2,35,0,0,14
	.word	44398
	.byte	33
	.byte	'Ifx_SRC_GCAN',0,4,149,3,3
	.word	44432
	.byte	18,32
	.word	40961
	.byte	19,1,0,14
	.word	44459
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,4,152,3,25,32,13
	.byte	'CCU6',0
	.word	44468
	.byte	32,2,35,0,0,14
	.word	44473
	.byte	33
	.byte	'Ifx_SRC_GCCU6',0,4,155,3,3
	.word	44509
	.byte	14
	.word	41068
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,4,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	44537
	.byte	8,2,35,0,0,14
	.word	44542
	.byte	33
	.byte	'Ifx_SRC_GCERBERUS',0,4,161,3,3
	.word	44586
	.byte	18,16
	.word	41134
	.byte	19,0,0,14
	.word	44618
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,4,164,3,25,16,13
	.byte	'CIF',0
	.word	44627
	.byte	16,2,35,0,0,14
	.word	44632
	.byte	33
	.byte	'Ifx_SRC_GCIF',0,4,167,3,3
	.word	44666
	.byte	18,8
	.word	41233
	.byte	19,1,0,14
	.word	44693
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,4,170,3,25,8,13
	.byte	'CPU',0
	.word	44702
	.byte	8,2,35,0,0,14
	.word	44707
	.byte	33
	.byte	'Ifx_SRC_GCPU',0,4,173,3,3
	.word	44741
	.byte	18,208,1
	.word	41304
	.byte	19,0,0,14
	.word	44768
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,4,176,3,25,208,1,13
	.byte	'DMA',0
	.word	44778
	.byte	208,1,2,35,0,0,14
	.word	44783
	.byte	33
	.byte	'Ifx_SRC_GDMA',0,4,179,3,3
	.word	44819
	.byte	14
	.word	41397
	.byte	14
	.word	41397
	.byte	14
	.word	41397
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,4,182,3,25,32,13
	.byte	'DSADC0',0
	.word	44846
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	4799
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	44851
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	44856
	.byte	8,2,35,24,0,14
	.word	44861
	.byte	33
	.byte	'Ifx_SRC_GDSADC',0,4,188,3,3
	.word	44952
	.byte	18,4
	.word	41473
	.byte	19,0,0,14
	.word	44981
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,4,191,3,25,4,13
	.byte	'EMEM',0
	.word	44990
	.byte	4,2,35,0,0,14
	.word	44995
	.byte	33
	.byte	'Ifx_SRC_GEMEM',0,4,194,3,3
	.word	45031
	.byte	18,80
	.word	41533
	.byte	19,0,0,14
	.word	45059
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,4,197,3,25,80,13
	.byte	'ERAY',0
	.word	45068
	.byte	80,2,35,0,0,14
	.word	45073
	.byte	33
	.byte	'Ifx_SRC_GERAY',0,4,200,3,3
	.word	45109
	.byte	18,4
	.word	41687
	.byte	19,0,0,14
	.word	45137
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,203,3,25,4,13
	.byte	'ETH',0
	.word	45146
	.byte	4,2,35,0,0,14
	.word	45151
	.byte	33
	.byte	'Ifx_SRC_GETH',0,4,206,3,3
	.word	45185
	.byte	18,4
	.word	41745
	.byte	19,0,0,14
	.word	45212
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,4,209,3,25,4,13
	.byte	'FCE',0
	.word	45221
	.byte	4,2,35,0,0,14
	.word	45226
	.byte	33
	.byte	'Ifx_SRC_GFCE',0,4,212,3,3
	.word	45260
	.byte	18,12
	.word	41803
	.byte	19,0,0,14
	.word	45287
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,4,215,3,25,12,13
	.byte	'FFT',0
	.word	45296
	.byte	12,2,35,0,0,14
	.word	45301
	.byte	33
	.byte	'Ifx_SRC_GFFT',0,4,218,3,3
	.word	45335
	.byte	18,64
	.word	41889
	.byte	19,1,0,14
	.word	45362
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,4,221,3,25,64,13
	.byte	'GPSR',0
	.word	45371
	.byte	64,2,35,0,0,14
	.word	45376
	.byte	33
	.byte	'Ifx_SRC_GGPSR',0,4,224,3,3
	.word	45412
	.byte	18,48
	.word	42010
	.byte	19,0,0,14
	.word	45440
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,4,227,3,25,48,13
	.byte	'GPT12',0
	.word	45449
	.byte	48,2,35,0,0,14
	.word	45454
	.byte	33
	.byte	'Ifx_SRC_GGPT12',0,4,230,3,3
	.word	45492
	.byte	18,204,18
	.word	42287
	.byte	19,0,0,14
	.word	45521
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,4,233,3,25,204,18,13
	.byte	'GTM',0
	.word	45531
	.byte	204,18,2,35,0,0,14
	.word	45536
	.byte	33
	.byte	'Ifx_SRC_GGTM',0,4,236,3,3
	.word	45572
	.byte	18,4
	.word	42773
	.byte	19,0,0,14
	.word	45599
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,4,239,3,25,4,13
	.byte	'HSCT',0
	.word	45608
	.byte	4,2,35,0,0,14
	.word	45613
	.byte	33
	.byte	'Ifx_SRC_GHSCT',0,4,242,3,3
	.word	45649
	.byte	18,64
	.word	42833
	.byte	19,3,0,14
	.word	45677
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,4,245,3,25,68,13
	.byte	'HSSL',0
	.word	45686
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	724
	.byte	4,2,35,64,0,14
	.word	45691
	.byte	33
	.byte	'Ifx_SRC_GHSSL',0,4,249,3,3
	.word	45740
	.byte	18,80
	.word	42942
	.byte	19,0,0,14
	.word	45768
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,4,252,3,25,80,13
	.byte	'I2C',0
	.word	45777
	.byte	80,2,35,0,0,14
	.word	45782
	.byte	33
	.byte	'Ifx_SRC_GI2C',0,4,255,3,3
	.word	45816
	.byte	18,4
	.word	43091
	.byte	19,0,0,14
	.word	45843
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,4,130,4,25,4,13
	.byte	'LMU',0
	.word	45852
	.byte	4,2,35,0,0,14
	.word	45857
	.byte	33
	.byte	'Ifx_SRC_GLMU',0,4,133,4,3
	.word	45891
	.byte	18,40
	.word	43149
	.byte	19,1,0,14
	.word	45918
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,4,136,4,25,40,13
	.byte	'MSC',0
	.word	45927
	.byte	40,2,35,0,0,14
	.word	45932
	.byte	33
	.byte	'Ifx_SRC_GMSC',0,4,139,4,3
	.word	45966
	.byte	18,8
	.word	43260
	.byte	19,1,0,14
	.word	45993
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,4,142,4,25,8,13
	.byte	'PMU',0
	.word	46002
	.byte	8,2,35,0,0,14
	.word	46007
	.byte	33
	.byte	'Ifx_SRC_GPMU',0,4,145,4,3
	.word	46041
	.byte	18,32
	.word	43318
	.byte	19,0,0,14
	.word	46068
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,4,148,4,25,32,13
	.byte	'PSI5',0
	.word	46077
	.byte	32,2,35,0,0,14
	.word	46082
	.byte	33
	.byte	'Ifx_SRC_GPSI5',0,4,151,4,3
	.word	46118
	.byte	18,32
	.word	43378
	.byte	19,0,0,14
	.word	46146
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,4,154,4,25,32,13
	.byte	'PSI5S',0
	.word	46155
	.byte	32,2,35,0,0,14
	.word	46160
	.byte	33
	.byte	'Ifx_SRC_GPSI5S',0,4,157,4,3
	.word	46198
	.byte	18,96
	.word	43440
	.byte	19,3,0,14
	.word	46227
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,4,160,4,25,96,13
	.byte	'QSPI',0
	.word	46236
	.byte	96,2,35,0,0,14
	.word	46241
	.byte	33
	.byte	'Ifx_SRC_GQSPI',0,4,163,4,3
	.word	46277
	.byte	18,4
	.word	43560
	.byte	19,0,0,14
	.word	46305
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,4,166,4,25,4,13
	.byte	'SCR',0
	.word	46314
	.byte	4,2,35,0,0,14
	.word	46319
	.byte	33
	.byte	'Ifx_SRC_GSCR',0,4,169,4,3
	.word	46353
	.byte	14
	.word	43618
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,4,172,4,25,20,13
	.byte	'SCU',0
	.word	46380
	.byte	20,2,35,0,0,14
	.word	46385
	.byte	33
	.byte	'Ifx_SRC_GSCU',0,4,175,4,3
	.word	46419
	.byte	18,24
	.word	43699
	.byte	19,0,0,14
	.word	46446
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,4,178,4,25,24,13
	.byte	'SENT',0
	.word	46455
	.byte	24,2,35,0,0,14
	.word	46460
	.byte	33
	.byte	'Ifx_SRC_GSENT',0,4,181,4,3
	.word	46496
	.byte	18,12
	.word	43759
	.byte	19,0,0,14
	.word	46524
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,4,184,4,25,12,13
	.byte	'SMU',0
	.word	46533
	.byte	12,2,35,0,0,14
	.word	46538
	.byte	33
	.byte	'Ifx_SRC_GSMU',0,4,187,4,3
	.word	46572
	.byte	18,16
	.word	43817
	.byte	19,1,0,14
	.word	46599
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,4,190,4,25,16,13
	.byte	'STM',0
	.word	46608
	.byte	16,2,35,0,0,14
	.word	46613
	.byte	33
	.byte	'Ifx_SRC_GSTM',0,4,193,4,3
	.word	46647
	.byte	18,64
	.word	43993
	.byte	19,3,0,14
	.word	46674
	.byte	18,224,1
	.word	417
	.byte	19,223,1,0,18,32
	.word	43889
	.byte	19,1,0,14
	.word	46699
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,4,196,4,25,192,2,13
	.byte	'G',0
	.word	46683
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	46688
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	46708
	.byte	32,3,35,160,2,0,14
	.word	46713
	.byte	33
	.byte	'Ifx_SRC_GVADC',0,4,201,4,3
	.word	46782
	.byte	14
	.word	44095
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,4,204,4,25,4,13
	.byte	'XBAR',0
	.word	46810
	.byte	4,2,35,0,0,14
	.word	46815
	.byte	33
	.byte	'Ifx_SRC_GXBAR',0,4,207,4,3
	.word	46851
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,21,45,16,4,11
	.byte	'ADDR',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_A_Bits',0,21,48,3
	.word	46879
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,21,51,16,4,11
	.byte	'VSS',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	1049
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_CPU_BIV_Bits',0,21,55,3
	.word	46940
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,21,58,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	1049
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_CPU_BTV_Bits',0,21,62,3
	.word	47019
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,21,65,16,4,11
	.byte	'CountValue',0,4
	.word	1049
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_CCNT_Bits',0,21,69,3
	.word	47105
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,21,72,16,4,11
	.byte	'CM',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	1049
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	1049
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	1049
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	1049
	.byte	21,0,2,35,0,0,33
	.byte	'Ifx_CPU_CCTRL_Bits',0,21,80,3
	.word	47194
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,21,83,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	1049
	.byte	27,0,2,35,0,0,33
	.byte	'Ifx_CPU_COMPAT_Bits',0,21,89,3
	.word	47340
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,21,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_CORE_ID_Bits',0,21,96,3
	.word	47467
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,21,99,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_CPR_L_Bits',0,21,103,3
	.word	47565
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,21,106,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_CPR_U_Bits',0,21,110,3
	.word	47658
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,21,113,16,4,11
	.byte	'MODREV',0,4
	.word	1049
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	1049
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_CPU_ID_Bits',0,21,118,3
	.word	47751
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,21,121,16,4,11
	.byte	'XE',0,4
	.word	1049
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_CPU_CPXE_Bits',0,21,125,3
	.word	47858
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,21,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	1049
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_CPU_CREVT_Bits',0,21,136,1,3
	.word	47945
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,21,139,1,16,4,11
	.byte	'CID',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_CUS_ID_Bits',0,21,143,1,3
	.word	48099
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,21,146,1,16,4,11
	.byte	'DATA',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_D_Bits',0,21,149,1,3
	.word	48193
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,21,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	1049
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	1049
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	1049
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	1049
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	1049
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	1049
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_DATR_Bits',0,21,163,1,3
	.word	48256
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,21,166,1,16,4,11
	.byte	'DE',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	1049
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	1049
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	1049
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	1049
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	1049
	.byte	19,0,2,35,0,0,33
	.byte	'Ifx_CPU_DBGSR_Bits',0,21,177,1,3
	.word	48474
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,21,180,1,16,4,11
	.byte	'DTA',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	1049
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_CPU_DBGTCR_Bits',0,21,184,1,3
	.word	48689
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,21,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	1049
	.byte	30,0,2,35,0,0,33
	.byte	'Ifx_CPU_DCON0_Bits',0,21,192,1,3
	.word	48783
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,21,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_DCON2_Bits',0,21,199,1,3
	.word	48899
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,21,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	1049
	.byte	26,0,2,35,0,0,33
	.byte	'Ifx_CPU_DCX_Bits',0,21,206,1,3
	.word	49000
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,21,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_DEADD_Bits',0,21,212,1,3
	.word	49093
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,21,215,1,16,4,11
	.byte	'TA',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_DIEAR_Bits',0,21,218,1,3
	.word	49173
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,21,221,1,16,4,11
	.byte	'IED',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	1049
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	1049
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	1049
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	1049
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	1049
	.byte	18,0,2,35,0,0,33
	.byte	'Ifx_CPU_DIETR_Bits',0,21,233,1,3
	.word	49242
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,21,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	1049
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_CPU_DMS_Bits',0,21,240,1,3
	.word	49471
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,21,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_DPR_L_Bits',0,21,247,1,3
	.word	49564
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,21,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	1049
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_CPU_DPR_U_Bits',0,21,254,1,3
	.word	49659
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,21,129,2,16,4,11
	.byte	'RE',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_DPRE_Bits',0,21,133,2,3
	.word	49754
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,21,136,2,16,4,11
	.byte	'WE',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_DPWE_Bits',0,21,140,2,3
	.word	49844
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,21,143,2,16,4,11
	.byte	'SRE',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	1049
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	1049
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	1049
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	1049
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	1049
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	1049
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	1049
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	1049
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	1049
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	1049
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	1049
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	1049
	.byte	7,0,2,35,0,0,33
	.byte	'Ifx_CPU_DSTR_Bits',0,21,161,2,3
	.word	49934
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,21,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	1049
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_CPU_EXEVT_Bits',0,21,172,2,3
	.word	50258
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,21,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	1049
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	1049
	.byte	12,0,2,35,0,0,33
	.byte	'Ifx_CPU_FCX_Bits',0,21,180,2,3
	.word	50412
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,21,183,2,16,4,11
	.byte	'TST',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	1049
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	1049
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	1049
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	1049
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	1049
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	1049
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	1049
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	1049
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	1049
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	1049
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	1049
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	1049
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	1049
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	1049
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,21,202,2,3
	.word	50518
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,21,205,2,16,4,11
	.byte	'OPC',0,4
	.word	1049
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	1049
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	1049
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	1049
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	1049
	.byte	12,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,21,212,2,3
	.word	50867
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,21,215,2,16,4,11
	.byte	'PC',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,21,218,2,3
	.word	51027
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,21,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,21,224,2,3
	.word	51108
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,21,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,21,230,2,3
	.word	51195
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,21,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,21,236,2,3
	.word	51282
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,21,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	1049
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_ICNT_Bits',0,21,243,2,3
	.word	51369
	.byte	33
	.byte	'Ifx_CPU_ICR_Bits',0,21,253,2,3
	.word	40129
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,21,128,3,16,4,11
	.byte	'ISP',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_ISP_Bits',0,21,131,3,3
	.word	51486
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,21,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	1049
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	1049
	.byte	12,0,2,35,0,0,33
	.byte	'Ifx_CPU_LCX_Bits',0,21,139,3,3
	.word	51552
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,21,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	1049
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_M1CNT_Bits',0,21,146,3,3
	.word	51658
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,21,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	1049
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_M2CNT_Bits',0,21,153,3,3
	.word	51751
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,21,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	1049
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_M3CNT_Bits',0,21,160,3,3
	.word	51844
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,21,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	1049
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_CPU_PC_Bits',0,21,167,3,3
	.word	51937
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,21,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	1049
	.byte	30,0,2,35,0,0,33
	.byte	'Ifx_CPU_PCON0_Bits',0,21,175,3,3
	.word	52022
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,21,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	1049
	.byte	30,0,2,35,0,0,33
	.byte	'Ifx_CPU_PCON1_Bits',0,21,183,3,3
	.word	52138
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,21,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_PCON2_Bits',0,21,190,3,3
	.word	52249
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,21,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	1049
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	1049
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	1049
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	1049
	.byte	10,0,2,35,0,0,33
	.byte	'Ifx_CPU_PCXI_Bits',0,21,200,3,3
	.word	52350
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,21,203,3,16,4,11
	.byte	'TA',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_PIEAR_Bits',0,21,206,3,3
	.word	52480
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,21,209,3,16,4,11
	.byte	'IED',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	1049
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	1049
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	1049
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	1049
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	1049
	.byte	18,0,2,35,0,0,33
	.byte	'Ifx_CPU_PIETR_Bits',0,21,221,3,3
	.word	52549
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,21,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	1049
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_PMA0_Bits',0,21,229,3,3
	.word	52778
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,21,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	1049
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	1049
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_PMA1_Bits',0,21,237,3,3
	.word	52891
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,21,240,3,16,4,11
	.byte	'PSI',0,4
	.word	1049
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	1049
	.byte	16,0,2,35,0,0,33
	.byte	'Ifx_CPU_PMA2_Bits',0,21,244,3,3
	.word	53004
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,21,247,3,16,4,11
	.byte	'FRE',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	1049
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	1049
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	1049
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	1049
	.byte	17,0,2,35,0,0,33
	.byte	'Ifx_CPU_PSTR_Bits',0,21,129,4,3
	.word	53095
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,21,132,4,16,4,11
	.byte	'CDC',0,4
	.word	1049
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	1049
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	1049
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	1049
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	1049
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	1049
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	1049
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	1049
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	1049
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	1049
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	1049
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	1049
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_PSW_Bits',0,21,147,4,3
	.word	53298
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,21,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	1049
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	1049
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	1049
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	1049
	.byte	1,0,2,35,0,0,33
	.byte	'Ifx_CPU_SEGEN_Bits',0,21,156,4,3
	.word	53541
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,21,159,4,16,4,11
	.byte	'PC',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	1049
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	1049
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	1049
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	1049
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	1049
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	1049
	.byte	7,0,2,35,0,0,33
	.byte	'Ifx_CPU_SMACON_Bits',0,21,171,4,3
	.word	53669
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,21,174,4,16,4,11
	.byte	'EN',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,21,177,4,3
	.word	53910
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,21,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,21,183,4,3
	.word	53993
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,21,186,4,16,4,11
	.byte	'EN',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,21,189,4,3
	.word	54084
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,21,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,21,195,4,3
	.word	54175
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,21,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	394
	.byte	27,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,21,202,4,3
	.word	54274
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,21,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	394
	.byte	27,0,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,21,209,4,3
	.word	54381
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,21,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	1049
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_CPU_SWEVT_Bits',0,21,220,4,3
	.word	54488
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,21,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	1049
	.byte	27,0,2,35,0,0,33
	.byte	'Ifx_CPU_SYSCON_Bits',0,21,231,4,3
	.word	54642
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,21,234,4,16,4,11
	.byte	'ASI',0,4
	.word	1049
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	1049
	.byte	27,0,2,35,0,0,33
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,21,238,4,3
	.word	54803
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,21,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	1049
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	1049
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	1049
	.byte	15,0,2,35,0,0,33
	.byte	'Ifx_CPU_TPS_CON_Bits',0,21,249,4,3
	.word	54901
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,21,252,4,16,4,11
	.byte	'Timer',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,21,255,4,3
	.word	55073
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,21,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	1049
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_CPU_TR_ADR_Bits',0,21,133,5,3
	.word	55153
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,21,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	1049
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	1049
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	1049
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	1049
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	1049
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	1049
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	1049
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	1049
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	1049
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	1049
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	1049
	.byte	3,0,2,35,0,0,33
	.byte	'Ifx_CPU_TR_EVT_Bits',0,21,153,5,3
	.word	55226
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,21,156,5,16,4,11
	.byte	'T0',0,4
	.word	1049
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	1049
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	1049
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	1049
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	1049
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	1049
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	1049
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	1049
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	1049
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,21,167,5,3
	.word	55544
	.byte	12,21,175,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46879
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_A',0,21,180,5,3
	.word	55739
	.byte	12,21,183,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46940
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_BIV',0,21,188,5,3
	.word	55798
	.byte	12,21,191,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47019
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_BTV',0,21,196,5,3
	.word	55859
	.byte	12,21,199,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47105
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CCNT',0,21,204,5,3
	.word	55920
	.byte	12,21,207,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47194
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CCTRL',0,21,212,5,3
	.word	55982
	.byte	12,21,215,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47340
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_COMPAT',0,21,220,5,3
	.word	56045
	.byte	12,21,223,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47467
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CORE_ID',0,21,228,5,3
	.word	56109
	.byte	12,21,231,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47565
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CPR_L',0,21,236,5,3
	.word	56174
	.byte	12,21,239,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47658
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CPR_U',0,21,244,5,3
	.word	56237
	.byte	12,21,247,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47751
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CPU_ID',0,21,252,5,3
	.word	56300
	.byte	12,21,255,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47858
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CPXE',0,21,132,6,3
	.word	56364
	.byte	12,21,135,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47945
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CREVT',0,21,140,6,3
	.word	56426
	.byte	12,21,143,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48099
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_CUS_ID',0,21,148,6,3
	.word	56489
	.byte	12,21,151,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48193
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_D',0,21,156,6,3
	.word	56553
	.byte	12,21,159,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48256
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DATR',0,21,164,6,3
	.word	56612
	.byte	12,21,167,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48474
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DBGSR',0,21,172,6,3
	.word	56674
	.byte	12,21,175,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48689
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DBGTCR',0,21,180,6,3
	.word	56737
	.byte	12,21,183,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48783
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DCON0',0,21,188,6,3
	.word	56801
	.byte	12,21,191,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48899
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DCON2',0,21,196,6,3
	.word	56864
	.byte	12,21,199,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49000
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DCX',0,21,204,6,3
	.word	56927
	.byte	12,21,207,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49093
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DEADD',0,21,212,6,3
	.word	56988
	.byte	12,21,215,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49173
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DIEAR',0,21,220,6,3
	.word	57051
	.byte	12,21,223,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49242
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DIETR',0,21,228,6,3
	.word	57114
	.byte	12,21,231,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49471
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DMS',0,21,236,6,3
	.word	57177
	.byte	12,21,239,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49564
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DPR_L',0,21,244,6,3
	.word	57238
	.byte	12,21,247,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49659
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DPR_U',0,21,252,6,3
	.word	57301
	.byte	12,21,255,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49754
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DPRE',0,21,132,7,3
	.word	57364
	.byte	12,21,135,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49844
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DPWE',0,21,140,7,3
	.word	57426
	.byte	12,21,143,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49934
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_DSTR',0,21,148,7,3
	.word	57488
	.byte	12,21,151,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50258
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_EXEVT',0,21,156,7,3
	.word	57550
	.byte	12,21,159,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50412
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FCX',0,21,164,7,3
	.word	57613
	.byte	12,21,167,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50518
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,21,172,7,3
	.word	57674
	.byte	12,21,175,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50867
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,21,180,7,3
	.word	57744
	.byte	12,21,183,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51027
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,21,188,7,3
	.word	57814
	.byte	12,21,191,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51108
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,21,196,7,3
	.word	57883
	.byte	12,21,199,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51195
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,21,204,7,3
	.word	57954
	.byte	12,21,207,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51282
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,21,212,7,3
	.word	58025
	.byte	12,21,215,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51369
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_ICNT',0,21,220,7,3
	.word	58096
	.byte	33
	.byte	'Ifx_CPU_ICR',0,21,228,7,3
	.word	40246
	.byte	12,21,231,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51486
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_ISP',0,21,236,7,3
	.word	58179
	.byte	12,21,239,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51552
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_LCX',0,21,244,7,3
	.word	58240
	.byte	12,21,247,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51658
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_M1CNT',0,21,252,7,3
	.word	58301
	.byte	12,21,255,7,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51751
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_M2CNT',0,21,132,8,3
	.word	58364
	.byte	12,21,135,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51844
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_M3CNT',0,21,140,8,3
	.word	58427
	.byte	12,21,143,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51937
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PC',0,21,148,8,3
	.word	58490
	.byte	12,21,151,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52022
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PCON0',0,21,156,8,3
	.word	58550
	.byte	12,21,159,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52138
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PCON1',0,21,164,8,3
	.word	58613
	.byte	12,21,167,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52249
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PCON2',0,21,172,8,3
	.word	58676
	.byte	12,21,175,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52350
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PCXI',0,21,180,8,3
	.word	58739
	.byte	12,21,183,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52480
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PIEAR',0,21,188,8,3
	.word	58801
	.byte	12,21,191,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52549
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PIETR',0,21,196,8,3
	.word	58864
	.byte	12,21,199,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52778
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PMA0',0,21,204,8,3
	.word	58927
	.byte	12,21,207,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52891
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PMA1',0,21,212,8,3
	.word	58989
	.byte	12,21,215,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53004
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PMA2',0,21,220,8,3
	.word	59051
	.byte	12,21,223,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53095
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PSTR',0,21,228,8,3
	.word	59113
	.byte	12,21,231,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53298
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_PSW',0,21,236,8,3
	.word	59175
	.byte	12,21,239,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53541
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SEGEN',0,21,244,8,3
	.word	59236
	.byte	12,21,247,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53669
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SMACON',0,21,252,8,3
	.word	59299
	.byte	12,21,255,8,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53910
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_ACCENA',0,21,132,9,3
	.word	59363
	.byte	12,21,135,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53993
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_ACCENB',0,21,140,9,3
	.word	59433
	.byte	12,21,143,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54084
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,21,148,9,3
	.word	59503
	.byte	12,21,151,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54175
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,21,156,9,3
	.word	59577
	.byte	12,21,159,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54274
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,21,164,9,3
	.word	59651
	.byte	12,21,167,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54381
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,21,172,9,3
	.word	59721
	.byte	12,21,175,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54488
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SWEVT',0,21,180,9,3
	.word	59791
	.byte	12,21,183,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54642
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_SYSCON',0,21,188,9,3
	.word	59854
	.byte	12,21,191,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54803
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TASK_ASI',0,21,196,9,3
	.word	59918
	.byte	12,21,199,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54901
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TPS_CON',0,21,204,9,3
	.word	59984
	.byte	12,21,207,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55073
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TPS_TIMER',0,21,212,9,3
	.word	60049
	.byte	12,21,215,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55153
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TR_ADR',0,21,220,9,3
	.word	60116
	.byte	12,21,223,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55226
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TR_EVT',0,21,228,9,3
	.word	60180
	.byte	12,21,231,9,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55544
	.byte	4,2,35,0,0,33
	.byte	'Ifx_CPU_TRIG_ACC',0,21,236,9,3
	.word	60244
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,21,247,9,25,8,13
	.byte	'L',0
	.word	56174
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	56237
	.byte	4,2,35,4,0,14
	.word	60310
	.byte	33
	.byte	'Ifx_CPU_CPR',0,21,251,9,3
	.word	60352
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,21,254,9,25,8,13
	.byte	'L',0
	.word	57238
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	57301
	.byte	4,2,35,4,0,14
	.word	60378
	.byte	33
	.byte	'Ifx_CPU_DPR',0,21,130,10,3
	.word	60420
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,21,133,10,25,16,13
	.byte	'LA',0
	.word	59651
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	59721
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	59503
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	59577
	.byte	4,2,35,12,0,14
	.word	60446
	.byte	33
	.byte	'Ifx_CPU_SPROT_RGN',0,21,139,10,3
	.word	60528
	.byte	18,12
	.word	60049
	.byte	19,2,0,10
	.byte	'_Ifx_CPU_TPS',0,21,142,10,25,16,13
	.byte	'CON',0
	.word	59984
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	60560
	.byte	12,2,35,4,0,14
	.word	60569
	.byte	33
	.byte	'Ifx_CPU_TPS',0,21,146,10,3
	.word	60617
	.byte	10
	.byte	'_Ifx_CPU_TR',0,21,149,10,25,8,13
	.byte	'EVT',0
	.word	60180
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	60116
	.byte	4,2,35,4,0,14
	.word	60643
	.byte	33
	.byte	'Ifx_CPU_TR',0,21,153,10,3
	.word	60688
	.byte	18,176,32
	.word	417
	.byte	19,175,32,0,18,208,223,1
	.word	417
	.byte	19,207,223,1,0,18,248,1
	.word	417
	.byte	19,247,1,0,18,244,29
	.word	417
	.byte	19,243,29,0,18,188,3
	.word	417
	.byte	19,187,3,0,18,232,3
	.word	417
	.byte	19,231,3,0,18,252,23
	.word	417
	.byte	19,251,23,0,18,228,63
	.word	417
	.byte	19,227,63,0,18,128,1
	.word	60378
	.byte	19,15,0,14
	.word	60803
	.byte	18,128,31
	.word	417
	.byte	19,255,30,0,18,64
	.word	60310
	.byte	19,7,0,14
	.word	60829
	.byte	18,192,31
	.word	417
	.byte	19,191,31,0,18,16
	.word	56364
	.byte	19,3,0,18,16
	.word	57364
	.byte	19,3,0,18,16
	.word	57426
	.byte	19,3,0,18,208,7
	.word	417
	.byte	19,207,7,0,14
	.word	60569
	.byte	18,240,23
	.word	417
	.byte	19,239,23,0,18,64
	.word	60643
	.byte	19,7,0,14
	.word	60908
	.byte	18,192,23
	.word	417
	.byte	19,191,23,0,18,232,1
	.word	417
	.byte	19,231,1,0,18,180,1
	.word	417
	.byte	19,179,1,0,18,172,1
	.word	417
	.byte	19,171,1,0,18,64
	.word	56553
	.byte	19,15,0,18,64
	.word	417
	.byte	19,63,0,18,64
	.word	55739
	.byte	19,15,0,10
	.byte	'_Ifx_CPU',0,21,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	60713
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	59236
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	60724
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	59918
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	60737
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	58927
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	58989
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	59051
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	60748
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	56864
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	4799
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	59299
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	57488
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	2980
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	56612
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	56988
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	57051
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	57114
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	4170
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	56801
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	60759
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	59113
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	58613
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	58676
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	58550
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	58801
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	58864
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	60770
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	56045
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	60781
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	57674
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	57814
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	57744
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	2980
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	57883
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	57954
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	58025
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	60792
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	60813
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	60818
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	60838
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	60843
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	60854
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	60863
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	60872
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	60881
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	60892
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	60897
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	60917
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	60922
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	55982
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	55920
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	58096
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	58301
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	58364
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	58427
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	60933
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	56674
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	2980
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	57550
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	56426
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	59791
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	27708
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	60244
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	5139
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	57177
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	56927
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	56737
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	60944
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	58739
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	59175
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	58490
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	4799
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	59854
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	56300
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	56109
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	55798
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	55859
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	58179
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	40246
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	4799
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	57613
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	58240
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	27238
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	56489
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	60955
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	60966
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	60975
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	60984
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	60975
	.byte	64,4,35,192,255,3,0,14
	.word	60993
	.byte	33
	.byte	'Ifx_CPU',0,21,130,11,3
	.word	62784
	.byte	15,12,127,9,1,16
	.byte	'IfxCpu_Id_0',0,0,16
	.byte	'IfxCpu_Id_1',0,1,16
	.byte	'IfxCpu_Id_none',0,2,0,33
	.byte	'IfxCpu_Id',0,12,132,1,3
	.word	62806
	.byte	33
	.byte	'IfxCpu_ResourceCpu',0,12,161,1,3
	.word	10158
	.byte	33
	.byte	'Ifx_SCU_ACCEN0_Bits',0,7,79,3
	.word	33084
	.byte	33
	.byte	'Ifx_SCU_ACCEN1_Bits',0,7,85,3
	.word	32995
	.byte	33
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,7,94,3
	.word	19136
	.byte	33
	.byte	'Ifx_SCU_CCUCON0_Bits',0,7,111,3
	.word	16752
	.byte	33
	.byte	'Ifx_SCU_CCUCON1_Bits',0,7,126,3
	.word	17043
	.byte	33
	.byte	'Ifx_SCU_CCUCON2_Bits',0,7,135,1,3
	.word	17698
	.byte	33
	.byte	'Ifx_SCU_CCUCON3_Bits',0,7,150,1,3
	.word	17836
	.byte	33
	.byte	'Ifx_SCU_CCUCON4_Bits',0,7,165,1,3
	.word	18089
	.byte	33
	.byte	'Ifx_SCU_CCUCON5_Bits',0,7,174,1,3
	.word	18334
	.byte	33
	.byte	'Ifx_SCU_CCUCON6_Bits',0,7,181,1,3
	.word	20383
	.byte	33
	.byte	'Ifx_SCU_CCUCON7_Bits',0,7,188,1,3
	.word	20493
	.byte	33
	.byte	'Ifx_SCU_CHIPID_Bits',0,7,202,1,3
	.word	26790
	.byte	33
	.byte	'Ifx_SCU_DTSCON_Bits',0,7,213,1,3
	.word	24133
	.byte	33
	.byte	'Ifx_SCU_DTSLIM_Bits',0,7,225,1,3
	.word	32790
	.byte	33
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,7,235,1,3
	.word	23969
	.byte	33
	.byte	'Ifx_SCU_EICR_Bits',0,7,129,2,3
	.word	31140
	.byte	33
	.byte	'Ifx_SCU_EIFR_Bits',0,7,143,2,3
	.word	31526
	.byte	33
	.byte	'Ifx_SCU_EMSR_Bits',0,7,159,2,3
	.word	25590
	.byte	33
	.byte	'Ifx_SCU_ESRCFG_Bits',0,7,167,2,3
	.word	19916
	.byte	33
	.byte	'Ifx_SCU_ESROCFG_Bits',0,7,175,2,3
	.word	20054
	.byte	33
	.byte	'Ifx_SCU_EVR13CON_Bits',0,7,185,2,3
	.word	21780
	.byte	33
	.byte	'Ifx_SCU_EVR33CON_Bits',0,7,195,2,3
	.word	21952
	.byte	33
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,7,205,2,3
	.word	27989
	.byte	33
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,7,215,2,3
	.word	21607
	.byte	33
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,7,232,2,3
	.word	28498
	.byte	33
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,7,245,2,3
	.word	30481
	.byte	33
	.byte	'Ifx_SCU_EVROVMON_Bits',0,7,255,2,3
	.word	28326
	.byte	33
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,7,142,3,3
	.word	19636
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,7,152,3,3
	.word	29521
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,7,162,3,3
	.word	29680
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,7,172,3,3
	.word	29842
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,7,181,3,3
	.word	30010
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,7,191,3,3
	.word	30159
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,7,200,3,3
	.word	30330
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,7,211,3,3
	.word	28834
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,7,222,3,3
	.word	29022
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,7,232,3,3
	.word	29203
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,7,241,3,3
	.word	29370
	.byte	33
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,7,130,4,3
	.word	21323
	.byte	33
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,7,139,4,3
	.word	27840
	.byte	33
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,7,149,4,3
	.word	28154
	.byte	33
	.byte	'Ifx_SCU_EXTCON_Bits',0,7,163,4,3
	.word	17469
	.byte	33
	.byte	'Ifx_SCU_FDR_Bits',0,7,174,4,3
	.word	17292
	.byte	33
	.byte	'Ifx_SCU_FMR_Bits',0,7,197,4,3
	.word	31750
	.byte	33
	.byte	'Ifx_SCU_ID_Bits',0,7,205,4,3
	.word	14528
	.byte	33
	.byte	'Ifx_SCU_IGCR_Bits',0,7,232,4,3
	.word	32316
	.byte	33
	.byte	'Ifx_SCU_IN_Bits',0,7,240,4,3
	.word	21209
	.byte	33
	.byte	'Ifx_SCU_IOCR_Bits',0,7,250,4,3
	.word	20759
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,7,131,5,3
	.word	27247
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,7,141,5,3
	.word	27403
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,7,149,5,3
	.word	27571
	.byte	33
	.byte	'Ifx_SCU_LCLCON_Bits',0,7,158,5,3
	.word	26522
	.byte	33
	.byte	'Ifx_SCU_LCLTEST_Bits',0,7,166,5,3
	.word	26665
	.byte	33
	.byte	'Ifx_SCU_MANID_Bits',0,7,174,5,3
	.word	27009
	.byte	33
	.byte	'Ifx_SCU_OMR_Bits',0,7,185,5,3
	.word	21037
	.byte	33
	.byte	'Ifx_SCU_OSCCON_Bits',0,7,209,5,3
	.word	14650
	.byte	33
	.byte	'Ifx_SCU_OUT_Bits',0,7,217,5,3
	.word	20922
	.byte	33
	.byte	'Ifx_SCU_OVCCON_Bits',0,7,233,5,3
	.word	30853
	.byte	33
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,7,242,5,3
	.word	30709
	.byte	33
	.byte	'Ifx_SCU_PDISC_Bits',0,7,250,5,3
	.word	27717
	.byte	33
	.byte	'Ifx_SCU_PDR_Bits',0,7,132,6,3
	.word	20612
	.byte	33
	.byte	'Ifx_SCU_PDRR_Bits',0,7,146,6,3
	.word	32100
	.byte	33
	.byte	'Ifx_SCU_PLLCON0_Bits',0,7,166,6,3
	.word	15316
	.byte	33
	.byte	'Ifx_SCU_PLLCON1_Bits',0,7,177,6,3
	.word	15682
	.byte	33
	.byte	'Ifx_SCU_PLLCON2_Bits',0,7,184,6,3
	.word	15870
	.byte	33
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,7,204,6,3
	.word	16184
	.byte	33
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,7,215,6,3
	.word	16560
	.byte	33
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,7,227,6,3
	.word	15980
	.byte	33
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,7,241,6,3
	.word	15073
	.byte	33
	.byte	'Ifx_SCU_PMCSR_Bits',0,7,251,6,3
	.word	23796
	.byte	33
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,7,153,7,3
	.word	22395
	.byte	33
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,7,170,7,3
	.word	24309
	.byte	33
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,7,187,7,3
	.word	24613
	.byte	33
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,7,214,7,3
	.word	22972
	.byte	33
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,7,230,7,3
	.word	23477
	.byte	33
	.byte	'Ifx_SCU_RSTCON2_Bits',0,7,243,7,3
	.word	19417
	.byte	33
	.byte	'Ifx_SCU_RSTCON_Bits',0,7,129,8,3
	.word	18914
	.byte	33
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,7,155,8,3
	.word	18472
	.byte	33
	.byte	'Ifx_SCU_SAFECON_Bits',0,7,162,8,3
	.word	27132
	.byte	33
	.byte	'Ifx_SCU_STSTAT_Bits',0,7,178,8,3
	.word	22124
	.byte	33
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,7,186,8,3
	.word	19283
	.byte	33
	.byte	'Ifx_SCU_SYSCON_Bits',0,7,198,8,3
	.word	20175
	.byte	33
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,7,208,8,3
	.word	26196
	.byte	33
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,7,218,8,3
	.word	26359
	.byte	33
	.byte	'Ifx_SCU_TRAPSET_Bits',0,7,228,8,3
	.word	26033
	.byte	33
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,7,238,8,3
	.word	25869
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,7,247,8,3
	.word	1065
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,7,134,9,3
	.word	1201
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,7,150,9,3
	.word	1445
	.byte	33
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,7,159,9,3
	.word	24901
	.byte	33
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,7,175,9,3
	.word	25035
	.byte	33
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,7,191,9,3
	.word	25295
	.byte	33
	.byte	'Ifx_SCU_ACCEN0',0,7,204,9,3
	.word	33613
	.byte	33
	.byte	'Ifx_SCU_ACCEN1',0,7,212,9,3
	.word	33044
	.byte	33
	.byte	'Ifx_SCU_ARSTDIS',0,7,220,9,3
	.word	19243
	.byte	33
	.byte	'Ifx_SCU_CCUCON0',0,7,228,9,3
	.word	17003
	.byte	33
	.byte	'Ifx_SCU_CCUCON1',0,7,236,9,3
	.word	17252
	.byte	33
	.byte	'Ifx_SCU_CCUCON2',0,7,244,9,3
	.word	17796
	.byte	33
	.byte	'Ifx_SCU_CCUCON3',0,7,252,9,3
	.word	18049
	.byte	33
	.byte	'Ifx_SCU_CCUCON4',0,7,132,10,3
	.word	18294
	.byte	33
	.byte	'Ifx_SCU_CCUCON5',0,7,140,10,3
	.word	18432
	.byte	33
	.byte	'Ifx_SCU_CCUCON6',0,7,148,10,3
	.word	20453
	.byte	33
	.byte	'Ifx_SCU_CCUCON7',0,7,156,10,3
	.word	20563
	.byte	33
	.byte	'Ifx_SCU_CHIPID',0,7,164,10,3
	.word	26969
	.byte	33
	.byte	'Ifx_SCU_DTSCON',0,7,172,10,3
	.word	24269
	.byte	33
	.byte	'Ifx_SCU_DTSLIM',0,7,180,10,3
	.word	32944
	.byte	33
	.byte	'Ifx_SCU_DTSSTAT',0,7,188,10,3
	.word	24093
	.byte	33
	.byte	'Ifx_SCU_EICR',0,7,196,10,3
	.word	31477
	.byte	33
	.byte	'Ifx_SCU_EIFR',0,7,204,10,3
	.word	31710
	.byte	33
	.byte	'Ifx_SCU_EMSR',0,7,212,10,3
	.word	25815
	.byte	33
	.byte	'Ifx_SCU_ESRCFG',0,7,220,10,3
	.word	20005
	.byte	33
	.byte	'Ifx_SCU_ESROCFG',0,7,228,10,3
	.word	20135
	.byte	33
	.byte	'Ifx_SCU_EVR13CON',0,7,236,10,3
	.word	21912
	.byte	33
	.byte	'Ifx_SCU_EVR33CON',0,7,244,10,3
	.word	22084
	.byte	33
	.byte	'Ifx_SCU_EVRADCSTAT',0,7,252,10,3
	.word	28114
	.byte	33
	.byte	'Ifx_SCU_EVRDVSTAT',0,7,132,11,3
	.word	21740
	.byte	33
	.byte	'Ifx_SCU_EVRMONCTRL',0,7,140,11,3
	.word	28794
	.byte	33
	.byte	'Ifx_SCU_EVROSCCTRL',0,7,148,11,3
	.word	30669
	.byte	33
	.byte	'Ifx_SCU_EVROVMON',0,7,156,11,3
	.word	28458
	.byte	33
	.byte	'Ifx_SCU_EVRRSTCON',0,7,164,11,3
	.word	19876
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,7,172,11,3
	.word	29640
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,7,180,11,3
	.word	29802
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,7,188,11,3
	.word	29970
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,7,196,11,3
	.word	30119
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,7,204,11,3
	.word	30290
	.byte	33
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,7,212,11,3
	.word	30441
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL1',0,7,220,11,3
	.word	28982
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL2',0,7,228,11,3
	.word	29163
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL3',0,7,236,11,3
	.word	29330
	.byte	33
	.byte	'Ifx_SCU_EVRSDCTRL4',0,7,244,11,3
	.word	29481
	.byte	33
	.byte	'Ifx_SCU_EVRSTAT',0,7,252,11,3
	.word	21567
	.byte	33
	.byte	'Ifx_SCU_EVRTRIM',0,7,132,12,3
	.word	27949
	.byte	33
	.byte	'Ifx_SCU_EVRUVMON',0,7,140,12,3
	.word	28286
	.byte	33
	.byte	'Ifx_SCU_EXTCON',0,7,148,12,3
	.word	17658
	.byte	33
	.byte	'Ifx_SCU_FDR',0,7,156,12,3
	.word	17429
	.byte	33
	.byte	'Ifx_SCU_FMR',0,7,164,12,3
	.word	32060
	.byte	33
	.byte	'Ifx_SCU_ID',0,7,172,12,3
	.word	14610
	.byte	33
	.byte	'Ifx_SCU_IGCR',0,7,180,12,3
	.word	32741
	.byte	33
	.byte	'Ifx_SCU_IN',0,7,188,12,3
	.word	21283
	.byte	33
	.byte	'Ifx_SCU_IOCR',0,7,196,12,3
	.word	20882
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL0',0,7,204,12,3
	.word	27363
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL1',0,7,212,12,3
	.word	27531
	.byte	33
	.byte	'Ifx_SCU_LBISTCTRL2',0,7,220,12,3
	.word	27668
	.byte	33
	.byte	'Ifx_SCU_LCLCON',0,7,228,12,3
	.word	26625
	.byte	33
	.byte	'Ifx_SCU_LCLTEST',0,7,236,12,3
	.word	26750
	.byte	33
	.byte	'Ifx_SCU_MANID',0,7,244,12,3
	.word	27092
	.byte	33
	.byte	'Ifx_SCU_OMR',0,7,252,12,3
	.word	21169
	.byte	33
	.byte	'Ifx_SCU_OSCCON',0,7,132,13,3
	.word	15033
	.byte	33
	.byte	'Ifx_SCU_OUT',0,7,140,13,3
	.word	20997
	.byte	33
	.byte	'Ifx_SCU_OVCCON',0,7,148,13,3
	.word	31091
	.byte	33
	.byte	'Ifx_SCU_OVCENABLE',0,7,156,13,3
	.word	30813
	.byte	33
	.byte	'Ifx_SCU_PDISC',0,7,164,13,3
	.word	27800
	.byte	33
	.byte	'Ifx_SCU_PDR',0,7,172,13,3
	.word	20719
	.byte	33
	.byte	'Ifx_SCU_PDRR',0,7,180,13,3
	.word	32276
	.byte	33
	.byte	'Ifx_SCU_PLLCON0',0,7,188,13,3
	.word	15642
	.byte	33
	.byte	'Ifx_SCU_PLLCON1',0,7,196,13,3
	.word	15830
	.byte	33
	.byte	'Ifx_SCU_PLLCON2',0,7,204,13,3
	.word	15940
	.byte	33
	.byte	'Ifx_SCU_PLLERAYCON0',0,7,212,13,3
	.word	16520
	.byte	33
	.byte	'Ifx_SCU_PLLERAYCON1',0,7,220,13,3
	.word	16712
	.byte	33
	.byte	'Ifx_SCU_PLLERAYSTAT',0,7,228,13,3
	.word	16144
	.byte	33
	.byte	'Ifx_SCU_PLLSTAT',0,7,236,13,3
	.word	15276
	.byte	33
	.byte	'Ifx_SCU_PMCSR',0,7,244,13,3
	.word	23920
	.byte	33
	.byte	'Ifx_SCU_PMSWCR0',0,7,252,13,3
	.word	22932
	.byte	33
	.byte	'Ifx_SCU_PMSWCR1',0,7,132,14,3
	.word	24573
	.byte	33
	.byte	'Ifx_SCU_PMSWCR2',0,7,140,14,3
	.word	24861
	.byte	33
	.byte	'Ifx_SCU_PMSWSTAT',0,7,148,14,3
	.word	23437
	.byte	33
	.byte	'Ifx_SCU_PMSWSTATCLR',0,7,156,14,3
	.word	23756
	.byte	33
	.byte	'Ifx_SCU_RSTCON',0,7,164,14,3
	.word	19096
	.byte	33
	.byte	'Ifx_SCU_RSTCON2',0,7,172,14,3
	.word	19596
	.byte	33
	.byte	'Ifx_SCU_RSTSTAT',0,7,180,14,3
	.word	18874
	.byte	33
	.byte	'Ifx_SCU_SAFECON',0,7,188,14,3
	.word	27198
	.byte	33
	.byte	'Ifx_SCU_STSTAT',0,7,196,14,3
	.word	22355
	.byte	33
	.byte	'Ifx_SCU_SWRSTCON',0,7,204,14,3
	.word	19377
	.byte	33
	.byte	'Ifx_SCU_SYSCON',0,7,212,14,3
	.word	20343
	.byte	33
	.byte	'Ifx_SCU_TRAPCLR',0,7,220,14,3
	.word	26319
	.byte	33
	.byte	'Ifx_SCU_TRAPDIS',0,7,228,14,3
	.word	26482
	.byte	33
	.byte	'Ifx_SCU_TRAPSET',0,7,236,14,3
	.word	26156
	.byte	33
	.byte	'Ifx_SCU_TRAPSTAT',0,7,244,14,3
	.word	25993
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_CON0',0,7,252,14,3
	.word	1161
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_CON1',0,7,132,15,3
	.word	1405
	.byte	33
	.byte	'Ifx_SCU_WDTCPU_SR',0,7,140,15,3
	.word	1636
	.byte	33
	.byte	'Ifx_SCU_WDTS_CON0',0,7,148,15,3
	.word	24995
	.byte	33
	.byte	'Ifx_SCU_WDTS_CON1',0,7,156,15,3
	.word	25255
	.byte	33
	.byte	'Ifx_SCU_WDTS_SR',0,7,164,15,3
	.word	25484
	.byte	14
	.word	1676
	.byte	33
	.byte	'Ifx_SCU_WDTCPU',0,7,180,15,3
	.word	68019
	.byte	14
	.word	25524
	.byte	33
	.byte	'Ifx_SCU_WDTS',0,7,188,15,3
	.word	68048
	.byte	14
	.word	33653
	.byte	33
	.byte	'Ifx_SCU',0,7,181,16,3
	.word	68075
	.byte	33
	.byte	'Ifx_STM_ACCEN0_Bits',0,14,79,3
	.word	13147
	.byte	33
	.byte	'Ifx_STM_ACCEN1_Bits',0,14,85,3
	.word	13058
	.byte	33
	.byte	'Ifx_STM_CAP_Bits',0,14,91,3
	.word	11588
	.byte	33
	.byte	'Ifx_STM_CAPSV_Bits',0,14,97,3
	.word	12465
	.byte	33
	.byte	'Ifx_STM_CLC_Bits',0,14,107,3
	.word	10711
	.byte	33
	.byte	'Ifx_STM_CMCON_Bits',0,14,120,3
	.word	11766
	.byte	33
	.byte	'Ifx_STM_CMP_Bits',0,14,126,3
	.word	11675
	.byte	33
	.byte	'Ifx_STM_ICR_Bits',0,14,139,1,3
	.word	11997
	.byte	33
	.byte	'Ifx_STM_ID_Bits',0,14,147,1,3
	.word	10867
	.byte	33
	.byte	'Ifx_STM_ISCR_Bits',0,14,157,1,3
	.word	12214
	.byte	33
	.byte	'Ifx_STM_KRST0_Bits',0,14,165,1,3
	.word	12935
	.byte	33
	.byte	'Ifx_STM_KRST1_Bits',0,14,172,1,3
	.word	12831
	.byte	33
	.byte	'Ifx_STM_KRSTCLR_Bits',0,14,179,1,3
	.word	12725
	.byte	33
	.byte	'Ifx_STM_OCS_Bits',0,14,189,1,3
	.word	12565
	.byte	33
	.byte	'Ifx_STM_TIM0_Bits',0,14,195,1,3
	.word	10989
	.byte	33
	.byte	'Ifx_STM_TIM0SV_Bits',0,14,201,1,3
	.word	12378
	.byte	33
	.byte	'Ifx_STM_TIM1_Bits',0,14,207,1,3
	.word	11074
	.byte	33
	.byte	'Ifx_STM_TIM2_Bits',0,14,213,1,3
	.word	11159
	.byte	33
	.byte	'Ifx_STM_TIM3_Bits',0,14,219,1,3
	.word	11244
	.byte	33
	.byte	'Ifx_STM_TIM4_Bits',0,14,225,1,3
	.word	11330
	.byte	33
	.byte	'Ifx_STM_TIM5_Bits',0,14,231,1,3
	.word	11416
	.byte	33
	.byte	'Ifx_STM_TIM6_Bits',0,14,237,1,3
	.word	11502
	.byte	33
	.byte	'Ifx_STM_ACCEN0',0,14,250,1,3
	.word	13676
	.byte	33
	.byte	'Ifx_STM_ACCEN1',0,14,130,2,3
	.word	13107
	.byte	33
	.byte	'Ifx_STM_CAP',0,14,138,2,3
	.word	11635
	.byte	33
	.byte	'Ifx_STM_CAPSV',0,14,146,2,3
	.word	12514
	.byte	33
	.byte	'Ifx_STM_CLC',0,14,154,2,3
	.word	10827
	.byte	33
	.byte	'Ifx_STM_CMCON',0,14,162,2,3
	.word	11957
	.byte	33
	.byte	'Ifx_STM_CMP',0,14,170,2,3
	.word	11717
	.byte	33
	.byte	'Ifx_STM_ICR',0,14,178,2,3
	.word	12174
	.byte	33
	.byte	'Ifx_STM_ID',0,14,186,2,3
	.word	10949
	.byte	33
	.byte	'Ifx_STM_ISCR',0,14,194,2,3
	.word	12338
	.byte	33
	.byte	'Ifx_STM_KRST0',0,14,202,2,3
	.word	13018
	.byte	33
	.byte	'Ifx_STM_KRST1',0,14,210,2,3
	.word	12895
	.byte	33
	.byte	'Ifx_STM_KRSTCLR',0,14,218,2,3
	.word	12791
	.byte	33
	.byte	'Ifx_STM_OCS',0,14,226,2,3
	.word	12685
	.byte	33
	.byte	'Ifx_STM_TIM0',0,14,234,2,3
	.word	11034
	.byte	33
	.byte	'Ifx_STM_TIM0SV',0,14,242,2,3
	.word	12425
	.byte	33
	.byte	'Ifx_STM_TIM1',0,14,250,2,3
	.word	11119
	.byte	33
	.byte	'Ifx_STM_TIM2',0,14,130,3,3
	.word	11204
	.byte	33
	.byte	'Ifx_STM_TIM3',0,14,138,3,3
	.word	11290
	.byte	33
	.byte	'Ifx_STM_TIM4',0,14,146,3,3
	.word	11376
	.byte	33
	.byte	'Ifx_STM_TIM5',0,14,154,3,3
	.word	11462
	.byte	33
	.byte	'Ifx_STM_TIM6',0,14,162,3,3
	.word	11548
	.byte	14
	.word	13716
	.byte	33
	.byte	'Ifx_STM',0,14,201,3,3
	.word	69180
	.byte	15,24,240,10,9,1,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,33
	.byte	'IfxScu_CCUCON0_CLKSEL',0,24,244,10,3
	.word	69202
	.byte	15,24,254,10,9,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,16
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,33
	.byte	'IfxScu_WDTCON1_IR',0,24,131,11,3
	.word	69299
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,25,45,16,4,11
	.byte	'EN0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,25,79,3
	.word	69421
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,25,82,16,4,11
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,25,85,3
	.word	69982
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,25,88,16,4,11
	.byte	'SEL',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	394
	.byte	22,0,2,35,0,0,33
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,25,95,3
	.word	70063
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,25,98,16,4,11
	.byte	'VLD0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	394
	.byte	22,0,2,35,0,0,33
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,25,111,3
	.word	70216
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,25,114,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	394
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	417
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,25,121,3
	.word	70464
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,25,124,16,4,11
	.byte	'STATUS',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,33
	.byte	'Ifx_FLASH_COMM0_Bits',0,25,128,1,3
	.word	70610
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,25,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_COMM1_Bits',0,25,136,1,3
	.word	70708
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,25,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_COMM2_Bits',0,25,144,1,3
	.word	70824
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,25,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	394
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	950
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_ECCRD_Bits',0,25,153,1,3
	.word	70940
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,25,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	394
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	950
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_ECCRP_Bits',0,25,162,1,3
	.word	71080
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,25,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	394
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	950
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_ECCW_Bits',0,25,171,1,3
	.word	71220
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,25,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	417
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	417
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	950
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	417
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	417
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	417
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_FCON_Bits',0,25,193,1,3
	.word	71359
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,25,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	417
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	417
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	417
	.byte	8,0,2,35,3,0,33
	.byte	'Ifx_FLASH_FPRO_Bits',0,25,218,1,3
	.word	71721
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,25,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	950
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	417
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	417
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	417
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_FSR_Bits',0,25,254,1,3
	.word	72162
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,25,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	417
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	417
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_ID_Bits',0,25,134,2,3
	.word	72768
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,25,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	950
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_MARD_Bits',0,25,147,2,3
	.word	72879
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,25,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	950
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_MARP_Bits',0,25,159,2,3
	.word	73093
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,25,162,2,16,4,11
	.byte	'L',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	417
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	417
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	950
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	417
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_PROCOND_Bits',0,25,179,2,3
	.word	73280
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,25,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	417
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	394
	.byte	28,0,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,25,188,2,3
	.word	73604
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,25,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	950
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,25,199,2,3
	.word	73747
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,25,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	950
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	417
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	417
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	417
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	950
	.byte	14,0,2,35,2,0,33
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,25,219,2,3
	.word	73936
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,25,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	417
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	417
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,25,254,2,3
	.word	74299
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,25,129,3,16,4,11
	.byte	'S0L',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	417
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_PROCONP_Bits',0,25,160,3,3
	.word	74894
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,25,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	417
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	417
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	417
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	417
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	417
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	417
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	417
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	417
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	417
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	417
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	417
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	417
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	417
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	417
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	417
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	417
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	417
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	417
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	417
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	417
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	417
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,25,194,3,3
	.word	75418
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,25,197,3,16,4,11
	.byte	'TAG',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,25,201,3,3
	.word	76000
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,25,204,3,16,4,11
	.byte	'TAG',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,25,208,3,3
	.word	76102
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,25,211,3,16,4,11
	.byte	'TAG',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	394
	.byte	26,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,25,215,3,3
	.word	76204
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,25,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	394
	.byte	29,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RRAD_Bits',0,25,222,3,3
	.word	76306
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,25,225,3,16,4,11
	.byte	'STRT',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	417
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	417
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	417
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	417
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	417
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	417
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	950
	.byte	16,0,2,35,2,0,33
	.byte	'Ifx_FLASH_RRCT_Bits',0,25,236,3,3
	.word	76400
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,25,239,3,16,4,11
	.byte	'DATA',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RRD0_Bits',0,25,242,3,3
	.word	76610
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,25,245,3,16,4,11
	.byte	'DATA',0,4
	.word	394
	.byte	32,0,2,35,0,0,33
	.byte	'Ifx_FLASH_RRD1_Bits',0,25,248,3,3
	.word	76683
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,25,251,3,16,4,11
	.byte	'SEL',0,1
	.word	417
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	417
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	417
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	417
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	394
	.byte	22,0,2,35,0,0,33
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,25,130,4,3
	.word	76756
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,25,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	417
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	394
	.byte	31,0,2,35,0,0,33
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,25,137,4,3
	.word	76911
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,25,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	417
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	394
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	417
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	417
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	417
	.byte	1,0,2,35,3,0,33
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,25,147,4,3
	.word	77016
	.byte	12,25,155,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69421
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ACCEN0',0,25,160,4,3
	.word	77164
	.byte	12,25,163,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69982
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ACCEN1',0,25,168,4,3
	.word	77230
	.byte	12,25,171,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70063
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_CBAB_CFG',0,25,176,4,3
	.word	77296
	.byte	12,25,179,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70216
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_CBAB_STAT',0,25,184,4,3
	.word	77364
	.byte	12,25,187,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70464
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_CBAB_TOP',0,25,192,4,3
	.word	77433
	.byte	12,25,195,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70610
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_COMM0',0,25,200,4,3
	.word	77501
	.byte	12,25,203,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70708
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_COMM1',0,25,208,4,3
	.word	77566
	.byte	12,25,211,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70824
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_COMM2',0,25,216,4,3
	.word	77631
	.byte	12,25,219,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70940
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ECCRD',0,25,224,4,3
	.word	77696
	.byte	12,25,227,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71080
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ECCRP',0,25,232,4,3
	.word	77761
	.byte	12,25,235,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71220
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ECCW',0,25,240,4,3
	.word	77826
	.byte	12,25,243,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71359
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_FCON',0,25,248,4,3
	.word	77890
	.byte	12,25,251,4,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71721
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_FPRO',0,25,128,5,3
	.word	77954
	.byte	12,25,131,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72162
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_FSR',0,25,136,5,3
	.word	78018
	.byte	12,25,139,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72768
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_ID',0,25,144,5,3
	.word	78081
	.byte	12,25,147,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72879
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_MARD',0,25,152,5,3
	.word	78143
	.byte	12,25,155,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73093
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_MARP',0,25,160,5,3
	.word	78207
	.byte	12,25,163,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73280
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCOND',0,25,168,5,3
	.word	78271
	.byte	12,25,171,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73604
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONDBG',0,25,176,5,3
	.word	78338
	.byte	12,25,179,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73747
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONHSM',0,25,184,5,3
	.word	78407
	.byte	12,25,187,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73936
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,25,192,5,3
	.word	78476
	.byte	12,25,195,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74299
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONOTP',0,25,200,5,3
	.word	78549
	.byte	12,25,203,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74894
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONP',0,25,208,5,3
	.word	78618
	.byte	12,25,211,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75418
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_PROCONWOP',0,25,216,5,3
	.word	78685
	.byte	12,25,219,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76000
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG0',0,25,224,5,3
	.word	78754
	.byte	12,25,227,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76102
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG1',0,25,232,5,3
	.word	78822
	.byte	12,25,235,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76204
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RDB_CFG2',0,25,240,5,3
	.word	78890
	.byte	12,25,243,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76306
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RRAD',0,25,248,5,3
	.word	78958
	.byte	12,25,251,5,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76400
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RRCT',0,25,128,6,3
	.word	79022
	.byte	12,25,131,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76610
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RRD0',0,25,136,6,3
	.word	79086
	.byte	12,25,139,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76683
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_RRD1',0,25,144,6,3
	.word	79150
	.byte	12,25,147,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76756
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_UBAB_CFG',0,25,152,6,3
	.word	79214
	.byte	12,25,155,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76911
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_UBAB_STAT',0,25,160,6,3
	.word	79282
	.byte	12,25,163,6,9,4,13
	.byte	'U',0
	.word	394
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	410
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77016
	.byte	4,2,35,0,0,33
	.byte	'Ifx_FLASH_UBAB_TOP',0,25,168,6,3
	.word	79351
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,25,179,6,25,12,13
	.byte	'CFG',0
	.word	77296
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	77364
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	77433
	.byte	4,2,35,8,0,14
	.word	79419
	.byte	33
	.byte	'Ifx_FLASH_CBAB',0,25,184,6,3
	.word	79482
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,25,187,6,25,12,13
	.byte	'CFG0',0
	.word	78754
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	78822
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	78890
	.byte	4,2,35,8,0,14
	.word	79511
	.byte	33
	.byte	'Ifx_FLASH_RDB',0,25,192,6,3
	.word	79575
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,25,195,6,25,12,13
	.byte	'CFG',0
	.word	79214
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	79282
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	79351
	.byte	4,2,35,8,0,14
	.word	79603
	.byte	33
	.byte	'Ifx_FLASH_UBAB',0,25,200,6,3
	.word	79666
	.byte	33
	.byte	'Ifx_P_ACCEN0_Bits',0,9,79,3
	.word	8552
	.byte	33
	.byte	'Ifx_P_ACCEN1_Bits',0,9,85,3
	.word	8465
	.byte	33
	.byte	'Ifx_P_ESR_Bits',0,9,107,3
	.word	4808
	.byte	33
	.byte	'Ifx_P_ID_Bits',0,9,115,3
	.word	2861
	.byte	33
	.byte	'Ifx_P_IN_Bits',0,9,137,1,3
	.word	3856
	.byte	33
	.byte	'Ifx_P_IOCR0_Bits',0,9,150,1,3
	.word	2989
	.byte	33
	.byte	'Ifx_P_IOCR12_Bits',0,9,163,1,3
	.word	3636
	.byte	33
	.byte	'Ifx_P_IOCR4_Bits',0,9,176,1,3
	.word	3204
	.byte	33
	.byte	'Ifx_P_IOCR8_Bits',0,9,189,1,3
	.word	3419
	.byte	33
	.byte	'Ifx_P_LPCR0_Bits',0,9,197,1,3
	.word	7824
	.byte	33
	.byte	'Ifx_P_LPCR1_Bits',0,9,205,1,3
	.word	7948
	.byte	33
	.byte	'Ifx_P_LPCR1_P21_Bits',0,9,215,1,3
	.word	8032
	.byte	33
	.byte	'Ifx_P_LPCR2_Bits',0,9,229,1,3
	.word	8212
	.byte	33
	.byte	'Ifx_P_OMCR0_Bits',0,9,240,1,3
	.word	6463
	.byte	33
	.byte	'Ifx_P_OMCR12_Bits',0,9,250,1,3
	.word	6987
	.byte	33
	.byte	'Ifx_P_OMCR4_Bits',0,9,133,2,3
	.word	6637
	.byte	33
	.byte	'Ifx_P_OMCR8_Bits',0,9,144,2,3
	.word	6811
	.byte	33
	.byte	'Ifx_P_OMCR_Bits',0,9,166,2,3
	.word	7476
	.byte	33
	.byte	'Ifx_P_OMR_Bits',0,9,203,2,3
	.word	2290
	.byte	33
	.byte	'Ifx_P_OMSR0_Bits',0,9,213,2,3
	.word	5800
	.byte	33
	.byte	'Ifx_P_OMSR12_Bits',0,9,224,2,3
	.word	6288
	.byte	33
	.byte	'Ifx_P_OMSR4_Bits',0,9,235,2,3
	.word	5947
	.byte	33
	.byte	'Ifx_P_OMSR8_Bits',0,9,246,2,3
	.word	6116
	.byte	33
	.byte	'Ifx_P_OMSR_Bits',0,9,140,3,3
	.word	7143
	.byte	33
	.byte	'Ifx_P_OUT_Bits',0,9,162,3,3
	.word	1974
	.byte	33
	.byte	'Ifx_P_PCSR_Bits',0,9,180,3,3
	.word	5514
	.byte	33
	.byte	'Ifx_P_PDISC_Bits',0,9,202,3,3
	.word	5148
	.byte	33
	.byte	'Ifx_P_PDR0_Bits',0,9,223,3,3
	.word	4179
	.byte	33
	.byte	'Ifx_P_PDR1_Bits',0,9,244,3,3
	.word	4483
	.byte	33
	.byte	'Ifx_P_ACCEN0',0,9,129,4,3
	.word	9079
	.byte	33
	.byte	'Ifx_P_ACCEN1',0,9,137,4,3
	.word	8512
	.byte	33
	.byte	'Ifx_P_ESR',0,9,145,4,3
	.word	5099
	.byte	33
	.byte	'Ifx_P_ID',0,9,153,4,3
	.word	2940
	.byte	33
	.byte	'Ifx_P_IN',0,9,161,4,3
	.word	4130
	.byte	33
	.byte	'Ifx_P_IOCR0',0,9,169,4,3
	.word	3164
	.byte	33
	.byte	'Ifx_P_IOCR12',0,9,177,4,3
	.word	3816
	.byte	33
	.byte	'Ifx_P_IOCR4',0,9,185,4,3
	.word	3379
	.byte	33
	.byte	'Ifx_P_IOCR8',0,9,193,4,3
	.word	3596
	.byte	33
	.byte	'Ifx_P_LPCR0',0,9,201,4,3
	.word	7908
	.byte	33
	.byte	'Ifx_P_LPCR1',0,9,210,4,3
	.word	8157
	.byte	33
	.byte	'Ifx_P_LPCR2',0,9,218,4,3
	.word	8416
	.byte	33
	.byte	'Ifx_P_OMCR',0,9,226,4,3
	.word	7784
	.byte	33
	.byte	'Ifx_P_OMCR0',0,9,234,4,3
	.word	6597
	.byte	33
	.byte	'Ifx_P_OMCR12',0,9,242,4,3
	.word	7103
	.byte	33
	.byte	'Ifx_P_OMCR4',0,9,250,4,3
	.word	6771
	.byte	33
	.byte	'Ifx_P_OMCR8',0,9,130,5,3
	.word	6947
	.byte	33
	.byte	'Ifx_P_OMR',0,9,138,5,3
	.word	2821
	.byte	33
	.byte	'Ifx_P_OMSR',0,9,146,5,3
	.word	7436
	.byte	33
	.byte	'Ifx_P_OMSR0',0,9,154,5,3
	.word	5907
	.byte	33
	.byte	'Ifx_P_OMSR12',0,9,162,5,3
	.word	6423
	.byte	33
	.byte	'Ifx_P_OMSR4',0,9,170,5,3
	.word	6076
	.byte	33
	.byte	'Ifx_P_OMSR8',0,9,178,5,3
	.word	6248
	.byte	33
	.byte	'Ifx_P_OUT',0,9,186,5,3
	.word	2250
	.byte	33
	.byte	'Ifx_P_PCSR',0,9,194,5,3
	.word	5760
	.byte	33
	.byte	'Ifx_P_PDISC',0,9,202,5,3
	.word	5474
	.byte	33
	.byte	'Ifx_P_PDR0',0,9,210,5,3
	.word	4443
	.byte	33
	.byte	'Ifx_P_PDR1',0,9,218,5,3
	.word	4759
	.byte	14
	.word	9119
	.byte	33
	.byte	'Ifx_P',0,9,139,6,3
	.word	81013
	.byte	33
	.byte	'IfxPort_InputMode',0,8,89,3
	.word	9732
	.byte	33
	.byte	'IfxPort_Mode',0,8,116,3
	.word	36353
	.byte	15,8,120,9,1,16
	.byte	'IfxPort_OutputIdx_general',0,128,1,16
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,16
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,16
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,16
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,16
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,16
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,16
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,33
	.byte	'IfxPort_OutputIdx',0,8,130,1,3
	.word	81080
	.byte	15,8,134,1,9,1,16
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,16
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,33
	.byte	'IfxPort_OutputMode',0,8,138,1,3
	.word	81324
	.byte	15,8,144,1,9,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,16
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,16
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,16
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,16
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,16
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,16
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,16
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,16
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,33
	.byte	'IfxPort_PadDriver',0,8,158,1,3
	.word	81422
	.byte	33
	.byte	'IfxPort_State',0,8,178,1,3
	.word	9937
	.byte	33
	.byte	'IfxPort_Pin',0,8,194,1,3
	.word	35653
	.byte	21
	.word	35811
	.byte	33
	.byte	'IfxScu_Req_In',0,17,80,3
	.word	81908
	.byte	21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ0_P15_4_IN',0,17,130,1,26
	.word	81935
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ10_P14_3_IN',0,17,131,1,26
	.word	81972
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ11_P20_9_IN',0,17,132,1,26
	.word	82010
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ12_P11_10_IN',0,17,133,1,26
	.word	82048
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ13_P15_5_IN',0,17,134,1,26
	.word	82087
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ14_P02_1_IN',0,17,135,1,26
	.word	82125
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ15_P14_1_IN',0,17,136,1,26
	.word	82163
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ16_P15_1_IN',0,17,137,1,26
	.word	82201
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ1_P15_8_IN',0,17,138,1,26
	.word	82239
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ2_P10_2_IN',0,17,139,1,26
	.word	82276
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ3_P10_3_IN',0,17,140,1,26
	.word	82313
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ4_P10_7_IN',0,17,141,1,26
	.word	82350
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ5_P10_8_IN',0,17,142,1,26
	.word	82387
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ6_P02_0_IN',0,17,143,1,26
	.word	82424
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ7_P00_4_IN',0,17,144,1,26
	.word	82461
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ8_P33_7_IN',0,17,145,1,26
	.word	82498
	.byte	1,1,21
	.word	35811
	.byte	35
	.byte	'IfxScu_REQ9_P20_0_IN',0,17,146,1,26
	.word	82535
	.byte	1,1,33
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,10,148,1,16
	.word	133
	.byte	20,10,212,5,9,8,13
	.byte	'value',0
	.word	10480
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	10480
	.byte	4,2,35,4,0,33
	.byte	'IfxScuCcu_CcuconRegConfig',0,10,216,5,3
	.word	82612
	.byte	20,10,221,5,9,8,13
	.byte	'pDivider',0
	.word	417
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	417
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	417
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	190
	.byte	4,2,35,4,0,33
	.byte	'IfxScuCcu_InitialStepConfig',0,10,227,5,3
	.word	82683
	.byte	20,10,231,5,9,12,13
	.byte	'k2Step',0
	.word	417
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	190
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	82572
	.byte	4,2,35,8,0,33
	.byte	'IfxScuCcu_PllStepsConfig',0,10,236,5,3
	.word	82800
	.byte	3
	.word	130
	.byte	20,10,244,5,9,48,13
	.byte	'ccucon0',0
	.word	82612
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	82612
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	82612
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	82612
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	82612
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	82612
	.byte	8,2,35,40,0,33
	.byte	'IfxScuCcu_ClockDistributionConfig',0,10,252,5,3
	.word	82902
	.byte	20,10,128,6,9,8,13
	.byte	'value',0
	.word	10480
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	10480
	.byte	4,2,35,4,0,33
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,10,132,6,3
	.word	83054
	.byte	3
	.word	82800
	.byte	20,10,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	417
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	83130
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	82683
	.byte	8,2,35,8,0,33
	.byte	'IfxScuCcu_SysPllConfig',0,10,142,6,3
	.word	83135
	.byte	15,11,144,1,9,1,16
	.byte	'IfxCpu_CounterMode_normal',0,0,16
	.byte	'IfxCpu_CounterMode_task',0,1,0,33
	.byte	'IfxCpu_CounterMode',0,11,148,1,3
	.word	83252
	.byte	20,11,160,1,9,6,13
	.byte	'counter',0
	.word	10480
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	417
	.byte	1,2,35,4,0,33
	.byte	'IfxCpu_Counter',0,11,164,1,3
	.word	83341
	.byte	20,11,172,1,9,32,13
	.byte	'instruction',0
	.word	83341
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	83341
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	83341
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	83341
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	83341
	.byte	6,2,35,24,0,33
	.byte	'IfxCpu_Perf',0,11,179,1,3
	.word	83407
	.byte	15,13,151,1,9,1,16
	.byte	'IfxStm_Comparator_0',0,0,16
	.byte	'IfxStm_Comparator_1',0,1,0,33
	.byte	'IfxStm_Comparator',0,13,155,1,3
	.word	83525
	.byte	15,13,159,1,9,1,16
	.byte	'IfxStm_ComparatorInterrupt_ir0',0,0,16
	.byte	'IfxStm_ComparatorInterrupt_ir1',0,1,0,33
	.byte	'IfxStm_ComparatorInterrupt',0,13,163,1,3
	.word	83603
	.byte	15,13,167,1,9,1,16
	.byte	'IfxStm_ComparatorOffset_0',0,0,16
	.byte	'IfxStm_ComparatorOffset_1',0,1,16
	.byte	'IfxStm_ComparatorOffset_2',0,2,16
	.byte	'IfxStm_ComparatorOffset_3',0,3,16
	.byte	'IfxStm_ComparatorOffset_4',0,4,16
	.byte	'IfxStm_ComparatorOffset_5',0,5,16
	.byte	'IfxStm_ComparatorOffset_6',0,6,16
	.byte	'IfxStm_ComparatorOffset_7',0,7,16
	.byte	'IfxStm_ComparatorOffset_8',0,8,16
	.byte	'IfxStm_ComparatorOffset_9',0,9,16
	.byte	'IfxStm_ComparatorOffset_10',0,10,16
	.byte	'IfxStm_ComparatorOffset_11',0,11,16
	.byte	'IfxStm_ComparatorOffset_12',0,12,16
	.byte	'IfxStm_ComparatorOffset_13',0,13,16
	.byte	'IfxStm_ComparatorOffset_14',0,14,16
	.byte	'IfxStm_ComparatorOffset_15',0,15,16
	.byte	'IfxStm_ComparatorOffset_16',0,16,16
	.byte	'IfxStm_ComparatorOffset_17',0,17,16
	.byte	'IfxStm_ComparatorOffset_18',0,18,16
	.byte	'IfxStm_ComparatorOffset_19',0,19,16
	.byte	'IfxStm_ComparatorOffset_20',0,20,16
	.byte	'IfxStm_ComparatorOffset_21',0,21,16
	.byte	'IfxStm_ComparatorOffset_22',0,22,16
	.byte	'IfxStm_ComparatorOffset_23',0,23,16
	.byte	'IfxStm_ComparatorOffset_24',0,24,16
	.byte	'IfxStm_ComparatorOffset_25',0,25,16
	.byte	'IfxStm_ComparatorOffset_26',0,26,16
	.byte	'IfxStm_ComparatorOffset_27',0,27,16
	.byte	'IfxStm_ComparatorOffset_28',0,28,16
	.byte	'IfxStm_ComparatorOffset_29',0,29,16
	.byte	'IfxStm_ComparatorOffset_30',0,30,16
	.byte	'IfxStm_ComparatorOffset_31',0,31,0,33
	.byte	'IfxStm_ComparatorOffset',0,13,201,1,3
	.word	83712
	.byte	15,13,205,1,9,1,16
	.byte	'IfxStm_ComparatorSize_1Bit',0,0,16
	.byte	'IfxStm_ComparatorSize_2Bits',0,1,16
	.byte	'IfxStm_ComparatorSize_3Bits',0,2,16
	.byte	'IfxStm_ComparatorSize_4Bits',0,3,16
	.byte	'IfxStm_ComparatorSize_5Bits',0,4,16
	.byte	'IfxStm_ComparatorSize_6Bits',0,5,16
	.byte	'IfxStm_ComparatorSize_7Bits',0,6,16
	.byte	'IfxStm_ComparatorSize_8Bits',0,7,16
	.byte	'IfxStm_ComparatorSize_9Bits',0,8,16
	.byte	'IfxStm_ComparatorSize_10Bits',0,9,16
	.byte	'IfxStm_ComparatorSize_11Bits',0,10,16
	.byte	'IfxStm_ComparatorSize_12Bits',0,11,16
	.byte	'IfxStm_ComparatorSize_13Bits',0,12,16
	.byte	'IfxStm_ComparatorSize_14Bits',0,13,16
	.byte	'IfxStm_ComparatorSize_15Bits',0,14,16
	.byte	'IfxStm_ComparatorSize_16Bits',0,15,16
	.byte	'IfxStm_ComparatorSize_17Bits',0,16,16
	.byte	'IfxStm_ComparatorSize_18Bits',0,17,16
	.byte	'IfxStm_ComparatorSize_19Bits',0,18,16
	.byte	'IfxStm_ComparatorSize_20Bits',0,19,16
	.byte	'IfxStm_ComparatorSize_21Bits',0,20,16
	.byte	'IfxStm_ComparatorSize_22Bits',0,21,16
	.byte	'IfxStm_ComparatorSize_23Bits',0,22,16
	.byte	'IfxStm_ComparatorSize_24Bits',0,23,16
	.byte	'IfxStm_ComparatorSize_25Bits',0,24,16
	.byte	'IfxStm_ComparatorSize_26Bits',0,25,16
	.byte	'IfxStm_ComparatorSize_27Bits',0,26,16
	.byte	'IfxStm_ComparatorSize_28Bits',0,27,16
	.byte	'IfxStm_ComparatorSize_29Bits',0,28,16
	.byte	'IfxStm_ComparatorSize_30Bits',0,29,16
	.byte	'IfxStm_ComparatorSize_31Bits',0,30,16
	.byte	'IfxStm_ComparatorSize_32Bits',0,31,0,33
	.byte	'IfxStm_ComparatorSize',0,13,239,1,3
	.word	84670
	.byte	15,13,244,1,9,1,16
	.byte	'IfxStm_SleepMode_enable',0,0,16
	.byte	'IfxStm_SleepMode_disable',0,1,0,33
	.byte	'IfxStm_SleepMode',0,13,248,1,3
	.word	85690
	.byte	15,13,252,1,9,1,16
	.byte	'IfxStm_SuspendMode_none',0,0,16
	.byte	'IfxStm_SuspendMode_hard',0,1,16
	.byte	'IfxStm_SuspendMode_soft',0,2,0,33
	.byte	'IfxStm_SuspendMode',0,13,129,2,3
	.word	85776
	.byte	33
	.byte	'IfxScuEru_ExternalInputSelection',0,16,88,3
	.word	38007
	.byte	33
	.byte	'IfxScuEru_InputChannel',0,16,102,3
	.word	37785
	.byte	33
	.byte	'IfxScuEru_InputNodePointer',0,16,117,3
	.word	38520
	.byte	33
	.byte	'IfxScuEru_InterruptGatingPattern',0,16,128,1,3
	.word	39324
	.byte	33
	.byte	'IfxScuEru_OutputChannel',0,16,142,1,3
	.word	38915
	.byte	33
	.byte	'int8',0,26,33,29
	.word	39605
	.byte	33
	.byte	'int16',0,26,34,29
	.word	40300
	.byte	33
	.byte	'int32',0,26,35,29
	.word	40502
	.byte	33
	.byte	'int64',0,26,36,29
	.word	14357
	.byte	33
	.byte	'TRIGGER_enum',0,20,32,2
	.word	40083
	.byte	33
	.byte	'ERU_PIN_enum',0,20,53,2
	.word	39712
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L73:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,4,1,58,15,59,15,57,15,11,15,0,0,16,40,0,3,8,28,13,0,0
	.byte	17,11,1,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,38,0,73,19
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,0,3,8,54,15,39,12,63,12,60,12,0,0,27,46,1,49,19,0,0,28,5,0,49,19,0,0,29
	.byte	29,1,49,19,0,0,30,11,0,49,19,0,0,31,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,32,11,1,49
	.byte	19,0,0,33,22,0,3,8,58,15,59,15,57,15,73,19,0,0,34,21,0,54,15,0,0,35,52,0,3,8,58,15,59,15,57,15,73,19,63
	.byte	12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L74:
	.word	.L257-.L256
.L256:
	.half	3
	.word	.L259-.L258
.L258:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\seekfree_libraries\\common',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxSrc_cfg.h',0,4,0,0
	.byte	'IfxScuWdt.h',0,5,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxPort.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,5,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,4,0,0
	.byte	'IfxStm.h',0,7,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0
	.byte	'IfxScuEru.h',0,5,0,0
	.byte	'IfxScu_PinMap.h',0,8,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'zf_assert.h',0,9,0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.h',0,0,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'IfxScu_cfg.h',0,4,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'common.h',0,9,0,0,0
.L259:
.L257:
	.sdecl	'.debug_info',debug,cluster('eru_init')
	.sect	'.debug_info'
.L75:
	.word	869
	.half	3
	.word	.L76
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\smartcar\\smartcar\\Debug\\',0,12,1
	.word	.L78,.L77
	.byte	2
	.word	.L71
	.byte	3
	.byte	'eru_init',0,1,71,6,1,1,1
	.word	.L66,.L95,.L65
	.byte	4
	.byte	'eru_pin',0,1,71,28
	.word	.L96,.L97
	.byte	4
	.byte	'trigger',0,1,71,50
	.word	.L98,.L99
	.byte	5
	.word	.L66,.L95
	.byte	6
	.byte	'interrupt_state',0,1,73,13
	.word	.L100,.L101
	.byte	6
	.byte	'reqPin',0,1,75,20
	.word	.L102,.L103
	.byte	7
	.byte	'__func__',0,1,106,15
	.word	.L104
	.byte	5,3
	.word	_999002___func__
	.byte	8
	.word	.L105,.L106,.L43
	.byte	9
	.word	.L107,.L106,.L43
	.byte	8
	.word	.L108,.L106,.L42
	.byte	9
	.word	.L109,.L106,.L42
	.byte	6
	.byte	'enabled',0,2,149,5,13
	.word	.L100,.L110
	.byte	8
	.word	.L111,.L106,.L41
	.byte	9
	.word	.L112,.L106,.L41
	.byte	6
	.byte	'reg',0,2,141,5,17
	.word	.L113,.L114
	.byte	0,0,0,0,0,0,8
	.word	.L115,.L116,.L117
	.byte	10
	.word	.L118,.L119
	.byte	10
	.word	.L120,.L121
	.byte	9
	.word	.L122,.L116,.L117
	.byte	8
	.word	.L123,.L124,.L125
	.byte	10
	.word	.L126,.L127
	.byte	10
	.word	.L128,.L129
	.byte	10
	.word	.L130,.L131
	.byte	11
	.word	.L132,.L124,.L125
	.byte	0,0,0,5
	.word	.L117,.L95
	.byte	6
	.byte	'inputChannel',0,1,81,28
	.word	.L133,.L134
	.byte	6
	.byte	'triggerSelect',0,1,83,32
	.word	.L135,.L136
	.byte	6
	.byte	'outputChannel',0,1,84,32
	.word	.L137,.L138
	.byte	5
	.word	.L139,.L95
	.byte	6
	.byte	'src',0,1,117,25
	.word	.L140,.L141
	.byte	6
	.byte	'eru_service',0,1,118,13
	.word	.L142,.L143
	.byte	6
	.byte	'eru_priority',0,1,119,8
	.word	.L100,.L144
	.byte	8
	.word	.L145,.L58,.L146
	.byte	10
	.word	.L147,.L148
	.byte	10
	.word	.L149,.L150
	.byte	10
	.word	.L151,.L152
	.byte	9
	.word	.L153,.L58,.L146
	.byte	8
	.word	.L154,.L155,.L146
	.byte	10
	.word	.L156,.L157
	.byte	11
	.word	.L158,.L155,.L146
	.byte	0,0,0,8
	.word	.L159,.L146,.L160
	.byte	10
	.word	.L161,.L162
	.byte	11
	.word	.L163,.L146,.L160
	.byte	0,8
	.word	.L164,.L165,.L62
	.byte	10
	.word	.L166,.L167
	.byte	9
	.word	.L168,.L165,.L62
	.byte	8
	.word	.L169,.L165,.L62
	.byte	10
	.word	.L170,.L171
	.byte	11
	.word	.L172,.L165,.L62
	.byte	0,0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_init')
	.sect	'.debug_abbrev'
.L76:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,8,29,1,49,16,17,1,18,1,0
	.byte	0,9,11,1,49,16,17,1,18,1,0,0,10,5,0,49,16,2,6,0,0,11,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_init')
	.sect	'.debug_line'
.L77:
	.word	.L261-.L260
.L260:
	.half	3
	.word	.L263-.L262
.L262:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0
	.byte	'IfxScuEru.h',0,2,0,0
	.byte	'IfxPort.h',0,3,0,0
	.byte	'IfxSrc.h',0,4,0,0,0
.L263:
	.byte	5,6,7,0,5,2
	.word	.L66
	.byte	3,198,0,1,4,2,5,19,9
	.half	.L106-.L66
	.byte	3,199,4,1,5,17,9
	.half	.L197-.L106
	.byte	3,1,1,5,21,9
	.half	.L198-.L197
	.byte	1,5,5,9
	.half	.L199-.L198
	.byte	1,5,14,9
	.half	.L41-.L199
	.byte	3,8,1,5,10,9
	.half	.L264-.L41
	.byte	3,1,1,5,5,9
	.half	.L265-.L264
	.byte	3,1,1,4,3,9
	.half	.L42-.L265
	.byte	3,213,123,1,4,1,5,19,9
	.half	.L43-.L42
	.byte	3,95,1,5,9,9
	.half	.L196-.L43
	.byte	1,5,34,9
	.half	.L201-.L196
	.byte	3,2,1,4,4,5,37,9
	.half	.L116-.L201
	.byte	3,145,2,1,5,52,9
	.half	.L266-.L116
	.byte	1,4,5,5,40,9
	.half	.L124-.L266
	.byte	3,230,1,1,4,4,5,62,9
	.half	.L125-.L124
	.byte	3,155,126,1,5,112,9
	.half	.L267-.L125
	.byte	1,5,75,9
	.half	.L268-.L267
	.byte	1,4,1,5,73,9
	.half	.L117-.L268
	.byte	3,240,125,1,5,84,9
	.half	.L205-.L117
	.byte	3,2,1,5,81,9
	.half	.L207-.L205
	.byte	3,1,1,5,11,9
	.half	.L209-.L207
	.byte	3,4,1,9
	.half	.L211-.L209
	.byte	3,6,1,9
	.half	.L213-.L211
	.byte	3,6,1,5,45,9
	.half	.L44-.L213
	.byte	3,118,1,5,43,9
	.half	.L217-.L44
	.byte	3,1,1,5,7,9
	.half	.L219-.L217
	.byte	3,1,1,5,44,9
	.half	.L45-.L219
	.byte	3,4,1,9
	.half	.L221-.L45
	.byte	3,1,1,5,7,9
	.half	.L223-.L221
	.byte	3,1,1,5,44,9
	.half	.L46-.L223
	.byte	3,4,1,5,43,9
	.half	.L225-.L46
	.byte	3,1,1,5,7,9
	.half	.L227-.L225
	.byte	3,1,1,5,15,9
	.half	.L47-.L227
	.byte	3,2,1,5,34,9
	.half	.L48-.L47
	.byte	3,3,1,5,44,9
	.half	.L229-.L48
	.byte	3,1,1,5,68,9
	.half	.L231-.L229
	.byte	3,2,1,5,45,9
	.half	.L234-.L231
	.byte	3,1,1,5,56,9
	.half	.L237-.L234
	.byte	3,1,1,5,74,9
	.half	.L139-.L237
	.byte	3,3,1,5,54,9
	.half	.L269-.L139
	.byte	1,5,18,9
	.half	.L239-.L269
	.byte	3,3,1,5,21,9
	.half	.L241-.L239
	.byte	1,5,8,9
	.half	.L270-.L241
	.byte	3,2,1,9
	.half	.L271-.L270
	.byte	3,6,1,9
	.half	.L272-.L271
	.byte	3,6,1,9
	.half	.L273-.L272
	.byte	3,6,1,5,17,9
	.half	.L53-.L273
	.byte	3,112,1,9
	.half	.L242-.L53
	.byte	3,1,1,5,4,9
	.half	.L243-.L242
	.byte	3,1,1,5,17,9
	.half	.L54-.L243
	.byte	3,4,1,9
	.half	.L244-.L54
	.byte	3,1,1,5,4,9
	.half	.L245-.L244
	.byte	3,1,1,5,17,9
	.half	.L55-.L245
	.byte	3,4,1,9
	.half	.L246-.L55
	.byte	3,1,1,5,4,9
	.half	.L247-.L246
	.byte	3,1,1,5,17,9
	.half	.L56-.L247
	.byte	3,4,1,9
	.half	.L248-.L56
	.byte	3,1,1,5,4,9
	.half	.L249-.L248
	.byte	3,1,1,4,6,5,11,9
	.half	.L58-.L249
	.byte	3,132,1,1,5,17,9
	.half	.L250-.L58
	.byte	1,5,11,9
	.half	.L274-.L250
	.byte	3,1,1,5,17,9
	.half	.L252-.L274
	.byte	1,5,11,9
	.half	.L155-.L252
	.byte	3,103,1,5,17,9
	.half	.L275-.L155
	.byte	1,5,11,9
	.half	.L146-.L275
	.byte	3,18,1,5,16,9
	.half	.L276-.L146
	.byte	1,4,1,5,23,9
	.half	.L160-.L276
	.byte	3,136,127,1,4,2,5,5,9
	.half	.L165-.L160
	.byte	3,148,6,1,5,17,7,9
	.half	.L277-.L165
	.byte	3,2,1,4,1,5,1,9
	.half	.L62-.L277
	.byte	3,235,121,1,7,9
	.half	.L79-.L62
	.byte	0,1,1
.L261:
	.sdecl	'.debug_ranges',debug,cluster('eru_init')
	.sect	'.debug_ranges'
.L78:
	.word	-1,.L66,0,.L79-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_info'
.L80:
	.word	289
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\smartcar\\smartcar\\Debug\\',0,12,1
	.word	.L83,.L82
	.byte	2
	.word	.L71
	.byte	3
	.byte	'eru_enable_interrupt',0,1,160,1,6,1,1,1
	.word	.L68,.L173,.L67
	.byte	4
	.byte	'eru_pin',0,1,160,1,40
	.word	.L96,.L174
	.byte	5
	.word	.L68,.L173
	.byte	6
	.byte	'outputChannel',0,1,162,1,29
	.word	.L137,.L175
	.byte	6
	.byte	'src',0,1,164,1,25
	.word	.L140,.L176
	.byte	7
	.word	.L159,.L177,.L178
	.byte	8
	.word	.L161,.L179
	.byte	9
	.word	.L163,.L177,.L178
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_line'
.L82:
	.word	.L279-.L278
.L278:
	.half	3
	.word	.L281-.L280
.L280:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0,0,0,0
	.byte	'IfxSrc.h',0,1,0,0,0
.L281:
	.byte	5,78,7,0,5,2
	.word	.L68
	.byte	3,161,1,1,5,74,9
	.half	.L254-.L68
	.byte	3,2,1,5,54,9
	.half	.L282-.L254
	.byte	1,4,2,5,11,9
	.half	.L177-.L282
	.byte	3,234,0,1,5,16,9
	.half	.L283-.L177
	.byte	1,4,1,5,1,9
	.half	.L178-.L283
	.byte	3,152,127,1,7,9
	.half	.L84-.L178
	.byte	0,1,1
.L279:
	.sdecl	'.debug_ranges',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L68,0,.L84-.L68,0,0
	.sdecl	'.debug_info',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_info'
.L85:
	.word	290
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\smartcar\\smartcar\\Debug\\',0,12,1
	.word	.L88,.L87
	.byte	2
	.word	.L71
	.byte	3
	.byte	'eru_disable_interrupt',0,1,174,1,6,1,1,1
	.word	.L70,.L180,.L69
	.byte	4
	.byte	'eru_pin',0,1,174,1,41
	.word	.L96,.L181
	.byte	5
	.word	.L70,.L180
	.byte	6
	.byte	'outputChannel',0,1,176,1,29
	.word	.L137,.L182
	.byte	6
	.byte	'src',0,1,178,1,25
	.word	.L140,.L183
	.byte	7
	.word	.L184,.L185,.L186
	.byte	8
	.word	.L187,.L188
	.byte	9
	.word	.L189,.L185,.L186
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_line'
.L87:
	.word	.L285-.L284
.L284:
	.half	3
	.word	.L287-.L286
.L286:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\smartcar\\smartcar\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0,0,0,0
	.byte	'IfxSrc.h',0,1,0,0,0
.L287:
	.byte	5,78,7,0,5,2
	.word	.L70
	.byte	3,175,1,1,5,74,9
	.half	.L255-.L70
	.byte	3,2,1,5,54,9
	.half	.L288-.L255
	.byte	1,4,2,5,11,9
	.half	.L185-.L288
	.byte	3,214,0,1,5,16,9
	.half	.L289-.L185
	.byte	1,4,1,5,1,9
	.half	.L186-.L289
	.byte	3,172,127,1,7,9
	.half	.L89-.L186
	.byte	0,1,1
.L285:
	.sdecl	'.debug_ranges',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L70,0,.L89-.L70,0,0
	.sdecl	'.debug_info',debug,cluster('eru_mux')
	.sect	'.debug_info'
.L90:
	.word	221
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\smartcar\\smartcar\\Debug\\',0,12,1
	.word	.L93,.L92
	.byte	2
	.word	.L71
	.byte	3
	.byte	'eru_mux',0,1,31,16
	.word	.L102
	.byte	1,1,1
	.word	.L64,.L190,.L63
	.byte	4
	.byte	'eru_pin',0,1,31,37
	.word	.L96,.L191
	.byte	5
	.word	.L64,.L190
	.byte	6
	.byte	'__func__',0,1,60,12
	.word	.L192
	.byte	5,3
	.word	_999001___func__
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_mux')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_mux')
	.sect	'.debug_line'
.L92:
	.word	.L291-.L290
.L290:
	.half	3
	.word	.L293-.L292
.L292:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.c',0,0,0,0,0
.L293:
	.byte	5,2,7,0,5,2
	.word	.L64
	.byte	3,32,1,5,38,9
	.half	.L4-.L64
	.byte	3,2,1,5,30,9
	.half	.L294-.L4
	.byte	1,5,38,9
	.half	.L5-.L294
	.byte	3,1,1,5,30,9
	.half	.L295-.L5
	.byte	1,5,38,9
	.half	.L6-.L295
	.byte	3,2,1,5,30,9
	.half	.L296-.L6
	.byte	1,5,38,9
	.half	.L7-.L296
	.byte	3,1,1,5,30,9
	.half	.L297-.L7
	.byte	1,5,38,9
	.half	.L8-.L297
	.byte	3,2,1,5,30,9
	.half	.L298-.L8
	.byte	1,5,38,9
	.half	.L9-.L298
	.byte	3,1,1,5,30,9
	.half	.L299-.L9
	.byte	1,5,38,9
	.half	.L10-.L299
	.byte	3,1,1,5,30,9
	.half	.L300-.L10
	.byte	1,5,38,9
	.half	.L11-.L300
	.byte	3,2,1,5,30,9
	.half	.L301-.L11
	.byte	1,5,38,9
	.half	.L12-.L301
	.byte	3,1,1,5,30,9
	.half	.L302-.L12
	.byte	1,5,38,9
	.half	.L13-.L302
	.byte	3,1,1,5,30,9
	.half	.L303-.L13
	.byte	1,5,38,9
	.half	.L14-.L303
	.byte	3,2,1,5,30,9
	.half	.L304-.L14
	.byte	1,5,38,9
	.half	.L15-.L304
	.byte	3,1,1,5,30,9
	.half	.L305-.L15
	.byte	1,5,38,9
	.half	.L16-.L305
	.byte	3,2,1,5,30,9
	.half	.L306-.L16
	.byte	1,5,38,9
	.half	.L17-.L306
	.byte	3,2,1,5,30,9
	.half	.L307-.L17
	.byte	1,5,38,9
	.half	.L18-.L307
	.byte	3,1,1,5,30,9
	.half	.L308-.L18
	.byte	1,5,38,9
	.half	.L19-.L308
	.byte	3,2,1,5,30,9
	.half	.L309-.L19
	.byte	1,5,38,9
	.half	.L20-.L309
	.byte	3,1,1,5,30,9
	.half	.L310-.L20
	.byte	1,5,12,9
	.half	.L3-.L310
	.byte	3,2,1,5,37,9
	.half	.L39-.L3
	.byte	1,5,30,9
	.half	.L311-.L39
	.byte	1,5,1,9
	.half	.L21-.L311
	.byte	3,2,1,7,9
	.half	.L94-.L21
	.byte	0,1,1
.L291:
	.sdecl	'.debug_ranges',debug,cluster('eru_mux')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L64,0,.L94-.L64,0,0
	.sdecl	'.debug_loc',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_loc'
.L69:
	.word	-1,.L70,0,.L180-.L70
	.half	2
	.byte	138,0
	.word	0,0
.L181:
	.word	-1,.L70,0,.L180-.L70
	.half	1
	.byte	84
	.word	0,0
.L182:
	.word	-1,.L70,.L255-.L70,.L180-.L70
	.half	1
	.byte	81
	.word	0,0
.L183:
	.word	-1,.L70,.L185-.L70,.L180-.L70
	.half	1
	.byte	111
	.word	0,0
.L188:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_loc'
.L67:
	.word	-1,.L68,0,.L173-.L68
	.half	2
	.byte	138,0
	.word	0,0
.L174:
	.word	-1,.L68,0,.L173-.L68
	.half	1
	.byte	84
	.word	0,0
.L175:
	.word	-1,.L68,.L254-.L68,.L173-.L68
	.half	1
	.byte	81
	.word	0,0
.L176:
	.word	-1,.L68,.L177-.L68,.L173-.L68
	.half	1
	.byte	111
	.word	0,0
.L179:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_init')
	.sect	'.debug_loc'
.L167:
	.word	0,0
.L110:
	.word	0,0
.L171:
	.word	0,0
.L65:
	.word	-1,.L66,0,.L195-.L66
	.half	2
	.byte	138,0
	.word	.L195-.L66,.L95-.L66
	.half	2
	.byte	138,8
	.word	.L95-.L66,.L95-.L66
	.half	2
	.byte	138,0
	.word	0,0
.L97:
	.word	-1,.L66,0,.L196-.L66
	.half	1
	.byte	84
	.word	.L43-.L66,.L200-.L66
	.half	1
	.byte	90
	.word	.L206-.L66,.L207-.L66
	.half	1
	.byte	90
	.word	.L208-.L66,.L209-.L66
	.half	1
	.byte	90
	.word	.L240-.L66,.L241-.L66
	.half	1
	.byte	90
	.word	0,0
.L144:
	.word	-1,.L66,.L243-.L66,.L54-.L66
	.half	1
	.byte	95
	.word	.L245-.L66,.L55-.L66
	.half	1
	.byte	95
	.word	.L247-.L66,.L56-.L66
	.half	1
	.byte	95
	.word	.L249-.L66,.L58-.L66
	.half	1
	.byte	95
	.word	.L250-.L66,.L251-.L66
	.half	1
	.byte	95
	.word	0,0
.L143:
	.word	-1,.L66,.L242-.L66,.L54-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L244-.L66,.L55-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L246-.L66,.L56-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L248-.L66,.L58-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L252-.L66,.L253-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L134:
	.word	-1,.L66,.L203-.L66,.L204-.L66
	.half	1
	.byte	95
	.word	.L205-.L66,.L95-.L66
	.half	2
	.byte	145,120
	.word	.L216-.L66,.L217-.L66
	.half	1
	.byte	84
	.word	.L218-.L66,.L219-.L66
	.half	1
	.byte	84
	.word	.L220-.L66,.L221-.L66
	.half	1
	.byte	84
	.word	.L222-.L66,.L223-.L66
	.half	1
	.byte	84
	.word	.L224-.L66,.L225-.L66
	.half	1
	.byte	84
	.word	.L226-.L66,.L227-.L66
	.half	1
	.byte	84
	.word	.L228-.L66,.L229-.L66
	.half	1
	.byte	84
	.word	.L230-.L66,.L231-.L66
	.half	1
	.byte	84
	.word	.L235-.L66,.L234-.L66
	.half	1
	.byte	85
	.word	0,0
.L121:
	.word	0,0
.L101:
	.word	-1,.L66,.L199-.L66,.L95-.L66
	.half	1
	.byte	94
	.word	0,0
.L131:
	.word	0,0
.L138:
	.word	-1,.L66,.L209-.L66,.L95-.L66
	.half	1
	.byte	89
	.word	.L233-.L66,.L234-.L66
	.half	1
	.byte	84
	.word	.L236-.L66,.L237-.L66
	.half	1
	.byte	84
	.word	.L238-.L66,.L139-.L66
	.half	1
	.byte	84
	.word	0,0
.L129:
	.word	0,0
.L127:
	.word	0,0
.L152:
	.word	0,0
.L114:
	.word	-1,.L66,.L197-.L66,.L198-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L119:
	.word	0,0
.L103:
	.word	-1,.L66,.L196-.L66,.L125-.L66
	.half	1
	.byte	98
	.word	.L201-.L66,.L202-.L66
	.half	1
	.byte	111
	.word	0,0
.L141:
	.word	-1,.L66,.L239-.L66,.L95-.L66
	.half	1
	.byte	111
	.word	0,0
.L157:
	.word	0,0
.L162:
	.word	0,0
.L148:
	.word	0,0
.L99:
	.word	-1,.L66,0,.L196-.L66
	.half	1
	.byte	85
	.word	.L210-.L66,.L211-.L66
	.half	1
	.byte	91
	.word	.L212-.L66,.L213-.L66
	.half	1
	.byte	91
	.word	.L214-.L66,.L215-.L66
	.half	1
	.byte	91
	.word	0,0
.L136:
	.word	-1,.L66,.L207-.L66,.L95-.L66
	.half	1
	.byte	93
	.word	.L232-.L66,.L231-.L66
	.half	1
	.byte	85
	.word	0,0
.L150:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_mux')
	.sect	'.debug_loc'
.L63:
	.word	-1,.L64,0,.L190-.L64
	.half	2
	.byte	138,0
	.word	0,0
.L191:
	.word	-1,.L64,0,.L193-.L64
	.half	1
	.byte	84
	.word	.L4-.L64,.L194-.L64
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L312:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('eru_mux')
	.sect	'.debug_frame'
	.word	12
	.word	.L312,.L64,.L190-.L64
	.sdecl	'.debug_frame',debug,cluster('eru_init')
	.sect	'.debug_frame'
	.word	36
	.word	.L312,.L66,.L95-.L66
	.byte	4
	.word	(.L195-.L66)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L95-.L195)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('eru_enable_interrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L312,.L68,.L173-.L68
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('eru_disable_interrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L312,.L70,.L180-.L70
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\Libraries\seekfree_libraries\zf_eru.c	   181  

	; Module end
