{
  "module_name": "ni_stc.h",
  "hash_id": "dea4f4ea1660fcf546bce6e67b5fe9ca254ee673579ad49c278b70e8f13d4125",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/ni_stc.h",
  "human_readable_source": " \n \n\n \n\n#ifndef _COMEDI_NI_STC_H\n#define _COMEDI_NI_STC_H\n\n#include \"ni_tio.h\"\n#include \"ni_routes.h\"\n\n \n\n#define NISTC_INTA_ACK_REG\t\t2\n#define NISTC_INTA_ACK_G0_GATE\t\tBIT(15)\n#define NISTC_INTA_ACK_G0_TC\t\tBIT(14)\n#define NISTC_INTA_ACK_AI_ERR\t\tBIT(13)\n#define NISTC_INTA_ACK_AI_STOP\t\tBIT(12)\n#define NISTC_INTA_ACK_AI_START\t\tBIT(11)\n#define NISTC_INTA_ACK_AI_START2\tBIT(10)\n#define NISTC_INTA_ACK_AI_START1\tBIT(9)\n#define NISTC_INTA_ACK_AI_SC_TC\t\tBIT(8)\n#define NISTC_INTA_ACK_AI_SC_TC_ERR\tBIT(7)\n#define NISTC_INTA_ACK_G0_TC_ERR\tBIT(6)\n#define NISTC_INTA_ACK_G0_GATE_ERR\tBIT(5)\n#define NISTC_INTA_ACK_AI_ALL\t\t(NISTC_INTA_ACK_AI_ERR |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_STOP |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_START |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_START2 |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_START1 |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_SC_TC |\t\\\n\t\t\t\t\t NISTC_INTA_ACK_AI_SC_TC_ERR)\n\n#define NISTC_INTB_ACK_REG\t\t3\n#define NISTC_INTB_ACK_G1_GATE\t\tBIT(15)\n#define NISTC_INTB_ACK_G1_TC\t\tBIT(14)\n#define NISTC_INTB_ACK_AO_ERR\t\tBIT(13)\n#define NISTC_INTB_ACK_AO_STOP\t\tBIT(12)\n#define NISTC_INTB_ACK_AO_START\t\tBIT(11)\n#define NISTC_INTB_ACK_AO_UPDATE\tBIT(10)\n#define NISTC_INTB_ACK_AO_START1\tBIT(9)\n#define NISTC_INTB_ACK_AO_BC_TC\t\tBIT(8)\n#define NISTC_INTB_ACK_AO_UC_TC\t\tBIT(7)\n#define NISTC_INTB_ACK_AO_UI2_TC\tBIT(6)\n#define NISTC_INTB_ACK_AO_UI2_TC_ERR\tBIT(5)\n#define NISTC_INTB_ACK_AO_BC_TC_ERR\tBIT(4)\n#define NISTC_INTB_ACK_AO_BC_TC_TRIG_ERR BIT(3)\n#define NISTC_INTB_ACK_G1_TC_ERR\tBIT(2)\n#define NISTC_INTB_ACK_G1_GATE_ERR\tBIT(1)\n#define NISTC_INTB_ACK_AO_ALL\t\t(NISTC_INTB_ACK_AO_ERR |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_STOP |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_START |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_UPDATE |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_START1 |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_BC_TC |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_UC_TC |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_BC_TC_ERR |\t\\\n\t\t\t\t\t NISTC_INTB_ACK_AO_BC_TC_TRIG_ERR)\n\n#define NISTC_AI_CMD2_REG\t\t4\n#define NISTC_AI_CMD2_END_ON_SC_TC\tBIT(15)\n#define NISTC_AI_CMD2_END_ON_EOS\tBIT(14)\n#define NISTC_AI_CMD2_START1_DISABLE\tBIT(11)\n#define NISTC_AI_CMD2_SC_SAVE_TRACE\tBIT(10)\n#define NISTC_AI_CMD2_SI_SW_ON_SC_TC\tBIT(9)\n#define NISTC_AI_CMD2_SI_SW_ON_STOP\tBIT(8)\n#define NISTC_AI_CMD2_SI_SW_ON_TC\tBIT(7)\n#define NISTC_AI_CMD2_SC_SW_ON_TC\tBIT(4)\n#define NISTC_AI_CMD2_STOP_PULSE\tBIT(3)\n#define NISTC_AI_CMD2_START_PULSE\tBIT(2)\n#define NISTC_AI_CMD2_START2_PULSE\tBIT(1)\n#define NISTC_AI_CMD2_START1_PULSE\tBIT(0)\n\n#define NISTC_AO_CMD2_REG\t\t5\n#define NISTC_AO_CMD2_END_ON_BC_TC(x)\t(((x) & 0x3) << 14)\n#define NISTC_AO_CMD2_START_STOP_GATE_ENA BIT(13)\n#define NISTC_AO_CMD2_UC_SAVE_TRACE\tBIT(12)\n#define NISTC_AO_CMD2_BC_GATE_ENA\tBIT(11)\n#define NISTC_AO_CMD2_BC_SAVE_TRACE\tBIT(10)\n#define NISTC_AO_CMD2_UI_SW_ON_BC_TC\tBIT(9)\n#define NISTC_AO_CMD2_UI_SW_ON_STOP\tBIT(8)\n#define NISTC_AO_CMD2_UI_SW_ON_TC\tBIT(7)\n#define NISTC_AO_CMD2_UC_SW_ON_BC_TC\tBIT(6)\n#define NISTC_AO_CMD2_UC_SW_ON_TC\tBIT(5)\n#define NISTC_AO_CMD2_BC_SW_ON_TC\tBIT(4)\n#define NISTC_AO_CMD2_MUTE_B\t\tBIT(3)\n#define NISTC_AO_CMD2_MUTE_A\t\tBIT(2)\n#define NISTC_AO_CMD2_UPDATE2_PULSE\tBIT(1)\n#define NISTC_AO_CMD2_START1_PULSE\tBIT(0)\n\n#define NISTC_G0_CMD_REG\t\t6\n#define NISTC_G1_CMD_REG\t\t7\n\n#define NISTC_AI_CMD1_REG\t\t8\n#define NISTC_AI_CMD1_ATRIG_RESET\tBIT(14)\n#define NISTC_AI_CMD1_DISARM\t\tBIT(13)\n#define NISTC_AI_CMD1_SI2_ARM\t\tBIT(12)\n#define NISTC_AI_CMD1_SI2_LOAD\t\tBIT(11)\n#define NISTC_AI_CMD1_SI_ARM\t\tBIT(10)\n#define NISTC_AI_CMD1_SI_LOAD\t\tBIT(9)\n#define NISTC_AI_CMD1_DIV_ARM\t\tBIT(8)\n#define NISTC_AI_CMD1_DIV_LOAD\t\tBIT(7)\n#define NISTC_AI_CMD1_SC_ARM\t\tBIT(6)\n#define NISTC_AI_CMD1_SC_LOAD\t\tBIT(5)\n#define NISTC_AI_CMD1_SCAN_IN_PROG_PULSE BIT(4)\n#define NISTC_AI_CMD1_EXTMUX_CLK_PULSE\tBIT(3)\n#define NISTC_AI_CMD1_LOCALMUX_CLK_PULSE BIT(2)\n#define NISTC_AI_CMD1_SC_TC_PULSE\tBIT(1)\n#define NISTC_AI_CMD1_CONVERT_PULSE\tBIT(0)\n\n#define NISTC_AO_CMD1_REG\t\t9\n#define NISTC_AO_CMD1_ATRIG_RESET\tBIT(15)\n#define NISTC_AO_CMD1_START_PULSE\tBIT(14)\n#define NISTC_AO_CMD1_DISARM\t\tBIT(13)\n#define NISTC_AO_CMD1_UI2_ARM_DISARM\tBIT(12)\n#define NISTC_AO_CMD1_UI2_LOAD\t\tBIT(11)\n#define NISTC_AO_CMD1_UI_ARM\t\tBIT(10)\n#define NISTC_AO_CMD1_UI_LOAD\t\tBIT(9)\n#define NISTC_AO_CMD1_UC_ARM\t\tBIT(8)\n#define NISTC_AO_CMD1_UC_LOAD\t\tBIT(7)\n#define NISTC_AO_CMD1_BC_ARM\t\tBIT(6)\n#define NISTC_AO_CMD1_BC_LOAD\t\tBIT(5)\n#define NISTC_AO_CMD1_DAC1_UPDATE_MODE\tBIT(4)\n#define NISTC_AO_CMD1_LDAC1_SRC_SEL\tBIT(3)\n#define NISTC_AO_CMD1_DAC0_UPDATE_MODE\tBIT(2)\n#define NISTC_AO_CMD1_LDAC0_SRC_SEL\tBIT(1)\n#define NISTC_AO_CMD1_UPDATE_PULSE\tBIT(0)\n\n#define NISTC_DIO_OUT_REG\t\t10\n#define NISTC_DIO_OUT_SERIAL(x)\t(((x) & 0xff) << 8)\n#define NISTC_DIO_OUT_SERIAL_MASK\tNISTC_DIO_OUT_SERIAL(0xff)\n#define NISTC_DIO_OUT_PARALLEL(x)\t((x) & 0xff)\n#define NISTC_DIO_OUT_PARALLEL_MASK\tNISTC_DIO_OUT_PARALLEL(0xff)\n#define NISTC_DIO_SDIN\t\t\tBIT(4)\n#define NISTC_DIO_SDOUT\t\t\tBIT(0)\n\n#define NISTC_DIO_CTRL_REG\t\t11\n#define NISTC_DIO_SDCLK\t\t\tBIT(11)\n#define NISTC_DIO_CTRL_HW_SER_TIMEBASE\tBIT(10)\n#define NISTC_DIO_CTRL_HW_SER_ENA\tBIT(9)\n#define NISTC_DIO_CTRL_HW_SER_START\tBIT(8)\n#define NISTC_DIO_CTRL_DIR(x)\t\t((x) & 0xff)\n#define NISTC_DIO_CTRL_DIR_MASK\t\tNISTC_DIO_CTRL_DIR(0xff)\n\n#define NISTC_AI_MODE1_REG\t\t12\n#define NISTC_AI_MODE1_CONVERT_SRC(x)\t(((x) & 0x1f) << 11)\n#define NISTC_AI_MODE1_SI_SRC(x)\t(((x) & 0x1f) << 6)\n#define NISTC_AI_MODE1_CONVERT_POLARITY\tBIT(5)\n#define NISTC_AI_MODE1_SI_POLARITY\tBIT(4)\n#define NISTC_AI_MODE1_START_STOP\tBIT(3)\n#define NISTC_AI_MODE1_RSVD\t\tBIT(2)\n#define NISTC_AI_MODE1_CONTINUOUS\tBIT(1)\n#define NISTC_AI_MODE1_TRIGGER_ONCE\tBIT(0)\n\n#define NISTC_AI_MODE2_REG\t\t13\n#define NISTC_AI_MODE2_SC_GATE_ENA\tBIT(15)\n#define NISTC_AI_MODE2_START_STOP_GATE_ENA BIT(14)\n#define NISTC_AI_MODE2_PRE_TRIGGER\tBIT(13)\n#define NISTC_AI_MODE2_EXTMUX_PRESENT\tBIT(12)\n#define NISTC_AI_MODE2_SI2_INIT_LOAD_SRC BIT(9)\n#define NISTC_AI_MODE2_SI2_RELOAD_MODE\tBIT(8)\n#define NISTC_AI_MODE2_SI_INIT_LOAD_SRC\tBIT(7)\n#define NISTC_AI_MODE2_SI_RELOAD_MODE(x) (((x) & 0x7) << 4)\n#define NISTC_AI_MODE2_SI_WR_SWITCH\tBIT(3)\n#define NISTC_AI_MODE2_SC_INIT_LOAD_SRC\tBIT(2)\n#define NISTC_AI_MODE2_SC_RELOAD_MODE\tBIT(1)\n#define NISTC_AI_MODE2_SC_WR_SWITCH\tBIT(0)\n\n#define NISTC_AI_SI_LOADA_REG\t\t14\n#define NISTC_AI_SI_LOADB_REG\t\t16\n#define NISTC_AI_SC_LOADA_REG\t\t18\n#define NISTC_AI_SC_LOADB_REG\t\t20\n#define NISTC_AI_SI2_LOADA_REG\t\t23\n#define NISTC_AI_SI2_LOADB_REG\t\t25\n\n#define NISTC_G0_MODE_REG\t\t26\n#define NISTC_G1_MODE_REG\t\t27\n#define NISTC_G0_LOADA_REG\t\t28\n#define NISTC_G0_LOADB_REG\t\t30\n#define NISTC_G1_LOADA_REG\t\t32\n#define NISTC_G1_LOADB_REG\t\t34\n#define NISTC_G0_INPUT_SEL_REG\t\t36\n#define NISTC_G1_INPUT_SEL_REG\t\t37\n\n#define NISTC_AO_MODE1_REG\t\t38\n#define NISTC_AO_MODE1_UPDATE_SRC(x)\t(((x) & 0x1f) << 11)\n#define NISTC_AO_MODE1_UPDATE_SRC_MASK\tNISTC_AO_MODE1_UPDATE_SRC(0x1f)\n#define NISTC_AO_MODE1_UI_SRC(x)\t(((x) & 0x1f) << 6)\n#define NISTC_AO_MODE1_UI_SRC_MASK\tNISTC_AO_MODE1_UI_SRC(0x1f)\n#define NISTC_AO_MODE1_MULTI_CHAN\tBIT(5)\n#define NISTC_AO_MODE1_UPDATE_SRC_POLARITY BIT(4)\n#define NISTC_AO_MODE1_UI_SRC_POLARITY\tBIT(3)\n#define NISTC_AO_MODE1_UC_SW_EVERY_TC\tBIT(2)\n#define NISTC_AO_MODE1_CONTINUOUS\tBIT(1)\n#define NISTC_AO_MODE1_TRIGGER_ONCE\tBIT(0)\n\n#define NISTC_AO_MODE2_REG\t\t39\n#define NISTC_AO_MODE2_FIFO_MODE(x)\t(((x) & 0x3) << 14)\n#define NISTC_AO_MODE2_FIFO_MODE_MASK\tNISTC_AO_MODE2_FIFO_MODE(3)\n#define NISTC_AO_MODE2_FIFO_MODE_E\tNISTC_AO_MODE2_FIFO_MODE(0)\n#define NISTC_AO_MODE2_FIFO_MODE_HF\tNISTC_AO_MODE2_FIFO_MODE(1)\n#define NISTC_AO_MODE2_FIFO_MODE_F\tNISTC_AO_MODE2_FIFO_MODE(2)\n#define NISTC_AO_MODE2_FIFO_MODE_HF_F\tNISTC_AO_MODE2_FIFO_MODE(3)\n#define NISTC_AO_MODE2_FIFO_REXMIT_ENA\tBIT(13)\n#define NISTC_AO_MODE2_START1_DISABLE\tBIT(12)\n#define NISTC_AO_MODE2_UC_INIT_LOAD_SRC\tBIT(11)\n#define NISTC_AO_MODE2_UC_WR_SWITCH\tBIT(10)\n#define NISTC_AO_MODE2_UI2_INIT_LOAD_SRC BIT(9)\n#define NISTC_AO_MODE2_UI2_RELOAD_MODE\tBIT(8)\n#define NISTC_AO_MODE2_UI_INIT_LOAD_SRC\tBIT(7)\n#define NISTC_AO_MODE2_UI_RELOAD_MODE(x) (((x) & 0x7) << 4)\n#define NISTC_AO_MODE2_UI_WR_SWITCH\tBIT(3)\n#define NISTC_AO_MODE2_BC_INIT_LOAD_SRC\tBIT(2)\n#define NISTC_AO_MODE2_BC_RELOAD_MODE\tBIT(1)\n#define NISTC_AO_MODE2_BC_WR_SWITCH\tBIT(0)\n\n#define NISTC_AO_UI_LOADA_REG\t\t40\n#define NISTC_AO_UI_LOADB_REG\t\t42\n#define NISTC_AO_BC_LOADA_REG\t\t44\n#define NISTC_AO_BC_LOADB_REG\t\t46\n#define NISTC_AO_UC_LOADA_REG\t\t48\n#define NISTC_AO_UC_LOADB_REG\t\t50\n\n#define NISTC_CLK_FOUT_REG\t\t56\n#define NISTC_CLK_FOUT_ENA\t\tBIT(15)\n#define NISTC_CLK_FOUT_TIMEBASE_SEL\tBIT(14)\n#define NISTC_CLK_FOUT_DIO_SER_OUT_DIV2\tBIT(13)\n#define NISTC_CLK_FOUT_SLOW_DIV2\tBIT(12)\n#define NISTC_CLK_FOUT_SLOW_TIMEBASE\tBIT(11)\n#define NISTC_CLK_FOUT_G_SRC_DIV2\tBIT(10)\n#define NISTC_CLK_FOUT_TO_BOARD_DIV2\tBIT(9)\n#define NISTC_CLK_FOUT_TO_BOARD\t\tBIT(8)\n#define NISTC_CLK_FOUT_AI_OUT_DIV2\tBIT(7)\n#define NISTC_CLK_FOUT_AI_SRC_DIV2\tBIT(6)\n#define NISTC_CLK_FOUT_AO_OUT_DIV2\tBIT(5)\n#define NISTC_CLK_FOUT_AO_SRC_DIV2\tBIT(4)\n#define NISTC_CLK_FOUT_DIVIDER(x)\t(((x) & 0xf) << 0)\n#define NISTC_CLK_FOUT_TO_DIVIDER(x)\t(((x) >> 0) & 0xf)\n#define NISTC_CLK_FOUT_DIVIDER_MASK\tNISTC_CLK_FOUT_DIVIDER(0xf)\n\n#define NISTC_IO_BIDIR_PIN_REG\t\t57\n\n#define NISTC_RTSI_TRIG_DIR_REG\t\t58\n#define NISTC_RTSI_TRIG_OLD_CLK_CHAN\t7\n#define NISTC_RTSI_TRIG_NUM_CHAN(_m)\t((_m) ? 8 : 7)\n#define NISTC_RTSI_TRIG_DIR(_c, _m)\t((_m) ? BIT(8 + (_c)) : BIT(7 + (_c)))\n#define NISTC_RTSI_TRIG_DIR_SUB_SEL1\tBIT(2)\t \n#define NISTC_RTSI_TRIG_DIR_SUB_SEL1_SHIFT\t2\t \n#define NISTC_RTSI_TRIG_USE_CLK\t\tBIT(1)\n#define NISTC_RTSI_TRIG_DRV_CLK\t\tBIT(0)\n\n#define NISTC_INT_CTRL_REG\t\t59\n#define NISTC_INT_CTRL_INTB_ENA\t\tBIT(15)\n#define NISTC_INT_CTRL_INTB_SEL(x)\t(((x) & 0x7) << 12)\n#define NISTC_INT_CTRL_INTA_ENA\t\tBIT(11)\n#define NISTC_INT_CTRL_INTA_SEL(x)\t(((x) & 0x7) << 8)\n#define NISTC_INT_CTRL_PASSTHRU0_POL\tBIT(3)\n#define NISTC_INT_CTRL_PASSTHRU1_POL\tBIT(2)\n#define NISTC_INT_CTRL_3PIN_INT\t\tBIT(1)\n#define NISTC_INT_CTRL_INT_POL\t\tBIT(0)\n\n#define NISTC_AI_OUT_CTRL_REG\t\t60\n#define NISTC_AI_OUT_CTRL_START_SEL\tBIT(10)\n#define NISTC_AI_OUT_CTRL_SCAN_IN_PROG_SEL(x)\t(((x) & 0x3) << 8)\n#define NISTC_AI_OUT_CTRL_EXTMUX_CLK_SEL(x)\t(((x) & 0x3) << 6)\n#define NISTC_AI_OUT_CTRL_LOCALMUX_CLK_SEL(x)\t(((x) & 0x3) << 4)\n#define NISTC_AI_OUT_CTRL_SC_TC_SEL(x)\t\t(((x) & 0x3) << 2)\n#define NISTC_AI_OUT_CTRL_CONVERT_SEL(x)\t(((x) & 0x3) << 0)\n#define NISTC_AI_OUT_CTRL_CONVERT_HIGH_Z\tNISTC_AI_OUT_CTRL_CONVERT_SEL(0)\n#define NISTC_AI_OUT_CTRL_CONVERT_GND\t\tNISTC_AI_OUT_CTRL_CONVERT_SEL(1)\n#define NISTC_AI_OUT_CTRL_CONVERT_LOW\t\tNISTC_AI_OUT_CTRL_CONVERT_SEL(2)\n#define NISTC_AI_OUT_CTRL_CONVERT_HIGH\t\tNISTC_AI_OUT_CTRL_CONVERT_SEL(3)\n\n#define NISTC_ATRIG_ETC_REG\t\t61\n#define NISTC_ATRIG_ETC_GPFO_1_ENA\tBIT(15)\n#define NISTC_ATRIG_ETC_GPFO_0_ENA\tBIT(14)\n#define NISTC_ATRIG_ETC_GPFO_0_SEL(x)\t(((x) & 0x7) << 11)\n#define NISTC_ATRIG_ETC_GPFO_0_SEL_TO_SRC(x)\t(((x) >> 11) & 0x7)\n#define NISTC_ATRIG_ETC_GPFO_1_SEL\tBIT(7)\n#define NISTC_ATRIG_ETC_GPFO_1_SEL_TO_SRC(x)\t(((x) >> 7) & 0x1)\n#define NISTC_ATRIG_ETC_DRV\t\tBIT(4)\n#define NISTC_ATRIG_ETC_ENA\t\tBIT(3)\n#define NISTC_ATRIG_ETC_MODE(x)\t\t(((x) & 0x7) << 0)\n#define NISTC_GPFO_0_G_OUT\t\t0  \n#define NISTC_GPFO_1_G_OUT\t\t0  \n\n#define NISTC_AI_START_STOP_REG\t\t62\n#define NISTC_AI_START_POLARITY\t\tBIT(15)\n#define NISTC_AI_STOP_POLARITY\t\tBIT(14)\n#define NISTC_AI_STOP_SYNC\t\tBIT(13)\n#define NISTC_AI_STOP_EDGE\t\tBIT(12)\n#define NISTC_AI_STOP_SEL(x)\t\t(((x) & 0x1f) << 7)\n#define NISTC_AI_START_SYNC\t\tBIT(6)\n#define NISTC_AI_START_EDGE\t\tBIT(5)\n#define NISTC_AI_START_SEL(x)\t\t(((x) & 0x1f) << 0)\n\n#define NISTC_AI_TRIG_SEL_REG\t\t63\n#define NISTC_AI_TRIG_START1_POLARITY\tBIT(15)\n#define NISTC_AI_TRIG_START2_POLARITY\tBIT(14)\n#define NISTC_AI_TRIG_START2_SYNC\tBIT(13)\n#define NISTC_AI_TRIG_START2_EDGE\tBIT(12)\n#define NISTC_AI_TRIG_START2_SEL(x)\t(((x) & 0x1f) << 7)\n#define NISTC_AI_TRIG_START1_SYNC\tBIT(6)\n#define NISTC_AI_TRIG_START1_EDGE\tBIT(5)\n#define NISTC_AI_TRIG_START1_SEL(x)\t(((x) & 0x1f) << 0)\n\n#define NISTC_AI_DIV_LOADA_REG\t\t64\n\n#define NISTC_AO_START_SEL_REG\t\t66\n#define NISTC_AO_START_UI2_SW_GATE\tBIT(15)\n#define NISTC_AO_START_UI2_EXT_GATE_POL\tBIT(14)\n#define NISTC_AO_START_POLARITY\t\tBIT(13)\n#define NISTC_AO_START_AOFREQ_ENA\tBIT(12)\n#define NISTC_AO_START_UI2_EXT_GATE_SEL(x) (((x) & 0x1f) << 7)\n#define NISTC_AO_START_SYNC\t\tBIT(6)\n#define NISTC_AO_START_EDGE\t\tBIT(5)\n#define NISTC_AO_START_SEL(x)\t\t(((x) & 0x1f) << 0)\n\n#define NISTC_AO_TRIG_SEL_REG\t\t67\n#define NISTC_AO_TRIG_UI2_EXT_GATE_ENA\tBIT(15)\n#define NISTC_AO_TRIG_DELAYED_START1\tBIT(14)\n#define NISTC_AO_TRIG_START1_POLARITY\tBIT(13)\n#define NISTC_AO_TRIG_UI2_SRC_POLARITY\tBIT(12)\n#define NISTC_AO_TRIG_UI2_SRC_SEL(x)\t(((x) & 0x1f) << 7)\n#define NISTC_AO_TRIG_START1_SYNC\tBIT(6)\n#define NISTC_AO_TRIG_START1_EDGE\tBIT(5)\n#define NISTC_AO_TRIG_START1_SEL(x)\t(((x) & 0x1f) << 0)\n#define NISTC_AO_TRIG_START1_SEL_MASK\tNISTC_AO_TRIG_START1_SEL(0x1f)\n\n#define NISTC_G0_AUTOINC_REG\t\t68\n#define NISTC_G1_AUTOINC_REG\t\t69\n\n#define NISTC_AO_MODE3_REG\t\t70\n#define NISTC_AO_MODE3_UI2_SW_NEXT_TC\t\tBIT(13)\n#define NISTC_AO_MODE3_UC_SW_EVERY_BC_TC\tBIT(12)\n#define NISTC_AO_MODE3_TRIG_LEN\t\t\tBIT(11)\n#define NISTC_AO_MODE3_STOP_ON_OVERRUN_ERR\tBIT(5)\n#define NISTC_AO_MODE3_STOP_ON_BC_TC_TRIG_ERR\tBIT(4)\n#define NISTC_AO_MODE3_STOP_ON_BC_TC_ERR\tBIT(3)\n#define NISTC_AO_MODE3_NOT_AN_UPDATE\t\tBIT(2)\n#define NISTC_AO_MODE3_SW_GATE\t\t\tBIT(1)\n#define NISTC_AO_MODE3_LAST_GATE_DISABLE\tBIT(0)\t \n\n#define NISTC_RESET_REG\t\t\t72\n#define NISTC_RESET_SOFTWARE\t\tBIT(11)\n#define NISTC_RESET_AO_CFG_END\t\tBIT(9)\n#define NISTC_RESET_AI_CFG_END\t\tBIT(8)\n#define NISTC_RESET_AO_CFG_START\tBIT(5)\n#define NISTC_RESET_AI_CFG_START\tBIT(4)\n#define NISTC_RESET_G1\t\t\tBIT(3)\n#define NISTC_RESET_G0\t\t\tBIT(2)\n#define NISTC_RESET_AO\t\t\tBIT(1)\n#define NISTC_RESET_AI\t\t\tBIT(0)\n\n#define NISTC_INTA_ENA_REG\t\t73\n#define NISTC_INTA2_ENA_REG\t\t74\n#define NISTC_INTA_ENA_PASSTHRU0\tBIT(9)\n#define NISTC_INTA_ENA_G0_GATE\t\tBIT(8)\n#define NISTC_INTA_ENA_AI_FIFO\t\tBIT(7)\n#define NISTC_INTA_ENA_G0_TC\t\tBIT(6)\n#define NISTC_INTA_ENA_AI_ERR\t\tBIT(5)\n#define NISTC_INTA_ENA_AI_STOP\t\tBIT(4)\n#define NISTC_INTA_ENA_AI_START\t\tBIT(3)\n#define NISTC_INTA_ENA_AI_START2\tBIT(2)\n#define NISTC_INTA_ENA_AI_START1\tBIT(1)\n#define NISTC_INTA_ENA_AI_SC_TC\t\tBIT(0)\n#define NISTC_INTA_ENA_AI_MASK\t\t(NISTC_INTA_ENA_AI_FIFO |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_ERR |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_STOP |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_START |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_START2 |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_START1 |\t\\\n\t\t\t\t\t NISTC_INTA_ENA_AI_SC_TC)\n\n#define NISTC_INTB_ENA_REG\t\t75\n#define NISTC_INTB2_ENA_REG\t\t76\n#define NISTC_INTB_ENA_PASSTHRU1\tBIT(11)\n#define NISTC_INTB_ENA_G1_GATE\t\tBIT(10)\n#define NISTC_INTB_ENA_G1_TC\t\tBIT(9)\n#define NISTC_INTB_ENA_AO_FIFO\t\tBIT(8)\n#define NISTC_INTB_ENA_AO_UI2_TC\tBIT(7)\n#define NISTC_INTB_ENA_AO_UC_TC\t\tBIT(6)\n#define NISTC_INTB_ENA_AO_ERR\t\tBIT(5)\n#define NISTC_INTB_ENA_AO_STOP\t\tBIT(4)\n#define NISTC_INTB_ENA_AO_START\t\tBIT(3)\n#define NISTC_INTB_ENA_AO_UPDATE\tBIT(2)\n#define NISTC_INTB_ENA_AO_START1\tBIT(1)\n#define NISTC_INTB_ENA_AO_BC_TC\t\tBIT(0)\n\n#define NISTC_AI_PERSONAL_REG\t\t77\n#define NISTC_AI_PERSONAL_SHIFTIN_PW\t\tBIT(15)\n#define NISTC_AI_PERSONAL_EOC_POLARITY\t\tBIT(14)\n#define NISTC_AI_PERSONAL_SOC_POLARITY\t\tBIT(13)\n#define NISTC_AI_PERSONAL_SHIFTIN_POL\t\tBIT(12)\n#define NISTC_AI_PERSONAL_CONVERT_TIMEBASE\tBIT(11)\n#define NISTC_AI_PERSONAL_CONVERT_PW\t\tBIT(10)\n#define NISTC_AI_PERSONAL_CONVERT_ORIG_PULSE\tBIT(9)\n#define NISTC_AI_PERSONAL_FIFO_FLAGS_POL\tBIT(8)\n#define NISTC_AI_PERSONAL_OVERRUN_MODE\t\tBIT(7)\n#define NISTC_AI_PERSONAL_EXTMUX_CLK_PW\t\tBIT(6)\n#define NISTC_AI_PERSONAL_LOCALMUX_CLK_PW\tBIT(5)\n#define NISTC_AI_PERSONAL_AIFREQ_POL\t\tBIT(4)\n\n#define NISTC_AO_PERSONAL_REG\t\t78\n#define NISTC_AO_PERSONAL_MULTI_DACS\t\tBIT(15)\t \n#define NISTC_AO_PERSONAL_NUM_DAC\t\tBIT(14)\t \n#define NISTC_AO_PERSONAL_FAST_CPU\t\tBIT(13)\t \n#define NISTC_AO_PERSONAL_TMRDACWR_PW\t\tBIT(12)\n#define NISTC_AO_PERSONAL_FIFO_FLAGS_POL\tBIT(11)\t \n#define NISTC_AO_PERSONAL_FIFO_ENA\t\tBIT(10)\n#define NISTC_AO_PERSONAL_AOFREQ_POL\t\tBIT(9)\t \n#define NISTC_AO_PERSONAL_DMA_PIO_CTRL\t\tBIT(8)\t \n#define NISTC_AO_PERSONAL_UPDATE_ORIG_PULSE\tBIT(7)\n#define NISTC_AO_PERSONAL_UPDATE_TIMEBASE\tBIT(6)\n#define NISTC_AO_PERSONAL_UPDATE_PW\t\tBIT(5)\n#define NISTC_AO_PERSONAL_BC_SRC_SEL\t\tBIT(4)\n#define NISTC_AO_PERSONAL_INTERVAL_BUFFER_MODE\tBIT(3)\n\n#define NISTC_RTSI_TRIGA_OUT_REG\t79\n#define NISTC_RTSI_TRIGB_OUT_REG\t80\n#define NISTC_RTSI_TRIGB_SUB_SEL1\tBIT(15)\t \n#define NISTC_RTSI_TRIGB_SUB_SEL1_SHIFT\t15\t \n#define NISTC_RTSI_TRIG(_c, _s)\t\t(((_s) & 0xf) << (((_c) % 4) * 4))\n#define NISTC_RTSI_TRIG_MASK(_c)\tNISTC_RTSI_TRIG((_c), 0xf)\n#define NISTC_RTSI_TRIG_TO_SRC(_c, _b)\t(((_b) >> (((_c) % 4) * 4)) & 0xf)\n\n#define NISTC_RTSI_BOARD_REG\t\t81\n\n#define NISTC_CFG_MEM_CLR_REG\t\t82\n#define NISTC_ADC_FIFO_CLR_REG\t\t83\n#define NISTC_DAC_FIFO_CLR_REG\t\t84\n#define NISTC_WR_STROBE3_REG\t\t85\n\n#define NISTC_AO_OUT_CTRL_REG\t\t86\n#define NISTC_AO_OUT_CTRL_EXT_GATE_ENA\t\tBIT(15)\n#define NISTC_AO_OUT_CTRL_EXT_GATE_SEL(x)\t(((x) & 0x1f) << 10)\n#define NISTC_AO_OUT_CTRL_CHANS(x)\t\t(((x) & 0xf) << 6)\n#define NISTC_AO_OUT_CTRL_UPDATE2_SEL(x)\t(((x) & 0x3) << 4)\n#define NISTC_AO_OUT_CTRL_EXT_GATE_POL\t\tBIT(3)\n#define NISTC_AO_OUT_CTRL_UPDATE2_TOGGLE\tBIT(2)\n#define NISTC_AO_OUT_CTRL_UPDATE_SEL(x)\t\t(((x) & 0x3) << 0)\n#define NISTC_AO_OUT_CTRL_UPDATE_SEL_HIGHZ\tNISTC_AO_OUT_CTRL_UPDATE_SEL(0)\n#define NISTC_AO_OUT_CTRL_UPDATE_SEL_GND\tNISTC_AO_OUT_CTRL_UPDATE_SEL(1)\n#define NISTC_AO_OUT_CTRL_UPDATE_SEL_LOW\tNISTC_AO_OUT_CTRL_UPDATE_SEL(2)\n#define NISTC_AO_OUT_CTRL_UPDATE_SEL_HIGH\tNISTC_AO_OUT_CTRL_UPDATE_SEL(3)\n\n#define NISTC_AI_MODE3_REG\t\t87\n#define NISTC_AI_MODE3_TRIG_LEN\t\tBIT(15)\n#define NISTC_AI_MODE3_DELAY_START\tBIT(14)\n#define NISTC_AI_MODE3_SOFTWARE_GATE\tBIT(13)\n#define NISTC_AI_MODE3_SI_TRIG_DELAY\tBIT(12)\n#define NISTC_AI_MODE3_SI2_SRC_SEL\tBIT(11)\n#define NISTC_AI_MODE3_DELAYED_START2\tBIT(10)\n#define NISTC_AI_MODE3_DELAYED_START1\tBIT(9)\n#define NISTC_AI_MODE3_EXT_GATE_MODE\tBIT(8)\n#define NISTC_AI_MODE3_FIFO_MODE(x)\t(((x) & 0x3) << 6)\n#define NISTC_AI_MODE3_FIFO_MODE_NE\tNISTC_AI_MODE3_FIFO_MODE(0)\n#define NISTC_AI_MODE3_FIFO_MODE_HF\tNISTC_AI_MODE3_FIFO_MODE(1)\n#define NISTC_AI_MODE3_FIFO_MODE_F\tNISTC_AI_MODE3_FIFO_MODE(2)\n#define NISTC_AI_MODE3_FIFO_MODE_HF_E\tNISTC_AI_MODE3_FIFO_MODE(3)\n#define NISTC_AI_MODE3_EXT_GATE_POL\tBIT(5)\n#define NISTC_AI_MODE3_EXT_GATE_SEL(x)\t(((x) & 0x1f) << 0)\n\n#define NISTC_AI_STATUS1_REG\t\t2\n#define NISTC_AI_STATUS1_INTA\t\tBIT(15)\n#define NISTC_AI_STATUS1_FIFO_F\t\tBIT(14)\n#define NISTC_AI_STATUS1_FIFO_HF\tBIT(13)\n#define NISTC_AI_STATUS1_FIFO_E\t\tBIT(12)\n#define NISTC_AI_STATUS1_OVERRUN\tBIT(11)\n#define NISTC_AI_STATUS1_OVERFLOW\tBIT(10)\n#define NISTC_AI_STATUS1_SC_TC_ERR\tBIT(9)\n#define NISTC_AI_STATUS1_OVER\t\t(NISTC_AI_STATUS1_OVERRUN |\t\\\n\t\t\t\t\t NISTC_AI_STATUS1_OVERFLOW)\n#define NISTC_AI_STATUS1_ERR\t\t(NISTC_AI_STATUS1_OVER |\t\\\n\t\t\t\t\t NISTC_AI_STATUS1_SC_TC_ERR)\n#define NISTC_AI_STATUS1_START2\t\tBIT(8)\n#define NISTC_AI_STATUS1_START1\t\tBIT(7)\n#define NISTC_AI_STATUS1_SC_TC\t\tBIT(6)\n#define NISTC_AI_STATUS1_START\t\tBIT(5)\n#define NISTC_AI_STATUS1_STOP\t\tBIT(4)\n#define NISTC_AI_STATUS1_G0_TC\t\tBIT(3)\n#define NISTC_AI_STATUS1_G0_GATE\tBIT(2)\n#define NISTC_AI_STATUS1_FIFO_REQ\tBIT(1)\n#define NISTC_AI_STATUS1_PASSTHRU0\tBIT(0)\n\n#define NISTC_AO_STATUS1_REG\t\t3\n#define NISTC_AO_STATUS1_INTB\t\tBIT(15)\n#define NISTC_AO_STATUS1_FIFO_F\t\tBIT(14)\n#define NISTC_AO_STATUS1_FIFO_HF\tBIT(13)\n#define NISTC_AO_STATUS1_FIFO_E\t\tBIT(12)\n#define NISTC_AO_STATUS1_BC_TC_ERR\tBIT(11)\n#define NISTC_AO_STATUS1_START\t\tBIT(10)\n#define NISTC_AO_STATUS1_OVERRUN\tBIT(9)\n#define NISTC_AO_STATUS1_START1\t\tBIT(8)\n#define NISTC_AO_STATUS1_BC_TC\t\tBIT(7)\n#define NISTC_AO_STATUS1_UC_TC\t\tBIT(6)\n#define NISTC_AO_STATUS1_UPDATE\t\tBIT(5)\n#define NISTC_AO_STATUS1_UI2_TC\t\tBIT(4)\n#define NISTC_AO_STATUS1_G1_TC\t\tBIT(3)\n#define NISTC_AO_STATUS1_G1_GATE\tBIT(2)\n#define NISTC_AO_STATUS1_FIFO_REQ\tBIT(1)\n#define NISTC_AO_STATUS1_PASSTHRU1\tBIT(0)\n\n#define NISTC_G01_STATUS_REG\t\t4\n\n#define NISTC_AI_STATUS2_REG\t\t5\n\n#define NISTC_AO_STATUS2_REG\t\t6\n\n#define NISTC_DIO_IN_REG\t\t7\n\n#define NISTC_G0_HW_SAVE_REG\t\t8\n#define NISTC_G1_HW_SAVE_REG\t\t10\n\n#define NISTC_G0_SAVE_REG\t\t12\n#define NISTC_G1_SAVE_REG\t\t14\n\n#define NISTC_AO_UI_SAVE_REG\t\t16\n#define NISTC_AO_BC_SAVE_REG\t\t18\n#define NISTC_AO_UC_SAVE_REG\t\t20\n\n#define NISTC_STATUS1_REG\t\t27\n#define NISTC_STATUS1_SERIO_IN_PROG\tBIT(12)\n\n#define NISTC_DIO_SERIAL_IN_REG\t\t28\n\n#define NISTC_STATUS2_REG\t\t29\n#define NISTC_STATUS2_AO_TMRDACWRS_IN_PROGRESS\tBIT(5)\n\n#define NISTC_AI_SI_SAVE_REG\t\t64\n#define NISTC_AI_SC_SAVE_REG\t\t66\n\n \n#define NI_E_STC_WINDOW_ADDR_REG\t0x00\t \n#define NI_E_STC_WINDOW_DATA_REG\t0x02\t \n\n#define NI_E_STATUS_REG\t\t\t0x01\t \n#define NI_E_STATUS_AI_FIFO_LOWER_NE\tBIT(3)\n#define NI_E_STATUS_PROMOUT\t\tBIT(0)\n\n#define NI_E_DMA_AI_AO_SEL_REG\t\t0x09\t \n#define NI_E_DMA_AI_SEL(x)\t\t(((x) & 0xf) << 0)\n#define NI_E_DMA_AI_SEL_MASK\t\tNI_E_DMA_AI_SEL(0xf)\n#define NI_E_DMA_AO_SEL(x)\t\t(((x) & 0xf) << 4)\n#define NI_E_DMA_AO_SEL_MASK\t\tNI_E_DMA_AO_SEL(0xf)\n\n#define NI_E_DMA_G0_G1_SEL_REG\t\t0x0b\t \n#define NI_E_DMA_G0_G1_SEL(_g, _c)\t(((_c) & 0xf) << ((_g) * 4))\n#define NI_E_DMA_G0_G1_SEL_MASK(_g)\tNI_E_DMA_G0_G1_SEL((_g), 0xf)\n\n#define NI_E_SERIAL_CMD_REG\t\t0x0d\t \n#define NI_E_SERIAL_CMD_DAC_LD(x)\tBIT(3 + (x))\n#define NI_E_SERIAL_CMD_EEPROM_CS\tBIT(2)\n#define NI_E_SERIAL_CMD_SDATA\t\tBIT(1)\n#define NI_E_SERIAL_CMD_SCLK\t\tBIT(0)\n\n#define NI_E_MISC_CMD_REG\t\t0x0f\t \n#define NI_E_MISC_CMD_INTEXT_ATRIG(x)\t(((x) & 0x1) << 7)\n#define NI_E_MISC_CMD_EXT_ATRIG\t\tNI_E_MISC_CMD_INTEXT_ATRIG(0)\n#define NI_E_MISC_CMD_INT_ATRIG\t\tNI_E_MISC_CMD_INTEXT_ATRIG(1)\n\n#define NI_E_AI_CFG_LO_REG\t\t0x10\t \n#define NI_E_AI_CFG_LO_LAST_CHAN\tBIT(15)\n#define NI_E_AI_CFG_LO_GEN_TRIG\t\tBIT(12)\n#define NI_E_AI_CFG_LO_DITHER\t\tBIT(9)\n#define NI_E_AI_CFG_LO_UNI\t\tBIT(8)\n#define NI_E_AI_CFG_LO_GAIN(x)\t\t((x) << 0)\n\n#define NI_E_AI_CFG_HI_REG\t\t0x12\t \n#define NI_E_AI_CFG_HI_TYPE(x)\t\t(((x) & 0x7) << 12)\n#define NI_E_AI_CFG_HI_TYPE_DIFF\tNI_E_AI_CFG_HI_TYPE(1)\n#define NI_E_AI_CFG_HI_TYPE_COMMON\tNI_E_AI_CFG_HI_TYPE(2)\n#define NI_E_AI_CFG_HI_TYPE_GROUND\tNI_E_AI_CFG_HI_TYPE(3)\n#define NI_E_AI_CFG_HI_AC_COUPLE\tBIT(11)\n#define NI_E_AI_CFG_HI_CHAN(x)\t\t(((x) & 0x3f) << 0)\n\n#define NI_E_AO_CFG_REG\t\t\t0x16\t \n#define NI_E_AO_DACSEL(x)\t\t((x) << 8)\n#define NI_E_AO_GROUND_REF\t\tBIT(3)\n#define NI_E_AO_EXT_REF\t\t\tBIT(2)\n#define NI_E_AO_DEGLITCH\t\tBIT(1)\n#define NI_E_AO_CFG_BIP\t\t\tBIT(0)\n\n#define NI_E_DAC_DIRECT_DATA_REG(x)\t(0x18 + ((x) * 2))  \n\n#define NI_E_8255_BASE\t\t\t0x19\t \n\n#define NI_E_AI_FIFO_DATA_REG\t\t0x1c\t \n\n#define NI_E_AO_FIFO_DATA_REG\t\t0x1e\t \n\n \n#define NI611X_MAGIC_REG\t\t0x19\t \n#define NI611X_CALIB_CHAN_SEL_REG\t0x1a\t \n#define NI611X_AI_FIFO_DATA_REG\t\t0x1c\t \n#define NI611X_AI_FIFO_OFFSET_LOAD_REG\t0x05\t \n#define NI611X_AO_FIFO_DATA_REG\t\t0x14\t \n#define NI611X_CAL_GAIN_SEL_REG\t\t0x05\t \n\n#define NI611X_AO_WINDOW_ADDR_REG\t0x18\n#define NI611X_AO_WINDOW_DATA_REG\t0x1e\n\n \n#define NI6143_MAGIC_REG\t\t0x19\t \n#define NI6143_DMA_G0_G1_SEL_REG\t0x0b\t \n#define NI6143_PIPELINE_DELAY_REG\t0x1f\t \n#define NI6143_EOC_SET_REG\t\t0x1d\t \n#define NI6143_DMA_AI_SEL_REG\t\t0x09\t \n#define NI6143_AI_FIFO_DATA_REG\t\t0x8c\t \n#define NI6143_AI_FIFO_FLAG_REG\t\t0x84\t \n#define NI6143_AI_FIFO_CTRL_REG\t\t0x88\t \n#define NI6143_AI_FIFO_STATUS_REG\t0x88\t \n#define NI6143_AI_FIFO_DMA_THRESH_REG\t0x90\t \n#define NI6143_AI_FIFO_WORDS_AVAIL_REG\t0x94\t \n\n#define NI6143_CALIB_CHAN_REG\t\t0x42\t \n#define NI6143_CALIB_CHAN_RELAY_ON\tBIT(15)\n#define NI6143_CALIB_CHAN_RELAY_OFF\tBIT(14)\n#define NI6143_CALIB_CHAN(x)\t\t(((x) & 0xf) << 0)\n#define NI6143_CALIB_CHAN_GND_GND\tNI6143_CALIB_CHAN(0)  \n#define NI6143_CALIB_CHAN_2V5_GND\tNI6143_CALIB_CHAN(2)  \n#define NI6143_CALIB_CHAN_PWM_GND\tNI6143_CALIB_CHAN(5)  \n#define NI6143_CALIB_CHAN_2V5_PWM\tNI6143_CALIB_CHAN(10)  \n#define NI6143_CALIB_CHAN_PWM_PWM\tNI6143_CALIB_CHAN(13)  \n#define NI6143_CALIB_CHAN_GND_PWM\tNI6143_CALIB_CHAN(14)  \n#define NI6143_CALIB_LO_TIME_REG\t0x20\t \n#define NI6143_CALIB_HI_TIME_REG\t0x22\t \n#define NI6143_RELAY_COUNTER_LOAD_REG\t0x4c\t \n#define NI6143_SIGNATURE_REG\t\t0x50\t \n#define NI6143_RELEASE_DATE_REG\t\t0x54\t \n#define NI6143_RELEASE_OLDEST_DATE_REG\t0x58\t \n\n \n#define NI671X_DAC_DIRECT_DATA_REG(x)\t(0x00 + (x))\t \n#define NI611X_AO_TIMED_REG\t\t0x10\t \n#define NI671X_AO_IMMEDIATE_REG\t\t0x11\t \n#define NI611X_AO_FIFO_OFFSET_LOAD_REG\t0x13\t \n#define NI67XX_AO_SP_UPDATES_REG\t0x14\t \n#define NI611X_AO_WAVEFORM_GEN_REG\t0x15\t \n#define NI611X_AO_MISC_REG\t\t0x16\t \n#define NI611X_AO_MISC_CLEAR_WG\t\tBIT(0)\n#define NI67XX_AO_CAL_CHAN_SEL_REG\t0x17\t \n#define NI67XX_AO_CFG2_REG\t\t0x18\t \n#define NI67XX_CAL_CMD_REG\t\t0x19\t \n#define NI67XX_CAL_STATUS_REG\t\t0x1a\t \n#define NI67XX_CAL_STATUS_BUSY\t\tBIT(0)\n#define NI67XX_CAL_STATUS_OSC_DETECT\tBIT(1)\n#define NI67XX_CAL_STATUS_OVERRANGE\tBIT(2)\n#define NI67XX_CAL_DATA_REG\t\t0x1b\t \n#define NI67XX_CAL_CFG_HI_REG\t\t0x1c\t \n#define NI67XX_CAL_CFG_LO_REG\t\t0x1d\t \n\n#define CS5529_CMD_CB\t\t\tBIT(7)\n#define CS5529_CMD_SINGLE_CONV\t\tBIT(6)\n#define CS5529_CMD_CONT_CONV\t\tBIT(5)\n#define CS5529_CMD_READ\t\t\tBIT(4)\n#define CS5529_CMD_REG(x)\t\t(((x) & 0x7) << 1)\n#define CS5529_CMD_REG_MASK\t\tCS5529_CMD_REG(7)\n#define CS5529_CMD_PWR_SAVE\t\tBIT(0)\n\n#define CS5529_OFFSET_REG\t\tCS5529_CMD_REG(0)\n#define CS5529_GAIN_REG\t\t\tCS5529_CMD_REG(1)\n#define CS5529_CONV_DATA_REG\t\tCS5529_CMD_REG(3)\n#define CS5529_SETUP_REG\t\tCS5529_CMD_REG(4)\n\n#define CS5529_CFG_REG\t\t\tCS5529_CMD_REG(2)\n#define CS5529_CFG_AOUT(x)\t\tBIT(22 + (x))\n#define CS5529_CFG_DOUT(x)\t\tBIT(18 + (x))\n#define CS5529_CFG_LOW_PWR_MODE\t\tBIT(16)\n#define CS5529_CFG_WORD_RATE(x)\t\t(((x) & 0x7) << 13)\n#define CS5529_CFG_WORD_RATE_MASK\tCS5529_CFG_WORD_RATE(0x7)\n#define CS5529_CFG_WORD_RATE_2180\tCS5529_CFG_WORD_RATE(0)\n#define CS5529_CFG_WORD_RATE_1092\tCS5529_CFG_WORD_RATE(1)\n#define CS5529_CFG_WORD_RATE_532\tCS5529_CFG_WORD_RATE(2)\n#define CS5529_CFG_WORD_RATE_388\tCS5529_CFG_WORD_RATE(3)\n#define CS5529_CFG_WORD_RATE_324\tCS5529_CFG_WORD_RATE(4)\n#define CS5529_CFG_WORD_RATE_17444\tCS5529_CFG_WORD_RATE(5)\n#define CS5529_CFG_WORD_RATE_8724\tCS5529_CFG_WORD_RATE(6)\n#define CS5529_CFG_WORD_RATE_4364\tCS5529_CFG_WORD_RATE(7)\n#define CS5529_CFG_UNIPOLAR\t\tBIT(12)\n#define CS5529_CFG_RESET\t\tBIT(7)\n#define CS5529_CFG_RESET_VALID\t\tBIT(6)\n#define CS5529_CFG_PORT_FLAG\t\tBIT(5)\n#define CS5529_CFG_PWR_SAVE_SEL\t\tBIT(4)\n#define CS5529_CFG_DONE_FLAG\t\tBIT(3)\n#define CS5529_CFG_CALIB(x)\t\t(((x) & 0x7) << 0)\n#define CS5529_CFG_CALIB_NONE\t\tCS5529_CFG_CALIB(0)\n#define CS5529_CFG_CALIB_OFFSET_SELF\tCS5529_CFG_CALIB(1)\n#define CS5529_CFG_CALIB_GAIN_SELF\tCS5529_CFG_CALIB(2)\n#define CS5529_CFG_CALIB_BOTH_SELF\tCS5529_CFG_CALIB(3)\n#define CS5529_CFG_CALIB_OFFSET_SYS\tCS5529_CFG_CALIB(5)\n#define CS5529_CFG_CALIB_GAIN_SYS\tCS5529_CFG_CALIB(6)\n\n \n#define NI_M_CDIO_DMA_SEL_REG\t\t0x007\n#define NI_M_CDIO_DMA_SEL_CDO(x)\t(((x) & 0xf) << 4)\n#define NI_M_CDIO_DMA_SEL_CDO_MASK\tNI_M_CDIO_DMA_SEL_CDO(0xf)\n#define NI_M_CDIO_DMA_SEL_CDI(x)\t(((x) & 0xf) << 0)\n#define NI_M_CDIO_DMA_SEL_CDI_MASK\tNI_M_CDIO_DMA_SEL_CDI(0xf)\n#define NI_M_SCXI_STATUS_REG\t\t0x007\n#define NI_M_AI_AO_SEL_REG\t\t0x009\n#define NI_M_G0_G1_SEL_REG\t\t0x00b\n#define NI_M_MISC_CMD_REG\t\t0x00f\n#define NI_M_SCXI_SER_DO_REG\t\t0x011\n#define NI_M_SCXI_CTRL_REG\t\t0x013\n#define NI_M_SCXI_OUT_ENA_REG\t\t0x015\n#define NI_M_AI_FIFO_DATA_REG\t\t0x01c\n#define NI_M_DIO_REG\t\t\t0x024\n#define NI_M_DIO_DIR_REG\t\t0x028\n#define NI_M_CAL_PWM_REG\t\t0x040\n#define NI_M_CAL_PWM_HIGH_TIME(x)\t(((x) & 0xffff) << 16)\n#define NI_M_CAL_PWM_LOW_TIME(x)\t(((x) & 0xffff) << 0)\n#define NI_M_GEN_PWM_REG(x)\t\t(0x044 + ((x) * 2))\n#define NI_M_AI_CFG_FIFO_DATA_REG\t0x05e\n#define NI_M_AI_CFG_LAST_CHAN\t\tBIT(14)\n#define NI_M_AI_CFG_DITHER\t\tBIT(13)\n#define NI_M_AI_CFG_POLARITY\t\tBIT(12)\n#define NI_M_AI_CFG_GAIN(x)\t\t(((x) & 0x7) << 9)\n#define NI_M_AI_CFG_CHAN_TYPE(x)\t(((x) & 0x7) << 6)\n#define NI_M_AI_CFG_CHAN_TYPE_MASK\tNI_M_AI_CFG_CHAN_TYPE(7)\n#define NI_M_AI_CFG_CHAN_TYPE_CALIB\tNI_M_AI_CFG_CHAN_TYPE(0)\n#define NI_M_AI_CFG_CHAN_TYPE_DIFF\tNI_M_AI_CFG_CHAN_TYPE(1)\n#define NI_M_AI_CFG_CHAN_TYPE_COMMON\tNI_M_AI_CFG_CHAN_TYPE(2)\n#define NI_M_AI_CFG_CHAN_TYPE_GROUND\tNI_M_AI_CFG_CHAN_TYPE(3)\n#define NI_M_AI_CFG_CHAN_TYPE_AUX\tNI_M_AI_CFG_CHAN_TYPE(5)\n#define NI_M_AI_CFG_CHAN_TYPE_GHOST\tNI_M_AI_CFG_CHAN_TYPE(7)\n#define NI_M_AI_CFG_BANK_SEL(x)\t\t((((x) & 0x40) << 4) | ((x) & 0x30))\n#define NI_M_AI_CFG_CHAN_SEL(x)\t\t(((x) & 0xf) << 0)\n#define NI_M_INTC_ENA_REG\t\t0x088\n#define NI_M_INTC_ENA\t\t\tBIT(0)\n#define NI_M_INTC_STATUS_REG\t\t0x088\n#define NI_M_INTC_STATUS\t\tBIT(0)\n#define NI_M_ATRIG_CTRL_REG\t\t0x08c\n#define NI_M_AO_SER_INT_ENA_REG\t\t0x0a0\n#define NI_M_AO_SER_INT_ACK_REG\t\t0x0a1\n#define NI_M_AO_SER_INT_STATUS_REG\t0x0a1\n#define NI_M_AO_CALIB_REG\t\t0x0a3\n#define NI_M_AO_FIFO_DATA_REG\t\t0x0a4\n#define NI_M_PFI_FILTER_REG\t\t0x0b0\n#define NI_M_PFI_FILTER_SEL(_c, _f)\t(((_f) & 0x3) << ((_c) * 2))\n#define NI_M_PFI_FILTER_SEL_MASK(_c)\tNI_M_PFI_FILTER_SEL((_c), 0x3)\n#define NI_M_RTSI_FILTER_REG\t\t0x0b4\n#define NI_M_SCXI_LEGACY_COMPAT_REG\t0x0bc\n#define NI_M_DAC_DIRECT_DATA_REG(x)\t(0x0c0 + ((x) * 4))\n#define NI_M_AO_WAVEFORM_ORDER_REG(x)\t(0x0c2 + ((x) * 4))\n#define NI_M_AO_CFG_BANK_REG(x)\t\t(0x0c3 + ((x) * 4))\n#define NI_M_AO_CFG_BANK_BIPOLAR\tBIT(7)\n#define NI_M_AO_CFG_BANK_UPDATE_TIMED\tBIT(6)\n#define NI_M_AO_CFG_BANK_REF(x)\t\t(((x) & 0x7) << 3)\n#define NI_M_AO_CFG_BANK_REF_MASK\tNI_M_AO_CFG_BANK_REF(7)\n#define NI_M_AO_CFG_BANK_REF_INT_10V\tNI_M_AO_CFG_BANK_REF(0)\n#define NI_M_AO_CFG_BANK_REF_INT_5V\tNI_M_AO_CFG_BANK_REF(1)\n#define NI_M_AO_CFG_BANK_OFFSET(x)\t(((x) & 0x7) << 0)\n#define NI_M_AO_CFG_BANK_OFFSET_MASK\tNI_M_AO_CFG_BANK_OFFSET(7)\n#define NI_M_AO_CFG_BANK_OFFSET_0V\tNI_M_AO_CFG_BANK_OFFSET(0)\n#define NI_M_AO_CFG_BANK_OFFSET_5V\tNI_M_AO_CFG_BANK_OFFSET(1)\n#define NI_M_RTSI_SHARED_MUX_REG\t0x1a2\n#define NI_M_CLK_FOUT2_REG\t\t0x1c4\n#define NI_M_CLK_FOUT2_RTSI_10MHZ\tBIT(7)\n#define NI_M_CLK_FOUT2_TIMEBASE3_PLL\tBIT(6)\n#define NI_M_CLK_FOUT2_TIMEBASE1_PLL\tBIT(5)\n#define NI_M_CLK_FOUT2_PLL_SRC(x)\t(((x) & 0x1f) << 0)\n#define NI_M_CLK_FOUT2_PLL_SRC_MASK\tNI_M_CLK_FOUT2_PLL_SRC(0x1f)\n#define NI_M_MAX_RTSI_CHAN\t\t7\n#define NI_M_CLK_FOUT2_PLL_SRC_RTSI(x)\t(((x) == NI_M_MAX_RTSI_CHAN)\t\\\n\t\t\t\t\t ? NI_M_CLK_FOUT2_PLL_SRC(0x1b)\t\\\n\t\t\t\t\t : NI_M_CLK_FOUT2_PLL_SRC(0xb + (x)))\n#define NI_M_CLK_FOUT2_PLL_SRC_STAR\tNI_M_CLK_FOUT2_PLL_SRC(0x14)\n#define NI_M_CLK_FOUT2_PLL_SRC_PXI10\tNI_M_CLK_FOUT2_PLL_SRC(0x1d)\n#define NI_M_PLL_CTRL_REG\t\t0x1c6\n#define NI_M_PLL_CTRL_VCO_MODE(x)\t(((x) & 0x3) << 13)\n#define NI_M_PLL_CTRL_VCO_MODE_200_325MHZ NI_M_PLL_CTRL_VCO_MODE(0)\n#define NI_M_PLL_CTRL_VCO_MODE_175_225MHZ NI_M_PLL_CTRL_VCO_MODE(1)\n#define NI_M_PLL_CTRL_VCO_MODE_100_225MHZ NI_M_PLL_CTRL_VCO_MODE(2)\n#define NI_M_PLL_CTRL_VCO_MODE_75_150MHZ  NI_M_PLL_CTRL_VCO_MODE(3)\n#define NI_M_PLL_CTRL_ENA\t\tBIT(12)\n#define NI_M_PLL_MAX_DIVISOR\t\t0x10\n#define NI_M_PLL_CTRL_DIVISOR(x)\t(((x) & 0xf) << 8)\n#define NI_M_PLL_MAX_MULTIPLIER\t\t0x100\n#define NI_M_PLL_CTRL_MULTIPLIER(x)\t(((x) & 0xff) << 0)\n#define NI_M_PLL_STATUS_REG\t\t0x1c8\n#define NI_M_PLL_STATUS_LOCKED\t\tBIT(0)\n#define NI_M_PFI_OUT_SEL_REG(x)\t\t(0x1d0 + ((x) * 2))\n#define NI_M_PFI_CHAN(_c)\t\t(((_c) % 3) * 5)\n#define NI_M_PFI_OUT_SEL(_c, _s)\t(((_s) & 0x1f) << NI_M_PFI_CHAN(_c))\n#define NI_M_PFI_OUT_SEL_MASK(_c)\t(0x1f << NI_M_PFI_CHAN(_c))\n#define NI_M_PFI_OUT_SEL_TO_SRC(_c, _b)\t(((_b) >> NI_M_PFI_CHAN(_c)) & 0x1f)\n#define NI_M_PFI_DI_REG\t\t\t0x1dc\n#define NI_M_PFI_DO_REG\t\t\t0x1de\n#define NI_M_CFG_BYPASS_FIFO_REG\t0x218\n#define NI_M_CFG_BYPASS_FIFO\t\tBIT(31)\n#define NI_M_CFG_BYPASS_AI_POLARITY\tBIT(22)\n#define NI_M_CFG_BYPASS_AI_DITHER\tBIT(21)\n#define NI_M_CFG_BYPASS_AI_GAIN(x)\t(((x) & 0x7) << 18)\n#define NI_M_CFG_BYPASS_AO_CAL(x)\t(((x) & 0xf) << 15)\n#define NI_M_CFG_BYPASS_AO_CAL_MASK\tNI_M_CFG_BYPASS_AO_CAL(0xf)\n#define NI_M_CFG_BYPASS_AI_MODE_MUX(x)\t(((x) & 0x3) << 13)\n#define NI_M_CFG_BYPASS_AI_MODE_MUX_MASK NI_M_CFG_BYPASS_AI_MODE_MUX(3)\n#define NI_M_CFG_BYPASS_AI_CAL_NEG(x)\t(((x) & 0x7) << 10)\n#define NI_M_CFG_BYPASS_AI_CAL_NEG_MASK\tNI_M_CFG_BYPASS_AI_CAL_NEG(7)\n#define NI_M_CFG_BYPASS_AI_CAL_POS(x)\t(((x) & 0x7) << 7)\n#define NI_M_CFG_BYPASS_AI_CAL_POS_MASK\tNI_M_CFG_BYPASS_AI_CAL_POS(7)\n#define NI_M_CFG_BYPASS_AI_CAL_MASK\t(NI_M_CFG_BYPASS_AI_CAL_POS_MASK | \\\n\t\t\t\t\t NI_M_CFG_BYPASS_AI_CAL_NEG_MASK | \\\n\t\t\t\t\t NI_M_CFG_BYPASS_AI_MODE_MUX_MASK | \\\n\t\t\t\t\t NI_M_CFG_BYPASS_AO_CAL_MASK)\n#define NI_M_CFG_BYPASS_AI_BANK(x)\t(((x) & 0xf) << 3)\n#define NI_M_CFG_BYPASS_AI_BANK_MASK\tNI_M_CFG_BYPASS_AI_BANK(0xf)\n#define NI_M_CFG_BYPASS_AI_CHAN(x)\t(((x) & 0x7) << 0)\n#define NI_M_CFG_BYPASS_AI_CHAN_MASK\tNI_M_CFG_BYPASS_AI_CHAN(7)\n#define NI_M_SCXI_DIO_ENA_REG\t\t0x21c\n#define NI_M_CDI_FIFO_DATA_REG\t\t0x220\n#define NI_M_CDO_FIFO_DATA_REG\t\t0x220\n#define NI_M_CDIO_STATUS_REG\t\t0x224\n#define NI_M_CDIO_STATUS_CDI_OVERFLOW\tBIT(20)\n#define NI_M_CDIO_STATUS_CDI_OVERRUN\tBIT(19)\n#define NI_M_CDIO_STATUS_CDI_ERROR\t(NI_M_CDIO_STATUS_CDI_OVERFLOW | \\\n\t\t\t\t\t NI_M_CDIO_STATUS_CDI_OVERRUN)\n#define NI_M_CDIO_STATUS_CDI_FIFO_REQ\tBIT(18)\n#define NI_M_CDIO_STATUS_CDI_FIFO_FULL\tBIT(17)\n#define NI_M_CDIO_STATUS_CDI_FIFO_EMPTY\tBIT(16)\n#define NI_M_CDIO_STATUS_CDO_UNDERFLOW\tBIT(4)\n#define NI_M_CDIO_STATUS_CDO_OVERRUN\tBIT(3)\n#define NI_M_CDIO_STATUS_CDO_ERROR\t(NI_M_CDIO_STATUS_CDO_UNDERFLOW | \\\n\t\t\t\t\t NI_M_CDIO_STATUS_CDO_OVERRUN)\n#define NI_M_CDIO_STATUS_CDO_FIFO_REQ\tBIT(2)\n#define NI_M_CDIO_STATUS_CDO_FIFO_FULL\tBIT(1)\n#define NI_M_CDIO_STATUS_CDO_FIFO_EMPTY\tBIT(0)\n#define NI_M_CDIO_CMD_REG\t\t0x224\n#define NI_M_CDI_CMD_SW_UPDATE\t\tBIT(20)\n#define NI_M_CDO_CMD_SW_UPDATE\t\tBIT(19)\n#define NI_M_CDO_CMD_F_E_INT_ENA_CLR\tBIT(17)\n#define NI_M_CDO_CMD_F_E_INT_ENA_SET\tBIT(16)\n#define NI_M_CDI_CMD_ERR_INT_CONFIRM\tBIT(15)\n#define NI_M_CDO_CMD_ERR_INT_CONFIRM\tBIT(14)\n#define NI_M_CDI_CMD_F_REQ_INT_ENA_CLR\tBIT(13)\n#define NI_M_CDI_CMD_F_REQ_INT_ENA_SET\tBIT(12)\n#define NI_M_CDO_CMD_F_REQ_INT_ENA_CLR\tBIT(11)\n#define NI_M_CDO_CMD_F_REQ_INT_ENA_SET\tBIT(10)\n#define NI_M_CDI_CMD_ERR_INT_ENA_CLR\tBIT(9)\n#define NI_M_CDI_CMD_ERR_INT_ENA_SET\tBIT(8)\n#define NI_M_CDO_CMD_ERR_INT_ENA_CLR\tBIT(7)\n#define NI_M_CDO_CMD_ERR_INT_ENA_SET\tBIT(6)\n#define NI_M_CDI_CMD_RESET\t\tBIT(5)\n#define NI_M_CDO_CMD_RESET\t\tBIT(4)\n#define NI_M_CDI_CMD_ARM\t\tBIT(3)\n#define NI_M_CDI_CMD_DISARM\t\tBIT(2)\n#define NI_M_CDO_CMD_ARM\t\tBIT(1)\n#define NI_M_CDO_CMD_DISARM\t\tBIT(0)\n#define NI_M_CDI_MODE_REG\t\t0x228\n#define NI_M_CDI_MODE_DATA_LANE(x)\t(((x) & 0x3) << 12)\n#define NI_M_CDI_MODE_DATA_LANE_MASK\tNI_M_CDI_MODE_DATA_LANE(3)\n#define NI_M_CDI_MODE_DATA_LANE_0_15\tNI_M_CDI_MODE_DATA_LANE(0)\n#define NI_M_CDI_MODE_DATA_LANE_16_31\tNI_M_CDI_MODE_DATA_LANE(1)\n#define NI_M_CDI_MODE_DATA_LANE_0_7\tNI_M_CDI_MODE_DATA_LANE(0)\n#define NI_M_CDI_MODE_DATA_LANE_8_15\tNI_M_CDI_MODE_DATA_LANE(1)\n#define NI_M_CDI_MODE_DATA_LANE_16_23\tNI_M_CDI_MODE_DATA_LANE(2)\n#define NI_M_CDI_MODE_DATA_LANE_24_31\tNI_M_CDI_MODE_DATA_LANE(3)\n#define NI_M_CDI_MODE_FIFO_MODE\t\tBIT(11)\n#define NI_M_CDI_MODE_POLARITY\t\tBIT(10)\n#define NI_M_CDI_MODE_HALT_ON_ERROR\tBIT(9)\n#define NI_M_CDI_MODE_SAMPLE_SRC(x)\t(((x) & 0x3f) << 0)\n#define NI_M_CDI_MODE_SAMPLE_SRC_MASK\tNI_M_CDI_MODE_SAMPLE_SRC(0x3f)\n#define NI_M_CDO_MODE_REG\t\t0x22c\n#define NI_M_CDO_MODE_DATA_LANE(x)\t(((x) & 0x3) << 12)\n#define NI_M_CDO_MODE_DATA_LANE_MASK\tNI_M_CDO_MODE_DATA_LANE(3)\n#define NI_M_CDO_MODE_DATA_LANE_0_15\tNI_M_CDO_MODE_DATA_LANE(0)\n#define NI_M_CDO_MODE_DATA_LANE_16_31\tNI_M_CDO_MODE_DATA_LANE(1)\n#define NI_M_CDO_MODE_DATA_LANE_0_7\tNI_M_CDO_MODE_DATA_LANE(0)\n#define NI_M_CDO_MODE_DATA_LANE_8_15\tNI_M_CDO_MODE_DATA_LANE(1)\n#define NI_M_CDO_MODE_DATA_LANE_16_23\tNI_M_CDO_MODE_DATA_LANE(2)\n#define NI_M_CDO_MODE_DATA_LANE_24_31\tNI_M_CDO_MODE_DATA_LANE(3)\n#define NI_M_CDO_MODE_FIFO_MODE\t\tBIT(11)\n#define NI_M_CDO_MODE_POLARITY\t\tBIT(10)\n#define NI_M_CDO_MODE_HALT_ON_ERROR\tBIT(9)\n#define NI_M_CDO_MODE_RETRANSMIT\tBIT(8)\n#define NI_M_CDO_MODE_SAMPLE_SRC(x)\t(((x) & 0x3f) << 0)\n#define NI_M_CDO_MODE_SAMPLE_SRC_MASK\tNI_M_CDO_MODE_SAMPLE_SRC(0x3f)\n#define NI_M_CDI_MASK_ENA_REG\t\t0x230\n#define NI_M_CDO_MASK_ENA_REG\t\t0x234\n#define NI_M_STATIC_AI_CTRL_REG(x)\t((x) ? (0x260 + (x)) : 0x064)\n#define NI_M_AO_REF_ATTENUATION_REG(x)\t(0x264 + (x))\n#define NI_M_AO_REF_ATTENUATION_X5\tBIT(0)\n\nenum {\n\tai_gain_16 = 0,\n\tai_gain_8,\n\tai_gain_14,\n\tai_gain_4,\n\tai_gain_611x,\n\tai_gain_622x,\n\tai_gain_628x,\n\tai_gain_6143\n};\n\nenum caldac_enum {\n\tcaldac_none = 0,\n\tmb88341,\n\tdac8800,\n\tdac8043,\n\tad8522,\n\tad8804,\n\tad8842,\n\tad8804_debug\n};\n\nenum ni_reg_type {\n\tni_reg_normal = 0x0,\n\tni_reg_611x = 0x1,\n\tni_reg_6711 = 0x2,\n\tni_reg_6713 = 0x4,\n\tni_reg_67xx_mask = 0x6,\n\tni_reg_6xxx_mask = 0x7,\n\tni_reg_622x = 0x8,\n\tni_reg_625x = 0x10,\n\tni_reg_628x = 0x18,\n\tni_reg_m_series_mask = 0x18,\n\tni_reg_6143 = 0x20\n};\n\nstruct ni_board_struct {\n\tconst char *name;\n\tconst char *alt_route_name;\n\tint device_id;\n\tint isapnp_id;\n\n\tint n_adchan;\n\tunsigned int ai_maxdata;\n\n\tint ai_fifo_depth;\n\tunsigned int alwaysdither:1;\n\tint gainlkup;\n\tint ai_speed;\n\n\tint n_aochan;\n\tunsigned int ao_maxdata;\n\tint ao_fifo_depth;\n\tconst struct comedi_lrange *ao_range_table;\n\tunsigned int ao_speed;\n\n\tint reg_type;\n\tunsigned int has_8255:1;\n\tunsigned int has_32dio_chan:1;\n\tunsigned int dio_speed;  \n\n\tenum caldac_enum caldac[3];\n};\n\n#define MAX_N_CALDACS\t\t\t34\n#define MAX_N_AO_CHAN\t\t\t8\n#define NUM_GPCT\t\t\t2\n\n#define NUM_PFI_OUTPUT_SELECT_REGS\t6\n#define NUM_RTSI_SHARED_MUXS\t\t(NI_RTSI_BRD(-1) - NI_RTSI_BRD(0) + 1)\n\n#define M_SERIES_EEPROM_SIZE\t\t1024\n\nstruct ni_private {\n\tunsigned short dio_output;\n\tunsigned short dio_control;\n\tint aimode;\n\tunsigned int ai_calib_source;\n\tunsigned int ai_calib_source_enabled;\n\t \n\tspinlock_t window_lock;\n\t \n\tspinlock_t soft_reg_copy_lock;\n\t \n\tspinlock_t mite_channel_lock;\n\n\tint changain_state;\n\tunsigned int changain_spec;\n\n\tunsigned int caldac_maxdata_list[MAX_N_CALDACS];\n\tunsigned short caldacs[MAX_N_CALDACS];\n\n\tunsigned short ai_cmd2;\n\n\tunsigned short ao_conf[MAX_N_AO_CHAN];\n\tunsigned short ao_mode1;\n\tunsigned short ao_mode2;\n\tunsigned short ao_mode3;\n\tunsigned short ao_cmd1;\n\tunsigned short ao_cmd2;\n\n\tstruct ni_gpct_device *counter_dev;\n\tunsigned short an_trig_etc_reg;\n\n\tunsigned int ai_offset[512];\n\n\tunsigned long serial_interval_ns;\n\tunsigned char serial_hw_mode;\n\tunsigned short clock_and_fout;\n\tunsigned short clock_and_fout2;\n\n\tunsigned short int_a_enable_reg;\n\tunsigned short int_b_enable_reg;\n\tunsigned short io_bidirection_pin_reg;\n\tunsigned short rtsi_trig_direction_reg;\n\tunsigned short rtsi_trig_a_output_reg;\n\tunsigned short rtsi_trig_b_output_reg;\n\tunsigned short pfi_output_select_reg[NUM_PFI_OUTPUT_SELECT_REGS];\n\tunsigned short ai_ao_select_reg;\n\tunsigned short g0_g1_select_reg;\n\tunsigned short cdio_dma_select_reg;\n\n\tunsigned int clock_ns;\n\tunsigned int clock_source;\n\n\tunsigned short pwm_up_count;\n\tunsigned short pwm_down_count;\n\n\tunsigned short ai_fifo_buffer[0x2000];\n\tu8 eeprom_buffer[M_SERIES_EEPROM_SIZE];\n\n\tstruct mite *mite;\n\tstruct mite_channel *ai_mite_chan;\n\tstruct mite_channel *ao_mite_chan;\n\tstruct mite_channel *cdo_mite_chan;\n\tstruct mite_ring *ai_mite_ring;\n\tstruct mite_ring *ao_mite_ring;\n\tstruct mite_ring *cdo_mite_ring;\n\tstruct mite_ring *gpct_mite_ring[NUM_GPCT];\n\n\t \n\tunsigned int is_m_series:1;\n\tunsigned int is_6xxx:1;\n\tunsigned int is_611x:1;\n\tunsigned int is_6143:1;\n\tunsigned int is_622x:1;\n\tunsigned int is_625x:1;\n\tunsigned int is_628x:1;\n\tunsigned int is_67xx:1;\n\tunsigned int is_6711:1;\n\tunsigned int is_6713:1;\n\n\t \n\tunsigned int ao_needs_arming:1;\n\n\t \n\tstruct ni_route_tables routing_tables;\n\n\t \n\tu8 rtsi_shared_mux_usage[NUM_RTSI_SHARED_MUXS];\n\n\t \n\tu16 rtsi_shared_mux_reg;\n\n\t \n\tu8 rgout0_usage;\n};\n\nstatic const struct comedi_lrange range_ni_E_ao_ext;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}