// Seed: 2094711917
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  output wire id_2;
  input logic [7:0] id_1;
  assign id_2 = id_1[""];
  module_0 modCall_1 ();
  assign id_3 = -1;
  assign id_3 = -1;
  id_4 :
  assert property (@(1 or posedge 1'b0) (-1)) id_3 <= -1'b0;
  integer id_5;
  ;
endmodule
module module_2 #(
    parameter id_9 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output tri0 id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  assign id_6 = 1 && -1;
  supply0 _id_9, id_10 = 1;
  localparam id_11 = -1;
  module_0 modCall_1 ();
  genvar id_12;
  logic id_13 = id_13, id_14;
  nand primCall (id_1, id_10, id_11, id_2, id_4, id_5);
endmodule
