---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF8192,PQ16
  # nprobe: 6
  # QPS 16173.752310536043
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 16806.72268907563
  # Cycles per query: 8330
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 4099.26
  #         LUT: 4202.82
  #         DSP48E: 0
  #         
  # QPS: 17056.53021442495
  # Cycles per query: 8208
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 121.0
  #         URAM: 152
  #         FF: 30143
  #         LUT: 23079
  #         DSP48E: 162
  #         
  # QPS: 16173.752310536043
  # Cycles per query: 8656
  # PE_NUM_TABLE_CONSTRUCTION: 3
  # Stage 5:
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 273.0
  #         URAM: 0.0
  #         FF: 76453.0
  #         LUT: 71127.33333333334
  #         DSP48E: 390.0
  #         
  # QPS: 16666.666666666668
  # Cycles per query: 8400
  # HBM_CHANNEL_NUM: 13
  # STAGE5_COMP_PE_NUM: 13
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 2.0
  #         URAM: 0
  #         FF: 57837.7
  #         LUT: 60143.9
  #         DSP48E: 0
  #         
  # QPS: 21868.166198063107
  # Cycles per query: 6402
  # 
  # SORT_GROUP_ENABLE: True
  # SORT_GROUP_NUM: 1
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 8599293
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 1234.0
  #         URAM: 280.0
  #         FF: 845089.96
  #         LUT: 586609.0533333333
  #         DSP48E: 1500.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 440.0
  #         URAM: 280.0
  #         FF: 355390.96
  #         LUT: 304015.05333333334
  #         DSP48E: 1500.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.15721879602356406%', 'LUT': '0.3223812592047128%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '3.0009920634920637%', 'DSP48E': '1.795212765957447%', 'FF': '1.1560735763377517%', 'LUT': '1.7702963917525774%', 'URAM': '15.833333333333332%'}
  # Stage 5: {'BRAM_18K': '6.770833333333333%', 'DSP48E': '4.321808510638299%', 'FF': '2.932199619538537%', 'LUT': '5.455888970708559%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.0496031746031746%', 'DSP48E': '0.0%', 'FF': '2.2182475760922924%', 'LUT': '4.61339439126166%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '8.409090909090908%', 'DSP48E': '1.3333333333333335%', 'FF': '0.7481901059047759%', 'LUT': '0.7078596853690885%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.7078596853690885%
  # Stage 2: {'BRAM_18K': '0.22727272727272727%', 'DSP48E': '61.86666666666667%', 'FF': '51.82996213522144%', 'LUT': '47.13911315531788%', 'URAM': '45.714285714285715%'}
  # LUT only:
  # Stage 2: 47.13911315531788%
  # Stage 3: {'BRAM_18K': '1.3636363636363635%', 'DSP48E': '0.0%', 'FF': '1.153450836228361%', 'LUT': '1.3824381240069294%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.3824381240069294%
  # Stage 4: {'BRAM_18K': '27.500000000000004%', 'DSP48E': '10.8%', 'FF': '8.481645115565122%', 'LUT': '7.5914004082868%', 'URAM': '54.285714285714285%'}
  # LUT only:
  # Stage 4: 7.5914004082868%
  # Stage 5: {'BRAM_18K': '62.04545454545455%', 'DSP48E': '26.0%', 'FF': '21.51236486150351%', 'LUT': '23.395990610815808%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 23.395990610815808%
  # Stage 6: {'BRAM_18K': '0.45454545454545453%', 'DSP48E': '0.0%', 'FF': '16.27438694557678%', 'LUT': '19.783198016203496%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 19.783198016203496%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '30.60515873015873%', 'DSP48E': '16.622340425531913%', 'FF': '32.41170992881688%', 'LUT': '44.996398911798394%', 'URAM': '29.166666666666668%'}


  # Constants
  NLIST: 8192
  NPROBE: 6
  D: 96
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 13 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 13

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: True
  SORT_GROUP_NUM: 1 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: Deep100M
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
