#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x140804320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1408044c0 .scope module, "power_spectrum_tb" "power_spectrum_tb" 3 4;
 .timescale -9 -12;
v0x140815a80_0 .var "clk_in", 0 0;
v0x140815b40_0 .net "fft_ready_out", 0 0, v0x140815220_0;  1 drivers
v0x140815bd0_0 .var "fft_valid_in", 0 0;
v0x140815c80_0 .var/s "imag_in", 15 0;
v0x140815d10_0 .net "power_out", 31 0, v0x140815510_0;  1 drivers
v0x140815de0_0 .var "power_ready_in", 0 0;
v0x140815e90_0 .net "power_valid_out", 0 0, v0x140815660_0;  1 drivers
v0x140815f40_0 .var/s "real_in", 15 0;
v0x140815fd0_0 .var "rst_in", 0 0;
L_0x1408162a0 .concat [ 16 16 0 0], v0x140815c80_0, v0x140815f40_0;
S_0x140804640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x1408044c0;
 .timescale -9 -12;
v0x140804800_0 .var/2s "i", 31 0;
S_0x1408148b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 68, 3 68 0, S_0x1408044c0;
 .timescale -9 -12;
v0x140814a80_0 .var/2s "i", 31 0;
S_0x140814b10 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 81, 3 81 0, S_0x1408044c0;
 .timescale -9 -12;
v0x140814cf0_0 .var/2s "i", 31 0;
S_0x140814da0 .scope module, "uut" "power_spectrum" 3 14, 4 9 0, S_0x1408044c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "fft_data_in";
    .port_info 3 /INPUT 1 "fft_valid_in";
    .port_info 4 /OUTPUT 1 "fft_ready_out";
    .port_info 5 /INPUT 1 "power_ready_in";
    .port_info 6 /OUTPUT 1 "power_valid_out";
    .port_info 7 /OUTPUT 32 "power_data_out";
v0x1408150c0_0 .net "clk_in", 0 0, v0x140815a80_0;  1 drivers
v0x140815170_0 .net "fft_data_in", 31 0, L_0x1408162a0;  1 drivers
v0x140815220_0 .var "fft_ready_out", 0 0;
v0x1408152d0_0 .net "fft_valid_in", 0 0, v0x140815bd0_0;  1 drivers
v0x140815370_0 .net/s "imag_in", 15 0, L_0x1408161a0;  1 drivers
v0x140815460_0 .var/s "imag_square", 31 0;
v0x140815510_0 .var "power_data_out", 31 0;
v0x1408155c0_0 .net "power_ready_in", 0 0, v0x140815de0_0;  1 drivers
v0x140815660_0 .var "power_valid_out", 0 0;
v0x140815770_0 .net/s "real_in", 15 0, L_0x140816100;  1 drivers
v0x140815810_0 .var/s "real_square", 31 0;
v0x1408158c0_0 .net "rst_in", 0 0, v0x140815fd0_0;  1 drivers
v0x140815960_0 .var "square_valid", 0 0;
E_0x140815060 .event posedge, v0x1408150c0_0;
L_0x140816100 .part L_0x1408162a0, 16, 16;
L_0x1408161a0 .part L_0x1408162a0, 0, 16;
    .scope S_0x140814da0;
T_0 ;
    %wait E_0x140815060;
    %load/vec4 v0x1408158c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140815220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140815960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140815660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1408155c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x140815220_0, 0;
    %load/vec4 v0x140815770_0;
    %pad/s 32;
    %load/vec4 v0x140815770_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x140815810_0, 0;
    %load/vec4 v0x140815370_0;
    %pad/s 32;
    %load/vec4 v0x140815370_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x140815460_0, 0;
    %load/vec4 v0x1408152d0_0;
    %assign/vec4 v0x140815960_0, 0;
    %load/vec4 v0x140815810_0;
    %load/vec4 v0x140815460_0;
    %add;
    %assign/vec4 v0x140815510_0, 0;
    %load/vec4 v0x140815960_0;
    %assign/vec4 v0x140815660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140815220_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1408044c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x140815a80_0;
    %nor/r;
    %store/vec4 v0x140815a80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1408044c0;
T_2 ;
    %vpi_call/w 3 33 "$dumpfile", "power_spectrum.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1408044c0 {0 0 0};
    %vpi_call/w 3 35 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815fd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815fd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815fd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %fork t_1, S_0x140804640;
    %jmp t_0;
    .scope S_0x140804640;
t_1 ;
    %pushi/vec4 4294950912, 0, 32;
    %store/vec4 v0x140804800_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x140804800_0;
    %cmpi/s 16383, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x140804800_0;
    %pad/s 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0x140804800_0;
    %addi 64, 0, 32;
    %cast2;
    %store/vec4 v0x140804800_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x1408044c0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %fork t_3, S_0x1408148b0;
    %jmp t_2;
    .scope S_0x1408148b0;
t_3 ;
    %pushi/vec4 4294950912, 0, 32;
    %store/vec4 v0x140814a80_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x140814a80_0;
    %cmpi/s 16383, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x140814a80_0;
    %pad/s 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0x140814a80_0;
    %addi 64, 0, 32;
    %cast2;
    %store/vec4 v0x140814a80_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x1408044c0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %fork t_5, S_0x140814b10;
    %jmp t_4;
    .scope S_0x140814b10;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140814cf0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x140814cf0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x140814cf0_0;
    %muli 3, 0, 32;
    %pad/s 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %load/vec4 v0x140814cf0_0;
    %muli 4, 0, 32;
    %pad/s 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0x140814cf0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x140814cf0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x1408044c0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x140815f40_0, 0, 16;
    %pushi/vec4 8191, 0, 16;
    %store/vec4 v0x140815c80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140815de0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 133 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/power_spectrum_tb.sv";
    "hdl/biometrics/feature_extractor/power_spectrum.sv";
