@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
@N: CG364 :"C:\Final_Array_Test\FPGA10\sys_pll\sys_pll.v":8:7:8:13|Synthesizing module sys_pll in library work.
@N: CG364 :"C:\Final_Array_Test\FPGA10\FPGA10.v":1:7:1:12|Synthesizing module FPGA10 in library work.
@N: CL159 :"C:\Final_Array_Test\FPGA10\FPGA10.v":2:16:2:18|Input CLK is unused.
@N: CL159 :"C:\Final_Array_Test\FPGA10\FPGA10.v":3:19:3:22|Input IL07 is unused.
@N: CL159 :"C:\Final_Array_Test\FPGA10\FPGA10.v":8:18:8:28|Input clk_in_IL07 is unused.
@N|Running in 64-bit mode

