$date
	Fri May 15 20:25:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU8_tb $end
$scope module alu01 $end
$var wire 8 ! A [7:0] $end
$var wire 8 " B [7:0] $end
$var wire 1 # Cout $end
$var wire 8 $ out [7:0] $end
$var wire 4 % sel [3:0] $end
$var wire 9 & w [8:0] $end
$var reg 8 ' result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110010 '
b110010 &
b0 %
b110010 $
0#
b10010 "
b100000 !
$end
#50
b10100 $
b10100 '
b1 %
b100 "
b11100 &
b11000 !
#100
b1001000 '
b1001000 $
b10 %
b100100 "
b100110 &
b10 !
#150
b1 $
b1 '
b11 %
b10000000 "
b10000100 &
b100 !
#200
b11 '
b11 $
b100 %
b1000 "
b1011 &
b11 !
#250
b10101 $
b10101 '
b101 %
b101000 "
b111100 &
b10100 !
#300
b11 '
b11 $
b110 %
b100000 "
b100100 &
b100 !
#350
b11011111 $
b11011111 '
b111 %
b11000 "
b111000 &
b100000 !
#400
b1 '
b1 $
b1000 %
b11001 "
b1011010 &
b1000001 !
#450
b1001100 $
b1001100 '
b1001 %
b1100 "
b1010000 &
b1000100 !
#500
b11101001 '
b11101001 $
b1011 %
b10000 "
b10110 &
b110 !
#550
b11111111 $
b11111111 '
b1100 %
b1 "
b10001 &
b10000 !
#600
b11111110 '
b11111110 $
b1101 %
b11 "
b101 &
b10 !
#650
b1 $
b1 '
b1110 %
b10 "
b10110 &
b10100 !
#700
b0 '
b0 $
b1111 %
b100 "
b110100 &
b110000 !
#750
