INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Thu Mar 27 00:00:22 HKT 2025
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.96 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.04 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.08 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.455 GB.
Execute       set_directive_top Crypto1 -name=Crypto1 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pow_mod.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang pow_mod.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Utils.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Arithmetic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Arithmetic.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_UNIT.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_UNIT.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_ARRAY.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_ARRAY.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling DATAMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang DATAMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto1.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:66:10)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling TwiddleMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang TwiddleMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.56 seconds. CPU system time: 3.85 seconds. Elapsed time: 24.45 seconds; current allocated memory: 1.458 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc"  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto1 -reflow-float-conversion -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.42 sec.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto1 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Crypto1 -mllvm -hls-db-dir -mllvm /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 444,165 Compile/Link /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 444,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 1,058,303 Unroll/Inline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 1,058,303 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,720 Performance/Pipeline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,720 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,962 Optimizations /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,962 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:360:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:360:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.19 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Crypto1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.0.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
Command         transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.482 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc to /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:119) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.3' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.3' (Crypto1.cpp:30) in dimension 2 automatically.
Command         transform done; 0.77 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.518 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
Execute           auto_get_db
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1125'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1125'.
Command         transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.969 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.53 sec.
Command     elaborate done; 34.19 sec.
Execute     ap_eval exec zip -j /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
Execute       ap_set_top_model Crypto1 
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
Execute       get_model_list Crypto1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Crypto1 
Execute       preproc_iomode -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       preproc_iomode -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       preproc_iomode -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       preproc_iomode -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       preproc_iomode -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       preproc_iomode -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       preproc_iomode -model Configurable_PE 
Execute       preproc_iomode -model MUL_MOD.3 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       preproc_iomode -model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       preproc_iomode -model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       preproc_iomode -model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       preproc_iomode -model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       preproc_iomode -model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       preproc_iomode -model Configurable_PE.2 
Execute       preproc_iomode -model MUL_MOD 
Execute       preproc_iomode -model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       preproc_iomode -model generate_output_index 
Execute       preproc_iomode -model generate_input_index 
Execute       preproc_iomode -model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       get_model_list Crypto1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE.2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD.3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO-FLOW: Configuring Module : Crypto1_Pipeline_INTT_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_INTT_COL_LOOP 
INFO-FLOW: Configuring Module : generate_input_index ...
Execute       set_default_model generate_input_index 
Execute       apply_spec_resource_limit generate_input_index 
INFO-FLOW: Configuring Module : generate_output_index ...
Execute       set_default_model generate_output_index 
Execute       apply_spec_resource_limit generate_output_index 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_386_7 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_386_7 
INFO-FLOW: Configuring Module : MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       apply_spec_resource_limit MUL_MOD 
INFO-FLOW: Configuring Module : Configurable_PE.2 ...
Execute       set_default_model Configurable_PE.2 
Execute       apply_spec_resource_limit Configurable_PE.2 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_411_11 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_411_11 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_421_12 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_421_12 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_INTT_COL_LOOP19 ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       apply_spec_resource_limit Crypto1_Pipeline_INTT_COL_LOOP19 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_386_720 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_386_720 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_411_1121 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_411_1121 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_421_1222 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_421_1222 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_INTT_COL_LOOP23 ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       apply_spec_resource_limit Crypto1_Pipeline_INTT_COL_LOOP23 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_386_724 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_386_724 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_411_1125 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_411_1125 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_421_1226 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_421_1226 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_NTT_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_NTT_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_311_1 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_311_1 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_333_5 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_333_5 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_342_6 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_342_6 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_NTT_COL_LOOP11 ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       apply_spec_resource_limit Crypto1_Pipeline_NTT_COL_LOOP11 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_311_112 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_311_112 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_333_513 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_333_513 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_342_614 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_342_614 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_NTT_COL_LOOP15 ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       apply_spec_resource_limit Crypto1_Pipeline_NTT_COL_LOOP15 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_311_116 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_311_116 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_333_517 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_333_517 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_VITIS_LOOP_342_618 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       apply_spec_resource_limit Crypto1_Pipeline_VITIS_LOOP_342_618 
INFO-FLOW: Configuring Module : MUL_MOD.3 ...
Execute       set_default_model MUL_MOD.3 
Execute       apply_spec_resource_limit MUL_MOD.3 
INFO-FLOW: Configuring Module : Configurable_PE ...
Execute       set_default_model Configurable_PE 
Execute       apply_spec_resource_limit Configurable_PE 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       apply_spec_resource_limit Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       apply_spec_resource_limit Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       apply_spec_resource_limit Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       apply_spec_resource_limit Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       apply_spec_resource_limit Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
INFO-FLOW: Configuring Module : Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       apply_spec_resource_limit Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
INFO-FLOW: Configuring Module : Crypto1 ...
Execute       set_default_model Crypto1 
Execute       apply_spec_resource_limit Crypto1 
INFO-FLOW: Model list for preprocess: Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE.2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD.3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_INTT_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP 
INFO-FLOW: Preprocessing Module: generate_input_index ...
Execute       set_default_model generate_input_index 
Execute       cdfg_preprocess -model generate_input_index 
Execute       rtl_gen_preprocess generate_input_index 
INFO-FLOW: Preprocessing Module: generate_output_index ...
Execute       set_default_model generate_output_index 
Execute       cdfg_preprocess -model generate_output_index 
Execute       rtl_gen_preprocess generate_output_index 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_386_7 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_7 
INFO-FLOW: Preprocessing Module: MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       cdfg_preprocess -model MUL_MOD 
Execute       rtl_gen_preprocess MUL_MOD 
INFO-FLOW: Preprocessing Module: Configurable_PE.2 ...
Execute       set_default_model Configurable_PE.2 
Execute       cdfg_preprocess -model Configurable_PE.2 
Execute       rtl_gen_preprocess Configurable_PE.2 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_411_11 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_11 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_421_12 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_12 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_INTT_COL_LOOP19 ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       cdfg_preprocess -model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP19 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_386_720 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_720 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_411_1121 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_1121 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_421_1222 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_1222 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_INTT_COL_LOOP23 ...
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       cdfg_preprocess -model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP23 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_386_724 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_724 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_411_1125 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_1125 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_421_1226 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_1226 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_NTT_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_311_1 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_1 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_333_5 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_5 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_342_6 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_6 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_NTT_COL_LOOP11 ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       cdfg_preprocess -model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP11 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_311_112 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_112 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_333_513 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_513 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_342_614 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_614 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_NTT_COL_LOOP15 ...
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       cdfg_preprocess -model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP15 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_311_116 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_116 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_333_517 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_517 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_VITIS_LOOP_342_618 ...
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       cdfg_preprocess -model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_618 
INFO-FLOW: Preprocessing Module: MUL_MOD.3 ...
Execute       set_default_model MUL_MOD.3 
Execute       cdfg_preprocess -model MUL_MOD.3 
Execute       rtl_gen_preprocess MUL_MOD.3 
INFO-FLOW: Preprocessing Module: Configurable_PE ...
Execute       set_default_model Configurable_PE 
Execute       cdfg_preprocess -model Configurable_PE 
Execute       rtl_gen_preprocess Configurable_PE 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 ...
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 ...
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 ...
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       cdfg_preprocess -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       cdfg_preprocess -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 ...
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       cdfg_preprocess -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       cdfg_preprocess -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       cdfg_preprocess -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
INFO-FLOW: Preprocessing Module: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 ...
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       cdfg_preprocess -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
INFO-FLOW: Preprocessing Module: Crypto1 ...
Execute       set_default_model Crypto1 
Execute       cdfg_preprocess -model Crypto1 
Execute       rtl_gen_preprocess Crypto1 
INFO-FLOW: Model list for synthesis: Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE.2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD.3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_INTT_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.974 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_INTT_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_INTT_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.974 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_INTT_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generate_input_index 
Execute       schedule -model generate_input_index 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.sched.adb -f 
INFO-FLOW: Finish scheduling generate_input_index.
Execute       set_default_model generate_input_index 
Execute       bind -model generate_input_index 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.bind.adb -f 
INFO-FLOW: Finish binding generate_input_index.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generate_output_index 
Execute       schedule -model generate_output_index 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.sched.adb -f 
INFO-FLOW: Finish scheduling generate_output_index.
Execute       set_default_model generate_output_index 
Execute       bind -model generate_output_index 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.bind.adb -f 
INFO-FLOW: Finish binding generate_output_index.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_386_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_386_7.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_386_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_386_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD 
Execute       schedule -model MUL_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.
Execute       set_default_model MUL_MOD 
Execute       bind -model MUL_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Configurable_PE.2 
Execute       schedule -model Configurable_PE.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.sched.adb -f 
INFO-FLOW: Finish scheduling Configurable_PE.2.
Execute       set_default_model Configurable_PE.2 
Execute       bind -model Configurable_PE.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.bind.adb -f 
INFO-FLOW: Finish binding Configurable_PE.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_411_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_411_11.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_411_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_411_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_421_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_421_12.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_421_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_421_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       schedule -model Crypto1_Pipeline_INTT_COL_LOOP19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_INTT_COL_LOOP19.
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       bind -model Crypto1_Pipeline_INTT_COL_LOOP19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_INTT_COL_LOOP19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_720' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_386_720 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_386_720.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_386_720 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_386_720.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_411_1121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_411_1121.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_411_1121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_411_1121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_421_1222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_421_1222.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_421_1222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_421_1222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       schedule -model Crypto1_Pipeline_INTT_COL_LOOP23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_INTT_COL_LOOP23.
Execute       set_default_model Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       bind -model Crypto1_Pipeline_INTT_COL_LOOP23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_INTT_COL_LOOP23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_724' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_386_724 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_386_724.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_386_724 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_386_724.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_411_1125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_411_1125.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_411_1125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_411_1125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_421_1226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.993 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_421_1226.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_421_1226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.993 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_421_1226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_NTT_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.994 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_NTT_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_NTT_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.994 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_NTT_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_311_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.995 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_311_1.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_311_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.995 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_311_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_333_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.995 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_333_5.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_333_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.995 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_333_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_342_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.997 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_342_6.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_342_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.997 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_342_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       schedule -model Crypto1_Pipeline_NTT_COL_LOOP11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.997 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_NTT_COL_LOOP11.
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       bind -model Crypto1_Pipeline_NTT_COL_LOOP11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.997 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_NTT_COL_LOOP11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_311_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.998 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_311_112.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_311_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.998 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_311_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_333_513 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.998 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_333_513.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_333_513 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.998 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_333_513.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_614' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_342_614 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.000 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_342_614.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_342_614 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.000 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_342_614.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       schedule -model Crypto1_Pipeline_NTT_COL_LOOP15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.001 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_NTT_COL_LOOP15.
Execute       set_default_model Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       bind -model Crypto1_Pipeline_NTT_COL_LOOP15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.001 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_NTT_COL_LOOP15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_311_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.001 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_311_116.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_311_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.001 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_311_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_333_517 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.002 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_333_517.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_333_517 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.002 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_333_517.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_618' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       schedule -model Crypto1_Pipeline_VITIS_LOOP_342_618 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.003 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_VITIS_LOOP_342_618.
Execute       set_default_model Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       bind -model Crypto1_Pipeline_VITIS_LOOP_342_618 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.003 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_VITIS_LOOP_342_618.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD.3 
Execute       schedule -model MUL_MOD.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.004 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.3.
Execute       set_default_model MUL_MOD.3 
Execute       bind -model MUL_MOD.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.004 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Configurable_PE 
Execute       schedule -model Configurable_PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.005 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.sched.adb -f 
INFO-FLOW: Finish scheduling Configurable_PE.
Execute       set_default_model Configurable_PE 
Execute       bind -model Configurable_PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.005 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.bind.adb -f 
INFO-FLOW: Finish binding Configurable_PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.006 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.006 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       schedule -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.007 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       bind -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.007 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       schedule -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.008 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.
Execute       set_default_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       bind -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.008 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.009 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.009 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       schedule -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.010 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       bind -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.010 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       schedule -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.011 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.
Execute       set_default_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       bind -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.011 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.012 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.012 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       schedule -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_10_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_10_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.013 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       bind -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.013 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       schedule -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.014 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.
Execute       set_default_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       bind -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.014 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.014 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.014 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.015 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.015 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       schedule -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.016 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       bind -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.016 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       schedule -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.016 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.
Execute       set_default_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       bind -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.016 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       schedule -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.017 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       bind -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.017 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       schedule -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.018 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       bind -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.018 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       schedule -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.019 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.
Execute       set_default_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       bind -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.019 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto1 
Execute       schedule -model Crypto1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.024 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto1.
Execute       set_default_model Crypto1 
Execute       bind -model Crypto1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.024 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.bind.adb -f 
INFO-FLOW: Finish binding Crypto1.
Execute       get_model_list Crypto1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP 
Execute       rtl_gen_preprocess generate_input_index 
Execute       rtl_gen_preprocess generate_output_index 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       rtl_gen_preprocess MUL_MOD 
Execute       rtl_gen_preprocess Configurable_PE.2 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       rtl_gen_preprocess Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       rtl_gen_preprocess Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       rtl_gen_preprocess Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       rtl_gen_preprocess MUL_MOD.3 
Execute       rtl_gen_preprocess Configurable_PE 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       rtl_gen_preprocess Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       rtl_gen_preprocess Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       rtl_gen_preprocess Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       rtl_gen_preprocess Crypto1 
INFO-FLOW: Model list for RTL generation: Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE.2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD.3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_INTT_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.024 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_INTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_INTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_INTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_INTT_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generate_input_index -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.029 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl generate_input_index -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_generate_input_index 
Execute       gen_rtl generate_input_index -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_generate_input_index 
Execute       syn_report -csynth -model generate_input_index -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/generate_input_index_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model generate_input_index -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/generate_input_index_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model generate_input_index -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model generate_input_index -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.adb 
Execute       db_write -model generate_input_index -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generate_input_index -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generate_output_index -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.043 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl generate_output_index -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_generate_output_index 
Execute       gen_rtl generate_output_index -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_generate_output_index 
Execute       syn_report -csynth -model generate_output_index -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/generate_output_index_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model generate_output_index -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/generate_output_index_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model generate_output_index -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model generate_output_index -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model generate_output_index -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generate_output_index -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_386_7 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_7' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.058 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_7 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_7 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_386_7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_386_7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_386_7 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_7 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_7 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_386_7 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.060 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_MUL_MOD 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_MUL_MOD 
Execute       syn_report -csynth -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.adb 
Execute       db_write -model MUL_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Configurable_PE.2 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.063 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Configurable_PE.2 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Configurable_PE_2 
Execute       gen_rtl Configurable_PE.2 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Configurable_PE_2 
Execute       syn_report -csynth -model Configurable_PE.2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Configurable_PE_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Configurable_PE.2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Configurable_PE_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Configurable_PE.2 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Configurable_PE.2 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.adb 
Execute       db_write -model Configurable_PE.2 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Configurable_PE.2 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_411_11 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_11' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.065 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_11 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_11 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_411_11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_411_11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_411_11 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_11 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_11 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_411_11 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_421_12 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_12' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.067 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_12 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_12 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_421_12 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_421_12 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_421_12 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_12 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_12 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_421_12 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_INTT_COL_LOOP19 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP19' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.070 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP19 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP19 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19 
Execute       syn_report -csynth -model Crypto1_Pipeline_INTT_COL_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_INTT_COL_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_INTT_COL_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP19 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.adb 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP19 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_INTT_COL_LOOP19 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_720' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_386_720 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_720' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_720'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.072 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_720 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_720 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_386_720 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_720_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_386_720 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_720_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_386_720 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_720 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_720 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_386_720 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_411_1121 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.074 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_1121 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_1121 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_411_1121 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_1121_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_411_1121 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_1121_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_411_1121 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_1121 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_1121 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_411_1121 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_421_1222 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.076 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_1222 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_1222 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_421_1222 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_1222_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_421_1222 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_1222_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_421_1222 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_1222 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_1222 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_421_1222 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_INTT_COL_LOOP23 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP23' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.079 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP23 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       gen_rtl Crypto1_Pipeline_INTT_COL_LOOP23 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23 
Execute       syn_report -csynth -model Crypto1_Pipeline_INTT_COL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP23_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_INTT_COL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_INTT_COL_LOOP23_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_INTT_COL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP23 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.adb 
Execute       db_write -model Crypto1_Pipeline_INTT_COL_LOOP23 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_INTT_COL_LOOP23 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_724' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_386_724 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_724' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_724'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.081 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_724 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_386_724 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_386_724 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_724_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_386_724 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_386_724_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_386_724 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_724 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_386_724 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_386_724 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_411_1125 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_1125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.083 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_1125 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_411_1125 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_411_1125 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_1125_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_411_1125 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_411_1125_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_411_1125 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_1125 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_411_1125 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_411_1125 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_421_1226 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.085 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_1226 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_421_1226 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_421_1226 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_1226_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_421_1226 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_421_1226_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_421_1226 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_1226 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_421_1226 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_421_1226 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_NTT_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.088 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_NTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_NTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_NTT_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_NTT_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_311_1 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_1' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.090 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_311_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_311_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_311_1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_311_1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_333_5 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_5' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.092 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_5 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_5 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_333_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_333_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_333_5 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_5 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_5 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_333_5 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_342_6 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_6' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.094 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_6 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_6 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_342_6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_342_6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_342_6 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_6 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_6 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_342_6 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_NTT_COL_LOOP11 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP11' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.097 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP11 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP11 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11 
Execute       syn_report -csynth -model Crypto1_Pipeline_NTT_COL_LOOP11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_NTT_COL_LOOP11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_NTT_COL_LOOP11 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP11 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.adb 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP11 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_NTT_COL_LOOP11 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_311_112 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_112' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.099 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_112 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_112 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_311_112 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_112_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_311_112 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_112_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_311_112 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_112 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_112 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_311_112 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_333_513 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_513' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.102 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_513 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_513 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_333_513 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_513_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_333_513 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_513_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_333_513 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_513 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_513 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_333_513 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_614' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_342_614 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_614' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_614'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.104 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_614 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_614 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_342_614 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_614_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_342_614 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_614_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_342_614 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_614 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_614 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_342_614 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_NTT_COL_LOOP15 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP15' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.106 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP15 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       gen_rtl Crypto1_Pipeline_NTT_COL_LOOP15 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15 
Execute       syn_report -csynth -model Crypto1_Pipeline_NTT_COL_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_NTT_COL_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_NTT_COL_LOOP15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_NTT_COL_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP15 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.adb 
Execute       db_write -model Crypto1_Pipeline_NTT_COL_LOOP15 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_NTT_COL_LOOP15 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_311_116 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_116' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.109 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_116 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_311_116 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_311_116 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_116_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_311_116 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_311_116_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_311_116 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_116 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_311_116 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_311_116 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_333_517 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_517' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.111 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_517 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_333_517 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_333_517 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_517_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_333_517 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_333_517_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_333_517 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_517 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_333_517 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_333_517 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_618' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_VITIS_LOOP_342_618 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_618' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_618'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.113 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_618 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       gen_rtl Crypto1_Pipeline_VITIS_LOOP_342_618 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618 
Execute       syn_report -csynth -model Crypto1_Pipeline_VITIS_LOOP_342_618 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_618_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_VITIS_LOOP_342_618 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_VITIS_LOOP_342_618_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_VITIS_LOOP_342_618 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_618 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.adb 
Execute       db_write -model Crypto1_Pipeline_VITIS_LOOP_342_618 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_VITIS_LOOP_342_618 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD.3 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.116 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD.3 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_MUL_MOD_3 
Execute       gen_rtl MUL_MOD.3 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_MUL_MOD_3 
Execute       syn_report -csynth -model MUL_MOD.3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD.3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD.3 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD.3 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.adb 
Execute       db_write -model MUL_MOD.3 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD.3 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Configurable_PE -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.118 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Configurable_PE -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Configurable_PE 
Execute       gen_rtl Configurable_PE -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Configurable_PE 
Execute       syn_report -csynth -model Configurable_PE -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Configurable_PE_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Configurable_PE -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Configurable_PE_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Configurable_PE -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Configurable_PE -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.adb 
Execute       db_write -model Configurable_PE -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Configurable_PE -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.120 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.123 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       gen_rtl Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.129 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.132 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.135 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       gen_rtl Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.138 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.141 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.144 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       gen_rtl Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
Execute       syn_report -csynth -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.adb 
Execute       db_write -model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.147 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.150 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.152 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
Execute       syn_report -csynth -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.adb 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.154 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       gen_rtl Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
Execute       syn_report -csynth -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.adb 
Execute       db_write -model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.155 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
Execute       syn_report -csynth -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.adb 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.158 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
Execute       syn_report -csynth -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.adb 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -top_prefix Crypto1_ -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.160 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       gen_rtl Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
Execute       syn_report -csynth -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.adb 
Execute       db_write -model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto1 -top_prefix  -sub_prefix Crypto1_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10s_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadAddr_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_InputIndex_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.173 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto1 -istop -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto1 
Command       gen_rtl done; 0.16 sec.
Execute       gen_rtl Crypto1 -istop -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto1 
Execute       syn_report -csynth -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -model Crypto1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model Crypto1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1 
Execute       export_constraint_db -f -tool general -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.constraint.tcl 
Execute       syn_report -designview -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.design.xml 
Command       syn_report done; 1.05 sec.
Execute       syn_report -csynthDesign -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.rpt -MHOut /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Crypto1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.protoinst 
Execute       sc_get_clocks Crypto1 
Execute       sc_get_portdomain Crypto1 
INFO-FLOW: Model list for RTL component generation: Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE.2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD.3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO-FLOW: Handling components in module [Crypto1_Pipeline_INTT_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_mux_8_3_32_1_1.
INFO-FLOW: Append model Crypto1_mux_8_3_32_1_1
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generate_input_index] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.compgen.tcl 
INFO-FLOW: Handling components in module [generate_output_index] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_386_7] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.compgen.tcl 
INFO-FLOW: Found component Crypto1_mux_4_2_32_1_1.
INFO-FLOW: Append model Crypto1_mux_4_2_32_1_1
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO-FLOW: Found component Crypto1_mul_16ns_16ns_32_1_0.
INFO-FLOW: Append model Crypto1_mul_16ns_16ns_32_1_0
INFO-FLOW: Found component Crypto1_mux_3_2_20_1_0.
INFO-FLOW: Append model Crypto1_mux_3_2_20_1_0
INFO-FLOW: Found component Crypto1_mux_3_2_31_1_0.
INFO-FLOW: Append model Crypto1_mux_3_2_31_1_0
INFO-FLOW: Found component Crypto1_mul_15ns_16ns_31_1_0.
INFO-FLOW: Append model Crypto1_mul_15ns_16ns_31_1_0
INFO-FLOW: Found component Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0.
INFO-FLOW: Append model Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0
INFO-FLOW: Handling components in module [Configurable_PE_2] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_411_11] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_421_12] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_INTT_COL_LOOP19] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_386_720] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_411_1121] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_421_1222] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_INTT_COL_LOOP23] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_386_724] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_411_1125] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_421_1226] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_NTT_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_311_1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_333_5] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_342_6] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_NTT_COL_LOOP11] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_311_112] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_333_513] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_342_614] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_NTT_COL_LOOP15] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_311_116] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_333_517] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_VITIS_LOOP_342_618] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD_3] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.compgen.tcl 
INFO-FLOW: Handling components in module [Configurable_PE] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.compgen.tcl 
INFO-FLOW: Found component Crypto1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.tcl 
INFO-FLOW: Found component Crypto1_mul_6ns_10s_10_1_1.
INFO-FLOW: Append model Crypto1_mul_6ns_10s_10_1_1
INFO-FLOW: Found component Crypto1_DataRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto1_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto1_ReadAddr_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto1_ReadAddr_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto1_ReadData_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto1_ReadData_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto1_InputIndex_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto1_InputIndex_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto1_control_s_axi.
INFO-FLOW: Append model Crypto1_control_s_axi
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Found component Crypto1_regslice_both.
INFO-FLOW: Append model Crypto1_regslice_both
INFO-FLOW: Append model Crypto1_Pipeline_INTT_COL_LOOP
INFO-FLOW: Append model generate_input_index
INFO-FLOW: Append model generate_output_index
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_386_7
INFO-FLOW: Append model MUL_MOD
INFO-FLOW: Append model Configurable_PE_2
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_411_11
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_421_12
INFO-FLOW: Append model Crypto1_Pipeline_INTT_COL_LOOP19
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_386_720
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_411_1121
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_421_1222
INFO-FLOW: Append model Crypto1_Pipeline_INTT_COL_LOOP23
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_386_724
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_411_1125
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_421_1226
INFO-FLOW: Append model Crypto1_Pipeline_NTT_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_311_1
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_333_5
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_342_6
INFO-FLOW: Append model Crypto1_Pipeline_NTT_COL_LOOP11
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_311_112
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_333_513
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_342_614
INFO-FLOW: Append model Crypto1_Pipeline_NTT_COL_LOOP15
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_311_116
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_333_517
INFO-FLOW: Append model Crypto1_Pipeline_VITIS_LOOP_342_618
INFO-FLOW: Append model MUL_MOD_3
INFO-FLOW: Append model Configurable_PE
INFO-FLOW: Append model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9
INFO-FLOW: Append model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10
INFO-FLOW: Append model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7
INFO-FLOW: Append model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8
INFO-FLOW: Append model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5
INFO-FLOW: Append model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6
INFO-FLOW: Append model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3
INFO-FLOW: Append model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4
INFO-FLOW: Append model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP
INFO-FLOW: Append model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1
INFO-FLOW: Append model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2
INFO-FLOW: Append model Crypto1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Crypto1_mux_8_3_32_1_1 Crypto1_flow_control_loop_pipe_sequential_init Crypto1_mux_4_2_32_1_1 Crypto1_flow_control_loop_pipe_sequential_init Crypto1_mul_16ns_16ns_32_1_0 Crypto1_mux_3_2_20_1_0 Crypto1_mux_3_2_31_1_0 Crypto1_mul_15ns_16ns_31_1_0 Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0 Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_flow_control_loop_pipe_sequential_init Crypto1_mul_6ns_10s_10_1_1 Crypto1_DataRAM_RAM_AUTO_1R1W Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W Crypto1_ReadAddr_RAM_AUTO_1R1W Crypto1_ReadData_RAM_AUTO_1R1W Crypto1_InputIndex_RAM_AUTO_1R1W Crypto1_control_s_axi Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_regslice_both Crypto1_Pipeline_INTT_COL_LOOP generate_input_index generate_output_index Crypto1_Pipeline_VITIS_LOOP_386_7 MUL_MOD Configurable_PE_2 Crypto1_Pipeline_VITIS_LOOP_411_11 Crypto1_Pipeline_VITIS_LOOP_421_12 Crypto1_Pipeline_INTT_COL_LOOP19 Crypto1_Pipeline_VITIS_LOOP_386_720 Crypto1_Pipeline_VITIS_LOOP_411_1121 Crypto1_Pipeline_VITIS_LOOP_421_1222 Crypto1_Pipeline_INTT_COL_LOOP23 Crypto1_Pipeline_VITIS_LOOP_386_724 Crypto1_Pipeline_VITIS_LOOP_411_1125 Crypto1_Pipeline_VITIS_LOOP_421_1226 Crypto1_Pipeline_NTT_COL_LOOP Crypto1_Pipeline_VITIS_LOOP_311_1 Crypto1_Pipeline_VITIS_LOOP_333_5 Crypto1_Pipeline_VITIS_LOOP_342_6 Crypto1_Pipeline_NTT_COL_LOOP11 Crypto1_Pipeline_VITIS_LOOP_311_112 Crypto1_Pipeline_VITIS_LOOP_333_513 Crypto1_Pipeline_VITIS_LOOP_342_614 Crypto1_Pipeline_NTT_COL_LOOP15 Crypto1_Pipeline_VITIS_LOOP_311_116 Crypto1_Pipeline_VITIS_LOOP_333_517 Crypto1_Pipeline_VITIS_LOOP_342_618 MUL_MOD_3 Configurable_PE Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 Crypto1
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Crypto1_mux_8_3_32_1_1
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_mux_4_2_32_1_1
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_mul_16ns_16ns_32_1_0
INFO-FLOW: To file: write model Crypto1_mux_3_2_20_1_0
INFO-FLOW: To file: write model Crypto1_mux_3_2_31_1_0
INFO-FLOW: To file: write model Crypto1_mul_15ns_16ns_31_1_0
INFO-FLOW: To file: write model Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto1_mul_6ns_10s_10_1_1
INFO-FLOW: To file: write model Crypto1_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto1_ReadAddr_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto1_ReadData_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto1_InputIndex_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto1_control_s_axi
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_regslice_both
INFO-FLOW: To file: write model Crypto1_Pipeline_INTT_COL_LOOP
INFO-FLOW: To file: write model generate_input_index
INFO-FLOW: To file: write model generate_output_index
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_386_7
INFO-FLOW: To file: write model MUL_MOD
INFO-FLOW: To file: write model Configurable_PE_2
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_411_11
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_421_12
INFO-FLOW: To file: write model Crypto1_Pipeline_INTT_COL_LOOP19
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_386_720
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_411_1121
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_421_1222
INFO-FLOW: To file: write model Crypto1_Pipeline_INTT_COL_LOOP23
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_386_724
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_411_1125
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_421_1226
INFO-FLOW: To file: write model Crypto1_Pipeline_NTT_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_311_1
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_333_5
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_342_6
INFO-FLOW: To file: write model Crypto1_Pipeline_NTT_COL_LOOP11
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_311_112
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_333_513
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_342_614
INFO-FLOW: To file: write model Crypto1_Pipeline_NTT_COL_LOOP15
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_311_116
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_333_517
INFO-FLOW: To file: write model Crypto1_Pipeline_VITIS_LOOP_342_618
INFO-FLOW: To file: write model MUL_MOD_3
INFO-FLOW: To file: write model Configurable_PE
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5
INFO-FLOW: To file: write model Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6
INFO-FLOW: To file: write model Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3
INFO-FLOW: To file: write model Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4
INFO-FLOW: To file: write model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP
INFO-FLOW: To file: write model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1
INFO-FLOW: To file: write model Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2
INFO-FLOW: To file: write model Crypto1
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vhdl' dstVlogDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vlog' tclDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db' modelList='Crypto1_mux_8_3_32_1_1
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mux_4_2_32_1_1
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mul_16ns_16ns_32_1_0
Crypto1_mux_3_2_20_1_0
Crypto1_mux_3_2_31_1_0
Crypto1_mul_15ns_16ns_31_1_0
Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mul_6ns_10s_10_1_1
Crypto1_DataRAM_RAM_AUTO_1R1W
Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
Crypto1_ReadAddr_RAM_AUTO_1R1W
Crypto1_ReadData_RAM_AUTO_1R1W
Crypto1_InputIndex_RAM_AUTO_1R1W
Crypto1_control_s_axi
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_Pipeline_INTT_COL_LOOP
generate_input_index
generate_output_index
Crypto1_Pipeline_VITIS_LOOP_386_7
MUL_MOD
Configurable_PE_2
Crypto1_Pipeline_VITIS_LOOP_411_11
Crypto1_Pipeline_VITIS_LOOP_421_12
Crypto1_Pipeline_INTT_COL_LOOP19
Crypto1_Pipeline_VITIS_LOOP_386_720
Crypto1_Pipeline_VITIS_LOOP_411_1121
Crypto1_Pipeline_VITIS_LOOP_421_1222
Crypto1_Pipeline_INTT_COL_LOOP23
Crypto1_Pipeline_VITIS_LOOP_386_724
Crypto1_Pipeline_VITIS_LOOP_411_1125
Crypto1_Pipeline_VITIS_LOOP_421_1226
Crypto1_Pipeline_NTT_COL_LOOP
Crypto1_Pipeline_VITIS_LOOP_311_1
Crypto1_Pipeline_VITIS_LOOP_333_5
Crypto1_Pipeline_VITIS_LOOP_342_6
Crypto1_Pipeline_NTT_COL_LOOP11
Crypto1_Pipeline_VITIS_LOOP_311_112
Crypto1_Pipeline_VITIS_LOOP_333_513
Crypto1_Pipeline_VITIS_LOOP_342_614
Crypto1_Pipeline_NTT_COL_LOOP15
Crypto1_Pipeline_VITIS_LOOP_311_116
Crypto1_Pipeline_VITIS_LOOP_333_517
Crypto1_Pipeline_VITIS_LOOP_342_618
MUL_MOD_3
Configurable_PE
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6
Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2
Crypto1
' expOnly='0'
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.185 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Crypto1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Crypto1_mux_8_3_32_1_1
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mux_4_2_32_1_1
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mul_16ns_16ns_32_1_0
Crypto1_mux_3_2_20_1_0
Crypto1_mux_3_2_31_1_0
Crypto1_mul_15ns_16ns_31_1_0
Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_flow_control_loop_pipe_sequential_init
Crypto1_mul_6ns_10s_10_1_1
Crypto1_DataRAM_RAM_AUTO_1R1W
Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
Crypto1_ReadAddr_RAM_AUTO_1R1W
Crypto1_ReadData_RAM_AUTO_1R1W
Crypto1_InputIndex_RAM_AUTO_1R1W
Crypto1_control_s_axi
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_regslice_both
Crypto1_Pipeline_INTT_COL_LOOP
generate_input_index
generate_output_index
Crypto1_Pipeline_VITIS_LOOP_386_7
MUL_MOD
Configurable_PE_2
Crypto1_Pipeline_VITIS_LOOP_411_11
Crypto1_Pipeline_VITIS_LOOP_421_12
Crypto1_Pipeline_INTT_COL_LOOP19
Crypto1_Pipeline_VITIS_LOOP_386_720
Crypto1_Pipeline_VITIS_LOOP_411_1121
Crypto1_Pipeline_VITIS_LOOP_421_1222
Crypto1_Pipeline_INTT_COL_LOOP23
Crypto1_Pipeline_VITIS_LOOP_386_724
Crypto1_Pipeline_VITIS_LOOP_411_1125
Crypto1_Pipeline_VITIS_LOOP_421_1226
Crypto1_Pipeline_NTT_COL_LOOP
Crypto1_Pipeline_VITIS_LOOP_311_1
Crypto1_Pipeline_VITIS_LOOP_333_5
Crypto1_Pipeline_VITIS_LOOP_342_6
Crypto1_Pipeline_NTT_COL_LOOP11
Crypto1_Pipeline_VITIS_LOOP_311_112
Crypto1_Pipeline_VITIS_LOOP_333_513
Crypto1_Pipeline_VITIS_LOOP_342_614
Crypto1_Pipeline_NTT_COL_LOOP15
Crypto1_Pipeline_VITIS_LOOP_311_116
Crypto1_Pipeline_VITIS_LOOP_333_517
Crypto1_Pipeline_VITIS_LOOP_342_618
MUL_MOD_3
Configurable_PE
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9
Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7
Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5
Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6
Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3
Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1
Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2
Crypto1
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.rtl_wrap.cfg.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_input_index.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/generate_output_index.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_7.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE_2.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_11.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_12.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP19.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_720.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1121.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1222.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_INTT_COL_LOOP23.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_386_724.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_411_1125.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_421_1226.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_5.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_6.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP11.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_112.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_513.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_614.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_NTT_COL_LOOP15.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_311_116.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_333_517.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_VITIS_LOOP_342_618.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_3.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Configurable_PE.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto1.constraint.tcl 
Execute       sc_get_clocks Crypto1 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Crypto1 LOOP {} BUNDLEDNAME control DSP 0 BRAM 64 URAM 0}} report_dict {TOPINST Crypto1 MODULE2INSTS {Crypto1 Crypto1 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682 Configurable_PE {grp_Configurable_PE_fu_310 grp_Configurable_PE_fu_310 grp_Configurable_PE_fu_308 grp_Configurable_PE_fu_310 grp_Configurable_PE_fu_308 grp_Configurable_PE_fu_310 grp_Configurable_PE_fu_308 grp_Configurable_PE_fu_310 grp_Configurable_PE_fu_310} MUL_MOD_3 {grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67 grp_MUL_MOD_3_fu_67} Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801 Crypto1_Pipeline_INTT_COL_LOOP grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830 generate_input_index grp_generate_input_index_fu_853 generate_output_index grp_generate_output_index_fu_860 Crypto1_Pipeline_VITIS_LOOP_386_7 grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867 Crypto1_Pipeline_VITIS_LOOP_411_11 grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880 Configurable_PE_2 {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192 grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192 grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192 grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192 grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192 grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192} MUL_MOD {grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100 grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100} Crypto1_Pipeline_VITIS_LOOP_421_12 grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893 Crypto1_Pipeline_INTT_COL_LOOP19 grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914 Crypto1_Pipeline_VITIS_LOOP_386_720 grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937 Crypto1_Pipeline_VITIS_LOOP_411_1121 grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950 Crypto1_Pipeline_VITIS_LOOP_421_1222 grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963 Crypto1_Pipeline_INTT_COL_LOOP23 grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984 Crypto1_Pipeline_VITIS_LOOP_386_724 grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007 Crypto1_Pipeline_VITIS_LOOP_411_1125 grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020 Crypto1_Pipeline_VITIS_LOOP_421_1226 grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033 Crypto1_Pipeline_NTT_COL_LOOP grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054 Crypto1_Pipeline_VITIS_LOOP_311_1 grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077 Crypto1_Pipeline_VITIS_LOOP_333_5 grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090 Crypto1_Pipeline_VITIS_LOOP_342_6 grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103 Crypto1_Pipeline_NTT_COL_LOOP11 grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124 Crypto1_Pipeline_VITIS_LOOP_311_112 grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147 Crypto1_Pipeline_VITIS_LOOP_333_513 grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160 Crypto1_Pipeline_VITIS_LOOP_342_614 grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173 Crypto1_Pipeline_NTT_COL_LOOP15 grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194 Crypto1_Pipeline_VITIS_LOOP_311_116 grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217 Crypto1_Pipeline_VITIS_LOOP_333_517 grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230 Crypto1_Pipeline_VITIS_LOOP_342_618 grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411} INST2MODULE {Crypto1 Crypto1 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP grp_Configurable_PE_fu_310 Configurable_PE grp_MUL_MOD_3_fu_67 MUL_MOD_3 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP grp_Configurable_PE_fu_308 Configurable_PE grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748 Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830 Crypto1_Pipeline_INTT_COL_LOOP grp_generate_input_index_fu_853 generate_input_index grp_generate_output_index_fu_860 generate_output_index grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867 Crypto1_Pipeline_VITIS_LOOP_386_7 grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880 Crypto1_Pipeline_VITIS_LOOP_411_11 grp_Configurable_PE_2_fu_181 Configurable_PE_2 grp_MUL_MOD_fu_90 MUL_MOD grp_MUL_MOD_fu_100 MUL_MOD grp_Configurable_PE_2_fu_192 Configurable_PE_2 grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893 Crypto1_Pipeline_VITIS_LOOP_421_12 grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914 Crypto1_Pipeline_INTT_COL_LOOP19 grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937 Crypto1_Pipeline_VITIS_LOOP_386_720 grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950 Crypto1_Pipeline_VITIS_LOOP_411_1121 grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963 Crypto1_Pipeline_VITIS_LOOP_421_1222 grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984 Crypto1_Pipeline_INTT_COL_LOOP23 grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007 Crypto1_Pipeline_VITIS_LOOP_386_724 grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020 Crypto1_Pipeline_VITIS_LOOP_411_1125 grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033 Crypto1_Pipeline_VITIS_LOOP_421_1226 grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054 Crypto1_Pipeline_NTT_COL_LOOP grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077 Crypto1_Pipeline_VITIS_LOOP_311_1 grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090 Crypto1_Pipeline_VITIS_LOOP_333_5 grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103 Crypto1_Pipeline_VITIS_LOOP_342_6 grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124 Crypto1_Pipeline_NTT_COL_LOOP11 grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147 Crypto1_Pipeline_VITIS_LOOP_311_112 grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160 Crypto1_Pipeline_VITIS_LOOP_333_513 grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173 Crypto1_Pipeline_VITIS_LOOP_342_614 grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194 Crypto1_Pipeline_NTT_COL_LOOP15 grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217 Crypto1_Pipeline_VITIS_LOOP_311_116 grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230 Crypto1_Pipeline_VITIS_LOOP_333_517 grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243 Crypto1_Pipeline_VITIS_LOOP_342_618 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306 Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320 Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334 Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390 Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411 Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2} INSTDATA {Crypto1 {DEPTH 1 CHILDREN {grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726 grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801 grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830 grp_generate_input_index_fu_853 grp_generate_output_index_fu_860 grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867 grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880 grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893 grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914 grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937 grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950 grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963 grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984 grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007 grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020 grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033 grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054 grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077 grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090 grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103 grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124 grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147 grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160 grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173 grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194 grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217 grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230 grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411}} grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Configurable_PE_fu_310 {DEPTH 3 CHILDREN grp_MUL_MOD_3_fu_67} grp_MUL_MOD_3_fu_67 {DEPTH 4 CHILDREN {}} grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_308} grp_Configurable_PE_fu_308 {DEPTH 3 CHILDREN grp_MUL_MOD_3_fu_67} grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830 {DEPTH 2 CHILDREN {}} grp_generate_input_index_fu_853 {DEPTH 2 CHILDREN {}} grp_generate_output_index_fu_860 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Configurable_PE_2_fu_181 {DEPTH 3 CHILDREN {grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100}} grp_MUL_MOD_fu_90 {DEPTH 4 CHILDREN {}} grp_MUL_MOD_fu_100 {DEPTH 4 CHILDREN {}} grp_Configurable_PE_2_fu_192 {DEPTH 3 CHILDREN {grp_MUL_MOD_fu_90 grp_MUL_MOD_fu_100}} grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230 {DEPTH 2 CHILDREN {grp_Configurable_PE_2_fu_181 grp_Configurable_PE_2_fu_192}} grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_308} grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_308} grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334 {DEPTH 2 CHILDREN grp_Configurable_PE_fu_310} grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390 {DEPTH 2 CHILDREN {}} grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411 {DEPTH 2 CHILDREN {}}} MODULEDATA {Crypto1_Pipeline_INTT_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_414_p2 SOURCE Crypto1.cpp:369 VARIABLE add_ln369 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln374_fu_424_p2 SOURCE Crypto1.cpp:374 VARIABLE sub_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_430_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_1_fu_446_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374_1 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_486_p2 SOURCE Crypto1.cpp:375 VARIABLE add_ln375 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generate_input_index {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_890_p2 SOURCE Utils.cpp:206 VARIABLE add_ln206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dis_log_fu_908_p2 SOURCE Utils.cpp:208 VARIABLE dis_log LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_914_p2 SOURCE Utils.cpp:209 VARIABLE add_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mask1_fu_936_p2 SOURCE Utils.cpp:209 VARIABLE mask1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mask2_fu_941_p2 SOURCE Utils.cpp:210 VARIABLE mask2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_1000_p2 SOURCE Utils.cpp:219 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_64_fu_1538_p2 SOURCE Utils.cpp:219 VARIABLE index_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_65_fu_1108_p2 SOURCE Utils.cpp:219 VARIABLE index_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_66_fu_1556_p2 SOURCE Utils.cpp:219 VARIABLE index_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_67_fu_1609_p2 SOURCE Utils.cpp:219 VARIABLE index_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_68_fu_1631_p2 SOURCE Utils.cpp:219 VARIABLE index_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_69_fu_1660_p2 SOURCE Utils.cpp:219 VARIABLE index_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_70_fu_1678_p2 SOURCE Utils.cpp:219 VARIABLE index_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_71_fu_1724_p2 SOURCE Utils.cpp:219 VARIABLE index_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_72_fu_1742_p2 SOURCE Utils.cpp:219 VARIABLE index_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_73_fu_1796_p2 SOURCE Utils.cpp:219 VARIABLE index_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_74_fu_1826_p2 SOURCE Utils.cpp:219 VARIABLE index_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_75_fu_1871_p2 SOURCE Utils.cpp:219 VARIABLE index_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_76_fu_1893_p2 SOURCE Utils.cpp:219 VARIABLE index_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_77_fu_1922_p2 SOURCE Utils.cpp:219 VARIABLE index_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_78_fu_1940_p2 SOURCE Utils.cpp:219 VARIABLE index_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_79_fu_1986_p2 SOURCE Utils.cpp:219 VARIABLE index_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_80_fu_2006_p2 SOURCE Utils.cpp:219 VARIABLE index_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_81_fu_2053_p2 SOURCE Utils.cpp:219 VARIABLE index_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_82_fu_2073_p2 SOURCE Utils.cpp:219 VARIABLE index_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_83_fu_2125_p2 SOURCE Utils.cpp:219 VARIABLE index_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_84_fu_2165_p2 SOURCE Utils.cpp:219 VARIABLE index_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_85_fu_2210_p2 SOURCE Utils.cpp:219 VARIABLE index_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_86_fu_2240_p2 SOURCE Utils.cpp:219 VARIABLE index_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_87_fu_2288_p2 SOURCE Utils.cpp:219 VARIABLE index_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_88_fu_2319_p2 SOURCE Utils.cpp:219 VARIABLE index_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_89_fu_2364_p2 SOURCE Utils.cpp:219 VARIABLE index_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_90_fu_2401_p2 SOURCE Utils.cpp:219 VARIABLE index_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_91_fu_2440_p2 SOURCE Utils.cpp:219 VARIABLE index_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_92_fu_2485_p2 SOURCE Utils.cpp:219 VARIABLE index_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_93_fu_1352_p2 SOURCE Utils.cpp:219 VARIABLE index_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_94_fu_2499_p2 SOURCE Utils.cpp:219 VARIABLE index_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_95_fu_2538_p2 SOURCE Utils.cpp:219 VARIABLE index_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_96_fu_2554_p2 SOURCE Utils.cpp:219 VARIABLE index_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_97_fu_2594_p2 SOURCE Utils.cpp:219 VARIABLE index_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_98_fu_2612_p2 SOURCE Utils.cpp:219 VARIABLE index_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_99_fu_2657_p2 SOURCE Utils.cpp:219 VARIABLE index_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_100_fu_2683_p2 SOURCE Utils.cpp:219 VARIABLE index_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_101_fu_2723_p2 SOURCE Utils.cpp:219 VARIABLE index_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_102_fu_2739_p2 SOURCE Utils.cpp:219 VARIABLE index_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_103_fu_2784_p2 SOURCE Utils.cpp:219 VARIABLE index_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_104_fu_2800_p2 SOURCE Utils.cpp:219 VARIABLE index_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_105_fu_2846_p2 SOURCE Utils.cpp:219 VARIABLE index_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_106_fu_2884_p2 SOURCE Utils.cpp:219 VARIABLE index_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_107_fu_2919_p2 SOURCE Utils.cpp:219 VARIABLE index_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_108_fu_2954_p2 SOURCE Utils.cpp:219 VARIABLE index_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_109_fu_2986_p2 SOURCE Utils.cpp:219 VARIABLE index_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_110_fu_3018_p2 SOURCE Utils.cpp:219 VARIABLE index_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_111_fu_3059_p2 SOURCE Utils.cpp:219 VARIABLE index_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_112_fu_3086_p2 SOURCE Utils.cpp:219 VARIABLE index_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_113_fu_3154_p2 SOURCE Utils.cpp:219 VARIABLE index_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_114_fu_3183_p2 SOURCE Utils.cpp:219 VARIABLE index_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_115_fu_3218_p2 SOURCE Utils.cpp:219 VARIABLE index_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_116_fu_3244_p2 SOURCE Utils.cpp:219 VARIABLE index_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_117_fu_3275_p2 SOURCE Utils.cpp:219 VARIABLE index_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_118_fu_3300_p2 SOURCE Utils.cpp:219 VARIABLE index_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_119_fu_3331_p2 SOURCE Utils.cpp:219 VARIABLE index_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_120_fu_3357_p2 SOURCE Utils.cpp:219 VARIABLE index_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_121_fu_3388_p2 SOURCE Utils.cpp:219 VARIABLE index_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_122_fu_2457_p2 SOURCE Utils.cpp:219 VARIABLE index_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_123_fu_1476_p2 SOURCE Utils.cpp:219 VARIABLE index_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_124_fu_1496_p2 SOURCE Utils.cpp:219 VARIABLE index_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_125_fu_1522_p2 SOURCE Utils.cpp:219 VARIABLE index_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generate_output_index {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_893_p2 SOURCE Utils.cpp:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dis_log_fu_911_p2 SOURCE Utils.cpp:231 VARIABLE dis_log LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_938_p2 SOURCE Utils.cpp:234 VARIABLE add_ln234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_fu_957_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_971_p2 SOURCE Utils.cpp:244 VARIABLE add_ln244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_1_fu_993_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_2_fu_999_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_3_fu_1177_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_4_fu_1182_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_5_fu_1338_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_6_fu_1343_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_7_fu_1462_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_8_fu_1467_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_9_fu_1586_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_10_fu_1591_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_11_fu_1710_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_12_fu_1715_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_13_fu_1834_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_14_fu_1839_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_15_fu_1958_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_16_fu_1963_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_17_fu_2082_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_18_fu_2087_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_19_fu_2206_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_20_fu_2211_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_21_fu_2330_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_22_fu_2335_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_23_fu_2454_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_24_fu_2459_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_25_fu_2578_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_26_fu_2583_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_27_fu_2702_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_28_fu_2707_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_29_fu_2826_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_30_fu_2831_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_31_fu_2955_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_32_fu_2950_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_33_fu_3065_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_34_fu_3070_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_35_fu_3189_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_36_fu_3194_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_37_fu_3313_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_38_fu_3318_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_39_fu_3437_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_40_fu_3442_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_41_fu_3561_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_42_fu_3566_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_43_fu_3685_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_44_fu_3690_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_45_fu_3809_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_46_fu_3814_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_47_fu_3933_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_48_fu_3938_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_49_fu_4057_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_50_fu_4062_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_51_fu_4181_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_52_fu_4186_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_53_fu_4305_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_54_fu_4310_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_55_fu_4315_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_56_fu_4320_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_57_fu_4325_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_58_fu_4330_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_59_fu_4335_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_60_fu_4340_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_61_fu_4345_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_62_fu_4350_p2 SOURCE Utils.cpp:243 VARIABLE sub_ln243_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_386_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_195_p2 SOURCE Crypto1.cpp:386 VARIABLE add_ln386 LOOP VITIS_LOOP_386_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_plus_b_fu_146_p2 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U39 SOURCE Arithmetic.cpp:54 VARIABLE ac LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U40 SOURCE Arithmetic.cpp:55 VARIABLE bd LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_186_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_213_p2 SOURCE Arithmetic.cpp:65 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_plus_d_3_fu_282_p2 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U42 SOURCE Arithmetic.cpp:54 VARIABLE ac_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U43 SOURCE Arithmetic.cpp:55 VARIABLE bd_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_326_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_386_p2 SOURCE Arithmetic.cpp:65 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_353_p2 SOURCE Arithmetic.cpp:131 VARIABLE add_ln131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_plus_d_4_fu_441_p2 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_0_U45 SOURCE Arithmetic.cpp:54 VARIABLE ac_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U46 SOURCE Arithmetic.cpp:55 VARIABLE bd_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_481_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln146_fu_526_p2 SOURCE Arithmetic.cpp:146 VARIABLE sub_ln146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln147_fu_542_p2 SOURCE Arithmetic.cpp:147 VARIABLE sub_ln147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 0 URAM 0}} Configurable_PE_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res1_temp_fu_237_p2 SOURCE Arithmetic.cpp:73 VARIABLE res1_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res1_temp_1_fu_262_p2 SOURCE Arithmetic.cpp:77 VARIABLE res1_temp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res2_temp_3_fu_276_p2 SOURCE Arithmetic.cpp:86 VARIABLE res2_temp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res2_temp_4_fu_288_p2 SOURCE Arithmetic.cpp:89 VARIABLE res2_temp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp1_fu_113_p2 SOURCE Arithmetic.cpp:73 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp1_1_fu_141_p2 SOURCE Arithmetic.cpp:77 VARIABLE temp1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res2_temp_fu_147_p2 SOURCE Arithmetic.cpp:86 VARIABLE res2_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res2_temp_1_fu_161_p2 SOURCE Arithmetic.cpp:89 VARIABLE res2_temp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_175_p2 SOURCE Arithmetic.cpp:208 VARIABLE add_ln208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_1_fu_231_p2 SOURCE Arithmetic.cpp:208 VARIABLE add_ln208_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_329_p2 SOURCE Arithmetic.cpp:210 VARIABLE add_ln210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 18 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_411_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_217_p2 SOURCE Crypto1.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_411_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_421_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_380_p2 SOURCE Crypto1.cpp:421 VARIABLE add_ln421 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_445_p2 SOURCE Crypto1.cpp:426 VARIABLE add_ln426 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_INTT_COL_LOOP19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_410_p2 SOURCE Crypto1.cpp:369 VARIABLE add_ln369 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln374_fu_420_p2 SOURCE Crypto1.cpp:374 VARIABLE sub_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_426_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_2_fu_442_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374_2 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_485_p2 SOURCE Crypto1.cpp:375 VARIABLE add_ln375_1 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_386_720 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_195_p2 SOURCE Crypto1.cpp:386 VARIABLE add_ln386 LOOP VITIS_LOOP_386_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_411_1121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_217_p2 SOURCE Crypto1.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_411_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_421_1222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_376_p2 SOURCE Crypto1.cpp:421 VARIABLE add_ln421 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_444_p2 SOURCE Crypto1.cpp:426 VARIABLE add_ln426 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_INTT_COL_LOOP23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_410_p2 SOURCE Crypto1.cpp:369 VARIABLE add_ln369 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln374_fu_420_p2 SOURCE Crypto1.cpp:374 VARIABLE sub_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_426_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_1_fu_442_p2 SOURCE Crypto1.cpp:374 VARIABLE add_ln374_1 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_485_p2 SOURCE Crypto1.cpp:375 VARIABLE add_ln375 LOOP INTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_386_724 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_195_p2 SOURCE Crypto1.cpp:386 VARIABLE add_ln386 LOOP VITIS_LOOP_386_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_411_1125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_217_p2 SOURCE Crypto1.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_411_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_421_1226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_376_p2 SOURCE Crypto1.cpp:421 VARIABLE add_ln421 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_444_p2 SOURCE Crypto1.cpp:426 VARIABLE add_ln426 LOOP VITIS_LOOP_421_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_NTT_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_414_p2 SOURCE Crypto1.cpp:296 VARIABLE add_ln296 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_424_p2 SOURCE Crypto1.cpp:299 VARIABLE sub_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_430_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_1_fu_446_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299_1 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_486_p2 SOURCE Crypto1.cpp:300 VARIABLE add_ln300 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_311_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_195_p2 SOURCE Crypto1.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_333_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_217_p2 SOURCE Crypto1.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_333_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_342_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_380_p2 SOURCE Crypto1.cpp:342 VARIABLE add_ln342 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_445_p2 SOURCE Crypto1.cpp:345 VARIABLE add_ln345 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_NTT_COL_LOOP11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_410_p2 SOURCE Crypto1.cpp:296 VARIABLE add_ln296 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_420_p2 SOURCE Crypto1.cpp:299 VARIABLE sub_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_426_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_2_fu_442_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299_2 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_485_p2 SOURCE Crypto1.cpp:300 VARIABLE add_ln300 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_311_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_195_p2 SOURCE Crypto1.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_333_513 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_217_p2 SOURCE Crypto1.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_333_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_342_614 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_376_p2 SOURCE Crypto1.cpp:342 VARIABLE add_ln342 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_444_p2 SOURCE Crypto1.cpp:345 VARIABLE add_ln345 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_NTT_COL_LOOP15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_410_p2 SOURCE Crypto1.cpp:296 VARIABLE add_ln296 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_420_p2 SOURCE Crypto1.cpp:299 VARIABLE sub_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_426_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_1_fu_442_p2 SOURCE Crypto1.cpp:299 VARIABLE add_ln299_1 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_485_p2 SOURCE Crypto1.cpp:300 VARIABLE add_ln300 LOOP NTT_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_311_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_195_p2 SOURCE Crypto1.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_333_517 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_217_p2 SOURCE Crypto1.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_333_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_VITIS_LOOP_342_618 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_376_p2 SOURCE Crypto1.cpp:342 VARIABLE add_ln342 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_444_p2 SOURCE Crypto1.cpp:345 VARIABLE add_ln345 LOOP VITIS_LOOP_342_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_plus_b_fu_146_p2 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U377 SOURCE Arithmetic.cpp:54 VARIABLE ac LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U378 SOURCE Arithmetic.cpp:55 VARIABLE bd LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_186_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_213_p2 SOURCE Arithmetic.cpp:65 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_plus_d_1_fu_282_p2 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U380 SOURCE Arithmetic.cpp:54 VARIABLE ac_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U381 SOURCE Arithmetic.cpp:55 VARIABLE bd_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_326_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_386_p2 SOURCE Arithmetic.cpp:65 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_353_p2 SOURCE Arithmetic.cpp:131 VARIABLE add_ln131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 SOURCE Arithmetic.cpp:50 VARIABLE a_plus_b_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_plus_d_2_fu_441_p2 SOURCE Arithmetic.cpp:51 VARIABLE c_plus_d_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_0_U383 SOURCE Arithmetic.cpp:54 VARIABLE ac_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U384 SOURCE Arithmetic.cpp:55 VARIABLE bd_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 SOURCE Arithmetic.cpp:63 VARIABLE mul_ln63_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_481_p2 SOURCE Arithmetic.cpp:63 VARIABLE add_ln63_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 SOURCE Arithmetic.cpp:63 VARIABLE sub_ln63_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln146_fu_526_p2 SOURCE Arithmetic.cpp:146 VARIABLE sub_ln146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln147_fu_542_p2 SOURCE Arithmetic.cpp:147 VARIABLE sub_ln147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 0 URAM 0}} Configurable_PE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res1_temp_6_fu_77_p2 SOURCE Arithmetic.cpp:86 VARIABLE res1_temp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res1_temp_7_fu_143_p2 SOURCE Arithmetic.cpp:89 VARIABLE res1_temp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res1_temp_fu_89_p2 SOURCE Arithmetic.cpp:73 VARIABLE res1_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res1_temp_3_fu_114_p2 SOURCE Arithmetic.cpp:77 VARIABLE res1_temp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_3_fu_352_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257_3 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_364_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_396_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_4_fu_408_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268_4 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_510_p2 SOURCE Crypto1.cpp:263 VARIABLE add_ln263 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_352_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_1_fu_364_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257_1 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_396_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268_1 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_2_fu_408_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268_2 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_510_p2 SOURCE Crypto1.cpp:263 VARIABLE add_ln263 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_350_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_2_fu_362_p2 SOURCE Crypto1.cpp:257 VARIABLE add_ln257_2 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_394_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_3_fu_406_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268_3 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_508_p2 SOURCE Crypto1.cpp:263 VARIABLE add_ln263 LOOP POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_2_fu_352_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220_2 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_364_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_396_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_5_fu_408_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231_5 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_510_p2 SOURCE Crypto1.cpp:226 VARIABLE add_ln226 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_350_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_362_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220_1 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_3_fu_394_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231_3 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_4_fu_406_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231_4 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_508_p2 SOURCE Crypto1.cpp:226 VARIABLE add_ln226 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_352_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_364_p2 SOURCE Crypto1.cpp:220 VARIABLE add_ln220_1 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_396_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_408_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231_2 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_510_p2 SOURCE Crypto1.cpp:226 VARIABLE add_ln226 LOOP POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_350_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172_2 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_362_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_394_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_5_fu_406_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189_5 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_508_p2 SOURCE Crypto1.cpp:181 VARIABLE add_ln181 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_352_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_364_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172_1 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_3_fu_396_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189_3 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_4_fu_408_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189_4 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_510_p2 SOURCE Crypto1.cpp:181 VARIABLE add_ln181 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_352_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_364_p2 SOURCE Crypto1.cpp:172 VARIABLE add_ln172_1 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_396_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_2_fu_408_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189_2 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_510_p2 SOURCE Crypto1.cpp:181 VARIABLE add_ln181 LOOP POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_250_p2 SOURCE Crypto1.cpp:115 VARIABLE add_ln115_1 LOOP WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_262_p2 SOURCE Crypto1.cpp:115 VARIABLE add_ln115 LOOP WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_308_p2 SOURCE Crypto1.cpp:119 VARIABLE add_ln119 LOOP WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_261_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96_2 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_273_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_2_fu_334_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln99_2 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_315_p2 SOURCE Crypto1.cpp:98 VARIABLE add_ln98 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_257_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_269_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96_1 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_333_p2 SOURCE Crypto1.cpp:99 VARIABLE add_ln99_1 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_311_p2 SOURCE Crypto1.cpp:98 VARIABLE add_ln98 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_256_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_268_p2 SOURCE Crypto1.cpp:96 VARIABLE add_ln96_1 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_338_p2 SOURCE Crypto1.cpp:99 VARIABLE add_ln99 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_316_p2 SOURCE Crypto1.cpp:98 VARIABLE add_ln98 LOOP READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_262_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76_2 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_274_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_2_fu_339_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln80_2 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_320_p2 SOURCE Crypto1.cpp:78 VARIABLE add_ln78 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_258_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_270_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76_1 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_339_p2 SOURCE Crypto1.cpp:80 VARIABLE add_ln80_1 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_320_p2 SOURCE Crypto1.cpp:78 VARIABLE add_ln78 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_258_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_270_p2 SOURCE Crypto1.cpp:76 VARIABLE add_ln76_1 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_339_p2 SOURCE Crypto1.cpp:80 VARIABLE add_ln80 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_320_p2 SOURCE Crypto1.cpp:78 VARIABLE add_ln78 LOOP WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_1_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_2_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_3_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_4_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME grp_Configurable_PE_2_fu_4751 SOURCE Crypto1.cpp:28 VARIABLE DataRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_6_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME DataRAM_7_U SOURCE Crypto1.cpp:28 VARIABLE DataRAM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_0_U SOURCE Crypto1.cpp:29 VARIABLE NTTTWiddleRAM_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_0_1_U SOURCE Crypto1.cpp:29 VARIABLE NTTTWiddleRAM_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_0_2_U SOURCE Crypto1.cpp:29 VARIABLE NTTTWiddleRAM_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_0_3_U SOURCE Crypto1.cpp:29 VARIABLE NTTTWiddleRAM_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_0_U SOURCE Crypto1.cpp:30 VARIABLE INTTTWiddleRAM_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_0_1_U SOURCE Crypto1.cpp:30 VARIABLE INTTTWiddleRAM_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_0_2_U SOURCE Crypto1.cpp:30 VARIABLE INTTTWiddleRAM_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_0_3_U SOURCE Crypto1.cpp:30 VARIABLE INTTTWiddleRAM_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ReadAddr_U SOURCE Crypto1.cpp:48 VARIABLE ReadAddr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ReadData_U SOURCE Crypto1.cpp:49 VARIABLE ReadData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ReadData_1_U SOURCE Crypto1.cpp:49 VARIABLE ReadData_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ReadData_2_U SOURCE Crypto1.cpp:49 VARIABLE ReadData_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ReadData_3_U SOURCE Crypto1.cpp:49 VARIABLE ReadData_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME InputIndex_U SOURCE Crypto1.cpp:50 VARIABLE InputIndex LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OutputIndex_U SOURCE Crypto1.cpp:50 VARIABLE OutputIndex LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PermuteData_U SOURCE Crypto1.cpp:51 VARIABLE PermuteData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PermuteData_1_U SOURCE Crypto1.cpp:51 VARIABLE PermuteData_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PermuteData_2_U SOURCE Crypto1.cpp:51 VARIABLE PermuteData_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PermuteData_3_U SOURCE Crypto1.cpp:51 VARIABLE PermuteData_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTData_U SOURCE Crypto1.cpp:52 VARIABLE NTTData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTData_1_U SOURCE Crypto1.cpp:52 VARIABLE NTTData_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTData_2_U SOURCE Crypto1.cpp:52 VARIABLE NTTData_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTData_3_U SOURCE Crypto1.cpp:52 VARIABLE NTTData_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln372_fu_1702_p2 SOURCE Crypto1.cpp:372 VARIABLE sub_ln372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_1712_p2 SOURCE Crypto1.cpp:375 VARIABLE add_ln375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_1718_p2 SOURCE Crypto1.cpp:375 VARIABLE add_ln375_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_1_fu_1807_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_1 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_1819_p2 SOURCE Crypto1.cpp:363 VARIABLE j_7 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_3_fu_1839_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363_3 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_5_fu_1904_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_5 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_fu_1909_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_fu_1948_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_2063_p2 SOURCE Crypto1.cpp:366 VARIABLE add_ln366 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U596 SOURCE Crypto1.cpp:369 VARIABLE mul_ln369 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_1989_p2 SOURCE Crypto1.cpp:366 VARIABLE k_4 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_6_fu_2100_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_6 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_13_fu_2112_p2 SOURCE Crypto1.cpp:363 VARIABLE j_13 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_4_fu_2132_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363_4 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_9_fu_2197_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_9 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_1_fu_2202_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363_1 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_2_fu_2241_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_2 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_2_fu_2356_p2 SOURCE Crypto1.cpp:366 VARIABLE add_ln366_2 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U598 SOURCE Crypto1.cpp:369 VARIABLE mul_ln369_1 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_3_fu_2363_p2 SOURCE Crypto1.cpp:404 VARIABLE add_ln404_3 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_2282_p2 SOURCE Crypto1.cpp:366 VARIABLE k_7 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_7_fu_2399_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_7 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_17_fu_2411_p2 SOURCE Crypto1.cpp:363 VARIABLE j_17 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_5_fu_2431_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363_5 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_11_fu_2481_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_11 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_2_fu_2486_p2 SOURCE Crypto1.cpp:363 VARIABLE sub_ln363_2 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_4_fu_2525_p2 SOURCE Crypto1.cpp:363 VARIABLE add_ln363_4 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_4_fu_2640_p2 SOURCE Crypto1.cpp:366 VARIABLE add_ln366_4 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U600 SOURCE Crypto1.cpp:369 VARIABLE mul_ln369_2 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_2566_p2 SOURCE Crypto1.cpp:366 VARIABLE k_8 LOOP INTT_STAGE_LOOP_INTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln300_fu_1761_p2 SOURCE Crypto1.cpp:300 VARIABLE sub_ln300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_1771_p2 SOURCE Crypto1.cpp:302 VARIABLE add_ln302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_1_fu_1777_p2 SOURCE Crypto1.cpp:302 VARIABLE add_ln302_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_1_fu_2683_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291_1 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_2695_p2 SOURCE Crypto1.cpp:291 VARIABLE j_5 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln291_fu_2757_p2 SOURCE Crypto1.cpp:291 VARIABLE sub_ln291 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_2788_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_3_fu_2867_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293_3 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U602 SOURCE Crypto1.cpp:296 VARIABLE mul_ln296 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_2821_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_5_fu_2967_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291_5 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_11_fu_2979_p2 SOURCE Crypto1.cpp:291 VARIABLE j_11 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln291_1_fu_3041_p2 SOURCE Crypto1.cpp:291 VARIABLE sub_ln291_1 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_2_fu_3072_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291_2 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_4_fu_3151_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293_4 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U604 SOURCE Crypto1.cpp:296 VARIABLE mul_ln296_1 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_3_fu_3221_p2 SOURCE Crypto1.cpp:327 VARIABLE add_ln327_3 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_1_fu_3105_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293_1 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_7_fu_3257_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291_7 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_16_fu_3269_p2 SOURCE Crypto1.cpp:291 VARIABLE j_16 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln291_2_fu_3316_p2 SOURCE Crypto1.cpp:291 VARIABLE sub_ln291_2 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_4_fu_3347_p2 SOURCE Crypto1.cpp:291 VARIABLE add_ln291_4 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_5_fu_3426_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293_5 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10s_10_1_1_U606 SOURCE Crypto1.cpp:296 VARIABLE mul_ln296_2 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_2_fu_3380_p2 SOURCE Crypto1.cpp:293 VARIABLE add_ln293_2 LOOP NTT_STAGE_LOOP_NTT_ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln267_fu_1456_p2 SOURCE Crypto1.cpp:267 VARIABLE sub_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_3526_p2 SOURCE Crypto1.cpp:267 VARIABLE add_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_1_fu_3583_p2 SOURCE Crypto1.cpp:267 VARIABLE add_ln267_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln268_fu_1487_p2 SOURCE Crypto1.cpp:268 VARIABLE sub_ln268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_3536_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_3589_p2 SOURCE Crypto1.cpp:268 VARIABLE add_ln268_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln230_fu_1518_p2 SOURCE Crypto1.cpp:230 VARIABLE sub_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_3546_p2 SOURCE Crypto1.cpp:230 VARIABLE add_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_3595_p2 SOURCE Crypto1.cpp:230 VARIABLE add_ln230_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln231_fu_1549_p2 SOURCE Crypto1.cpp:231 VARIABLE sub_ln231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_3556_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_3601_p2 SOURCE Crypto1.cpp:231 VARIABLE add_ln231_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln188_fu_1580_p2 SOURCE Crypto1.cpp:188 VARIABLE sub_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_3566_p2 SOURCE Crypto1.cpp:188 VARIABLE add_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_3607_p2 SOURCE Crypto1.cpp:188 VARIABLE add_ln188_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln189_fu_1611_p2 SOURCE Crypto1.cpp:189 VARIABLE sub_ln189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_3576_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_3613_p2 SOURCE Crypto1.cpp:189 VARIABLE add_ln189_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln99_fu_1642_p2 SOURCE Crypto1.cpp:99 VARIABLE sub_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_3622_p2 SOURCE Crypto1.cpp:99 VARIABLE add_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_3639_p2 SOURCE Crypto1.cpp:99 VARIABLE add_ln99_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_1673_p2 SOURCE Crypto1.cpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_3632_p2 SOURCE Crypto1.cpp:80 VARIABLE add_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_3645_p2 SOURCE Crypto1.cpp:80 VARIABLE add_ln80_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 63 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.213 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
Execute       syn_report -model Crypto1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 163.70 MHz
Command     autosyn done; 21.32 sec.
Command   csynth_design done; 55.58 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47.22 seconds. CPU system time: 4.85 seconds. Elapsed time: 55.58 seconds; current allocated memory: 779.461 MB.
Command ap_source done; 57.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Thu Apr 03 09:42:34 HKT 2025
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.97 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.04 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.1 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.78 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.82 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.73 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Thu Apr 03 09:43:09 HKT 2025
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.93 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.04 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.94 seconds. CPU system time: 0.89 seconds. Elapsed time: 8.83 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.01 sec.
Execute cleanup_all 
