C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div"   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synlog\report\div00_div_fpga_mapper.xml"  -top_level_module  topdiv00  -flow mapping  -multisrs  -oedif  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.edi"   -freq 1.000   "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synwork\div00_div_prem.srd"  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\syntmp\div00_div.plg"  -osyn  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srm"  -prjdir  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\"  -prjname  proj_1  -log  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synlog\div00_div_fpga_mapper.srr"  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div" -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synlog\report\div00_div_fpga_mapper.xml" -top_level_module topdiv00 -flow mapping -multisrs -oedif "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.edi" -freq 1.000 "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synwork\div00_div_prem.srd" -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\syntmp\div00_div.plg" -osyn "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srm" -prjdir "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\" -prjname proj_1 -log "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synlog\div00_div_fpga_mapper.srr" -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\div00_div.edi|io:o|time:1550682154|size:53516|exec:0|csum:
file:..\synwork\div00_div_prem.srd|io:i|time:1550682150|size:5969|exec:0|csum:10B6E4EBB56C6DF58A99D0E15F1A2B73
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\syntmp\div00_div.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\div00_div.srm|io:o|time:1550682153|size:4245|exec:0|csum:
file:..\synlog\div00_div_fpga_mapper.srr|io:o|time:1550682155|size:20571|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
