$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Sat May 13 13:19:30 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % res $end
$var wire 1 & s [1] $end
$var wire 1 ' s [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_cin $end
$var wire 1 2 ww_a $end
$var wire 1 3 ww_b $end
$var wire 1 4 ww_s [1] $end
$var wire 1 5 ww_s [0] $end
$var wire 1 6 ww_cout $end
$var wire 1 7 ww_res $end
$var wire 1 8 \cin~combout\ $end
$var wire 1 9 \b~combout\ $end
$var wire 1 : \a~combout\ $end
$var wire 1 ; \s3|cout~0_combout\ $end
$var wire 1 < \s4|Mux0~0_combout\ $end
$var wire 1 = \s4|Mux0~1_combout\ $end
$var wire 1 > \s~combout\ [1] $end
$var wire 1 ? \s~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0(
1)
x*
1+
1,
1-
1.
1/
10
11
02
03
06
07
18
09
0:
0;
0<
0=
0&
0'
04
05
0>
0?
$end
#40000
1"
1'
13
15
1?
19
1;
1=
17
16
1%
1$
#80000
0"
0'
1!
1&
03
05
14
12
1:
1>
0?
09
0=
07
0%
#120000
1"
1'
13
15
1?
19
1=
17
1%
#160000
