*******************************************************************

  Operator    [gopIOGDDRDEL]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOGDDRDEL
{
    parameter
    (
        string MIPI_MODE        = "FALSE",
        string DOMODE           = "DD",
        string IDDR_MODE        = "DISABLE",
        string ODDR_MODE        = "DISABLE",
        string DELAY_MODE       = "NODELAY",   //"NODELAY", "INDELAY", "OUTDELAY",
        string DELAY_SEL        = "DEFAULT",
        bit    IODLY_CTRL_EN    = 1'b0,
        bit    IODLY_STEP[3:0]  = 4'b0000,
        bit    GRS_EN           = 1'b0,
        bit    IDDR_LRS_EN      = 1'b0,
        bit    ODDR_LRS_EN      = 1'b0,
        bit    CP_TSDDR_SR      = 1'b0,
        bit    WL_EXTEND        = 1'b0,
        bit    CLK_I_INV        = 1'b0,
        bit    CLK_O_INV        = 1'b0,
        bit    LRS_INV          = 1'b0
    );
    port
    (
        input   D[7:0],
        input   T[3:0],

        output  Q[7:0],
        output  OUT,

        input   IODLY_CTRL[2:0],
        output  IODLY_OV,
        
        input   SERCLK /*pragma PAP_ARC_GOP_CTRL_PIN="IOCLK"*/,
        input   SYSCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input   RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,

        input   PADI,
        output  PADO,
        output  PADT,
        output  INCK,
        output  DO_OUT,
        output  TO_OUT,
        
        input  MI,
        output MO
    );
};

implementation impl of gopIOGDDRDEL
{
    bit    ICLK_SEL[1:0] = 2'b00;
    bit    OCLK_SEL[1:0] = 2'b00;
    bit    SERCLK_SEL    = 1'b0;
    string TOMODE = "DDR";
    
    if (IDDR_MODE == "IGDDR" || ODDR_MODE == "OGDDR")
    {
        ICLK_SEL = 2'b10;
        SERCLK_SEL = 1'b0;
        OCLK_SEL   = 2'b00;
    }
    else if (IDDR_MODE == "IGDES4" || ODDR_MODE == "OGSER4")
    {
        ICLK_SEL = 2'b10;
        SERCLK_SEL = 1'b0;
        OCLK_SEL   = 2'b11;
    }
    else if (IDDR_MODE == "IGDES7" || ODDR_MODE == "OGSER7")
    {
        ICLK_SEL = 2'b10;
        SERCLK_SEL = 1'b0;
        OCLK_SEL   = 2'b11;
        TOMODE = "DD";
    }
    else if (IDDR_MODE == "IGDES8" || ODDR_MODE == "OGSER8")
    {
        ICLK_SEL = 2'b10;
        SERCLK_SEL = 1'b0;
        OCLK_SEL   = 2'b11;
    }
    
    if (IDDR_MODE == "DISABLE")
    {
        ICLK_SEL = 2'b00;
        //OCLK_SEL = 2'b11;
    }
    
    if (ODDR_MODE == "DISABLE")
    {
        ICLK_SEL = 2'b00;
        OCLK_SEL = 2'b00;
        TOMODE = "DD";
    }
        
    device devIOGSD8IOLADEL gate_iogddrioldel
        parameter map
        (
            CP_IDDR_MODE  =>   IDDR_MODE,
            CP_DOMODE     =>   MIPI_MODE == "FALSE" ? DOMODE : "DD",
            CP_TOMODE     =>   TOMODE,
            CP_ICLK_SEL   =>   ICLK_SEL,
            CP_OCLK_SEL   =>   OCLK_SEL,
            CP_ODDR_MODE  =>   ODDR_MODE,
            CP_SERCLK_SEL =>   SERCLK_SEL,
            CP_OUTCLK_EN  =>   ODDR_MODE == "DISABLE" ? "DISABLE" : "ENABLE",
            CP_INCLK_EN   =>   IDDR_MODE == "DISABLE" ? "DISABLE" : "ENABLE",
            
            CP_DELAY_SETTING =>   {DELAY_MODE == "INDELAY" ? 1'b1 : 1'b0, DELAY_MODE == "OUTDELAY" ? 1'b1 : 1'b0},
            CP_IODLY_STEP    =>   IODLY_STEP,
            CP_GRS_DIS       =>   GRS_EN == 1'b0 ? "FALSE" : "TRUE",
            CP_INLRS_EN      =>   IDDR_LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_OUTLRS_EN     =>   ODDR_LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_TSDDR_SR      =>   CP_TSDDR_SR == 1'b0 ? "RESET" : "SET",
            CP_INCLK_POL     =>   CLK_I_INV == 1'b0 ? "FALSE" : "TRUE", 
            CP_OUTCLK_POL    =>   CLK_O_INV == 1'b0 ? "FALSE" : "TRUE", 
            CP_LRS_POL       =>   LRS_INV   == 1'b0 ? "FALSE" : "TRUE",
            CP_WL_EXT        =>   WL_EXTEND   == 1'b0 ? "FALSE" : "TRUE",
            CP_MIPI_EN       =>   MIPI_MODE == "FALSE" ? "DISABLE" : "ENABLE"
        )
        
        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>   OUT,
        
            TX_DATA      =>   D,
            TS_CTRL      =>   T,
        
            IODLY_CTRL   =>   IODLY_CTRL,
            IODLY_OV     =>   IODLY_OV,
        
            CLK_IO       =>   SERCLK,
            CLK_SYS      =>   SYSCLK,
            LRS          =>   RESET,
            
            DI           =>   PADI,
            DO           =>   PADO, 
            TO           =>   PADT,
            INCK         =>   INCK,
        
            DO_OUT       =>   DO_OUT,
            TO_OUT       =>   TO_OUT,
           
            MIPI_SW_DYN_O =>  MO,
            MIPI_SW_DYN_I =>  MI
        );   
};

