{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655247919485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655247919486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 20:05:19 2022 " "Processing started: Tue Jun 14 20:05:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655247919486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247919486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRO -c CRONOMETRO " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRO -c CRONOMETRO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247919486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655247920024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655247920025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRONOMETRO-Behavioral " "Found design unit 1: CRONOMETRO-Behavioral" {  } { { "CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CRONOMETRO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934171 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRONOMETRO " "Found entity 1: CRONOMETRO" {  } { { "CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_CRONOMETRO-Behavioral " "Found design unit 1: TB_CRONOMETRO-Behavioral" {  } { { "TB_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TB_CRONOMETRO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934173 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_CRONOMETRO " "Found entity 1: TB_CRONOMETRO" {  } { { "TB_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TB_CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_intel.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_intel.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "PLL_INTEL.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/PLL_INTEL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_CRONOMETRO-Behavioral " "Found design unit 1: TOP_CRONOMETRO-Behavioral" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_CRONOMETRO " "Found entity 1: TOP_CRONOMETRO" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETE_SEGMENTOS-Behavioral " "Found design unit 1: SETE_SEGMENTOS-Behavioral" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934180 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETE_SEGMENTOS " "Found entity 1: SETE_SEGMENTOS" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-Behavioral " "Found design unit 1: CONTADOR-Behavioral" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934182 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_CRONOMETRO " "Elaborating entity \"TOP_CRONOMETRO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655247934238 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_1 TOP_CRONOMETRO.vhd(15) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(15): used implicit default value for signal \"o_SEG_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655247934239 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_2 TOP_CRONOMETRO.vhd(16) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(16): used implicit default value for signal \"o_SEG_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655247934240 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_3 TOP_CRONOMETRO.vhd(17) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(17): used implicit default value for signal \"o_SEG_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655247934240 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_4 TOP_CRONOMETRO.vhd(18) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(18): used implicit default value for signal \"o_SEG_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655247934240 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_5 TOP_CRONOMETRO.vhd(19) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(19): used implicit default value for signal \"o_SEG_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655247934240 "|TOP_CRONOMETRO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRONOMETRO CRONOMETRO:U01 " "Elaborating entity \"CRONOMETRO\" for hierarchy \"CRONOMETRO:U01\"" {  } { { "TOP_CRONOMETRO.vhd" "U01" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_INTEL PLL_INTEL:U02 " "Elaborating entity \"PLL_INTEL\" for hierarchy \"PLL_INTEL:U02\"" {  } { { "TOP_CRONOMETRO.vhd" "U02" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_INTEL:U02\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_INTEL:U02\|altpll:altpll_component\"" {  } { { "PLL_INTEL.v" "altpll_component" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_INTEL:U02\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_INTEL:U02\|altpll:altpll_component\"" {  } { { "PLL_INTEL.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_INTEL:U02\|altpll:altpll_component " "Instantiated megafunction \"PLL_INTEL:U02\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_INTEL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_INTEL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655247934313 ""}  } { { "PLL_INTEL.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655247934313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_intel_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_intel_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL_altpll " "Found entity 1: PLL_INTEL_altpll" {  } { { "db/pll_intel_altpll.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/db/pll_intel_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655247934385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_INTEL_altpll PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated " "Elaborating entity \"PLL_INTEL_altpll\" for hierarchy \"PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR CONTADOR:U03 " "Elaborating entity \"CONTADOR\" for hierarchy \"CONTADOR:U03\"" {  } { { "TOP_CRONOMETRO.vhd" "U03" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETE_SEGMENTOS SETE_SEGMENTOS:U04 " "Elaborating entity \"SETE_SEGMENTOS\" for hierarchy \"SETE_SEGMENTOS:U04\"" {  } { { "TOP_CRONOMETRO.vhd" "U04" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247934403 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ON SETE_SEGMENTOS.vhd(20) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(20): used explicit default value for signal \"w_ON\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655247934404 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_OFF SETE_SEGMENTOS.vhd(21) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(21): used explicit default value for signal \"w_OFF\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655247934404 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_NUMERO SETE_SEGMENTOS.vhd(31) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(31): signal \"i_NUMERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655247934404 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DISPLAY SETE_SEGMENTOS.vhd(25) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(25): inferring latch(es) for signal or variable \"o_DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655247934404 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[0\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[0\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[1\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[1\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[2\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[2\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[3\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[3\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[4\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[4\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[5\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[5\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[6\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[6\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247934405 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|TOP_CRONOMETRO\|CRONOMETRO:U01\|w_STATE " "State machine \"\|TOP_CRONOMETRO\|CRONOMETRO:U01\|w_STATE\" will be implemented as a safe state machine." {  } { { "CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CRONOMETRO.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1655247934741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[0\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935026 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[1\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935026 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[2\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935026 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[3\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935026 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[4\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935027 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[5\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935027 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[6\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655247935027 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655247935027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[0\] GND " "Pin \"o_SEG_1\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[1\] GND " "Pin \"o_SEG_1\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[2\] GND " "Pin \"o_SEG_1\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[3\] GND " "Pin \"o_SEG_1\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[4\] GND " "Pin \"o_SEG_1\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[5\] GND " "Pin \"o_SEG_1\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[6\] GND " "Pin \"o_SEG_1\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[0\] GND " "Pin \"o_SEG_2\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[1\] GND " "Pin \"o_SEG_2\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[2\] GND " "Pin \"o_SEG_2\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[3\] GND " "Pin \"o_SEG_2\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[4\] GND " "Pin \"o_SEG_2\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[5\] GND " "Pin \"o_SEG_2\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[6\] GND " "Pin \"o_SEG_2\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[0\] GND " "Pin \"o_SEG_3\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[1\] GND " "Pin \"o_SEG_3\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[2\] GND " "Pin \"o_SEG_3\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[3\] GND " "Pin \"o_SEG_3\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[4\] GND " "Pin \"o_SEG_3\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[5\] GND " "Pin \"o_SEG_3\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[6\] GND " "Pin \"o_SEG_3\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[0\] GND " "Pin \"o_SEG_4\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[1\] GND " "Pin \"o_SEG_4\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[2\] GND " "Pin \"o_SEG_4\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[3\] GND " "Pin \"o_SEG_4\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[4\] GND " "Pin \"o_SEG_4\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[5\] GND " "Pin \"o_SEG_4\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[6\] GND " "Pin \"o_SEG_4\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[0\] GND " "Pin \"o_SEG_5\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[1\] GND " "Pin \"o_SEG_5\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[2\] GND " "Pin \"o_SEG_5\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[3\] GND " "Pin \"o_SEG_5\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[4\] GND " "Pin \"o_SEG_5\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[5\] GND " "Pin \"o_SEG_5\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[6\] GND " "Pin \"o_SEG_5\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655247935071 "|TOP_CRONOMETRO|o_SEG_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655247935071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655247935168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655247935770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655247935770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655247935830 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655247935830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655247935830 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1655247935830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655247935830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655247935855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 20:05:35 2022 " "Processing ended: Tue Jun 14 20:05:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655247935855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655247935855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655247935855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655247935855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655247937386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655247937386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 20:05:36 2022 " "Processing started: Tue Jun 14 20:05:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655247937386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655247937386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRONOMETRO -c CRONOMETRO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRONOMETRO -c CRONOMETRO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655247937387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655247937533 ""}
{ "Info" "0" "" "Project  = CRONOMETRO" {  } {  } 0 0 "Project  = CRONOMETRO" 0 0 "Fitter" 0 0 1655247937534 ""}
{ "Info" "0" "" "Revision = CRONOMETRO" {  } {  } 0 0 "Revision = CRONOMETRO" 0 0 "Fitter" 0 0 1655247937534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655247937669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655247937670 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRONOMETRO 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CRONOMETRO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655247937684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655247937757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655247937757 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_intel_altpll.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/db/pll_intel_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1655247937845 ""}  } { { "db/pll_intel_altpll.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/db/pll_intel_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1655247937845 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655247938099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655247938112 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655247938319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655247938319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655247938323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655247938323 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655247938324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655247938324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655247938324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655247938324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655247938325 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655247939571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRONOMETRO.sdc " "Synopsys Design Constraints File file not found: 'CRONOMETRO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655247939572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655247939573 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655247939574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655247939577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655247939577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655247939578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655247939596 ""}  } { { "db/pll_intel_altpll.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/db/pll_intel_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655247939596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SETE_SEGMENTOS:U04\|Mux7~0  " "Automatically promoted node SETE_SEGMENTOS:U04\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655247939596 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655247939596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|locked  " "Automatically promoted node PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR:U03\|o_NUMERO\[0\] " "Destination node CONTADOR:U03\|o_NUMERO\[0\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR:U03\|o_NUMERO\[1\] " "Destination node CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR:U03\|o_NUMERO\[2\] " "Destination node CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR:U03\|o_NUMERO\[3\] " "Destination node CONTADOR:U03\|o_NUMERO\[3\]" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/CONTADOR.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[0\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[0\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[1\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[1\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[2\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[2\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[3\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[3\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[4\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[4\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETE_SEGMENTOS:U04\|o_DISPLAY\[5\] " "Destination node SETE_SEGMENTOS:U04\|o_DISPLAY\[5\]" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655247939596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1655247939596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655247939596 ""}  } { { "db/pll_intel_altpll.v" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/db/pll_intel_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655247939596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655247940162 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655247940162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655247940162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655247940163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655247940165 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655247940165 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655247940166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655247940166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655247940167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655247940167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655247940167 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_TESTE\[0\] " "Node \"o_TESTE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_TESTE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1655247940390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_TESTE\[1\] " "Node \"o_TESTE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_TESTE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1655247940390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_TESTE\[2\] " "Node \"o_TESTE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_TESTE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1655247940390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_TESTE\[3\] " "Node \"o_TESTE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_TESTE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1655247940390 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1655247940390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655247940390 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655247940396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655247943133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655247943259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655247943311 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655247943928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655247943928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655247944716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655247946814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655247946814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655247947348 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1655247947348 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655247947348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655247947353 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655247947623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655247947637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655247948134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655247948135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655247948906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655247949906 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1655247950419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/output_files/CRONOMETRO.fit.smsg " "Generated suppressed messages file C:/Users/64017451934/Documents/DEC7555/2022B/CRONOMETRO/output_files/CRONOMETRO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655247950518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5637 " "Peak virtual memory: 5637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655247951167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 20:05:51 2022 " "Processing ended: Tue Jun 14 20:05:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655247951167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655247951167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655247951167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655247951167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655247952506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655247952507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 20:05:52 2022 " "Processing started: Tue Jun 14 20:05:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655247952507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655247952507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRONOMETRO -c CRONOMETRO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRONOMETRO -c CRONOMETRO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655247952507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655247952893 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655247955062 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655247955243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655247956516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 20:05:56 2022 " "Processing ended: Tue Jun 14 20:05:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655247956516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655247956516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655247956516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655247956516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655247957249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655247958107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655247958108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 20:05:57 2022 " "Processing started: Tue Jun 14 20:05:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655247958108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRONOMETRO -c CRONOMETRO " "Command: quartus_sta CRONOMETRO -c CRONOMETRO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958108 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655247958259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655247958507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655247958507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958562 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655247958902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRONOMETRO.sdc " "Synopsys Design Constraints File file not found: 'CRONOMETRO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655247958929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958929 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655247958930 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U02\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U02\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655247958930 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958930 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTADOR:U03\|o_NUMERO\[1\] CONTADOR:U03\|o_NUMERO\[1\] " "create_clock -period 1.000 -name CONTADOR:U03\|o_NUMERO\[1\] CONTADOR:U03\|o_NUMERO\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655247958931 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655247958933 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655247958934 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655247958949 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1655247958958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655247958960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.730 " "Worst-case setup slack is -5.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.730             -34.379 CONTADOR:U03\|o_NUMERO\[1\]  " "   -5.730             -34.379 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.601               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.601               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 CONTADOR:U03\|o_NUMERO\[1\]  " "    0.239               0.000 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247958986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247958993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.433 " "Worst-case minimum pulse width slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CONTADOR:U03\|o_NUMERO\[1\]  " "    0.433               0.000 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.414               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.414               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.895               0.000 i_CLK  " "    9.895               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247958998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247958998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655247959014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655247959048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655247959801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655247959921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655247959931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.567 " "Worst-case setup slack is -5.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.567             -33.740 CONTADOR:U03\|o_NUMERO\[1\]  " "   -5.567             -33.740 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.071               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.071               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247959937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CONTADOR:U03\|o_NUMERO\[1\]  " "    0.360               0.000 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247959946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247959955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247959960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.425 " "Worst-case minimum pulse width slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 CONTADOR:U03\|o_NUMERO\[1\]  " "    0.425               0.000 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.384               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.384               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.920               0.000 i_CLK  " "    9.920               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247959976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247959976 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655247960001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655247960268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655247960270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.831 " "Worst-case setup slack is -2.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831             -17.333 CONTADOR:U03\|o_NUMERO\[1\]  " "   -2.831             -17.333 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.431               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.431               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247960274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.071 " "Worst-case hold slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.122 CONTADOR:U03\|o_NUMERO\[1\]  " "   -0.071              -0.122 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.218               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247960283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247960289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655247960301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CONTADOR:U03\|o_NUMERO\[1\]  " "    0.384               0.000 CONTADOR:U03\|o_NUMERO\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.475               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.475               0.000 U02\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 i_CLK  " "    9.668               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655247960312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655247960312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655247961605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655247961605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655247961682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 20:06:01 2022 " "Processing ended: Tue Jun 14 20:06:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655247961682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655247961682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655247961682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655247961682 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655247962428 ""}
