// Seed: 207709513
`timescale 1ps / 1ps
module module_0;
  reg id_1;
  initial begin
    id_1 <= id_1;
    begin
      id_1 = 1;
    end
    id_1 <= id_1;
  end
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd72
) ();
  always #((1 - id_1)) id_1 = 1;
  logic id_3;
  logic _id_4;
  if (1) assign id_2 = 1'd0;
  else always if (id_1) id_1[id_2 : id_4] = 1 & 1'b0;
  logic id_5;
endmodule
`define pp_1 0
