ble_pack greeter.M_count_q[0]_LC_0 {greeter.M_count_q[0], greeter.un1_M_count_q_1_cry_0_c, greeter.M_count_q_RNO[0]}
ble_pack greeter.M_count_q[1]_LC_1 {greeter.M_count_q[1], greeter.un1_M_count_q_1_cry_1_c, greeter.M_count_q_RNO[1]}
ble_pack greeter.M_count_q[2]_LC_2 {greeter.M_count_q[2], greeter.un1_M_count_q_1_cry_2_c, greeter.M_count_q_RNO[2]}
ble_pack greeter.M_count_q[3]_LC_3 {greeter.M_count_q[3], greeter.M_count_q_RNO[3]}
clb_pack PLB_0 {greeter.M_count_q[0]_LC_0, greeter.M_count_q[1]_LC_1, greeter.M_count_q[2]_LC_2, greeter.M_count_q[3]_LC_3}
ble_pack uart_tx.M_ctr_q[0]_LC_54 {uart_tx.M_ctr_q[0], uart_tx.un1_M_ctr_q_3_cry_0_c, uart_tx.M_ctr_q_RNO[0]}
ble_pack uart_tx.M_ctr_q[1]_LC_58 {uart_tx.M_ctr_q[1], uart_tx.un1_M_ctr_q_3_cry_1_c, uart_tx.M_ctr_q_RNO[1]}
ble_pack uart_tx.M_ctr_q_RNO_0[2]_LC_55 {uart_tx.un1_M_ctr_q_3_cry_2_c, uart_tx.M_ctr_q_RNO_0[2]}
ble_pack uart_tx.M_ctr_q[3]_LC_60 {uart_tx.M_ctr_q[3], uart_tx.un1_M_ctr_q_3_cry_3_c, uart_tx.M_ctr_q_RNO[3]}
ble_pack uart_tx.M_ctr_q[4]_LC_61 {uart_tx.M_ctr_q[4], uart_tx.un1_M_ctr_q_3_cry_4_c, uart_tx.M_ctr_q_RNO[4]}
ble_pack uart_tx.M_ctr_q_RNO_0[5]_LC_56 {uart_tx.un1_M_ctr_q_3_cry_5_c, uart_tx.M_ctr_q_RNO_0[5]}
ble_pack uart_tx.M_ctr_q_RNO_0[6]_LC_57 {uart_tx.M_ctr_q_RNO_0[6]}
clb_pack PLB_1 {uart_tx.M_ctr_q[0]_LC_54, uart_tx.M_ctr_q[1]_LC_58, uart_tx.M_ctr_q_RNO_0[2]_LC_55, uart_tx.M_ctr_q[3]_LC_60, uart_tx.M_ctr_q[4]_LC_61, uart_tx.M_ctr_q_RNO_0[5]_LC_56, uart_tx.M_ctr_q_RNO_0[6]_LC_57}
ble_pack greeter.M_state_q_LC_4 {greeter.M_state_q, greeter.M_state_q_RNO}
ble_pack greeter.M_state_q_RNO_1_LC_6 {greeter.M_state_q_RNO_1}
ble_pack greeter.M_state_q_RNO_2_LC_7 {greeter.M_state_q_RNO_2}
ble_pack greeter.M_state_q_RNO_3_LC_8 {greeter.M_state_q_RNO_3}
ble_pack greeter.M_state_q_RNO_4_LC_9 {greeter.M_state_q_RNO_4}
ble_pack uart_tx.M_state_q_RNILEFM_1[0]_LC_73 {uart_tx.M_state_q_RNILEFM_1[0]}
ble_pack uart_tx.M_state_q[1]_LC_76 {uart_tx.M_state_q[1], uart_tx.M_state_q_RNO[1]}
ble_pack uart_tx.M_state_q_RNILEFM[0]_LC_71 {uart_tx.M_state_q_RNILEFM[0]}
clb_pack PLB_2 {greeter.M_state_q_LC_4, greeter.M_state_q_RNO_1_LC_6, greeter.M_state_q_RNO_2_LC_7, greeter.M_state_q_RNO_3_LC_8, greeter.M_state_q_RNO_4_LC_9, uart_tx.M_state_q_RNILEFM_1[0]_LC_73, uart_tx.M_state_q[1]_LC_76, uart_tx.M_state_q_RNILEFM[0]_LC_71}
ble_pack greeter.M_state_q_RNO_0_LC_5 {greeter.M_state_q_RNO_0}
ble_pack uart_rx.M_savedData_q[1]_LC_86 {uart_rx.M_savedData_q[1], uart_rx.M_savedData_q_1_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[2]_LC_87 {uart_rx.M_savedData_q[2], uart_rx.M_savedData_q_2_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[6]_LC_91 {uart_rx.M_savedData_q[6], uart_rx.M_savedData_q_6_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[0]_LC_85 {uart_rx.M_savedData_q[0], uart_rx.M_savedData_q_0_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[5]_LC_90 {uart_rx.M_savedData_q[5], uart_rx.M_savedData_q_5_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[4]_LC_89 {uart_rx.M_savedData_q[4], uart_rx.M_savedData_q_4_THRU_LUT4_0}
ble_pack uart_rx.M_savedData_q[3]_LC_88 {uart_rx.M_savedData_q[3], uart_rx.M_savedData_q_3_THRU_LUT4_0}
clb_pack PLB_3 {greeter.M_state_q_RNO_0_LC_5, uart_rx.M_savedData_q[1]_LC_86, uart_rx.M_savedData_q[2]_LC_87, uart_rx.M_savedData_q[6]_LC_91, uart_rx.M_savedData_q[0]_LC_85, uart_rx.M_savedData_q[5]_LC_90, uart_rx.M_savedData_q[4]_LC_89, uart_rx.M_savedData_q[3]_LC_88}
ble_pack greeter.rom.letter_1_6_0_.m12_i_LC_10 {greeter.rom.letter_1_6_0_.m12_i}
ble_pack uart_tx.M_savedData_q[2]_LC_66 {uart_tx.M_savedData_q[2], uart_tx.M_savedData_q_RNO[2]}
ble_pack uart_tx.M_txReg_q_RNO_4_LC_82 {uart_tx.M_txReg_q_RNO_4}
ble_pack uart_tx.M_txReg_q_RNO_1_LC_79 {uart_tx.M_txReg_q_RNO_1}
ble_pack uart_tx.M_txReg_q_RNO_5_LC_83 {uart_tx.M_txReg_q_RNO_5}
ble_pack uart_tx.M_savedData_q[0]_LC_64 {uart_tx.M_savedData_q[0], uart_tx.M_savedData_q_RNO[0]}
ble_pack uart_tx.M_savedData_q[4]_LC_68 {uart_tx.M_savedData_q[4], uart_tx.M_savedData_q_RNO[4]}
ble_pack uart_tx.M_bitCtr_q[1]_LC_50 {uart_tx.M_bitCtr_q[1], uart_tx.M_bitCtr_q_RNO[1]}
clb_pack PLB_4 {greeter.rom.letter_1_6_0_.m12_i_LC_10, uart_tx.M_savedData_q[2]_LC_66, uart_tx.M_txReg_q_RNO_4_LC_82, uart_tx.M_txReg_q_RNO_1_LC_79, uart_tx.M_txReg_q_RNO_5_LC_83, uart_tx.M_savedData_q[0]_LC_64, uart_tx.M_savedData_q[4]_LC_68, uart_tx.M_bitCtr_q[1]_LC_50}
ble_pack greeter.rom.letter_1_6_0_.m14_0_LC_11 {greeter.rom.letter_1_6_0_.m14_0}
ble_pack uart_tx.M_savedData_q[3]_LC_67 {uart_tx.M_savedData_q[3], uart_tx.M_savedData_q_RNO[3]}
ble_pack uart_tx.M_txReg_q_RNO_0_LC_78 {uart_tx.M_txReg_q_RNO_0}
ble_pack uart_tx.M_txReg_q_RNO_2_LC_80 {uart_tx.M_txReg_q_RNO_2}
ble_pack uart_tx.M_bitCtr_q[0]_LC_49 {uart_tx.M_bitCtr_q[0], uart_tx.M_bitCtr_q_RNO[0]}
ble_pack uart_tx.M_bitCtr_q_RNIMHCR[0]_LC_47 {uart_tx.M_bitCtr_q_RNIMHCR[0]}
ble_pack uart_tx.M_bitCtr_q_RNIR97K3[1]_LC_48 {uart_tx.M_bitCtr_q_RNIR97K3[1]}
ble_pack uart_tx.M_bitCtr_q[2]_LC_51 {uart_tx.M_bitCtr_q[2], uart_tx.M_bitCtr_q_RNO[2]}
clb_pack PLB_5 {greeter.rom.letter_1_6_0_.m14_0_LC_11, uart_tx.M_savedData_q[3]_LC_67, uart_tx.M_txReg_q_RNO_0_LC_78, uart_tx.M_txReg_q_RNO_2_LC_80, uart_tx.M_bitCtr_q[0]_LC_49, uart_tx.M_bitCtr_q_RNIMHCR[0]_LC_47, uart_tx.M_bitCtr_q_RNIR97K3[1]_LC_48, uart_tx.M_bitCtr_q[2]_LC_51}
ble_pack greeter.rom.letter_1_6_0_.m17_0_LC_12 {greeter.rom.letter_1_6_0_.m17_0}
ble_pack greeter.rom.letter_1_6_0_.m20_i_LC_13 {greeter.rom.letter_1_6_0_.m20_i}
ble_pack uart_tx.M_savedData_q[5]_LC_69 {uart_tx.M_savedData_q[5], uart_tx.M_savedData_q_RNO[5]}
ble_pack uart_tx.M_txReg_q_RNO_3_LC_81 {uart_tx.M_txReg_q_RNO_3}
ble_pack uart_tx.M_savedData_q[1]_LC_65 {uart_tx.M_savedData_q[1], uart_tx.M_savedData_q_RNO[1]}
ble_pack greeter.rom.letter_1_6_0_.m9_0_LC_16 {greeter.rom.letter_1_6_0_.m9_0}
ble_pack greeter.rom.letter_1_6_0_.m23_i_LC_14 {greeter.rom.letter_1_6_0_.m23_i}
ble_pack uart_tx.M_savedData_q[6]_LC_70 {uart_tx.M_savedData_q[6], uart_tx.M_savedData_q_RNO[6]}
clb_pack PLB_6 {greeter.rom.letter_1_6_0_.m17_0_LC_12, greeter.rom.letter_1_6_0_.m20_i_LC_13, uart_tx.M_savedData_q[5]_LC_69, uart_tx.M_txReg_q_RNO_3_LC_81, uart_tx.M_savedData_q[1]_LC_65, greeter.rom.letter_1_6_0_.m9_0_LC_16, greeter.rom.letter_1_6_0_.m23_i_LC_14, uart_tx.M_savedData_q[6]_LC_70}
ble_pack greeter.rom.letter_1_6_0_.m5_0_LC_15 {greeter.rom.letter_1_6_0_.m5_0}
ble_pack uart_rx.M_bitCtr_q_RNI578A4[0]_LC_21 {uart_rx.M_bitCtr_q_RNI578A4[0]}
ble_pack uart_rx.M_state_q_ns_1_0_.m19_0_a2_1_LC_44 {uart_rx.M_state_q_ns_1_0_.m19_0_a2_1}
ble_pack uart_rx.M_state_q[0]_LC_41 {uart_rx.M_state_q[0], uart_rx.M_state_q_RNO[0]}
ble_pack uart_rx.M_ctr_q_RNILBSE3[6]_LC_29 {uart_rx.M_ctr_q_RNILBSE3[6]}
ble_pack uart_rx.M_ctr_q_RNIBJBV1[1]_LC_28 {uart_rx.M_ctr_q_RNIBJBV1[1]}
ble_pack uart_rx.M_state_q_ns_1_0_.m19_0_o2_LC_45 {uart_rx.M_state_q_ns_1_0_.m19_0_o2}
clb_pack PLB_7 {greeter.rom.letter_1_6_0_.m5_0_LC_15, uart_rx.M_bitCtr_q_RNI578A4[0]_LC_21, uart_rx.M_state_q_ns_1_0_.m19_0_a2_1_LC_44, uart_rx.M_state_q[0]_LC_41, uart_rx.M_ctr_q_RNILBSE3[6]_LC_29, uart_rx.M_ctr_q_RNIBJBV1[1]_LC_28, uart_rx.M_state_q_ns_1_0_.m19_0_o2_LC_45}
ble_pack uart_rx.M_state_q_RNIRDQO7[0]_LC_39 {uart_rx.M_state_q_RNIRDQO7[0]}
ble_pack uart_rx.M_ctr_q[0]_LC_30 {uart_rx.M_ctr_q[0], uart_rx.M_ctr_q_RNO[0]}
ble_pack uart_rx.M_ctr_q[1]_LC_31 {uart_rx.M_ctr_q[1], uart_rx.M_ctr_q_RNO[1]}
ble_pack uart_rx.M_ctr_q[5]_LC_35 {uart_rx.M_ctr_q[5], uart_rx.M_ctr_q_RNO[5]}
ble_pack uart_rx.M_ctr_q[6]_LC_36 {uart_rx.M_ctr_q[6], uart_rx.M_ctr_q_RNO[6]}
ble_pack uart_rx.M_ctr_q[2]_LC_32 {uart_rx.M_ctr_q[2], uart_rx.M_ctr_q_RNO[2]}
ble_pack uart_rx.M_ctr_q[3]_LC_33 {uart_rx.M_ctr_q[3], uart_rx.M_ctr_q_RNO[3]}
ble_pack uart_rx.M_ctr_q[4]_LC_34 {uart_rx.M_ctr_q[4], uart_rx.M_ctr_q_RNO[4]}
clb_pack PLB_8 {uart_rx.M_state_q_RNIRDQO7[0]_LC_39, uart_rx.M_ctr_q[0]_LC_30, uart_rx.M_ctr_q[1]_LC_31, uart_rx.M_ctr_q[5]_LC_35, uart_rx.M_ctr_q[6]_LC_36, uart_rx.M_ctr_q[2]_LC_32, uart_rx.M_ctr_q[3]_LC_33, uart_rx.M_ctr_q[4]_LC_34}
ble_pack uart_rx.M_state_q_RNIRDQO7_0[0]_LC_40 {uart_rx.M_state_q_RNIRDQO7_0[0]}
ble_pack uart_rx.M_state_q[1]_LC_42 {uart_rx.M_state_q[1], uart_rx.M_state_q_RNO[1]}
ble_pack uart_rx.M_state_q_ns_1_0_.m22_0_LC_46 {uart_rx.M_state_q_ns_1_0_.m22_0}
ble_pack uart_rx.M_state_q_ns_1_0_.m19_0_0_LC_43 {uart_rx.M_state_q_ns_1_0_.m19_0_0}
ble_pack uart_rx.M_bitCtr_q[0]_LC_22 {uart_rx.M_bitCtr_q[0], uart_rx.M_bitCtr_q_RNO[0]}
ble_pack uart_rx.M_state_q_RNI62U94[0]_LC_37 {uart_rx.M_state_q_RNI62U94[0]}
ble_pack uart_rx.M_state_q_RNIHM1R[0]_LC_38 {uart_rx.M_state_q_RNIHM1R[0]}
ble_pack uart_rx.M_bitCtr_q[1]_LC_23 {uart_rx.M_bitCtr_q[1], uart_rx.M_bitCtr_q_RNO[1]}
clb_pack PLB_9 {uart_rx.M_state_q_RNIRDQO7_0[0]_LC_40, uart_rx.M_state_q[1]_LC_42, uart_rx.M_state_q_ns_1_0_.m22_0_LC_46, uart_rx.M_state_q_ns_1_0_.m19_0_0_LC_43, uart_rx.M_bitCtr_q[0]_LC_22, uart_rx.M_state_q_RNI62U94[0]_LC_37, uart_rx.M_state_q_RNIHM1R[0]_LC_38, uart_rx.M_bitCtr_q[1]_LC_23}
ble_pack uart_tx.M_ctr_q_RNI3KTJ2[0]_LC_52 {uart_tx.M_ctr_q_RNI3KTJ2[0]}
ble_pack uart_tx.M_ctr_q_RNIOOUF1[6]_LC_53 {uart_tx.M_ctr_q_RNIOOUF1[6]}
ble_pack uart_tx.M_ctr_q[5]_LC_62 {uart_tx.M_ctr_q[5], uart_tx.M_ctr_q_RNO[5]}
ble_pack uart_tx.M_ctr_q[6]_LC_63 {uart_tx.M_ctr_q[6], uart_tx.M_ctr_q_RNO[6]}
ble_pack uart_tx.M_state_q_RNO_0[0]_LC_75 {uart_tx.M_state_q_RNO_0[0]}
ble_pack uart_tx.M_state_q[0]_LC_74 {uart_tx.M_state_q[0], uart_tx.M_state_q_RNO[0]}
ble_pack uart_tx.M_ctr_q[2]_LC_59 {uart_tx.M_ctr_q[2], uart_tx.M_ctr_q_RNO[2]}
ble_pack uart_tx.M_state_q_RNILEFM_0[0]_LC_72 {uart_tx.M_state_q_RNILEFM_0[0]}
clb_pack PLB_10 {uart_tx.M_ctr_q_RNI3KTJ2[0]_LC_52, uart_tx.M_ctr_q_RNIOOUF1[6]_LC_53, uart_tx.M_ctr_q[5]_LC_62, uart_tx.M_ctr_q[6]_LC_63, uart_tx.M_state_q_RNO_0[0]_LC_75, uart_tx.M_state_q[0]_LC_74, uart_tx.M_ctr_q[2]_LC_59, uart_tx.M_state_q_RNILEFM_0[0]_LC_72}
ble_pack uart_tx.M_txReg_q_LC_77 {uart_tx.M_txReg_q, uart_tx.M_txReg_q_RNO}
ble_pack uart_rx.M_ctr_q_RNIAC6F2[4]_LC_27 {uart_rx.M_ctr_q_RNIAC6F2[4]}
ble_pack uart_rx.M_ctr_q_RNI5PLV[3]_LC_26 {uart_rx.M_ctr_q_RNI5PLV[3]}
ble_pack uart_rx.M_ctr_q_RNI1LLV[1]_LC_25 {uart_rx.M_ctr_q_RNI1LLV[1]}
clb_pack PLB_11 {uart_tx.M_txReg_q_LC_77, uart_rx.M_ctr_q_RNIAC6F2[4]_LC_27, uart_rx.M_ctr_q_RNI5PLV[3]_LC_26, uart_rx.M_ctr_q_RNI1LLV[1]_LC_25}
ble_pack uart_rx.M_bitCtr_q[2]_LC_24 {uart_rx.M_bitCtr_q[2], uart_rx.M_bitCtr_q_RNO[2]}
ble_pack uart_rx.M_newData_q_LC_93 {uart_rx.M_newData_q, uart_rx.M_state_q_ns_1_0__m19_0_a2_1_uart_rx.M_newData_q_REP_LUT4_0}
ble_pack reset_cond.M_stage_q[1]_LC_18 {reset_cond.M_stage_q[1], reset_cond.M_stage_q_RNO[1]}
ble_pack reset_cond.M_stage_q[2]_LC_19 {reset_cond.M_stage_q[2], reset_cond.M_stage_q_RNO[2]}
ble_pack reset_cond.M_stage_q[3]_LC_20 {reset_cond.M_stage_q[3], reset_cond.M_stage_q_RNO[3]}
ble_pack reset_cond.M_stage_q[0]_LC_17 {reset_cond.M_stage_q[0], reset_cond.M_stage_q_RNO[0]}
ble_pack uart_rx.M_rxd_q_LC_84 {uart_rx.M_rxd_q, uart_rx.M_rxd_q_THRU_LUT4_0}
clb_pack PLB_12 {uart_rx.M_bitCtr_q[2]_LC_24, uart_rx.M_newData_q_LC_93, reset_cond.M_stage_q[1]_LC_18, reset_cond.M_stage_q[2]_LC_19, reset_cond.M_stage_q[3]_LC_20, reset_cond.M_stage_q[0]_LC_17, uart_rx.M_rxd_q_LC_84}
ble_pack uart_rx.M_savedData_q[7]_LC_92 {uart_rx.M_savedData_q[7], uart_rx.M_savedData_q_7_THRU_LUT4_0}
clb_pack PLB_13 {uart_rx.M_savedData_q[7]_LC_92}
