\begin{thebibliography}{00}
    \bibitem{b1} P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, ``Spectre attacks: Exploiting speculative execution,'' ArXiv e-prints, Jan. 2018
    \bibitem{b2} M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, M. Hamburg, ``Meltdown: Reading Kernel Memory from User Space,'' 27th USENIX Security Symposium, 2018
    \bibitem{b3} E. M. Koruyeh, K. N. Khasawneh, C. Song, N. Abu-Ghazaleh, ``Spectre Returns! Speculation Attacks using the Return Stack Buffer,'' 12th USENIX Workshop on Offensive Technologies, 2018
    \bibitem{b4} G. Maisuradze, C. Rossow, ``ret2spec: Speculative Execution Using Return Stack Buffers,'' 25th ACM Conference on Computer and Communications Security, 2018
    \bibitem{b5} J. Renau, ``Securing SoCs from Time Side Channels,'' UC Santa Cruz, 2018
    \bibitem{b6} G. Irazoqui, X. Guo, ``Cache Side Channel Attack: Exploitability and Countermeasures,'' Black Hat Asia, 2017
    \bibitem{b7} J. Schmidt, ``Exclusive: Spectre-NG - Multiple new Intel CPU flaws revealed, several serious,'' Heise.de, 2018
    \bibitem{b8} V. Kiriansky, I. Lebedev, S. Amarasinghe, S. Devadas, J. Emer, ``DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors,'' MICRO, 2018
    \bibitem{b9} R. Spreitzer, V. Moonsamy, T. Korak, S. Mangard, ``Systematic classification of side-channel attacks: a case study for mobile devices,'' CoRR, 2018
    \bibitem{b10} Q. Ge, Y. Yarom, D. Cock, G. Heise, ``A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware'', IACR, 2016
    \bibitem{b11} C. Celio, D. A. Patterson, K. Asanović, ``The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor,'' Technical Report, June 2015
    \bibitem{b12} S. Karandikar, H. Mao, D. Kim, D. Biancolin, A. Amid, D. Lee, N. Pemberton, E. Amaro, C. Schmidt, A. Chopra, Q. Huang, K. Kovacs, B. Nikolic, R. Katz, J. Bachrach, and K. Asanović, ``FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud,'' ISCA, 2018
\end{thebibliography}

