Time resolution is 1 ps
$finish called at time : 200 ns : File "/home/pradyumna/Verilog_files/VSD-IAT/Day3/RVMyth/RVMyth.srcs/sim_1/new/core_test.v" Line 40
