<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/workspaces/Trivius/project/trivius/impl/gwsynthesis/trivius.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/workspaces/Trivius/trivius.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/workspaces/Trivius/trivius.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 17 04:22:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>352</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>211</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>i_clk </td>
</tr>
<tr>
<td>2</td>
<td>o_bclk_d</td>
<td>Base</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td></td>
<td></td>
<td>it/bclk_cnt_1_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>i_clk_ibuf/I</td>
<td>clk_27</td>
<td>cg/u_pll/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>cg/u_pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>i_clk_ibuf/I</td>
<td>clk_27</td>
<td>cg/u_pll/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>i_clk_ibuf/I</td>
<td>clk_27</td>
<td>cg/u_pll/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>cg/u_pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>i_clk_ibuf/I</td>
<td>clk_27</td>
<td>cg/u_pll/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27</td>
<td>27.000(MHz)</td>
<td>147.595(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>o_bclk_d</td>
<td>48.000(MHz)</td>
<td>232.719(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>525.802(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
<td>6.000(MHz)</td>
<td>310.992(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cg/u_pll/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cg/u_pll/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_bclk_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_bclk_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cg/u_pll/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.551</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_0_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>4.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_1_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_2_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_3_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_4_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_5_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.815</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_6_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.657</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.806</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_10_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.806</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_7_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.806</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_8_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.806</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/tg/r_ps_9_s0/RESET</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.648</td>
</tr>
<tr>
<td>12</td>
<td>7.156</td>
<td>tt/sample_out_28_s0/Q</td>
<td>it/left_r_12_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>2.536</td>
</tr>
<tr>
<td>13</td>
<td>7.635</td>
<td>tt/sample_out_23_s0/Q</td>
<td>it/left_r_7_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>2.058</td>
</tr>
<tr>
<td>14</td>
<td>7.635</td>
<td>tt/sample_out_27_s0/Q</td>
<td>it/left_r_11_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>2.058</td>
</tr>
<tr>
<td>15</td>
<td>7.788</td>
<td>tt/sample_out_20_s0/Q</td>
<td>it/left_r_4_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>16</td>
<td>7.788</td>
<td>tt/sample_out_21_s0/Q</td>
<td>it/left_r_5_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>17</td>
<td>7.788</td>
<td>tt/sample_out_25_s0/Q</td>
<td>it/left_r_9_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>18</td>
<td>7.788</td>
<td>tt/sample_out_26_s0/Q</td>
<td>it/left_r_10_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>19</td>
<td>7.788</td>
<td>tt/sample_out_29_s0/Q</td>
<td>it/left_r_13_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>20</td>
<td>7.788</td>
<td>tt/sample_out_30_s0/Q</td>
<td>it/left_r_14_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>21</td>
<td>7.788</td>
<td>tt/sample_out_31_s0/Q</td>
<td>it/left_r_15_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.904</td>
</tr>
<tr>
<td>22</td>
<td>7.805</td>
<td>tt/sample_out_17_s0/Q</td>
<td>it/left_r_1_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.887</td>
</tr>
<tr>
<td>23</td>
<td>7.805</td>
<td>tt/sample_out_24_s0/Q</td>
<td>it/left_r_8_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.887</td>
</tr>
<tr>
<td>24</td>
<td>7.955</td>
<td>it/bit_cnt_0_s0/Q</td>
<td>it/req_r_s0/RESET</td>
<td>o_bclk_d:[F]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>10.416</td>
<td>-0.294</td>
<td>2.683</td>
</tr>
<tr>
<td>25</td>
<td>8.119</td>
<td>tt/sample_out_16_s0/Q</td>
<td>it/left_r_0_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.573</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.917</td>
<td>it/n18_s3/I0</td>
<td>it/bclk_cnt_1_s0/D</td>
<td>o_bclk_d:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.614</td>
<td>0.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.703</td>
<td>it/bclk_r2_s0/D</td>
<td>it/bclk_r2_s0/D</td>
<td>o_bclk_d:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.614</td>
<td>1.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.364</td>
<td>it/n7_s0/I0</td>
<td>it/req_r_s0/D</td>
<td>o_bclk_d:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.614</td>
<td>2.279</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>it/bclk_cnt_0_s0/Q</td>
<td>it/bclk_cnt_0_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>midi_rx/bits_ps_0_s2/Q</td>
<td>midi_rx/bits_ps_0_s2/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>midi_rx/bits_ps_2_s2/Q</td>
<td>midi_rx/bits_ps_2_s2/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>midi_rx/ticks_ps_1_s2/Q</td>
<td>midi_rx/ticks_ps_1_s2/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>midi_rx/ticks_ps_2_s2/Q</td>
<td>midi_rx/ticks_ps_2_s2/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>tt/phase_acc_0_s0/Q</td>
<td>tt/phase_acc_0_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>midi_rx/tg/r_ps_0_s0/Q</td>
<td>midi_rx/tg/r_ps_0_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>it/bit_cnt_0_s0/Q</td>
<td>it/bit_cnt_0_s0/D</td>
<td>o_bclk_d:[F]</td>
<td>o_bclk_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>it/bit_cnt_2_s0/Q</td>
<td>it/bit_cnt_2_s0/D</td>
<td>o_bclk_d:[F]</td>
<td>o_bclk_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>tt/phase_acc_2_s0/Q</td>
<td>tt/phase_acc_2_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>tt/phase_acc_6_s0/Q</td>
<td>tt/phase_acc_6_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>tt/phase_acc_8_s0/Q</td>
<td>tt/phase_acc_8_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>tt/phase_acc_12_s0/Q</td>
<td>tt/phase_acc_12_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>tt/phase_acc_14_s0/Q</td>
<td>tt/phase_acc_14_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>midi_rx/tg/r_ps_3_s0/Q</td>
<td>midi_rx/tg/r_ps_3_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>midi_rx/tg/r_ps_7_s0/Q</td>
<td>midi_rx/tg/r_ps_7_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>midi_rx/tg/r_ps_9_s0/Q</td>
<td>midi_rx/tg/r_ps_9_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>tt/phase_acc_1_s0/Q</td>
<td>tt/phase_acc_1_s0/D</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.893</td>
<td>midi_rx/ticks_ps_0_s2/Q</td>
<td>midi_rx/ticks_ps_0_s2/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>23</td>
<td>0.893</td>
<td>it/ws_r_s1/Q</td>
<td>it/ws_r_s1/D</td>
<td>o_bclk_d:[F]</td>
<td>o_bclk_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>24</td>
<td>0.903</td>
<td>it/req_r_s0/Q</td>
<td>tt/sample_out_16_s0/CE</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.915</td>
</tr>
<tr>
<td>25</td>
<td>0.903</td>
<td>it/req_r_s0/Q</td>
<td>tt/sample_out_20_s0/CE</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.915</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.380</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_0_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.380</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_1_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>3.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_2_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_3_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_4_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_5_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.900</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_6_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.895</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.895</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_2_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.895</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_2_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.892</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_7_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>2.734</td>
</tr>
<tr>
<td>15</td>
<td>0.083</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/state_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>1.759</td>
</tr>
<tr>
<td>16</td>
<td>0.083</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/state_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>1.759</td>
</tr>
<tr>
<td>17</td>
<td>0.572</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_3_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>2.315</td>
<td>0.399</td>
<td>1.270</td>
</tr>
<tr>
<td>18</td>
<td>8.757</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_0_s0/PRESET</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.292</td>
</tr>
<tr>
<td>19</td>
<td>8.757</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_1_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.292</td>
</tr>
<tr>
<td>20</td>
<td>8.757</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_2_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.292</td>
</tr>
<tr>
<td>21</td>
<td>8.757</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_3_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.292</td>
</tr>
<tr>
<td>22</td>
<td>8.784</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/ws_r_s1/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>10.417</td>
<td>0.294</td>
<td>1.265</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.962</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_3_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>0.909</td>
</tr>
<tr>
<td>2</td>
<td>2.229</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/state_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.176</td>
</tr>
<tr>
<td>3</td>
<td>2.229</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/state_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.176</td>
</tr>
<tr>
<td>4</td>
<td>2.482</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_7_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.429</td>
</tr>
<tr>
<td>5</td>
<td>2.764</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.711</td>
</tr>
<tr>
<td>6</td>
<td>2.764</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_2_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.711</td>
</tr>
<tr>
<td>7</td>
<td>2.764</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_2_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.711</td>
</tr>
<tr>
<td>8</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>9</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_1_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>10</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/bits_ps_2_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>11</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/ticks_ps_0_s2/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>12</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_3_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>13</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_4_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>14</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_5_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>15</td>
<td>2.768</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_6_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.715</td>
</tr>
<tr>
<td>16</td>
<td>3.028</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_0_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.975</td>
</tr>
<tr>
<td>17</td>
<td>3.028</td>
<td>cg/reset48_r_3_s0/Q</td>
<td>midi_rx/data_ps_1_s0/CLEAR</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>1.095</td>
<td>1.975</td>
</tr>
<tr>
<td>18</td>
<td>12.185</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_0_s0/PRESET</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>-10.417</td>
<td>0.970</td>
<td>0.841</td>
</tr>
<tr>
<td>19</td>
<td>12.185</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_1_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>-10.417</td>
<td>0.970</td>
<td>0.841</td>
</tr>
<tr>
<td>20</td>
<td>12.185</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_2_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>-10.417</td>
<td>0.970</td>
<td>0.841</td>
</tr>
<tr>
<td>21</td>
<td>12.185</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/bit_cnt_3_s0/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>-10.417</td>
<td>0.970</td>
<td>0.841</td>
</tr>
<tr>
<td>22</td>
<td>12.249</td>
<td>cg/reset6_r_3_s0/Q</td>
<td>it/ws_r_s1/CLEAR</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
<td>o_bclk_d:[F]</td>
<td>-10.417</td>
<td>0.970</td>
<td>0.905</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/bit_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/left_r_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/sda_r_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/left_r_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/left_r_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/left_r_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.038</td>
<td>9.288</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>o_bclk_d</td>
<td>it/left_r_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.957</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/r_ps_0_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 23.357%; route: 2.908, 66.208%; tC2Q: 0.458, 10.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>midi_rx/tg/r_ps_1_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_1_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>midi_rx/tg/r_ps_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>midi_rx/tg/r_ps_2_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_2_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>midi_rx/tg/r_ps_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/r_ps_3_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>midi_rx/tg/r_ps_4_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_4_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>midi_rx/tg/r_ps_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>midi_rx/tg/r_ps_5_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_5_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>midi_rx/tg/r_ps_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.222</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td>midi_rx/tg/r_ps_6_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_6_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[2][B]</td>
<td>midi_rx/tg/r_ps_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.052%; route: 2.173, 59.416%; tC2Q: 0.458, 12.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.213</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>midi_rx/tg/r_ps_10_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_10_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>midi_rx/tg/r_ps_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.123%; route: 2.164, 59.314%; tC2Q: 0.458, 12.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.213</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/r_ps_7_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.123%; route: 2.164, 59.314%; tC2Q: 0.458, 12.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.213</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>midi_rx/tg/r_ps_8_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_8_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>midi_rx/tg/r_ps_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.123%; route: 2.164, 59.314%; tC2Q: 0.458, 12.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.813</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>midi_rx/tg/n76_s0/I3</td>
</tr>
<tr>
<td>151.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n76_s0/F</td>
</tr>
<tr>
<td>152.213</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/r_ps_9_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.123%; route: 2.164, 59.314%; tC2Q: 0.458, 12.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>tt/sample_out_28_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">tt/sample_out_28_s0/Q</td>
</tr>
<tr>
<td>5.210</td>
<td>2.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">it/left_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>it/left_r_12_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_12_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>it/left_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.078, 81.930%; tC2Q: 0.458, 18.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>tt/sample_out_23_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">tt/sample_out_23_s0/Q</td>
</tr>
<tr>
<td>4.731</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">it/left_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>it/left_r_7_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_7_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>it/left_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 77.724%; tC2Q: 0.458, 22.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>tt/sample_out_27_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">tt/sample_out_27_s0/Q</td>
</tr>
<tr>
<td>4.731</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">it/left_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>it/left_r_11_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_11_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>it/left_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 77.724%; tC2Q: 0.458, 22.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>tt/sample_out_20_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">tt/sample_out_20_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" font-weight:bold;">it/left_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>it/left_r_4_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_4_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>it/left_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>tt/sample_out_21_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" font-weight:bold;">tt/sample_out_21_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">it/left_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>it/left_r_5_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_5_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>it/left_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>tt/sample_out_25_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">tt/sample_out_25_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">it/left_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>it/left_r_9_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_9_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>it/left_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>tt/sample_out_26_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">tt/sample_out_26_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">it/left_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>it/left_r_10_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_10_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>it/left_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>tt/sample_out_29_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" font-weight:bold;">tt/sample_out_29_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" font-weight:bold;">it/left_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>it/left_r_13_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_13_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>it/left_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>tt/sample_out_30_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" font-weight:bold;">tt/sample_out_30_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" font-weight:bold;">it/left_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>it/left_r_14_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_14_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>it/left_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>tt/sample_out_31_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" font-weight:bold;">tt/sample_out_31_s0/Q</td>
</tr>
<tr>
<td>4.577</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">it/left_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>it/left_r_15_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_15_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>it/left_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>tt/sample_out_17_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">tt/sample_out_17_s0/Q</td>
</tr>
<tr>
<td>4.560</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">it/left_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>it/left_r_1_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_1_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>it/left_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>tt/sample_out_24_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" font-weight:bold;">tt/sample_out_24_s0/Q</td>
</tr>
<tr>
<td>4.560</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">it/left_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>it/left_r_8_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_8_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>it/left_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>169.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>156.250</td>
<td>156.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>156.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>156.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>158.629</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>159.087</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>159.914</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>it/req_r_s3/I0</td>
</tr>
<tr>
<td>160.975</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">it/req_r_s3/F</td>
</tr>
<tr>
<td>161.311</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">it/req_r_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>169.096</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>169.340</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0/CLK</td>
</tr>
<tr>
<td>169.310</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td>169.266</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.416</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 39.551%; route: 1.163, 43.364%; tC2Q: 0.458, 17.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/sample_out_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/left_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>tt/sample_out_16_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">tt/sample_out_16_s0/Q</td>
</tr>
<tr>
<td>4.246</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">it/left_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>it/left_r_0_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/left_r_0_s0</td>
</tr>
<tr>
<td>12.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>it/left_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 70.862%; tC2Q: 0.458, 29.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>167.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>169.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/n18_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bclk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>166.669</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">it/n18_s3/I0</td>
</tr>
<tr>
<td>167.393</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">it/n18_s3/F</td>
</tr>
<tr>
<td>167.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">it/bclk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>169.096</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>169.280</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>169.310</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bclk_cnt_1_s0</td>
</tr>
<tr>
<td>169.310</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>169.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/bclk_r2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bclk_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>168.607</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">it/bclk_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>169.096</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>169.280</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>it/bclk_r2_s0/CLK</td>
</tr>
<tr>
<td>169.310</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bclk_r2_s0</td>
</tr>
<tr>
<td>169.310</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>it/bclk_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.940, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>169.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>168.222</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">it/n7_s0/I0</td>
</tr>
<tr>
<td>168.946</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">it/n7_s0/F</td>
</tr>
<tr>
<td>168.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">it/req_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>169.096</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>169.280</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0/CLK</td>
</tr>
<tr>
<td>169.310</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td>169.310</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 31.763%; route: 0.000, 0.000%; tC2Q: 1.555, 68.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/bclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>it/bclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">it/bclk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>it/n19_s2/I0</td>
</tr>
<tr>
<td>3.322</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">it/n19_s2/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">it/bclk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>it/bclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>it/bclk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ns_0_s9/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">midi_rx/bits_ns_0_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_2_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ns_2_s12/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">midi_rx/bits_ns_2_s12/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_1_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ns_1_s19/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">midi_rx/ticks_ns_1_s19/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_2_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ns_2_s19/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">midi_rx/ticks_ns_2_s19/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>tt/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>2.951</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>tt/n21_s2/I0</td>
</tr>
<tr>
<td>3.323</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">tt/n21_s2/F</td>
</tr>
<tr>
<td>3.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>tt/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>tt/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/r_ps_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/n51_s2/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n51_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/r_ps_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>midi_rx/tg/r_ps_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>12.394</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>12.398</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/n33_s2/I0</td>
</tr>
<tr>
<td>12.770</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">it/n33_s2/F</td>
</tr>
<tr>
<td>12.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>12.061</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>12.394</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>12.398</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/n31_s0/I2</td>
</tr>
<tr>
<td>12.770</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">it/n31_s0/F</td>
</tr>
<tr>
<td>12.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>12.061</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>tt/phase_acc_2_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_2_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>tt/n19_s/I1</td>
</tr>
<tr>
<td>3.344</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">tt/n19_s/SUM</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>tt/phase_acc_2_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>tt/phase_acc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>tt/phase_acc_6_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_6_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>tt/n15_s/I1</td>
</tr>
<tr>
<td>3.344</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">tt/n15_s/SUM</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>tt/phase_acc_6_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>tt/phase_acc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>tt/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_8_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>tt/n13_s/I1</td>
</tr>
<tr>
<td>3.344</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">tt/n13_s/SUM</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>tt/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>tt/phase_acc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>tt/phase_acc_12_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_12_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>tt/n9_s/I1</td>
</tr>
<tr>
<td>3.344</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">tt/n9_s/SUM</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>tt/phase_acc_12_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>tt/phase_acc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>tt/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_14_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>tt/n7_s/I1</td>
</tr>
<tr>
<td>3.344</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">tt/n7_s/SUM</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">tt/phase_acc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>tt/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>tt/phase_acc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/r_ps_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/n48_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n48_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/r_ps_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>midi_rx/tg/r_ps_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/r_ps_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/n44_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n44_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/r_ps_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>midi_rx/tg/r_ps_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/r_ps_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/n42_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">midi_rx/tg/n42_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">midi_rx/tg/r_ps_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/r_ps_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>midi_rx/tg/r_ps_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>tt/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>tt/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">tt/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>tt/n20_s/I0</td>
</tr>
<tr>
<td>3.467</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">tt/n20_s/SUM</td>
</tr>
<tr>
<td>3.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">tt/phase_acc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>tt/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>tt/phase_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_0_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ns_0_s19/I0</td>
</tr>
<tr>
<td>2.469</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">midi_rx/ticks_ns_0_s19/F</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1/CLK</td>
</tr>
<tr>
<td>12.394</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">it/ws_r_s1/Q</td>
</tr>
<tr>
<td>12.398</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/n53_s2/I0</td>
</tr>
<tr>
<td>12.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" background: #97FFFF;">it/n53_s2/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">it/ws_r_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1/CLK</td>
</tr>
<tr>
<td>12.061</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/sample_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">it/req_r_s0/Q</td>
</tr>
<tr>
<td>3.529</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">tt/sample_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>tt/sample_out_16_s0/CLK</td>
</tr>
<tr>
<td>2.626</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>tt/sample_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.572%; tC2Q: 0.333, 36.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>it/req_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tt/sample_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>it/req_r_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">it/req_r_s0/Q</td>
</tr>
<tr>
<td>3.529</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">tt/sample_out_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>tt/sample_out_20_s0/CLK</td>
</tr>
<tr>
<td>2.626</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>tt/sample_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.572%; tC2Q: 0.333, 36.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.786</td>
<td>2.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>midi_rx/data_ps_0_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.764, 85.774%; tC2Q: 0.458, 14.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.786</td>
<td>2.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>midi_rx/data_ps_1_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.764, 85.774%; tC2Q: 0.458, 14.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>midi_rx/bits_ps_1_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>midi_rx/data_ps_3_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>midi_rx/data_ps_4_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>midi_rx/data_ps_5_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.306</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>midi_rx/data_ps_6_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.284%; tC2Q: 0.458, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.302</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 83.256%; tC2Q: 0.458, 16.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.302</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 83.256%; tC2Q: 0.458, 16.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.302</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>midi_rx/data_ps_2_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 83.256%; tC2Q: 0.458, 16.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>151.298</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td>midi_rx/data_ps_7_s0/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[B]</td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.276, 83.235%; tC2Q: 0.458, 16.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.324</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">midi_rx/state_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>midi_rx/state_ps_0_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 73.945%; tC2Q: 0.458, 26.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>150.324</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" font-weight:bold;">midi_rx/state_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>midi_rx/state_ps_1_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 73.945%; tC2Q: 0.458, 26.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>149.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.321</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>148.564</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>149.023</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>149.834</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>150.480</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>midi_rx/ticks_ps_3_s2/CLK</td>
</tr>
<tr>
<td>150.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
<tr>
<td>150.407</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 63.909%; tC2Q: 0.458, 36.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td>12.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.517%; tC2Q: 0.458, 35.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">it/bit_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>it/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_1_s0</td>
</tr>
<tr>
<td>12.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>it/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.517%; tC2Q: 0.458, 35.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td>12.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.517%; tC2Q: 0.458, 35.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">it/bit_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>it/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_3_s0</td>
</tr>
<tr>
<td>12.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>it/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.517%; tC2Q: 0.458, 35.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.939</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">it/ws_r_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1/CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td>12.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 63.779%; tC2Q: 0.458, 36.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>336.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>336.914</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>midi_rx/ticks_ps_3_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][B]</td>
<td>midi_rx/ticks_ps_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.316%; tC2Q: 0.333, 36.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.181</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">midi_rx/state_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>midi_rx/state_ps_0_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>midi_rx/state_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.843, 71.659%; tC2Q: 0.333, 28.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.181</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" font-weight:bold;">midi_rx/state_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>midi_rx/state_ps_1_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>midi_rx/state_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.843, 71.659%; tC2Q: 0.333, 28.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.434</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td>midi_rx/data_ps_7_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB33[B]</td>
<td>midi_rx/data_ps_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 76.671%; tC2Q: 0.333, 23.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.716</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>midi_rx/ticks_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 80.520%; tC2Q: 0.333, 19.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.716</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>midi_rx/ticks_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 80.520%; tC2Q: 0.333, 19.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.716</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>midi_rx/data_ps_2_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>midi_rx/data_ps_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 80.520%; tC2Q: 0.333, 19.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>midi_rx/bits_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>midi_rx/bits_ps_1_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>midi_rx/bits_ps_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/bits_ps_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>midi_rx/bits_ps_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/ticks_ps_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>midi_rx/ticks_ps_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>midi_rx/data_ps_3_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>midi_rx/data_ps_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>midi_rx/data_ps_4_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>midi_rx/data_ps_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>midi_rx/data_ps_5_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>midi_rx/data_ps_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.720</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>midi_rx/data_ps_6_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>midi_rx/data_ps_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.563%; tC2Q: 0.333, 19.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.980</td>
<td>1.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>midi_rx/data_ps_0_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>midi_rx/data_ps_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.642, 83.122%; tC2Q: 0.333, 16.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>334.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset48_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.820</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUT</td>
</tr>
<tr>
<td>336.005</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cg/reset48_r_3_s0/CLK</td>
</tr>
<tr>
<td>336.338</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cg/reset48_r_3_s0/Q</td>
</tr>
<tr>
<td>337.980</td>
<td>1.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">midi_rx/data_ps_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>334.725</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>IOR17[A]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>334.910</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>midi_rx/data_ps_1_s0/CLK</td>
</tr>
<tr>
<td>334.940</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
<tr>
<td>334.952</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>midi_rx/data_ps_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.642, 83.122%; tC2Q: 0.333, 16.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.417</td>
<td>-10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>-8.772</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>-8.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_0_s0</td>
</tr>
<tr>
<td>-8.730</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>it/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 60.358%; tC2Q: 0.333, 39.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">it/bit_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.417</td>
<td>-10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>-8.772</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>it/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>-8.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_1_s0</td>
</tr>
<tr>
<td>-8.730</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>it/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 60.358%; tC2Q: 0.333, 39.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">it/bit_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.417</td>
<td>-10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>-8.772</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>-8.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_2_s0</td>
</tr>
<tr>
<td>-8.730</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>it/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 60.358%; tC2Q: 0.333, 39.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">it/bit_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.417</td>
<td>-10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>-8.772</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>it/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>-8.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/bit_cnt_3_s0</td>
</tr>
<tr>
<td>-8.730</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>it/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 60.358%; tC2Q: 0.333, 39.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>cg/reset6_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cg/u_pll/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_bclk_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cg/u_pll/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>cg/u_pll/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>cg/reset6_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">cg/reset6_r_3_s0/Q</td>
</tr>
<tr>
<td>3.519</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">it/ws_r_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.417</td>
<td>-10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>-10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R18C35[0][B]</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>-8.772</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1/CLK</td>
</tr>
<tr>
<td>-8.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>it/ws_r_s1</td>
</tr>
<tr>
<td>-8.730</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>it/ws_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.644, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/left_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/left_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/left_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/sda_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/sda_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/sda_r_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/ws_r_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/ws_r_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/ws_r_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/left_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/left_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/left_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/left_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/left_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/left_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/left_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/left_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/left_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.038</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_bclk_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>it/left_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>12.795</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>it/left_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_bclk_d</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>it/bclk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>it/left_r_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>40</td>
<td>aud_clk</td>
<td>7.156</td>
<td>0.262</td>
</tr>
<tr>
<td>32</td>
<td>req</td>
<td>164.999</td>
<td>1.475</td>
</tr>
<tr>
<td>29</td>
<td>i_clk_d</td>
<td>30.262</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>o_bclk_d</td>
<td>8.868</td>
<td>3.319</td>
</tr>
<tr>
<td>18</td>
<td>sys_reset_n</td>
<td>-2.551</td>
<td>1.790</td>
</tr>
<tr>
<td>16</td>
<td>it/n62_3</td>
<td>16.536</td>
<td>0.857</td>
</tr>
<tr>
<td>14</td>
<td>it/bit_cnt[0]</td>
<td>7.955</td>
<td>1.196</td>
</tr>
<tr>
<td>11</td>
<td>midi_rx/tg/n76_3</td>
<td>-2.551</td>
<td>1.473</td>
</tr>
<tr>
<td>9</td>
<td>it/bit_cnt[1]</td>
<td>8.387</td>
<td>0.840</td>
</tr>
<tr>
<td>8</td>
<td>midi_rx/data_ns_7_11</td>
<td>30.632</td>
<td>2.439</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C19</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27 -period 37.037 [get_ports {i_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
