// Seed: 67795416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_2 = {id_3 == -1{id_3 < id_1 - -1}} || 1;
  tri1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  id_6(
      id_2
  );
  wire id_7;
  assign id_2 = -1;
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_5 = -1;
endmodule
