Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\Rpalomares\Dropbox\MasterII\SE\ws\practica2\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "practica2_microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\Rpalomares\Dropbox\MasterII\SE\ws\practica2\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1000ft256-5
Output File Name                   : "../implementation/practica2_microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : practica2_microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v8_50_c.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v8_50_c.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v8_50_c.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_and.vhd" in Library microblaze_v8_50_c.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dsp_module.vhd" in Library microblaze_v8_50_c.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v8_50_c.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_primitives.vhd" in Library microblaze_v8_50_c.
Entity <MB_SRL16E> compiled.
Entity <MB_SRL16E> (Architecture <IMP>) compiled.
Entity <MB_SRLC16E> compiled.
Entity <MB_SRLC16E> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v8_50_c.
Package <MMU_Types> compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v8_50_c.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare.vhd" in Library microblaze_v8_50_c.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v8_50_c.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/parity.vhd" in Library microblaze_v8_50_c.
Entity <Parity_Recursive_LUT6> compiled.
Entity <Parity_Recursive_LUT6> (Architecture <IMP>) compiled.
Entity <Parity> compiled.
Entity <Parity> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux_bus.vhd" in Library microblaze_v8_50_c.
Entity <mux_bus> compiled.
Entity <mux_bus> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v8_50_c.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v8_50_c.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v8_50_c.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_div.vhd" in Library microblaze_v8_50_c.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v8_50_c.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v8_50_c.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v8_50_c.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/count_leading_zero.vhd" in Library microblaze_v8_50_c.
Entity <count_leading_zeros> compiled.
Entity <count_leading_zeros> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_equal.vhd" in Library microblaze_v8_50_c.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd" in Library microblaze_v8_50_c.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/ram_module.vhd" in Library microblaze_v8_50_c.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/comparator.vhd" in Library microblaze_v8_50_c.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_or.vhd" in Library microblaze_v8_50_c.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_valid_bit_detect.vhd" in Library microblaze_v8_50_c.
Entity <cache_valid_bit_detect> compiled.
Entity <cache_valid_bit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_bit.vhd" in Library microblaze_v8_50_c.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v8_50_c.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v8_50_c.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v8_50_c.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v8_50_c.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v8_50_c.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v8_50_c.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v8_50_c.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" in Library microblaze_v8_50_c.
Entity <Cache_Interface> compiled.
Entity <Cache_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v8_50_c.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v8_50_c.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu.vhd" in Library microblaze_v8_50_c.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v8_50_c.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mul_unit.vhd" in Library microblaze_v8_50_c.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v8_50_c.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v8_50_c.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v8_50_c.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v8_50_c.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v8_50_c.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v8_50_c.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v8_50_c.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v8_50_c.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu.vhd" in Library microblaze_v8_50_c.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pvr.vhd" in Library microblaze_v8_50_c.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stack_protection.vhd" in Library microblaze_v8_50_c.
Entity <stack_protection> compiled.
Entity <stack_protection> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v8_50_c.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v8_50_c.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v8_50_c.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cachehit_detect.vhd" in Library microblaze_v8_50_c.
Entity <cachehit_detect> compiled.
Entity <cachehit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/vec_mux.vhd" in Library microblaze_v8_50_c.
Entity <vec_mux> compiled.
Entity <vec_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/victim_cache.vhd" in Library microblaze_v8_50_c.
Entity <LRU_Module> compiled.
Entity <LRU_Module> (Architecture <LRU_Module>) compiled.
Entity <victim_cache> compiled.
Entity <victim_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stream_cache.vhd" in Library microblaze_v8_50_c.
Entity <stream_cache> compiled.
Entity <stream_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_hit.vhd" in Library microblaze_v8_50_c.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v8_50_c.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v8_50_c.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4_8.vhd" in Library microblaze_v8_50_c.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file.vhd" in Library microblaze_v8_50_c.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select.vhd" in Library microblaze_v8_50_c.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic.vhd" in Library microblaze_v8_50_c.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v8_50_c.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit.vhd" in Library microblaze_v8_50_c.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux.vhd" in Library microblaze_v8_50_c.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect.vhd" in Library microblaze_v8_50_c.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg.vhd" in Library microblaze_v8_50_c.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module.vhd" in Library microblaze_v8_50_c.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v8_50_c.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fsl_module.vhd" in Library microblaze_v8_50_c.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/streaming_axi.vhd" in Library microblaze_v8_50_c.
Entity <Streaming_AXI> compiled.
Entity <Streaming_AXI> (Architecture <IMP>) compiled.
ERROR:HDLParsers - Cannot rename dependency database for library "microblaze_v8_50_c", file is "xst/microblaze_v8_50_c/hdpdeps.ref", Temporary database file "C:\Users\Rpalomares\Dropbox\MasterII\SE\ws\practica2\synthesis\xst\microblaze_v8_50_c\xil_1560_82" will remain.  System error message is:  File exists
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v8_50_c.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode.vhd" in Library microblaze_v8_50_c.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow.vhd" in Library microblaze_v8_50_c.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v8_50_c.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v8_50_c.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/daxi_interface.vhd" in Library microblaze_v8_50_c.
Entity <DAXI_interface> compiled.
Entity <DAXI_interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v8_50_c.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iaxi_interface.vhd" in Library microblaze_v8_50_c.
Entity <IAXI_Interface> compiled.
Entity <IAXI_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" in Library microblaze_v8_50_c.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" in Library microblaze_v8_50_c.
Entity <Icache> compiled.
Entity <Icache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_wb.vhd" in Library microblaze_v8_50_c.
Entity <DCache_wb> compiled.
Entity <DCache_wb> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache.vhd" in Library microblaze_v8_50_c.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers.vhd" in Library microblaze_v8_50_c.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/instr_mux.vhd" in Library microblaze_v8_50_c.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode_gti.vhd" in Library microblaze_v8_50_c.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v8_50_c.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v8_50_c.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v8_50_c.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu.vhd" in Library microblaze_v8_50_c.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_core.vhd" in Library microblaze_v8_50_c.
Entity <MicroBlaze_Core> compiled.
Entity <MicroBlaze_Core> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4.vhd" in Library microblaze_v8_50_c.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/gen_srlfifo.vhd" in Library microblaze_v8_50_c.
Entity <srl_fifo> compiled.
Entity <srl_fifo> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd" in Library microblaze_v8_50_c.
Entity <MicroBlaze> compiled.
WARNING:HDLParsers:3293 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd" Line 1156. Constant 'C_CORE_GENERATION_INFO' C_CORE_GENERATION_INFO is not locally static.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Users/Rpalomares/Dropbox/MasterII/SE/ws/practica2/hdl/practica2_microblaze_0_wrapper.vhd" in Library work.
Entity <practica2_microblaze_0_wrapper> compiled.
Entity <practica2_microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <practica2_microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_AVOID_PRIMITIVES = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_LOCKSTEP_SLAVE = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PC_WIDTH = 32
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_CONFIG_RESET = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <MicroBlaze_Core> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_AVOID_PRIMITIVES = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_LOCKSTEP_SLAVE = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PC_WIDTH = 32
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_CONFIG_RESET = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_DBUS_EXCEPTION = false
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = false
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_ENABLE_ACE = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = false
	C_ILL_OPCODE_EXCEPTION = false
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_READ = false
	C_PC_START_ADDR = "00000000000000000000000000000000"
	C_PVR = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = false
	C_USE_EXT_NM_BRK = false
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = 0
	C_USE_LUTRAM = "yes"
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = true
	C_USE_SRL16 = "yes"
	C_USE_STACK_PROTECTION = false

Analyzing hierarchy for entity <Data_Flow_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DYNAMIC_INTR_ADDR = false
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_EXCEPTION_ADDR = "00000000000000000000000000100000"
	C_EXT_BRK_ADDR = "00000000000000000000000000011000"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000000000000000000000000010000"
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00011110"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = false
	C_MMU_ZONES = 16
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = 1
	C_USE_SRL16 = "yes"
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <carry_or> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <read_data_mux> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = false

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = false

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = false
	C_TARGET = "spartan3"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = false

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 32

Analyzing hierarchy for entity <MMU> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_ENABLE_ACE = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ENDIAN = true
	C_MMU_ITLB_SIZE = 2
	C_MMU_PARITY = false
	C_MMU_TLB_READ = false
	C_MMU_TLB_WRITE = false
	C_MMU_ZONES = 16
	C_TARGET = "spartan3"
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0

Analyzing hierarchy for entity <PC_Module_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_ENABLE_ACE = 0
	C_PC_START_ADDR = "00000000000000000000000000000000"
	C_TARGET = "spartan3"
	C_USE_BTC = false
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0
	C_USE_SRL16 = "yes"

Analyzing hierarchy for entity <PreFetch_Buffer_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_FAULT_TOLERANT = 0
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "spartan3"
	C_USE_MMU = 0
	C_USE_SRL16 = "yes"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <Jump_Logic> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <Register_File_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"
	C_USE_LUTRAM = "yes"
WARNING:Xst:795 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" line 133: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <Operand_Select_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DYNAMIC_INTR_ADDR = false
	C_EXCEPTION_ADDR = "00000000000000000000000000100000"
	C_EXT_BRK_ADDR = "00000000000000000000000000011000"
	C_INTERRUPT_ADDR = "00000000000000000000000000010000"
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <ALU> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <Shift_Logic_Module_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3"
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <MUL_Unit> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Barrel_Shifter_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3"
	C_USE_BARREL = false

Analyzing hierarchy for entity <WB_Mux> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = false
	C_PVR = 0
	C_TARGET = "spartan3"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 0
	C_USE_STACK_PROTECTION = false

Analyzing hierarchy for entity <Zero_Detect_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <Byte_Doublet_Handle_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ENDIANNESS = 0
	C_TARGET = "spartan3"
	C_USE_REORDER_INSTR = 1

Analyzing hierarchy for entity <Data_Flow_Logic> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_FSL_LINKS = 0
	C_MAX_FSL_LINKS = 16
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <msr_reg_gti> in library <Microblaze_v8_50_c> (architecture <msr_reg>) with generics.
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0

Analyzing hierarchy for entity <exception_registers_gti> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "spartan3"
	C_USE_MMU = 0

Analyzing hierarchy for entity <FPU> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3"
	C_USE_FPU = 0
	C_USE_SRL16 = "yes"

Analyzing hierarchy for entity <PVR> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00011110"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3"

Analyzing hierarchy for entity <count_leading_zeros> in library <Microblaze_v8_50_c> (architecture <IMP>).

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_TARGET = "spartan3"
	Size = 8

Analyzing hierarchy for entity <WB_Mux_Bit> in library <Microblaze_v8_50_c> (architecture <IMP>) with generics.
	C_DATA_WIDTH = 3
	C_LUT_SIZE = 4
	C_TARGET = "spartan3"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <practica2_microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:752 - "C:/Users/Rpalomares/Dropbox/MasterII/SE/ws/practica2/hdl/practica2_microblaze_0_wrapper.vhd" line 1472: Unconnected input port 'Config_Reset' of component 'microblaze' is tied to default value.
WARNING:Xst:752 - "C:/Users/Rpalomares/Dropbox/MasterII/SE/ws/practica2/hdl/practica2_microblaze_0_wrapper.vhd" line 1472: Unconnected input port 'Dbg_Disable' of component 'microblaze' is tied to default value.
Entity <practica2_microblaze_0_wrapper> analyzed. Unit <practica2_microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v8_50_c> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_AVOID_PRIMITIVES = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_LOCKSTEP_SLAVE = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PC_WIDTH = 32
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_CONFIG_RESET = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0
INFO:Xst:2679 - Register <LOCKSTEP_Out<591>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<593>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<628>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<630>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<981>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<983>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1018>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1020>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1055>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1057>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1092>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1094>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1129>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1131>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1166>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1168>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1203>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1205>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1240>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1242>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1277>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1279>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1314>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1316>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1351>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1353>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1388>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1390>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1425>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1427>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1462>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1464>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1499>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1501>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1536>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<1538>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3820>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3821>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3822>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3823>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3824>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3825>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3826>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3827>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3828>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3829>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3830>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3831>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3832>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3833>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3834>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3835>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3836>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3837>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3838>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3839>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3840>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3841>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3842>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3843>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3844>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3845>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3846>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3847>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3848>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3849>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3850>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3851>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3852>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3853>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3854>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3855>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3856>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3857>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3858>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3859>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3860>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3861>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3862>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3863>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3864>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3865>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3866>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3867>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3868>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3869>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3870>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3871>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3872>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3873>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3874>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3875>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3876>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3877>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3878>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3879>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3880>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3881>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3882>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3883>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3884>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3885>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3886>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3887>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3888>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3889>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3890>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3891>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3892>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3893>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3894>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3895>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3896>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3897>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3898>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3899>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3900>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3901>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3902>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3903>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3904>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3905>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3906>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3907>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3908>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3909>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3910>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3911>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3912>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3913>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3914>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3915>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3916>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3917>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3918>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3919>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3920>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3921>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3922>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3923>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3924>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3925>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3926>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3927>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3928>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3929>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3930>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3931>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3932>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3933>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3934>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3935>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3936>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3937>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3938>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3939>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3940>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3941>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3942>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3943>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3944>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3945>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3946>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3947>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3948>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3949>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3950>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3951>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3952>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3953>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3954>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3955>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3956>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3957>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3958>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3959>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3960>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3961>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3962>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3963>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3964>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3965>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3966>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3967>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3968>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3969>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3970>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3971>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3972>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3973>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3974>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3975>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3976>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3977>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3978>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3979>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3980>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3981>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3982>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3983>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3984>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3985>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3986>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3987>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3988>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3989>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3990>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3991>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3992>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3993>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3994>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3995>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3996>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3997>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3998>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<3999>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4000>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4001>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4002>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4003>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4004>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4005>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4006>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4007>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4008>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4009>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4010>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4011>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4012>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4013>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4014>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4015>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4016>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4017>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4018>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4019>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4020>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4021>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4022>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4023>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4024>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4025>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4026>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4027>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4028>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4029>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4030>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4031>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4032>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4033>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4034>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4035>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4036>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4037>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4038>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4039>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4040>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4041>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4042>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4043>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4044>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4045>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4046>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4047>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4048>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4049>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4050>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4051>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4052>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4053>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4054>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4055>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4056>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4057>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4058>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4059>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4060>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4061>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4062>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4063>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4064>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4065>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4066>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4067>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4068>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4069>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4070>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4071>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4072>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4073>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4074>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4075>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4076>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4077>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4078>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4079>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4080>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4081>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4082>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4083>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4084>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4085>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4086>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4087>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4088>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4089>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4090>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4091>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4092>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4093>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4094>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LOCKSTEP_Out<4095>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <MicroBlaze_Core> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_AVOID_PRIMITIVES = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_LOCKSTEP_SLAVE = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PC_WIDTH = 32
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_CONFIG_RESET = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0
Entity <MicroBlaze_Core> analyzed. Unit <MicroBlaze_Core> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_DBUS_EXCEPTION = false
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = false
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_ENABLE_ACE = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = false
	C_ILL_OPCODE_EXCEPTION = false
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_READ = false
	C_PC_START_ADDR = "00000000000000000000000000000000"
	C_PVR = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = false
	C_USE_EXT_NM_BRK = false
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = 0
	C_USE_LUTRAM = "yes"
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = true
	C_USE_SRL16 = "yes"
	C_USE_STACK_PROTECTION = false
    Set user-defined property "KEEP =  true" for signal <ex_valid_jump>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_3.of_clear_MSR_BIP_hold_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_load_store_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_load_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_byte_access_i_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_doublet_access_i_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_lwx_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_swx_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_reverse_mem_access_inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst> in unit <Decode_gti>.
INFO:Xst:2679 - Register <if_hold_incr_MMU_1> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <if_valid_req_prev> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_Take_Interrupt_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_Take_Ext_BRK_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <OF_Take_Exception_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_SLR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_SHR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Interrupt_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Ext_NM_BRK_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Ext_BRK_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Interrupt_Brk_combo> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break_No_Dbg> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Dbg_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_enable_sext_shift_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_set_MSR_IE_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_fpu_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Not_FPU_Instr> in unit <Decode_gti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_bs_instr_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_div_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Div_Unsigned> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_DataBus_Exclusive> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_ICache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_DCache_decode> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_div_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_cmp_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_bs_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_SLR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_SHR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_potential_exception> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_clr_ESR_l> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Div_Overflow> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_set_MSR_IE_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_ESR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EAR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EDR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_FSR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_PVR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_BTR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_SLR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_SHR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_potential_exception_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Take_Intr_or_Exc> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Take_Intr_or_Exc_keep> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_DCache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode_gti> analyzed. Unit <Decode_gti> generated.

Analyzing generic Entity <PC_Module_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_ENABLE_ACE = 0
	C_PC_START_ADDR = "00000000000000000000000000000000"
	C_TARGET = "spartan3"
	C_USE_BTC = false
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0
	C_USE_SRL16 = "yes"
    Set property "shreg_extract = yes" for signal <PC_Buffer>.
    Set property "shreg_extract = yes" for signal <srl16>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF> in unit <PC_Module_gti>.
Entity <PC_Module_gti> analyzed. Unit <PC_Module_gti> generated.

Analyzing generic Entity <PreFetch_Buffer_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_FAULT_TOLERANT = 0
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "spartan3"
	C_USE_MMU = 0
	C_USE_SRL16 = "yes"
    Set property "shreg_extract = yes" for signal <ibuffer>.
    Set user-defined property "KEEP =  true" for signal <of_ibuf_sel>.
    Set user-defined property "KEEP =  true" for signal <of_buffer_sel_i>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
Entity <PreFetch_Buffer_gti> analyzed. Unit <PreFetch_Buffer_gti> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <Jump_Logic> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
Entity <Jump_Logic> analyzed. Unit <Jump_Logic> generated.

Analyzing generic Entity <Data_Flow_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DYNAMIC_INTR_ADDR = false
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_EXCEPTION_ADDR = "00000000000000000000000000100000"
	C_EXT_BRK_ADDR = "00000000000000000000000000011000"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000000000000000000000000010000"
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00011110"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = false
	C_MMU_ZONES = 16
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = 1
	C_USE_SRL16 = "yes"
	C_USE_STACK_PROTECTION = 0
    Set property "max_fanout = 1000000" for signal <ex_op1_i>.
    Set property "max_fanout = 1000000" for signal <ex_op2>.
    Set property "max_fanout = 1000000" for signal <ex_op3>.
    Set property "ram_style = distributed" for unit <Register_File_gti>.
WARNING:Xst:753 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" line 2022: Unconnected output port 'MEM_FPU_Done' of component 'FPU'.
WARNING:Xst:753 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" line 2022: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow_gti> analyzed. Unit <Data_Flow_gti> generated.

Analyzing generic Entity <Register_File_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
	C_USE_LUTRAM = "yes"
    Set property "ram_extract = yes" for signal <Reg_File>.
WARNING:Xst:795 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" line 229: Size of operands are different : result is <false>.
Entity <Register_File_gti> analyzed. Unit <Register_File_gti> generated.

Analyzing generic Entity <Operand_Select_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DYNAMIC_INTR_ADDR = false
	C_EXCEPTION_ADDR = "00000000000000000000000000100000"
	C_EXT_BRK_ADDR = "00000000000000000000000000011000"
	C_INTERRUPT_ADDR = "00000000000000000000000000010000"
	C_TARGET = "spartan3"
Entity <Operand_Select_gti> analyzed. Unit <Operand_Select_gti> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "spartan3"
    Set user-defined property "INIT =  F0" for instance <FPGA_Target.Use_Carry_Decoding.FPGA_LUT4_Target.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_1> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3"
	C_USE_PCMP_INSTR = true
    Set user-defined property "KEEP =  true" for signal <sign_0_15>.
    Set user-defined property "KEEP =  true" for signal <sign_16_23>.
    Set user-defined property "KEEP =  true" for signal <mask_0_15>.
    Set user-defined property "KEEP =  true" for signal <mask_16_23>.
    Set user-defined property "INIT =  0002" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_0> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  00FC" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_1> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  FF0C" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_00_lut_2> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  8000" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  7FFF" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut> in unit <Shift_Logic_Module_gti>.
Entity <Shift_Logic_Module_gti> analyzed. Unit <Shift_Logic_Module_gti> generated.

Analyzing Entity <count_leading_zeros> in library <Microblaze_v8_50_c> (Architecture <IMP>).
Entity <count_leading_zeros> analyzed. Unit <count_leading_zeros> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <MUL_Unit> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
Entity <MUL_Unit> analyzed. Unit <MUL_Unit> generated.

Analyzing generic Entity <Barrel_Shifter_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3"
	C_USE_BARREL = false
Entity <Barrel_Shifter_gti> analyzed. Unit <Barrel_Shifter_gti> generated.

Analyzing generic Entity <WB_Mux> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = false
	C_PVR = 0
	C_TARGET = "spartan3"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 0
	C_USE_STACK_PROTECTION = false
Entity <WB_Mux> analyzed. Unit <WB_Mux> generated.

Analyzing generic Entity <WB_Mux_Bit> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_DATA_WIDTH = 3
	C_LUT_SIZE = 4
	C_TARGET = "spartan3"
    Set property "BELTYPE = LUT" for signal <wb_fwd_i>.
WARNING:Xst:2211 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd" line 302: Instantiating black box module <MUXF5>.
Entity <WB_Mux_Bit> analyzed. Unit <WB_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
Entity <Zero_Detect_gti> analyzed. Unit <Zero_Detect_gti> generated.

Analyzing generic Entity <Byte_Doublet_Handle_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ENDIANNESS = 0
	C_TARGET = "spartan3"
	C_USE_REORDER_INSTR = 1
Entity <Byte_Doublet_Handle_gti> analyzed. Unit <Byte_Doublet_Handle_gti> generated.

Analyzing generic Entity <Data_Flow_Logic> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_FSL_LINKS = 0
	C_MAX_FSL_LINKS = 16
	C_TARGET = "spartan3"
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
Entity <Data_Flow_Logic> analyzed. Unit <Data_Flow_Logic> generated.

Analyzing generic Entity <msr_reg_gti> in library <Microblaze_v8_50_c> (Architecture <msr_reg>).
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[17].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[18].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[19].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[20].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[21].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[22].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[23].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[25].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[27].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[31].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
Entity <msr_reg_gti> analyzed. Unit <msr_reg_gti> generated.

Analyzing generic Entity <exception_registers_gti> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "spartan3"
	C_USE_MMU = 0
    Set user-defined property "INIT =  00" for instance <FPGA_Target.exception_carry_select_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[31].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[30].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[29].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[28].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[27].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[26].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[25].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[24].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[23].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[22].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[21].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[20].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[19].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[18].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[17].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[16].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[15].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[14].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[13].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[12].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[11].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[10].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[9].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[8].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[7].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[6].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[5].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[4].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[3].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[2].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[1].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Using_FPGA_LUT4.Gen_Ret_Addr[0].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
INFO:Xst:2679 - Register <WB_ESR_i<27>> in unit <exception_registers_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <exception_registers_gti> analyzed. Unit <exception_registers_gti> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3"
	C_USE_FPU = 0
	C_USE_SRL16 = "yes"
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_BASE_VECTORS = "00000000000000000000000000000000"
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00011110"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_REORDER_INSTR = 1
	C_USE_STACK_PROTECTION = 0
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <carry_or> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_TARGET = "spartan3"
Entity <carry_or> analyzed. Unit <carry_or> generated.

Analyzing generic Entity <read_data_mux> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = false
Entity <read_data_mux> analyzed. Unit <read_data_mux> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = false
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = false
	C_TARGET = "spartan3"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = false
Entity <instr_mux> analyzed. Unit <instr_mux> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_IPLB_DWIDTH = 32
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <MMU> in library <Microblaze_v8_50_c> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_ENABLE_ACE = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ENDIAN = true
	C_MMU_ITLB_SIZE = 2
	C_MMU_PARITY = false
	C_MMU_TLB_READ = false
	C_MMU_TLB_WRITE = false
	C_MMU_ZONES = 16
	C_TARGET = "spartan3"
	C_USE_LUTRAM = "yes"
	C_USE_MMU = 0
Entity <MMU> analyzed. Unit <MMU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <dbg_Stop_Instr_Fetch_delay> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <read_data_mux>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/read_data_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DLMB_valid_read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DCache_valid_read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <read_data_mux> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <IDebug_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDebug_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ILMB_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ILMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <muxB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <instr_mux> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu.vhd".
WARNING:Xst:647 - Input <WB_exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_potential_exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_TLB_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBX<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_ZPR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_TLB_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Write_DCache_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBSX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_TLB_Invalidate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_Req_TLB_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <utlb_IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_HitIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_dtlb_inval<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_zpr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_tlbx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_Instr_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_ITLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_tlb_addr_mmu_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_regs_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd_wait> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_potential_exc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_allow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_MMU_Stall_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Data_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <USizeMask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TLBX_Low> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrZpr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrSx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrPid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NoWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MaskedData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBLo_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ISIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IEx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Fetch_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_UTLB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_W_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataHigh_E_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataHigh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DTLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DSIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_W_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATAHI_E_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MMU> synthesized.


Synthesizing Unit <Register_File_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd".
WARNING:Xst:647 - Input <Config_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <WB_GPR_Wr_std> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit dual-port RAM <Mram_Reg_File> for signal <Reg_File>.
    Found 32x32-bit dual-port RAM <Mram_Reg_File_ren> for signal <Reg_File>.
    Found 32x32-bit dual-port RAM <Mram_Reg_File_ren_1> for signal <Reg_File>.
    Summary:
	inferred   3 RAM(s).
Unit <Register_File_gti> synthesized.


Synthesizing Unit <Operand_Select_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_gti.vhd".
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <of_branch_cmp>.
    Found 32-bit 4-to-1 multiplexer for signal <of_op2>.
    Found 32-bit 4-to-1 multiplexer for signal <of_op3>.
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <Operand_Select_gti> synthesized.


Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter_gti.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Left_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BS_Num_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Arith_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Is_BS_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Barrel_Shifter_gti> synthesized.


Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle_gti.vhd".
WARNING:Xst:1780 - Signal <wb_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_byte_selects> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 4-to-1 multiplexer for signal <WB_Steered_Read_Data<24:31>>.
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 1-bit xor2 for signal <ex_reverse_byteorder>.
    Found 1-bit xor3 for signal <ex_unaligned_Addr_2LSb<0>>.
    Found 1-bit xor2 for signal <ex_unaligned_Addr_2LSb<1>>.
    Found 1-bit register for signal <mem_Byte_Access<0>>.
    Found 2-bit register for signal <mem_byte_selects>.
    Found 1-bit register for signal <mem_Doublet_Access<0>>.
    Found 1-bit register for signal <mem_reverse_byteorder>.
    Found 2-bit register for signal <wb_read_lsb_1_sel>.
    Found 2-bit register for signal <wb_read_lsb_sel>.
    Found 1-bit register for signal <wb_read_msb_doublet_sel>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle_gti> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_FPU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FPU> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <count_leading_zeros>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/count_leading_zero.vhd".
WARNING:Xst:647 - Input <Data<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <count_leading_zeros> synthesized.


Synthesizing Unit <carry_or>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_or.vhd".
Unit <carry_or> synthesized.


Synthesizing Unit <PC_Module_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module_gti.vhd".
WARNING:Xst:647 - Input <EX_change_VM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Branch_With_Delayslot<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Valid_Fetch<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instr_Exc_Occurred<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Branch_With_Delayslot<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRALID_0x8_instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Take_Intr_or_Exc_keep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_State<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRKI_0x8_0x18<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Exc_No_Load_Store_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_Req_BTC_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Sel_Input<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid_Keep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Addr_Lookup_MMU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Buffer_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Jump_Wanted<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_BTC_Invalidate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_buffer_full<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Buffer_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_pc_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bt_pc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bt_jump> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 128-bit register for signal <PC_Buffer>.
    Found 32-bit 4-to-1 multiplexer for signal <srl16>.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <PC_Module_gti> synthesized.


Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer_gti.vhd".
WARNING:Xst:647 - Input <IF_Instr_Storage_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_TLB_Miss_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <valid_fetch_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_ibuf_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_buffer_sel_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_Valid_early> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length_1_carry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jump_load_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jump_load_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jump_load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_length_2and3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_length> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_ibuf_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_ibuf_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ex_branch_with_delayslot_i<0>>.
    Found 172-bit register for signal <ibuffer>.
    Found 1-bit register for signal <of_Valid_I>.
    Found 5-bit register for signal <sel_input>.
    Found 43-bit 4-to-1 multiplexer for signal <srl16>.
    Summary:
	inferred 179 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <PreFetch_Buffer_gti> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <Jump_Logic>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/jump_logic_gti.vhd".
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q<0>>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n<0>>.
    Found 1-bit register for signal <force1>.
    Found 1-bit register for signal <force2>.
    Found 1-bit register for signal <force_Val1>.
    Found 1-bit register for signal <force_Val2_N>.
    Found 1-bit register for signal <use_Reg_Neg_DI>.
    Found 1-bit register for signal <use_Reg_Neg_S>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Jump_Logic> synthesized.


Synthesizing Unit <MUL_Unit>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_prod_BD_plus_AD_plus_BC<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_prod_BD<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BD<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BC<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD_plus_BC_I<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul64_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul32_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <mem_prod_AD_plus_BC_I>.
    Found 17-bit adder for signal <mem_prod_BD_plus_AD_plus_BC>.
    Found 32-bit register for signal <wb_prod_BD>.
    Found 17-bit register for signal <wb_prod_BD_plus_AD_plus_BC>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <MUL_Unit> synthesized.


Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect_gti.vhd".
Unit <Zero_Detect_gti> synthesized.


Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_logic_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_EX_Result_Load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FSL_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <WB_FSL_No>.
    Found 1-bit register for signal <MEM_Not_Mul_Op<0>>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 1-bit register for signal <MEM_Not_FPU_Op<0>>.
    Found 4-bit register for signal <mem_FSL_No>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.


Synthesizing Unit <msr_reg_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_gti.vhd".
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Clear_VM_UM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<17:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <msr_reg_gti> synthesized.


Synthesizing Unit <exception_registers_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers_gti.vhd".
WARNING:Xst:647 - Input <WB_Exception_Kind<27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instruction_Exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_PC_II> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <WB_EDR>.
    Found 32-bit register for signal <WB_BTR>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <mem_EAR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 8-bit register for signal <WB_ESR_i<19:26>>.
    Found 4-bit register for signal <WB_ESR_i<28:31>>.
    Found 32-bit register for signal <wb_PC_I>.
    Summary:
	inferred 313 D-type flip-flop(s).
Unit <exception_registers_gti> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 239.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <WB_Mux_Bit>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd".
WARNING:Xst:647 - Input <Select_Bits<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux_Bit> synthesized.


Synthesizing Unit <Decode_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode_gti.vhd".
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_Req_I_DVM_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_ImmReg_Eq_BaseVector<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Violation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ext_BRK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Req<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Internal_interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<23:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Write_ICache_Done<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_Overflow<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Snoop_Req_D_DVM_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <spr_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_stall_reg_conflict> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_sel_fsl_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Take_Interrupt_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Take_Ext_BRK_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_ZPR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBLO<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBHI<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_PID<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Priv_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_carry<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_Zone_Protect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_ECC_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_Illegal_Opcode_unmasked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Ext_NM_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Ext_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_wait_on_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fsl_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fpu_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_FSL_Ctrl_Error<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exceptions_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_incr3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_incr2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_nm_brk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_write_dcache_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_ZPR_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBSX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBLO_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBHI_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_PID_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_mmu_mts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_ignore_delayslot_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_div_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_cmp_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_enable_sext_shift_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_enable_alu_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_clear_MSR_UM_VM_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_branch_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_alu_sel_logic_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_NM_BRK_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_NM_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_BRK_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Allow_Sel_TLB<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <allow_ext_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OF_Take_Exception_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <EX_Arith_Shift<0>>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel<0>>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data<0>>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1<0>>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <Dbg_Clean_Stop<0>>.
    Found 1-bit register for signal <EX_SWAP_BYTE_Instr<0>>.
    Found 1-bit register for signal <EX_Left_Shift<0>>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 1-bit register for signal <Trace_WB_Jump_Hit>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 1-bit register for signal <WB_Doublet_Access<0>>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <EX_Use_Carry<0>>.
    Found 1-bit register for signal <EX_SWAP_Instr<0>>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <WB_DelaySlot_Instr<0>>.
    Found 1-bit register for signal <EX_CMP_Op<0>>.
    Found 1-bit register for signal <WB_Read_Imm_Reg<0>>.
    Found 1-bit register for signal <EX_Logic_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_MEM_Res<0>>.
    Found 1-bit register for signal <EX_Unsigned_Op<0>>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <EX_CLZ_Instr<0>>.
    Found 1-bit register for signal <WB_Quadlet_Access<0>>.
    Found 1-bit register for signal <WB_Byte_Access<0>>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <active_wakeup<0>>.
    Found 1-bit register for signal <ex_branch_with_delayslot<0>>.
    Found 1-bit register for signal <ex_bt_hit_hold<0>>.
    Found 1-bit register for signal <ex_delayslot_Instr<0>>.
    Found 1-bit register for signal <ex_first_cycle<0>>.
    Found 1-bit register for signal <ex_gpr_write<0>>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_gpr_write_dbg<0>>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Instr_Excep_combo<0>>.
    Found 1-bit register for signal <ex_is_div_instr_I<0>>.
    Found 1-bit register for signal <ex_is_mul_instr<0>>.
    Found 1-bit register for signal <ex_is_multi_instr2<0>>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <ex_jump_hold<0>>.
    Found 1-bit register for signal <ex_jump_nodelay<0>>.
    Found 1-bit register for signal <ex_load_alu_carry<0>>.
    Found 1-bit register for signal <ex_load_shift_carry<0>>.
    Found 1-bit register for signal <ex_mbar_decode<0>>.
    Found 1-bit register for signal <ex_mbar_is_sleep<0>>.
    Found 1-bit register for signal <ex_mbar_sleep<0>>.
    Found 1-bit register for signal <ex_mbar_stall_no_sleep_1<0>>.
    Found 1-bit register for signal <ex_mfsmsr_i<0>>.
    Found 1-bit register for signal <ex_move_to_FSR_instr<0>>.
    Found 1-bit register for signal <ex_move_to_MSR_instr<0>>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 6-bit register for signal <ex_opcode>.
    Found 1-bit register for signal <ex_read_imm_reg<0>>.
    Found 1-bit register for signal <ex_read_imm_reg_1<0>>.
    Found 1-bit register for signal <ex_reservation<0>>.
    Found 1-bit register for signal <ex_sel_alu_i<0>>.
    Found 1-bit register for signal <ex_set_bip<0>>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr<0>>.
    Found 1-bit register for signal <ex_sleep_i<0>>.
    Found 1-bit register for signal <ex_valid<0>>.
    Found 1-bit register for signal <ex_valid_jump<0>>.
    Found 1-bit register for signal <ex_valid_keep<0>>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ex_write_icache_done_i<0>>.
    Found 1-bit register for signal <if_fetch_in_progress<0>>.
    Found 1-bit register for signal <if_missed_fetch<0>>.
    Found 1-bit register for signal <if_missed_fetch_already_tested<0>>.
    Found 1-bit register for signal <keep_jump_taken_with_ds<0>>.
    Found 1-bit register for signal <mem_byte_access<0>>.
    Found 1-bit register for signal <mem_delayslot_instr<0>>.
    Found 1-bit register for signal <mem_doublet_access<0>>.
    Found 1-bit register for signal <mem_exception_from_ex<0>>.
    Found 1-bit register for signal <mem_gpr_write<0>>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_gpr_write_dbg<0>>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_is_div_instr_I<0>>.
    Found 1-bit register for signal <mem_is_load_instr<0>>.
    Found 1-bit register for signal <mem_is_msr_instr<0>>.
    Found 1-bit register for signal <mem_is_mul_instr<0>>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <mem_is_store_instr<0>>.
    Found 1-bit register for signal <mem_jump_hit<0>>.
    Found 1-bit register for signal <mem_jump_taken<0>>.
    Found 1-bit register for signal <mem_load_store_access<0>>.
    Found 1-bit register for signal <mem_read_imm_reg<0>>.
    Found 1-bit register for signal <mem_read_imm_reg_1<0>>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I<0>>.
    Found 1-bit register for signal <mem_valid<0>>.
    Found 1-bit register for signal <mem_word_access<0>>.
    Found 5-bit comparator equal for signal <of_read_ex_write_op1_conflict_0$cmp_eq0000> created at line 2069.
    Found 5-bit comparator equal for signal <of_read_ex_write_op2_conflict_0$cmp_eq0000> created at line 2071.
    Found 5-bit comparator equal for signal <of_read_ex_write_op3_conflict_0$cmp_eq0000> created at line 2073.
    Found 1-bit register for signal <of_read_imm_reg_ii<0>>.
    Found 5-bit comparator equal for signal <of_read_mem_write_op1_conflict_0$cmp_eq0000> created at line 2075.
    Found 5-bit comparator equal for signal <of_read_mem_write_op2_conflict_0$cmp_eq0000> created at line 2077.
    Found 5-bit comparator equal for signal <of_read_mem_write_op3_conflict_0$cmp_eq0000> created at line 2079.
    Found 5-bit comparator equal for signal <of_read_wb_write_op1_conflict_0$cmp_eq0000> created at line 2081.
    Found 5-bit comparator equal for signal <of_read_wb_write_op2_conflict_0$cmp_eq0000> created at line 2083.
    Found 5-bit comparator equal for signal <of_read_wb_write_op3_conflict_0$cmp_eq0000> created at line 2085.
    Found 1-bit register for signal <of_set_MSR_EE_hold<0>>.
    Found 1-bit register for signal <wb_exception_i<0>>.
    Found 5-bit register for signal <wb_exception_kind_i>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <wb_gpr_write_dbg<0>>.
    Found 1-bit register for signal <wb_gpr_write_i<0>>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <wb_is_mul_instr<0>>.
    Found 1-bit register for signal <wb_PipeRun_i<0>>.
    Found 1-bit register for signal <wb_reset>.
    Found 1-bit register for signal <wb_valid<0>>.
    Summary:
	inferred 269 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <Decode_gti> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_gti.vhd".
WARNING:Xst:647 - Input <EX_Enable_Sext_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sign_bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sext_shift_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_2_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_1_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <logic_result>.
    Found 32-bit xor2 for signal <logic_result$xor0000> created at line 272.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Shift_Logic_Module_gti> synthesized.


Synthesizing Unit <WB_Mux>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_Sel_SPR_SHR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EAR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_FPU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_SLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_SLR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_BTR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MMU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_ESR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MMU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FPU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_SHR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux> synthesized.


Synthesizing Unit <Data_Flow_gti>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_EX_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_SHR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Wr_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Check_Stack_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MTS_SHR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_SLR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MTS_SLR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Rd_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DAXI_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_ex_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Data_Flow_gti> synthesized.


Synthesizing Unit <MicroBlaze_Core>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_core.vhd".
WARNING:Xst:647 - Input <M1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_CRREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Capture> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_IF_Debug_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_CDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_CRREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Disable_Interrupt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_EX_Dbg_PC_Hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_MB_Halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ACSNOOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M10_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_CDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_TDI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_IF_Debug_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Stop_Instr_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M11_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ACSNOOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M12_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Stop_CPU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M8_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ACVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Inhibit_EX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M13_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M9_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M14_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ACVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M15_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Config_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Reg_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ACPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ACADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_State> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Want_To_Break_Mem_Access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ACPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Wakeup> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ACADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_pc_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_gpr_wr_dbg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <wb_dlmb_data_strobe> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <wb_databus_steered_read_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_Halted<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sync_reset_b<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_tlb_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_tlb_pid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_tlb_invalidate> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_tlb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_i_dvm_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_d_dvm_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_req_btc_invalidate> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snoop_btc_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_brki_0x18<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Valid_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_pid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_databus_ext_exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_databus_exclusive> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exception_Taken<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_icache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <icache_data_strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_valid_tlb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_cache_addr_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_addr_strobe_lmb_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_addr_lmb_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fsl_will_dbg_break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_tag<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_flush<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_ext<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_writethrough> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_write_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_exclusive> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_byte_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_aligned_addr_2lsb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_databus_access_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exception_Taken<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_clean_stop<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TVALID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TREADY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TLAST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TDATA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TVALID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TREADY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TLAST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TDATA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Put_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Get_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dbg_Inhibit_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 32-bit register for signal <interrupt_address_d1>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Summary:
	inferred 105 D-type flip-flop(s).
Unit <MicroBlaze_Core> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd".
WARNING:Xst:1305 - Output <LOCKSTEP_Master_Out<44:4095>> is never assigned. Tied to value
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <LOCKSTEP_Slave_In<44:4095>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <local_sig<186:197>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <local_sig<253:348>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <local_sig<424:435>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <local_sig<495:590>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <local_sig<2236:2715>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <local_sig<2720:2779>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <local_sig<2971:3450>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <local_sig<3455:3514>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1780 - Signal <local_sig<3820:4095>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ICACHE_Stat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DCACHE_Stat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
