Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 18 20:13:29 2023
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            5 |
|      9 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              26 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------+------------------+------------------+----------------+
|  clk_o_BUFG      | FSM_onehot_Stan[3]_i_1_n_0 | rst_i_IBUF       |                3 |              4 |
|  clk_o_BUFG      | licznik[3]_i_1_n_0         | rst_i_IBUF       |                1 |              4 |
|  clk_o_BUFG      | licznik0[3]_i_1_n_0        | rst_i_IBUF       |                2 |              4 |
|  clk_o_BUFG      | licznik2[3]_i_1_n_0        | rst_i_IBUF       |                1 |              4 |
|  clk_o_BUFG      | licznik1[3]_i_1_n_0        | rst_i_IBUF       |                1 |              4 |
|  clk_o_BUFG      |                            | rst_i_IBUF       |                4 |              9 |
|  clk_o_BUFG      | uut1/led7_an_o[3]_i_1_n_0  |                  |                5 |             12 |
|  clk_i_IBUF_BUFG |                            | rst_i_IBUF       |                9 |             17 |
+------------------+----------------------------+------------------+------------------+----------------+


