// Seed: 3498977225
module module_0;
  wire id_1, id_2;
  always #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_3 <= id_4;
    id_3 <= id_4;
    id_4 <= id_3;
  end
  notif1 primCall (id_2, id_3, id_4);
  if (id_3) assign id_2 = id_1 - id_4;
  else begin : LABEL_0
    assign id_3 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    output tri id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wor id_13
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 ();
endmodule
