#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 08 23:59:00 2021
# Process ID: 2060
# Current directory: D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1
# Command line: vivado.exe -log Looper_Top.vds -mode batch -messageDb vivado.pb -notrace -source Looper_Top.tcl
# Log file: D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/Looper_Top.vds
# Journal file: D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Looper_Top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
Command: synth_design -top Looper_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 330.785 ; gain = 123.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Looper_Top' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:3]
	Parameter Tenhz bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Debounce' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Debounce.v:3]
	Parameter Time bound to: 4000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debounce' (2#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Debounce.v:3]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "GRAY" *) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:137]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/realtime/mig_7series_0_stub.v:5' bound to instance 'Inst_DDR' of component 'mig_7series_0' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (3#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:356]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (4#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mic_Input' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Mic_Input.v:3]
	Parameter kHZCnt bound to: 5120 - type: integer 
	Parameter leastValue bound to: 2720 - type: integer 
	Parameter bgNum bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Bit_Getter' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 0 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized0' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 85 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized0' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized1' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 170 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized1' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized2' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 256 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized2' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized3' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 341 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized3' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized4' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 426 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized4' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized5' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 512 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized5' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized6' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 597 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized6' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized7' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 682 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized7' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized8' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 768 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized8' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized9' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 853 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized9' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized10' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 938 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized10' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized11' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1024 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized11' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized12' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1109 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized12' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized13' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1194 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized13' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized14' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1280 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized14' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized15' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1365 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized15' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized16' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1450 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized16' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized17' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1536 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized17' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized18' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1621 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized18' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized19' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1706 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized19' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized20' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1792 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized20' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized21' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1877 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized21' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized22' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 1962 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized22' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized23' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2048 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized23' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized24' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2133 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized24' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized25' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2218 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized25' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized26' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2304 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized26' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized27' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2389 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized27' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized28' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2474 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized28' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized29' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2560 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized29' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized30' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2645 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized30' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized31' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2730 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized31' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized32' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2816 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized32' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized33' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2901 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized33' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized34' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 2986 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized34' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized35' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3072 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized35' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized36' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3157 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized36' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized37' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3242 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized37' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized38' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3328 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized38' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized39' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3413 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized39' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized40' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3498 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized40' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized41' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3584 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized41' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized42' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3669 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized42' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized43' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3754 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized43' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized44' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3840 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized44' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized45' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 3925 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized45' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized46' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4010 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized46' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized47' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4096 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized47' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized48' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4181 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized48' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized49' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4266 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized49' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized50' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4352 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized50' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized51' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4437 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized51' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized52' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4522 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized52' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized53' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4608 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized53' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized54' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4693 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized54' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized55' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4778 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized55' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized56' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4864 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized56' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized57' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 4949 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized57' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-638] synthesizing module 'Bit_Getter__parameterized58' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
	Parameter kHZ_Cnt bound to: 5120 - type: integer 
	Parameter Begin_kHZ_Cnt bound to: 5034 - type: integer 
	Parameter least_value bound to: 2720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bit_Getter__parameterized58' (5#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Bit_Getter.v:3]
INFO: [Synth 8-256] done synthesizing module 'Mic_Input' (6#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Mic_Input.v:3]
INFO: [Synth 8-638] synthesizing module 'Main_Control' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Main_Control.v:3]
	Parameter count_max bound to: 150000000 - type: integer 
	Parameter DEFAULT bound to: 4'b0000 
	Parameter PLAY bound to: 4'b0001 
	Parameter RECORD bound to: 4'b0010 
	Parameter DELETE bound to: 4'b0011 
	Parameter STOP bound to: 4'b0100 
	Parameter PBTNDB bound to: 4'b0101 
	Parameter PDELBTNDB bound to: 4'b0110 
	Parameter DELETEOTHERS bound to: 4'b0111 
	Parameter DEFAULT_DB bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Main_Control.v:73]
INFO: [Synth 8-256] done synthesizing module 'Main_Control' (7#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Main_Control.v:3]
INFO: [Synth 8-638] synthesizing module 'Memory_Control' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Memory_Control.v:6]
	Parameter MHz44cnt bound to: 2268 - type: integer 
	Parameter BANK bound to: 4'b0000 
	Parameter FLAG bound to: 4'b0010 
	Parameter BANK_ACK bound to: 4'b0001 
	Parameter INC_BLOCK bound to: 4'b0011 
	Parameter WAIT bound to: 4'b0111 
	Parameter DELETE bound to: 4'b0100 
	Parameter DELETE_ACK bound to: 4'b0101 
	Parameter DELETE_INC bound to: 4'b0110 
	Parameter ONECYCLE bound to: 4'b1000 
	Parameter ENTERDELETE bound to: 4'b1010 
	Parameter LEAVEDELETE bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Memory_Control.v:115]
INFO: [Synth 8-256] done synthesizing module 'Memory_Control' (8#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Memory_Control.v:6]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:255]
INFO: [Synth 8-638] synthesizing module 'PWM_Trans' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/PWM_Trans.v:3]
INFO: [Synth 8-256] done synthesizing module 'PWM_Trans' (9#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/PWM_Trans.v:3]
INFO: [Synth 8-638] synthesizing module 'Light_Output' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:103]
INFO: [Synth 8-638] synthesizing module 'Bin_To_Decimal' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:3]
INFO: [Synth 8-256] done synthesizing module 'Bin_To_Decimal' (10#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:3]
INFO: [Synth 8-638] synthesizing module 'Seg_Clk_Divider' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:52]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Seg_Clk_Divider' (11#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:52]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:79]
INFO: [Synth 8-256] done synthesizing module 'Counter' (12#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:79]
INFO: [Synth 8-638] synthesizing module 'Mux38' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:43]
INFO: [Synth 8-256] done synthesizing module 'Mux38' (13#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:43]
INFO: [Synth 8-638] synthesizing module 'Seg_Decoder' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:22]
INFO: [Synth 8-256] done synthesizing module 'Seg_Decoder' (14#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:22]
INFO: [Synth 8-638] synthesizing module 'Decoder38' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:89]
INFO: [Synth 8-256] done synthesizing module 'Decoder38' (15#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:89]
INFO: [Synth 8-256] done synthesizing module 'Light_Output' (16#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Light_Output.v:103]
INFO: [Synth 8-256] done synthesizing module 'Looper_Top' (17#1) [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:3]
WARNING: [Synth 8-3917] design Looper_Top has port micLRSel driven by constant 0
WARNING: [Synth 8-3917] design Looper_Top has port audSD driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 389.777 ; gain = 182.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 389.777 ; gain = 182.648
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_1' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:46]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mig_7series_0' instantiated as 'Ram/Inst_DDR' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:191]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_1'
Finished Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_1'
Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc] for cell 'Ram/Inst_DDR'
Finished Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc] for cell 'Ram/Inst_DDR'
Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/constrs_1/new/XDC.xdc]
Finished Parsing XDC File [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/constrs_1/new/XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/constrs_1/new/XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Looper_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Looper_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 701.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  D:/Ray/Vivado/Music_Looper/Music_Looper.runs/synth_1/.Xil/Vivado-2060-RayBeast/dcp_2/mig_7series_0_in_context.xdc, line 89).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'Ram2Ddr'
INFO: [Synth 8-5544] ROM "mem_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wdf_wren" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wdf_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rstMax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "setMax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mixData_reg' into 'increment_reg' [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Memory_Control.v:153]
INFO: [Synth 8-5546] ROM "getData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dataReady" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "increment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_delete_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delete_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ledR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timerVal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                           000001 |                              000
                stpreset |                           000010 |                              001
              stsenddata |                           000100 |                              010
              stsetcmdwr |                           001000 |                              100
              stsetcmdrd |                           010000 |                              011
               stwaitcen |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'Ram2Ddr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   9 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 27    
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 85    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	  12 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 17    
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  10 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 67    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Looper_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   9 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module Debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module Ram2Ddr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   3 Input     16 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module Bit_Getter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Bit_Getter__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Mic_Input 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Main_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  10 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
Module Memory_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	  12 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  12 Input      1 Bit        Muxes := 21    
Module PWM_Trans 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Bin_To_Decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 26    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 9     
Module Seg_Clk_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Light_Output 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "setMax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_delete_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dataReady" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg_clk_divider/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg_clk_divider/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'mixer_reg' and it is trimmed from '20' to '19' bits. [D:/Ray/Vivado/Music_Looper/Music_Looper.srcs/sources_1/new/Looper_Top.v:267]
INFO: [Synth 8-5546] ROM "ledR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledG" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Looper_Top has port micLRSel driven by constant 0
WARNING: [Synth 8-3917] design Looper_Top has port audSD driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 701.461 ; gain = 494.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------+---------------+----------------+
|Module Name  | RTL Object      | Depth x Width | Implemented As | 
+-------------+-----------------+---------------+----------------+
|Seg_Decoder  | out             | 32x7          | LUT            | 
|Light_Output | seg_decoder/out | 32x7          | LUT            | 
+-------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'CH5_reg[16]' (FDE) to 'CH5_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[16]' (FDE) to 'CH6_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[16]' (FDE) to 'CH7_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH5_reg[17]' (FDE) to 'CH5_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[17]' (FDE) to 'CH6_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[17]' (FDE) to 'CH7_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[16]' (FDE) to 'CH3_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[16]' (FDE) to 'CH2_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[16]' (FDE) to 'CH1_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[17]' (FDE) to 'CH3_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[17]' (FDE) to 'CH2_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[17]' (FDE) to 'CH1_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH0_reg[16]' (FDE) to 'CH0_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[16]' (FDE) to 'CH4_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH0_reg[17]' (FDE) to 'CH0_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[17]' (FDE) to 'CH4_reg[18]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[0]' (FD) to 'mic_input/aux_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[1]' (FD) to 'mic_input/aux_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[2]' (FD) to 'mic_input/aux_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[3]' (FD) to 'mic_input/aux_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[4]' (FD) to 'mic_input/aux_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[5]' (FD) to 'mic_input/aux_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[6]' (FD) to 'mic_input/aux_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[7]' (FD) to 'mic_input/aux_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[8]' (FD) to 'mic_input/aux_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[9]' (FD) to 'mic_input/aux_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[10]' (FD) to 'mic_input/aux_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[11]' (FD) to 'mic_input/aux_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[12]' (FD) to 'mic_input/aux_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[13]' (FD) to 'mic_input/aux_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'mic_input/aux_data_reg[14]' (FD) to 'mic_input/aux_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_control/\pstate_reg[4] )
INFO: [Synth 8-3886] merging instance 'Ram/ram_lb_int_reg' (FD) to 'Ram/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ram/ram_ub_int_reg' (FD) to 'Ram/ram_a_int_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Ram/\ram_a_int_reg[26] )
INFO: [Synth 8-3886] merging instance 'main_control/nstate_reg[0]' (FDE) to 'main_control/nstate_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_control/\nstate_reg[3] )
INFO: [Synth 8-3886] merging instance 'main_control/nstate_reg[2]' (FDE) to 'main_control/nstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[0]' (FDE) to 'Ram/mem_wdf_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[1]' (FDE) to 'Ram/mem_wdf_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[2]' (FDE) to 'Ram/mem_wdf_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[3]' (FDE) to 'Ram/mem_wdf_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[4]' (FDE) to 'Ram/mem_wdf_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[5]' (FDE) to 'Ram/mem_wdf_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[6]' (FDE) to 'Ram/mem_wdf_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[7]' (FDE) to 'Ram/mem_wdf_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[8]' (FDE) to 'Ram/mem_wdf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[9]' (FDE) to 'Ram/mem_wdf_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[10]' (FDE) to 'Ram/mem_wdf_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[11]' (FDE) to 'Ram/mem_wdf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[12]' (FDE) to 'Ram/mem_wdf_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[13]' (FDE) to 'Ram/mem_wdf_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[14]' (FDE) to 'Ram/mem_wdf_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[15]' (FDE) to 'Ram/mem_wdf_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[16]' (FDE) to 'Ram/mem_wdf_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[17]' (FDE) to 'Ram/mem_wdf_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[18]' (FDE) to 'Ram/mem_wdf_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[19]' (FDE) to 'Ram/mem_wdf_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[20]' (FDE) to 'Ram/mem_wdf_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[21]' (FDE) to 'Ram/mem_wdf_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[22]' (FDE) to 'Ram/mem_wdf_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[23]' (FDE) to 'Ram/mem_wdf_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[24]' (FDE) to 'Ram/mem_wdf_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[25]' (FDE) to 'Ram/mem_wdf_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[26]' (FDE) to 'Ram/mem_wdf_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[27]' (FDE) to 'Ram/mem_wdf_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[28]' (FDE) to 'Ram/mem_wdf_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[29]' (FDE) to 'Ram/mem_wdf_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[30]' (FDE) to 'Ram/mem_wdf_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[31]' (FDE) to 'Ram/mem_wdf_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[32]' (FDE) to 'Ram/mem_wdf_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[33]' (FDE) to 'Ram/mem_wdf_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[34]' (FDE) to 'Ram/mem_wdf_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[35]' (FDE) to 'Ram/mem_wdf_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[36]' (FDE) to 'Ram/mem_wdf_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[37]' (FDE) to 'Ram/mem_wdf_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[38]' (FDE) to 'Ram/mem_wdf_data_reg[54]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[39]' (FDE) to 'Ram/mem_wdf_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[40]' (FDE) to 'Ram/mem_wdf_data_reg[56]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[41]' (FDE) to 'Ram/mem_wdf_data_reg[57]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[42]' (FDE) to 'Ram/mem_wdf_data_reg[58]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[43]' (FDE) to 'Ram/mem_wdf_data_reg[59]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[44]' (FDE) to 'Ram/mem_wdf_data_reg[60]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[45]' (FDE) to 'Ram/mem_wdf_data_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[46]' (FDE) to 'Ram/mem_wdf_data_reg[62]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[47]' (FDE) to 'Ram/mem_wdf_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[48]' (FDE) to 'Ram/mem_wdf_data_reg[64]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[49]' (FDE) to 'Ram/mem_wdf_data_reg[65]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[50]' (FDE) to 'Ram/mem_wdf_data_reg[66]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[51]' (FDE) to 'Ram/mem_wdf_data_reg[67]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[52]' (FDE) to 'Ram/mem_wdf_data_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[53]' (FDE) to 'Ram/mem_wdf_data_reg[69]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[54]' (FDE) to 'Ram/mem_wdf_data_reg[70]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[55]' (FDE) to 'Ram/mem_wdf_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[56]' (FDE) to 'Ram/mem_wdf_data_reg[72]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[57]' (FDE) to 'Ram/mem_wdf_data_reg[73]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[58]' (FDE) to 'Ram/mem_wdf_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[59]' (FDE) to 'Ram/mem_wdf_data_reg[75]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[60]' (FDE) to 'Ram/mem_wdf_data_reg[76]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[61]' (FDE) to 'Ram/mem_wdf_data_reg[77]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[62]' (FDE) to 'Ram/mem_wdf_data_reg[78]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[63]' (FDE) to 'Ram/mem_wdf_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'Ram/mem_wdf_data_reg[64]' (FDE) to 'Ram/mem_wdf_data_reg[80]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Ram/\mem_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Ram/\mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Ram/\mem_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Ram/\mem_addr_reg[26] )
WARNING: [Synth 8-3332] Sequential element (ram_ub_int_reg) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_lb_int_reg) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[26]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[2]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[1]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[0]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[14]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[13]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[12]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[11]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[10]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[9]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[8]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[7]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[6]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[5]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[4]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[3]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[2]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[1]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_int_reg[0]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[126]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[125]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[124]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[123]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[122]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[121]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[120]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[119]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[118]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[117]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[116]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[115]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[114]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[113]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[112]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[111]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[110]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[109]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[108]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[107]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[106]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[105]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[104]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[103]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[102]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[101]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[100]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[99]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[98]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[97]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[96]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[95]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[94]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[93]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[92]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[91]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[90]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[89]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[88]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[87]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[86]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[85]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[84]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[83]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[82]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[81]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[80]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[79]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[78]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[77]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[76]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[75]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[74]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[73]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[72]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[71]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[70]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[69]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[68]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[67]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[66]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[65]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[64]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[63]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[62]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[61]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[60]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[59]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[58]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[57]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[56]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[55]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[54]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[53]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[52]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[51]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[50]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[49]) is unused and will be removed from module Ram2Ddr.
WARNING: [Synth 8-3332] Sequential element (mem_wdf_data_reg[48]) is unused and will be removed from module Ram2Ddr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 701.461 ; gain = 494.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_1/clk_out1' to pin 'clk_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Ram/Inst_DDR/ui_clk' to pin 'Ram/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 701.461 ; gain = 494.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 752.332 ; gain = 545.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_0     |     1|
|2     |mig_7series_0 |     1|
|3     |CARRY4        |   810|
|4     |LUT1          |  2545|
|5     |LUT2          |   171|
|6     |LUT3          |   156|
|7     |LUT4          |   230|
|8     |LUT5          |   266|
|9     |LUT6          |   387|
|10    |MUXF7         |    24|
|11    |FDCE          |    33|
|12    |FDRE          |  3000|
|13    |FDSE          |    24|
|14    |IBUF          |     6|
|15    |OBUF          |    31|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |  7849|
|2     |  Ram               |Ram2Ddr                     |   316|
|3     |  debounce          |Debounce                    |   162|
|4     |  light_output      |Light_Output                |   155|
|5     |    counter         |Counter                     |    42|
|6     |    seg_clk_divider |Seg_Clk_Divider             |   113|
|7     |  main_control      |Main_Control                |   252|
|8     |  memory_control    |Memory_Control              |   477|
|9     |  mic_input         |Mic_Input                   |  5855|
|10    |    geter_01        |Bit_Getter                  |    64|
|11    |    geter_02        |Bit_Getter__parameterized0  |    98|
|12    |    geter_03        |Bit_Getter__parameterized1  |    98|
|13    |    geter_04        |Bit_Getter__parameterized2  |    97|
|14    |    geter_05        |Bit_Getter__parameterized3  |    98|
|15    |    geter_06        |Bit_Getter__parameterized4  |    98|
|16    |    geter_07        |Bit_Getter__parameterized5  |    97|
|17    |    geter_08        |Bit_Getter__parameterized6  |    99|
|18    |    geter_09        |Bit_Getter__parameterized7  |    98|
|19    |    geter_10        |Bit_Getter__parameterized8  |    97|
|20    |    geter_11        |Bit_Getter__parameterized9  |    98|
|21    |    geter_12        |Bit_Getter__parameterized10 |    99|
|22    |    geter_13        |Bit_Getter__parameterized11 |    97|
|23    |    geter_14        |Bit_Getter__parameterized12 |    99|
|24    |    geter_15        |Bit_Getter__parameterized13 |    99|
|25    |    geter_16        |Bit_Getter__parameterized14 |    97|
|26    |    geter_17        |Bit_Getter__parameterized15 |    99|
|27    |    geter_18        |Bit_Getter__parameterized16 |    98|
|28    |    geter_19        |Bit_Getter__parameterized17 |    97|
|29    |    geter_20        |Bit_Getter__parameterized18 |    99|
|30    |    geter_21        |Bit_Getter__parameterized19 |    98|
|31    |    geter_22        |Bit_Getter__parameterized20 |    97|
|32    |    geter_23        |Bit_Getter__parameterized21 |    98|
|33    |    geter_24        |Bit_Getter__parameterized22 |    98|
|34    |    geter_25        |Bit_Getter__parameterized23 |    97|
|35    |    geter_26        |Bit_Getter__parameterized24 |    98|
|36    |    geter_27        |Bit_Getter__parameterized25 |    98|
|37    |    geter_28        |Bit_Getter__parameterized26 |    97|
|38    |    geter_29        |Bit_Getter__parameterized27 |    99|
|39    |    geter_30        |Bit_Getter__parameterized28 |    98|
|40    |    geter_31        |Bit_Getter__parameterized29 |    97|
|41    |    geter_32        |Bit_Getter__parameterized30 |    99|
|42    |    geter_33        |Bit_Getter__parameterized31 |    98|
|43    |    geter_34        |Bit_Getter__parameterized32 |    96|
|44    |    geter_35        |Bit_Getter__parameterized33 |    99|
|45    |    geter_36        |Bit_Getter__parameterized34 |    98|
|46    |    geter_37        |Bit_Getter__parameterized35 |    97|
|47    |    geter_38        |Bit_Getter__parameterized36 |    99|
|48    |    geter_39        |Bit_Getter__parameterized37 |    98|
|49    |    geter_40        |Bit_Getter__parameterized38 |    97|
|50    |    geter_41        |Bit_Getter__parameterized39 |    98|
|51    |    geter_42        |Bit_Getter__parameterized40 |    99|
|52    |    geter_43        |Bit_Getter__parameterized41 |    97|
|53    |    geter_44        |Bit_Getter__parameterized42 |    99|
|54    |    geter_45        |Bit_Getter__parameterized43 |    99|
|55    |    geter_46        |Bit_Getter__parameterized44 |    97|
|56    |    geter_47        |Bit_Getter__parameterized45 |    99|
|57    |    geter_48        |Bit_Getter__parameterized46 |    98|
|58    |    geter_49        |Bit_Getter__parameterized47 |    95|
|59    |    geter_50        |Bit_Getter__parameterized48 |    98|
|60    |    geter_51        |Bit_Getter__parameterized49 |    98|
|61    |    geter_52        |Bit_Getter__parameterized50 |    97|
|62    |    geter_53        |Bit_Getter__parameterized51 |    99|
|63    |    geter_54        |Bit_Getter__parameterized52 |    98|
|64    |    geter_55        |Bit_Getter__parameterized53 |    97|
|65    |    geter_56        |Bit_Getter__parameterized54 |    99|
|66    |    geter_57        |Bit_Getter__parameterized55 |    98|
|67    |    geter_58        |Bit_Getter__parameterized56 |    97|
|68    |    geter_59        |Bit_Getter__parameterized57 |    99|
|69    |    geter_60        |Bit_Getter__parameterized58 |    98|
|70    |  pwm_trans         |PWM_Trans                   |    34|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 752.332 ; gain = 545.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 351 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 752.332 ; gain = 179.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 752.332 ; gain = 545.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 816 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
332 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 752.332 ; gain = 493.367
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 752.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 08 23:59:50 2021...
