$date
	Sun Dec 18 14:55:44 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tester $end
$var wire 1 ! q $end
$var wire 1 " qn $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
z"
z!
$end
#5
1#
#9
1$
#10
0$
0#
#11
1$
#13
0$
#14
1$
#15
1#
#20
0#
#25
1#
#26
0$
#27
1$
#29
0$
#30
1$
0#
#31
0$
#32
1$
#33
0$
#35
1#
#40
0#
1$
#45
1#
#48
