

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Nov 06 15:07:22 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   001038                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _port_registers
    56   001038  80                 	db	128
    57   001039  0F                 	db	15
    58   00103A  81                 	db	129
    59   00103B  0F                 	db	15
    60   00103C  82                 	db	130
    61   00103D  0F                 	db	15
    62   00103E  83                 	db	131
    63   00103F  0F                 	db	15
    64   001040  84                 	db	132
    65   001041  0F                 	db	15
    66                           
    67                           ;initializer for _lat_registers
    68   001042  89                 	db	137
    69   001043  0F                 	db	15
    70   001044  8A                 	db	138
    71   001045  0F                 	db	15
    72   001046  8B                 	db	139
    73   001047  0F                 	db	15
    74   001048  8C                 	db	140
    75   001049  0F                 	db	15
    76   00104A  8D                 	db	141
    77   00104B  0F                 	db	15
    78                           
    79                           ;initializer for _tris_registers
    80   00104C  92                 	db	146
    81   00104D  0F                 	db	15
    82   00104E  93                 	db	147
    83   00104F  0F                 	db	15
    84   001050  94                 	db	148
    85   001051  0F                 	db	15
    86   001052  95                 	db	149
    87   001053  0F                 	db	15
    88   001054  96                 	db	150
    89   001055  0F                 	db	15
    90   000000                     _PORTE	set	3972
    91   000000                     _PORTD	set	3971
    92   000000                     _PORTC	set	3970
    93   000000                     _PORTB	set	3969
    94   000000                     _PORTA	set	3968
    95   000000                     _LATA	set	3977
    96   000000                     _TRISA	set	3986
    97   000000                     _TRISE	set	3990
    98   000000                     _TRISD	set	3989
    99   000000                     _TRISC	set	3988
   100   000000                     _TRISB	set	3987
   101   000000                     _LATE	set	3981
   102   000000                     _LATD	set	3980
   103   000000                     _LATC	set	3979
   104   000000                     _LATB	set	3978
   105                           
   106                           ; #config settings
   107                           
   108                           	psect	cinit
   109   001002                     __pcinit:
   110                           	callstack 0
   111   001002                     start_initialization:
   112                           	callstack 0
   113   001002                     __initialization:
   114                           	callstack 0
   115                           
   116                           ; Initialize objects allocated to COMRAM (30 bytes)
   117                           ; load TBLPTR registers with __pidataCOMRAM
   118   001002  0E38               	movlw	low __pidataCOMRAM
   119   001004  6EF6               	movwf	tblptrl,c
   120   001006  0E10               	movlw	high __pidataCOMRAM
   121   001008  6EF7               	movwf	tblptrh,c
   122   00100A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   123   00100C  6EF8               	movwf	tblptru,c
   124   00100E  EE00  F001         	lfsr	0,__pdataCOMRAM
   125   001012  EE10 F01E          	lfsr	1,30
   126   001016                     copy_data0:
   127   001016  0009               	tblrd		*+
   128   001018  CFF5 FFEE          	movff	tablat,postinc0
   129   00101C  50E5               	movf	postdec1,w,c
   130   00101E  50E1               	movf	fsr1l,w,c
   131   001020  E1FA               	bnz	copy_data0
   132                           
   133                           ; Clear objects allocated to COMRAM (6 bytes)
   134   001022  6A24               	clrf	(__pbssCOMRAM+5)& (0+255),c
   135   001024  6A23               	clrf	(__pbssCOMRAM+4)& (0+255),c
   136   001026  6A22               	clrf	(__pbssCOMRAM+3)& (0+255),c
   137   001028  6A21               	clrf	(__pbssCOMRAM+2)& (0+255),c
   138   00102A  6A20               	clrf	(__pbssCOMRAM+1)& (0+255),c
   139   00102C  6A1F               	clrf	__pbssCOMRAM& (0+255),c
   140   00102E                     end_of_initialization:
   141                           	callstack 0
   142   00102E                     __end_of__initialization:
   143                           	callstack 0
   144   00102E  0E00               	movlw	low (__Lmediumconst shr (0+16))
   145   001030  6EF8               	movwf	tblptru,c
   146   001032  0100               	movlb	0
   147   001034  EF2B  F008         	goto	_main	;jump to C main() function
   148                           
   149                           	psect	bssCOMRAM
   150   00001F                     __pbssCOMRAM:
   151                           	callstack 0
   152   00001F                     relay_initialize@F2885:
   153                           	callstack 0
   154   00001F                     	ds	1
   155   000020                     _ret:
   156                           	callstack 0
   157   000020                     	ds	1
   158   000021                     led_turn_toggle@F2906:
   159                           	callstack 0
   160   000021                     	ds	1
   161   000022                     led_turn_off@F2901:
   162                           	callstack 0
   163   000022                     	ds	1
   164   000023                     led_turn_on@F2896:
   165                           	callstack 0
   166   000023                     	ds	1
   167   000024                     led_initialize@F2891:
   168                           	callstack 0
   169   000024                     	ds	1
   170                           
   171                           	psect	dataCOMRAM
   172   000001                     __pdataCOMRAM:
   173                           	callstack 0
   174   000001                     _port_registers:
   175                           	callstack 0
   176   000001                     	ds	10
   177   00000B                     _lat_registers:
   178                           	callstack 0
   179   00000B                     	ds	10
   180   000015                     _tris_registers:
   181                           	callstack 0
   182   000015                     	ds	10
   183                           
   184                           	psect	cstackCOMRAM
   185   000000                     __pcstackCOMRAM:
   186                           	callstack 0
   187   000000                     
   188                           ; 2 bytes @ 0x0
   189 ;;
   190 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   191 ;;
   192 ;; *************** function _main *****************
   193 ;; Defined at:
   194 ;;		line 14 in file "appplication.c"
   195 ;; Parameters:    Size  Location     Type
   196 ;;		None
   197 ;; Auto vars:     Size  Location     Type
   198 ;;		None
   199 ;; Return value:  Size  Location     Type
   200 ;;                  2  181[None  ] int 
   201 ;; Registers used:
   202 ;;		None
   203 ;; Tracked objects:
   204 ;;		On entry : 0/0
   205 ;;		On exit  : 0/0
   206 ;;		Unchanged: 0/0
   207 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   208 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   209 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   210 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   211 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   212 ;;Total ram usage:        0 bytes
   213 ;; This function calls:
   214 ;;		Nothing
   215 ;; This function is called by:
   216 ;;		Startup code after reset
   217 ;; This function uses a non-reentrant model
   218 ;;
   219                           
   220                           	psect	text0
   221   001056                     __ptext0:
   222                           	callstack 0
   223   001056                     _main:
   224                           	callstack 31
   225   001056                     l182:
   226   001056  EF2B  F008         	goto	l182
   227   00105A  EF00  F000         	goto	start
   228   00105E                     __end_of_main:
   229                           	callstack 0
   230                           
   231                           	psect	smallconst
   232   001000                     __psmallconst:
   233                           	callstack 0
   234   001000  00                 	db	0
   235   001001  00                 	db	0	; dummy byte at the end
   236   000000                     
   237                           	psect	rparam
   238   000000                     
   239                           	psect	config
   240                           
   241                           ; Padding undefined space
   242   300000                     	org	3145728
   243   300000  FF                 	db	255
   244                           
   245                           ;Config register CONFIG1H @ 0x300001
   246                           ;	Oscillator Selection bits
   247                           ;	OSC = HS, HS oscillator
   248                           ;	Fail-Safe Clock Monitor Enable bit
   249                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   250                           ;	Internal/External Oscillator Switchover bit
   251                           ;	IESO = OFF, Oscillator Switchover mode disabled
   252   300001                     	org	3145729
   253   300001  02                 	db	2
   254                           
   255                           ;Config register CONFIG2L @ 0x300002
   256                           ;	Power-up Timer Enable bit
   257                           ;	PWRT = OFF, PWRT disabled
   258                           ;	Brown-out Reset Enable bits
   259                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   260                           ;	Brown Out Reset Voltage bits
   261                           ;	BORV = 1, 
   262   300002                     	org	3145730
   263   300002  09                 	db	9
   264                           
   265                           ;Config register CONFIG2H @ 0x300003
   266                           ;	Watchdog Timer Enable bit
   267                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   268                           ;	Watchdog Timer Postscale Select bits
   269                           ;	WDTPS = 32768, 1:32768
   270   300003                     	org	3145731
   271   300003  1E                 	db	30
   272                           
   273                           ; Padding undefined space
   274   300004                     	org	3145732
   275   300004  FF                 	db	255
   276                           
   277                           ;Config register CONFIG3H @ 0x300005
   278                           ;	CCP2 MUX bit
   279                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   280                           ;	PORTB A/D Enable bit
   281                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   282                           ;	Low-Power Timer1 Oscillator Enable bit
   283                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   284                           ;	MCLR Pin Enable bit
   285                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   286   300005                     	org	3145733
   287   300005  81                 	db	129
   288                           
   289                           ;Config register CONFIG4L @ 0x300006
   290                           ;	Stack Full/Underflow Reset Enable bit
   291                           ;	STVREN = ON, Stack full/underflow will cause Reset
   292                           ;	Single-Supply ICSP Enable bit
   293                           ;	LVP = OFF, Single-Supply ICSP disabled
   294                           ;	Extended Instruction Set Enable bit
   295                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   296                           ;	Background Debugger Enable bit
   297                           ;	DEBUG = 0x1, unprogrammed default
   298   300006                     	org	3145734
   299   300006  81                 	db	129
   300                           
   301                           ; Padding undefined space
   302   300007                     	org	3145735
   303   300007  FF                 	db	255
   304                           
   305                           ;Config register CONFIG5L @ 0x300008
   306                           ;	Code Protection bit
   307                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   310                           ;	Code Protection bit
   311                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   312                           ;	Code Protection bit
   313                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   314   300008                     	org	3145736
   315   300008  0F                 	db	15
   316                           
   317                           ;Config register CONFIG5H @ 0x300009
   318                           ;	Boot Block Code Protection bit
   319                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   320                           ;	Data EEPROM Code Protection bit
   321                           ;	CPD = OFF, Data EEPROM not code-protected
   322   300009                     	org	3145737
   323   300009  C0                 	db	192
   324                           
   325                           ;Config register CONFIG6L @ 0x30000A
   326                           ;	Write Protection bit
   327                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   330                           ;	Write Protection bit
   331                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   332                           ;	Write Protection bit
   333                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   334   30000A                     	org	3145738
   335   30000A  0F                 	db	15
   336                           
   337                           ;Config register CONFIG6H @ 0x30000B
   338                           ;	Configuration Register Write Protection bit
   339                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   340                           ;	Boot Block Write Protection bit
   341                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   342                           ;	Data EEPROM Write Protection bit
   343                           ;	WRTD = OFF, Data EEPROM not write-protected
   344   30000B                     	org	3145739
   345   30000B  E0                 	db	224
   346                           
   347                           ;Config register CONFIG7L @ 0x30000C
   348                           ;	Table Read Protection bit
   349                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   352                           ;	Table Read Protection bit
   353                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   354                           ;	Table Read Protection bit
   355                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   356   30000C                     	org	3145740
   357   30000C  0F                 	db	15
   358                           
   359                           ;Config register CONFIG7H @ 0x30000D
   360                           ;	Boot Block Table Read Protection bit
   361                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   362   30000D                     	org	3145741
   363   30000D  40                 	db	64
   364                           tosu	equ	0xFFF
   365                           tosh	equ	0xFFE
   366                           tosl	equ	0xFFD
   367                           stkptr	equ	0xFFC
   368                           pclatu	equ	0xFFB
   369                           pclath	equ	0xFFA
   370                           pcl	equ	0xFF9
   371                           tblptru	equ	0xFF8
   372                           tblptrh	equ	0xFF7
   373                           tblptrl	equ	0xFF6
   374                           tablat	equ	0xFF5
   375                           prodh	equ	0xFF4
   376                           prodl	equ	0xFF3
   377                           indf0	equ	0xFEF
   378                           postinc0	equ	0xFEE
   379                           postdec0	equ	0xFED
   380                           preinc0	equ	0xFEC
   381                           plusw0	equ	0xFEB
   382                           fsr0h	equ	0xFEA
   383                           fsr0l	equ	0xFE9
   384                           wreg	equ	0xFE8
   385                           indf1	equ	0xFE7
   386                           postinc1	equ	0xFE6
   387                           postdec1	equ	0xFE5
   388                           preinc1	equ	0xFE4
   389                           plusw1	equ	0xFE3
   390                           fsr1h	equ	0xFE2
   391                           fsr1l	equ	0xFE1
   392                           bsr	equ	0xFE0
   393                           indf2	equ	0xFDF
   394                           postinc2	equ	0xFDE
   395                           postdec2	equ	0xFDD
   396                           preinc2	equ	0xFDC
   397                           plusw2	equ	0xFDB
   398                           fsr2h	equ	0xFDA
   399                           fsr2l	equ	0xFD9
   400                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         6
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      36
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      24       1       28.3%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      24      39        0.0%
DATA                 0      0      24       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Nov 06 15:07:22 2023

                    l182 1056                      l183 1056                      _ret 0020  
    led_initialize@F2891 0024    relay_initialize@F2885 001F                     _LATA 0F89  
                   _LATB 0F8A                     _LATC 0F8B                     _LATD 0F8C  
                   _LATE 0F8D                     _main 1056                     fsr1l 0FE1  
                   start 0000             ___param_bank 0000                    ?_main 0000  
                  _PORTA 0F80                    _PORTB 0F81                    _PORTC 0F82  
                  _PORTD 0F83                    _PORTE 0F84                    _TRISA 0F92  
                  _TRISB 0F93                    _TRISC 0F94                    _TRISD 0F95  
                  _TRISE 0F96                    tablat 0FF5          __initialization 1002  
           __end_of_main 105E            _lat_registers 000B                   ??_main 0000  
          __activetblptr 0002         led_turn_on@F2896 0023                   isa$std 0001  
           __pdataCOMRAM 0001             __mediumconst 0000                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8               __accesstop 0080  
__end_of__initialization 102E            ___rparam_used 0001           __pcstackCOMRAM 0000  
      led_turn_off@F2901 0022     led_turn_toggle@F2906 0021           _tris_registers 0015  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 1002                  __ramtop 1000                  __ptext0 1056  
   end_of_initialization 102E            __Lmediumconst 0000                  postdec1 0FE5  
                postinc0 0FEE            __pidataCOMRAM 1038      start_initialization 1002  
            __pbssCOMRAM 001F              __smallconst 1000                copy_data0 1016  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
         _port_registers 0001  
