// Programs
0;CONFIG0.RES0.INSTANCE0;PLC_STEP_PULSE_CTR;
1;CONFIG0.RES0.INSTANCE1;MAIN;

// Variables
0;VAR;CONFIG0.ZERO_M1_KAKI_OK;CONFIG0.ZERO_M1_KAKI_OK;BOOL;
1;VAR;CONFIG0.ZERO_M2_KAKI_OK;CONFIG0.ZERO_M2_KAKI_OK;BOOL;
2;VAR;CONFIG0.ZERO_M3_KAKI_OK;CONFIG0.ZERO_M3_KAKI_OK;BOOL;
3;VAR;CONFIG0.ZERO_M4_KAKI_OK;CONFIG0.ZERO_M4_KAKI_OK;BOOL;
4;VAR;CONFIG0.ZERO_M5_KAKI_OK;CONFIG0.ZERO_M5_KAKI_OK;BOOL;
5;VAR;CONFIG0.ZERO_M6_KAKI_OK;CONFIG0.ZERO_M6_KAKI_OK;BOOL;
6;VAR;CONFIG0.ZERO_M7_KAKI_OK;CONFIG0.ZERO_M7_KAKI_OK;BOOL;
7;VAR;CONFIG0.ZERO_M8_KAKI_OK;CONFIG0.ZERO_M8_KAKI_OK;BOOL;
8;VAR;CONFIG0.POSITION_MOTOR1_1;CONFIG0.POSITION_MOTOR1_1;DWORD;
9;VAR;CONFIG0.POSITION_MOTOR2_1;CONFIG0.POSITION_MOTOR2_1;DWORD;
10;VAR;CONFIG0.POSITION_MOTOR3_1;CONFIG0.POSITION_MOTOR3_1;DWORD;
11;VAR;CONFIG0.POSITION_MOTOR4_1;CONFIG0.POSITION_MOTOR4_1;DWORD;
12;VAR;CONFIG0.POSITION_MOTOR5_1;CONFIG0.POSITION_MOTOR5_1;DWORD;
13;VAR;CONFIG0.POSITION_MOTOR6_1;CONFIG0.POSITION_MOTOR6_1;DWORD;
14;VAR;CONFIG0.POSITION_MOTOR7_1;CONFIG0.POSITION_MOTOR7_1;DWORD;
15;VAR;CONFIG0.POSITION_MOTOR8_1;CONFIG0.POSITION_MOTOR8_1;DWORD;
16;VAR;CONFIG0.CW_M1;CONFIG0.CW_M1;BOOL;
17;VAR;CONFIG0.CW_M2;CONFIG0.CW_M2;BOOL;
18;VAR;CONFIG0.CW_M3;CONFIG0.CW_M3;BOOL;
19;VAR;CONFIG0.CW_M4;CONFIG0.CW_M4;BOOL;
20;VAR;CONFIG0.CW_M5;CONFIG0.CW_M5;BOOL;
21;VAR;CONFIG0.CW_M6;CONFIG0.CW_M6;BOOL;
22;VAR;CONFIG0.CW_M7;CONFIG0.CW_M7;BOOL;
23;VAR;CONFIG0.CW_M8;CONFIG0.CW_M8;BOOL;
24;VAR;CONFIG0.CCW_M1;CONFIG0.CCW_M1;BOOL;
25;VAR;CONFIG0.CCW_M2;CONFIG0.CCW_M2;BOOL;
26;VAR;CONFIG0.CCW_M3;CONFIG0.CCW_M3;BOOL;
27;VAR;CONFIG0.CCW_M4;CONFIG0.CCW_M4;BOOL;
28;VAR;CONFIG0.CCW_M5;CONFIG0.CCW_M5;BOOL;
29;VAR;CONFIG0.CCW_M6;CONFIG0.CCW_M6;BOOL;
30;VAR;CONFIG0.CCW_M7;CONFIG0.CCW_M7;BOOL;
31;VAR;CONFIG0.CCW_M8;CONFIG0.CCW_M8;BOOL;
32;VAR;CONFIG0.DATA_MOTO1;CONFIG0.DATA_MOTO1;BYTE;
33;VAR;CONFIG0.DATA_MOTO2;CONFIG0.DATA_MOTO2;BYTE;
34;VAR;CONFIG0.DATA_MOTO3;CONFIG0.DATA_MOTO3;BYTE;
35;VAR;CONFIG0.DATA_MOTO4;CONFIG0.DATA_MOTO4;BYTE;
36;VAR;CONFIG0.DATA_MOTO5;CONFIG0.DATA_MOTO5;BYTE;
37;VAR;CONFIG0.DATA_MOTO6;CONFIG0.DATA_MOTO6;BYTE;
38;VAR;CONFIG0.DATA_MOTO7;CONFIG0.DATA_MOTO7;BYTE;
39;VAR;CONFIG0.DATA_MOTO8;CONFIG0.DATA_MOTO8;BYTE;
40;VAR;CONFIG0.CURRENT_M1_POS;CONFIG0.CURRENT_M1_POS;DWORD;
41;VAR;CONFIG0.CURRENT_M2_POS;CONFIG0.CURRENT_M2_POS;DWORD;
42;VAR;CONFIG0.CURRENT_M3_POS;CONFIG0.CURRENT_M3_POS;DWORD;
43;VAR;CONFIG0.CURRENT_M4_POS;CONFIG0.CURRENT_M4_POS;DWORD;
44;VAR;CONFIG0.CURRENT_M5_POS;CONFIG0.CURRENT_M5_POS;DWORD;
45;VAR;CONFIG0.CURRENT_M6_POS;CONFIG0.CURRENT_M6_POS;DWORD;
46;VAR;CONFIG0.CURRENT_M7_POS;CONFIG0.CURRENT_M7_POS;DWORD;
47;VAR;CONFIG0.CURRENT_M8_POS;CONFIG0.CURRENT_M8_POS;DWORD;
48;VAR;CONFIG0.MOTOR1_SPEED;CONFIG0.MOTOR1_SPEED;UINT;
49;VAR;CONFIG0.MOTOR2_SPEED;CONFIG0.MOTOR2_SPEED;UINT;
50;VAR;CONFIG0.MOTOR3_SPEED;CONFIG0.MOTOR3_SPEED;UINT;
51;VAR;CONFIG0.MOTOR4_SPEED;CONFIG0.MOTOR4_SPEED;UINT;
52;VAR;CONFIG0.MOTOR5_SPEED;CONFIG0.MOTOR5_SPEED;UINT;
53;VAR;CONFIG0.MOTOR6_SPEED;CONFIG0.MOTOR6_SPEED;UINT;
54;VAR;CONFIG0.MOTOR7_SPEED;CONFIG0.MOTOR7_SPEED;UINT;
55;VAR;CONFIG0.MOTOR8_SPEED;CONFIG0.MOTOR8_SPEED;UINT;
56;VAR;CONFIG0.MOTOR1_ACCEL;CONFIG0.MOTOR1_ACCEL;UINT;
57;VAR;CONFIG0.MOTOR2_ACCEL;CONFIG0.MOTOR2_ACCEL;UINT;
58;VAR;CONFIG0.MOTOR3_ACCEL;CONFIG0.MOTOR3_ACCEL;UINT;
59;VAR;CONFIG0.MOTOR4_ACCEL;CONFIG0.MOTOR4_ACCEL;UINT;
60;VAR;CONFIG0.MOTOR5_ACCEL;CONFIG0.MOTOR5_ACCEL;UINT;
61;VAR;CONFIG0.MOTOR6_ACCEL;CONFIG0.MOTOR6_ACCEL;UINT;
62;VAR;CONFIG0.MOTOR7_ACCEL;CONFIG0.MOTOR7_ACCEL;UINT;
63;VAR;CONFIG0.MOTOR8_ACCEL;CONFIG0.MOTOR8_ACCEL;UINT;
64;VAR;CONFIG0.START_MOTO_1;CONFIG0.START_MOTO_1;BOOL;
65;VAR;CONFIG0.START_MOTO_2;CONFIG0.START_MOTO_2;BOOL;
66;VAR;CONFIG0.START_MOTO_3;CONFIG0.START_MOTO_3;BOOL;
67;VAR;CONFIG0.START_MOTO_4;CONFIG0.START_MOTO_4;BOOL;
68;VAR;CONFIG0.START_MOTO_5;CONFIG0.START_MOTO_5;BOOL;
69;VAR;CONFIG0.START_MOTO_6;CONFIG0.START_MOTO_6;BOOL;
70;VAR;CONFIG0.START_MOTO_7;CONFIG0.START_MOTO_7;BOOL;
71;VAR;CONFIG0.START_MOTO_8;CONFIG0.START_MOTO_8;BOOL;
72;VAR;CONFIG0.MOTOR1_RUNNING;CONFIG0.MOTOR1_RUNNING;BOOL;
73;VAR;CONFIG0.MOTOR2_RUNNING;CONFIG0.MOTOR2_RUNNING;BOOL;
74;VAR;CONFIG0.MOTOR3_RUNNING;CONFIG0.MOTOR3_RUNNING;BOOL;
75;VAR;CONFIG0.MOTOR4_RUNNING;CONFIG0.MOTOR4_RUNNING;BOOL;
76;VAR;CONFIG0.MOTOR5_RUNNING;CONFIG0.MOTOR5_RUNNING;BOOL;
77;VAR;CONFIG0.MOTOR6_RUNNING;CONFIG0.MOTOR6_RUNNING;BOOL;
78;VAR;CONFIG0.MOTOR7_RUNNING;CONFIG0.MOTOR7_RUNNING;BOOL;
79;VAR;CONFIG0.MOTOR8_RUNNING;CONFIG0.MOTOR8_RUNNING;BOOL;
80;VAR;CONFIG0.MOTOR1_POSITION_OK;CONFIG0.MOTOR1_POSITION_OK;BOOL;
81;VAR;CONFIG0.MOTOR2_POSITION_OK;CONFIG0.MOTOR2_POSITION_OK;BOOL;
82;VAR;CONFIG0.MOTOR3_POSITION_OK;CONFIG0.MOTOR3_POSITION_OK;BOOL;
83;VAR;CONFIG0.MOTOR4_POSITION_OK;CONFIG0.MOTOR4_POSITION_OK;BOOL;
84;VAR;CONFIG0.MOTOR5_POSITION_OK;CONFIG0.MOTOR5_POSITION_OK;BOOL;
85;VAR;CONFIG0.MOTOR6_POSITION_OK;CONFIG0.MOTOR6_POSITION_OK;BOOL;
86;VAR;CONFIG0.MOTOR7_POSITION_OK;CONFIG0.MOTOR7_POSITION_OK;BOOL;
87;VAR;CONFIG0.MOTOR8_POSITION_OK;CONFIG0.MOTOR8_POSITION_OK;BOOL;
88;VAR;CONFIG0.LR_0;CONFIG0.LR_0;BOOL;
89;VAR;CONFIG0.LR_1;CONFIG0.LR_1;BOOL;
90;VAR;CONFIG0.LR_2;CONFIG0.LR_2;BOOL;
91;VAR;CONFIG0.LR_3;CONFIG0.LR_3;BOOL;
92;VAR;CONFIG0.LR_4;CONFIG0.LR_4;BOOL;
93;VAR;CONFIG0.LR_5;CONFIG0.LR_5;BOOL;
94;VAR;CONFIG0.LR_6;CONFIG0.LR_6;BOOL;
95;VAR;CONFIG0.LR_7;CONFIG0.LR_7;BOOL;
96;VAR;CONFIG0.LR_8;CONFIG0.LR_8;BOOL;
97;VAR;CONFIG0.LR_9;CONFIG0.LR_9;BOOL;
98;VAR;CONFIG0.LR_10;CONFIG0.LR_10;BOOL;
99;VAR;CONFIG0.LR_11;CONFIG0.LR_11;BOOL;
100;VAR;CONFIG0.LR_12;CONFIG0.LR_12;BOOL;
101;VAR;CONFIG0.LR_13;CONFIG0.LR_13;BOOL;
102;VAR;CONFIG0.LR_14;CONFIG0.LR_14;BOOL;
103;VAR;CONFIG0.LR_15;CONFIG0.LR_15;BOOL;
104;VAR;CONFIG0.DM_0;CONFIG0.DM_0;DWORD;
105;VAR;CONFIG0.DM_1;CONFIG0.DM_1;DWORD;
106;VAR;CONFIG0.DM_2;CONFIG0.DM_2;DWORD;
107;VAR;CONFIG0.DM_3;CONFIG0.DM_3;DWORD;
108;VAR;CONFIG0.DM_4;CONFIG0.DM_4;DWORD;
109;VAR;CONFIG0.DM_5;CONFIG0.DM_5;DWORD;
110;VAR;CONFIG0.DM_6;CONFIG0.DM_6;DWORD;
111;VAR;CONFIG0.DM_7;CONFIG0.DM_7;DWORD;
112;VAR;CONFIG0.DM_8;CONFIG0.DM_8;DWORD;
113;VAR;CONFIG0.DM_9;CONFIG0.DM_9;DWORD;
114;VAR;CONFIG0.DM_10;CONFIG0.DM_10;DWORD;
115;VAR;CONFIG0.DM_11;CONFIG0.DM_11;DWORD;
116;VAR;CONFIG0.DM_12;CONFIG0.DM_12;DWORD;
117;VAR;CONFIG0.DM_13;CONFIG0.DM_13;DWORD;
118;VAR;CONFIG0.DM_14;CONFIG0.DM_14;DWORD;
119;VAR;CONFIG0.DM_15;CONFIG0.DM_15;DWORD;
120;VAR;CONFIG0.DM_16;CONFIG0.DM_16;DWORD;
121;VAR;CONFIG0.DM_17;CONFIG0.DM_17;DWORD;
122;VAR;CONFIG0.DM_18;CONFIG0.DM_18;DWORD;
123;VAR;CONFIG0.DM_19;CONFIG0.DM_19;DWORD;
124;VAR;CONFIG0.COIL_256;CONFIG0.COIL_256;UINT;
125;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;PLC_STEP_PULSE_CTR;
126;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR1_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR1_1;DWORD;
127;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR2_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR2_1;DWORD;
128;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR3_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR3_1;DWORD;
129;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR4_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR4_1;DWORD;
130;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR5_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR5_1;DWORD;
131;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR6_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR6_1;DWORD;
132;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR7_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR7_1;DWORD;
133;EXT;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR8_1;CONFIG0.RES0.INSTANCE0.POSITION_MOTOR8_1;DWORD;
134;VAR;CONFIG0.RES0.INSTANCE0.STEP_1;CONFIG0.RES0.INSTANCE0.STEP_1;DWORD;
135;VAR;CONFIG0.RES0.INSTANCE0.STEP_2;CONFIG0.RES0.INSTANCE0.STEP_2;DWORD;
136;VAR;CONFIG0.RES0.INSTANCE0.STEP_3;CONFIG0.RES0.INSTANCE0.STEP_3;DWORD;
137;VAR;CONFIG0.RES0.INSTANCE0.STEP_4;CONFIG0.RES0.INSTANCE0.STEP_4;DWORD;
138;VAR;CONFIG0.RES0.INSTANCE0.STEP_5;CONFIG0.RES0.INSTANCE0.STEP_5;DWORD;
139;VAR;CONFIG0.RES0.INSTANCE0.STEP_6;CONFIG0.RES0.INSTANCE0.STEP_6;DWORD;
140;VAR;CONFIG0.RES0.INSTANCE0.STEP_7;CONFIG0.RES0.INSTANCE0.STEP_7;DWORD;
141;VAR;CONFIG0.RES0.INSTANCE0.STEP_8;CONFIG0.RES0.INSTANCE0.STEP_8;DWORD;
142;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR1;CONFIG0.RES0.INSTANCE0.EN_MOTOR1;BOOL;
143;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR2;CONFIG0.RES0.INSTANCE0.EN_MOTOR2;BOOL;
144;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR3;CONFIG0.RES0.INSTANCE0.EN_MOTOR3;BOOL;
145;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR4;CONFIG0.RES0.INSTANCE0.EN_MOTOR4;BOOL;
146;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR5;CONFIG0.RES0.INSTANCE0.EN_MOTOR5;BOOL;
147;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR6;CONFIG0.RES0.INSTANCE0.EN_MOTOR6;BOOL;
148;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR7;CONFIG0.RES0.INSTANCE0.EN_MOTOR7;BOOL;
149;VAR;CONFIG0.RES0.INSTANCE0.EN_MOTOR8;CONFIG0.RES0.INSTANCE0.EN_MOTOR8;BOOL;
150;EXT;CONFIG0.RES0.INSTANCE0.CW_M1;CONFIG0.RES0.INSTANCE0.CW_M1;BOOL;
151;EXT;CONFIG0.RES0.INSTANCE0.CW_M2;CONFIG0.RES0.INSTANCE0.CW_M2;BOOL;
152;EXT;CONFIG0.RES0.INSTANCE0.CW_M3;CONFIG0.RES0.INSTANCE0.CW_M3;BOOL;
153;EXT;CONFIG0.RES0.INSTANCE0.CW_M4;CONFIG0.RES0.INSTANCE0.CW_M4;BOOL;
154;EXT;CONFIG0.RES0.INSTANCE0.CW_M5;CONFIG0.RES0.INSTANCE0.CW_M5;BOOL;
155;EXT;CONFIG0.RES0.INSTANCE0.CW_M6;CONFIG0.RES0.INSTANCE0.CW_M6;BOOL;
156;EXT;CONFIG0.RES0.INSTANCE0.CW_M7;CONFIG0.RES0.INSTANCE0.CW_M7;BOOL;
157;EXT;CONFIG0.RES0.INSTANCE0.CW_M8;CONFIG0.RES0.INSTANCE0.CW_M8;BOOL;
158;EXT;CONFIG0.RES0.INSTANCE0.CCW_M1;CONFIG0.RES0.INSTANCE0.CCW_M1;BOOL;
159;EXT;CONFIG0.RES0.INSTANCE0.CCW_M2;CONFIG0.RES0.INSTANCE0.CCW_M2;BOOL;
160;EXT;CONFIG0.RES0.INSTANCE0.CCW_M3;CONFIG0.RES0.INSTANCE0.CCW_M3;BOOL;
161;EXT;CONFIG0.RES0.INSTANCE0.CCW_M4;CONFIG0.RES0.INSTANCE0.CCW_M4;BOOL;
162;EXT;CONFIG0.RES0.INSTANCE0.CCW_M5;CONFIG0.RES0.INSTANCE0.CCW_M5;BOOL;
163;EXT;CONFIG0.RES0.INSTANCE0.CCW_M6;CONFIG0.RES0.INSTANCE0.CCW_M6;BOOL;
164;EXT;CONFIG0.RES0.INSTANCE0.CCW_M7;CONFIG0.RES0.INSTANCE0.CCW_M7;BOOL;
165;EXT;CONFIG0.RES0.INSTANCE0.CCW_M8;CONFIG0.RES0.INSTANCE0.CCW_M8;BOOL;
166;VAR;CONFIG0.RES0.INSTANCE0.CCW_M1_ON;CONFIG0.RES0.INSTANCE0.CCW_M1_ON;BOOL;
167;VAR;CONFIG0.RES0.INSTANCE0.CCW_M2_ON;CONFIG0.RES0.INSTANCE0.CCW_M2_ON;BOOL;
168;VAR;CONFIG0.RES0.INSTANCE0.CCW_M3_ON;CONFIG0.RES0.INSTANCE0.CCW_M3_ON;BOOL;
169;VAR;CONFIG0.RES0.INSTANCE0.CCW_M4_ON;CONFIG0.RES0.INSTANCE0.CCW_M4_ON;BOOL;
170;VAR;CONFIG0.RES0.INSTANCE0.CCW_M5_ON;CONFIG0.RES0.INSTANCE0.CCW_M5_ON;BOOL;
171;VAR;CONFIG0.RES0.INSTANCE0.CCW_M6_ON;CONFIG0.RES0.INSTANCE0.CCW_M6_ON;BOOL;
172;VAR;CONFIG0.RES0.INSTANCE0.CCW_M7_ON;CONFIG0.RES0.INSTANCE0.CCW_M7_ON;BOOL;
173;VAR;CONFIG0.RES0.INSTANCE0.CCW_M8_ON;CONFIG0.RES0.INSTANCE0.CCW_M8_ON;BOOL;
174;VAR;CONFIG0.RES0.INSTANCE0.CW_M1_ON;CONFIG0.RES0.INSTANCE0.CW_M1_ON;BOOL;
175;VAR;CONFIG0.RES0.INSTANCE0.CW_M2_ON;CONFIG0.RES0.INSTANCE0.CW_M2_ON;BOOL;
176;VAR;CONFIG0.RES0.INSTANCE0.CW_M3_ON;CONFIG0.RES0.INSTANCE0.CW_M3_ON;BOOL;
177;VAR;CONFIG0.RES0.INSTANCE0.CW_M4_ON;CONFIG0.RES0.INSTANCE0.CW_M4_ON;BOOL;
178;VAR;CONFIG0.RES0.INSTANCE0.CW_M5_ON;CONFIG0.RES0.INSTANCE0.CW_M5_ON;BOOL;
179;VAR;CONFIG0.RES0.INSTANCE0.CW_M6_ON;CONFIG0.RES0.INSTANCE0.CW_M6_ON;BOOL;
180;VAR;CONFIG0.RES0.INSTANCE0.CW_M7_ON;CONFIG0.RES0.INSTANCE0.CW_M7_ON;BOOL;
181;VAR;CONFIG0.RES0.INSTANCE0.CW_M8_ON;CONFIG0.RES0.INSTANCE0.CW_M8_ON;BOOL;
182;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO1;CONFIG0.RES0.INSTANCE0.DATA_MOTO1;BYTE;
183;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO2;CONFIG0.RES0.INSTANCE0.DATA_MOTO2;BYTE;
184;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO3;CONFIG0.RES0.INSTANCE0.DATA_MOTO3;BYTE;
185;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO4;CONFIG0.RES0.INSTANCE0.DATA_MOTO4;BYTE;
186;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO5;CONFIG0.RES0.INSTANCE0.DATA_MOTO5;BYTE;
187;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO6;CONFIG0.RES0.INSTANCE0.DATA_MOTO6;BYTE;
188;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO7;CONFIG0.RES0.INSTANCE0.DATA_MOTO7;BYTE;
189;EXT;CONFIG0.RES0.INSTANCE0.DATA_MOTO8;CONFIG0.RES0.INSTANCE0.DATA_MOTO8;BYTE;
190;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M1_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M1_POS;DWORD;
191;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M2_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M2_POS;DWORD;
192;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M3_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M3_POS;DWORD;
193;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M4_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M4_POS;DWORD;
194;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M5_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M5_POS;DWORD;
195;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M6_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M6_POS;DWORD;
196;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M7_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M7_POS;DWORD;
197;EXT;CONFIG0.RES0.INSTANCE0.CURRENT_M8_POS;CONFIG0.RES0.INSTANCE0.CURRENT_M8_POS;DWORD;
198;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_1_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_1_VITRI;DWORD;
199;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_2_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_2_VITRI;DWORD;
200;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_3_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_3_VITRI;DWORD;
201;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_4_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_4_VITRI;DWORD;
202;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_5_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_5_VITRI;DWORD;
203;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_6_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_6_VITRI;DWORD;
204;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_7_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_7_VITRI;DWORD;
205;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_8_VITRI;CONFIG0.RES0.INSTANCE0.CURRENT_8_VITRI;DWORD;
206;EXT;CONFIG0.RES0.INSTANCE0.MOTOR1_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR1_SPEED;UINT;
207;EXT;CONFIG0.RES0.INSTANCE0.MOTOR2_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR2_SPEED;UINT;
208;EXT;CONFIG0.RES0.INSTANCE0.MOTOR3_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR3_SPEED;UINT;
209;EXT;CONFIG0.RES0.INSTANCE0.MOTOR4_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR4_SPEED;UINT;
210;EXT;CONFIG0.RES0.INSTANCE0.MOTOR5_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR5_SPEED;UINT;
211;EXT;CONFIG0.RES0.INSTANCE0.MOTOR6_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR6_SPEED;UINT;
212;EXT;CONFIG0.RES0.INSTANCE0.MOTOR7_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR7_SPEED;UINT;
213;EXT;CONFIG0.RES0.INSTANCE0.MOTOR8_SPEED;CONFIG0.RES0.INSTANCE0.MOTOR8_SPEED;UINT;
214;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR1_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR1_SPEED;UINT;
215;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR2_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR2_SPEED;UINT;
216;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR3_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR3_SPEED;UINT;
217;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR4_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR4_SPEED;UINT;
218;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR5_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR5_SPEED;UINT;
219;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR6_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR6_SPEED;UINT;
220;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR7_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR7_SPEED;UINT;
221;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR8_SPEED;CONFIG0.RES0.INSTANCE0.SET_MOTOR8_SPEED;UINT;
222;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR1_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR1_ACCEL;UINT;
223;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR2_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR2_ACCEL;UINT;
224;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR3_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR3_ACCEL;UINT;
225;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR4_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR4_ACCEL;UINT;
226;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR5_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR5_ACCEL;UINT;
227;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR6_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR6_ACCEL;UINT;
228;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR7_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR7_ACCEL;UINT;
229;VAR;CONFIG0.RES0.INSTANCE0.SET_MOTOR8_ACCEL;CONFIG0.RES0.INSTANCE0.SET_MOTOR8_ACCEL;UINT;
230;EXT;CONFIG0.RES0.INSTANCE0.MOTOR1_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR1_ACCEL;UINT;
231;EXT;CONFIG0.RES0.INSTANCE0.MOTOR2_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR2_ACCEL;UINT;
232;EXT;CONFIG0.RES0.INSTANCE0.MOTOR3_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR3_ACCEL;UINT;
233;EXT;CONFIG0.RES0.INSTANCE0.MOTOR4_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR4_ACCEL;UINT;
234;EXT;CONFIG0.RES0.INSTANCE0.MOTOR5_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR5_ACCEL;UINT;
235;EXT;CONFIG0.RES0.INSTANCE0.MOTOR6_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR6_ACCEL;UINT;
236;EXT;CONFIG0.RES0.INSTANCE0.MOTOR7_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR7_ACCEL;UINT;
237;EXT;CONFIG0.RES0.INSTANCE0.MOTOR8_ACCEL;CONFIG0.RES0.INSTANCE0.MOTOR8_ACCEL;UINT;
238;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M1;CONFIG0.RES0.INSTANCE0.MODE_RUN_M1;BYTE;
239;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M2;CONFIG0.RES0.INSTANCE0.MODE_RUN_M2;BYTE;
240;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M3;CONFIG0.RES0.INSTANCE0.MODE_RUN_M3;BYTE;
241;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M4;CONFIG0.RES0.INSTANCE0.MODE_RUN_M4;BYTE;
242;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M5;CONFIG0.RES0.INSTANCE0.MODE_RUN_M5;BYTE;
243;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M6;CONFIG0.RES0.INSTANCE0.MODE_RUN_M6;BYTE;
244;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M7;CONFIG0.RES0.INSTANCE0.MODE_RUN_M7;BYTE;
245;VAR;CONFIG0.RES0.INSTANCE0.MODE_RUN_M8;CONFIG0.RES0.INSTANCE0.MODE_RUN_M8;BYTE;
246;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_1;CONFIG0.RES0.INSTANCE0.START_MOTO_1;BOOL;
247;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_2;CONFIG0.RES0.INSTANCE0.START_MOTO_2;BOOL;
248;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_3;CONFIG0.RES0.INSTANCE0.START_MOTO_3;BOOL;
249;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_4;CONFIG0.RES0.INSTANCE0.START_MOTO_4;BOOL;
250;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_5;CONFIG0.RES0.INSTANCE0.START_MOTO_5;BOOL;
251;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_6;CONFIG0.RES0.INSTANCE0.START_MOTO_6;BOOL;
252;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_7;CONFIG0.RES0.INSTANCE0.START_MOTO_7;BOOL;
253;EXT;CONFIG0.RES0.INSTANCE0.START_MOTO_8;CONFIG0.RES0.INSTANCE0.START_MOTO_8;BOOL;
254;EXT;CONFIG0.RES0.INSTANCE0.MOTOR1_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR1_RUNNING;BOOL;
255;EXT;CONFIG0.RES0.INSTANCE0.MOTOR2_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR2_RUNNING;BOOL;
256;EXT;CONFIG0.RES0.INSTANCE0.MOTOR3_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR3_RUNNING;BOOL;
257;EXT;CONFIG0.RES0.INSTANCE0.MOTOR4_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR4_RUNNING;BOOL;
258;EXT;CONFIG0.RES0.INSTANCE0.MOTOR5_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR5_RUNNING;BOOL;
259;EXT;CONFIG0.RES0.INSTANCE0.MOTOR6_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR6_RUNNING;BOOL;
260;EXT;CONFIG0.RES0.INSTANCE0.MOTOR7_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR7_RUNNING;BOOL;
261;EXT;CONFIG0.RES0.INSTANCE0.MOTOR8_RUNNING;CONFIG0.RES0.INSTANCE0.MOTOR8_RUNNING;BOOL;
262;EXT;CONFIG0.RES0.INSTANCE0.MOTOR1_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR1_POSITION_OK;BOOL;
263;EXT;CONFIG0.RES0.INSTANCE0.MOTOR2_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR2_POSITION_OK;BOOL;
264;EXT;CONFIG0.RES0.INSTANCE0.MOTOR3_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR3_POSITION_OK;BOOL;
265;EXT;CONFIG0.RES0.INSTANCE0.MOTOR4_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR4_POSITION_OK;BOOL;
266;EXT;CONFIG0.RES0.INSTANCE0.MOTOR5_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR5_POSITION_OK;BOOL;
267;EXT;CONFIG0.RES0.INSTANCE0.MOTOR6_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR6_POSITION_OK;BOOL;
268;EXT;CONFIG0.RES0.INSTANCE0.MOTOR7_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR7_POSITION_OK;BOOL;
269;EXT;CONFIG0.RES0.INSTANCE0.MOTOR8_POSITION_OK;CONFIG0.RES0.INSTANCE0.MOTOR8_POSITION_OK;BOOL;
270;VAR;CONFIG0.RES0.INSTANCE0.MOTOR1_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR1_RUNING;BOOL;
271;VAR;CONFIG0.RES0.INSTANCE0.MOTOR2_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR2_RUNING;BOOL;
272;VAR;CONFIG0.RES0.INSTANCE0.MOTOR3_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR3_RUNING;BOOL;
273;VAR;CONFIG0.RES0.INSTANCE0.MOTOR4_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR4_RUNING;BOOL;
274;VAR;CONFIG0.RES0.INSTANCE0.MOTOR5_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR5_RUNING;BOOL;
275;VAR;CONFIG0.RES0.INSTANCE0.MOTOR6_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR6_RUNING;BOOL;
276;VAR;CONFIG0.RES0.INSTANCE0.MOTOR7_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR7_RUNING;BOOL;
277;VAR;CONFIG0.RES0.INSTANCE0.MOTOR8_RUNING;CONFIG0.RES0.INSTANCE0.MOTOR8_RUNING;BOOL;
278;VAR;CONFIG0.RES0.INSTANCE0.MOTOR1_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR1_POS_OK;BOOL;
279;VAR;CONFIG0.RES0.INSTANCE0.MOTOR2_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR2_POS_OK;BOOL;
280;VAR;CONFIG0.RES0.INSTANCE0.MOTOR3_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR3_POS_OK;BOOL;
281;VAR;CONFIG0.RES0.INSTANCE0.MOTOR4_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR4_POS_OK;BOOL;
282;VAR;CONFIG0.RES0.INSTANCE0.MOTOR5_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR5_POS_OK;BOOL;
283;VAR;CONFIG0.RES0.INSTANCE0.MOTOR6_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR6_POS_OK;BOOL;
284;VAR;CONFIG0.RES0.INSTANCE0.MOTOR7_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR7_POS_OK;BOOL;
285;VAR;CONFIG0.RES0.INSTANCE0.MOTOR8_POS_OK;CONFIG0.RES0.INSTANCE0.MOTOR8_POS_OK;BOOL;
286;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M1_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M1_KAKI_OK;BOOL;
287;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M2_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M2_KAKI_OK;BOOL;
288;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M3_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M3_KAKI_OK;BOOL;
289;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M4_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M4_KAKI_OK;BOOL;
290;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M5_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M5_KAKI_OK;BOOL;
291;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M6_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M6_KAKI_OK;BOOL;
292;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M7_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M7_KAKI_OK;BOOL;
293;EXT;CONFIG0.RES0.INSTANCE0.ZERO_M8_KAKI_OK;CONFIG0.RES0.INSTANCE0.ZERO_M8_KAKI_OK;BOOL;
294;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE15_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE15_ENO;BOOL;
295;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE15_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE15_OUT;DWORD;
296;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE12_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE12_ENO;BOOL;
297;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE12_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE12_OUT;BYTE;
298;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE16_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE16_ENO;BOOL;
299;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE16_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE16_OUT;DWORD;
300;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE14_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE14_ENO;BOOL;
301;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE14_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE14_OUT;UINT;
302;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE21_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE21_ENO;BOOL;
303;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE21_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE21_OUT;UINT;
304;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE10_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE10_ENO;BOOL;
305;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE10_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE10_OUT;BOOL;
306;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE25_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE25_ENO;BOOL;
307;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE25_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE25_OUT;BOOL;
308;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE24_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE24_ENO;BOOL;
309;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE24_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE24_OUT;BOOL;
310;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE13_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE13_ENO;BOOL;
311;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE13_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE13_OUT;BOOL;
312;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE34_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE34_ENO;BOOL;
313;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE34_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE34_OUT;DWORD;
314;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE30_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE30_ENO;BOOL;
315;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE30_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE30_OUT;BYTE;
316;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE36_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE36_ENO;BOOL;
317;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE36_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE36_OUT;DWORD;
318;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE38_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE38_ENO;BOOL;
319;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE38_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE38_OUT;UINT;
320;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE40_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE40_ENO;BOOL;
321;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE40_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE40_OUT;UINT;
322;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE57_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE57_ENO;BOOL;
323;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE57_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE57_OUT;BOOL;
324;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE56_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE56_ENO;BOOL;
325;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE56_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE56_OUT;BOOL;
326;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE66_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE66_ENO;BOOL;
327;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE66_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE66_OUT;DWORD;
328;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE63_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE63_ENO;BOOL;
329;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE63_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE63_OUT;BYTE;
330;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE68_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE68_ENO;BOOL;
331;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE68_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE68_OUT;DWORD;
332;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE70_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE70_ENO;BOOL;
333;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE70_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE70_OUT;UINT;
334;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE72_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE72_ENO;BOOL;
335;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE72_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE72_OUT;UINT;
336;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE81_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE81_ENO;BOOL;
337;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE81_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE81_OUT;BOOL;
338;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE80_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE80_ENO;BOOL;
339;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE80_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE80_OUT;BOOL;
340;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE90_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE90_ENO;BOOL;
341;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE90_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE90_OUT;DWORD;
342;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE87_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE87_ENO;BOOL;
343;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE87_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE87_OUT;BYTE;
344;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE92_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE92_ENO;BOOL;
345;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE92_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE92_OUT;DWORD;
346;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE94_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE94_ENO;BOOL;
347;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE94_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE94_OUT;UINT;
348;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE96_ENO;CONFIG0.RES0.INSTANCE0._TMP_MOVE96_ENO;BOOL;
349;VAR;CONFIG0.RES0.INSTANCE0._TMP_MOVE96_OUT;CONFIG0.RES0.INSTANCE0._TMP_MOVE96_OUT;UINT;
350;FB;CONFIG0.RES0.INSTANCE1;CONFIG0.RES0.INSTANCE1;MAIN;
351;FB;CONFIG0.RES0.INSTANCE1.TOF0;CONFIG0.RES0.INSTANCE1.TOF0;TOF;
352;VAR;CONFIG0.RES0.INSTANCE1.TOF0.EN;CONFIG0.RES0.INSTANCE1.TOF0.EN;BOOL;
353;VAR;CONFIG0.RES0.INSTANCE1.TOF0.ENO;CONFIG0.RES0.INSTANCE1.TOF0.ENO;BOOL;
354;VAR;CONFIG0.RES0.INSTANCE1.TOF0.IN;CONFIG0.RES0.INSTANCE1.TOF0.IN;BOOL;
355;VAR;CONFIG0.RES0.INSTANCE1.TOF0.PT;CONFIG0.RES0.INSTANCE1.TOF0.PT;TIME;
356;VAR;CONFIG0.RES0.INSTANCE1.TOF0.Q;CONFIG0.RES0.INSTANCE1.TOF0.Q;BOOL;
357;VAR;CONFIG0.RES0.INSTANCE1.TOF0.ET;CONFIG0.RES0.INSTANCE1.TOF0.ET;TIME;
358;VAR;CONFIG0.RES0.INSTANCE1.TOF0.STATE;CONFIG0.RES0.INSTANCE1.TOF0.STATE;SINT;
359;VAR;CONFIG0.RES0.INSTANCE1.TOF0.PREV_IN;CONFIG0.RES0.INSTANCE1.TOF0.PREV_IN;BOOL;
360;VAR;CONFIG0.RES0.INSTANCE1.TOF0.CURRENT_TIME;CONFIG0.RES0.INSTANCE1.TOF0.CURRENT_TIME;TIME;
361;VAR;CONFIG0.RES0.INSTANCE1.TOF0.START_TIME;CONFIG0.RES0.INSTANCE1.TOF0.START_TIME;TIME;
362;FB;CONFIG0.RES0.INSTANCE1.TON0;CONFIG0.RES0.INSTANCE1.TON0;TON;
363;VAR;CONFIG0.RES0.INSTANCE1.TON0.EN;CONFIG0.RES0.INSTANCE1.TON0.EN;BOOL;
364;VAR;CONFIG0.RES0.INSTANCE1.TON0.ENO;CONFIG0.RES0.INSTANCE1.TON0.ENO;BOOL;
365;VAR;CONFIG0.RES0.INSTANCE1.TON0.IN;CONFIG0.RES0.INSTANCE1.TON0.IN;BOOL;
366;VAR;CONFIG0.RES0.INSTANCE1.TON0.PT;CONFIG0.RES0.INSTANCE1.TON0.PT;TIME;
367;VAR;CONFIG0.RES0.INSTANCE1.TON0.Q;CONFIG0.RES0.INSTANCE1.TON0.Q;BOOL;
368;VAR;CONFIG0.RES0.INSTANCE1.TON0.ET;CONFIG0.RES0.INSTANCE1.TON0.ET;TIME;
369;VAR;CONFIG0.RES0.INSTANCE1.TON0.STATE;CONFIG0.RES0.INSTANCE1.TON0.STATE;SINT;
370;VAR;CONFIG0.RES0.INSTANCE1.TON0.PREV_IN;CONFIG0.RES0.INSTANCE1.TON0.PREV_IN;BOOL;
371;VAR;CONFIG0.RES0.INSTANCE1.TON0.CURRENT_TIME;CONFIG0.RES0.INSTANCE1.TON0.CURRENT_TIME;TIME;
372;VAR;CONFIG0.RES0.INSTANCE1.TON0.START_TIME;CONFIG0.RES0.INSTANCE1.TON0.START_TIME;TIME;
373;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED0;CONFIG0.RES0.INSTANCE1.BLINK_LED0;BOOL;
374;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED1;CONFIG0.RES0.INSTANCE1.BLINK_LED1;BOOL;
375;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED2;CONFIG0.RES0.INSTANCE1.BLINK_LED2;BOOL;
376;VAR;CONFIG0.RES0.INSTANCE1.BLINK_LED3;CONFIG0.RES0.INSTANCE1.BLINK_LED3;BOOL;
377;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED4;CONFIG0.RES0.INSTANCE1.BLINK_LED4;BOOL;
378;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED5;CONFIG0.RES0.INSTANCE1.BLINK_LED5;BOOL;
379;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED6;CONFIG0.RES0.INSTANCE1.BLINK_LED6;BOOL;
380;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED7;CONFIG0.RES0.INSTANCE1.BLINK_LED7;BOOL;
381;IN;CONFIG0.RES0.INSTANCE1.ANALOG_A0;CONFIG0.RES0.INSTANCE1.ANALOG_A0;INT;
382;IN;CONFIG0.RES0.INSTANCE1.ANALOG_A1;CONFIG0.RES0.INSTANCE1.ANALOG_A1;INT;
383;IN;CONFIG0.RES0.INSTANCE1.ANALOG_A2;CONFIG0.RES0.INSTANCE1.ANALOG_A2;INT;
384;IN;CONFIG0.RES0.INSTANCE1.ANALOG_A3;CONFIG0.RES0.INSTANCE1.ANALOG_A3;INT;
385;VAR;CONFIG0.RES0.INSTANCE1.ANALOG_A0_VALUE;CONFIG0.RES0.INSTANCE1.ANALOG_A0_VALUE;INT;
386;VAR;CONFIG0.RES0.INSTANCE1.ANALOG_A1_VALUE;CONFIG0.RES0.INSTANCE1.ANALOG_A1_VALUE;INT;
387;VAR;CONFIG0.RES0.INSTANCE1.ANALOG_A2_VALUE;CONFIG0.RES0.INSTANCE1.ANALOG_A2_VALUE;INT;
388;VAR;CONFIG0.RES0.INSTANCE1.ANALOG_A3_VALUE;CONFIG0.RES0.INSTANCE1.ANALOG_A3_VALUE;INT;
389;IN;CONFIG0.RES0.INSTANCE1.BUTTON0;CONFIG0.RES0.INSTANCE1.BUTTON0;BOOL;
390;IN;CONFIG0.RES0.INSTANCE1.BUTTON1;CONFIG0.RES0.INSTANCE1.BUTTON1;BOOL;
391;IN;CONFIG0.RES0.INSTANCE1.BUTTON2;CONFIG0.RES0.INSTANCE1.BUTTON2;BOOL;
392;IN;CONFIG0.RES0.INSTANCE1.BUTTON3;CONFIG0.RES0.INSTANCE1.BUTTON3;BOOL;
393;VAR;CONFIG0.RES0.INSTANCE1.BUTTON_TEM0;CONFIG0.RES0.INSTANCE1.BUTTON_TEM0;BOOL;
394;VAR;CONFIG0.RES0.INSTANCE1.BUTTON_TEM1;CONFIG0.RES0.INSTANCE1.BUTTON_TEM1;BOOL;
395;VAR;CONFIG0.RES0.INSTANCE1.BUTTON_TEM2;CONFIG0.RES0.INSTANCE1.BUTTON_TEM2;BOOL;
396;VAR;CONFIG0.RES0.INSTANCE1.BUTTON_TEM3;CONFIG0.RES0.INSTANCE1.BUTTON_TEM3;BOOL;
397;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED8;CONFIG0.RES0.INSTANCE1.BLINK_LED8;BOOL;
398;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED9;CONFIG0.RES0.INSTANCE1.BLINK_LED9;BOOL;
399;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED10;CONFIG0.RES0.INSTANCE1.BLINK_LED10;BOOL;
400;OUT;CONFIG0.RES0.INSTANCE1.BLINK_LED11;CONFIG0.RES0.INSTANCE1.BLINK_LED11;BOOL;
401;VAR;CONFIG0.RES0.INSTANCE1.TEMP_COIL;CONFIG0.RES0.INSTANCE1.TEMP_COIL;BOOL;
402;VAR;CONFIG0.RES0.INSTANCE1.TEMP_COIL0;CONFIG0.RES0.INSTANCE1.TEMP_COIL0;BOOL;
403;VAR;CONFIG0.RES0.INSTANCE1.TEMP_BT;CONFIG0.RES0.INSTANCE1.TEMP_BT;BOOL;
404;VAR;CONFIG0.RES0.INSTANCE1.TEMP_BT0;CONFIG0.RES0.INSTANCE1.TEMP_BT0;BOOL;
405;EXT;CONFIG0.RES0.INSTANCE1.LR_0;CONFIG0.RES0.INSTANCE1.LR_0;BOOL;
406;EXT;CONFIG0.RES0.INSTANCE1.LR_1;CONFIG0.RES0.INSTANCE1.LR_1;BOOL;
407;EXT;CONFIG0.RES0.INSTANCE1.LR_2;CONFIG0.RES0.INSTANCE1.LR_2;BOOL;
408;EXT;CONFIG0.RES0.INSTANCE1.LR_3;CONFIG0.RES0.INSTANCE1.LR_3;BOOL;
409;EXT;CONFIG0.RES0.INSTANCE1.LR_4;CONFIG0.RES0.INSTANCE1.LR_4;BOOL;
410;EXT;CONFIG0.RES0.INSTANCE1.LR_5;CONFIG0.RES0.INSTANCE1.LR_5;BOOL;
411;EXT;CONFIG0.RES0.INSTANCE1.LR_6;CONFIG0.RES0.INSTANCE1.LR_6;BOOL;
412;EXT;CONFIG0.RES0.INSTANCE1.LR_7;CONFIG0.RES0.INSTANCE1.LR_7;BOOL;
413;EXT;CONFIG0.RES0.INSTANCE1.LR_8;CONFIG0.RES0.INSTANCE1.LR_8;BOOL;
414;EXT;CONFIG0.RES0.INSTANCE1.LR_9;CONFIG0.RES0.INSTANCE1.LR_9;BOOL;
415;EXT;CONFIG0.RES0.INSTANCE1.LR_10;CONFIG0.RES0.INSTANCE1.LR_10;BOOL;
416;EXT;CONFIG0.RES0.INSTANCE1.LR_11;CONFIG0.RES0.INSTANCE1.LR_11;BOOL;
417;EXT;CONFIG0.RES0.INSTANCE1.LR_12;CONFIG0.RES0.INSTANCE1.LR_12;BOOL;
418;EXT;CONFIG0.RES0.INSTANCE1.LR_13;CONFIG0.RES0.INSTANCE1.LR_13;BOOL;
419;EXT;CONFIG0.RES0.INSTANCE1.LR_14;CONFIG0.RES0.INSTANCE1.LR_14;BOOL;
420;EXT;CONFIG0.RES0.INSTANCE1.LR_15;CONFIG0.RES0.INSTANCE1.LR_15;BOOL;
421;EXT;CONFIG0.RES0.INSTANCE1.DM_0;CONFIG0.RES0.INSTANCE1.DM_0;DWORD;
422;EXT;CONFIG0.RES0.INSTANCE1.DM_1;CONFIG0.RES0.INSTANCE1.DM_1;DWORD;
423;EXT;CONFIG0.RES0.INSTANCE1.DM_2;CONFIG0.RES0.INSTANCE1.DM_2;DWORD;
424;EXT;CONFIG0.RES0.INSTANCE1.DM_3;CONFIG0.RES0.INSTANCE1.DM_3;DWORD;
425;EXT;CONFIG0.RES0.INSTANCE1.DM_4;CONFIG0.RES0.INSTANCE1.DM_4;DWORD;
426;EXT;CONFIG0.RES0.INSTANCE1.DM_5;CONFIG0.RES0.INSTANCE1.DM_5;DWORD;
427;EXT;CONFIG0.RES0.INSTANCE1.DM_6;CONFIG0.RES0.INSTANCE1.DM_6;DWORD;
428;EXT;CONFIG0.RES0.INSTANCE1.DM_7;CONFIG0.RES0.INSTANCE1.DM_7;DWORD;
429;EXT;CONFIG0.RES0.INSTANCE1.DM_8;CONFIG0.RES0.INSTANCE1.DM_8;DWORD;
430;EXT;CONFIG0.RES0.INSTANCE1.DM_9;CONFIG0.RES0.INSTANCE1.DM_9;DWORD;
431;EXT;CONFIG0.RES0.INSTANCE1.DM_10;CONFIG0.RES0.INSTANCE1.DM_10;DWORD;
432;EXT;CONFIG0.RES0.INSTANCE1.DM_11;CONFIG0.RES0.INSTANCE1.DM_11;DWORD;
433;EXT;CONFIG0.RES0.INSTANCE1.DM_12;CONFIG0.RES0.INSTANCE1.DM_12;DWORD;
434;EXT;CONFIG0.RES0.INSTANCE1.DM_13;CONFIG0.RES0.INSTANCE1.DM_13;DWORD;
435;EXT;CONFIG0.RES0.INSTANCE1.DM_14;CONFIG0.RES0.INSTANCE1.DM_14;DWORD;
436;EXT;CONFIG0.RES0.INSTANCE1.DM_15;CONFIG0.RES0.INSTANCE1.DM_15;DWORD;
437;EXT;CONFIG0.RES0.INSTANCE1.DM_16;CONFIG0.RES0.INSTANCE1.DM_16;DWORD;
438;EXT;CONFIG0.RES0.INSTANCE1.DM_17;CONFIG0.RES0.INSTANCE1.DM_17;DWORD;
439;EXT;CONFIG0.RES0.INSTANCE1.DM_18;CONFIG0.RES0.INSTANCE1.DM_18;DWORD;
440;EXT;CONFIG0.RES0.INSTANCE1.DM_19;CONFIG0.RES0.INSTANCE1.DM_19;DWORD;
441;VAR;CONFIG0.RES0.INSTANCE1.TEMP_1;CONFIG0.RES0.INSTANCE1.TEMP_1;DWORD;
442;VAR;CONFIG0.RES0.INSTANCE1.TEMP_2;CONFIG0.RES0.INSTANCE1.TEMP_2;DWORD;
443;VAR;CONFIG0.RES0.INSTANCE1.TEMP_3;CONFIG0.RES0.INSTANCE1.TEMP_3;DWORD;
444;VAR;CONFIG0.RES0.INSTANCE1.TEMP_4;CONFIG0.RES0.INSTANCE1.TEMP_4;DWORD;
445;VAR;CONFIG0.RES0.INSTANCE1.TEMP_5;CONFIG0.RES0.INSTANCE1.TEMP_5;DWORD;
446;VAR;CONFIG0.RES0.INSTANCE1.TEMP_6;CONFIG0.RES0.INSTANCE1.TEMP_6;DWORD;
447;VAR;CONFIG0.RES0.INSTANCE1.TEMP_7;CONFIG0.RES0.INSTANCE1.TEMP_7;DWORD;
448;VAR;CONFIG0.RES0.INSTANCE1.TEST;CONFIG0.RES0.INSTANCE1.TEST;BOOL;
449;VAR;CONFIG0.RES0.INSTANCE1.TEST0;CONFIG0.RES0.INSTANCE1.TEST0;DWORD;
450;VAR;CONFIG0.RES0.INSTANCE1.TEST1;CONFIG0.RES0.INSTANCE1.TEST1;DWORD;
451;VAR;CONFIG0.RES0.INSTANCE1.TEST2;CONFIG0.RES0.INSTANCE1.TEST2;DWORD;
452;VAR;CONFIG0.RES0.INSTANCE1.TEST3;CONFIG0.RES0.INSTANCE1.TEST3;DWORD;
453;VAR;CONFIG0.RES0.INSTANCE1.TEST4;CONFIG0.RES0.INSTANCE1.TEST4;DWORD;
454;VAR;CONFIG0.RES0.INSTANCE1.TEST5;CONFIG0.RES0.INSTANCE1.TEST5;DWORD;
455;VAR;CONFIG0.RES0.INSTANCE1.TEST6;CONFIG0.RES0.INSTANCE1.TEST6;DWORD;
456;VAR;CONFIG0.RES0.INSTANCE1.TEST7;CONFIG0.RES0.INSTANCE1.TEST7;DWORD;
457;VAR;CONFIG0.RES0.INSTANCE1.COIL_LR;CONFIG0.RES0.INSTANCE1.COIL_LR;BOOL;
458;VAR;CONFIG0.RES0.INSTANCE1.COIL_LR0;CONFIG0.RES0.INSTANCE1.COIL_LR0;BOOL;
459;VAR;CONFIG0.RES0.INSTANCE1.COIL_LR1;CONFIG0.RES0.INSTANCE1.COIL_LR1;BOOL;
460;VAR;CONFIG0.RES0.INSTANCE1.COIL_LR2;CONFIG0.RES0.INSTANCE1.COIL_LR2;BOOL;
461;VAR;CONFIG0.RES0.INSTANCE1.COIL_LR3;CONFIG0.RES0.INSTANCE1.COIL_LR3;BOOL;
462;EXT;CONFIG0.RES0.INSTANCE1.COIL_256;CONFIG0.RES0.INSTANCE1.COIL_256;UINT;
463;VAR;CONFIG0.RES0.INSTANCE1.COIL_257;CONFIG0.RES0.INSTANCE1.COIL_257;UINT;
464;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE15_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE15_OUT;INT;
465;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE2_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE2_OUT;INT;
466;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE14_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE14_OUT;INT;
467;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE19_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE19_OUT;INT;
468;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE57_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE57_OUT;DWORD;
469;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE60_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE60_OUT;DWORD;
470;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE63_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE63_OUT;DWORD;
471;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE66_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE66_OUT;DWORD;
472;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE68_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE68_ENO;BOOL;
473;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE68_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE68_OUT;DWORD;
474;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE74_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE74_ENO;BOOL;
475;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE74_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE74_OUT;DWORD;
476;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE75_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE75_ENO;BOOL;
477;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE75_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE75_OUT;DWORD;
478;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE78_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE78_ENO;BOOL;
479;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE78_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE78_OUT;DWORD;
480;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE81_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE81_ENO;BOOL;
481;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE81_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE81_OUT;DWORD;
482;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE86_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE86_ENO;BOOL;
483;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE86_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE86_OUT;DWORD;
484;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE89_ENO;CONFIG0.RES0.INSTANCE1._TMP_MOVE89_ENO;BOOL;
485;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE89_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE89_OUT;DWORD;
486;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE93_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE93_OUT;DWORD;
487;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE96_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE96_OUT;DWORD;
488;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE99_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE99_OUT;DWORD;
489;VAR;CONFIG0.RES0.INSTANCE1._TMP_MOVE108_OUT;CONFIG0.RES0.INSTANCE1._TMP_MOVE108_OUT;UINT;


// Ticktime
5000000
