
---------- Begin Simulation Statistics ----------
final_tick                               2166905205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702140                       # Number of bytes of host memory used
host_op_rate                                    59412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39764.79                       # Real time elapsed on the host
host_tick_rate                               54493062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354905983                       # Number of instructions simulated
sim_ops                                    2362514908                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.166905                       # Number of seconds simulated
sim_ticks                                2166905205000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.193879                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292830703                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           343722703                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18348245                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468915882                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46444197                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       46638997                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          194800                       # Number of indirect misses.
system.cpu0.branchPred.lookups              601167305                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963998                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13154786                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555038783                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74802469                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419543                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      194409488                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224836422                       # Number of instructions committed
system.cpu0.commit.committedOps            2228643590                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3880031419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2841583486     73.24%     73.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    620987143     16.00%     89.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    140796752      3.63%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135447087      3.49%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40687747      1.05%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7330795      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6874613      0.18%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11521327      0.30%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74802469      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3880031419                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165315                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150941220                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691555950                       # Number of loads committed
system.cpu0.commit.membars                    7608901                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608910      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238785972     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695357811     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264772568     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228643590                       # Class of committed instruction
system.cpu0.commit.refs                     960130414                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224836422                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228643590                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.944330                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.944330                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            701129078                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5212446                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290826838                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2451190968                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467367176                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1717540223                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13182545                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17423491                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12984075                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  601167305                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                433587376                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2431465457                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9090430                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2478733176                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          453                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               36752142                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138972                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1462360859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339274900                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573009                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3912203097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2120409091     54.20%     54.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1340663339     34.27%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276779997      7.07%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135504984      3.46%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20684134      0.53%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13725294      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  619130      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809475      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7653      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3912203097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      413613121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13360954                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579539827                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557674                       # Inst execution rate
system.cpu0.iew.exec_refs                  1073810134                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296065073                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              579030849                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773012850                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811980                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5888651                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298295217                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2423019461                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777745061                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6496024                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2412394525                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3590849                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11650822                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13182545                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19470432                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       224321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45708810                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27996                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15308501                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81456900                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29720753                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27996                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1973099                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11387855                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016402942                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2390214651                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854927                       # average fanout of values written-back
system.cpu0.iew.wb_producers                868950327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552547                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2390510179                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2941322094                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1531743598                       # number of integer regfile writes
system.cpu0.ipc                              0.514316                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514316                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611865      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1313332021     54.29%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332900      0.76%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802555      0.16%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783064122     32.37%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292747020     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2418890550                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                87                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4792443                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001981                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 882466     18.41%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3392028     70.78%     89.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               517946     10.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2416071058                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8755065590                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2390214584                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2617421581                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2411598166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2418890550                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421295                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      194375867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           289088                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1752                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33845266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3912203097                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817128                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2156883723     55.13%     55.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1222550696     31.25%     86.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434706030     11.11%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77603889      1.98%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11804893      0.30%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6157611      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1643659      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             574222      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             278374      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3912203097                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559176                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33948507                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5821515                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773012850                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298295217                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2914                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4325816218                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7995408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              625697875                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421346419                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25933357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1481718829                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21514408                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                71348                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2977118578                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2437919213                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1568321576                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1714761896                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28352389                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13182545                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76242919                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               146975152                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2977118522                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        599033                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8907                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51867740                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8905                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6228244783                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4878328348                       # The number of ROB writes
system.cpu0.timesIdled                       45289264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.571362                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18010263                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19247623                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1769766                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32602956                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914723                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         924390                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9667                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35775373                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46607                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1370493                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517696                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3450149                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14789698                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130069561                       # Number of instructions committed
system.cpu1.commit.committedOps             133871318                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    682837255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196052                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.885945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    629094277     92.13%     92.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26327251      3.86%     95.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8069954      1.18%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8702944      1.27%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2484571      0.36%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       811179      0.12%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3578554      0.52%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318376      0.05%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3450149      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    682837255                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457193                       # Number of function calls committed.
system.cpu1.commit.int_insts                125275463                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890478                       # Number of loads committed
system.cpu1.commit.membars                    7603279                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603279      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77452991     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692053     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122851      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133871318                       # Class of committed instruction
system.cpu1.commit.refs                      48814916                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130069561                       # Number of Instructions Simulated
system.cpu1.committedOps                    133871318                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.283640                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.283640                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            606536899                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               414693                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17266176                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154451584                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18986302                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49988674                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1372284                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1068323                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8731912                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35775373                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19289044                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    662993859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209878                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155584494                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3543114                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052057                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20850654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18924986                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.226390                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         685616071                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232472                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680002                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               589449508     85.97%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56310538      8.21%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24083147      3.51%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10500634      1.53%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3807200      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  611604      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853138      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     159      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           685616071                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1624663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1500319                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31576550                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209743                       # Inst execution rate
system.cpu1.iew.exec_refs                    51948743                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12313688                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              520008225                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40155654                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802235                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1261751                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12628426                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148647932                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39635055                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1419141                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144143606                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3150993                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4290644                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1372284                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11845061                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        56429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1157204                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33697                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2213                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4780                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3265176                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703988                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2213                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       516012                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        984307                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 85145956                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143142690                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845618                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72000977                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208286                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143190707                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179248824                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96273876                       # number of integer regfile writes
system.cpu1.ipc                              0.189263                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189263                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603391      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85588674     58.80%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43811056     30.10%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8559477      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145562747                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4234632                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029091                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 810543     19.14%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3066845     72.42%     91.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               357241      8.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142193973                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         981267556                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143142678                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163426307                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137242273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145562747                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405659                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14776613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           291386                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           240                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6135044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    685616071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212309                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.690537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          599225568     87.40%     87.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53810850      7.85%     95.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18566790      2.71%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6148102      0.90%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5376341      0.78%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             943622      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1030900      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             346047      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167851      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      685616071                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211808                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23797581                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2185009                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40155654                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12628426                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       687240734                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3646560519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              558269852                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89326868                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24851813                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22226355                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4568014                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52728                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190325000                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152469321                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102393674                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52871444                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20210517                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1372284                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50855406                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13066806                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190324988                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20730                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52224373                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   828047823                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300109526                       # The number of ROB writes
system.cpu1.timesIdled                          29883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6545747                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28047                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7175196                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20542236                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13205677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26315292                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100345                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134119623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9734277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268227621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9834622                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8188741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5693210                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7416308                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              407                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5015916                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5015908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8188741                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           424                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39519941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39519941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1209462976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1209462976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              574                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13205774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13205774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13205774                       # Request fanout histogram
system.membus.respLayer1.occupancy        69469887290                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52776906250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       666284500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   798130230.504083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       176500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1675973500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2162907498000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3997707000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    374365358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       374365358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    374365358                       # number of overall hits
system.cpu0.icache.overall_hits::total      374365358                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59222017                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59222017                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59222017                       # number of overall misses
system.cpu0.icache.overall_misses::total     59222017                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 830708577997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 830708577997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 830708577997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 830708577997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    433587375                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    433587375                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    433587375                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    433587375                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136586                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136586                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136586                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136586                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14027.022720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14027.022720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14027.022720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14027.022720                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2835                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.700000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55393764                       # number of writebacks
system.cpu0.icache.writebacks::total         55393764                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3828219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3828219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3828219                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3828219                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55393798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55393798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55393798                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55393798                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 739100957999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 739100957999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 739100957999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 739100957999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127757                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127757                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127757                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127757                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13342.666231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13342.666231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13342.666231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13342.666231                       # average overall mshr miss latency
system.cpu0.icache.replacements              55393764                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    374365358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      374365358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59222017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59222017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 830708577997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 830708577997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    433587375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    433587375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136586                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136586                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14027.022720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14027.022720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3828219                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3828219                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55393798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55393798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 739100957999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 739100957999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13342.666231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13342.666231                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          429758868                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55393764                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.758254                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        922568546                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       922568546                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875551413                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875551413                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875551413                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875551413                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105110161                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105110161                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105110161                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105110161                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2611335434405                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2611335434405                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2611335434405                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2611335434405                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980661574                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980661574                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980661574                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980661574                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107183                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107183                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107183                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107183                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24843.796352                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24843.796352                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24843.796352                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24843.796352                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14665610                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1234071                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           276118                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14062                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.113560                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.759280                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74973803                       # number of writebacks
system.cpu0.dcache.writebacks::total         74973803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31595543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31595543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31595543                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31595543                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73514618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73514618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73514618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73514618                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1305832339517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1305832339517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1305832339517                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1305832339517                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074964                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074964                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17762.893626                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17762.893626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17762.893626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17762.893626                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74973803                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    632947981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      632947981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82946892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82946892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1699622107500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1699622107500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715894873                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715894873                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20490.485738                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20490.485738                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19208980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19208980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63737912                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63737912                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 977209365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 977209365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15331.681488                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15331.681488                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242603432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242603432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22163269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22163269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 911713326905                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 911713326905                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264766701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264766701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083709                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083709                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41136.229809                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41136.229809                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12386563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12386563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9776706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9776706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 328622974017                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 328622974017                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33612.852224                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33612.852224                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3162                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3162                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2805                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2805                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    206064000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    206064000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73463.101604                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73463.101604                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003352                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003352                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        60925                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60925                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5752                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5752                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       549000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       549000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4007.299270                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4007.299270                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336142                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336142                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465731                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465731                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129898137500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129898137500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88623.449664                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88623.449664                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128432406500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128432406500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87623.449664                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87623.449664                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996037                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          952876262                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74980035                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.708400                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996037                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2043930673                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2043930673                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54699025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70327113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              715500                       # number of demand (read+write) hits
system.l2.demand_hits::total                125764369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54699025                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70327113                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22731                       # number of overall hits
system.l2.overall_hits::.cpu1.data             715500                       # number of overall hits
system.l2.overall_hits::total               125764369                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            694772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4645851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2989140                       # number of demand (read+write) misses
system.l2.demand_misses::total                8341736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           694772                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4645851                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11973                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2989140                       # number of overall misses
system.l2.overall_misses::total               8341736                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  55973341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 446988027497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1064236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 306476608499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     810502213496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  55973341500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 446988027497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1064236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 306476608499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    810502213496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55393797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74972964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3704640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134106105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55393797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74972964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3704640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134106105                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.345003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062203                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.345003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062203                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80563.611516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96212.303730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88886.327570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102530.028202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97162.294934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80563.611516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96212.303730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88886.327570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102530.028202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97162.294934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3895                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        64                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.859375                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4216824                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5693210                       # number of writebacks
system.l2.writebacks::total                   5693210                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         170467                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              246035                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        170467                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             246035                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       694737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4475384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2913627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8095701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       694737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4475384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2913627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5139271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13234972                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  49024479500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 387935184999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    943545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 269253705501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 707156915500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  49024479500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 387935184999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    943545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 269253705501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 435017906982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1142174822482                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.344427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.344427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70565.522637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86681.988629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78937.965364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92411.865177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87349.682937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70565.522637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86681.988629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78937.965364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92411.865177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84645.839260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86299.753598                       # average overall mshr miss latency
system.l2.replacements                       22871251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17945012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17945012                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17945012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17945012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115863582                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115863582                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115863582                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115863582                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5139271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5139271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 435017906982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 435017906982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84645.839260                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84645.839260                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.876190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2929.347826                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2807.291667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1844000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1924000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.876190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20043.478261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       586000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       586000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20206.896552                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20206.896552                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8238170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           294540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8532710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2997333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2207912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5205245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 289964737499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 226146794499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  516111531998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11235503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13737955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.266773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96740.915173                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102425.637661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99152.207437                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        65424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           192574                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2870183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2142488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5012671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 249577785999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 197222190500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 446799976499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.255457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.856155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86955.356505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92052.879876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89134.111634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54699025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54721756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       694772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           706745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  55973341500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1064236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  57037577500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55393797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55428501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.345003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80563.611516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88886.327570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80704.607036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       694737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       706690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  49024479500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    943545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  49968025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.344427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70565.522637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78937.965364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70707.134670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62088943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       420960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62509903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1648518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       781228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2429746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 157023289998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80329814000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 237353103998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63737461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1202188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64939649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.649838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95251.183183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102825.057474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97686.385325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43317                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1605201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       771139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2376340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 138357399000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72031515001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 210388914001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.641446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86193.192628                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93409.249177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88534.853599                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           93                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                94                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          573                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             599                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12218000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       490500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12708500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          666                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           693                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860360                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.864358                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21322.862129                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18865.384615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21216.193656                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          168                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          405                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          423                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7932000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       364999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8296999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.608108                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.610390                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19585.185185                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20277.722222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19614.654846                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999949                       # Cycle average of tags in use
system.l2.tags.total_refs                   272777236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22871520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.926502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.302073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.915546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.637106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.538203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.599941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.306249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2166195824                       # Number of tag accesses
system.l2.tags.data_accesses               2166195824                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      44463104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     286565248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186543296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    326760896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          845097536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     44463104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       764992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45228096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    364365440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       364365440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         694736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4477582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2914739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5105639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13204649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5693210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5693210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20519174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132246324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           353034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86087428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    150796119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390002079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20519174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       353034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20872208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168150152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168150152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168150152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20519174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132246324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          353034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86087428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    150796119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            558152232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5460893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    694736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4201276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2837702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5098643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014334296250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27898786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5138355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13204649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5693210                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13204649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5693210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 360339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                232317                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            625125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            628544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            757875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1629293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            942529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1230944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            772424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            763363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            863290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            714714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           699630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           642617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           668847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           647378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           620370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           637367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            388220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            409478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            385987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            394678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295262                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 407825225495                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64221550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            648656037995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31751.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50501.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8137742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2929925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13204649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5693210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4938275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2734038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1351142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1097430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  966498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  487983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  366262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  294362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  214697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  126025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 276143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 362359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7237506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.869134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.428161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.744597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4555240     62.94%     62.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1258165     17.38%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       609941      8.43%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       360912      4.99%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       126337      1.75%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63679      0.88%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35703      0.49%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        29696      0.41%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197833      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7237506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.343387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.479648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    507.926311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334980    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.282048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.846828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291389     86.99%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4932      1.47%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25666      7.66%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8776      2.62%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2976      0.89%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              895      0.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              255      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              822035840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23061696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349495936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               845097536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            364365440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       379.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2166905147500                       # Total gap between requests
system.mem_ctrls.avgGap                     114664.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     44463104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    268881664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181612928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    326313152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349495936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20519173.564862981439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124085568.385535359383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 353034.363586754131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83812124.121045708656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 150589491.061746746302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161288059.668489277363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       694736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4477582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2914739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5105639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5693210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20380195189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 205139846820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    441862701                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148935722983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 273758410302                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51603973534314                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29335.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45814.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36966.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51097.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53618.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9064126.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23987294100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12749530200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39228680820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13655321640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171053082720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     400943088960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     494455313280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1156072311720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.513099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1280704706969                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72357480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 813843018031                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27688577280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14716805070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52479692580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14850440640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171053082720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     725169420210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     221422613280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1227380631780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.421009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 567935021462                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72357480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1526612703538                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20481860174.157303                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99933710459.654388                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 787586651000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   344019649500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1822885555500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19248526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19248526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19248526                       # number of overall hits
system.cpu1.icache.overall_hits::total       19248526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40518                       # number of overall misses
system.cpu1.icache.overall_misses::total        40518                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1529261000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1529261000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1529261000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1529261000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19289044                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19289044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19289044                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19289044                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002101                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002101                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002101                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002101                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37742.756306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37742.756306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37742.756306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37742.756306                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   104.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu1.icache.writebacks::total            34672                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5814                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5814                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5814                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5814                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34704                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34704                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1370182000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1370182000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1370182000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1370182000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001799                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001799                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001799                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001799                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39481.961734                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39481.961734                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39481.961734                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39481.961734                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34672                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19248526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19248526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1529261000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1529261000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19289044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19289044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37742.756306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37742.756306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5814                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5814                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1370182000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1370182000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39481.961734                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39481.961734                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.384995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18231508                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34672                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           525.827988                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        399401500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.384995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949531                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949531                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38612792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38612792                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37665546                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37665546                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37665546                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37665546                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8728493                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8728493                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8728493                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8728493                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 800115755582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 800115755582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 800115755582                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 800115755582                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46394039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46394039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46394039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46394039                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188138                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91667.113164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91667.113164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91667.113164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91667.113164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3952698                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       779034                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55668                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9805                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.004850                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.452728                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704791                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704791                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6368621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6368621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6368621                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6368621                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359872                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202981201262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202981201262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202981201262                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202981201262                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050866                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050866                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050866                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86013.648733                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86013.648733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86013.648733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86013.648733                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704791                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33008896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33008896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5262733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5262733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 407990210500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 407990210500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38271629                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38271629                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77524.398540                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77524.398540                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4059851                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4059851                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1202882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1202882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87779362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87779362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72974.208609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72974.208609                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4656650                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4656650                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3465760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3465760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 392125545082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 392125545082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426691                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426691                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113142.729180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113142.729180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2308770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2308770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156990                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156990                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115201839262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115201839262                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99570.298155                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99570.298155                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4551500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4551500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332623                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332623                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29176.282051                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29176.282051                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        22500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        22500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1440000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1440000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.329646                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.329646                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9664.429530                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9664.429530                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1291000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1291000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.329646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.329646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8664.429530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8664.429530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120460900000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120460900000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355524                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355524                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89127.832299                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89127.832299                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119109348000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119109348000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355524                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355524                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88127.832299                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88127.832299                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.654749                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43826064                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3711283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.808871                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        399413000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.654749                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104104381                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104104381                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2166905205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120369268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23638222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116162010                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17178041                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8780208                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             418                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13749917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13749917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55428501                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64940768                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          693                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166181357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224928043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11121061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402334541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7090403840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9596593024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4440064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474203200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17165640128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31665107                       # Total snoops (count)
system.tol2bus.snoopTraffic                 365202688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        165772050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              155620525     93.88%     93.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10051166      6.06%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100354      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          165772050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268220839985                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112474637013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83165761562                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5568275089                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52095920                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9165838103500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703992                       # Number of bytes of host memory used
host_op_rate                                    48636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                174596.71                       # Real time elapsed on the host
host_tick_rate                               40086282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483116203                       # Number of instructions simulated
sim_ops                                    8491724021                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.998933                       # Number of seconds simulated
sim_ticks                                6998932898500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.461851                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              530121444                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           549565902                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36831308                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        607225902                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            622298                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         633253                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10955                       # Number of indirect misses.
system.cpu0.branchPred.lookups              609131699                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8184                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        499706                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36815691                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404145312                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105041379                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1506617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      585488827                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3063258957                       # Number of instructions committed
system.cpu0.commit.committedOps            3063758845                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13868928364                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.220908                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.129435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13112115938     94.54%     94.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    276782315      2.00%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68838881      0.50%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21558934      0.16%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22572675      0.16%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20567894      0.15%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    138991672      1.00%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    102458676      0.74%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105041379      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13868928364                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018381441                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1578919                       # Number of function calls committed.
system.cpu0.commit.int_insts               2538561085                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834211217                       # Number of loads committed
system.cpu0.commit.membars                     995987                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       996998      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575080153     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398258543     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94433759      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31488180      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31488567      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      467971628     15.27%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1314092      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366739295     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64517334      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3063758845                       # Class of committed instruction
system.cpu0.commit.refs                     900542349                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3063258957                       # Number of Instructions Simulated
system.cpu0.committedOps                   3063758845                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.564841                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.564841                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12681153034                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15655                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447803653                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3972851817                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223808696                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                782278489                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38864445                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24973                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            239207531                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  609131699                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114399973                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13805063417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               728974                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4637476181                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               77760124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043561                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121368657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530743742                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.331644                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13965312195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.332114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864748                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11071992273     79.28%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2189290578     15.68%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97737926      0.70%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449690882      3.22%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29192556      0.21%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1505739      0.01%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101394158      0.73%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24494737      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13346      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13965312195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1094610895                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               973880695                       # number of floating regfile writes
system.cpu0.idleCycles                       17976378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38563779                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445929500                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.360354                       # Inst execution rate
system.cpu0.iew.exec_refs                  2726135602                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67249566                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5850841451                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            993323620                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582769                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33471734                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76345659                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3639572081                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2658886036                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33668493                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5038929747                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              51816463                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3697526338                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38864445                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3798261051                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    192302054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          992435                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2324564                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    159112403                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10014527                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2324564                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9917340                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28646439                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2842341821                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3244013732                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811967                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307888401                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.231992                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3249273101                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5295091752                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1762934332                       # number of integer regfile writes
system.cpu0.ipc                              0.219066                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.219066                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           999981      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731788749     34.14%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13324      0.00%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     34.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402480583      7.93%     42.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     42.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103205679      2.03%     44.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32360548      0.64%     44.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32261121      0.64%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1612416898     31.79%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328410      0.03%     77.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1058789523     20.87%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65495661      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5072598239                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1996458438                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3724512724                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1038848904                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1411468225                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  615313642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121301                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27950366      4.54%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3008      0.00%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               121389      0.02%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               63200      0.01%      4.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            152288149     24.75%     29.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               69703      0.01%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             316943775     51.51%     80.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9942      0.00%     80.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        117864097     19.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3690453462                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       21019946758                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205164828                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2806240623                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3637850946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5072598239                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1721135                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      575813239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18637166                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        214518                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    546142503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13965312195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.363228                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.117113                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12069427447     86.42%     86.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702804894      5.03%     91.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334425003      2.39%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          220920638      1.58%     95.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          352555600      2.52%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          174438639      1.25%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           52359150      0.37%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25435662      0.18%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           32945162      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13965312195                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.362761                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39421085                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25233037                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           993323620                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76345659                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098128513                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587124812                       # number of misc regfile writes
system.cpu0.numCycles                     13983288573                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14577337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10185121981                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2593830215                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             583822681                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               339378717                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2188264054                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             17528707                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5390034666                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3788520523                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3219689941                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                847805425                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6696539                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38864445                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2553675822                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               625859731                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378364674                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4011669992                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        465805                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12413                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1500684124                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12436                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17413026796                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7394971340                       # The number of ROB writes
system.cpu0.timesIdled                         165453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2983                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.479318                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              530296721                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           567287751                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36742026                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        607103400                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            593147                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         596952                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3805                       # Number of indirect misses.
system.cpu1.branchPred.lookups              608923602                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3426                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        496355                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36734092                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404336977                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104708395                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1499842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      584004613                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3064951263                       # Number of instructions committed
system.cpu1.commit.committedOps            3065450268                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13880678842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220843                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.129616                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13124683494     94.55%     94.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    275880239      1.99%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     68557519      0.49%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21331194      0.15%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22693473      0.16%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20515135      0.15%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    138721069      1.00%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    103588324      0.75%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104708395      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13880678842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1019013862                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1513427                       # Number of function calls committed.
system.cpu1.commit.int_insts               2540051244                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834869543                       # Number of loads committed
system.cpu1.commit.membars                     993850                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       993850      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576308249     51.42%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398678753     13.01%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94297240      3.08%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31420940      1.03%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31420940      1.03%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468073329     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1059330      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367292569     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64449020      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3065450268                       # Class of committed instruction
system.cpu1.commit.refs                     900874248                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3064951263                       # Number of Instructions Simulated
system.cpu1.committedOps                   3065450268                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.561318                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.561318                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12695387570                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7936                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           448095403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3972519762                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220504210                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                783074212                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38777782                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18073                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            239076533                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  608923602                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113906674                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13819912408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               707494                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4636136140                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77571432                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043556                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         118122183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         530889868                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.331621                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13976820307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863930                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11083119966     79.30%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2189909761     15.67%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97654239      0.70%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               450005050      3.22%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29103519      0.21%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1493809      0.01%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               101125516      0.72%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24405060      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3387      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13976820307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094944464                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974474024                       # number of floating regfile writes
system.cpu1.idleCycles                        3397632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38482982                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445977106                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.360271                       # Inst execution rate
system.cpu1.iew.exec_refs                  2723056454                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66910515                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5878477660                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            993585585                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            578284                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33428517                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75978153                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3639782370                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2656145939                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33561073                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5036663869                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              52048122                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3681313432                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38777782                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3782698372                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    191724898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          982721                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2323018                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    158716042                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9973448                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2323018                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9888983                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28593999                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2844435147                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3244965034                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812279                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2310475459                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.232111                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3250201185                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5293154177                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1763528177                       # number of integer regfile writes
system.cpu1.ipc                              0.219235                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219235                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           996168      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1732485303     34.17%     34.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402869969      7.95%     42.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          103028322      2.03%     44.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32285677      0.64%     44.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32187159      0.63%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1610392501     31.76%     77.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1065908      0.02%     77.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1058036808     20.87%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65421077      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5070224942                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1995744991                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3723029210                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039366315                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1411075974                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  615086063                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121313                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               28094452      4.57%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3039      0.00%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                94671      0.02%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               64382      0.01%      4.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            152377213     24.77%     29.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               69671      0.01%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             316529990     51.46%     80.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      0.00%     80.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        117852587     19.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3688569846                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       21027942116                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2205598719                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2805360474                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3638067779                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5070224942                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1714591                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      574332102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18615072                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        214749                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    545130655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13976820307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.362760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.116536                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12081307248     86.44%     86.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          703300186      5.03%     91.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          334784196      2.40%     93.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          220045590      1.57%     95.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          351946129      2.52%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          174613962      1.25%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           52390067      0.37%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           25438566      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           32994363      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13976820307                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.362671                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39326843                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25157244                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           993585585                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75978153                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098512139                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587272273                       # number of misc regfile writes
system.cpu1.numCycles                     13980217939                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17517707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10193011947                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2595621653                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             582861663                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335971693                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2195999382                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17561182                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5390084944                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3788431460                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3219984228                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                848409339                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5550449                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38777782                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2560186675                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               624362575                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1378009675                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4012075269                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        462871                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11138                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1499174426                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11138                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17425330844                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7395143199                       # The number of ROB writes
system.cpu1.timesIdled                          33782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        328987840                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4653786                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           359232484                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage            1338546684                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    690366243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1370580735                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25320267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      9604422                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    495766594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    423712237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991385395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      433316659                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          683907721                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12643190                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6683                       # Transaction distribution
system.membus.trans_dist::CleanEvict        667579542                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           560067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5169                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5878362                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5868567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     683907722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2060357023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2060357023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  44955274304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             44955274304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           418943                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         690351320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               690351320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           690351320                       # Request fanout histogram
system.membus.respLayer1.occupancy       3579973260599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1600086948437                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1494                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          747                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9757753.681392                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10810207.404002                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          747    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     26839000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            747                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6991643856500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7289042000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114235445                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114235445                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114235445                       # number of overall hits
system.cpu0.icache.overall_hits::total      114235445                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164527                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164527                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164527                       # number of overall misses
system.cpu0.icache.overall_misses::total       164527                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12963102000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12963102000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12963102000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12963102000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114399972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114399972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114399972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114399972                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001438                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001438                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001438                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001438                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78790.119555                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78790.119555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78790.119555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78790.119555                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.368421                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150708                       # number of writebacks
system.cpu0.icache.writebacks::total           150708                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13819                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13819                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150708                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150708                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150708                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150708                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11930570000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11930570000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11930570000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11930570000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001317                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001317                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001317                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001317                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 79163.481700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 79163.481700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 79163.481700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 79163.481700                       # average overall mshr miss latency
system.cpu0.icache.replacements                150708                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114235445                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114235445                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164527                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164527                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12963102000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12963102000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114399972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114399972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78790.119555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78790.119555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150708                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150708                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11930570000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11930570000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 79163.481700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 79163.481700                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114386439                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150740                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           758.832685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        228950652                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       228950652                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441566103                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441566103                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441566103                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441566103                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    521369363                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     521369363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    521369363                       # number of overall misses
system.cpu0.dcache.overall_misses::total    521369363                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 43060626892259                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 43060626892259                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 43060626892259                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 43060626892259                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    962935466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    962935466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    962935466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    962935466                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.541437                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.541437                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.541437                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.541437                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82591.402465                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82591.402465                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82591.402465                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82591.402465                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9793506654                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2875836                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        195320164                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          51451                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.140787                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.894657                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247674644                       # number of writebacks
system.cpu0.dcache.writebacks::total        247674644                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    273470187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    273470187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    273470187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    273470187                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247899176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247899176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247899176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247899176                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 24070220422170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24070220422170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 24070220422170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24070220422170                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257441                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257441                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257441                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257441                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97096.814965                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97096.814965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97096.814965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97096.814965                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247674337                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    401478334                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      401478334                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    495632636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    495632636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 41145961812000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 41145961812000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897110970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897110970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.552476                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.552476                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83017.055019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83017.055019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    251909787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    251909787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243722849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243722849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23765621034000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23765621034000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271675                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271675                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97510.845337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97510.845337                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     40087769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40087769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25736727                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25736727                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1914665080259                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1914665080259                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65824496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65824496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.390990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.390990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74394.272444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74394.272444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21560400                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21560400                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4176327                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4176327                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 304599388170                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 304599388170                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063446                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063446                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72934.755389                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72934.755389                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5954                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5954                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1861                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1861                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68007000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68007000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238132                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238132                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36543.256314                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36543.256314                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1794                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1794                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9768.656716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9768.656716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.326093                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.326093                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4251.554174                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4251.554174                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7323500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7323500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.326093                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.326093                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3251.998224                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3251.998224                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494254                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494254                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  19071876999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  19071876999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       499706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       499706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38587.198078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38587.198078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494254                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494254                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  18577622999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  18577622999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37587.198078                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37587.198078                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981151                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          690126150                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248146930                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.781119                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981151                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175046684                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175046684                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33825007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            33674817                       # number of demand (read+write) hits
system.l2.demand_hits::total                 67514257                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9654                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33825007                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4779                       # number of overall hits
system.l2.overall_hits::.cpu1.data           33674817                       # number of overall hits
system.l2.overall_hits::total                67514257                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         213840546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         213325291                       # number of demand (read+write) misses
system.l2.demand_misses::total              427337172                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141055                       # number of overall misses
system.l2.overall_misses::.cpu0.data        213840546                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30280                       # number of overall misses
system.l2.overall_misses::.cpu1.data        213325291                       # number of overall misses
system.l2.overall_misses::total             427337172                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11575009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 23198397269877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2529432996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 23179127200119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     46391628911992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11575009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 23198397269877                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2529432996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 23179127200119                       # number of overall miss cycles
system.l2.overall_miss_latency::total    46391628911992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247665553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247000108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494851429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247665553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247000108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494851429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.935943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.863425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.863687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863567                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.935943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.863425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.863687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863567                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82060.253093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108484.558723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83534.775297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108656.254922                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108559.778909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82060.253093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108484.558723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83534.775297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108656.254922                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108559.778909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           14430463                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    514862                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.027827                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 266030151                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12643155                       # number of writebacks
system.l2.writebacks::total                  12643155                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6442277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6180146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            12622895                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6442277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6180146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           12622895                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    207398269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    207145145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         414714277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    207398269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    207145145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    282897585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        697611862                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10152950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20748346820211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2218668501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20746566043356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 41507284482068                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10152950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20748346820211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2218668501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20746566043356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 24702702736592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 66209987218660                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.934364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.837413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.857012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.934364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.837413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.857012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.409740                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72100.314593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100041.079997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73842.391699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100154.729880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100086.461412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72100.314593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100041.079997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73842.391699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100154.729880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87320.302634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94909.491689                       # average overall mshr miss latency
system.l2.replacements                     1105536736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17149050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17149050                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17149085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17149085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453157946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453157946                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         6683                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           6683                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453164629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453164629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         6683                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         6683                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    282897585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      282897585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 24702702736592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 24702702736592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87320.302634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87320.302634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           19484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           19628                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                39112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         77446                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         77986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             155432                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    620085500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    623810000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1243895500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        96930                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        97614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           194544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.798989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.798922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.798956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8006.682075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7998.999820                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8002.827603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         6167                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         6289                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           12456                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        71279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        71697                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        142976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1720092908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1723116412                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3443209320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.735366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.734495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24131.832770                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24033.312579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24082.428659                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        63500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        63500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1380.434783                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   992.187500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       366000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       933500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.926471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20744.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20626.984127                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1248004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1217806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2465810                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2991696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2987033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5978729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 292216193460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 301368306986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  593584500446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4239700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4204839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8444539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.705639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.710380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.707999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97675.764336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100892.192013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99282.723878                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56684                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        53550                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           110234                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2935012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2933483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5868495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 259452851473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 269022336502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 528475187975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.692269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.697645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.694946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88399.247251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91707.481005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90052.933158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           171335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11575009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2529432996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14104441996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.935943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.863687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82060.253093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83534.775297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82320.845105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           472                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10152950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2218668501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12371618501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.934364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.857012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72100.314593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73842.391699                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72406.656216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     32577003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     32457011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65034014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    210848850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    210338258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       421187108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22906181076417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22877758893133                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 45783939969550                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243425853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242795269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486221122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.866173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108637.922741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108766.513095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108702.139975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6385593                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6126596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     12512189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    204463257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    204211662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    408674919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20488893968738                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20477543706854                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40966437675592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.839941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100208.195200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100276.073885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100242.113648                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1227651662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1105536800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.110458                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.756254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.229920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.254400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.753574                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.574316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.355525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8828485448                       # Number of tag accesses
system.l2.tags.data_accesses               8828485448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9012224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13278131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1922944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13261119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  17595495744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        44145682432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9012224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1922944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10935168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    809164160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       809164160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      207470807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      207204998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    274929621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           689776288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12643190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12643190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1287657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1897165159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           274748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1894734535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2514025495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6307487594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1287657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       274748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1562405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115612504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115612504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115612504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1287657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1897165159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          274748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1894734535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2514025495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6423100099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8562058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 205313794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 205034026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 270463749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002629188750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       534429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       534429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           972707964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8077516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   689776289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12649873                       # Number of write requests accepted
system.mem_ctrls.readBursts                 689776289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12649873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                8793857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4087815                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          34543889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          33418952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          75989066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          62968359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          69360415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          60828421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          46297056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39938584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          35559068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          29034219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         30303371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         29205636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         35087959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         41299219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         30939731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         26208487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            512251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            507756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            467183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            576702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            548567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            556212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            512223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            512958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            641606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            513990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           652844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           515163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           510170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           510834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           512146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           511457                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 27476120187106                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3404912160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            40244540787106                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40347.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59097.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                476703759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7689541                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             689776289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12649873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19382994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                41835409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                65054677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                79680155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                82634812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                78018273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                69554733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                59678851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                48811953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                38747326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               31572228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               27934948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15888496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9604122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6130101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3691863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1997124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 697837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  58430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 308845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 419597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 479521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 515009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 537090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 548623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 553668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 556811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 560172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 567393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 559017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 557582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 556973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 554820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 554839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 556404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  75055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  36042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    205151193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.113778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.654018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.917963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    107389839     52.35%     52.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     42151305     20.55%     72.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     18558993      9.05%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     11544865      5.63%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      6136460      2.99%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3997527      1.95%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2698692      1.32%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2002631      0.98%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10670881      5.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    205151193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       534429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1274.224331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    350.890536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2963.818983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       448647     83.95%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        51283      9.60%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        15681      2.93%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         6439      1.20%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3274      0.61%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1634      0.31%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1106      0.21%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          785      0.15%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          991      0.19%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1068      0.20%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          943      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          641      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          520      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          444      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          259      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          154      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          158      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          120      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          108      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           77      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           44      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           47      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        534429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       534429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.226376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           528559     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2259      0.42%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2591      0.48%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              622      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              228      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               78      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        534429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            43582875648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               562806848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               547971968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             44145682496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            809591872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6227.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6307.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6998932932500                       # Total gap between requests
system.mem_ctrls.avgGap                       9963.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9012288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13140082816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1922944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13122177664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  17309679936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    547971968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1287666.010047260206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1877440890.855827808380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 274748.169169063214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1874882622.008324146271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2473188439.870566844940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78293645.038008645177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    207470807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    207204998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    274929621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12649873                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4329911491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 12119196248915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    971454583                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 12128623362102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15991419810015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 174303033969561                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30748.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58413.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32332.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58534.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58165.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13779034.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         636623784300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         338373566025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1839533106600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22802056200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     552490061760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3138052890360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45019378080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6572894843325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        939.128141                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89136061928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 233709840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6676086996572                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         828155740860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         440175211410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3022681450740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21891907440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     552490061760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3158015847030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28208467200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8051618686440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1150.406612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42298859492                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 233709840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6722924199008                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2120                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1061                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8317114.985862                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10111487.337778                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1061    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69655000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1061                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6990108439500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8824459000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113868138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113868138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113868138                       # number of overall hits
system.cpu1.icache.overall_hits::total      113868138                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38536                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38536                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38536                       # number of overall misses
system.cpu1.icache.overall_misses::total        38536                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2903517500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2903517500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2903517500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2903517500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113906674                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113906674                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113906674                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113906674                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000338                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000338                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75345.585946                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75345.585946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75345.585946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75345.585946                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35059                       # number of writebacks
system.cpu1.icache.writebacks::total            35059                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3477                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3477                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3477                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3477                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35059                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35059                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2639316500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2639316500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2639316500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2639316500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000308                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75282.138681                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75282.138681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75282.138681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75282.138681                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35059                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113868138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113868138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38536                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38536                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2903517500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2903517500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113906674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113906674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75345.585946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75345.585946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3477                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3477                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2639316500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2639316500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75282.138681                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75282.138681                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114954919                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35091                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3275.908894                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227848407                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227848407                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    439534987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       439534987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    439534987                       # number of overall hits
system.cpu1.dcache.overall_hits::total      439534987                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    523479576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     523479576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    523479576                       # number of overall misses
system.cpu1.dcache.overall_misses::total    523479576                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 43232389958164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 43232389958164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 43232389958164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 43232389958164                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    963014563                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    963014563                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    963014563                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    963014563                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.543584                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.543584                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.543584                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.543584                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82586.583967                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82586.583967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82586.583967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82586.583967                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9767588666                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2884751                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        194721652                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          51344                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.161801                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.184773                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246991122                       # number of writebacks
system.cpu1.dcache.writebacks::total        246991122                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    276252889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    276252889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    276252889                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    276252889                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247226687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247226687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247226687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247226687                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 24047784549352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 24047784549352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 24047784549352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 24047784549352                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256722                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256722                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256722                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256722                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97270.180825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97270.180825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97270.180825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97270.180825                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246990820                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    400338259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      400338259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    497175273                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    497175273                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 41279813047000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 41279813047000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    897513532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    897513532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.553947                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.553947                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83028.692875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83028.692875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    254084410                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    254084410                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243090863                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243090863                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23734711697500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23734711697500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97637.202010                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97637.202010                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39196728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39196728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26304303                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26304303                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1952576911164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1952576911164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65501031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65501031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74230.323121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74230.323121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     22168479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     22168479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4135824                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4135824                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 313072851852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 313072851852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75697.817860                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75697.817860                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6526                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6526                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1508                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1508                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     61454000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     61454000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187702                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187702                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40751.989390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40751.989390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1394                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1394                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1279500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1279500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11223.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11223.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2922                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2922                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13124500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13124500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7263                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.402313                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.402313                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4491.615332                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4491.615332                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10202500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10202500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.402313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.402313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3491.615332                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3491.615332                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3622                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3622                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492733                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492733                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19088217000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19088217000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       496355                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       496355                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992703                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 38739.473508                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 38739.473508                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18595484000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18595484000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992703                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992703                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 37739.473508                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 37739.473508                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.973912                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          687421736                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247474666                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.777746                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.973912                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2174527068                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2174527068                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6998932898500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         486987528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29792240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477701590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1092894428                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        477886495                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             558                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          598587                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5173                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         603760                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8820383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8820383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486801761                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       452125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    743887109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741864535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486308946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19290624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31701761408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4487552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31615430720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63340970304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1584790268                       # Total snoops (count)
system.tol2bus.snoopTraffic                 870412608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2079863093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1620439813     77.91%     77.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1              449818858     21.63%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9604422      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2079863093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       990617977129                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372874383758                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226212698                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371866681656                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52722232                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           837470                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
