{
    "title": "DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference. (arXiv:2304.06831v1 [cs.AR])",
    "abstract": "Dynamic Graph Neural Networks (DGNNs) are becoming increasingly popular due to their effectiveness in analyzing and predicting the evolution of complex interconnected graph-based systems. However, hardware deployment of DGNNs still remains a challenge. First, DGNNs do not fully utilize hardware resources because temporal data dependencies cause low hardware parallelism. Additionally, there is currently a lack of generic DGNN hardware accelerator frameworks, and existing GNN accelerator frameworks have limited ability to handle dynamic graphs with changing topologies and node features. To address the aforementioned challenges, in this paper, we propose DGNN-Booster, which is a novel Field-Programmable Gate Array (FPGA) accelerator framework for real-time DGNN inference using High-Level Synthesis (HLS). It includes two different FPGA accelerator designs with different dataflows that can support the most widely used DGNNs. We showcase the effectiveness of our designs by implementing and e",
    "link": "http://arxiv.org/abs/2304.06831",
    "context": "Title: DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference. (arXiv:2304.06831v1 [cs.AR])\nAbstract: Dynamic Graph Neural Networks (DGNNs) are becoming increasingly popular due to their effectiveness in analyzing and predicting the evolution of complex interconnected graph-based systems. However, hardware deployment of DGNNs still remains a challenge. First, DGNNs do not fully utilize hardware resources because temporal data dependencies cause low hardware parallelism. Additionally, there is currently a lack of generic DGNN hardware accelerator frameworks, and existing GNN accelerator frameworks have limited ability to handle dynamic graphs with changing topologies and node features. To address the aforementioned challenges, in this paper, we propose DGNN-Booster, which is a novel Field-Programmable Gate Array (FPGA) accelerator framework for real-time DGNN inference using High-Level Synthesis (HLS). It includes two different FPGA accelerator designs with different dataflows that can support the most widely used DGNNs. We showcase the effectiveness of our designs by implementing and e",
    "path": "papers/23/04/2304.06831.json",
    "total_tokens": 966,
    "translated_abstract": "动态图神经网络（DGNN）由于其在分析和预测复杂互联的基于图形的系统的发展方面的有效性而变得越来越流行。然而，DGNN 的硬件部署仍然是一个挑战。首先，由于时间数据依赖性导致低硬件并行性，DGNN 并未充分利用硬件资源。此外，目前缺乏通用的 DGNN 硬件加速器框架，而现有的 GNN 加速器框架能力有限，不能处理具有变化的拓扑和节点特征的动态图。为解决上述挑战，本文提出了 DGNN-Booster，这是一种新颖的基于可编程门阵列（FPGA）的加速器框架，用于使用高级综合（HLS）进行实时 DGNN 推断。它包括两种不同的 FPGA 加速器设计，具有不同的数据流，可以支持最广泛使用的 DGNN。我们通过实现和评估 DGNN-Booster，证明了它的有效性。",
    "tldr": "本文提出了一个新颖的基于可编程门阵列（FPGA）的加速器框架 DGNN-Booster，用于实时 DGNN 推断。该框架通过两种不同的 FPGA 加速器设计支持最广泛使用的 DGNN，并解决了 DGNN 在硬件推断中存在的挑战。",
    "en_tdlr": "This paper proposes a novel FPGA accelerator framework DGNN-Booster for real-time DGNN inference, which includes two different FPGA accelerator designs with different dataflows that can support the most widely used DGNNs. The framework solves the challenges of low hardware parallelism and the lack of generic DGNN hardware accelerator frameworks for dynamic graphs with changing topologies and node features."
}