{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T18:14:30Z","timestamp":1550340870991},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","isbn-type":[{"value":"9781595936059","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1145\/1228784.1228879","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"source":"Crossref","is-referenced-by-count":0,"title":["Reducing verification overhead with RTL slicing"],"prefix":"10.1145","author":[{"given":"Jen-Chieh","family":"Ou","sequence":"first","affiliation":[]},{"given":"Daniel G.","family":"Saab","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Qiang","sequence":"additional","affiliation":[]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"320","event":{"name":"the 17th great lakes symposium","location":"Stresa-Lago Maggiore, Italy","sponsor":["SIGDA, ACM Special Interest Group on Design Automation","ACM, Association for Computing Machinery"],"acronym":"GLSVLSI '07","number":"17","start":{"date-parts":[[2007,3,11]]},"end":{"date-parts":[[2007,3,13]]}},"container-title":["Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI  - GLSVLSI '07"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1228879&amp;ftid=408155&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,16]],"date-time":"2016-12-16T11:56:14Z","timestamp":1481889374000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9781595936059"],"references-count":0,"URL":"http:\/\/dx.doi.org\/10.1145\/1228784.1228879","relation":{}}}