{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462396460189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462396460191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 16:14:19 2016 " "Processing started: Wed May 04 16:14:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462396460191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462396460191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462396460191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462396460505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(154) " "Verilog HDL information at piano.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(272) " "Verilog HDL information at piano.sv(272): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 272 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(285) " "Verilog HDL information at piano.sv(285): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(298) " "Verilog HDL information at piano.sv(298): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(310) " "Verilog HDL information at piano.sv(310): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 310 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(322) " "Verilog HDL information at piano.sv(322): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 322 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(335) " "Verilog HDL information at piano.sv(335): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 335 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(347) " "Verilog HDL information at piano.sv(347): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 347 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(359) " "Verilog HDL information at piano.sv(359): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 359 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(374) " "Verilog HDL information at piano.sv(374): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 374 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(387) " "Verilog HDL information at piano.sv(387): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 387 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(399) " "Verilog HDL information at piano.sv(399): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 399 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(411) " "Verilog HDL information at piano.sv(411): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 411 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(424) " "Verilog HDL information at piano.sv(424): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(436) " "Verilog HDL information at piano.sv(436): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 436 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(448) " "Verilog HDL information at piano.sv(448): always construct contains both blocking and non-blocking assignments" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 448 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN piano.sv(2) " "Verilog HDL Declaration information at piano.sv(2): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462396468418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.sv 1 1 " "Found 1 design units, including 1 entities, in source file piano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.sv" "" { Text "U:/audio_interface_notes/piano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396468420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468772 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396468772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(561) " "Verilog HDL information at pianocontroller.sv(561): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 561 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(614) " "Verilog HDL information at pianocontroller.sv(614): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 614 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(667) " "Verilog HDL information at pianocontroller.sv(667): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 667 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pianocontroller.sv(721) " "Verilog HDL information at pianocontroller.sv(721): always construct contains both blocking and non-blocking assignments" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 721 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462396468780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianocontroller.sv 5 5 " "Found 5 design units, including 5 entities, in source file pianocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pianocontroller " "Found entity 1: pianocontroller" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""} { "Info" "ISGN_ENTITY_NAME" "2 onesec " "Found entity 2: onesec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfsec " "Found entity 3: halfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""} { "Info" "ISGN_ENTITY_NAME" "4 hhalfsec " "Found entity 4: hhalfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""} { "Info" "ISGN_ENTITY_NAME" "5 hhhalfsec " "Found entity 5: hhhalfsec" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396468781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musictoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file musictoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 musictoplevel " "Found entity 1: musictoplevel" {  } { { "musictoplevel.sv" "" { Text "U:/audio_interface_notes/musictoplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462396468788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462396468788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "musictoplevel " "Elaborating entity \"musictoplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462396468915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piano piano:pi " "Elaborating entity \"piano\" for hierarchy \"piano:pi\"" {  } { { "musictoplevel.sv" "pi" { Text "U:/audio_interface_notes/musictoplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396468951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface piano:pi\|audio_interface:audio_interface_inst " "Elaborating entity \"audio_interface\" for hierarchy \"piano:pi\|audio_interface:audio_interface_inst\"" {  } { { "piano.sv" "audio_interface_inst" { Text "U:/audio_interface_notes/piano.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396468985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pianocontroller pianocontroller:controller " "Elaborating entity \"pianocontroller\" for hierarchy \"pianocontroller:controller\"" {  } { { "musictoplevel.sv" "controller" { Text "U:/audio_interface_notes/musictoplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396469021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Run_start_h pianocontroller.sv(28) " "Verilog HDL or VHDL warning at pianocontroller.sv(28): object \"Run_start_h\" assigned a value but never read" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462396469022 "|musictoplevel|pianocontroller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anySW pianocontroller.sv(441) " "Verilog HDL or VHDL warning at pianocontroller.sv(441): object \"anySW\" assigned a value but never read" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462396469022 "|musictoplevel|pianocontroller:controller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "pianocontroller.sv(317) " "SystemVerilog warning at pianocontroller.sv(317): unique or priority keyword makes case statement complete" {  } { { "pianocontroller.sv" "" { Text "U:/audio_interface_notes/pianocontroller.sv" 317 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1462396469038 "|musictoplevel|pianocontroller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsec pianocontroller:controller\|halfsec:fo1 " "Elaborating entity \"halfsec\" for hierarchy \"pianocontroller:controller\|halfsec:fo1\"" {  } { { "pianocontroller.sv" "fo1" { Text "U:/audio_interface_notes/pianocontroller.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396469266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hhhalfsec pianocontroller:controller\|hhhalfsec:o5 " "Elaborating entity \"hhhalfsec\" for hierarchy \"pianocontroller:controller\|hhhalfsec:o5\"" {  } { { "pianocontroller.sv" "o5" { Text "U:/audio_interface_notes/pianocontroller.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396469302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesec pianocontroller:controller\|onesec:o12 " "Elaborating entity \"onesec\" for hierarchy \"pianocontroller:controller\|onesec:o12\"" {  } { { "pianocontroller.sv" "o12" { Text "U:/audio_interface_notes/pianocontroller.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396469337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hhalfsec pianocontroller:controller\|hhalfsec:o17 " "Elaborating entity \"hhalfsec\" for hierarchy \"pianocontroller:controller\|hhalfsec:o17\"" {  } { { "pianocontroller.sv" "o17" { Text "U:/audio_interface_notes/pianocontroller.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462396469371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462396493179 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462396493284 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462396493284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462396495180 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|Bcount\[3\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|Bcount\[2\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|Bcount\[1\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|Bcount\[0\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|adc_count\[0\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|adc_count\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|adc_count\[1\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|adc_count\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|adc_count\[2\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|adc_count\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|adc_count\[3\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|adc_count\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "piano:pi\|audio_interface:audio_interface_inst\|adc_count\[4\] High " "Register piano:pi\|audio_interface:audio_interface_inst\|adc_count\[4\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "U:/audio_interface_notes/audio_interface.vhd" 482 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462396495337 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1462396495337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462396496780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/audio_interface_notes/output_files/audio_interface.map.smsg " "Generated suppressed messages file U:/audio_interface_notes/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462396496902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462396498078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462396498078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "musictoplevel.sv" "" { Text "U:/audio_interface_notes/musictoplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462396499461 "|musictoplevel|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462396499461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1849 " "Implemented 1849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462396499462 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462396499462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1803 " "Implemented 1803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462396499462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462396499462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462396500991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 16:15:00 2016 " "Processing ended: Wed May 04 16:15:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462396500991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462396500991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462396500991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462396500991 ""}
