// Seed: 466245063
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2
);
  wire id_4;
  ;
  assign id_2 = id_4 - id_0;
  assign id_2 = id_0;
  wand id_5;
  assign {'d0, 1, id_5 - 1, 1, id_0} = id_5;
  assign id_5 = 1 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_3 = 32'd88
) (
    input tri _id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 _id_3,
    output supply1 id_4,
    output uwire id_5
);
  parameter id_7 = 1;
  assign id_4 = 1'b0 | 1'b0;
  wire id_8;
  uwire [id_3 : id_0] id_9;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_10;
  assign id_9 = id_9 && id_7[-1];
endmodule
