INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/tx_sim/new/tb_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
