// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Fri Jun 24 10:55:00 2022
// Host        : mdu-virtual-machine running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ xilinx_zc706_base_matmul_1_0_sim_netlist.v
// Design      : xilinx_zc706_base_matmul_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state100 = "145'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "145'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "145'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state103 = "145'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "145'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "145'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state106 = "145'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state107 = "145'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "145'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state109 = "145'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "145'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state111 = "145'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "145'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "145'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state114 = "145'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state115 = "145'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state116 = "145'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state117 = "145'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state118 = "145'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state119 = "145'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state12 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state120 = "145'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state121 = "145'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state122 = "145'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state123 = "145'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state124 = "145'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state125 = "145'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state126 = "145'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state127 = "145'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state128 = "145'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state129 = "145'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state13 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state130 = "145'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state131 = "145'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state132 = "145'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state133 = "145'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state134 = "145'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state135 = "145'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state136 = "145'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state137 = "145'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state138 = "145'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state139 = "145'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state14 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state140 = "145'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state141 = "145'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state142 = "145'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state143 = "145'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state144 = "145'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state145 = "145'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "145'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "145'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "145'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "145'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "145'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "145'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "145'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "145'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "145'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "145'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "145'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "145'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "145'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "145'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "145'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "145'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "145'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "145'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "145'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "145'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "145'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "145'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "145'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "145'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [11:0]A_V_address0;
  wire A_V_ce0;
  wire [15:0]A_V_q0;
  wire [11:0]B_V_address0;
  wire B_V_ce0;
  wire B_V_ce1;
  wire [15:0]B_V_q0;
  wire [15:0]B_V_q1;
  wire [11:1]C_V_address0;
  wire C_V_ce0;
  wire C_V_ce1;
  wire [15:0]C_V_q0;
  wire C_V_we1;
  wire \ap_CS_fsm[108]_i_10_n_4 ;
  wire \ap_CS_fsm[108]_i_11_n_4 ;
  wire \ap_CS_fsm[108]_i_12_n_4 ;
  wire \ap_CS_fsm[108]_i_13_n_4 ;
  wire \ap_CS_fsm[108]_i_14_n_4 ;
  wire \ap_CS_fsm[108]_i_15_n_4 ;
  wire \ap_CS_fsm[108]_i_16_n_4 ;
  wire \ap_CS_fsm[108]_i_17_n_4 ;
  wire \ap_CS_fsm[108]_i_18_n_4 ;
  wire \ap_CS_fsm[108]_i_19_n_4 ;
  wire \ap_CS_fsm[108]_i_20_n_4 ;
  wire \ap_CS_fsm[108]_i_21_n_4 ;
  wire \ap_CS_fsm[108]_i_22_n_4 ;
  wire \ap_CS_fsm[108]_i_23_n_4 ;
  wire \ap_CS_fsm[108]_i_24_n_4 ;
  wire \ap_CS_fsm[108]_i_25_n_4 ;
  wire \ap_CS_fsm[108]_i_26_n_4 ;
  wire \ap_CS_fsm[108]_i_27_n_4 ;
  wire \ap_CS_fsm[108]_i_28_n_4 ;
  wire \ap_CS_fsm[108]_i_29_n_4 ;
  wire \ap_CS_fsm[108]_i_2_n_4 ;
  wire \ap_CS_fsm[108]_i_3_n_4 ;
  wire \ap_CS_fsm[108]_i_4_n_4 ;
  wire \ap_CS_fsm[108]_i_5_n_4 ;
  wire \ap_CS_fsm[108]_i_6_n_4 ;
  wire \ap_CS_fsm[108]_i_7_n_4 ;
  wire \ap_CS_fsm[108]_i_8_n_4 ;
  wire \ap_CS_fsm[108]_i_9_n_4 ;
  wire \ap_CS_fsm_reg_n_4_[100] ;
  wire \ap_CS_fsm_reg_n_4_[101] ;
  wire \ap_CS_fsm_reg_n_4_[102] ;
  wire \ap_CS_fsm_reg_n_4_[103] ;
  wire \ap_CS_fsm_reg_n_4_[104] ;
  wire \ap_CS_fsm_reg_n_4_[105] ;
  wire \ap_CS_fsm_reg_n_4_[106] ;
  wire \ap_CS_fsm_reg_n_4_[108] ;
  wire \ap_CS_fsm_reg_n_4_[109] ;
  wire \ap_CS_fsm_reg_n_4_[10] ;
  wire \ap_CS_fsm_reg_n_4_[110] ;
  wire \ap_CS_fsm_reg_n_4_[111] ;
  wire \ap_CS_fsm_reg_n_4_[112] ;
  wire \ap_CS_fsm_reg_n_4_[113] ;
  wire \ap_CS_fsm_reg_n_4_[114] ;
  wire \ap_CS_fsm_reg_n_4_[115] ;
  wire \ap_CS_fsm_reg_n_4_[116] ;
  wire \ap_CS_fsm_reg_n_4_[117] ;
  wire \ap_CS_fsm_reg_n_4_[118] ;
  wire \ap_CS_fsm_reg_n_4_[119] ;
  wire \ap_CS_fsm_reg_n_4_[11] ;
  wire \ap_CS_fsm_reg_n_4_[120] ;
  wire \ap_CS_fsm_reg_n_4_[121] ;
  wire \ap_CS_fsm_reg_n_4_[122] ;
  wire \ap_CS_fsm_reg_n_4_[123] ;
  wire \ap_CS_fsm_reg_n_4_[124] ;
  wire \ap_CS_fsm_reg_n_4_[125] ;
  wire \ap_CS_fsm_reg_n_4_[126] ;
  wire \ap_CS_fsm_reg_n_4_[127] ;
  wire \ap_CS_fsm_reg_n_4_[128] ;
  wire \ap_CS_fsm_reg_n_4_[129] ;
  wire \ap_CS_fsm_reg_n_4_[12] ;
  wire \ap_CS_fsm_reg_n_4_[130] ;
  wire \ap_CS_fsm_reg_n_4_[131] ;
  wire \ap_CS_fsm_reg_n_4_[132] ;
  wire \ap_CS_fsm_reg_n_4_[133] ;
  wire \ap_CS_fsm_reg_n_4_[134] ;
  wire \ap_CS_fsm_reg_n_4_[135] ;
  wire \ap_CS_fsm_reg_n_4_[136] ;
  wire \ap_CS_fsm_reg_n_4_[137] ;
  wire \ap_CS_fsm_reg_n_4_[138] ;
  wire \ap_CS_fsm_reg_n_4_[139] ;
  wire \ap_CS_fsm_reg_n_4_[13] ;
  wire \ap_CS_fsm_reg_n_4_[140] ;
  wire \ap_CS_fsm_reg_n_4_[141] ;
  wire \ap_CS_fsm_reg_n_4_[142] ;
  wire \ap_CS_fsm_reg_n_4_[143] ;
  wire \ap_CS_fsm_reg_n_4_[14] ;
  wire \ap_CS_fsm_reg_n_4_[15] ;
  wire \ap_CS_fsm_reg_n_4_[16] ;
  wire \ap_CS_fsm_reg_n_4_[17] ;
  wire \ap_CS_fsm_reg_n_4_[18] ;
  wire \ap_CS_fsm_reg_n_4_[19] ;
  wire \ap_CS_fsm_reg_n_4_[20] ;
  wire \ap_CS_fsm_reg_n_4_[21] ;
  wire \ap_CS_fsm_reg_n_4_[22] ;
  wire \ap_CS_fsm_reg_n_4_[23] ;
  wire \ap_CS_fsm_reg_n_4_[24] ;
  wire \ap_CS_fsm_reg_n_4_[25] ;
  wire \ap_CS_fsm_reg_n_4_[26] ;
  wire \ap_CS_fsm_reg_n_4_[27] ;
  wire \ap_CS_fsm_reg_n_4_[28] ;
  wire \ap_CS_fsm_reg_n_4_[29] ;
  wire \ap_CS_fsm_reg_n_4_[2] ;
  wire \ap_CS_fsm_reg_n_4_[30] ;
  wire \ap_CS_fsm_reg_n_4_[31] ;
  wire \ap_CS_fsm_reg_n_4_[32] ;
  wire \ap_CS_fsm_reg_n_4_[33] ;
  wire \ap_CS_fsm_reg_n_4_[34] ;
  wire \ap_CS_fsm_reg_n_4_[35] ;
  wire \ap_CS_fsm_reg_n_4_[36] ;
  wire \ap_CS_fsm_reg_n_4_[37] ;
  wire \ap_CS_fsm_reg_n_4_[38] ;
  wire \ap_CS_fsm_reg_n_4_[39] ;
  wire \ap_CS_fsm_reg_n_4_[3] ;
  wire \ap_CS_fsm_reg_n_4_[40] ;
  wire \ap_CS_fsm_reg_n_4_[41] ;
  wire \ap_CS_fsm_reg_n_4_[42] ;
  wire \ap_CS_fsm_reg_n_4_[43] ;
  wire \ap_CS_fsm_reg_n_4_[44] ;
  wire \ap_CS_fsm_reg_n_4_[45] ;
  wire \ap_CS_fsm_reg_n_4_[46] ;
  wire \ap_CS_fsm_reg_n_4_[47] ;
  wire \ap_CS_fsm_reg_n_4_[48] ;
  wire \ap_CS_fsm_reg_n_4_[49] ;
  wire \ap_CS_fsm_reg_n_4_[4] ;
  wire \ap_CS_fsm_reg_n_4_[50] ;
  wire \ap_CS_fsm_reg_n_4_[51] ;
  wire \ap_CS_fsm_reg_n_4_[52] ;
  wire \ap_CS_fsm_reg_n_4_[53] ;
  wire \ap_CS_fsm_reg_n_4_[54] ;
  wire \ap_CS_fsm_reg_n_4_[55] ;
  wire \ap_CS_fsm_reg_n_4_[56] ;
  wire \ap_CS_fsm_reg_n_4_[57] ;
  wire \ap_CS_fsm_reg_n_4_[58] ;
  wire \ap_CS_fsm_reg_n_4_[59] ;
  wire \ap_CS_fsm_reg_n_4_[5] ;
  wire \ap_CS_fsm_reg_n_4_[60] ;
  wire \ap_CS_fsm_reg_n_4_[61] ;
  wire \ap_CS_fsm_reg_n_4_[62] ;
  wire \ap_CS_fsm_reg_n_4_[63] ;
  wire \ap_CS_fsm_reg_n_4_[64] ;
  wire \ap_CS_fsm_reg_n_4_[65] ;
  wire \ap_CS_fsm_reg_n_4_[66] ;
  wire \ap_CS_fsm_reg_n_4_[67] ;
  wire \ap_CS_fsm_reg_n_4_[68] ;
  wire \ap_CS_fsm_reg_n_4_[69] ;
  wire \ap_CS_fsm_reg_n_4_[6] ;
  wire \ap_CS_fsm_reg_n_4_[70] ;
  wire \ap_CS_fsm_reg_n_4_[77] ;
  wire \ap_CS_fsm_reg_n_4_[78] ;
  wire \ap_CS_fsm_reg_n_4_[79] ;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire \ap_CS_fsm_reg_n_4_[80] ;
  wire \ap_CS_fsm_reg_n_4_[81] ;
  wire \ap_CS_fsm_reg_n_4_[82] ;
  wire \ap_CS_fsm_reg_n_4_[83] ;
  wire \ap_CS_fsm_reg_n_4_[84] ;
  wire \ap_CS_fsm_reg_n_4_[85] ;
  wire \ap_CS_fsm_reg_n_4_[86] ;
  wire \ap_CS_fsm_reg_n_4_[87] ;
  wire \ap_CS_fsm_reg_n_4_[88] ;
  wire \ap_CS_fsm_reg_n_4_[89] ;
  wire \ap_CS_fsm_reg_n_4_[8] ;
  wire \ap_CS_fsm_reg_n_4_[90] ;
  wire \ap_CS_fsm_reg_n_4_[91] ;
  wire \ap_CS_fsm_reg_n_4_[92] ;
  wire \ap_CS_fsm_reg_n_4_[93] ;
  wire \ap_CS_fsm_reg_n_4_[94] ;
  wire \ap_CS_fsm_reg_n_4_[95] ;
  wire \ap_CS_fsm_reg_n_4_[96] ;
  wire \ap_CS_fsm_reg_n_4_[97] ;
  wire \ap_CS_fsm_reg_n_4_[98] ;
  wire \ap_CS_fsm_reg_n_4_[99] ;
  wire \ap_CS_fsm_reg_n_4_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire [144:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_write/buff_wdata/push ;
  wire control_s_axi_U_n_4;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire [31:0]gmem0_RDATA;
  wire gmem0_RREADY;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire gmem0_WVALID;
  wire gmem0_m_axi_U_n_50;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RREADY;
  wire gmem1_RVALID;
  wire [11:1]grp_matmul_Pipeline_nopart1_nopart2_fu_144_B_V_address0;
  wire [11:1]grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0;
  wire [15:0]grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d0;
  wire [15:0]grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_52;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_59;
  wire [11:0]grp_matmul_Pipeline_readA_fu_128_A_V_address0;
  wire [15:0]grp_matmul_Pipeline_readA_fu_128_A_V_d0;
  wire grp_matmul_Pipeline_readA_fu_128_ap_ready;
  wire grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  wire grp_matmul_Pipeline_readA_fu_128_n_5;
  wire grp_matmul_Pipeline_readA_fu_128_n_6;
  wire [11:5]grp_matmul_Pipeline_readB_fu_136_B_V_address0;
  wire [15:0]grp_matmul_Pipeline_readB_fu_136_B_V_d0;
  wire grp_matmul_Pipeline_readB_fu_136_ap_start_reg;
  wire grp_matmul_Pipeline_readB_fu_136_n_15;
  wire grp_matmul_Pipeline_readB_fu_136_n_16;
  wire [11:5]grp_matmul_Pipeline_writeC_fu_151_C_V_address0;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  wire [31:0]grp_matmul_Pipeline_writeC_fu_151_m_axi_gmem0_WDATA;
  wire grp_matmul_Pipeline_writeC_fu_151_n_10;
  wire grp_matmul_Pipeline_writeC_fu_151_n_14;
  wire [31:2]in1;
  wire [31:2]in2;
  wire interrupt;
  wire [4:1]j_fu_70;
  wire [4:1]j_fu_70_0;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:2]out_r;
  wire p_0_in;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [29:0]trunc_ln1_reg_225;
  wire [29:0]trunc_ln4_reg_231;
  wire [29:0]trunc_ln_reg_219;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31:2] = \^m_axi_gmem0_AWADDR [31:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31:2] = \^m_axi_gmem1_ARADDR [31:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_A_V_RAM_AUTO_1R1W A_V_U
       (.address0(A_V_address0),
        .ap_clk(ap_clk),
        .ce0(A_V_ce0),
        .d0(grp_matmul_Pipeline_readA_fu_128_A_V_d0),
        .q0(A_V_q0),
        .we0(grp_matmul_Pipeline_readA_fu_128_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_B_V_RAM_1WNR_AUTO_1R1W B_V_U
       (.address0(B_V_address0),
        .address1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_B_V_address0),
        .ap_clk(ap_clk),
        .ce0(B_V_ce0),
        .ce1(B_V_ce1),
        .d0(grp_matmul_Pipeline_readB_fu_136_B_V_d0),
        .q0(B_V_q0),
        .q1(B_V_q1),
        .we0(grp_matmul_Pipeline_readB_fu_136_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_C_V_RAM_AUTO_1R1W C_V_U
       (.WEA(C_V_we1),
        .WEBWE(C_V_ce1),
        .address0({C_V_address0,grp_matmul_Pipeline_writeC_fu_151_n_10}),
        .address1({grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0[11:6],grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_59,grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0[4:1]}),
        .ap_clk(ap_clk),
        .ce0(C_V_ce0),
        .d0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d0),
        .d1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d1),
        .q0(C_V_q0));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[108]_i_1 
       (.I0(\ap_CS_fsm[108]_i_2_n_4 ),
        .I1(\ap_CS_fsm[108]_i_3_n_4 ),
        .I2(\ap_CS_fsm[108]_i_4_n_4 ),
        .I3(\ap_CS_fsm[108]_i_5_n_4 ),
        .O(ap_NS_fsm__0[108]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_10 
       (.I0(\ap_CS_fsm_reg_n_4_[135] ),
        .I1(\ap_CS_fsm_reg_n_4_[136] ),
        .I2(\ap_CS_fsm_reg_n_4_[133] ),
        .I3(\ap_CS_fsm_reg_n_4_[134] ),
        .I4(\ap_CS_fsm_reg_n_4_[138] ),
        .I5(\ap_CS_fsm_reg_n_4_[137] ),
        .O(\ap_CS_fsm[108]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_11 
       (.I0(\ap_CS_fsm_reg_n_4_[141] ),
        .I1(\ap_CS_fsm_reg_n_4_[142] ),
        .I2(\ap_CS_fsm_reg_n_4_[139] ),
        .I3(\ap_CS_fsm_reg_n_4_[140] ),
        .I4(ap_CS_fsm_state145),
        .I5(\ap_CS_fsm_reg_n_4_[143] ),
        .O(\ap_CS_fsm[108]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_12 
       (.I0(\ap_CS_fsm_reg_n_4_[70] ),
        .I1(ap_CS_fsm_state74),
        .I2(\ap_CS_fsm_reg_n_4_[68] ),
        .I3(\ap_CS_fsm_reg_n_4_[69] ),
        .I4(\ap_CS_fsm_reg_n_4_[77] ),
        .I5(ap_CS_fsm_state75),
        .O(\ap_CS_fsm[108]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_13 
       (.I0(\ap_CS_fsm_reg_n_4_[64] ),
        .I1(\ap_CS_fsm_reg_n_4_[65] ),
        .I2(\ap_CS_fsm_reg_n_4_[62] ),
        .I3(\ap_CS_fsm_reg_n_4_[63] ),
        .I4(\ap_CS_fsm_reg_n_4_[67] ),
        .I5(\ap_CS_fsm_reg_n_4_[66] ),
        .O(\ap_CS_fsm[108]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_14 
       (.I0(\ap_CS_fsm_reg_n_4_[86] ),
        .I1(\ap_CS_fsm_reg_n_4_[87] ),
        .I2(\ap_CS_fsm_reg_n_4_[84] ),
        .I3(\ap_CS_fsm_reg_n_4_[85] ),
        .I4(\ap_CS_fsm_reg_n_4_[89] ),
        .I5(\ap_CS_fsm_reg_n_4_[88] ),
        .O(\ap_CS_fsm[108]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_15 
       (.I0(\ap_CS_fsm_reg_n_4_[80] ),
        .I1(\ap_CS_fsm_reg_n_4_[81] ),
        .I2(\ap_CS_fsm_reg_n_4_[78] ),
        .I3(\ap_CS_fsm_reg_n_4_[79] ),
        .I4(\ap_CS_fsm_reg_n_4_[83] ),
        .I5(\ap_CS_fsm_reg_n_4_[82] ),
        .O(\ap_CS_fsm[108]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_16 
       (.I0(\ap_CS_fsm_reg_n_4_[52] ),
        .I1(\ap_CS_fsm_reg_n_4_[53] ),
        .I2(\ap_CS_fsm_reg_n_4_[50] ),
        .I3(\ap_CS_fsm_reg_n_4_[51] ),
        .I4(\ap_CS_fsm_reg_n_4_[55] ),
        .I5(\ap_CS_fsm_reg_n_4_[54] ),
        .O(\ap_CS_fsm[108]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_17 
       (.I0(\ap_CS_fsm_reg_n_4_[58] ),
        .I1(\ap_CS_fsm_reg_n_4_[59] ),
        .I2(\ap_CS_fsm_reg_n_4_[56] ),
        .I3(\ap_CS_fsm_reg_n_4_[57] ),
        .I4(\ap_CS_fsm_reg_n_4_[61] ),
        .I5(\ap_CS_fsm_reg_n_4_[60] ),
        .O(\ap_CS_fsm[108]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_18 
       (.I0(\ap_CS_fsm_reg_n_4_[34] ),
        .I1(\ap_CS_fsm_reg_n_4_[35] ),
        .I2(\ap_CS_fsm_reg_n_4_[32] ),
        .I3(\ap_CS_fsm_reg_n_4_[33] ),
        .I4(\ap_CS_fsm_reg_n_4_[37] ),
        .I5(\ap_CS_fsm_reg_n_4_[36] ),
        .O(\ap_CS_fsm[108]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_19 
       (.I0(\ap_CS_fsm_reg_n_4_[28] ),
        .I1(\ap_CS_fsm_reg_n_4_[29] ),
        .I2(\ap_CS_fsm_reg_n_4_[26] ),
        .I3(\ap_CS_fsm_reg_n_4_[27] ),
        .I4(\ap_CS_fsm_reg_n_4_[31] ),
        .I5(\ap_CS_fsm_reg_n_4_[30] ),
        .O(\ap_CS_fsm[108]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[108]_i_2 
       (.I0(\ap_CS_fsm[108]_i_6_n_4 ),
        .I1(\ap_CS_fsm[108]_i_7_n_4 ),
        .I2(\ap_CS_fsm[108]_i_8_n_4 ),
        .I3(\ap_CS_fsm[108]_i_9_n_4 ),
        .I4(\ap_CS_fsm[108]_i_10_n_4 ),
        .I5(\ap_CS_fsm[108]_i_11_n_4 ),
        .O(\ap_CS_fsm[108]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_20 
       (.I0(\ap_CS_fsm_reg_n_4_[46] ),
        .I1(\ap_CS_fsm_reg_n_4_[47] ),
        .I2(\ap_CS_fsm_reg_n_4_[44] ),
        .I3(\ap_CS_fsm_reg_n_4_[45] ),
        .I4(\ap_CS_fsm_reg_n_4_[49] ),
        .I5(\ap_CS_fsm_reg_n_4_[48] ),
        .O(\ap_CS_fsm[108]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_21 
       (.I0(\ap_CS_fsm_reg_n_4_[40] ),
        .I1(\ap_CS_fsm_reg_n_4_[41] ),
        .I2(\ap_CS_fsm_reg_n_4_[38] ),
        .I3(\ap_CS_fsm_reg_n_4_[39] ),
        .I4(\ap_CS_fsm_reg_n_4_[43] ),
        .I5(\ap_CS_fsm_reg_n_4_[42] ),
        .O(\ap_CS_fsm[108]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_22 
       (.I0(\ap_CS_fsm_reg_n_4_[16] ),
        .I1(\ap_CS_fsm_reg_n_4_[17] ),
        .I2(\ap_CS_fsm_reg_n_4_[14] ),
        .I3(\ap_CS_fsm_reg_n_4_[15] ),
        .I4(\ap_CS_fsm_reg_n_4_[19] ),
        .I5(\ap_CS_fsm_reg_n_4_[18] ),
        .O(\ap_CS_fsm[108]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_23 
       (.I0(\ap_CS_fsm_reg_n_4_[22] ),
        .I1(\ap_CS_fsm_reg_n_4_[23] ),
        .I2(\ap_CS_fsm_reg_n_4_[20] ),
        .I3(\ap_CS_fsm_reg_n_4_[21] ),
        .I4(\ap_CS_fsm_reg_n_4_[25] ),
        .I5(\ap_CS_fsm_reg_n_4_[24] ),
        .O(\ap_CS_fsm[108]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_24 
       (.I0(\ap_CS_fsm_reg_n_4_[111] ),
        .I1(\ap_CS_fsm_reg_n_4_[112] ),
        .I2(\ap_CS_fsm_reg_n_4_[109] ),
        .I3(\ap_CS_fsm_reg_n_4_[110] ),
        .I4(\ap_CS_fsm_reg_n_4_[114] ),
        .I5(\ap_CS_fsm_reg_n_4_[113] ),
        .O(\ap_CS_fsm[108]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_25 
       (.I0(\ap_CS_fsm_reg_n_4_[104] ),
        .I1(\ap_CS_fsm_reg_n_4_[105] ),
        .I2(\ap_CS_fsm_reg_n_4_[102] ),
        .I3(\ap_CS_fsm_reg_n_4_[103] ),
        .I4(\ap_CS_fsm_reg_n_4_[108] ),
        .I5(\ap_CS_fsm_reg_n_4_[106] ),
        .O(\ap_CS_fsm[108]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_26 
       (.I0(\ap_CS_fsm_reg_n_4_[123] ),
        .I1(\ap_CS_fsm_reg_n_4_[124] ),
        .I2(\ap_CS_fsm_reg_n_4_[121] ),
        .I3(\ap_CS_fsm_reg_n_4_[122] ),
        .I4(\ap_CS_fsm_reg_n_4_[126] ),
        .I5(\ap_CS_fsm_reg_n_4_[125] ),
        .O(\ap_CS_fsm[108]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_27 
       (.I0(\ap_CS_fsm_reg_n_4_[117] ),
        .I1(\ap_CS_fsm_reg_n_4_[118] ),
        .I2(\ap_CS_fsm_reg_n_4_[115] ),
        .I3(\ap_CS_fsm_reg_n_4_[116] ),
        .I4(\ap_CS_fsm_reg_n_4_[120] ),
        .I5(\ap_CS_fsm_reg_n_4_[119] ),
        .O(\ap_CS_fsm[108]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_28 
       (.I0(\ap_CS_fsm_reg_n_4_[92] ),
        .I1(\ap_CS_fsm_reg_n_4_[93] ),
        .I2(\ap_CS_fsm_reg_n_4_[90] ),
        .I3(\ap_CS_fsm_reg_n_4_[91] ),
        .I4(\ap_CS_fsm_reg_n_4_[95] ),
        .I5(\ap_CS_fsm_reg_n_4_[94] ),
        .O(\ap_CS_fsm[108]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_29 
       (.I0(\ap_CS_fsm_reg_n_4_[98] ),
        .I1(\ap_CS_fsm_reg_n_4_[99] ),
        .I2(\ap_CS_fsm_reg_n_4_[96] ),
        .I3(\ap_CS_fsm_reg_n_4_[97] ),
        .I4(\ap_CS_fsm_reg_n_4_[101] ),
        .I5(\ap_CS_fsm_reg_n_4_[100] ),
        .O(\ap_CS_fsm[108]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_3 
       (.I0(\ap_CS_fsm_reg_n_4_[10] ),
        .I1(\ap_CS_fsm_reg_n_4_[11] ),
        .I2(\ap_CS_fsm_reg_n_4_[8] ),
        .I3(\ap_CS_fsm_reg_n_4_[9] ),
        .I4(\ap_CS_fsm_reg_n_4_[13] ),
        .I5(\ap_CS_fsm_reg_n_4_[12] ),
        .O(\ap_CS_fsm[108]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_4 
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state72),
        .O(\ap_CS_fsm[108]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_5 
       (.I0(\ap_CS_fsm_reg_n_4_[4] ),
        .I1(\ap_CS_fsm_reg_n_4_[5] ),
        .I2(\ap_CS_fsm_reg_n_4_[2] ),
        .I3(\ap_CS_fsm_reg_n_4_[3] ),
        .I4(\ap_CS_fsm_reg_n_4_[7] ),
        .I5(\ap_CS_fsm_reg_n_4_[6] ),
        .O(\ap_CS_fsm[108]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[108]_i_6 
       (.I0(\ap_CS_fsm[108]_i_12_n_4 ),
        .I1(\ap_CS_fsm[108]_i_13_n_4 ),
        .I2(\ap_CS_fsm[108]_i_14_n_4 ),
        .I3(\ap_CS_fsm[108]_i_15_n_4 ),
        .I4(\ap_CS_fsm[108]_i_16_n_4 ),
        .I5(\ap_CS_fsm[108]_i_17_n_4 ),
        .O(\ap_CS_fsm[108]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[108]_i_7 
       (.I0(\ap_CS_fsm[108]_i_18_n_4 ),
        .I1(\ap_CS_fsm[108]_i_19_n_4 ),
        .I2(\ap_CS_fsm[108]_i_20_n_4 ),
        .I3(\ap_CS_fsm[108]_i_21_n_4 ),
        .I4(\ap_CS_fsm[108]_i_22_n_4 ),
        .I5(\ap_CS_fsm[108]_i_23_n_4 ),
        .O(\ap_CS_fsm[108]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[108]_i_8 
       (.I0(\ap_CS_fsm[108]_i_24_n_4 ),
        .I1(\ap_CS_fsm[108]_i_25_n_4 ),
        .I2(\ap_CS_fsm[108]_i_26_n_4 ),
        .I3(\ap_CS_fsm[108]_i_27_n_4 ),
        .I4(\ap_CS_fsm[108]_i_28_n_4 ),
        .I5(\ap_CS_fsm[108]_i_29_n_4 ),
        .O(\ap_CS_fsm[108]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[108]_i_9 
       (.I0(\ap_CS_fsm_reg_n_4_[129] ),
        .I1(\ap_CS_fsm_reg_n_4_[130] ),
        .I2(\ap_CS_fsm_reg_n_4_[127] ),
        .I3(\ap_CS_fsm_reg_n_4_[128] ),
        .I4(\ap_CS_fsm_reg_n_4_[132] ),
        .I5(\ap_CS_fsm_reg_n_4_[131] ),
        .O(\ap_CS_fsm[108]_i_9_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[99] ),
        .Q(\ap_CS_fsm_reg_n_4_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[100] ),
        .Q(\ap_CS_fsm_reg_n_4_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[101] ),
        .Q(\ap_CS_fsm_reg_n_4_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[102] ),
        .Q(\ap_CS_fsm_reg_n_4_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[103] ),
        .Q(\ap_CS_fsm_reg_n_4_[104] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[104] ),
        .Q(\ap_CS_fsm_reg_n_4_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[105] ),
        .Q(\ap_CS_fsm_reg_n_4_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[108]),
        .Q(\ap_CS_fsm_reg_n_4_[108] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[108] ),
        .Q(\ap_CS_fsm_reg_n_4_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[9] ),
        .Q(\ap_CS_fsm_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[109] ),
        .Q(\ap_CS_fsm_reg_n_4_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[110] ),
        .Q(\ap_CS_fsm_reg_n_4_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[111] ),
        .Q(\ap_CS_fsm_reg_n_4_[112] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[112] ),
        .Q(\ap_CS_fsm_reg_n_4_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[113] ),
        .Q(\ap_CS_fsm_reg_n_4_[114] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[114] ),
        .Q(\ap_CS_fsm_reg_n_4_[115] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[115] ),
        .Q(\ap_CS_fsm_reg_n_4_[116] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[116] ),
        .Q(\ap_CS_fsm_reg_n_4_[117] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[117] ),
        .Q(\ap_CS_fsm_reg_n_4_[118] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[118] ),
        .Q(\ap_CS_fsm_reg_n_4_[119] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[10] ),
        .Q(\ap_CS_fsm_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[119] ),
        .Q(\ap_CS_fsm_reg_n_4_[120] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[120] ),
        .Q(\ap_CS_fsm_reg_n_4_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[121] ),
        .Q(\ap_CS_fsm_reg_n_4_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[122] ),
        .Q(\ap_CS_fsm_reg_n_4_[123] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[123] ),
        .Q(\ap_CS_fsm_reg_n_4_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[124] ),
        .Q(\ap_CS_fsm_reg_n_4_[125] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[125] ),
        .Q(\ap_CS_fsm_reg_n_4_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[126] ),
        .Q(\ap_CS_fsm_reg_n_4_[127] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[127] ),
        .Q(\ap_CS_fsm_reg_n_4_[128] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[128] ),
        .Q(\ap_CS_fsm_reg_n_4_[129] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[11] ),
        .Q(\ap_CS_fsm_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[129] ),
        .Q(\ap_CS_fsm_reg_n_4_[130] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[130] ),
        .Q(\ap_CS_fsm_reg_n_4_[131] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[131] ),
        .Q(\ap_CS_fsm_reg_n_4_[132] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[132] ),
        .Q(\ap_CS_fsm_reg_n_4_[133] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[133] ),
        .Q(\ap_CS_fsm_reg_n_4_[134] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[134] ),
        .Q(\ap_CS_fsm_reg_n_4_[135] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[135] ),
        .Q(\ap_CS_fsm_reg_n_4_[136] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[136] ),
        .Q(\ap_CS_fsm_reg_n_4_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[137] ),
        .Q(\ap_CS_fsm_reg_n_4_[138] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[138] ),
        .Q(\ap_CS_fsm_reg_n_4_[139] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[12] ),
        .Q(\ap_CS_fsm_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[139] ),
        .Q(\ap_CS_fsm_reg_n_4_[140] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[140] ),
        .Q(\ap_CS_fsm_reg_n_4_[141] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[141] ),
        .Q(\ap_CS_fsm_reg_n_4_[142] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[142] ),
        .Q(\ap_CS_fsm_reg_n_4_[143] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[144]),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[13] ),
        .Q(\ap_CS_fsm_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[14] ),
        .Q(\ap_CS_fsm_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[15] ),
        .Q(\ap_CS_fsm_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[16] ),
        .Q(\ap_CS_fsm_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[17] ),
        .Q(\ap_CS_fsm_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[18] ),
        .Q(\ap_CS_fsm_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[19] ),
        .Q(\ap_CS_fsm_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[20] ),
        .Q(\ap_CS_fsm_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[21] ),
        .Q(\ap_CS_fsm_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[22] ),
        .Q(\ap_CS_fsm_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[23] ),
        .Q(\ap_CS_fsm_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[24] ),
        .Q(\ap_CS_fsm_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[25] ),
        .Q(\ap_CS_fsm_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[26] ),
        .Q(\ap_CS_fsm_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[27] ),
        .Q(\ap_CS_fsm_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[28] ),
        .Q(\ap_CS_fsm_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_50),
        .Q(\ap_CS_fsm_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[29] ),
        .Q(\ap_CS_fsm_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[30] ),
        .Q(\ap_CS_fsm_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[31] ),
        .Q(\ap_CS_fsm_reg_n_4_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[32] ),
        .Q(\ap_CS_fsm_reg_n_4_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[33] ),
        .Q(\ap_CS_fsm_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[34] ),
        .Q(\ap_CS_fsm_reg_n_4_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[35] ),
        .Q(\ap_CS_fsm_reg_n_4_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[36] ),
        .Q(\ap_CS_fsm_reg_n_4_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[37] ),
        .Q(\ap_CS_fsm_reg_n_4_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[38] ),
        .Q(\ap_CS_fsm_reg_n_4_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[2] ),
        .Q(\ap_CS_fsm_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[39] ),
        .Q(\ap_CS_fsm_reg_n_4_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[40] ),
        .Q(\ap_CS_fsm_reg_n_4_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[41] ),
        .Q(\ap_CS_fsm_reg_n_4_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[42] ),
        .Q(\ap_CS_fsm_reg_n_4_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[43] ),
        .Q(\ap_CS_fsm_reg_n_4_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[44] ),
        .Q(\ap_CS_fsm_reg_n_4_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[45] ),
        .Q(\ap_CS_fsm_reg_n_4_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[46] ),
        .Q(\ap_CS_fsm_reg_n_4_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[47] ),
        .Q(\ap_CS_fsm_reg_n_4_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[48] ),
        .Q(\ap_CS_fsm_reg_n_4_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[3] ),
        .Q(\ap_CS_fsm_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[49] ),
        .Q(\ap_CS_fsm_reg_n_4_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[50] ),
        .Q(\ap_CS_fsm_reg_n_4_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[51] ),
        .Q(\ap_CS_fsm_reg_n_4_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[52] ),
        .Q(\ap_CS_fsm_reg_n_4_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[53] ),
        .Q(\ap_CS_fsm_reg_n_4_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[54] ),
        .Q(\ap_CS_fsm_reg_n_4_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[55] ),
        .Q(\ap_CS_fsm_reg_n_4_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[56] ),
        .Q(\ap_CS_fsm_reg_n_4_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[57] ),
        .Q(\ap_CS_fsm_reg_n_4_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[58] ),
        .Q(\ap_CS_fsm_reg_n_4_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[4] ),
        .Q(\ap_CS_fsm_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[59] ),
        .Q(\ap_CS_fsm_reg_n_4_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[60] ),
        .Q(\ap_CS_fsm_reg_n_4_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[61] ),
        .Q(\ap_CS_fsm_reg_n_4_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[62] ),
        .Q(\ap_CS_fsm_reg_n_4_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[63] ),
        .Q(\ap_CS_fsm_reg_n_4_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[64] ),
        .Q(\ap_CS_fsm_reg_n_4_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[65] ),
        .Q(\ap_CS_fsm_reg_n_4_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[66] ),
        .Q(\ap_CS_fsm_reg_n_4_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[67] ),
        .Q(\ap_CS_fsm_reg_n_4_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[68] ),
        .Q(\ap_CS_fsm_reg_n_4_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[5] ),
        .Q(\ap_CS_fsm_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[69] ),
        .Q(\ap_CS_fsm_reg_n_4_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[70] ),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[73]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[74]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[77]),
        .Q(\ap_CS_fsm_reg_n_4_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[77] ),
        .Q(\ap_CS_fsm_reg_n_4_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[78] ),
        .Q(\ap_CS_fsm_reg_n_4_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[6] ),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[79] ),
        .Q(\ap_CS_fsm_reg_n_4_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[80] ),
        .Q(\ap_CS_fsm_reg_n_4_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[81] ),
        .Q(\ap_CS_fsm_reg_n_4_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[82] ),
        .Q(\ap_CS_fsm_reg_n_4_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[83] ),
        .Q(\ap_CS_fsm_reg_n_4_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[84] ),
        .Q(\ap_CS_fsm_reg_n_4_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[85] ),
        .Q(\ap_CS_fsm_reg_n_4_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[86] ),
        .Q(\ap_CS_fsm_reg_n_4_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[87] ),
        .Q(\ap_CS_fsm_reg_n_4_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[88] ),
        .Q(\ap_CS_fsm_reg_n_4_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[7] ),
        .Q(\ap_CS_fsm_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[89] ),
        .Q(\ap_CS_fsm_reg_n_4_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[90] ),
        .Q(\ap_CS_fsm_reg_n_4_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[91] ),
        .Q(\ap_CS_fsm_reg_n_4_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[92] ),
        .Q(\ap_CS_fsm_reg_n_4_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[93] ),
        .Q(\ap_CS_fsm_reg_n_4_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[94] ),
        .Q(\ap_CS_fsm_reg_n_4_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[95] ),
        .Q(\ap_CS_fsm_reg_n_4_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[96] ),
        .Q(\ap_CS_fsm_reg_n_4_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[97] ),
        .Q(\ap_CS_fsm_reg_n_4_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[98] ),
        .Q(\ap_CS_fsm_reg_n_4_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[8] ),
        .Q(\ap_CS_fsm_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_4),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(p_0_in));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm__0[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state145,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .in1(in1),
        .in2(in2),
        .int_ap_continue_reg_0(control_s_axi_U_n_4),
        .interrupt(interrupt),
        .out_r(out_r),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi gmem0_m_axi_U
       (.D(grp_matmul_Pipeline_writeC_fu_151_m_axi_gmem0_WDATA),
        .Q(gmem0_RVALID),
        .WEBWE(gmem0_WVALID),
        .\ap_CS_fsm_reg[1] (gmem0_m_axi_U_n_50),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem0_ARLEN ),
        .\data_p1_reg[31] (gmem0_RDATA),
        .\data_p1_reg[35] ({\^m_axi_gmem0_AWLEN ,\^m_axi_gmem0_AWADDR }),
        .\data_p2_reg[29] (trunc_ln4_reg_231),
        .\data_p2_reg[29]_0 (trunc_ln_reg_219),
        .data_vld_reg({ap_CS_fsm_state145,\ap_CS_fsm_reg_n_4_[143] ,ap_CS_fsm_state2}),
        .empty_n_reg(ap_NS_fsm__0[144]),
        .full_n_reg(m_axi_gmem0_RREADY),
        .full_n_reg_0(m_axi_gmem0_BREADY),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_RREADY(gmem0_RREADY),
        .gmem0_WREADY(gmem0_WREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .load_p2(\bus_read/rs_rreq/load_p2 ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .push(\bus_write/buff_wdata/push ),
        .\q_reg[36] ({m_axi_gmem0_WLAST,m_axi_gmem0_WSTRB,m_axi_gmem0_WDATA}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi gmem1_m_axi_U
       (.D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .Q(\^m_axi_gmem1_ARLEN ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\data_p1_reg[0] (gmem0_m_axi_U_n_50),
        .\data_p1_reg[31] (gmem1_RDATA),
        .\data_p2_reg[0] (ap_CS_fsm_state2),
        .\data_p2_reg[29] (trunc_ln1_reg_225),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RREADY(gmem1_RREADY),
        .load_p2(\bus_read/rs_rreq/load_p2 ),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\state_reg[0] (gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_nopart1_nopart2 grp_matmul_Pipeline_nopart1_nopart2_fu_144
       (.A_V_address0({grp_matmul_Pipeline_readA_fu_128_A_V_address0[11:5],grp_matmul_Pipeline_readA_fu_128_A_V_address0[0]}),
        .A_V_q0(A_V_q0),
        .B_V_address0(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .C_V_address0(grp_matmul_Pipeline_writeC_fu_151_C_V_address0),
        .D({grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0,ap_NS_fsm__0[74]}),
        .Q({ap_CS_fsm_state77,ap_CS_fsm_state75,ap_CS_fsm_state74}),
        .WEA(C_V_we1),
        .WEBWE(C_V_ce1),
        .address0(C_V_address0[11:5]),
        .address1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_B_V_address0),
        .\ap_CS_fsm_reg[73] (grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_52),
        .\ap_CS_fsm_reg[74] (B_V_ce0),
        .\ap_CS_fsm_reg[74]_0 (A_V_address0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(A_V_ce0),
        .ce1(B_V_ce1),
        .d0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d0),
        .d1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_d1),
        .gmem0_AWREADY(gmem0_AWREADY),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .q0(B_V_q0),
        .q1(B_V_q1),
        .ram0_reg_1(grp_matmul_Pipeline_readB_fu_136_n_16),
        .ram0_reg_1_0(j_fu_70_0),
        .ram_reg_1(j_fu_70),
        .\tmp_5_reg_5573_reg[11]_0 ({grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0[11:6],grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_59,grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0[4:1]}),
        .\tmp_67_reg_5385_reg[11]_0 (B_V_address0[11:1]),
        .we0(grp_matmul_Pipeline_readA_fu_128_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_n_52),
        .Q(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_readA grp_matmul_Pipeline_readA_fu_128
       (.A_V_address0(grp_matmul_Pipeline_readA_fu_128_A_V_address0[11:5]),
        .D(gmem0_RDATA),
        .Q({ap_CS_fsm_state73,ap_CS_fsm_state72}),
        .\ap_CS_fsm_reg[71] (grp_matmul_Pipeline_readA_fu_128_n_6),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_matmul_Pipeline_readA_fu_128_A_V_d0),
        .gmem0_RREADY(gmem0_RREADY),
        .grp_matmul_Pipeline_readA_fu_128_ap_ready(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .grp_matmul_Pipeline_readA_fu_128_ap_start_reg(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .\icmp_ln34_reg_333_reg[0]_0 (gmem0_RVALID),
        .\j_fu_70_reg[4]_0 ({j_fu_70,grp_matmul_Pipeline_readA_fu_128_A_V_address0[0]}),
        .we0(grp_matmul_Pipeline_readA_fu_128_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_readA_fu_128_n_6),
        .Q(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_readB grp_matmul_Pipeline_readB_fu_136
       (.B_V_address0(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .D(ap_NS_fsm__0[73:72]),
        .Q({ap_CS_fsm_state75,ap_CS_fsm_state73,ap_CS_fsm_state72}),
        .address0(B_V_address0[0]),
        .\ap_CS_fsm_reg[71] (grp_matmul_Pipeline_readB_fu_136_n_15),
        .\ap_CS_fsm_reg[72] (grp_matmul_Pipeline_readB_fu_136_n_16),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_matmul_Pipeline_readB_fu_136_B_V_d0),
        .gmem1_RREADY(gmem1_RREADY),
        .\gmem1_addr_read_14_reg_416_reg[31]_0 (gmem1_RDATA),
        .grp_matmul_Pipeline_readA_fu_128_ap_ready(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .grp_matmul_Pipeline_readA_fu_128_ap_start_reg(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .grp_matmul_Pipeline_readB_fu_136_ap_start_reg(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .\i_fu_74_reg[0]_0 (gmem1_RVALID),
        .\j_fu_70_reg[4]_0 (j_fu_70_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_readB_fu_136_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_readB_fu_136_n_15),
        .Q(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_writeC grp_matmul_Pipeline_writeC_fu_151
       (.C_V_address0(grp_matmul_Pipeline_writeC_fu_151_C_V_address0),
        .D(ap_NS_fsm__0[77:76]),
        .Q({ap_CS_fsm_state77,ap_CS_fsm_state76}),
        .WEBWE(gmem0_WVALID),
        .address0({C_V_address0[4:1],grp_matmul_Pipeline_writeC_fu_151_n_10}),
        .\ap_CS_fsm_reg[2]_0 (grp_matmul_Pipeline_writeC_fu_151_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(C_V_ce0),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .\phi_ln96_fu_128_reg[495]_0 (C_V_q0),
        .push(\bus_write/buff_wdata/push ),
        .ram_reg_1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_C_V_address0[4:1]),
        .ram_reg_1_0(C_V_ce1),
        .\trunc_ln96_5_reg_714_reg[31]_0 (grp_matmul_Pipeline_writeC_fu_151_m_axi_gmem0_WDATA));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_writeC_fu_151_n_14),
        .Q(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \trunc_ln1_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[2]),
        .Q(trunc_ln1_reg_225[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[12]),
        .Q(trunc_ln1_reg_225[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[13]),
        .Q(trunc_ln1_reg_225[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[14]),
        .Q(trunc_ln1_reg_225[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[15]),
        .Q(trunc_ln1_reg_225[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[16]),
        .Q(trunc_ln1_reg_225[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[17]),
        .Q(trunc_ln1_reg_225[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[18]),
        .Q(trunc_ln1_reg_225[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[19]),
        .Q(trunc_ln1_reg_225[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[20]),
        .Q(trunc_ln1_reg_225[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[21]),
        .Q(trunc_ln1_reg_225[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[3]),
        .Q(trunc_ln1_reg_225[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[22]),
        .Q(trunc_ln1_reg_225[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[23]),
        .Q(trunc_ln1_reg_225[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[24]),
        .Q(trunc_ln1_reg_225[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[25]),
        .Q(trunc_ln1_reg_225[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[26]),
        .Q(trunc_ln1_reg_225[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[27]),
        .Q(trunc_ln1_reg_225[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[28]),
        .Q(trunc_ln1_reg_225[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[29]),
        .Q(trunc_ln1_reg_225[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[30]),
        .Q(trunc_ln1_reg_225[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[31]),
        .Q(trunc_ln1_reg_225[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[4]),
        .Q(trunc_ln1_reg_225[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[5]),
        .Q(trunc_ln1_reg_225[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[6]),
        .Q(trunc_ln1_reg_225[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[7]),
        .Q(trunc_ln1_reg_225[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[8]),
        .Q(trunc_ln1_reg_225[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[9]),
        .Q(trunc_ln1_reg_225[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[10]),
        .Q(trunc_ln1_reg_225[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[11]),
        .Q(trunc_ln1_reg_225[9]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[2]),
        .Q(trunc_ln4_reg_231[0]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[12]),
        .Q(trunc_ln4_reg_231[10]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[13]),
        .Q(trunc_ln4_reg_231[11]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[14]),
        .Q(trunc_ln4_reg_231[12]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[15]),
        .Q(trunc_ln4_reg_231[13]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[16]),
        .Q(trunc_ln4_reg_231[14]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[17]),
        .Q(trunc_ln4_reg_231[15]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[18]),
        .Q(trunc_ln4_reg_231[16]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[19]),
        .Q(trunc_ln4_reg_231[17]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[20]),
        .Q(trunc_ln4_reg_231[18]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[21]),
        .Q(trunc_ln4_reg_231[19]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[3]),
        .Q(trunc_ln4_reg_231[1]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[22]),
        .Q(trunc_ln4_reg_231[20]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[23]),
        .Q(trunc_ln4_reg_231[21]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[24]),
        .Q(trunc_ln4_reg_231[22]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[25]),
        .Q(trunc_ln4_reg_231[23]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[26]),
        .Q(trunc_ln4_reg_231[24]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[27]),
        .Q(trunc_ln4_reg_231[25]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[28]),
        .Q(trunc_ln4_reg_231[26]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[29]),
        .Q(trunc_ln4_reg_231[27]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[30]),
        .Q(trunc_ln4_reg_231[28]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[31]),
        .Q(trunc_ln4_reg_231[29]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[4]),
        .Q(trunc_ln4_reg_231[2]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[5]),
        .Q(trunc_ln4_reg_231[3]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[6]),
        .Q(trunc_ln4_reg_231[4]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[7]),
        .Q(trunc_ln4_reg_231[5]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[8]),
        .Q(trunc_ln4_reg_231[6]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[9]),
        .Q(trunc_ln4_reg_231[7]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[10]),
        .Q(trunc_ln4_reg_231[8]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_231_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[11]),
        .Q(trunc_ln4_reg_231[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[2]),
        .Q(trunc_ln_reg_219[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[12]),
        .Q(trunc_ln_reg_219[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[13]),
        .Q(trunc_ln_reg_219[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[14]),
        .Q(trunc_ln_reg_219[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[15]),
        .Q(trunc_ln_reg_219[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[16]),
        .Q(trunc_ln_reg_219[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[17]),
        .Q(trunc_ln_reg_219[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[18]),
        .Q(trunc_ln_reg_219[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[19]),
        .Q(trunc_ln_reg_219[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[20]),
        .Q(trunc_ln_reg_219[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[21]),
        .Q(trunc_ln_reg_219[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[3]),
        .Q(trunc_ln_reg_219[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[22]),
        .Q(trunc_ln_reg_219[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[23]),
        .Q(trunc_ln_reg_219[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[24]),
        .Q(trunc_ln_reg_219[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[25]),
        .Q(trunc_ln_reg_219[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[26]),
        .Q(trunc_ln_reg_219[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[27]),
        .Q(trunc_ln_reg_219[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[28]),
        .Q(trunc_ln_reg_219[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[29]),
        .Q(trunc_ln_reg_219[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[30]),
        .Q(trunc_ln_reg_219[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[31]),
        .Q(trunc_ln_reg_219[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[4]),
        .Q(trunc_ln_reg_219[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[5]),
        .Q(trunc_ln_reg_219[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[6]),
        .Q(trunc_ln_reg_219[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[7]),
        .Q(trunc_ln_reg_219[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[8]),
        .Q(trunc_ln_reg_219[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[9]),
        .Q(trunc_ln_reg_219[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[10]),
        .Q(trunc_ln_reg_219[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[11]),
        .Q(trunc_ln_reg_219[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_A_V_RAM_AUTO_1R1W
   (q0,
    ap_clk,
    ce0,
    address0,
    d0,
    we0);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]address0;
  input [15:0]d0;
  input we0;

  wire [11:0]address0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "A_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "A_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_B_V_RAM_1WNR_AUTO_1R1W
   (q0,
    q1,
    ap_clk,
    ce0,
    ce1,
    address0,
    address1,
    d0,
    we0);
  output [15:0]q0;
  output [15:0]q1;
  input ap_clk;
  input ce0;
  input ce1;
  input [11:0]address0;
  input [10:0]address1;
  input [15:0]d0;
  input we0;

  wire [11:0]address0;
  wire [10:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire we0;
  wire NLW_ram0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram0_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram0_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram0_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "B_V_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_0
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address1,1'b0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO({NLW_ram0_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO({NLW_ram0_reg_0_DOBDO_UNCONNECTED[31:8],q1[7:0]}),
        .DOPADOP({NLW_ram0_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP({NLW_ram0_reg_0_DOPBDOP_UNCONNECTED[3:1],q1[8]}),
        .ECCPARITY(NLW_ram0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_0_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "B_V_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_1
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address1,1'b0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram0_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO({NLW_ram0_reg_1_DOBDO_UNCONNECTED[31:7],q1[15:9]}),
        .DOPADOP(NLW_ram0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_1_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_C_V_RAM_AUTO_1R1W
   (q0,
    ap_clk,
    ce0,
    WEA,
    address0,
    address1,
    d0,
    d1,
    WEBWE);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [0:0]WEA;
  input [11:0]address0;
  input [10:0]address1;
  input [15:0]d0;
  input [15:0]d1;
  input [0:0]WEBWE;

  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [11:0]address0;
  wire [10:0]address1;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]d1;
  wire [15:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "C_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address1,1'b0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,d1[8]}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(WEA),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "C_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address1,1'b0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(WEA),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_control_s_axi
   (int_ap_continue_reg_0,
    D,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    in1,
    in2,
    out_r,
    s_axi_control_RDATA,
    interrupt,
    ap_rst_n_inv,
    ap_done_reg,
    gmem0_BVALID,
    Q,
    gmem1_ARREADY,
    gmem0_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    ap_ready,
    s_axi_control_WSTRB,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output int_ap_continue_reg_0;
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [29:0]in1;
  output [29:0]in2;
  output [29:0]out_r;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_rst_n_inv;
  input ap_done_reg;
  input gmem0_BVALID;
  input [2:0]Q;
  input gmem1_ARREADY;
  input gmem0_ARREADY;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input ap_ready;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_done_i_1_n_4;
  wire auto_restart_done_reg_n_4;
  wire auto_restart_status_i_1_n_4;
  wire auto_restart_status_reg_n_4;
  wire gmem0_ARREADY;
  wire gmem0_BVALID;
  wire gmem1_ARREADY;
  wire [29:0]in1;
  wire [29:0]in2;
  wire int_ap_continue0;
  wire int_ap_continue_reg_0;
  wire int_ap_idle_i_1_n_4;
  wire int_ap_ready1;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_4;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_reg_n_4;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire \int_ier_reg_n_4_[2] ;
  wire \int_ier_reg_n_4_[3] ;
  wire \int_ier_reg_n_4_[4] ;
  wire [31:0]int_in10;
  wire \int_in1[31]_i_1_n_4 ;
  wire \int_in1[31]_i_3_n_4 ;
  wire \int_in1_reg_n_4_[0] ;
  wire \int_in1_reg_n_4_[1] ;
  wire [31:0]int_in20;
  wire \int_in2[31]_i_1_n_4 ;
  wire \int_in2_reg_n_4_[0] ;
  wire \int_in2_reg_n_4_[1] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr[5]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[5] ;
  wire [31:0]int_out_r0;
  wire \int_out_r[31]_i_1_n_4 ;
  wire \int_out_r[31]_i_3_n_4 ;
  wire \int_out_r_reg_n_4_[0] ;
  wire \int_out_r_reg_n_4_[1] ;
  wire int_task_ap_done;
  wire interrupt;
  wire [29:0]out_r;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_1_in1_in;
  wire [7:2]p_3_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFB0B0B0)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(gmem0_BVALID),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h444444440FFF0000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(gmem1_ARREADY),
        .I3(gmem0_ARREADY),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    ap_done_reg_i_1
       (.I0(p_3_in[4]),
        .I1(auto_restart_status_reg_n_4),
        .I2(ap_rst_n_inv),
        .I3(ap_done_reg),
        .I4(gmem0_BVALID),
        .I5(Q[2]),
        .O(int_ap_continue_reg_0));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    auto_restart_done_i_1
       (.I0(p_3_in[2]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_4),
        .I4(p_3_in[4]),
        .I5(auto_restart_done_reg_n_4),
        .O(auto_restart_done_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_4),
        .Q(auto_restart_done_reg_n_4),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_4),
        .O(auto_restart_status_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_4),
        .Q(auto_restart_status_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_continue_i_1
       (.I0(s_axi_control_WDATA[4]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_ier[5]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_3_in[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(int_ap_idle_i_1_n_4));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_i_1_n_4),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(gmem0_BVALID),
        .I2(Q[2]),
        .I3(ar_hs),
        .I4(int_ap_ready1),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_ap_ready1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_4),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBFFF808080)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(Q[2]),
        .I2(gmem0_BVALID),
        .I3(int_ap_start1),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\int_ier[5]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_ier[5]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[3] ),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[5]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_ier[5]_i_1 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[5]_i_2_n_4 ),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[5]_i_2 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[5] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\int_ier[5]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg_n_4_[0] ),
        .O(int_in10[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[8]),
        .O(int_in10[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[9]),
        .O(int_in10[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[10]),
        .O(int_in10[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[11]),
        .O(int_in10[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[12]),
        .O(int_in10[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[13]),
        .O(int_in10[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[14]),
        .O(int_in10[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[15]),
        .O(int_in10[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[16]),
        .O(int_in10[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[17]),
        .O(int_in10[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg_n_4_[1] ),
        .O(int_in10[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[18]),
        .O(int_in10[20]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[19]),
        .O(int_in10[21]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[20]),
        .O(int_in10[22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in1[21]),
        .O(int_in10[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[22]),
        .O(int_in10[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[23]),
        .O(int_in10[25]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[24]),
        .O(int_in10[26]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[25]),
        .O(int_in10[27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[26]),
        .O(int_in10[28]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[27]),
        .O(int_in10[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[0]),
        .O(int_in10[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[28]),
        .O(int_in10[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_in1[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_in1[31]_i_3_n_4 ),
        .O(\int_in1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in1[29]),
        .O(int_in10[31]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_in1[31]_i_3 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[1] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\int_in1[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[1]),
        .O(int_in10[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[2]),
        .O(int_in10[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[3]),
        .O(int_in10[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[4]),
        .O(int_in10[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in1[5]),
        .O(int_in10[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[6]),
        .O(int_in10[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in1[7]),
        .O(int_in10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[0]),
        .Q(\int_in1_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[10]),
        .Q(in1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[11]),
        .Q(in1[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[12]),
        .Q(in1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[13]),
        .Q(in1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[14]),
        .Q(in1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[15]),
        .Q(in1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[16]),
        .Q(in1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[17]),
        .Q(in1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[18]),
        .Q(in1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[19]),
        .Q(in1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[1]),
        .Q(\int_in1_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[20]),
        .Q(in1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[21]),
        .Q(in1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[22]),
        .Q(in1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[23]),
        .Q(in1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[24]),
        .Q(in1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[25]),
        .Q(in1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[26]),
        .Q(in1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[27]),
        .Q(in1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[28]),
        .Q(in1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[29]),
        .Q(in1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[2]),
        .Q(in1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[30]),
        .Q(in1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[31]),
        .Q(in1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[3]),
        .Q(in1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[4]),
        .Q(in1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[5]),
        .Q(in1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[6]),
        .Q(in1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[7]),
        .Q(in1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[8]),
        .Q(in1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_4 ),
        .D(int_in10[9]),
        .Q(in1[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in2_reg_n_4_[0] ),
        .O(int_in20[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[8]),
        .O(int_in20[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[9]),
        .O(int_in20[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[10]),
        .O(int_in20[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[11]),
        .O(int_in20[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[12]),
        .O(int_in20[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[13]),
        .O(int_in20[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[14]),
        .O(int_in20[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[15]),
        .O(int_in20[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[16]),
        .O(int_in20[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[17]),
        .O(int_in20[19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in2_reg_n_4_[1] ),
        .O(int_in20[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[18]),
        .O(int_in20[20]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[19]),
        .O(int_in20[21]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[20]),
        .O(int_in20[22]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in2[21]),
        .O(int_in20[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[22]),
        .O(int_in20[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[23]),
        .O(int_in20[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[24]),
        .O(int_in20[26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[25]),
        .O(int_in20[27]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[26]),
        .O(int_in20[28]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[27]),
        .O(int_in20[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[0]),
        .O(int_in20[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[28]),
        .O(int_in20[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_in2[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_in1[31]_i_3_n_4 ),
        .O(\int_in2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in2[29]),
        .O(int_in20[31]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[1]),
        .O(int_in20[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[2]),
        .O(int_in20[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[3]),
        .O(int_in20[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[4]),
        .O(int_in20[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in2[5]),
        .O(int_in20[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[6]),
        .O(int_in20[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in2[7]),
        .O(int_in20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[0]),
        .Q(\int_in2_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[10]),
        .Q(in2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[11]),
        .Q(in2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[12]),
        .Q(in2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[13]),
        .Q(in2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[14]),
        .Q(in2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[15]),
        .Q(in2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[16]),
        .Q(in2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[17]),
        .Q(in2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[18]),
        .Q(in2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[19]),
        .Q(in2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[1]),
        .Q(\int_in2_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[20]),
        .Q(in2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[21]),
        .Q(in2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[22]),
        .Q(in2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[23]),
        .Q(in2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[24]),
        .Q(in2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[25]),
        .Q(in2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[26]),
        .Q(in2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[27]),
        .Q(in2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[28]),
        .Q(in2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[29]),
        .Q(in2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[2]),
        .Q(in2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[30]),
        .Q(in2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[31]),
        .Q(in2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[3]),
        .Q(in2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[4]),
        .Q(in2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[5]),
        .Q(in2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[6]),
        .Q(in2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[7]),
        .Q(in2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[8]),
        .Q(in2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_4 ),
        .D(int_in20[9]),
        .Q(in2[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F777F8F8F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(ap_ready),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_ier[5]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[2] ),
        .O(int_isr9_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(p_0_in6_in),
        .I3(gmem0_BVALID),
        .I4(Q[2]),
        .I5(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[5]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\int_isr_reg_n_4_[5] ),
        .O(\int_isr[5]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(p_1_in1_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg_n_4_[0] ),
        .O(int_out_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[8]),
        .O(int_out_r0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[9]),
        .O(int_out_r0[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[10]),
        .O(int_out_r0[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[11]),
        .O(int_out_r0[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[12]),
        .O(int_out_r0[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[13]),
        .O(int_out_r0[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[14]),
        .O(int_out_r0[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[15]),
        .O(int_out_r0[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[16]),
        .O(int_out_r0[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[17]),
        .O(int_out_r0[19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg_n_4_[1] ),
        .O(int_out_r0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[18]),
        .O(int_out_r0[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[19]),
        .O(int_out_r0[21]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[20]),
        .O(int_out_r0[22]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(out_r[21]),
        .O(int_out_r0[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[22]),
        .O(int_out_r0[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[23]),
        .O(int_out_r0[25]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[24]),
        .O(int_out_r0[26]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[25]),
        .O(int_out_r0[27]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[26]),
        .O(int_out_r0[28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[27]),
        .O(int_out_r0[29]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[0]),
        .O(int_out_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[28]),
        .O(int_out_r0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_out_r[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[2] ),
        .O(\int_out_r[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(out_r[29]),
        .O(int_out_r0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_out_r[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[1] ),
        .O(\int_out_r[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[1]),
        .O(int_out_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[2]),
        .O(int_out_r0[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[3]),
        .O(int_out_r0[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[4]),
        .O(int_out_r0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[5]),
        .O(int_out_r0[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[6]),
        .O(int_out_r0[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(out_r[7]),
        .O(int_out_r0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[0]),
        .Q(\int_out_r_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[10]),
        .Q(out_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[11]),
        .Q(out_r[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[12]),
        .Q(out_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[13]),
        .Q(out_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[14]),
        .Q(out_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[15]),
        .Q(out_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[16]),
        .Q(out_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[17]),
        .Q(out_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[18]),
        .Q(out_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[19]),
        .Q(out_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[1]),
        .Q(\int_out_r_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[20]),
        .Q(out_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[21]),
        .Q(out_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[22]),
        .Q(out_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[23]),
        .Q(out_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[24]),
        .Q(out_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[25]),
        .Q(out_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[26]),
        .Q(out_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[27]),
        .Q(out_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[28]),
        .Q(out_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[29]),
        .Q(out_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[2]),
        .Q(out_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[30]),
        .Q(out_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[31]),
        .Q(out_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[3]),
        .Q(out_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[4]),
        .Q(out_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[5]),
        .Q(out_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[6]),
        .Q(out_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[7]),
        .Q(out_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[8]),
        .Q(out_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r0[9]),
        .Q(out_r[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF5540)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_4),
        .I1(Q[2]),
        .I2(gmem0_BVALID),
        .I3(ap_done_reg),
        .I4(auto_restart_done_reg_n_4),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(task_ap_done),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFE00)) 
    interrupt_INST_0
       (.I0(p_1_in1_in),
        .I1(\int_isr_reg_n_4_[5] ),
        .I2(\int_isr_reg_n_4_[0] ),
        .I3(int_gie_reg_n_4),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_4_[0] ),
        .I1(\int_ier_reg_n_4_[0] ),
        .I2(\rdata[31]_i_4_n_4 ),
        .I3(int_gie_reg_n_4),
        .I4(\rdata[31]_i_5_n_4 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_out_r_reg_n_4_[0] ),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(\int_in2_reg_n_4_[0] ),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(\int_in1_reg_n_4_[0] ),
        .O(\rdata[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(out_r[8]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[8]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[8]),
        .O(\rdata[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(out_r[9]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[9]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[9]),
        .O(\rdata[11]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(out_r[10]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[10]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[10]),
        .O(\rdata[12]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(out_r[11]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[11]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[11]),
        .O(\rdata[13]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(out_r[12]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[12]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[12]),
        .O(\rdata[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(out_r[13]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[13]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[13]),
        .O(\rdata[15]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(out_r[14]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[14]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[14]),
        .O(\rdata[16]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(out_r[15]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[15]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[15]),
        .O(\rdata[17]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(out_r[16]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[16]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[16]),
        .O(\rdata[18]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(out_r[17]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[17]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[17]),
        .O(\rdata[19]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(\rdata[31]_i_4_n_4 ),
        .I3(int_task_ap_done),
        .I4(\rdata[31]_i_5_n_4 ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\int_out_r_reg_n_4_[1] ),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(\int_in2_reg_n_4_[1] ),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(\int_in1_reg_n_4_[1] ),
        .O(\rdata[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(out_r[18]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[18]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[18]),
        .O(\rdata[20]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(out_r[19]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[19]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[19]),
        .O(\rdata[21]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(out_r[20]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[20]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[20]),
        .O(\rdata[22]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(out_r[21]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[21]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[21]),
        .O(\rdata[23]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(out_r[22]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[22]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[22]),
        .O(\rdata[24]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(out_r[23]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[23]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[23]),
        .O(\rdata[25]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(out_r[24]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[24]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[24]),
        .O(\rdata[26]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(out_r[25]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[25]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[25]),
        .O(\rdata[27]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(out_r[26]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[26]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[26]),
        .O(\rdata[28]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(out_r[27]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[27]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[27]),
        .O(\rdata[29]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(\rdata[7]_i_3_n_4 ),
        .I2(\int_ier_reg_n_4_[2] ),
        .I3(\rdata[31]_i_4_n_4 ),
        .I4(p_3_in[2]),
        .I5(\rdata[31]_i_5_n_4 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(out_r[0]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[0]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[0]),
        .O(\rdata[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(out_r[28]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[28]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[28]),
        .O(\rdata[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(out_r[29]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[29]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[29]),
        .O(\rdata[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(\rdata[7]_i_3_n_4 ),
        .I2(\int_ier_reg_n_4_[3] ),
        .I3(\rdata[31]_i_4_n_4 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[31]_i_5_n_4 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(out_r[1]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[1]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[1]),
        .O(\rdata[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata[7]_i_3_n_4 ),
        .I2(\int_ier_reg_n_4_[4] ),
        .I3(\rdata[31]_i_4_n_4 ),
        .I4(p_3_in[4]),
        .I5(\rdata[31]_i_5_n_4 ),
        .O(rdata[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_2 
       (.I0(out_r[2]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[2]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[2]),
        .O(\rdata[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata[7]_i_3_n_4 ),
        .I2(\rdata[31]_i_4_n_4 ),
        .I3(p_0_in),
        .I4(\rdata[31]_i_5_n_4 ),
        .I5(\int_isr_reg_n_4_[5] ),
        .O(rdata[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_2 
       (.I0(out_r[3]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[3]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[3]),
        .O(\rdata[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(out_r[4]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[4]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[4]),
        .O(\rdata[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(out_r[5]),
        .I1(\rdata[7]_i_2_n_4 ),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(p_3_in[7]),
        .I5(\rdata[31]_i_4_n_4 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(in2[5]),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(in1[5]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(out_r[6]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[6]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[6]),
        .O(\rdata[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(out_r[7]),
        .I1(\rdata[31]_i_4_n_4 ),
        .I2(in2[7]),
        .I3(\rdata[31]_i_5_n_4 ),
        .I4(in1[7]),
        .O(\rdata[9]_i_1_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(\rdata[0]_i_3_n_4 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_3_n_4 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_4 ),
        .I1(\rdata[1]_i_3_n_4 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_3_n_4 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init
   (D,
    ap_block_pp0_stage2_1100168_out,
    SR,
    ap_enable_reg_pp0_iter0,
    \icmp_ln96_reg_665_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_matmul_Pipeline_writeC_fu_151_ap_ready,
    Q,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg,
    \ap_CS_fsm_reg[76] ,
    ap_enable_reg_pp0_iter1,
    \j_fu_136_reg[31] ,
    gmem0_WREADY,
    \phi_ln96_fu_128_reg[0] ,
    E,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter0_reg);
  output [1:0]D;
  output ap_block_pp0_stage2_1100168_out;
  output [0:0]SR;
  output ap_enable_reg_pp0_iter0;
  output [0:0]\icmp_ln96_reg_665_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_matmul_Pipeline_writeC_fu_151_ap_ready;
  input [2:0]Q;
  input grp_matmul_Pipeline_writeC_fu_151_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[76] ;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_136_reg[31] ;
  input gmem0_WREADY;
  input \phi_ln96_fu_128_reg[0] ;
  input [0:0]E;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter0_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[76] ;
  wire ap_block_pp0_stage2_1100168_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_4;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_4;
  wire ap_rst_n_inv;
  wire gmem0_WREADY;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_ready;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg;
  wire [0:0]\icmp_ln96_reg_665_reg[0] ;
  wire \j_fu_136_reg[31] ;
  wire \phi_ln96_fu_128_reg[0] ;

  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I3(gmem0_WREADY),
        .I4(\phi_ln96_fu_128_reg[0] ),
        .I5(ap_done_cache_reg_0),
        .O(ap_block_pp0_stage2_1100168_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[76] [1]),
        .I4(\ap_CS_fsm_reg[76] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h20FF202000000000)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_ready),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(Q[1]),
        .I3(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[76] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ap_done_cache_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(ap_done_cache_reg_0),
        .I3(ap_block_pp0_stage2_1100168_out),
        .I4(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage2_1100168_out),
        .I3(ap_loop_init_int),
        .I4(ap_done_reg1),
        .I5(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__2_n_4));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    ap_loop_init_int_i_2
       (.I0(ap_block_pp0_stage2_1100168_out),
        .I1(ap_done_cache_reg_0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .I5(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \j_fu_136[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\j_fu_136_reg[31] ),
        .I5(gmem0_WREADY),
        .O(SR));
  LUT3 #(
    .INIT(8'hEA)) 
    \phi_ln96_fu_128[495]_i_1 
       (.I0(SR),
        .I1(\phi_ln96_fu_128_reg[0] ),
        .I2(E),
        .O(\icmp_ln96_reg_665_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_0
   (D,
    grp_matmul_Pipeline_readB_fu_136_ap_ready,
    ap_enable_reg_pp0_iter0,
    \icmp_ln51_reg_337_reg[0] ,
    itr_1_fu_78,
    i_fu_740,
    \icmp_ln51_reg_337_reg[0]_0 ,
    add_ln45_fu_148_p2,
    ap_loop_init_int_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_matmul_Pipeline_readB_fu_136_ap_start_reg,
    ap_done_cache,
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg,
    grp_matmul_Pipeline_readA_fu_128_ap_ready,
    ap_CS_fsm_pp0_stage15,
    ap_enable_reg_pp0_iter0_reg,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    \itr_1_fu_78_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln51_reg_337_reg[0]_1 ,
    itr_1_fu_7811_out,
    \icmp_ln51_reg_337_reg[0]_2 ,
    \icmp_ln51_reg_337_reg[0]_3 ,
    \i_fu_74_reg[0] ,
    \itr_1_fu_78_reg[4] ,
    \itr_1_fu_78_reg[4]_0 ,
    \itr_1_fu_78_reg[4]_1 ,
    \itr_1_fu_78_reg[4]_2 ,
    \itr_1_fu_78_reg[8] ,
    \itr_1_fu_78_reg[8]_0 ,
    \itr_1_fu_78_reg[8]_1 ,
    \itr_1_fu_78_reg[8]_2 ,
    \itr_1_fu_78_reg[12] ,
    \itr_1_fu_78_reg[12]_0 ,
    \itr_1_fu_78_reg[12]_1 ,
    \itr_1_fu_78_reg[12]_2 ,
    \itr_1_fu_78_reg[0]_0 );
  output [1:0]D;
  output grp_matmul_Pipeline_readB_fu_136_ap_ready;
  output ap_enable_reg_pp0_iter0;
  output \icmp_ln51_reg_337_reg[0] ;
  output itr_1_fu_78;
  output i_fu_740;
  output \icmp_ln51_reg_337_reg[0]_0 ;
  output [12:0]add_ln45_fu_148_p2;
  output ap_loop_init_int_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input grp_matmul_Pipeline_readB_fu_136_ap_start_reg;
  input ap_done_cache;
  input grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  input grp_matmul_Pipeline_readA_fu_128_ap_ready;
  input ap_CS_fsm_pp0_stage15;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input \itr_1_fu_78_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln51_reg_337_reg[0]_1 ;
  input itr_1_fu_7811_out;
  input \icmp_ln51_reg_337_reg[0]_2 ;
  input \icmp_ln51_reg_337_reg[0]_3 ;
  input [0:0]\i_fu_74_reg[0] ;
  input \itr_1_fu_78_reg[4] ;
  input \itr_1_fu_78_reg[4]_0 ;
  input \itr_1_fu_78_reg[4]_1 ;
  input \itr_1_fu_78_reg[4]_2 ;
  input \itr_1_fu_78_reg[8] ;
  input \itr_1_fu_78_reg[8]_0 ;
  input \itr_1_fu_78_reg[8]_1 ;
  input \itr_1_fu_78_reg[8]_2 ;
  input \itr_1_fu_78_reg[12] ;
  input \itr_1_fu_78_reg[12]_0 ;
  input \itr_1_fu_78_reg[12]_1 ;
  input \itr_1_fu_78_reg[12]_2 ;
  input \itr_1_fu_78_reg[0]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [12:0]add_ln45_fu_148_p2;
  wire \ap_CS_fsm[73]_i_2_n_4 ;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_i_1__0_n_4;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_4;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [12:1]ap_sig_allocacmp_itr;
  wire grp_matmul_Pipeline_readA_fu_128_ap_ready;
  wire grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  wire grp_matmul_Pipeline_readB_fu_136_ap_ready;
  wire grp_matmul_Pipeline_readB_fu_136_ap_start_reg;
  wire i_fu_740;
  wire [0:0]\i_fu_74_reg[0] ;
  wire \icmp_ln51_reg_337_reg[0] ;
  wire \icmp_ln51_reg_337_reg[0]_0 ;
  wire \icmp_ln51_reg_337_reg[0]_1 ;
  wire \icmp_ln51_reg_337_reg[0]_2 ;
  wire \icmp_ln51_reg_337_reg[0]_3 ;
  wire itr_1_fu_78;
  wire itr_1_fu_7811_out;
  wire \itr_1_fu_78[4]_i_2_n_4 ;
  wire \itr_1_fu_78_reg[0] ;
  wire \itr_1_fu_78_reg[0]_0 ;
  wire \itr_1_fu_78_reg[12] ;
  wire \itr_1_fu_78_reg[12]_0 ;
  wire \itr_1_fu_78_reg[12]_1 ;
  wire \itr_1_fu_78_reg[12]_2 ;
  wire \itr_1_fu_78_reg[12]_i_2_n_5 ;
  wire \itr_1_fu_78_reg[12]_i_2_n_6 ;
  wire \itr_1_fu_78_reg[12]_i_2_n_7 ;
  wire \itr_1_fu_78_reg[4] ;
  wire \itr_1_fu_78_reg[4]_0 ;
  wire \itr_1_fu_78_reg[4]_1 ;
  wire \itr_1_fu_78_reg[4]_2 ;
  wire \itr_1_fu_78_reg[4]_i_1_n_4 ;
  wire \itr_1_fu_78_reg[4]_i_1_n_5 ;
  wire \itr_1_fu_78_reg[4]_i_1_n_6 ;
  wire \itr_1_fu_78_reg[4]_i_1_n_7 ;
  wire \itr_1_fu_78_reg[8] ;
  wire \itr_1_fu_78_reg[8]_0 ;
  wire \itr_1_fu_78_reg[8]_1 ;
  wire \itr_1_fu_78_reg[8]_2 ;
  wire \itr_1_fu_78_reg[8]_i_1_n_4 ;
  wire \itr_1_fu_78_reg[8]_i_1_n_5 ;
  wire \itr_1_fu_78_reg[8]_i_1_n_6 ;
  wire \itr_1_fu_78_reg[8]_i_1_n_7 ;
  wire \j_fu_70[12]_i_4__0_n_4 ;
  wire [3:3]\NLW_itr_1_fu_78_reg[12]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_done_cache_reg_0[0]),
        .I2(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I3(ap_done_cache_reg_1),
        .I4(ap_done_cache_reg_0[1]),
        .O(grp_matmul_Pipeline_readB_fu_136_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[73]_i_2_n_4 ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[73]_i_2_n_4 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h51515151FFFF51FF)) 
    \ap_CS_fsm[73]_i_2 
       (.I0(grp_matmul_Pipeline_readB_fu_136_ap_ready),
        .I1(ap_done_cache_0),
        .I2(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I3(ap_done_cache),
        .I4(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I5(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .O(\ap_CS_fsm[73]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8880FFFF88800080)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_cache_reg_0[1]),
        .I1(ap_done_cache_reg_1),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_done_cache_reg_0[0]),
        .I4(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I5(ap_done_cache_0),
        .O(ap_done_cache_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_4),
        .Q(ap_done_cache_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFEEEEEEEE)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_matmul_Pipeline_readB_fu_136_ap_ready),
        .I1(ap_rst_n_inv),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln51_reg_337_reg[0] ),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h007FFFFF007F0000)) 
    \icmp_ln45_reg_333[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[0] ),
        .I4(itr_1_fu_7811_out),
        .I5(ap_done_cache_reg_1),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'hAEAEFEEE)) 
    \icmp_ln51_reg_337[0]_i_1 
       (.I0(i_fu_740),
        .I1(\icmp_ln51_reg_337_reg[0]_1 ),
        .I2(itr_1_fu_7811_out),
        .I3(\icmp_ln51_reg_337_reg[0]_2 ),
        .I4(\icmp_ln51_reg_337_reg[0]_3 ),
        .O(\icmp_ln51_reg_337_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \itr_1_fu_78[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[0]_0 ),
        .O(add_ln45_fu_148_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2000000)) 
    \itr_1_fu_78[12]_i_1 
       (.I0(\itr_1_fu_78_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln51_reg_337_reg[0] ),
        .I3(ap_done_cache_reg_0[0]),
        .I4(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I5(i_fu_740),
        .O(itr_1_fu_78));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \itr_1_fu_78[12]_i_4 
       (.I0(\icmp_ln51_reg_337_reg[0]_1 ),
        .I1(ap_done_cache_reg_1),
        .I2(\i_fu_74_reg[0] ),
        .O(\icmp_ln51_reg_337_reg[0] ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[12]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[12]_2 ),
        .O(ap_sig_allocacmp_itr[12]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[12]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[12]_1 ),
        .O(ap_sig_allocacmp_itr[11]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[12]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[12]_0 ),
        .O(ap_sig_allocacmp_itr[10]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[12]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[12] ),
        .O(ap_sig_allocacmp_itr[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_1_fu_78[4]_i_2 
       (.I0(\itr_1_fu_78_reg[0]_0 ),
        .I1(ap_done_cache_reg_0[0]),
        .I2(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\itr_1_fu_78[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[4]_2 ),
        .O(ap_sig_allocacmp_itr[4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[4]_1 ),
        .O(ap_sig_allocacmp_itr[3]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[4]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[4]_0 ),
        .O(ap_sig_allocacmp_itr[2]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[4]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[4] ),
        .O(ap_sig_allocacmp_itr[1]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[8]_2 ),
        .O(ap_sig_allocacmp_itr[8]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[8]_1 ),
        .O(ap_sig_allocacmp_itr[7]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[8]_0 ),
        .O(ap_sig_allocacmp_itr[6]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \itr_1_fu_78[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_done_cache_reg_0[0]),
        .I3(\itr_1_fu_78_reg[8] ),
        .O(ap_sig_allocacmp_itr[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_1_fu_78_reg[12]_i_2 
       (.CI(\itr_1_fu_78_reg[8]_i_1_n_4 ),
        .CO({\NLW_itr_1_fu_78_reg[12]_i_2_CO_UNCONNECTED [3],\itr_1_fu_78_reg[12]_i_2_n_5 ,\itr_1_fu_78_reg[12]_i_2_n_6 ,\itr_1_fu_78_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln45_fu_148_p2[12:9]),
        .S(ap_sig_allocacmp_itr[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_1_fu_78_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\itr_1_fu_78_reg[4]_i_1_n_4 ,\itr_1_fu_78_reg[4]_i_1_n_5 ,\itr_1_fu_78_reg[4]_i_1_n_6 ,\itr_1_fu_78_reg[4]_i_1_n_7 }),
        .CYINIT(\itr_1_fu_78[4]_i_2_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln45_fu_148_p2[4:1]),
        .S(ap_sig_allocacmp_itr[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_1_fu_78_reg[8]_i_1 
       (.CI(\itr_1_fu_78_reg[4]_i_1_n_4 ),
        .CO({\itr_1_fu_78_reg[8]_i_1_n_4 ,\itr_1_fu_78_reg[8]_i_1_n_5 ,\itr_1_fu_78_reg[8]_i_1_n_6 ,\itr_1_fu_78_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln45_fu_148_p2[8:5]),
        .S(ap_sig_allocacmp_itr[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \j_fu_70[12]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg[0]_1 ),
        .I2(ap_done_cache_reg_1),
        .I3(\i_fu_74_reg[0] ),
        .I4(\j_fu_70[12]_i_4__0_n_4 ),
        .O(i_fu_740));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \j_fu_70[12]_i_4__0 
       (.I0(ap_done_cache_reg_0[0]),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_70[12]_i_4__0_n_4 ));
endmodule

(* ORIG_REF_NAME = "matmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_1
   (ap_done_cache,
    clear,
    \icmp_ln40_reg_337_reg[0] ,
    itr_fu_78,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter0_reg_reg,
    \ap_CS_fsm_reg[1] ,
    add_ln34_fu_148_p2,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \icmp_ln34_reg_333_reg[0] ,
    \i_fu_74_reg[5] ,
    \i_fu_74_reg[5]_0 ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln40_reg_337_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg,
    ap_CS_fsm_pp0_stage15,
    \itr_fu_78_reg[8] ,
    \itr_fu_78_reg[12] ,
    \icmp_ln34_reg_333_reg[0]_0 ,
    \icmp_ln34_reg_333_reg[0]_1 ,
    \icmp_ln34_reg_333_reg[0]_2 ,
    \icmp_ln34_reg_333_reg[0]_3 ,
    \itr_fu_78_reg[8]_0 ,
    \itr_fu_78_reg[8]_1 ,
    \itr_fu_78_reg[12]_0 ,
    \itr_fu_78_reg[12]_1 ,
    \itr_fu_78_reg[12]_2 ,
    \itr_fu_78_reg[8]_2 );
  output ap_done_cache;
  output clear;
  output \icmp_ln40_reg_337_reg[0] ;
  output itr_fu_78;
  output ap_enable_reg_pp0_iter0;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output [12:0]add_ln34_fu_148_p2;
  output \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\icmp_ln34_reg_333_reg[0] ;
  input \i_fu_74_reg[5] ;
  input \i_fu_74_reg[5]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln40_reg_337_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]Q;
  input grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  input ap_CS_fsm_pp0_stage15;
  input \itr_fu_78_reg[8] ;
  input \itr_fu_78_reg[12] ;
  input \icmp_ln34_reg_333_reg[0]_0 ;
  input \icmp_ln34_reg_333_reg[0]_1 ;
  input \icmp_ln34_reg_333_reg[0]_2 ;
  input \icmp_ln34_reg_333_reg[0]_3 ;
  input \itr_fu_78_reg[8]_0 ;
  input \itr_fu_78_reg[8]_1 ;
  input \itr_fu_78_reg[12]_0 ;
  input \itr_fu_78_reg[12]_1 ;
  input \itr_fu_78_reg[12]_2 ;
  input \itr_fu_78_reg[8]_2 ;

  wire [1:0]Q;
  wire [12:0]add_ln34_fu_148_p2;
  wire ap_CS_fsm_pp0_stage15;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_4;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_itr_2;
  wire clear;
  wire grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  wire \i_fu_74_reg[5] ;
  wire \i_fu_74_reg[5]_0 ;
  wire icmp_ln34_fu_142_p2;
  wire \icmp_ln34_reg_333[0]_i_3_n_4 ;
  wire \icmp_ln34_reg_333[0]_i_4_n_4 ;
  wire [0:0]\icmp_ln34_reg_333_reg[0] ;
  wire \icmp_ln34_reg_333_reg[0]_0 ;
  wire \icmp_ln34_reg_333_reg[0]_1 ;
  wire \icmp_ln34_reg_333_reg[0]_2 ;
  wire \icmp_ln34_reg_333_reg[0]_3 ;
  wire icmp_ln40_reg_3370;
  wire \icmp_ln40_reg_337[0]_i_2_n_4 ;
  wire \icmp_ln40_reg_337_reg[0] ;
  wire \icmp_ln40_reg_337_reg[0]_0 ;
  wire itr_fu_78;
  wire \itr_fu_78_reg[12] ;
  wire \itr_fu_78_reg[12]_0 ;
  wire \itr_fu_78_reg[12]_1 ;
  wire \itr_fu_78_reg[12]_2 ;
  wire \itr_fu_78_reg[12]_i_2_n_5 ;
  wire \itr_fu_78_reg[12]_i_2_n_6 ;
  wire \itr_fu_78_reg[12]_i_2_n_7 ;
  wire \itr_fu_78_reg[4]_i_1_n_4 ;
  wire \itr_fu_78_reg[4]_i_1_n_5 ;
  wire \itr_fu_78_reg[4]_i_1_n_6 ;
  wire \itr_fu_78_reg[4]_i_1_n_7 ;
  wire \itr_fu_78_reg[8] ;
  wire \itr_fu_78_reg[8]_0 ;
  wire \itr_fu_78_reg[8]_1 ;
  wire \itr_fu_78_reg[8]_2 ;
  wire \itr_fu_78_reg[8]_i_1_n_4 ;
  wire \itr_fu_78_reg[8]_i_1_n_5 ;
  wire \itr_fu_78_reg[8]_i_1_n_6 ;
  wire \itr_fu_78_reg[8]_i_1_n_7 ;
  wire \j_fu_70[12]_i_4_n_4 ;
  wire [3:3]\NLW_itr_fu_78_reg[12]_i_2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\i_fu_74_reg[5]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDF00)) 
    ap_loop_init_int_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBB8088BBBB8888)) 
    \icmp_ln34_reg_333[0]_i_1 
       (.I0(icmp_ln34_fu_142_p2),
        .I1(Q[0]),
        .I2(\icmp_ln34_reg_333_reg[0] ),
        .I3(\i_fu_74_reg[5] ),
        .I4(\i_fu_74_reg[5]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln34_reg_333[0]_i_2 
       (.I0(\icmp_ln34_reg_333_reg[0]_0 ),
        .I1(\j_fu_70[12]_i_4_n_4 ),
        .I2(\icmp_ln34_reg_333_reg[0]_1 ),
        .I3(\icmp_ln34_reg_333_reg[0]_2 ),
        .I4(\icmp_ln34_reg_333_reg[0]_3 ),
        .I5(\icmp_ln34_reg_333[0]_i_3_n_4 ),
        .O(icmp_ln34_fu_142_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln34_reg_333[0]_i_3 
       (.I0(\itr_fu_78_reg[8]_0 ),
        .I1(\j_fu_70[12]_i_4_n_4 ),
        .I2(\itr_fu_78_reg[8]_1 ),
        .I3(\icmp_ln40_reg_337_reg[0]_0 ),
        .I4(\itr_fu_78_reg[12]_0 ),
        .I5(\icmp_ln34_reg_333[0]_i_4_n_4 ),
        .O(\icmp_ln34_reg_333[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \icmp_ln34_reg_333[0]_i_4 
       (.I0(\itr_fu_78_reg[12] ),
        .I1(\itr_fu_78_reg[8] ),
        .I2(\itr_fu_78_reg[12]_1 ),
        .I3(\itr_fu_78_reg[12]_2 ),
        .I4(\j_fu_70[12]_i_4_n_4 ),
        .I5(\itr_fu_78_reg[8]_2 ),
        .O(\icmp_ln34_reg_333[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCF00AAAA)) 
    \icmp_ln40_reg_337[0]_i_1 
       (.I0(\i_fu_74_reg[5] ),
        .I1(\j_fu_70[12]_i_4_n_4 ),
        .I2(\icmp_ln40_reg_337_reg[0]_0 ),
        .I3(\icmp_ln40_reg_337[0]_i_2_n_4 ),
        .I4(icmp_ln40_reg_3370),
        .O(\icmp_ln40_reg_337_reg[0] ));
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \icmp_ln40_reg_337[0]_i_2 
       (.I0(\icmp_ln34_reg_333_reg[0]_3 ),
        .I1(\icmp_ln34_reg_333_reg[0]_2 ),
        .I2(\icmp_ln34_reg_333_reg[0]_1 ),
        .I3(\j_fu_70[12]_i_4_n_4 ),
        .I4(\icmp_ln34_reg_333_reg[0]_0 ),
        .O(\icmp_ln40_reg_337[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \itr_fu_78[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I3(\icmp_ln40_reg_337_reg[0]_0 ),
        .O(add_ln34_fu_148_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \itr_fu_78[12]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I3(icmp_ln40_reg_3370),
        .O(itr_fu_78));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    \itr_fu_78[12]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\i_fu_74_reg[5]_0 ),
        .I2(\i_fu_74_reg[5] ),
        .I3(\icmp_ln34_reg_333_reg[0] ),
        .I4(Q[0]),
        .I5(icmp_ln34_fu_142_p2),
        .O(icmp_ln40_reg_3370));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[12]_i_4 
       (.I0(\itr_fu_78_reg[12]_1 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .O(ap_sig_allocacmp_itr_2[12]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[12]_i_5 
       (.I0(\itr_fu_78_reg[12] ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[12]_i_6 
       (.I0(\itr_fu_78_reg[12]_2 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[10]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[12]_i_7 
       (.I0(\itr_fu_78_reg[12]_0 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[4]_i_2 
       (.I0(\icmp_ln40_reg_337_reg[0]_0 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[4]_i_3 
       (.I0(\icmp_ln34_reg_333_reg[0]_0 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[4]_i_4 
       (.I0(\icmp_ln34_reg_333_reg[0]_1 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[4]_i_5 
       (.I0(\icmp_ln34_reg_333_reg[0]_3 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[4]_i_6 
       (.I0(\icmp_ln34_reg_333_reg[0]_2 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[8]_i_2 
       (.I0(\itr_fu_78_reg[8] ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[8]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[8]_i_3 
       (.I0(\itr_fu_78_reg[8]_1 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[7]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[8]_i_4 
       (.I0(\itr_fu_78_reg[8]_2 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[6]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \itr_fu_78[8]_i_5 
       (.I0(\itr_fu_78_reg[8]_0 ),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_itr_2[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_fu_78_reg[12]_i_2 
       (.CI(\itr_fu_78_reg[8]_i_1_n_4 ),
        .CO({\NLW_itr_fu_78_reg[12]_i_2_CO_UNCONNECTED [3],\itr_fu_78_reg[12]_i_2_n_5 ,\itr_fu_78_reg[12]_i_2_n_6 ,\itr_fu_78_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_148_p2[12:9]),
        .S(ap_sig_allocacmp_itr_2[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_fu_78_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\itr_fu_78_reg[4]_i_1_n_4 ,\itr_fu_78_reg[4]_i_1_n_5 ,\itr_fu_78_reg[4]_i_1_n_6 ,\itr_fu_78_reg[4]_i_1_n_7 }),
        .CYINIT(ap_sig_allocacmp_itr_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_148_p2[4:1]),
        .S(ap_sig_allocacmp_itr_2[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \itr_fu_78_reg[8]_i_1 
       (.CI(\itr_fu_78_reg[4]_i_1_n_4 ),
        .CO({\itr_fu_78_reg[8]_i_1_n_4 ,\itr_fu_78_reg[8]_i_1_n_5 ,\itr_fu_78_reg[8]_i_1_n_6 ,\itr_fu_78_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_148_p2[8:5]),
        .S(ap_sig_allocacmp_itr_2[8:5]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \j_fu_70[12]_i_1 
       (.I0(\j_fu_70[12]_i_4_n_4 ),
        .I1(\icmp_ln34_reg_333_reg[0] ),
        .I2(\i_fu_74_reg[5] ),
        .I3(\i_fu_74_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_70[12]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .O(\j_fu_70[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I3(\i_fu_74_reg[5]_0 ),
        .I4(\i_fu_74_reg[5] ),
        .I5(\icmp_ln34_reg_333_reg[0] ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
endmodule

(* ORIG_REF_NAME = "matmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_2
   (D,
    \ap_CS_fsm_reg[74] ,
    \row_fu_436_reg[5] ,
    \tmp_67_reg_5385_reg[11] ,
    \col_fu_176_reg[2] ,
    \col_fu_176_reg[3] ,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    \cmp59_reg_5312_reg[0] ,
    address1,
    \col_fu_176_reg[5] ,
    \cmp72_reg_5461_reg[0] ,
    col_fu_176,
    E,
    add_ln68_1_fu_1539_p2,
    add_ln72_fu_1640_p2,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    gmem0_AWREADY,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready,
    A_V_address0,
    ram0_reg_1,
    ram0_reg_1_0,
    ram0_reg_1_1,
    B_V_address0,
    ap_loop_init_int_reg_0,
    ram_reg_1,
    ram0_reg_1_2,
    \col_fu_176_reg[3]_0 ,
    \cmp59_reg_5312_reg[0]_0 ,
    \col_fu_176_reg[3]_1 ,
    \col_fu_176_reg[4] ,
    \empty_31_reg_5307_reg[1] ,
    \empty_31_reg_5307_reg[1]_0 ,
    \row_fu_436_reg[5]_0 ,
    \empty_31_reg_5307_reg[2] ,
    \cmp72_reg_5461_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0,
    ap_done_cache_reg_0,
    \row_fu_436_reg[5]_1 ,
    \row_fu_436_reg[5]_2 ,
    \cmp59_reg_5312_reg[0]_1 ,
    \cmp72_reg_5461_reg[0]_1 ,
    indvar_flatten_fu_440);
  output [1:0]D;
  output [11:0]\ap_CS_fsm_reg[74] ;
  output [5:0]\row_fu_436_reg[5] ;
  output [5:0]\tmp_67_reg_5385_reg[11] ;
  output \col_fu_176_reg[2] ;
  output \col_fu_176_reg[3] ;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  output \cmp59_reg_5312_reg[0] ;
  output [5:0]address1;
  output [5:0]\col_fu_176_reg[5] ;
  output \cmp72_reg_5461_reg[0] ;
  output col_fu_176;
  output [0:0]E;
  output [12:0]add_ln68_1_fu_1539_p2;
  output [4:0]add_ln72_fu_1640_p2;
  output \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input gmem0_AWREADY;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready;
  input [7:0]A_V_address0;
  input [5:0]ram0_reg_1;
  input ram0_reg_1_0;
  input ram0_reg_1_1;
  input [5:0]B_V_address0;
  input [2:0]ap_loop_init_int_reg_0;
  input [3:0]ram_reg_1;
  input ram0_reg_1_2;
  input \col_fu_176_reg[3]_0 ;
  input \cmp59_reg_5312_reg[0]_0 ;
  input \col_fu_176_reg[3]_1 ;
  input \col_fu_176_reg[4] ;
  input \empty_31_reg_5307_reg[1] ;
  input \empty_31_reg_5307_reg[1]_0 ;
  input \row_fu_436_reg[5]_0 ;
  input \empty_31_reg_5307_reg[2] ;
  input \cmp72_reg_5461_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_done_cache_reg_0;
  input \row_fu_436_reg[5]_1 ;
  input \row_fu_436_reg[5]_2 ;
  input \cmp59_reg_5312_reg[0]_1 ;
  input \cmp72_reg_5461_reg[0]_1 ;
  input [12:0]indvar_flatten_fu_440;

  wire [7:0]A_V_address0;
  wire [5:0]B_V_address0;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [12:0]add_ln68_1_fu_1539_p2;
  wire [4:0]add_ln72_fu_1640_p2;
  wire [5:0]address1;
  wire \ap_CS_fsm_reg[0] ;
  wire [11:0]\ap_CS_fsm_reg[74] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_4;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_4;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_indvar_flatten_load;
  wire \cmp59_reg_5312[0]_i_2_n_4 ;
  wire \cmp59_reg_5312[0]_i_3_n_4 ;
  wire \cmp59_reg_5312_reg[0] ;
  wire \cmp59_reg_5312_reg[0]_0 ;
  wire \cmp59_reg_5312_reg[0]_1 ;
  wire \cmp72_reg_5461_reg[0] ;
  wire \cmp72_reg_5461_reg[0]_0 ;
  wire \cmp72_reg_5461_reg[0]_1 ;
  wire col_fu_176;
  wire \col_fu_176[5]_i_2_n_4 ;
  wire \col_fu_176[6]_i_2_n_4 ;
  wire \col_fu_176[6]_i_3_n_4 ;
  wire \col_fu_176[6]_i_4_n_4 ;
  wire \col_fu_176[6]_i_5_n_4 ;
  wire \col_fu_176_reg[2] ;
  wire \col_fu_176_reg[3] ;
  wire \col_fu_176_reg[3]_0 ;
  wire \col_fu_176_reg[3]_1 ;
  wire \col_fu_176_reg[4] ;
  wire [5:0]\col_fu_176_reg[5] ;
  wire \empty_31_reg_5307_reg[1] ;
  wire \empty_31_reg_5307_reg[1]_0 ;
  wire \empty_31_reg_5307_reg[2] ;
  wire gmem0_AWREADY;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire icmp_ln68_fu_1533_p2;
  wire \icmp_ln68_reg_5303[0]_i_3_n_4 ;
  wire \icmp_ln68_reg_5303[0]_i_4_n_4 ;
  wire [12:0]indvar_flatten_fu_440;
  wire \indvar_flatten_fu_440[12]_i_3_n_4 ;
  wire \indvar_flatten_fu_440[4]_i_5_n_4 ;
  wire \indvar_flatten_fu_440_reg[12]_i_2_n_5 ;
  wire \indvar_flatten_fu_440_reg[12]_i_2_n_6 ;
  wire \indvar_flatten_fu_440_reg[12]_i_2_n_7 ;
  wire \indvar_flatten_fu_440_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_440_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_440_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_440_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_440_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_440_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_440_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_440_reg[8]_i_1_n_7 ;
  wire ram0_reg_0_i_41_n_4;
  wire [5:0]ram0_reg_1;
  wire ram0_reg_1_0;
  wire ram0_reg_1_1;
  wire ram0_reg_1_2;
  wire [3:0]ram_reg_1;
  wire \row_fu_436[5]_i_3_n_4 ;
  wire \row_fu_436[5]_i_4_n_4 ;
  wire \row_fu_436[5]_i_5_n_4 ;
  wire \row_fu_436[5]_i_6_n_4 ;
  wire [5:0]\row_fu_436_reg[5] ;
  wire \row_fu_436_reg[5]_0 ;
  wire \row_fu_436_reg[5]_1 ;
  wire \row_fu_436_reg[5]_2 ;
  wire [5:0]\tmp_67_reg_5385_reg[11] ;
  wire [3:3]\NLW_indvar_flatten_fu_440_reg[12]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF2222AA2A)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(Q[1]),
        .I1(gmem0_AWREADY),
        .I2(ap_done_cache),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8A880000)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q[1]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_done_cache),
        .I4(gmem0_AWREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F8F8F0F80888000)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_init_int_reg_0[1]),
        .I1(ap_done_cache_reg_0),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFA2A2A2A)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AA00AA00AAF3)) 
    \cmp59_reg_5312[0]_i_1 
       (.I0(\cmp59_reg_5312_reg[0]_1 ),
        .I1(\cmp59_reg_5312_reg[0]_0 ),
        .I2(ram0_reg_0_i_41_n_4),
        .I3(\indvar_flatten_fu_440[12]_i_3_n_4 ),
        .I4(\cmp59_reg_5312[0]_i_2_n_4 ),
        .I5(\cmp59_reg_5312[0]_i_3_n_4 ),
        .O(\cmp59_reg_5312_reg[0] ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    \cmp59_reg_5312[0]_i_2 
       (.I0(ram0_reg_1_2),
        .I1(\col_fu_176_reg[3]_1 ),
        .I2(ram0_reg_0_i_41_n_4),
        .I3(ram0_reg_1_1),
        .I4(\col_fu_176_reg[3]_0 ),
        .I5(\col_fu_176_reg[4] ),
        .O(\cmp59_reg_5312[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \cmp59_reg_5312[0]_i_3 
       (.I0(\cmp72_reg_5461_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\col_fu_176[6]_i_2_n_4 ),
        .O(\cmp59_reg_5312[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hAAAA3303)) 
    \cmp72_reg_5461[0]_i_1 
       (.I0(\cmp72_reg_5461_reg[0]_1 ),
        .I1(\col_fu_176[6]_i_3_n_4 ),
        .I2(\cmp72_reg_5461_reg[0]_0 ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(\indvar_flatten_fu_440[12]_i_3_n_4 ),
        .O(\cmp72_reg_5461_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \col_fu_176[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ram0_reg_1_2),
        .O(add_ln72_fu_1640_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \col_fu_176[1]_i_1 
       (.I0(\col_fu_176_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ram0_reg_1_2),
        .O(add_ln72_fu_1640_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00787878)) 
    \col_fu_176[2]_i_1 
       (.I0(\col_fu_176_reg[3]_1 ),
        .I1(ram0_reg_1_2),
        .I2(ram0_reg_1_1),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .O(add_ln72_fu_1640_p2[2]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_176[3]_i_1 
       (.I0(ram0_reg_1_1),
        .I1(ram0_reg_1_2),
        .I2(\col_fu_176_reg[3]_1 ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(\col_fu_176_reg[3]_0 ),
        .O(\col_fu_176_reg[2] ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \col_fu_176[4]_i_1 
       (.I0(\col_fu_176_reg[3]_0 ),
        .I1(\col_fu_176_reg[3]_1 ),
        .I2(ram0_reg_1_2),
        .I3(ram0_reg_1_1),
        .I4(ram0_reg_0_i_41_n_4),
        .I5(\col_fu_176_reg[4] ),
        .O(\col_fu_176_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h2A55)) 
    \col_fu_176[5]_i_1 
       (.I0(\cmp59_reg_5312_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_176[5]_i_2_n_4 ),
        .O(add_ln72_fu_1640_p2[3]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \col_fu_176[5]_i_2 
       (.I0(\col_fu_176_reg[3]_0 ),
        .I1(\col_fu_176_reg[3]_1 ),
        .I2(ram0_reg_1_2),
        .I3(ram0_reg_1_1),
        .I4(ram0_reg_0_i_41_n_4),
        .I5(\col_fu_176_reg[4] ),
        .O(\col_fu_176[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h002AD5D5)) 
    \col_fu_176[6]_i_1 
       (.I0(\cmp72_reg_5461_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\col_fu_176[6]_i_2_n_4 ),
        .I4(\col_fu_176[6]_i_3_n_4 ),
        .O(add_ln72_fu_1640_p2[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \col_fu_176[6]_i_2 
       (.I0(\col_fu_176[6]_i_4_n_4 ),
        .I1(\col_fu_176_reg[5] [3]),
        .I2(ram0_reg_1_1),
        .I3(\col_fu_176_reg[4] ),
        .I4(\cmp59_reg_5312_reg[0]_0 ),
        .I5(\col_fu_176[6]_i_5_n_4 ),
        .O(\col_fu_176[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_fu_176[6]_i_3 
       (.I0(\col_fu_176_reg[5] [4]),
        .I1(ram0_reg_1_1),
        .I2(ram0_reg_1_2),
        .I3(\col_fu_176_reg[5] [1]),
        .I4(\col_fu_176_reg[3]_0 ),
        .I5(\cmp59_reg_5312_reg[0]_0 ),
        .O(\col_fu_176[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \col_fu_176[6]_i_4 
       (.I0(\col_fu_176_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ram0_reg_1_2),
        .O(\col_fu_176[6]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \col_fu_176[6]_i_5 
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(\cmp72_reg_5461_reg[0]_0 ),
        .O(\col_fu_176[6]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \empty_31_reg_5307[5]_i_1 
       (.I0(\indvar_flatten_fu_440[12]_i_3_n_4 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln68_reg_5303[0]_i_1 
       (.I0(icmp_ln68_fu_1533_p2),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_done_cache_reg_0),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln68_reg_5303[0]_i_2 
       (.I0(indvar_flatten_fu_440[10]),
        .I1(ram0_reg_0_i_41_n_4),
        .I2(indvar_flatten_fu_440[12]),
        .I3(indvar_flatten_fu_440[3]),
        .I4(\icmp_ln68_reg_5303[0]_i_3_n_4 ),
        .I5(\icmp_ln68_reg_5303[0]_i_4_n_4 ),
        .O(icmp_ln68_fu_1533_p2));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \icmp_ln68_reg_5303[0]_i_3 
       (.I0(indvar_flatten_fu_440[9]),
        .I1(indvar_flatten_fu_440[4]),
        .I2(indvar_flatten_fu_440[5]),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(indvar_flatten_fu_440[8]),
        .O(\icmp_ln68_reg_5303[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln68_reg_5303[0]_i_4 
       (.I0(ap_sig_allocacmp_indvar_flatten_load[2]),
        .I1(indvar_flatten_fu_440[7]),
        .I2(indvar_flatten_fu_440[11]),
        .I3(indvar_flatten_fu_440[0]),
        .I4(indvar_flatten_fu_440[1]),
        .I5(indvar_flatten_fu_440[6]),
        .O(\icmp_ln68_reg_5303[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \icmp_ln68_reg_5303[0]_i_5 
       (.I0(indvar_flatten_fu_440[2]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    \indvar_flatten_fu_440[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(indvar_flatten_fu_440[0]),
        .O(add_ln68_1_fu_1539_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_fu_440[12]_i_1 
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\indvar_flatten_fu_440[12]_i_3_n_4 ),
        .O(col_fu_176));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_440[12]_i_3 
       (.I0(icmp_ln68_fu_1533_p2),
        .I1(ap_loop_init_int_reg_0[0]),
        .O(\indvar_flatten_fu_440[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[12]_i_4 
       (.I0(indvar_flatten_fu_440[12]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[12]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[12]_i_5 
       (.I0(indvar_flatten_fu_440[11]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[12]_i_6 
       (.I0(indvar_flatten_fu_440[10]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[10]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[12]_i_7 
       (.I0(indvar_flatten_fu_440[9]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[4]_i_2 
       (.I0(indvar_flatten_fu_440[0]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[4]_i_3 
       (.I0(indvar_flatten_fu_440[4]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[4]_i_4 
       (.I0(indvar_flatten_fu_440[3]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[4]_i_5 
       (.I0(indvar_flatten_fu_440[2]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\indvar_flatten_fu_440[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[4]_i_6 
       (.I0(indvar_flatten_fu_440[1]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[8]_i_2 
       (.I0(indvar_flatten_fu_440[8]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[8]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[8]_i_3 
       (.I0(indvar_flatten_fu_440[7]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[7]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[8]_i_4 
       (.I0(indvar_flatten_fu_440[6]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[6]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_440[8]_i_5 
       (.I0(indvar_flatten_fu_440[5]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_440_reg[12]_i_2 
       (.CI(\indvar_flatten_fu_440_reg[8]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten_fu_440_reg[12]_i_2_CO_UNCONNECTED [3],\indvar_flatten_fu_440_reg[12]_i_2_n_5 ,\indvar_flatten_fu_440_reg[12]_i_2_n_6 ,\indvar_flatten_fu_440_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_1539_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_440_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_440_reg[4]_i_1_n_4 ,\indvar_flatten_fu_440_reg[4]_i_1_n_5 ,\indvar_flatten_fu_440_reg[4]_i_1_n_6 ,\indvar_flatten_fu_440_reg[4]_i_1_n_7 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_1539_p2[4:1]),
        .S({ap_sig_allocacmp_indvar_flatten_load[4:3],\indvar_flatten_fu_440[4]_i_5_n_4 ,ap_sig_allocacmp_indvar_flatten_load[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_440_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_440_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_fu_440_reg[8]_i_1_n_4 ,\indvar_flatten_fu_440_reg[8]_i_1_n_5 ,\indvar_flatten_fu_440_reg[8]_i_1_n_6 ,\indvar_flatten_fu_440_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_1539_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten_load[8:5]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_15
       (.I0(ram0_reg_1[5]),
        .I1(ram0_reg_1_0),
        .I2(\cmp59_reg_5312_reg[0]_0 ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_loop_init_int),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_16
       (.I0(ram0_reg_1[4]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[4] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_loop_init_int),
        .O(address1[4]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_17
       (.I0(ram0_reg_1[3]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[3]_0 ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_loop_init_int),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_18
       (.I0(ram0_reg_1[2]),
        .I1(ram0_reg_1_0),
        .I2(ram0_reg_1_1),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_19
       (.I0(ram0_reg_1[1]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[3]_1 ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_loop_init_int),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    ram0_reg_0_i_20
       (.I0(ram0_reg_1[0]),
        .I1(ram0_reg_1_0),
        .I2(ram0_reg_1_2),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_loop_init_int),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_3
       (.I0(ram0_reg_1[5]),
        .I1(ram0_reg_1_0),
        .I2(\cmp59_reg_5312_reg[0]_0 ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[5]),
        .O(\tmp_67_reg_5385_reg[11] [5]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_4
       (.I0(ram0_reg_1[4]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[4] ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[4]),
        .O(\tmp_67_reg_5385_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram0_reg_0_i_41
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram0_reg_0_i_41_n_4));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_5
       (.I0(ram0_reg_1[3]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[3]_0 ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[3]),
        .O(\tmp_67_reg_5385_reg[11] [3]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_6
       (.I0(ram0_reg_1[2]),
        .I1(ram0_reg_1_0),
        .I2(ram0_reg_1_1),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[2]),
        .O(\tmp_67_reg_5385_reg[11] [2]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_7
       (.I0(ram0_reg_1[1]),
        .I1(ram0_reg_1_0),
        .I2(\col_fu_176_reg[3]_1 ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[1]),
        .O(\tmp_67_reg_5385_reg[11] [1]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram0_reg_0_i_8
       (.I0(ram0_reg_1[0]),
        .I1(ram0_reg_1_0),
        .I2(ram0_reg_1_2),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(Q[1]),
        .I5(B_V_address0[0]),
        .O(\tmp_67_reg_5385_reg[11] [0]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_10__0
       (.I0(\col_fu_176_reg[3]_0 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .I5(ram_reg_1[2]),
        .O(\ap_CS_fsm_reg[74] [3]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_11__0
       (.I0(ram0_reg_1_1),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(Q[1]),
        .I5(ram_reg_1[1]),
        .O(\ap_CS_fsm_reg[74] [2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_12__0
       (.I0(\col_fu_176_reg[3]_1 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .I5(ram_reg_1[0]),
        .O(\ap_CS_fsm_reg[74] [1]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_13__0
       (.I0(ram0_reg_1_2),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .I5(A_V_address0[0]),
        .O(\ap_CS_fsm_reg[74] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__0
       (.I0(\row_fu_436_reg[5] [5]),
        .I1(Q[1]),
        .I2(A_V_address0[7]),
        .O(\ap_CS_fsm_reg[74] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__0
       (.I0(\row_fu_436_reg[5] [4]),
        .I1(Q[1]),
        .I2(A_V_address0[6]),
        .O(\ap_CS_fsm_reg[74] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__0
       (.I0(\row_fu_436_reg[5] [3]),
        .I1(Q[1]),
        .I2(A_V_address0[5]),
        .O(\ap_CS_fsm_reg[74] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__0
       (.I0(\row_fu_436_reg[5] [2]),
        .I1(Q[1]),
        .I2(A_V_address0[4]),
        .O(\ap_CS_fsm_reg[74] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__0
       (.I0(\row_fu_436_reg[5] [1]),
        .I1(Q[1]),
        .I2(A_V_address0[3]),
        .O(\ap_CS_fsm_reg[74] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__0
       (.I0(\row_fu_436_reg[5] [0]),
        .I1(Q[1]),
        .I2(A_V_address0[2]),
        .O(\ap_CS_fsm_reg[74] [6]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_8__0
       (.I0(\cmp59_reg_5312_reg[0]_0 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .I5(A_V_address0[1]),
        .O(\ap_CS_fsm_reg[74] [5]));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    ram_reg_0_i_9__0
       (.I0(\col_fu_176_reg[4] ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .I5(ram_reg_1[3]),
        .O(\ap_CS_fsm_reg[74] [4]));
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    \row_fu_436[0]_i_1 
       (.I0(\col_fu_176[6]_i_2_n_4 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\empty_31_reg_5307_reg[1] ),
        .O(\row_fu_436_reg[5] [0]));
  LUT6 #(
    .INIT(64'h0777777708888888)) 
    \row_fu_436[1]_i_1 
       (.I0(\empty_31_reg_5307_reg[1] ),
        .I1(\col_fu_176[6]_i_2_n_4 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(\empty_31_reg_5307_reg[1]_0 ),
        .O(\row_fu_436_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \row_fu_436[2]_i_1 
       (.I0(\empty_31_reg_5307_reg[1]_0 ),
        .I1(\col_fu_176[6]_i_2_n_4 ),
        .I2(\empty_31_reg_5307_reg[1] ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(\empty_31_reg_5307_reg[2] ),
        .O(\row_fu_436_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    \row_fu_436[3]_i_1 
       (.I0(\row_fu_436[5]_i_5_n_4 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\row_fu_436_reg[5]_0 ),
        .O(\row_fu_436_reg[5] [3]));
  LUT6 #(
    .INIT(64'h4BBBBBBB44444444)) 
    \row_fu_436[4]_i_1 
       (.I0(\row_fu_436[5]_i_5_n_4 ),
        .I1(\row_fu_436_reg[5]_0 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(\row_fu_436_reg[5]_2 ),
        .O(\row_fu_436_reg[5] [4]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \row_fu_436[5]_i_1 
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\indvar_flatten_fu_440[12]_i_3_n_4 ),
        .I2(\row_fu_436[5]_i_3_n_4 ),
        .I3(\row_fu_436[5]_i_4_n_4 ),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h090A0A0A)) 
    \row_fu_436[5]_i_2 
       (.I0(\row_fu_436_reg[5]_1 ),
        .I1(\row_fu_436[5]_i_5_n_4 ),
        .I2(ram0_reg_0_i_41_n_4),
        .I3(\row_fu_436_reg[5]_0 ),
        .I4(\row_fu_436_reg[5]_2 ),
        .O(\row_fu_436_reg[5] [5]));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \row_fu_436[5]_i_3 
       (.I0(indvar_flatten_fu_440[3]),
        .I1(ram0_reg_0_i_41_n_4),
        .I2(indvar_flatten_fu_440[4]),
        .I3(indvar_flatten_fu_440[2]),
        .I4(indvar_flatten_fu_440[1]),
        .I5(\row_fu_436[5]_i_6_n_4 ),
        .O(\row_fu_436[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \row_fu_436[5]_i_4 
       (.I0(indvar_flatten_fu_440[12]),
        .I1(indvar_flatten_fu_440[0]),
        .I2(ram0_reg_0_i_41_n_4),
        .I3(indvar_flatten_fu_440[11]),
        .I4(indvar_flatten_fu_440[10]),
        .I5(indvar_flatten_fu_440[9]),
        .O(\row_fu_436[5]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \row_fu_436[5]_i_5 
       (.I0(\empty_31_reg_5307_reg[1]_0 ),
        .I1(\col_fu_176[6]_i_2_n_4 ),
        .I2(\empty_31_reg_5307_reg[1] ),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(\empty_31_reg_5307_reg[2] ),
        .O(\row_fu_436[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \row_fu_436[5]_i_6 
       (.I0(indvar_flatten_fu_440[6]),
        .I1(indvar_flatten_fu_440[5]),
        .I2(indvar_flatten_fu_440[7]),
        .I3(ram0_reg_0_i_41_n_4),
        .I4(indvar_flatten_fu_440[8]),
        .O(\row_fu_436[5]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[10]_i_1 
       (.I0(\col_fu_176_reg[4] ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\col_fu_176_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[11]_i_1 
       (.I0(\cmp59_reg_5312_reg[0]_0 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\col_fu_176_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[6]_i_1 
       (.I0(ram0_reg_1_2),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\col_fu_176_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[7]_i_1 
       (.I0(\col_fu_176_reg[3]_1 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\col_fu_176_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[8]_i_1 
       (.I0(ram0_reg_1_1),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(\col_fu_176_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_67_reg_5385[9]_i_1 
       (.I0(\col_fu_176_reg[3]_0 ),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .O(\col_fu_176_reg[5] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi
   (gmem0_WREADY,
    full_n_reg,
    gmem0_AWREADY,
    full_n_reg_0,
    gmem0_BVALID,
    gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    \q_reg[36] ,
    m_axi_gmem0_WVALID,
    \ap_CS_fsm_reg[1] ,
    m_axi_gmem0_ARADDR,
    ap_ready,
    empty_n_reg,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[31] ,
    \data_p1_reg[35] ,
    ap_clk,
    D,
    WEBWE,
    ap_rst_n_inv,
    mem_reg,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    gmem0_RREADY,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0,
    \data_p2_reg[29] ,
    push,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_BVALID,
    data_vld_reg,
    gmem1_ARREADY,
    m_axi_gmem0_WREADY,
    \data_p2_reg[29]_0 ,
    m_axi_gmem0_AWREADY,
    load_p2);
  output gmem0_WREADY;
  output full_n_reg;
  output gmem0_AWREADY;
  output full_n_reg_0;
  output gmem0_BVALID;
  output gmem0_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem0_WVALID;
  output \ap_CS_fsm_reg[1] ;
  output [29:0]m_axi_gmem0_ARADDR;
  output ap_ready;
  output [0:0]empty_n_reg;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem0_AWVALID;
  output [31:0]\data_p1_reg[31] ;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input gmem0_RREADY;
  input grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  input [29:0]\data_p2_reg[29] ;
  input push;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_BVALID;
  input [2:0]data_vld_reg;
  input gmem1_ARREADY;
  input m_axi_gmem0_WREADY;
  input [29:0]\data_p2_reg[29]_0 ;
  input m_axi_gmem0_AWREADY;
  input load_p2;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]Q;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire bus_write_n_11;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \data_fifo/push ;
  wire [31:0]\data_p1_reg[31] ;
  wire [33:0]\data_p1_reg[35] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [2:0]data_vld_reg;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_RREADY;
  wire gmem0_WREADY;
  wire gmem1_ARREADY;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  wire load_p2;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire [32:0]mem_reg;
  wire push;
  wire [36:0]\q_reg[36] ;
  wire wreq_throttle_n_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_read bus_read
       (.Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[29] (\data_p2_reg[29]_0 ),
        .\data_p2_reg[43] (data_vld_reg[0]),
        .full_n_reg(full_n_reg),
        .gmem0_RREADY(gmem0_RREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .load_p2(load_p2),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .mem_reg(mem_reg),
        .s_ready_t_reg(gmem0_ARREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .WEBWE(WEBWE),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (bus_write_n_11),
        .\bus_equal_gen.strb_buf_reg[3]_0 ({WSTRB_Dummy,WDATA_Dummy}),
        .\data_p2_reg[29] (\data_p2_reg[29] ),
        .data_vld_reg(data_vld_reg[2:1]),
        .empty_n_reg(gmem0_BVALID),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg(full_n_reg_0),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[3] (wreq_throttle_n_6),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .push(push),
        .push_0(\data_fifo/push ),
        .s_ready_t_reg(gmem0_AWREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .empty_n_reg(wreq_throttle_n_6),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[3]_0 (bus_write_n_11),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .push(\data_fifo/push ),
        .\q_reg[35] ({WSTRB_Dummy,WDATA_Dummy}),
        .\q_reg[36] (\q_reg[36] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_buffer
   (gmem0_WREADY,
    data_valid,
    E,
    \bus_equal_gen.WVALID_Dummy_reg ,
    Q,
    ap_clk,
    D,
    WEBWE,
    ap_rst_n_inv,
    push,
    burst_valid,
    \bus_equal_gen.len_cnt_reg[7] ,
    WREADY_Dummy);
  output gmem0_WREADY;
  output data_valid;
  output [0:0]E;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]Q;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input push;
  input burst_valid;
  input \bus_equal_gen.len_cnt_reg[7] ;
  input WREADY_Dummy;

  wire [31:0]D;
  wire [0:0]E;
  wire [35:0]Q;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[32]_i_1_n_4 ;
  wire \dout_buf[33]_i_1_n_4 ;
  wire \dout_buf[34]_i_1_n_4 ;
  wire \dout_buf[35]_i_1_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_i_3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_3__2_n_4;
  wire gmem0_WREADY;
  wire i__carry__0_i_1_n_4;
  wire i__carry__0_i_2_n_4;
  wire i__carry__0_i_3_n_4;
  wire i__carry__0_i_4_n_4;
  wire i__carry_i_1_n_4;
  wire i__carry_i_2_n_4;
  wire i__carry_i_3_n_4;
  wire i__carry_i_4_n_4;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry__0_n_10 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_11 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_8 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_9 ;
  wire \mOutPtr0_inferred__0/i__carry_n_10 ;
  wire \mOutPtr0_inferred__0/i__carry_n_11 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_8 ;
  wire \mOutPtr0_inferred__0/i__carry_n_9 ;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1_n_4 ;
  wire mem_reg_i_42_n_4;
  wire mem_reg_i_43_n_4;
  wire p_1_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[3]_i_1_n_4 ;
  wire \raddr[4]_i_1_n_4 ;
  wire \raddr[7]_i_2_n_4 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_4;
  wire show_ahead1_carry_i_2_n_4;
  wire show_ahead1_carry_i_3_n_4;
  wire show_ahead1_carry_n_6;
  wire show_ahead1_carry_n_7;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[5]_i_1__0_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[6]_i_2_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr[7]_i_3_n_4 ;
  wire \waddr[7]_i_4_n_4 ;
  wire [3:3]\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg[7] ),
        .I1(WREADY_Dummy),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_4 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_4 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_4 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .I4(empty_n_reg_n_4),
        .O(dout_valid_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_4),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7F0F70)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_4),
        .I1(empty_n_i_3_n_4),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__0
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__0_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1
       (.I0(p_1_in),
        .I1(push),
        .I2(pop),
        .I3(gmem0_WREADY),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__4
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[4]),
        .I3(full_n_i_3__2_n_4),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__2
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[7]),
        .O(full_n_i_3__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(gmem0_WREADY),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_1
       (.I0(mOutPtr[8]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_2
       (.I0(mOutPtr[7]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_3
       (.I0(mOutPtr[6]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_4
       (.I0(mOutPtr[5]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_4_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_1
       (.I0(mOutPtr[4]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_1_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_2
       (.I0(mOutPtr[3]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_2_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_3
       (.I0(mOutPtr[2]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_3_n_4));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_4
       (.I0(mOutPtr[1]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 }),
        .CYINIT(mOutPtr[0]),
        .DI(mOutPtr[4:1]),
        .O({\mOutPtr0_inferred__0/i__carry_n_8 ,\mOutPtr0_inferred__0/i__carry_n_9 ,\mOutPtr0_inferred__0/i__carry_n_10 ,\mOutPtr0_inferred__0/i__carry_n_11 }),
        .S({i__carry_i_1_n_4,i__carry_i_2_n_4,i__carry_i_3_n_4,i__carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry__0 
       (.CI(\mOutPtr0_inferred__0/i__carry_n_4 ),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mOutPtr0_inferred__0/i__carry__0_n_5 ,\mOutPtr0_inferred__0/i__carry__0_n_6 ,\mOutPtr0_inferred__0/i__carry__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr[7:5]}),
        .O({\mOutPtr0_inferred__0/i__carry__0_n_8 ,\mOutPtr0_inferred__0/i__carry__0_n_9 ,\mOutPtr0_inferred__0/i__carry__0_n_10 ,\mOutPtr0_inferred__0/i__carry__0_n_11 }),
        .S({i__carry__0_i_1_n_4,i__carry__0_i_2_n_4,i__carry__0_i_3_n_4,i__carry__0_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h22A2FFFFDD5D0000)) 
    \mOutPtr[8]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .I4(empty_n_reg_n_4),
        .I5(push),
        .O(\mOutPtr[8]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_11 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_10 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_9 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_8 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_11 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_10 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_9 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_8 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem0_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_42_n_4),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_42_n_4),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_43_n_4),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_42
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_42_n_4));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_43
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_43_n_4));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_equal_gen.len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .I5(empty_n_reg_n_4),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(WREADY_Dummy),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_42_n_4),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_4 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_4 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_4 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_6,show_ahead1_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1_n_4,show_ahead1_carry_i_2_n_4,show_ahead1_carry_i_3_n_4}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    empty_n_reg_0,
    Q,
    dout_valid_reg_0,
    ap_clk,
    mem_reg_0,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] );
  output full_n_reg_0;
  output beat_valid;
  output empty_n_reg_0;
  output [32:0]Q;
  output dout_valid_reg_0;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;

  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__0_n_4;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_i_3__0_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__5_n_4;
  wire full_n_i_3__1_n_4;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_1_n_4 ;
  wire \mOutPtr[4]_i_1_n_4 ;
  wire \mOutPtr[5]_i_1_n_4 ;
  wire \mOutPtr[5]_i_2_n_4 ;
  wire \mOutPtr[5]_i_3__0_n_4 ;
  wire \mOutPtr[6]_i_1_n_4 ;
  wire \mOutPtr[7]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1__0_n_4 ;
  wire \mOutPtr[8]_i_2_n_4 ;
  wire \mOutPtr[8]_i_3_n_4 ;
  wire \mOutPtr[8]_i_4_n_4 ;
  wire \mOutPtr[8]_i_5_n_4 ;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10__0_n_4;
  wire mem_reg_i_8__0_n_4;
  wire mem_reg_i_9__0_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1__0_n_4;
  wire show_ahead1_carry_i_2__0_n_4;
  wire show_ahead1_carry_i_3__0_n_4;
  wire show_ahead1_carry_n_6;
  wire show_ahead1_carry_n_7;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[1]_i_1__0_n_4 ;
  wire \waddr[2]_i_1__0_n_4 ;
  wire \waddr[3]_i_1__0_n_4 ;
  wire \waddr[4]_i_1__0_n_4 ;
  wire \waddr[5]_i_1__1_n_4 ;
  wire \waddr[6]_i_1__0_n_4 ;
  wire \waddr[6]_i_2__0_n_4 ;
  wire \waddr[7]_i_2__0_n_4 ;
  wire \waddr[7]_i_3__0_n_4 ;
  wire \waddr[7]_i_4__0_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF777F0000777)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_4),
        .I1(empty_n_i_3__0_n_4),
        .I2(m_axi_gmem0_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_3__1_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__1
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF0FFF0F)) 
    full_n_i_1__0
       (.I0(mOutPtr[8]),
        .I1(full_n_i_2__5_n_4),
        .I2(full_n_i_3__1_n_4),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem0_RVALID),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__0_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__5
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_5_n_4 ),
        .I2(mOutPtr[6]),
        .O(full_n_i_2__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_3__1
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_4 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr[8]_i_4_n_4 ),
        .O(\mOutPtr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr[8]_i_4_n_4 ),
        .O(\mOutPtr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(\mOutPtr[8]_i_4_n_4 ),
        .O(\mOutPtr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h787878787878784B)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_4 ),
        .I1(\mOutPtr[8]_i_4_n_4 ),
        .I2(mOutPtr[5]),
        .I3(mOutPtr[3]),
        .I4(\mOutPtr[5]_i_3__0_n_4 ),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr[5]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \mOutPtr[6]_i_1 
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[8]_i_3_n_4 ),
        .I2(\mOutPtr[8]_i_4_n_4 ),
        .I3(\mOutPtr[8]_i_5_n_4 ),
        .O(\mOutPtr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h5AA6AAA6)) 
    \mOutPtr[7]_i_1 
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_3_n_4 ),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_4_n_4 ),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .O(\mOutPtr[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[8]_i_1__0 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem0_RVALID),
        .O(\mOutPtr[8]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_3_n_4 ),
        .I3(mOutPtr[7]),
        .I4(\mOutPtr[8]_i_4_n_4 ),
        .I5(\mOutPtr[8]_i_5_n_4 ),
        .O(\mOutPtr[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h55D5000000000000)) 
    \mOutPtr[8]_i_4 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem0_RVALID),
        .O(\mOutPtr[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[3]_i_1_n_4 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[4]_i_1_n_4 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[5]_i_1_n_4 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[6]_i_1_n_4 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[7]_i_1_n_4 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_4 ),
        .D(\mOutPtr[8]_i_2_n_4 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(raddr[1]),
        .O(mem_reg_i_10__0_n_4));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_9__0_n_4),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10__0_n_4),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10__0_n_4),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(full_n_i_3__1_n_4),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_3__1_n_4),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_3__1_n_4),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_4));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_3__1_n_4),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__0 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_4),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_6,show_ahead1_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1__0_n_4,show_ahead1_carry_i_2__0_n_4,show_ahead1_carry_i_3__0_n_4}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1__0_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2__0_n_4));
  LUT4 #(
    .INIT(16'h0110)) 
    show_ahead1_carry_i_3__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(full_n_i_3__1_n_4),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3__0_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__0
       (.I0(show_ahead1),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem0_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem0_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    DI,
    SR,
    \pout_reg[4]_0 ,
    D,
    next_wreq,
    last_sect_buf,
    wreq_handling_reg,
    ap_rst_n_inv_reg,
    ap_rst_n_inv_reg_0,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    wreq_handling_reg_0,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    wreq_handling_reg_1,
    S,
    \pout_reg[3]_0 ,
    in,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_inv,
    ap_clk,
    invalid_len_event_reg2,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[0] ,
    push,
    Q,
    WREADY_Dummy,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    data_valid,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    CO,
    wreq_handling_reg_2,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_addr_buf_reg[11] ,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    WLAST_Dummy,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \pout_reg[6]_0 );
  output burst_valid;
  output fifo_burst_ready;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output [3:0]DI;
  output [0:0]SR;
  output [1:0]\pout_reg[4]_0 ;
  output [19:0]D;
  output next_wreq;
  output last_sect_buf;
  output wreq_handling_reg;
  output [0:0]ap_rst_n_inv_reg;
  output [0:0]ap_rst_n_inv_reg_0;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output wreq_handling_reg_0;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output wreq_handling_reg_1;
  output [1:0]S;
  output [3:0]\pout_reg[3]_0 ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input invalid_len_event_reg2;
  input AWREADY_Dummy;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input push;
  input [7:0]Q;
  input WREADY_Dummy;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input data_valid;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input [0:0]CO;
  input wreq_handling_reg_2;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input WLAST_Dummy;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [3:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.len_cnt[7]_i_5_n_4 ;
  wire \bus_equal_gen.len_cnt[7]_i_6_n_4 ;
  wire \bus_equal_gen.len_cnt[7]_i_7_n_4 ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_valid;
  wire data_vld_i_1__8_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_2_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_4;
  wire full_n_i_2_n_4;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire last_sect_buf;
  wire \mem_reg[68][0]_mux_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_5 ;
  wire \mem_reg[68][0]_srl32__1_n_4 ;
  wire \mem_reg[68][0]_srl32_n_4 ;
  wire \mem_reg[68][0]_srl32_n_5 ;
  wire \mem_reg[68][1]_mux_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_5 ;
  wire \mem_reg[68][1]_srl32__1_n_4 ;
  wire \mem_reg[68][1]_srl32_n_4 ;
  wire \mem_reg[68][1]_srl32_n_5 ;
  wire \mem_reg[68][2]_mux_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_5 ;
  wire \mem_reg[68][2]_srl32__1_n_4 ;
  wire \mem_reg[68][2]_srl32_n_4 ;
  wire \mem_reg[68][2]_srl32_n_5 ;
  wire \mem_reg[68][3]_mux_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_5 ;
  wire \mem_reg[68][3]_srl32__1_n_4 ;
  wire \mem_reg[68][3]_srl32_n_4 ;
  wire \mem_reg[68][3]_srl32_n_5 ;
  wire next_burst;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_4 ;
  wire \pout[6]_i_1_n_4 ;
  wire \pout[6]_i_2_n_4 ;
  wire \pout[6]_i_3__2_n_4 ;
  wire [6:5]pout_reg;
  wire [3:0]\pout_reg[3]_0 ;
  wire [1:0]\pout_reg[4]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire [3:0]q;
  wire \q[0]_i_1_n_4 ;
  wire \q[1]_i_1_n_4 ;
  wire \q[2]_i_1_n_4 ;
  wire \q[3]_i_1_n_4 ;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \align_len[30]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(last_sect_buf),
        .I2(CO),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(WLAST_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(WREADY_Dummy),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt[7]_i_5_n_4 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(\bus_equal_gen.len_cnt[7]_i_6_n_4 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.len_cnt[7]_i_5 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[3]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.len_cnt[7]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \bus_equal_gen.len_cnt[7]_i_6 
       (.I0(WREADY_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(\bus_equal_gen.len_cnt[7]_i_7_n_4 ),
        .O(\bus_equal_gen.len_cnt[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hD00DD00D0000D00D)) 
    \bus_equal_gen.len_cnt[7]_i_7 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(\bus_equal_gen.len_cnt[7]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h00005350)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(AWREADY_Dummy),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(last_sect_buf),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .I3(wreq_handling_reg_2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hAAAA88F8)) 
    data_vld_i_1__8
       (.I0(data_vld_reg_n_4),
        .I1(empty_n_i_2_n_4),
        .I2(\could_multi_bursts.next_loop ),
        .I3(invalid_len_event_reg2),
        .I4(\pout[6]_i_2_n_4 ),
        .O(data_vld_i_1__8_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_4),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_2
       (.I0(burst_valid),
        .I1(next_burst),
        .O(empty_n_i_2_n_4));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_4),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h8F8F8F00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(wreq_handling_reg_2),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FAFAAAA)) 
    full_n_i_1__1
       (.I0(fifo_burst_ready),
        .I1(full_n_i_2_n_4),
        .I2(empty_n_i_2_n_4),
        .I3(push),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    full_n_i_2
       (.I0(\pout[6]_i_3__2_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(DI[1]),
        .I4(\pout_reg[4]_0 [0]),
        .O(full_n_i_2_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[0] ),
        .I1(AWREADY_Dummy),
        .I2(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .I3(fifo_burst_ready),
        .I4(fifo_resp_ready),
        .O(\could_multi_bursts.next_loop ));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_4 ),
        .I1(\mem_reg[68][0]_srl32__0_n_4 ),
        .O(\mem_reg[68][0]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[68][0]_srl32_n_4 ),
        .Q31(\mem_reg[68][0]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_5 ),
        .Q(\mem_reg[68][0]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_5 ),
        .Q(\mem_reg[68][0]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][0]_srl32_i_2 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \mem_reg[68][0]_srl32_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \mem_reg[68][0]_srl32_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[4] ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_4 ),
        .I1(\mem_reg[68][1]_srl32__0_n_4 ),
        .O(\mem_reg[68][1]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[68][1]_srl32_n_4 ),
        .Q31(\mem_reg[68][1]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_5 ),
        .Q(\mem_reg[68][1]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_5 ),
        .Q(\mem_reg[68][1]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][1]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .O(in[1]));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_4 ),
        .I1(\mem_reg[68][2]_srl32__0_n_4 ),
        .O(\mem_reg[68][2]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[68][2]_srl32_n_4 ),
        .Q31(\mem_reg[68][2]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_5 ),
        .Q(\mem_reg[68][2]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_5 ),
        .Q(\mem_reg[68][2]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][2]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .O(in[2]));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_4 ),
        .I1(\mem_reg[68][3]_srl32__0_n_4 ),
        .O(\mem_reg[68][3]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[68][3]_srl32_n_4 ),
        .Q31(\mem_reg[68][3]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_5 ),
        .Q(\mem_reg[68][3]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_5 ),
        .Q(\mem_reg[68][3]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][3]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\pout_reg[4]_0 [1]),
        .I1(pout_reg[5]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    p_0_out_carry_i_1
       (.I0(empty_n_i_2_n_4),
        .I1(\could_multi_bursts.next_loop ),
        .I2(invalid_len_event_reg2),
        .I3(data_vld_reg_n_4),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(\pout_reg[4]_0 [1]),
        .O(\pout_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(\pout_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(\pout_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h0800F7FF)) 
    p_0_out_carry_i_5__1
       (.I0(empty_n_i_2_n_4),
        .I1(\could_multi_bursts.next_loop ),
        .I2(invalid_len_event_reg2),
        .I3(data_vld_reg_n_4),
        .I4(DI[1]),
        .O(\pout_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h4400F000)) 
    \pout[6]_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout[6]_i_2_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(empty_n_i_2_n_4),
        .O(\pout[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \pout[6]_i_2 
       (.I0(push),
        .I1(pout_reg[6]),
        .I2(pout_reg[5]),
        .I3(\pout_reg[4]_0 [0]),
        .I4(DI[1]),
        .I5(\pout[6]_i_3__2_n_4 ),
        .O(\pout[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \pout[6]_i_3__1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(wreq_handling_reg_2),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \pout[6]_i_3__2 
       (.I0(DI[3]),
        .I1(\pout_reg[4]_0 [1]),
        .I2(DI[2]),
        .O(\pout[6]_i_3__2_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout[0]_i_1_n_4 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_4 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1 
       (.I0(\mem_reg[68][0]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_4 ),
        .O(\q[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1 
       (.I0(\mem_reg[68][1]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_4 ),
        .O(\q[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1 
       (.I0(\mem_reg[68][2]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_4 ),
        .O(\q[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1 
       (.I0(\mem_reg[68][3]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_4 ),
        .O(\q[3]_i_1_n_4 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1_n_4 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1_n_4 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1_n_4 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1_n_4 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(last_sect_buf),
        .O(ap_rst_n_inv_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h1000F0F0)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(wreq_handling_reg_2),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    DI,
    E,
    \pout_reg[4]_0 ,
    empty_n_reg_0,
    S,
    empty_n_reg_1,
    \pout_reg[3]_0 ,
    \pout_reg[5]_0 ,
    \align_len_reg[12] ,
    \align_len_reg[30] ,
    \q_reg[29]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \q_reg[0]_0 ,
    last_sect_buf,
    CO,
    Q,
    \pout_reg[0]_0 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[0] ,
    \align_len_reg[12]_0 ,
    \align_len_reg[12]_1 ,
    \align_len_reg[30]_0 ,
    \mem_reg[68][43]_srl32__0_0 ,
    D);
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [3:0]DI;
  output [0:0]E;
  output [1:0]\pout_reg[4]_0 ;
  output empty_n_reg_0;
  output [2:0]S;
  output [0:0]empty_n_reg_1;
  output [3:0]\pout_reg[3]_0 ;
  output [1:0]\pout_reg[5]_0 ;
  output \align_len_reg[12] ;
  output \align_len_reg[30] ;
  output [29:0]\q_reg[29]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \q_reg[0]_0 ;
  input last_sect_buf;
  input [0:0]CO;
  input [0:0]Q;
  input \pout_reg[0]_0 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[0] ;
  input \align_len_reg[12]_0 ;
  input \align_len_reg[12]_1 ;
  input \align_len_reg[30]_0 ;
  input [30:0]\mem_reg[68][43]_srl32__0_0 ;
  input [5:0]D;

  wire [0:0]CO;
  wire [5:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \align_len_reg[12] ;
  wire \align_len_reg[12]_0 ;
  wire \align_len_reg[12]_1 ;
  wire \align_len_reg[30] ;
  wire \align_len_reg[30]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1_n_4;
  wire data_vld_i_2_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [43:43]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_4;
  wire full_n_i_2__0_n_4;
  wire last_sect_buf;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[68][0]_mux_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_5 ;
  wire \mem_reg[68][0]_srl32__1_n_4 ;
  wire \mem_reg[68][0]_srl32_n_4 ;
  wire \mem_reg[68][0]_srl32_n_5 ;
  wire \mem_reg[68][10]_mux_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_5 ;
  wire \mem_reg[68][10]_srl32__1_n_4 ;
  wire \mem_reg[68][10]_srl32_n_4 ;
  wire \mem_reg[68][10]_srl32_n_5 ;
  wire \mem_reg[68][11]_mux_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_5 ;
  wire \mem_reg[68][11]_srl32__1_n_4 ;
  wire \mem_reg[68][11]_srl32_n_4 ;
  wire \mem_reg[68][11]_srl32_n_5 ;
  wire \mem_reg[68][12]_mux_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_5 ;
  wire \mem_reg[68][12]_srl32__1_n_4 ;
  wire \mem_reg[68][12]_srl32_n_4 ;
  wire \mem_reg[68][12]_srl32_n_5 ;
  wire \mem_reg[68][13]_mux_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_5 ;
  wire \mem_reg[68][13]_srl32__1_n_4 ;
  wire \mem_reg[68][13]_srl32_n_4 ;
  wire \mem_reg[68][13]_srl32_n_5 ;
  wire \mem_reg[68][14]_mux_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_5 ;
  wire \mem_reg[68][14]_srl32__1_n_4 ;
  wire \mem_reg[68][14]_srl32_n_4 ;
  wire \mem_reg[68][14]_srl32_n_5 ;
  wire \mem_reg[68][15]_mux_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_5 ;
  wire \mem_reg[68][15]_srl32__1_n_4 ;
  wire \mem_reg[68][15]_srl32_n_4 ;
  wire \mem_reg[68][15]_srl32_n_5 ;
  wire \mem_reg[68][16]_mux_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_5 ;
  wire \mem_reg[68][16]_srl32__1_n_4 ;
  wire \mem_reg[68][16]_srl32_n_4 ;
  wire \mem_reg[68][16]_srl32_n_5 ;
  wire \mem_reg[68][17]_mux_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_5 ;
  wire \mem_reg[68][17]_srl32__1_n_4 ;
  wire \mem_reg[68][17]_srl32_n_4 ;
  wire \mem_reg[68][17]_srl32_n_5 ;
  wire \mem_reg[68][18]_mux_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_5 ;
  wire \mem_reg[68][18]_srl32__1_n_4 ;
  wire \mem_reg[68][18]_srl32_n_4 ;
  wire \mem_reg[68][18]_srl32_n_5 ;
  wire \mem_reg[68][19]_mux_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_5 ;
  wire \mem_reg[68][19]_srl32__1_n_4 ;
  wire \mem_reg[68][19]_srl32_n_4 ;
  wire \mem_reg[68][19]_srl32_n_5 ;
  wire \mem_reg[68][1]_mux_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_5 ;
  wire \mem_reg[68][1]_srl32__1_n_4 ;
  wire \mem_reg[68][1]_srl32_n_4 ;
  wire \mem_reg[68][1]_srl32_n_5 ;
  wire \mem_reg[68][20]_mux_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_5 ;
  wire \mem_reg[68][20]_srl32__1_n_4 ;
  wire \mem_reg[68][20]_srl32_n_4 ;
  wire \mem_reg[68][20]_srl32_n_5 ;
  wire \mem_reg[68][21]_mux_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_5 ;
  wire \mem_reg[68][21]_srl32__1_n_4 ;
  wire \mem_reg[68][21]_srl32_n_4 ;
  wire \mem_reg[68][21]_srl32_n_5 ;
  wire \mem_reg[68][22]_mux_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_5 ;
  wire \mem_reg[68][22]_srl32__1_n_4 ;
  wire \mem_reg[68][22]_srl32_n_4 ;
  wire \mem_reg[68][22]_srl32_n_5 ;
  wire \mem_reg[68][23]_mux_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_5 ;
  wire \mem_reg[68][23]_srl32__1_n_4 ;
  wire \mem_reg[68][23]_srl32_n_4 ;
  wire \mem_reg[68][23]_srl32_n_5 ;
  wire \mem_reg[68][24]_mux_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_5 ;
  wire \mem_reg[68][24]_srl32__1_n_4 ;
  wire \mem_reg[68][24]_srl32_n_4 ;
  wire \mem_reg[68][24]_srl32_n_5 ;
  wire \mem_reg[68][25]_mux_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_5 ;
  wire \mem_reg[68][25]_srl32__1_n_4 ;
  wire \mem_reg[68][25]_srl32_n_4 ;
  wire \mem_reg[68][25]_srl32_n_5 ;
  wire \mem_reg[68][26]_mux_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_5 ;
  wire \mem_reg[68][26]_srl32__1_n_4 ;
  wire \mem_reg[68][26]_srl32_n_4 ;
  wire \mem_reg[68][26]_srl32_n_5 ;
  wire \mem_reg[68][27]_mux_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_5 ;
  wire \mem_reg[68][27]_srl32__1_n_4 ;
  wire \mem_reg[68][27]_srl32_n_4 ;
  wire \mem_reg[68][27]_srl32_n_5 ;
  wire \mem_reg[68][28]_mux_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_5 ;
  wire \mem_reg[68][28]_srl32__1_n_4 ;
  wire \mem_reg[68][28]_srl32_n_4 ;
  wire \mem_reg[68][28]_srl32_n_5 ;
  wire \mem_reg[68][29]_mux_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_5 ;
  wire \mem_reg[68][29]_srl32__1_n_4 ;
  wire \mem_reg[68][29]_srl32_n_4 ;
  wire \mem_reg[68][29]_srl32_n_5 ;
  wire \mem_reg[68][2]_mux_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_5 ;
  wire \mem_reg[68][2]_srl32__1_n_4 ;
  wire \mem_reg[68][2]_srl32_n_4 ;
  wire \mem_reg[68][2]_srl32_n_5 ;
  wire \mem_reg[68][3]_mux_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_5 ;
  wire \mem_reg[68][3]_srl32__1_n_4 ;
  wire \mem_reg[68][3]_srl32_n_4 ;
  wire \mem_reg[68][3]_srl32_n_5 ;
  wire \mem_reg[68][43]_mux_n_4 ;
  wire [30:0]\mem_reg[68][43]_srl32__0_0 ;
  wire \mem_reg[68][43]_srl32__0_n_4 ;
  wire \mem_reg[68][43]_srl32__0_n_5 ;
  wire \mem_reg[68][43]_srl32__1_n_4 ;
  wire \mem_reg[68][43]_srl32_n_4 ;
  wire \mem_reg[68][43]_srl32_n_5 ;
  wire \mem_reg[68][4]_mux_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_5 ;
  wire \mem_reg[68][4]_srl32__1_n_4 ;
  wire \mem_reg[68][4]_srl32_n_4 ;
  wire \mem_reg[68][4]_srl32_n_5 ;
  wire \mem_reg[68][5]_mux_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_5 ;
  wire \mem_reg[68][5]_srl32__1_n_4 ;
  wire \mem_reg[68][5]_srl32_n_4 ;
  wire \mem_reg[68][5]_srl32_n_5 ;
  wire \mem_reg[68][6]_mux_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_5 ;
  wire \mem_reg[68][6]_srl32__1_n_4 ;
  wire \mem_reg[68][6]_srl32_n_4 ;
  wire \mem_reg[68][6]_srl32_n_5 ;
  wire \mem_reg[68][7]_mux_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_5 ;
  wire \mem_reg[68][7]_srl32__1_n_4 ;
  wire \mem_reg[68][7]_srl32_n_4 ;
  wire \mem_reg[68][7]_srl32_n_5 ;
  wire \mem_reg[68][8]_mux_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_5 ;
  wire \mem_reg[68][8]_srl32__1_n_4 ;
  wire \mem_reg[68][8]_srl32_n_4 ;
  wire \mem_reg[68][8]_srl32_n_5 ;
  wire \mem_reg[68][9]_mux_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_5 ;
  wire \mem_reg[68][9]_srl32__1_n_4 ;
  wire \mem_reg[68][9]_srl32_n_4 ;
  wire \mem_reg[68][9]_srl32_n_5 ;
  wire pop0;
  wire \pout[0]_i_1__0_n_4 ;
  wire \pout[6]_i_1__0_n_4 ;
  wire \pout[6]_i_2__0_n_4 ;
  wire \pout[6]_i_4_n_4 ;
  wire [6:5]pout_reg;
  wire \pout_reg[0]_0 ;
  wire [3:0]\pout_reg[3]_0 ;
  wire [1:0]\pout_reg[4]_0 ;
  wire [1:0]\pout_reg[5]_0 ;
  wire push;
  wire \q[0]_i_1__0_n_4 ;
  wire \q[10]_i_1_n_4 ;
  wire \q[11]_i_1_n_4 ;
  wire \q[12]_i_1_n_4 ;
  wire \q[13]_i_1_n_4 ;
  wire \q[14]_i_1_n_4 ;
  wire \q[15]_i_1_n_4 ;
  wire \q[16]_i_1_n_4 ;
  wire \q[17]_i_1_n_4 ;
  wire \q[18]_i_1_n_4 ;
  wire \q[19]_i_1_n_4 ;
  wire \q[1]_i_1__0_n_4 ;
  wire \q[20]_i_1_n_4 ;
  wire \q[21]_i_1_n_4 ;
  wire \q[22]_i_1_n_4 ;
  wire \q[23]_i_1_n_4 ;
  wire \q[24]_i_1_n_4 ;
  wire \q[25]_i_1_n_4 ;
  wire \q[26]_i_1_n_4 ;
  wire \q[27]_i_1_n_4 ;
  wire \q[28]_i_1_n_4 ;
  wire \q[29]_i_1_n_4 ;
  wire \q[2]_i_1__0_n_4 ;
  wire \q[3]_i_1__0_n_4 ;
  wire \q[43]_i_1_n_4 ;
  wire \q[4]_i_1_n_4 ;
  wire \q[5]_i_1_n_4 ;
  wire \q[6]_i_1_n_4 ;
  wire \q[7]_i_1_n_4 ;
  wire \q[8]_i_1_n_4 ;
  wire \q[9]_i_1_n_4 ;
  wire \q_reg[0]_0 ;
  wire [29:0]\q_reg[29]_0 ;
  wire rs2f_wreq_ack;
  wire \sect_cnt_reg[0] ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h0000AACA)) 
    \align_len[12]_i_1 
       (.I0(\align_len_reg[12]_0 ),
        .I1(fifo_wreq_data),
        .I2(fifo_wreq_valid),
        .I3(\align_len_reg[12]_1 ),
        .I4(ap_rst_n_inv),
        .O(\align_len_reg[12] ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \align_len[30]_i_1 
       (.I0(\align_len_reg[30]_0 ),
        .I1(fifo_wreq_valid),
        .I2(\align_len_reg[12]_1 ),
        .I3(ap_rst_n_inv),
        .O(\align_len_reg[30] ));
  LUT5 #(
    .INIT(32'hFFD500C0)) 
    data_vld_i_1
       (.I0(data_vld_i_2_n_4),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(\pout[6]_i_2__0_n_4 ),
        .I4(data_vld_reg_n_4),
        .O(data_vld_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    data_vld_i_2
       (.I0(data_vld_reg_n_4),
        .I1(fifo_wreq_valid),
        .I2(\q_reg[0]_0 ),
        .I3(last_sect_buf),
        .I4(CO),
        .O(data_vld_i_2_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF777)) 
    empty_n_i_1__0
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_0 ),
        .I2(last_sect_buf),
        .I3(CO),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_4),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFB3F3F0F0)) 
    full_n_i_1__2
       (.I0(full_n_i_2__0_n_4),
        .I1(\pout_reg[0]_0 ),
        .I2(rs2f_wreq_ack),
        .I3(Q),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__0
       (.I0(\pout[6]_i_4_n_4 ),
        .I1(pout_reg[6]),
        .I2(\pout_reg[4]_0 [0]),
        .I3(DI[1]),
        .O(full_n_i_2__0_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_4),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_data),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[5]),
        .I2(last_sect_carry__0_0[3]),
        .I3(last_sect_carry__0[3]),
        .I4(last_sect_carry__0[4]),
        .I5(last_sect_carry__0_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[0]),
        .I3(last_sect_carry__0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(S[0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_4 ),
        .I1(\mem_reg[68][0]_srl32__0_n_4 ),
        .O(\mem_reg[68][0]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_4 ),
        .Q31(\mem_reg[68][0]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_5 ),
        .Q(\mem_reg[68][0]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_5 ),
        .Q(\mem_reg[68][0]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_4 ),
        .I1(\mem_reg[68][10]_srl32__0_n_4 ),
        .O(\mem_reg[68][10]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_4 ),
        .Q31(\mem_reg[68][10]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_5 ),
        .Q(\mem_reg[68][10]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_5 ),
        .Q(\mem_reg[68][10]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_4 ),
        .I1(\mem_reg[68][11]_srl32__0_n_4 ),
        .O(\mem_reg[68][11]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_4 ),
        .Q31(\mem_reg[68][11]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_5 ),
        .Q(\mem_reg[68][11]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_5 ),
        .Q(\mem_reg[68][11]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_4 ),
        .I1(\mem_reg[68][12]_srl32__0_n_4 ),
        .O(\mem_reg[68][12]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_4 ),
        .Q31(\mem_reg[68][12]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_5 ),
        .Q(\mem_reg[68][12]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_5 ),
        .Q(\mem_reg[68][12]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_4 ),
        .I1(\mem_reg[68][13]_srl32__0_n_4 ),
        .O(\mem_reg[68][13]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_4 ),
        .Q31(\mem_reg[68][13]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_5 ),
        .Q(\mem_reg[68][13]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_5 ),
        .Q(\mem_reg[68][13]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_4 ),
        .I1(\mem_reg[68][14]_srl32__0_n_4 ),
        .O(\mem_reg[68][14]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_4 ),
        .Q31(\mem_reg[68][14]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_5 ),
        .Q(\mem_reg[68][14]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_5 ),
        .Q(\mem_reg[68][14]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_4 ),
        .I1(\mem_reg[68][15]_srl32__0_n_4 ),
        .O(\mem_reg[68][15]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_4 ),
        .Q31(\mem_reg[68][15]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_5 ),
        .Q(\mem_reg[68][15]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_5 ),
        .Q(\mem_reg[68][15]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_4 ),
        .I1(\mem_reg[68][16]_srl32__0_n_4 ),
        .O(\mem_reg[68][16]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_4 ),
        .Q31(\mem_reg[68][16]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_5 ),
        .Q(\mem_reg[68][16]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_5 ),
        .Q(\mem_reg[68][16]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_4 ),
        .I1(\mem_reg[68][17]_srl32__0_n_4 ),
        .O(\mem_reg[68][17]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_4 ),
        .Q31(\mem_reg[68][17]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_5 ),
        .Q(\mem_reg[68][17]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_5 ),
        .Q(\mem_reg[68][17]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_4 ),
        .I1(\mem_reg[68][18]_srl32__0_n_4 ),
        .O(\mem_reg[68][18]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_4 ),
        .Q31(\mem_reg[68][18]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_5 ),
        .Q(\mem_reg[68][18]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_5 ),
        .Q(\mem_reg[68][18]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_4 ),
        .I1(\mem_reg[68][19]_srl32__0_n_4 ),
        .O(\mem_reg[68][19]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_4 ),
        .Q31(\mem_reg[68][19]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_5 ),
        .Q(\mem_reg[68][19]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_5 ),
        .Q(\mem_reg[68][19]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_4 ),
        .I1(\mem_reg[68][1]_srl32__0_n_4 ),
        .O(\mem_reg[68][1]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_4 ),
        .Q31(\mem_reg[68][1]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_5 ),
        .Q(\mem_reg[68][1]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_5 ),
        .Q(\mem_reg[68][1]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_4 ),
        .I1(\mem_reg[68][20]_srl32__0_n_4 ),
        .O(\mem_reg[68][20]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_4 ),
        .Q31(\mem_reg[68][20]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_5 ),
        .Q(\mem_reg[68][20]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_5 ),
        .Q(\mem_reg[68][20]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_4 ),
        .I1(\mem_reg[68][21]_srl32__0_n_4 ),
        .O(\mem_reg[68][21]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_4 ),
        .Q31(\mem_reg[68][21]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_5 ),
        .Q(\mem_reg[68][21]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_5 ),
        .Q(\mem_reg[68][21]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_4 ),
        .I1(\mem_reg[68][22]_srl32__0_n_4 ),
        .O(\mem_reg[68][22]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_4 ),
        .Q31(\mem_reg[68][22]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_5 ),
        .Q(\mem_reg[68][22]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_5 ),
        .Q(\mem_reg[68][22]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_4 ),
        .I1(\mem_reg[68][23]_srl32__0_n_4 ),
        .O(\mem_reg[68][23]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_4 ),
        .Q31(\mem_reg[68][23]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_5 ),
        .Q(\mem_reg[68][23]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_5 ),
        .Q(\mem_reg[68][23]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_4 ),
        .I1(\mem_reg[68][24]_srl32__0_n_4 ),
        .O(\mem_reg[68][24]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_4 ),
        .Q31(\mem_reg[68][24]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_5 ),
        .Q(\mem_reg[68][24]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_5 ),
        .Q(\mem_reg[68][24]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_4 ),
        .I1(\mem_reg[68][25]_srl32__0_n_4 ),
        .O(\mem_reg[68][25]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_4 ),
        .Q31(\mem_reg[68][25]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_5 ),
        .Q(\mem_reg[68][25]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_5 ),
        .Q(\mem_reg[68][25]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_4 ),
        .I1(\mem_reg[68][26]_srl32__0_n_4 ),
        .O(\mem_reg[68][26]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_4 ),
        .Q31(\mem_reg[68][26]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_5 ),
        .Q(\mem_reg[68][26]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_5 ),
        .Q(\mem_reg[68][26]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_4 ),
        .I1(\mem_reg[68][27]_srl32__0_n_4 ),
        .O(\mem_reg[68][27]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_4 ),
        .Q31(\mem_reg[68][27]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_5 ),
        .Q(\mem_reg[68][27]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_5 ),
        .Q(\mem_reg[68][27]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_4 ),
        .I1(\mem_reg[68][28]_srl32__0_n_4 ),
        .O(\mem_reg[68][28]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_4 ),
        .Q31(\mem_reg[68][28]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_5 ),
        .Q(\mem_reg[68][28]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_5 ),
        .Q(\mem_reg[68][28]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_4 ),
        .I1(\mem_reg[68][29]_srl32__0_n_4 ),
        .O(\mem_reg[68][29]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_4 ),
        .Q31(\mem_reg[68][29]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_5 ),
        .Q(\mem_reg[68][29]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_5 ),
        .Q(\mem_reg[68][29]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_4 ),
        .I1(\mem_reg[68][2]_srl32__0_n_4 ),
        .O(\mem_reg[68][2]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_4 ),
        .Q31(\mem_reg[68][2]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_5 ),
        .Q(\mem_reg[68][2]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_5 ),
        .Q(\mem_reg[68][2]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_4 ),
        .I1(\mem_reg[68][3]_srl32__0_n_4 ),
        .O(\mem_reg[68][3]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_4 ),
        .Q31(\mem_reg[68][3]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_5 ),
        .Q(\mem_reg[68][3]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_5 ),
        .Q(\mem_reg[68][3]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_4 ),
        .I1(\mem_reg[68][43]_srl32__0_n_4 ),
        .O(\mem_reg[68][43]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [30]),
        .Q(\mem_reg[68][43]_srl32_n_4 ),
        .Q31(\mem_reg[68][43]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_5 ),
        .Q(\mem_reg[68][43]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_5 ),
        .Q(\mem_reg[68][43]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_4 ),
        .I1(\mem_reg[68][4]_srl32__0_n_4 ),
        .O(\mem_reg[68][4]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_4 ),
        .Q31(\mem_reg[68][4]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_5 ),
        .Q(\mem_reg[68][4]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_5 ),
        .Q(\mem_reg[68][4]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_4 ),
        .I1(\mem_reg[68][5]_srl32__0_n_4 ),
        .O(\mem_reg[68][5]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_4 ),
        .Q31(\mem_reg[68][5]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_5 ),
        .Q(\mem_reg[68][5]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_5 ),
        .Q(\mem_reg[68][5]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_4 ),
        .I1(\mem_reg[68][6]_srl32__0_n_4 ),
        .O(\mem_reg[68][6]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_4 ),
        .Q31(\mem_reg[68][6]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_5 ),
        .Q(\mem_reg[68][6]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_5 ),
        .Q(\mem_reg[68][6]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_4 ),
        .I1(\mem_reg[68][7]_srl32__0_n_4 ),
        .O(\mem_reg[68][7]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_4 ),
        .Q31(\mem_reg[68][7]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_5 ),
        .Q(\mem_reg[68][7]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_5 ),
        .Q(\mem_reg[68][7]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_4 ),
        .I1(\mem_reg[68][8]_srl32__0_n_4 ),
        .O(\mem_reg[68][8]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_4 ),
        .Q31(\mem_reg[68][8]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_5 ),
        .Q(\mem_reg[68][8]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_5 ),
        .Q(\mem_reg[68][8]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_4 ),
        .I1(\mem_reg[68][9]_srl32__0_n_4 ),
        .O(\mem_reg[68][9]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_4 ),
        .Q31(\mem_reg[68][9]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_5 ),
        .Q(\mem_reg[68][9]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({\pout_reg[4]_0 [1],DI[3:1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_5 ),
        .Q(\mem_reg[68][9]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_1
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_2
       (.I0(\pout_reg[4]_0 [1]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    p_0_out__15_carry_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_0 ),
        .I2(last_sect_buf),
        .I3(CO),
        .I4(push),
        .I5(data_vld_reg_n_4),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(DI[3]),
        .I1(\pout_reg[4]_0 [1]),
        .O(\pout_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(\pout_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(\pout_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_5
       (.I0(DI[1]),
        .I1(DI[0]),
        .O(\pout_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8800F000)) 
    \pout[6]_i_1__0 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .I2(\pout[6]_i_2__0_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[6]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7777777077777777)) 
    \pout[6]_i_2__0 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .I2(DI[1]),
        .I3(\pout_reg[4]_0 [0]),
        .I4(pout_reg[6]),
        .I5(\pout[6]_i_4_n_4 ),
        .O(\pout[6]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[6]_i_4 
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(pout_reg[5]),
        .I3(\pout_reg[4]_0 [1]),
        .O(\pout[6]_i_4_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(\pout[0]_i_1__0_n_4 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[3]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_4 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__0 
       (.I0(\mem_reg[68][0]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_4 ),
        .O(\q[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1 
       (.I0(\mem_reg[68][10]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_4 ),
        .O(\q[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1 
       (.I0(\mem_reg[68][11]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_4 ),
        .O(\q[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1 
       (.I0(\mem_reg[68][12]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_4 ),
        .O(\q[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1 
       (.I0(\mem_reg[68][13]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_4 ),
        .O(\q[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1 
       (.I0(\mem_reg[68][14]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_4 ),
        .O(\q[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1 
       (.I0(\mem_reg[68][15]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_4 ),
        .O(\q[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1 
       (.I0(\mem_reg[68][16]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_4 ),
        .O(\q[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1 
       (.I0(\mem_reg[68][17]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_4 ),
        .O(\q[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1 
       (.I0(\mem_reg[68][18]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_4 ),
        .O(\q[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1 
       (.I0(\mem_reg[68][19]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_4 ),
        .O(\q[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__0 
       (.I0(\mem_reg[68][1]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_4 ),
        .O(\q[1]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1 
       (.I0(\mem_reg[68][20]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_4 ),
        .O(\q[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1 
       (.I0(\mem_reg[68][21]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_4 ),
        .O(\q[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1 
       (.I0(\mem_reg[68][22]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_4 ),
        .O(\q[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1 
       (.I0(\mem_reg[68][23]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_4 ),
        .O(\q[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1 
       (.I0(\mem_reg[68][24]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_4 ),
        .O(\q[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1 
       (.I0(\mem_reg[68][25]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_4 ),
        .O(\q[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1 
       (.I0(\mem_reg[68][26]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_4 ),
        .O(\q[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1 
       (.I0(\mem_reg[68][27]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_4 ),
        .O(\q[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1 
       (.I0(\mem_reg[68][28]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_4 ),
        .O(\q[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1 
       (.I0(\mem_reg[68][29]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_4 ),
        .O(\q[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__0 
       (.I0(\mem_reg[68][2]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_4 ),
        .O(\q[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__0 
       (.I0(\mem_reg[68][3]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_4 ),
        .O(\q[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1 
       (.I0(\mem_reg[68][43]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_4 ),
        .O(\q[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1 
       (.I0(\mem_reg[68][4]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_4 ),
        .O(\q[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1 
       (.I0(\mem_reg[68][5]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_4 ),
        .O(\q[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1 
       (.I0(\mem_reg[68][6]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_4 ),
        .O(\q[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1 
       (.I0(\mem_reg[68][7]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_4 ),
        .O(\q[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1 
       (.I0(\mem_reg[68][8]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_4 ),
        .O(\q[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1 
       (.I0(\mem_reg[68][9]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_4 ),
        .O(\q[9]_i_1_n_4 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[10]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[11]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[12]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[13]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[14]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[15]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[16]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[17]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[18]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[19]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[20]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[21]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[22]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[23]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[24]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[25]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[26]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[27]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[28]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[29]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[43]_i_1_n_4 ),
        .Q(fifo_wreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[4]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[5]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[6]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[7]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[8]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[9]_i_1_n_4 ),
        .Q(\q_reg[29]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFF0E)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[0] ),
        .I2(\q_reg[0]_0 ),
        .I3(last_sect_buf),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \start_addr[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_0 ),
        .I2(last_sect_buf),
        .I3(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized0_130
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    empty_n_reg_0,
    \sect_len_buf_reg[7] ,
    \pout_reg[4]_0 ,
    DI,
    S,
    D,
    invalid_len_event0,
    \pout_reg[3]_0 ,
    \pout_reg[5]_0 ,
    empty_n_reg_1,
    \q_reg[29]_0 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    Q,
    \start_addr_reg[2] ,
    CO,
    \start_addr_reg[2]_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[19] ,
    \mem_reg[68][43]_srl32__0_0 ,
    \pout_reg[6]_0 );
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output [0:0]empty_n_reg_0;
  output \sect_len_buf_reg[7] ;
  output [4:0]\pout_reg[4]_0 ;
  output [0:0]DI;
  output [2:0]S;
  output [0:0]D;
  output invalid_len_event0;
  output [3:0]\pout_reg[3]_0 ;
  output [1:0]\pout_reg[5]_0 ;
  output [0:0]empty_n_reg_1;
  output [29:0]\q_reg[29]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input [0:0]Q;
  input \start_addr_reg[2] ;
  input [0:0]CO;
  input \start_addr_reg[2]_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[19] ;
  input [30:0]\mem_reg[68][43]_srl32__0_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_4 ;
  wire data_vld_i_1__2_n_4;
  wire data_vld_i_2__0_n_4;
  wire data_vld_reg_n_4;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [43:43]fifo_rreq_data;
  wire full_n_i_1__5_n_4;
  wire full_n_i_2__2_n_4;
  wire full_n_i_3__0_n_4;
  wire invalid_len_event0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[68][0]_mux_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_5 ;
  wire \mem_reg[68][0]_srl32__1_n_4 ;
  wire \mem_reg[68][0]_srl32_n_4 ;
  wire \mem_reg[68][0]_srl32_n_5 ;
  wire \mem_reg[68][10]_mux_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_5 ;
  wire \mem_reg[68][10]_srl32__1_n_4 ;
  wire \mem_reg[68][10]_srl32_n_4 ;
  wire \mem_reg[68][10]_srl32_n_5 ;
  wire \mem_reg[68][11]_mux_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_5 ;
  wire \mem_reg[68][11]_srl32__1_n_4 ;
  wire \mem_reg[68][11]_srl32_n_4 ;
  wire \mem_reg[68][11]_srl32_n_5 ;
  wire \mem_reg[68][12]_mux_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_5 ;
  wire \mem_reg[68][12]_srl32__1_n_4 ;
  wire \mem_reg[68][12]_srl32_n_4 ;
  wire \mem_reg[68][12]_srl32_n_5 ;
  wire \mem_reg[68][13]_mux_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_5 ;
  wire \mem_reg[68][13]_srl32__1_n_4 ;
  wire \mem_reg[68][13]_srl32_n_4 ;
  wire \mem_reg[68][13]_srl32_n_5 ;
  wire \mem_reg[68][14]_mux_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_5 ;
  wire \mem_reg[68][14]_srl32__1_n_4 ;
  wire \mem_reg[68][14]_srl32_n_4 ;
  wire \mem_reg[68][14]_srl32_n_5 ;
  wire \mem_reg[68][15]_mux_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_5 ;
  wire \mem_reg[68][15]_srl32__1_n_4 ;
  wire \mem_reg[68][15]_srl32_n_4 ;
  wire \mem_reg[68][15]_srl32_n_5 ;
  wire \mem_reg[68][16]_mux_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_5 ;
  wire \mem_reg[68][16]_srl32__1_n_4 ;
  wire \mem_reg[68][16]_srl32_n_4 ;
  wire \mem_reg[68][16]_srl32_n_5 ;
  wire \mem_reg[68][17]_mux_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_5 ;
  wire \mem_reg[68][17]_srl32__1_n_4 ;
  wire \mem_reg[68][17]_srl32_n_4 ;
  wire \mem_reg[68][17]_srl32_n_5 ;
  wire \mem_reg[68][18]_mux_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_5 ;
  wire \mem_reg[68][18]_srl32__1_n_4 ;
  wire \mem_reg[68][18]_srl32_n_4 ;
  wire \mem_reg[68][18]_srl32_n_5 ;
  wire \mem_reg[68][19]_mux_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_5 ;
  wire \mem_reg[68][19]_srl32__1_n_4 ;
  wire \mem_reg[68][19]_srl32_n_4 ;
  wire \mem_reg[68][19]_srl32_n_5 ;
  wire \mem_reg[68][1]_mux_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_5 ;
  wire \mem_reg[68][1]_srl32__1_n_4 ;
  wire \mem_reg[68][1]_srl32_n_4 ;
  wire \mem_reg[68][1]_srl32_n_5 ;
  wire \mem_reg[68][20]_mux_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_5 ;
  wire \mem_reg[68][20]_srl32__1_n_4 ;
  wire \mem_reg[68][20]_srl32_n_4 ;
  wire \mem_reg[68][20]_srl32_n_5 ;
  wire \mem_reg[68][21]_mux_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_5 ;
  wire \mem_reg[68][21]_srl32__1_n_4 ;
  wire \mem_reg[68][21]_srl32_n_4 ;
  wire \mem_reg[68][21]_srl32_n_5 ;
  wire \mem_reg[68][22]_mux_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_5 ;
  wire \mem_reg[68][22]_srl32__1_n_4 ;
  wire \mem_reg[68][22]_srl32_n_4 ;
  wire \mem_reg[68][22]_srl32_n_5 ;
  wire \mem_reg[68][23]_mux_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_5 ;
  wire \mem_reg[68][23]_srl32__1_n_4 ;
  wire \mem_reg[68][23]_srl32_n_4 ;
  wire \mem_reg[68][23]_srl32_n_5 ;
  wire \mem_reg[68][24]_mux_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_5 ;
  wire \mem_reg[68][24]_srl32__1_n_4 ;
  wire \mem_reg[68][24]_srl32_n_4 ;
  wire \mem_reg[68][24]_srl32_n_5 ;
  wire \mem_reg[68][25]_mux_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_5 ;
  wire \mem_reg[68][25]_srl32__1_n_4 ;
  wire \mem_reg[68][25]_srl32_n_4 ;
  wire \mem_reg[68][25]_srl32_n_5 ;
  wire \mem_reg[68][26]_mux_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_5 ;
  wire \mem_reg[68][26]_srl32__1_n_4 ;
  wire \mem_reg[68][26]_srl32_n_4 ;
  wire \mem_reg[68][26]_srl32_n_5 ;
  wire \mem_reg[68][27]_mux_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_5 ;
  wire \mem_reg[68][27]_srl32__1_n_4 ;
  wire \mem_reg[68][27]_srl32_n_4 ;
  wire \mem_reg[68][27]_srl32_n_5 ;
  wire \mem_reg[68][28]_mux_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_5 ;
  wire \mem_reg[68][28]_srl32__1_n_4 ;
  wire \mem_reg[68][28]_srl32_n_4 ;
  wire \mem_reg[68][28]_srl32_n_5 ;
  wire \mem_reg[68][29]_mux_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_5 ;
  wire \mem_reg[68][29]_srl32__1_n_4 ;
  wire \mem_reg[68][29]_srl32_n_4 ;
  wire \mem_reg[68][29]_srl32_n_5 ;
  wire \mem_reg[68][2]_mux_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_5 ;
  wire \mem_reg[68][2]_srl32__1_n_4 ;
  wire \mem_reg[68][2]_srl32_n_4 ;
  wire \mem_reg[68][2]_srl32_n_5 ;
  wire \mem_reg[68][3]_mux_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_5 ;
  wire \mem_reg[68][3]_srl32__1_n_4 ;
  wire \mem_reg[68][3]_srl32_n_4 ;
  wire \mem_reg[68][3]_srl32_n_5 ;
  wire \mem_reg[68][43]_mux_n_4 ;
  wire [30:0]\mem_reg[68][43]_srl32__0_0 ;
  wire \mem_reg[68][43]_srl32__0_n_4 ;
  wire \mem_reg[68][43]_srl32__0_n_5 ;
  wire \mem_reg[68][43]_srl32__1_n_4 ;
  wire \mem_reg[68][43]_srl32_n_4 ;
  wire \mem_reg[68][43]_srl32_n_5 ;
  wire \mem_reg[68][4]_mux_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_5 ;
  wire \mem_reg[68][4]_srl32__1_n_4 ;
  wire \mem_reg[68][4]_srl32_n_4 ;
  wire \mem_reg[68][4]_srl32_n_5 ;
  wire \mem_reg[68][5]_mux_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_5 ;
  wire \mem_reg[68][5]_srl32__1_n_4 ;
  wire \mem_reg[68][5]_srl32_n_4 ;
  wire \mem_reg[68][5]_srl32_n_5 ;
  wire \mem_reg[68][6]_mux_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_5 ;
  wire \mem_reg[68][6]_srl32__1_n_4 ;
  wire \mem_reg[68][6]_srl32_n_4 ;
  wire \mem_reg[68][6]_srl32_n_5 ;
  wire \mem_reg[68][7]_mux_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_5 ;
  wire \mem_reg[68][7]_srl32__1_n_4 ;
  wire \mem_reg[68][7]_srl32_n_4 ;
  wire \mem_reg[68][7]_srl32_n_5 ;
  wire \mem_reg[68][8]_mux_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_5 ;
  wire \mem_reg[68][8]_srl32__1_n_4 ;
  wire \mem_reg[68][8]_srl32_n_4 ;
  wire \mem_reg[68][8]_srl32_n_5 ;
  wire \mem_reg[68][9]_mux_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_5 ;
  wire \mem_reg[68][9]_srl32__1_n_4 ;
  wire \mem_reg[68][9]_srl32_n_4 ;
  wire \mem_reg[68][9]_srl32_n_5 ;
  wire \pout[0]_i_1__3_n_4 ;
  wire \pout[6]_i_1__2_n_4 ;
  wire \pout[6]_i_2__2_n_4 ;
  wire \pout[6]_i_3_n_4 ;
  wire \pout[6]_i_4__0_n_4 ;
  wire [6:5]pout_reg;
  wire [3:0]\pout_reg[3]_0 ;
  wire [4:0]\pout_reg[4]_0 ;
  wire [1:0]\pout_reg[5]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire \q[0]_i_1__1_n_4 ;
  wire \q[10]_i_1__0_n_4 ;
  wire \q[11]_i_1__0_n_4 ;
  wire \q[12]_i_1__0_n_4 ;
  wire \q[13]_i_1__0_n_4 ;
  wire \q[14]_i_1__0_n_4 ;
  wire \q[15]_i_1__0_n_4 ;
  wire \q[16]_i_1__0_n_4 ;
  wire \q[17]_i_1__0_n_4 ;
  wire \q[18]_i_1__0_n_4 ;
  wire \q[19]_i_1__0_n_4 ;
  wire \q[1]_i_1__1_n_4 ;
  wire \q[20]_i_1__0_n_4 ;
  wire \q[21]_i_1__0_n_4 ;
  wire \q[22]_i_1__0_n_4 ;
  wire \q[23]_i_1__0_n_4 ;
  wire \q[24]_i_1__0_n_4 ;
  wire \q[25]_i_1__0_n_4 ;
  wire \q[26]_i_1__0_n_4 ;
  wire \q[27]_i_1__0_n_4 ;
  wire \q[28]_i_1__0_n_4 ;
  wire \q[29]_i_1__0_n_4 ;
  wire \q[2]_i_1__1_n_4 ;
  wire \q[3]_i_1__1_n_4 ;
  wire \q[43]_i_1__0_n_4 ;
  wire \q[4]_i_1__0_n_4 ;
  wire \q[5]_i_1__0_n_4 ;
  wire \q[6]_i_1__0_n_4 ;
  wire \q[7]_i_1__0_n_4 ;
  wire \q[8]_i_1__0_n_4 ;
  wire \q[9]_i_1__0_n_4 ;
  wire [29:0]\q_reg[29]_0 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[7] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[2]_0 ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[30]_i_1__0 
       (.I0(readRequestFIFONotEmpty),
        .I1(\start_addr_reg[2]_0 ),
        .I2(CO),
        .I3(\start_addr_reg[2] ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[30]_i_2__0 
       (.I0(fifo_rreq_data),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hF777A000)) 
    data_vld_i_1__2
       (.I0(\pout[6]_i_2__2_n_4 ),
        .I1(data_vld_i_2__0_n_4),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .I4(data_vld_reg_n_4),
        .O(data_vld_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    data_vld_i_2__0
       (.I0(data_vld_reg_n_4),
        .I1(\start_addr_reg[2] ),
        .I2(CO),
        .I3(\start_addr_reg[2]_0 ),
        .I4(readRequestFIFONotEmpty),
        .O(data_vld_i_2__0_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_4),
        .Q(readRequestFIFONotEmpty),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFB3F3F0F0)) 
    full_n_i_1__5
       (.I0(full_n_i_2__2_n_4),
        .I1(\pout[6]_i_3_n_4 ),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__5_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    full_n_i_2__2
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [0]),
        .I2(pout_reg[5]),
        .I3(\pout_reg[4]_0 [2]),
        .I4(pout_reg[6]),
        .I5(full_n_i_3__0_n_4),
        .O(full_n_i_2__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__0
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .O(full_n_i_3__0_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(readRequestFIFONotEmpty),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[7]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[5]),
        .I2(last_sect_carry__0[3]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0[4]),
        .I5(last_sect_carry__0_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0[0]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(S[0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_4 ),
        .I1(\mem_reg[68][0]_srl32__0_n_4 ),
        .O(\mem_reg[68][0]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_4 ),
        .Q31(\mem_reg[68][0]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_5 ),
        .Q(\mem_reg[68][0]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_5 ),
        .Q(\mem_reg[68][0]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_4 ),
        .I1(\mem_reg[68][10]_srl32__0_n_4 ),
        .O(\mem_reg[68][10]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_4 ),
        .Q31(\mem_reg[68][10]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_5 ),
        .Q(\mem_reg[68][10]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_5 ),
        .Q(\mem_reg[68][10]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_4 ),
        .I1(\mem_reg[68][11]_srl32__0_n_4 ),
        .O(\mem_reg[68][11]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_4 ),
        .Q31(\mem_reg[68][11]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_5 ),
        .Q(\mem_reg[68][11]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_5 ),
        .Q(\mem_reg[68][11]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_4 ),
        .I1(\mem_reg[68][12]_srl32__0_n_4 ),
        .O(\mem_reg[68][12]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_4 ),
        .Q31(\mem_reg[68][12]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_5 ),
        .Q(\mem_reg[68][12]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_5 ),
        .Q(\mem_reg[68][12]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_4 ),
        .I1(\mem_reg[68][13]_srl32__0_n_4 ),
        .O(\mem_reg[68][13]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_4 ),
        .Q31(\mem_reg[68][13]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_5 ),
        .Q(\mem_reg[68][13]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_5 ),
        .Q(\mem_reg[68][13]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_4 ),
        .I1(\mem_reg[68][14]_srl32__0_n_4 ),
        .O(\mem_reg[68][14]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_4 ),
        .Q31(\mem_reg[68][14]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_5 ),
        .Q(\mem_reg[68][14]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_5 ),
        .Q(\mem_reg[68][14]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_4 ),
        .I1(\mem_reg[68][15]_srl32__0_n_4 ),
        .O(\mem_reg[68][15]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_4 ),
        .Q31(\mem_reg[68][15]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_5 ),
        .Q(\mem_reg[68][15]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_5 ),
        .Q(\mem_reg[68][15]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_4 ),
        .I1(\mem_reg[68][16]_srl32__0_n_4 ),
        .O(\mem_reg[68][16]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_4 ),
        .Q31(\mem_reg[68][16]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_5 ),
        .Q(\mem_reg[68][16]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_5 ),
        .Q(\mem_reg[68][16]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_4 ),
        .I1(\mem_reg[68][17]_srl32__0_n_4 ),
        .O(\mem_reg[68][17]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_4 ),
        .Q31(\mem_reg[68][17]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_5 ),
        .Q(\mem_reg[68][17]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_5 ),
        .Q(\mem_reg[68][17]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_4 ),
        .I1(\mem_reg[68][18]_srl32__0_n_4 ),
        .O(\mem_reg[68][18]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_4 ),
        .Q31(\mem_reg[68][18]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_5 ),
        .Q(\mem_reg[68][18]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_5 ),
        .Q(\mem_reg[68][18]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_4 ),
        .I1(\mem_reg[68][19]_srl32__0_n_4 ),
        .O(\mem_reg[68][19]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_4 ),
        .Q31(\mem_reg[68][19]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_5 ),
        .Q(\mem_reg[68][19]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_5 ),
        .Q(\mem_reg[68][19]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_4 ),
        .I1(\mem_reg[68][1]_srl32__0_n_4 ),
        .O(\mem_reg[68][1]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_4 ),
        .Q31(\mem_reg[68][1]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_5 ),
        .Q(\mem_reg[68][1]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_5 ),
        .Q(\mem_reg[68][1]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_4 ),
        .I1(\mem_reg[68][20]_srl32__0_n_4 ),
        .O(\mem_reg[68][20]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_4 ),
        .Q31(\mem_reg[68][20]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_5 ),
        .Q(\mem_reg[68][20]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_5 ),
        .Q(\mem_reg[68][20]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_4 ),
        .I1(\mem_reg[68][21]_srl32__0_n_4 ),
        .O(\mem_reg[68][21]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_4 ),
        .Q31(\mem_reg[68][21]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_5 ),
        .Q(\mem_reg[68][21]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_5 ),
        .Q(\mem_reg[68][21]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_4 ),
        .I1(\mem_reg[68][22]_srl32__0_n_4 ),
        .O(\mem_reg[68][22]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_4 ),
        .Q31(\mem_reg[68][22]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_5 ),
        .Q(\mem_reg[68][22]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_5 ),
        .Q(\mem_reg[68][22]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_4 ),
        .I1(\mem_reg[68][23]_srl32__0_n_4 ),
        .O(\mem_reg[68][23]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_4 ),
        .Q31(\mem_reg[68][23]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_5 ),
        .Q(\mem_reg[68][23]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_5 ),
        .Q(\mem_reg[68][23]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_4 ),
        .I1(\mem_reg[68][24]_srl32__0_n_4 ),
        .O(\mem_reg[68][24]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_4 ),
        .Q31(\mem_reg[68][24]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_5 ),
        .Q(\mem_reg[68][24]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_5 ),
        .Q(\mem_reg[68][24]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_4 ),
        .I1(\mem_reg[68][25]_srl32__0_n_4 ),
        .O(\mem_reg[68][25]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_4 ),
        .Q31(\mem_reg[68][25]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_5 ),
        .Q(\mem_reg[68][25]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_5 ),
        .Q(\mem_reg[68][25]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_4 ),
        .I1(\mem_reg[68][26]_srl32__0_n_4 ),
        .O(\mem_reg[68][26]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_4 ),
        .Q31(\mem_reg[68][26]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_5 ),
        .Q(\mem_reg[68][26]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_5 ),
        .Q(\mem_reg[68][26]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_4 ),
        .I1(\mem_reg[68][27]_srl32__0_n_4 ),
        .O(\mem_reg[68][27]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_4 ),
        .Q31(\mem_reg[68][27]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_5 ),
        .Q(\mem_reg[68][27]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_5 ),
        .Q(\mem_reg[68][27]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_4 ),
        .I1(\mem_reg[68][28]_srl32__0_n_4 ),
        .O(\mem_reg[68][28]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_4 ),
        .Q31(\mem_reg[68][28]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_5 ),
        .Q(\mem_reg[68][28]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_5 ),
        .Q(\mem_reg[68][28]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_4 ),
        .I1(\mem_reg[68][29]_srl32__0_n_4 ),
        .O(\mem_reg[68][29]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_4 ),
        .Q31(\mem_reg[68][29]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_5 ),
        .Q(\mem_reg[68][29]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_5 ),
        .Q(\mem_reg[68][29]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_4 ),
        .I1(\mem_reg[68][2]_srl32__0_n_4 ),
        .O(\mem_reg[68][2]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_4 ),
        .Q31(\mem_reg[68][2]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_5 ),
        .Q(\mem_reg[68][2]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_5 ),
        .Q(\mem_reg[68][2]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_4 ),
        .I1(\mem_reg[68][3]_srl32__0_n_4 ),
        .O(\mem_reg[68][3]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_4 ),
        .Q31(\mem_reg[68][3]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_5 ),
        .Q(\mem_reg[68][3]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_5 ),
        .Q(\mem_reg[68][3]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_4 ),
        .I1(\mem_reg[68][43]_srl32__0_n_4 ),
        .O(\mem_reg[68][43]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [30]),
        .Q(\mem_reg[68][43]_srl32_n_4 ),
        .Q31(\mem_reg[68][43]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_5 ),
        .Q(\mem_reg[68][43]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_5 ),
        .Q(\mem_reg[68][43]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_4 ),
        .I1(\mem_reg[68][4]_srl32__0_n_4 ),
        .O(\mem_reg[68][4]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_4 ),
        .Q31(\mem_reg[68][4]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_5 ),
        .Q(\mem_reg[68][4]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_5 ),
        .Q(\mem_reg[68][4]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_4 ),
        .I1(\mem_reg[68][5]_srl32__0_n_4 ),
        .O(\mem_reg[68][5]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_4 ),
        .Q31(\mem_reg[68][5]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_5 ),
        .Q(\mem_reg[68][5]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_5 ),
        .Q(\mem_reg[68][5]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_4 ),
        .I1(\mem_reg[68][6]_srl32__0_n_4 ),
        .O(\mem_reg[68][6]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_4 ),
        .Q31(\mem_reg[68][6]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_5 ),
        .Q(\mem_reg[68][6]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_5 ),
        .Q(\mem_reg[68][6]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_4 ),
        .I1(\mem_reg[68][7]_srl32__0_n_4 ),
        .O(\mem_reg[68][7]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_4 ),
        .Q31(\mem_reg[68][7]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_5 ),
        .Q(\mem_reg[68][7]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_5 ),
        .Q(\mem_reg[68][7]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_4 ),
        .I1(\mem_reg[68][8]_srl32__0_n_4 ),
        .O(\mem_reg[68][8]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_4 ),
        .Q31(\mem_reg[68][8]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_5 ),
        .Q(\mem_reg[68][8]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_5 ),
        .Q(\mem_reg[68][8]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_4 ),
        .I1(\mem_reg[68][9]_srl32__0_n_4 ),
        .O(\mem_reg[68][9]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_4 ),
        .Q31(\mem_reg[68][9]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_5 ),
        .Q(\mem_reg[68][9]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_5 ),
        .Q(\mem_reg[68][9]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(\pout_reg[4]_0 [4]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\pout_reg[4]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .O(\pout_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\pout_reg[4]_0 [2]),
        .I1(\pout_reg[4]_0 [3]),
        .O(\pout_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [2]),
        .O(\pout_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h95555555)) 
    p_0_out_carry_i_5
       (.I0(\pout_reg[4]_0 [1]),
        .I1(data_vld_reg_n_4),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .I4(\pout[6]_i_3_n_4 ),
        .O(\pout_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h88000F00)) 
    \pout[6]_i_1__2 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(\pout[6]_i_2__2_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\pout[6]_i_3_n_4 ),
        .O(\pout[6]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \pout[6]_i_2__2 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(\pout[6]_i_4__0_n_4 ),
        .I3(\pout_reg[4]_0 [1]),
        .I4(\pout_reg[4]_0 [0]),
        .I5(\pout_reg[4]_0 [2]),
        .O(\pout[6]_i_2__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[6]_i_3 
       (.I0(readRequestFIFONotEmpty),
        .I1(\start_addr_reg[2]_0 ),
        .I2(CO),
        .I3(\start_addr_reg[2] ),
        .O(\pout[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_4__0 
       (.I0(\pout_reg[4]_0 [4]),
        .I1(\pout_reg[4]_0 [3]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .O(\pout[6]_i_4__0_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout[0]_i_1__3_n_4 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(\pout_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(\pout_reg[4]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_4 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__1 
       (.I0(\mem_reg[68][0]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_4 ),
        .O(\q[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1__0 
       (.I0(\mem_reg[68][10]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_4 ),
        .O(\q[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1__0 
       (.I0(\mem_reg[68][11]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_4 ),
        .O(\q[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1__0 
       (.I0(\mem_reg[68][12]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_4 ),
        .O(\q[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1__0 
       (.I0(\mem_reg[68][13]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_4 ),
        .O(\q[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1__0 
       (.I0(\mem_reg[68][14]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_4 ),
        .O(\q[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1__0 
       (.I0(\mem_reg[68][15]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_4 ),
        .O(\q[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1__0 
       (.I0(\mem_reg[68][16]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_4 ),
        .O(\q[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1__0 
       (.I0(\mem_reg[68][17]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_4 ),
        .O(\q[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1__0 
       (.I0(\mem_reg[68][18]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_4 ),
        .O(\q[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1__0 
       (.I0(\mem_reg[68][19]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_4 ),
        .O(\q[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__1 
       (.I0(\mem_reg[68][1]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_4 ),
        .O(\q[1]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1__0 
       (.I0(\mem_reg[68][20]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_4 ),
        .O(\q[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1__0 
       (.I0(\mem_reg[68][21]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_4 ),
        .O(\q[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1__0 
       (.I0(\mem_reg[68][22]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_4 ),
        .O(\q[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1__0 
       (.I0(\mem_reg[68][23]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_4 ),
        .O(\q[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1__0 
       (.I0(\mem_reg[68][24]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_4 ),
        .O(\q[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1__0 
       (.I0(\mem_reg[68][25]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_4 ),
        .O(\q[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1__0 
       (.I0(\mem_reg[68][26]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_4 ),
        .O(\q[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1__0 
       (.I0(\mem_reg[68][27]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_4 ),
        .O(\q[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1__0 
       (.I0(\mem_reg[68][28]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_4 ),
        .O(\q[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1__0 
       (.I0(\mem_reg[68][29]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_4 ),
        .O(\q[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__1 
       (.I0(\mem_reg[68][2]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_4 ),
        .O(\q[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__1 
       (.I0(\mem_reg[68][3]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_4 ),
        .O(\q[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1__0 
       (.I0(\mem_reg[68][43]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_4 ),
        .O(\q[43]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1__0 
       (.I0(\mem_reg[68][4]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_4 ),
        .O(\q[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1__0 
       (.I0(\mem_reg[68][5]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_4 ),
        .O(\q[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1__0 
       (.I0(\mem_reg[68][6]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_4 ),
        .O(\q[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1__0 
       (.I0(\mem_reg[68][7]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_4 ),
        .O(\q[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1__0 
       (.I0(\mem_reg[68][8]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_4 ),
        .O(\q[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1__0 
       (.I0(\mem_reg[68][9]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_4 ),
        .O(\q[9]_i_1__0_n_4 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[0]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[10]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[11]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[12]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[13]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[14]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[15]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[16]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[17]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[18]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[19]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[1]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[20]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[21]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[22]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[23]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[24]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[25]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[26]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[27]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[28]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[29]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[2]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[3]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[43]_i_1__0_n_4 ),
        .Q(fifo_rreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[4]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[5]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[6]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[7]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[8]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[9]_i_1__0_n_4 ),
        .Q(\q_reg[29]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(readRequestFIFONotEmpty),
        .I1(\sect_cnt_reg[19] ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2] ),
        .O(empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    push,
    next_resp0,
    push_0,
    ap_clk,
    ap_rst_n_inv,
    fifo_burst_ready,
    full_n_reg_0,
    AWREADY_Dummy,
    AWVALID_Dummy,
    in,
    \could_multi_bursts.next_loop ,
    next_resp,
    m_axi_gmem0_BVALID,
    next_resp_reg,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    \q_reg[1]_2 );
  output fifo_resp_ready;
  output push;
  output next_resp0;
  output push_0;
  input ap_clk;
  input ap_rst_n_inv;
  input fifo_burst_ready;
  input full_n_reg_0;
  input AWREADY_Dummy;
  input AWVALID_Dummy;
  input [0:0]in;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input m_axi_gmem0_BVALID;
  input next_resp_reg;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input \q_reg[1]_2 ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__0_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__4_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_4;
  wire full_n_i_2__11_n_4;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_gmem0_BVALID;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1__1_n_4 ;
  wire \pout[1]_i_1__1_n_4 ;
  wire \pout[2]_i_1__2_n_4 ;
  wire \pout[3]_i_1_n_4 ;
  wire \pout[3]_i_2_n_4 ;
  wire \pout[3]_i_3_n_4 ;
  wire \pout[3]_i_4_n_4 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[1]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_4 ),
        .I2(data_vld_reg_n_4),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__0_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_4),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__4_n_4));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_4),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFB0)) 
    full_n_i_1__3
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_4),
        .I3(full_n_i_2__11_n_4),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__3_n_4));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    full_n_i_2__11
       (.I0(fifo_resp_ready),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .I4(\pout[3]_i_4_n_4 ),
        .I5(pout_reg[0]),
        .O(full_n_i_2__11_n_4));
  LUT5 #(
    .INIT(32'hE0000000)) 
    full_n_i_3
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_4),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .I2(\q_reg[1]_2 ),
        .O(aw2b_awdata));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \mem_reg[68][0]_srl32_i_1 
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .I4(AWVALID_Dummy),
        .I5(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem0_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__2 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_4),
        .I4(\pout[3]_i_3_n_4 ),
        .O(\pout[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_4 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_4),
        .O(\pout[3]_i_4_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[0]_i_1__1_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[1]_i_1__1_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[2]_i_1__2_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[3]_i_2_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1__2 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized1_129
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    E,
    full_n_reg_0,
    D,
    next_rreq,
    full_n_reg_1,
    SR,
    ap_rst_n_inv_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    full_n_reg_7,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \end_addr_buf_reg[5] ,
    \end_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \end_addr_buf_reg[8] ,
    \end_addr_buf_reg[9] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    full_n_reg_8,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    CO,
    rreq_handling_reg_0,
    readRequestFIFONotEmpty,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[11] ,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    beat_len_buf);
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [0:0]E;
  output full_n_reg_0;
  output [19:0]D;
  output next_rreq;
  output [0:0]full_n_reg_1;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output full_n_reg_7;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \end_addr_buf_reg[4] ;
  output \end_addr_buf_reg[5] ;
  output \end_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \end_addr_buf_reg[8] ;
  output \end_addr_buf_reg[9] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output full_n_reg_8;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input readRequestFIFONotEmpty;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [0:0]beat_len_buf;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [0:0]beat_len_buf;
  wire beat_valid;
  wire [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire data_vld_i_1__3_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__3_n_4;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[5] ;
  wire \end_addr_buf_reg[6] ;
  wire \end_addr_buf_reg[7] ;
  wire \end_addr_buf_reg[8] ;
  wire \end_addr_buf_reg[9] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__6_n_4;
  wire full_n_i_2__3_n_4;
  wire full_n_i_3__3_n_4;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire full_n_reg_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem0_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__4_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1__0_n_4 ;
  wire \pout[3]_i_1__0_n_4 ;
  wire \pout[3]_i_2__0_n_4 ;
  wire \pout[3]_i_3__0_n_4 ;
  wire \pout[3]_i_5_n_4 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;

  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(full_n_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_0),
        .O(full_n_reg_8));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__3
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(\pout[3]_i_3__0_n_4 ),
        .I2(full_n_i_2__3_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__3_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__1
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(readRequestFIFONotEmpty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__3
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1__3_n_4));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__3
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_0),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAEE)) 
    full_n_i_1__6
       (.I0(full_n_i_2__3_n_4),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_3__3_n_4),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_4 ),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__6_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_4),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__3_n_4));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3__3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__3_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__4 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_5_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_5_n_4 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_4 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_4),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(\pout[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_4 ),
        .O(\pout[3]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_4),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[0]_i_1__4_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[1]_i_1_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[2]_i_1__0_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[3]_i_2__0_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    readRequestFIFONotEmptyReg_i_1
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(rreq_handling_reg_1),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(rreq_handling_reg_1),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\sect_addr_buf_reg[11] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(full_n_reg_0),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(beat_len_buf),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    Q,
    DI,
    ap_ready,
    empty_n_reg_1,
    S,
    \pout_reg[5]_0 ,
    ap_clk,
    ap_rst_n_inv,
    push,
    data_vld_reg_0,
    D);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [4:0]Q;
  output [0:0]DI;
  output ap_ready;
  output [0:0]empty_n_reg_1;
  output [3:0]S;
  output [1:0]\pout_reg[5]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input [1:0]data_vld_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire data_vld_i_1__1_n_4;
  wire [1:0]data_vld_reg_0;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__2_n_4;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__4_n_4;
  wire full_n_i_2__1_n_4;
  wire full_n_i_5_n_4;
  wire full_n_reg_0;
  wire pop0;
  wire \pout[0]_i_1__2_n_4 ;
  wire \pout[6]_i_1__1_n_4 ;
  wire \pout[6]_i_2__1_n_4 ;
  wire [6:5]pout_reg;
  wire [1:0]\pout_reg[5]_0 ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[144]_i_1 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_0[1]),
        .I2(data_vld_reg_0[0]),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout[6]_i_2__1_n_4 ),
        .I2(data_vld_reg_n_4),
        .I3(empty_n_reg_0),
        .I4(data_vld_reg_0[1]),
        .O(data_vld_i_1__1_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_4),
        .I1(data_vld_reg_0[1]),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1__2_n_4));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8AAAAA)) 
    full_n_i_1__4
       (.I0(full_n_reg_0),
        .I1(full_n_i_2__1_n_4),
        .I2(push),
        .I3(pop0),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__4_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__1
       (.I0(Q[0]),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(full_n_i_5_n_4),
        .O(full_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_4
       (.I0(data_vld_reg_0[1]),
        .I1(empty_n_reg_0),
        .O(pop0));
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(full_n_i_5_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_3 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_0[1]),
        .O(ap_ready));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry__0_i_1
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry__0_i_2
       (.I0(Q[4]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__31_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55955555)) 
    p_0_out__31_carry_i_5
       (.I0(Q[1]),
        .I1(data_vld_reg_n_4),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_0[1]),
        .I4(push),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[6]_i_1__1 
       (.I0(push),
        .I1(data_vld_reg_0[1]),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_n_4),
        .I4(\pout[6]_i_2__1_n_4 ),
        .O(\pout[6]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pout[6]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(pout_reg[5]),
        .I4(pout_reg[6]),
        .I5(full_n_i_5_n_4),
        .O(\pout[6]_i_2__1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(\pout[0]_i_1__2_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_4 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized3
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    ap_rst_n_inv,
    \q_reg[2]_0 ,
    ap_clk,
    AWVALID_Dummy,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input ap_rst_n_inv;
  input \q_reg[2]_0 ;
  input ap_clk;
  input AWVALID_Dummy;
  input [33:0]in;

  wire AWVALID_Dummy;
  wire [33:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__4_n_4;
  wire data_vld_reg_n_4;
  wire full_n_i_1__7_n_4;
  wire full_n_i_2__6_n_4;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mem_reg[15][10]_srl16_n_4 ;
  wire \mem_reg[15][11]_srl16_n_4 ;
  wire \mem_reg[15][12]_srl16_n_4 ;
  wire \mem_reg[15][13]_srl16_n_4 ;
  wire \mem_reg[15][14]_srl16_n_4 ;
  wire \mem_reg[15][15]_srl16_n_4 ;
  wire \mem_reg[15][16]_srl16_n_4 ;
  wire \mem_reg[15][17]_srl16_n_4 ;
  wire \mem_reg[15][18]_srl16_n_4 ;
  wire \mem_reg[15][19]_srl16_n_4 ;
  wire \mem_reg[15][20]_srl16_n_4 ;
  wire \mem_reg[15][21]_srl16_n_4 ;
  wire \mem_reg[15][22]_srl16_n_4 ;
  wire \mem_reg[15][23]_srl16_n_4 ;
  wire \mem_reg[15][24]_srl16_n_4 ;
  wire \mem_reg[15][25]_srl16_n_4 ;
  wire \mem_reg[15][26]_srl16_n_4 ;
  wire \mem_reg[15][27]_srl16_n_4 ;
  wire \mem_reg[15][28]_srl16_n_4 ;
  wire \mem_reg[15][29]_srl16_n_4 ;
  wire \mem_reg[15][2]_srl16_n_4 ;
  wire \mem_reg[15][30]_srl16_n_4 ;
  wire \mem_reg[15][31]_srl16_n_4 ;
  wire \mem_reg[15][32]_srl16_n_4 ;
  wire \mem_reg[15][33]_srl16_n_4 ;
  wire \mem_reg[15][34]_srl16_n_4 ;
  wire \mem_reg[15][35]_srl16_n_4 ;
  wire \mem_reg[15][3]_srl16_n_4 ;
  wire \mem_reg[15][4]_srl16_n_4 ;
  wire \mem_reg[15][5]_srl16_n_4 ;
  wire \mem_reg[15][6]_srl16_n_4 ;
  wire \mem_reg[15][7]_srl16_n_4 ;
  wire \mem_reg[15][8]_srl16_n_4 ;
  wire \mem_reg[15][9]_srl16_n_4 ;
  wire \pout[0]_i_1__5_n_4 ;
  wire \pout[1]_i_1__2_n_4 ;
  wire \pout[2]_i_1__3_n_4 ;
  wire \pout[3]_i_1__1_n_4 ;
  wire \pout[3]_i_2__1_n_4 ;
  wire \pout[3]_i_3__1_n_4 ;
  wire \pout[3]_i_4__2_n_4 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[2]_0 ;
  wire req_fifo_valid;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    data_vld_i_1__4
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\pout[3]_i_3__1_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\q_reg[2]_0 ),
        .O(data_vld_i_1__4_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(data_vld_reg_n_4),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFECFCF0F0)) 
    full_n_i_1__7
       (.I0(full_n_i_2__6_n_4),
        .I1(\q_reg[2]_0 ),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__6
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(full_n_i_2__6_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[15][10]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[15][11]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[15][12]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[15][13]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[15][14]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[15][15]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[15][16]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[15][17]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[15][18]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[15][19]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[15][20]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[15][21]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[15][22]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[15][23]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[15][24]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[15][25]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[15][26]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[15][27]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[15][28]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[15][29]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[15][2]_srl16_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][2]_srl16_i_1 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy),
        .O(push));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[15][30]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[15][31]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[15][32]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[15][33]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[15][34]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[15][35]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[15][3]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[15][4]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[15][5]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[15][6]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[15][7]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[15][8]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[15][9]_srl16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__5 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1__2 
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\q_reg[2]_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hFF7F0080F0F80F07)) 
    \pout[2]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy),
        .I2(pout_reg[0]),
        .I3(\q_reg[2]_0 ),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h07008800)) 
    \pout[3]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\pout[3]_i_3__1_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\q_reg[2]_0 ),
        .O(\pout[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAA999A)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\q_reg[2]_0 ),
        .I3(\pout[3]_i_4__2_n_4 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[3]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \pout[3]_i_4__2 
       (.I0(data_vld_reg_n_4),
        .I1(AWVALID_Dummy),
        .I2(full_n_reg_0),
        .O(\pout[3]_i_4__2_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[0]_i_1__5_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[1]_i_1__2_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[2]_i_1__3_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[3]_i_2__1_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][10]_srl16_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][11]_srl16_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][12]_srl16_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][13]_srl16_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][14]_srl16_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][15]_srl16_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][16]_srl16_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][17]_srl16_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][18]_srl16_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][19]_srl16_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][20]_srl16_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][21]_srl16_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][22]_srl16_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][23]_srl16_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][24]_srl16_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][25]_srl16_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][26]_srl16_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][27]_srl16_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][28]_srl16_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][29]_srl16_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][2]_srl16_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][30]_srl16_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][31]_srl16_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][32]_srl16_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][33]_srl16_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][34]_srl16_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][35]_srl16_n_4 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][3]_srl16_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][4]_srl16_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][5]_srl16_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][6]_srl16_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][7]_srl16_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][8]_srl16_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][9]_srl16_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized4
   (full_n_reg_0,
    D,
    empty_n_reg_0,
    E,
    \last_cnt_reg[0] ,
    \q_reg[36]_0 ,
    m_axi_gmem0_WVALID,
    s_ready_t_reg,
    empty_n_reg_1,
    empty_n_reg_2,
    ap_rst_n_inv,
    ap_clk,
    Q,
    WVALID_Dummy,
    in,
    push,
    \q_reg[2]_0 ,
    flying_req_reg,
    m_axi_gmem0_WREADY,
    rs_req_ready,
    req_fifo_valid);
  output full_n_reg_0;
  output [1:0]D;
  output empty_n_reg_0;
  output [0:0]E;
  output \last_cnt_reg[0] ;
  output [36:0]\q_reg[36]_0 ;
  output m_axi_gmem0_WVALID;
  output s_ready_t_reg;
  output empty_n_reg_1;
  output [0:0]empty_n_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input WVALID_Dummy;
  input [36:0]in;
  input push;
  input \q_reg[2]_0 ;
  input flying_req_reg;
  input m_axi_gmem0_WREADY;
  input rs_req_ready;
  input req_fifo_valid;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__5_n_4;
  wire data_vld_i_2__1_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [0:0]empty_n_reg_2;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__8_n_4;
  wire full_n_i_2__7_n_4;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire m_axi_gmem0_WVALID_INST_0_i_1_n_4;
  wire \mem_reg[15][0]_srl16_n_4 ;
  wire \mem_reg[15][10]_srl16_n_4 ;
  wire \mem_reg[15][11]_srl16_n_4 ;
  wire \mem_reg[15][12]_srl16_n_4 ;
  wire \mem_reg[15][13]_srl16_n_4 ;
  wire \mem_reg[15][14]_srl16_n_4 ;
  wire \mem_reg[15][15]_srl16_n_4 ;
  wire \mem_reg[15][16]_srl16_n_4 ;
  wire \mem_reg[15][17]_srl16_n_4 ;
  wire \mem_reg[15][18]_srl16_n_4 ;
  wire \mem_reg[15][19]_srl16_n_4 ;
  wire \mem_reg[15][1]_srl16_n_4 ;
  wire \mem_reg[15][20]_srl16_n_4 ;
  wire \mem_reg[15][21]_srl16_n_4 ;
  wire \mem_reg[15][22]_srl16_n_4 ;
  wire \mem_reg[15][23]_srl16_n_4 ;
  wire \mem_reg[15][24]_srl16_n_4 ;
  wire \mem_reg[15][25]_srl16_n_4 ;
  wire \mem_reg[15][26]_srl16_n_4 ;
  wire \mem_reg[15][27]_srl16_n_4 ;
  wire \mem_reg[15][28]_srl16_n_4 ;
  wire \mem_reg[15][29]_srl16_n_4 ;
  wire \mem_reg[15][2]_srl16_n_4 ;
  wire \mem_reg[15][30]_srl16_n_4 ;
  wire \mem_reg[15][31]_srl16_n_4 ;
  wire \mem_reg[15][32]_srl16_n_4 ;
  wire \mem_reg[15][33]_srl16_n_4 ;
  wire \mem_reg[15][34]_srl16_n_4 ;
  wire \mem_reg[15][35]_srl16_n_4 ;
  wire \mem_reg[15][36]_srl16_n_4 ;
  wire \mem_reg[15][3]_srl16_n_4 ;
  wire \mem_reg[15][4]_srl16_n_4 ;
  wire \mem_reg[15][5]_srl16_n_4 ;
  wire \mem_reg[15][6]_srl16_n_4 ;
  wire \mem_reg[15][7]_srl16_n_4 ;
  wire \mem_reg[15][8]_srl16_n_4 ;
  wire \mem_reg[15][9]_srl16_n_4 ;
  wire pop0;
  wire \pout[0]_i_1__6_n_4 ;
  wire \pout[1]_i_1__0_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout[3]_i_1__2_n_4 ;
  wire \pout[3]_i_2__2_n_4 ;
  wire \pout[3]_i_3__2_n_4 ;
  wire \pout[3]_i_4__1_n_4 ;
  wire \pout[3]_i_5__0_n_4 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[2]_0 ;
  wire [36:0]\q_reg[36]_0 ;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;

  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[35]_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(empty_n_reg_2));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    data_vld_i_1__5
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy),
        .I2(\pout[3]_i_3__2_n_4 ),
        .I3(data_vld_i_2__1_n_4),
        .I4(data_vld_reg_n_4),
        .O(data_vld_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    data_vld_i_2__1
       (.I0(data_vld_reg_n_4),
        .I1(m_axi_gmem0_WREADY),
        .I2(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .I3(fifo_valid),
        .O(data_vld_i_2__1_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_4),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    flying_req_i_1
       (.I0(\last_cnt_reg[0] ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(empty_n_reg_0),
        .I4(flying_req_reg),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF33FF00)) 
    full_n_i_1__8
       (.I0(full_n_i_2__7_n_4),
        .I1(\pout[3]_i_4__1_n_4 ),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__7
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(full_n_i_2__7_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(in[36]),
        .I4(empty_n_reg_0),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \last_cnt[2]_i_1 
       (.I0(empty_n_reg_0),
        .I1(in[36]),
        .I2(push),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(empty_n_reg_0),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(in[36]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \last_cnt[4]_i_3 
       (.I0(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .I1(fifo_valid),
        .I2(\q_reg[36]_0 [36]),
        .I3(m_axi_gmem0_WREADY),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem0_WVALID_INST_0
       (.I0(fifo_valid),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .O(m_axi_gmem0_WVALID));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    m_axi_gmem0_WVALID_INST_0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg),
        .O(m_axi_gmem0_WVALID_INST_0_i_1_n_4));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][0]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[15][0]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[15][10]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[15][11]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[15][12]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[15][13]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[15][14]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[15][15]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[15][16]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[15][17]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[15][18]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[15][19]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][1]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[15][1]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[15][20]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[15][21]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[15][22]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[15][23]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[15][24]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[15][25]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[15][26]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[15][27]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[15][28]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[15][29]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[15][2]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[15][30]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[15][31]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[15][32]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[15][33]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[15][34]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[15][35]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[15][36]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[15][3]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[15][4]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[15][5]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[15][6]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[15][7]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[15][8]_srl16_n_4 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[15][9]_srl16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__6 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5__0_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\pout[3]_i_5__0_n_4 ),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .O(\pout[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h88000700)) 
    \pout[3]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy),
        .I2(\pout[3]_i_3__2_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\pout[3]_i_4__1_n_4 ),
        .O(\pout[3]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5__0_n_4 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pout[3]_i_4__1 
       (.I0(fifo_valid),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .I2(m_axi_gmem0_WREADY),
        .O(\pout[3]_i_4__1_n_4 ));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \pout[3]_i_5__0 
       (.I0(m_axi_gmem0_WREADY),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .I2(fifo_valid),
        .I3(WVALID_Dummy),
        .I4(full_n_reg_0),
        .I5(data_vld_reg_n_4),
        .O(\pout[3]_i_5__0_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[0]_i_1__6_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[1]_i_1__0_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[2]_i_1_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[3]_i_2__2_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h2F)) 
    \q[31]_i_1 
       (.I0(m_axi_gmem0_WREADY),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_4),
        .I2(fifo_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \q[35]_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .O(s_ready_t_reg));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][0]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][10]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][11]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][12]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][13]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][14]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][15]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][16]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][17]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][18]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][19]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][1]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][20]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][21]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][22]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][23]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][24]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][25]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][26]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][27]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][28]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][29]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][2]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][30]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][31]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][32]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][33]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][34]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][35]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][36]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][3]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][4]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][5]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][6]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][7]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][8]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][9]_srl16_n_4 ),
        .Q(\q_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h51F1F1F1F1F1F1F1)) 
    \state[0]_i_2 
       (.I0(\q_reg[2]_0 ),
        .I1(Q[0]),
        .I2(flying_req_reg),
        .I3(fifo_valid),
        .I4(\q_reg[36]_0 [36]),
        .I5(m_axi_gmem0_WREADY),
        .O(\last_cnt_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \ap_CS_fsm_reg[1] ,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[31] ,
    ap_clk,
    mem_reg,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    gmem0_RREADY,
    m_axi_gmem0_ARREADY,
    gmem1_ARREADY,
    \data_p2_reg[43] ,
    \data_p2_reg[29] ,
    load_p2);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1] ;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input gmem0_RREADY;
  input m_axi_gmem0_ARREADY;
  input gmem1_ARREADY;
  input [0:0]\data_p2_reg[43] ;
  input [29:0]\data_p2_reg[29] ;
  input load_p2;

  wire [0:0]Q;
  wire align_len;
  wire [30:30]align_len0;
  wire \align_len_reg_n_4_[12] ;
  wire \align_len_reg_n_4_[30] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire [9:9]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_4_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [31:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [0:0]\data_p2_reg[43] ;
  wire [34:34]data_pack;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__0_n_4;
  wire end_addr_carry__0_i_2__0_n_4;
  wire end_addr_carry__0_i_3__0_n_4;
  wire end_addr_carry__0_i_4__0_n_4;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__0_n_4;
  wire end_addr_carry__1_i_2__0_n_4;
  wire end_addr_carry__1_i_3__0_n_4;
  wire end_addr_carry__1_i_4__0_n_4;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__0_n_4;
  wire end_addr_carry__2_i_2__0_n_4;
  wire end_addr_carry__2_i_3__0_n_4;
  wire end_addr_carry__2_i_4__0_n_4;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__0_n_4;
  wire end_addr_carry__3_i_2__0_n_4;
  wire end_addr_carry__3_i_3__0_n_4;
  wire end_addr_carry__3_i_4__0_n_4;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__0_n_4;
  wire end_addr_carry__4_i_2__0_n_4;
  wire end_addr_carry__4_i_3__0_n_4;
  wire end_addr_carry__4_i_4__0_n_4;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__0_n_4;
  wire end_addr_carry__5_i_2__0_n_4;
  wire end_addr_carry__5_i_3__0_n_4;
  wire end_addr_carry__5_i_4__0_n_4;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__0_n_4;
  wire end_addr_carry__6_i_2__0_n_4;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__0_n_4;
  wire end_addr_carry_i_2__0_n_4;
  wire end_addr_carry_i_3__0_n_4;
  wire end_addr_carry_i_4__0_n_4;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_7;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_4;
  wire first_sect_carry__0_i_2__0_n_4;
  wire first_sect_carry__0_i_3__0_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__0_n_4;
  wire first_sect_carry_i_2__0_n_4;
  wire first_sect_carry_i_3__0_n_4;
  wire first_sect_carry_i_4__0_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire gmem0_RREADY;
  wire gmem1_ARREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_i_1__0_n_4;
  wire last_sect_carry_i_2__0_n_4;
  wire last_sect_carry_i_3__0_n_4;
  wire last_sect_carry_i_4__0_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire load_p2;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [32:0]mem_reg;
  wire next_beat;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_21_in;
  wire p_22_in;
  wire pop0;
  wire [4:0]pout_reg;
  wire [29:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_4;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [43:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[12] ),
        .Q(beat_len_buf),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.Q({data_pack,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_40),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(buff_rdata_n_6),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .mem_reg_0(mem_reg),
        .\pout_reg[0] (fifo_rctl_n_4),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_5),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_4 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_38),
        .D(fifo_rctl_n_35),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_38),
        .D(fifo_rctl_n_36),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_38),
        .D(fifo_rctl_n_37),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_38),
        .D(fifo_rctl_n_39),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_30));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_50),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O(end_addr[5:2]),
        .S({end_addr_carry_i_1__0_n_4,end_addr_carry_i_2__0_n_4,end_addr_carry_i_3__0_n_4,end_addr_carry_i_4__0_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_4,end_addr_carry__0_i_2__0_n_4,end_addr_carry__0_i_3__0_n_4,end_addr_carry__0_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_4,end_addr_carry__1_i_2__0_n_4,end_addr_carry__1_i_3__0_n_4,end_addr_carry__1_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__1_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_4,end_addr_carry__2_i_2__0_n_4,end_addr_carry__2_i_3__0_n_4,end_addr_carry__2_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_4,end_addr_carry__3_i_2__0_n_4,end_addr_carry__3_i_3__0_n_4,end_addr_carry__3_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_4,end_addr_carry__4_i_2__0_n_4,end_addr_carry__4_i_3__0_n_4,end_addr_carry__4_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_4,end_addr_carry__5_i_2__0_n_4,end_addr_carry__5_i_3__0_n_4,end_addr_carry__5_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_4,end_addr_carry__6_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_4_[30] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__6_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_4__0_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized1_129 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27}),
        .E(pop0),
        .Q({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }),
        .SR(fifo_rctl_n_30),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_31),
        .beat_len_buf(beat_len_buf),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (p_21_in),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_7),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\end_addr_buf_reg[10] (fifo_rctl_n_48),
        .\end_addr_buf_reg[11] (fifo_rctl_n_49),
        .\end_addr_buf_reg[2] (fifo_rctl_n_40),
        .\end_addr_buf_reg[3] (fifo_rctl_n_41),
        .\end_addr_buf_reg[4] (fifo_rctl_n_42),
        .\end_addr_buf_reg[5] (fifo_rctl_n_43),
        .\end_addr_buf_reg[6] (fifo_rctl_n_44),
        .\end_addr_buf_reg[7] (fifo_rctl_n_45),
        .\end_addr_buf_reg[8] (fifo_rctl_n_46),
        .\end_addr_buf_reg[9] (fifo_rctl_n_47),
        .full_n_reg_0(fifo_rctl_n_7),
        .full_n_reg_1(p_22_in),
        .full_n_reg_2(fifo_rctl_n_34),
        .full_n_reg_3(fifo_rctl_n_35),
        .full_n_reg_4(fifo_rctl_n_36),
        .full_n_reg_5(fifo_rctl_n_37),
        .full_n_reg_6(fifo_rctl_n_38),
        .full_n_reg_7(fifo_rctl_n_39),
        .full_n_reg_8(fifo_rctl_n_50),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_5),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_rreq(next_rreq),
        .\pout_reg[0]_0 (buff_rdata_n_6),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_33),
        .rreq_handling_reg_0(rreq_handling_reg_n_4),
        .rreq_handling_reg_1(readRequestFIFONotEmptyReg_reg_n_4),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_4_[0] ),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .\sect_len_buf_reg[9]_0 ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized0_130 fifo_rreq
       (.CO(last_sect),
        .D(align_len0),
        .DI(fifo_rreq_n_13),
        .E(pop0),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .empty_n_reg_0(align_len),
        .empty_n_reg_1(fifo_rreq_n_25),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .\mem_reg[68][43]_srl32__0_0 ({rs2f_rreq_data[43],rs2f_rreq_data[29:0]}),
        .\pout_reg[3]_0 ({fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22}),
        .\pout_reg[4]_0 (pout_reg),
        .\pout_reg[5]_0 ({fifo_rreq_n_23,fifo_rreq_n_24}),
        .\pout_reg[6]_0 ({p_0_out_carry__0_n_10,p_0_out_carry__0_n_11,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .\q_reg[29]_0 (q),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (readRequestFIFONotEmptyReg_reg_n_4),
        .\sect_len_buf_reg[7] (fifo_rreq_n_7),
        .\start_addr_reg[2] (fifo_rctl_n_7),
        .\start_addr_reg[2]_0 (rreq_handling_reg_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_4,first_sect_carry_i_2__0_n_4,first_sect_carry_i_3__0_n_4,first_sect_carry_i_4__0_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_4,first_sect_carry__0_i_2__0_n_4,first_sect_carry__0_i_3__0_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[19]),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(p_0_in[18]),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in[17]),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(p_0_in[16]),
        .O(first_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_4_[12] ),
        .I1(p_0_in[12]),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .I3(p_0_in[13]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(first_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[11]),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_4_[10] ),
        .I5(p_0_in[10]),
        .O(first_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[5] ),
        .I1(p_0_in[5]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[4]),
        .I5(\sect_cnt_reg_n_4_[4] ),
        .O(first_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_4__0_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_4,last_sect_carry_i_2__0_n_4,last_sect_carry_i_3__0_n_4,last_sect_carry_i_4__0_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(\sect_cnt_reg_n_4_[9] ),
        .I5(p_0_in0_in[9]),
        .O(last_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(last_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(last_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .CYINIT(pout_reg[0]),
        .DI({pout_reg[3:1],fifo_rreq_n_13}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .S({fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pout_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_10,p_0_out_carry__0_n_11}),
        .S({1'b0,1'b0,fifo_rreq_n_23,fifo_rreq_n_24}));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_33),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .\data_p2_reg[31]_0 ({\bus_equal_gen.data_buf_reg_n_4_[31] ,\bus_equal_gen.data_buf_reg_n_4_[30] ,\bus_equal_gen.data_buf_reg_n_4_[29] ,\bus_equal_gen.data_buf_reg_n_4_[28] ,\bus_equal_gen.data_buf_reg_n_4_[27] ,\bus_equal_gen.data_buf_reg_n_4_[26] ,\bus_equal_gen.data_buf_reg_n_4_[25] ,\bus_equal_gen.data_buf_reg_n_4_[24] ,\bus_equal_gen.data_buf_reg_n_4_[23] ,\bus_equal_gen.data_buf_reg_n_4_[22] ,\bus_equal_gen.data_buf_reg_n_4_[21] ,\bus_equal_gen.data_buf_reg_n_4_[20] ,\bus_equal_gen.data_buf_reg_n_4_[19] ,\bus_equal_gen.data_buf_reg_n_4_[18] ,\bus_equal_gen.data_buf_reg_n_4_[17] ,\bus_equal_gen.data_buf_reg_n_4_[16] ,\bus_equal_gen.data_buf_reg_n_4_[15] ,\bus_equal_gen.data_buf_reg_n_4_[14] ,\bus_equal_gen.data_buf_reg_n_4_[13] ,\bus_equal_gen.data_buf_reg_n_4_[12] ,\bus_equal_gen.data_buf_reg_n_4_[11] ,\bus_equal_gen.data_buf_reg_n_4_[10] ,\bus_equal_gen.data_buf_reg_n_4_[9] ,\bus_equal_gen.data_buf_reg_n_4_[8] ,\bus_equal_gen.data_buf_reg_n_4_[7] ,\bus_equal_gen.data_buf_reg_n_4_[6] ,\bus_equal_gen.data_buf_reg_n_4_[5] ,\bus_equal_gen.data_buf_reg_n_4_[4] ,\bus_equal_gen.data_buf_reg_n_4_[3] ,\bus_equal_gen.data_buf_reg_n_4_[2] ,\bus_equal_gen.data_buf_reg_n_4_[1] ,\bus_equal_gen.data_buf_reg_n_4_[0] }),
        .gmem0_RREADY(gmem0_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice_131 rs_rreq
       (.Q(rs2f_rreq_valid),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[43]_0 ({rs2f_rreq_data[43],rs2f_rreq_data[29:0]}),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[43]_0 (\data_p2_reg[43] ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .load_p2(load_p2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_31));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_25),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_40),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_41),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_42),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_43),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_44),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_45),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_46),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_47),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_48),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_34),
        .D(fifo_rctl_n_49),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(p_0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(p_0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(p_0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(p_0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(p_0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(p_0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(p_0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(p_0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(p_0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(p_0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(p_0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(p_0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(p_0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(p_0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(p_0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[29]),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \data_p1_reg[43]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0,
    \data_p2_reg[29]_0 ,
    rs2f_wreq_ack);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [30:0]\data_p1_reg[43]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  input [29:0]\data_p2_reg[29]_0 ;
  input rs2f_wreq_ack;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_1_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[43]_i_2_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire [30:0]\data_p1_reg[43]_0 ;
  wire [43:0]data_p2;
  wire \data_p2[43]_i_1_n_4 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__0_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[0]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[0]),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[10]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[10]),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[11]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[11]),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[12]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[12]),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[13]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[13]),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[14]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[14]),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[15]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[15]),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[16]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[16]),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[17]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[17]),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[18]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[18]),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[19]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[19]),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[1]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[1]),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[20]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[20]),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[21]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[21]),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[22]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[22]),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[23]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[23]),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[24]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[24]),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[25]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[25]),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[26]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[26]),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[27]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[27]),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[28]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[28]),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[29]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[29]),
        .O(\data_p1[29]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[2]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[2]),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[3]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[3]),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[43]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_2 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[4]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[4]),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[5]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[5]),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[6]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[6]),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[7]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[7]),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[8]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[8]),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[9]_i_1 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(\data_p2_reg[29]_0 [9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[9]),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_2_n_4 ),
        .Q(\data_p1_reg[43]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(\data_p1_reg[43]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .O(load_p2));
  LUT3 #(
    .INIT(8'hF8)) 
    \data_p2[43]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I2(data_p2[43]),
        .O(\data_p2[43]_i_1_n_4 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[43]_i_1_n_4 ),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice_131
   (s_ready_t_reg_0,
    Q,
    \ap_CS_fsm_reg[1] ,
    \data_p1_reg[43]_0 ,
    ap_rst_n_inv,
    ap_clk,
    gmem1_ARREADY,
    \data_p2_reg[43]_0 ,
    rs2f_rreq_ack,
    \data_p2_reg[29]_0 ,
    load_p2);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1] ;
  output [30:0]\data_p1_reg[43]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem1_ARREADY;
  input [0:0]\data_p2_reg[43]_0 ;
  input rs2f_rreq_ack;
  input [29:0]\data_p2_reg[29]_0 ;
  input load_p2;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_4 ;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[1]_i_1__0_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[43]_i_2__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire [30:0]\data_p1_reg[43]_0 ;
  wire [43:0]data_p2;
  wire \data_p2[43]_i_1_n_4 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [0:0]\data_p2_reg[43]_0 ;
  wire gmem1_ARREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h000000000080FF00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem1_ARREADY),
        .I1(s_ready_t_reg_0),
        .I2(\data_p2_reg[43]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0080FF80007F0080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(gmem1_ARREADY),
        .I1(s_ready_t_reg_0),
        .I2(\data_p2_reg[43]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\data_p2_reg[43]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(gmem1_ARREADY),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[11]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[12]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[13]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[14]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[16]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[17]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[18]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[19]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[20]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[21]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[22]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[23]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[24]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[25]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[26]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[27]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[28]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[29]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h4D40404040404040)) 
    \data_p1[43]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(gmem1_ARREADY),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[43]_0 ),
        .O(load_p1));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[43]_i_2__0 
       (.I0(\data_p2_reg[43]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(gmem1_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_2__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[8]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[9]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2_reg[29]_0 [9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_2__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(\data_p1_reg[43]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF80)) 
    \data_p2[43]_i_1 
       (.I0(gmem1_ARREADY),
        .I1(s_ready_t_reg_0),
        .I2(\data_p2_reg[43]_0 ),
        .I3(data_p2[43]),
        .O(\data_p2[43]_i_1_n_4 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[43]_i_1_n_4 ),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCFFCCCCCCFF4CFF)) 
    s_ready_t_i_1__1
       (.I0(gmem1_ARREADY),
        .I1(s_ready_t_reg_0),
        .I2(\data_p2_reg[43]_0 ),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(\data_p2_reg[43]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(gmem1_ARREADY),
        .O(\state[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__1 
       (.I0(\data_p2_reg[43]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(gmem1_ARREADY),
        .I3(state),
        .I4(Q),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    Q,
    E,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    gmem0_RREADY,
    s_ready_t_reg_0,
    beat_valid,
    \data_p2_reg[31]_0 );
  output rdata_ack_t;
  output [0:0]Q;
  output [0:0]E;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem0_RREADY;
  input s_ready_t_reg_0;
  input beat_valid;
  input [31:0]\data_p2_reg[31]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__1_n_4 ;
  wire \data_p1[10]_i_1__1_n_4 ;
  wire \data_p1[11]_i_1__1_n_4 ;
  wire \data_p1[12]_i_1__1_n_4 ;
  wire \data_p1[13]_i_1__1_n_4 ;
  wire \data_p1[14]_i_1__1_n_4 ;
  wire \data_p1[15]_i_1__1_n_4 ;
  wire \data_p1[16]_i_1__1_n_4 ;
  wire \data_p1[17]_i_1__1_n_4 ;
  wire \data_p1[18]_i_1__1_n_4 ;
  wire \data_p1[19]_i_1__1_n_4 ;
  wire \data_p1[1]_i_1__1_n_4 ;
  wire \data_p1[20]_i_1__1_n_4 ;
  wire \data_p1[21]_i_1__1_n_4 ;
  wire \data_p1[22]_i_1__1_n_4 ;
  wire \data_p1[23]_i_1__1_n_4 ;
  wire \data_p1[24]_i_1__1_n_4 ;
  wire \data_p1[25]_i_1__1_n_4 ;
  wire \data_p1[26]_i_1__1_n_4 ;
  wire \data_p1[27]_i_1__1_n_4 ;
  wire \data_p1[28]_i_1__1_n_4 ;
  wire \data_p1[29]_i_1__1_n_4 ;
  wire \data_p1[2]_i_1__1_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_2_n_4 ;
  wire \data_p1[3]_i_1__1_n_4 ;
  wire \data_p1[4]_i_1__1_n_4 ;
  wire \data_p1[5]_i_1__1_n_4 ;
  wire \data_p1[6]_i_1__1_n_4 ;
  wire \data_p1[7]_i_1__1_n_4 ;
  wire \data_p1[8]_i_1__1_n_4 ;
  wire \data_p1[9]_i_1__1_n_4 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire gmem0_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem0_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem0_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[31]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg[31]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__1_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_4 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem0_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(gmem0_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(Q),
        .I3(gmem0_RREADY),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice__parameterized1
   (rs_req_ready,
    \last_cnt_reg[3] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[35]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    \FSM_sequential_state_reg[0]_0 ,
    req_fifo_valid,
    m_axi_gmem0_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[3] ;
  output m_axi_gmem0_AWVALID;
  output [33:0]\data_p1_reg[35]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [33:0]D;
  input \FSM_sequential_state_reg[0]_0 ;
  input req_fifo_valid;
  input m_axi_gmem0_AWREADY;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire [35:2]data_p2;
  wire \last_cnt_reg[3] ;
  wire load_p1;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire [1:0]next__0;
  wire [35:2]p_0_in;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__4_n_4;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_4 ;
  wire \state[1]_i_1__4_n_4 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000004F0)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_AWREADY),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0044FF4000BB0040)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_gmem0_AWREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(p_0_in[30]));
  LUT5 #(
    .INIT(32'h0400F404)) 
    \data_p1[31]_i_1__1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(m_axi_gmem0_AWREADY),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(p_0_in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(p_0_in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(p_0_in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(p_0_in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[32]),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[33]),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[34]),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[35]),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF0F000F0F)) 
    s_ready_t_i_1__4
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem0_AWREADY),
        .I4(state__0[0]),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__4_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_4),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4F44FF004F00FF00)) 
    \state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(m_axi_gmem0_AWVALID),
        .I4(state),
        .I5(rs_req_ready),
        .O(\state[0]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\last_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'hFFB0FFFF)) 
    \state[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem0_AWREADY),
        .I4(m_axi_gmem0_AWVALID),
        .O(\state[1]_i_1__4_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_4 ),
        .Q(m_axi_gmem0_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_throttle
   (AWREADY_Dummy,
    WREADY_Dummy,
    empty_n_reg,
    \q_reg[36] ,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[35] ,
    ap_rst_n_inv,
    ap_clk,
    WVALID_Dummy,
    WLAST_Dummy,
    \last_cnt_reg[3]_0 ,
    push,
    AWVALID_Dummy,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_AWREADY,
    in,
    \q_reg[35] );
  output AWREADY_Dummy;
  output WREADY_Dummy;
  output empty_n_reg;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem0_WVALID;
  output m_axi_gmem0_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_rst_n_inv;
  input ap_clk;
  input WVALID_Dummy;
  input WLAST_Dummy;
  input \last_cnt_reg[3]_0 ;
  input push;
  input AWVALID_Dummy;
  input m_axi_gmem0_WREADY;
  input m_axi_gmem0_AWREADY;
  input [33:0]in;
  input [35:0]\q_reg[35] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_fifo_n_48;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_6;
  wire data_fifo_n_8;
  wire data_fifo_n_9;
  wire [33:0]\data_p1_reg[35] ;
  wire empty_n_reg;
  wire flying_req0;
  wire flying_req_reg_n_4;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_4 ;
  wire \last_cnt[3]_i_1_n_4 ;
  wire \last_cnt[4]_i_2_n_4 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[3]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire push;
  wire [35:2]q;
  wire [35:0]\q_reg[35] ;
  wire [36:0]\q_reg[36] ;
  wire req_fifo_valid;
  wire rs_req_n_5;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized4 data_fifo
       (.D({data_fifo_n_5,data_fifo_n_6}),
        .E(data_fifo_n_8),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(data_fifo_n_49),
        .empty_n_reg_2(flying_req0),
        .flying_req_reg(flying_req_reg_n_4),
        .full_n_reg_0(WREADY_Dummy),
        .in({WLAST_Dummy,\q_reg[35] }),
        .\last_cnt_reg[0] (data_fifo_n_9),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .push(push),
        .\q_reg[2]_0 (rs_req_n_5),
        .\q_reg[36]_0 (\q_reg[36] ),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(data_fifo_n_48));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[3]_i_1 
       (.I0(last_cnt_reg[1]),
        .I1(\last_cnt_reg[3]_0 ),
        .I2(last_cnt_reg__0),
        .I3(last_cnt_reg[3]),
        .I4(last_cnt_reg[2]),
        .O(\last_cnt[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \last_cnt[4]_i_2 
       (.I0(last_cnt_reg[4]),
        .I1(last_cnt_reg[3]),
        .I2(last_cnt_reg[2]),
        .I3(last_cnt_reg[1]),
        .I4(\last_cnt_reg[3]_0 ),
        .I5(last_cnt_reg__0),
        .O(\last_cnt[4]_i_2_n_4 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[0]_i_1_n_4 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[3]_i_1_n_4 ),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[4]_i_2_n_4 ),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized3 req_fifo
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(AWREADY_Dummy),
        .in(in),
        .\q_reg[2]_0 (data_fifo_n_48),
        .req_fifo_valid(req_fifo_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice__parameterized1 rs_req
       (.D(q),
        .E(flying_req0),
        .\FSM_sequential_state_reg[0]_0 (data_fifo_n_9),
        .Q(last_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[3] (rs_req_n_5),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_write
   (gmem0_WREADY,
    s_ready_t_reg,
    full_n_reg,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    WLAST_Dummy,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    push_0,
    in,
    ap_ready,
    empty_n_reg_0,
    \bus_equal_gen.strb_buf_reg[3]_0 ,
    ap_clk,
    D,
    WEBWE,
    ap_rst_n_inv,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0,
    \data_p2_reg[29] ,
    push,
    WREADY_Dummy,
    AWREADY_Dummy,
    m_axi_gmem0_BVALID,
    data_vld_reg,
    \last_cnt_reg[3] );
  output gmem0_WREADY;
  output s_ready_t_reg;
  output full_n_reg;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output WLAST_Dummy;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output push_0;
  output [33:0]in;
  output ap_ready;
  output [0:0]empty_n_reg_0;
  output [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  input [29:0]\data_p2_reg[29] ;
  input push;
  input WREADY_Dummy;
  input AWREADY_Dummy;
  input m_axi_gmem0_BVALID;
  input [1:0]data_vld_reg;
  input \last_cnt_reg[3] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire align_len0;
  wire \align_len_reg_n_4_[12] ;
  wire \align_len_reg_n_4_[30] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:9]beat_len_buf;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_7;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.len_cnt[7]_i_4_n_4 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_4 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [31:2]data1;
  wire [29:0]\data_p2_reg[29] ;
  wire data_valid;
  wire [1:0]data_vld_reg;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1_n_4;
  wire end_addr_carry__0_i_2_n_4;
  wire end_addr_carry__0_i_3_n_4;
  wire end_addr_carry__0_i_4_n_4;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1_n_4;
  wire end_addr_carry__1_i_2_n_4;
  wire end_addr_carry__1_i_3_n_4;
  wire end_addr_carry__1_i_4_n_4;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1_n_4;
  wire end_addr_carry__2_i_2_n_4;
  wire end_addr_carry__2_i_3_n_4;
  wire end_addr_carry__2_i_4_n_4;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1_n_4;
  wire end_addr_carry__3_i_2_n_4;
  wire end_addr_carry__3_i_3_n_4;
  wire end_addr_carry__3_i_4_n_4;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1_n_4;
  wire end_addr_carry__4_i_2_n_4;
  wire end_addr_carry__4_i_3_n_4;
  wire end_addr_carry__4_i_4_n_4;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1_n_4;
  wire end_addr_carry__5_i_2_n_4;
  wire end_addr_carry__5_i_3_n_4;
  wire end_addr_carry__5_i_4_n_4;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1_n_4;
  wire end_addr_carry__6_i_2_n_4;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1_n_4;
  wire end_addr_carry_i_2_n_4;
  wire end_addr_carry_i_3_n_4;
  wire end_addr_carry_i_4_n_4;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_18;
  wire fifo_resp_to_user_n_19;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_4;
  wire first_sect_carry__0_i_2_n_4;
  wire first_sect_carry__0_i_3_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1_n_4;
  wire first_sect_carry_i_2_n_4;
  wire first_sect_carry_i_3_n_4;
  wire first_sect_carry_i_4_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire gmem0_WREADY;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0;
  wire [33:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \last_cnt_reg[3] ;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_i_1_n_4;
  wire last_sect_carry_i_2_n_4;
  wire last_sect_carry_i_3_n_4;
  wire last_sect_carry_i_4_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire m_axi_gmem0_BVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out__15_carry__0_n_10;
  wire p_0_out__15_carry__0_n_11;
  wire p_0_out__15_carry__0_n_7;
  wire p_0_out__15_carry_n_10;
  wire p_0_out__15_carry_n_11;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out__15_carry_n_8;
  wire p_0_out__15_carry_n_9;
  wire p_0_out__31_carry__0_n_10;
  wire p_0_out__31_carry__0_n_11;
  wire p_0_out__31_carry__0_n_7;
  wire p_0_out__31_carry_n_10;
  wire p_0_out__31_carry_n_11;
  wire p_0_out__31_carry_n_4;
  wire p_0_out__31_carry_n_5;
  wire p_0_out__31_carry_n_6;
  wire p_0_out__31_carry_n_7;
  wire p_0_out__31_carry_n_8;
  wire p_0_out__31_carry_n_9;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_30_in;
  wire pout17_out;
  wire pout17_out_5;
  wire [4:0]pout_reg;
  wire [4:0]pout_reg_3;
  wire [4:0]pout_reg_4;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire rs2f_wreq_ack;
  wire [43:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf[4]_i_1_n_4 ;
  wire \sect_len_buf[5]_i_1_n_4 ;
  wire \sect_len_buf[6]_i_1_n_4 ;
  wire \sect_len_buf[7]_i_1_n_4 ;
  wire \sect_len_buf[8]_i_1_n_4 ;
  wire \sect_len_buf[9]_i_2_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_4;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out__15_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out__15_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out__31_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out__31_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_24),
        .Q(\align_len_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_25),
        .Q(\align_len_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_4_[12] ),
        .Q(beat_len_buf),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_buffer buff_wdata
       (.D(D),
        .E(p_30_in),
        .Q({tmp_strb,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43}),
        .WEBWE(WEBWE),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_7),
        .\bus_equal_gen.len_cnt_reg[7] (WVALID_Dummy),
        .data_valid(data_valid),
        .gmem0_WREADY(gmem0_WREADY),
        .push(push));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(WLAST_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_7),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_17),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_16),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_15),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_14),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_13),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_12),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 }),
        .DI({pout_reg[3:1],pout17_out}),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .S({\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 }),
        .SR(\bus_equal_gen.fifo_burst_n_12 ),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(\bus_equal_gen.fifo_burst_n_38 ),
        .ap_rst_n_inv_reg_0(\bus_equal_gen.fifo_burst_n_39 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_43 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (WVALID_Dummy),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] ,\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_44 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_4 ),
        .\could_multi_bursts.loop_cnt_reg[0] (AWVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_56 ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_equal_gen.fifo_burst_n_6 ),
        .last_sect_buf(last_sect_buf),
        .next_wreq(next_wreq),
        .\pout_reg[3]_0 ({\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 }),
        .\pout_reg[4]_0 ({pout_reg[4],pout_reg[0]}),
        .\pout_reg[6]_0 ({p_0_out_carry__0_n_10,p_0_out_carry__0_n_11,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .push(push_2),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }),
        .\sect_len_buf_reg[4] (\bus_equal_gen.fifo_burst_n_40 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_41 ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_37 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_42 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_45 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_4),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_4 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_4 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_4 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_4_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_6 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(in[2]),
        .I1(in[30]),
        .I2(in[31]),
        .I3(in[32]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(in[1]),
        .I1(in[31]),
        .I2(in[30]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(in[0]),
        .I1(in[30]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(in[4]),
        .I1(in[32]),
        .I2(in[31]),
        .I3(in[30]),
        .I4(in[33]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(in[3]),
        .I1(in[32]),
        .I2(in[31]),
        .I3(in[30]),
        .I4(in[33]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_2_n_4 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,in[8:7]}),
        .O(data1[12:9]),
        .S(in[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(in[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(in[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(in[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(in[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_3_n_6 ,\could_multi_bursts.awaddr_buf_reg[31]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_3_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,in[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({in[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(in[6:3]),
        .O(data1[8:5]),
        .S({in[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_4 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O(end_addr[5:2]),
        .S({end_addr_carry_i_1_n_4,end_addr_carry_i_2_n_4,end_addr_carry_i_3_n_4,end_addr_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_4,end_addr_carry__0_i_2_n_4,end_addr_carry__0_i_3_n_4,end_addr_carry__0_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_4,end_addr_carry__1_i_2_n_4,end_addr_carry__1_i_3_n_4,end_addr_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_4,end_addr_carry__2_i_2_n_4,end_addr_carry__2_i_3_n_4,end_addr_carry__2_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_4,end_addr_carry__3_i_2_n_4,end_addr_carry__3_i_3_n_4,end_addr_carry__3_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_4,end_addr_carry__4_i_2_n_4,end_addr_carry__4_i_3_n_4,end_addr_carry__4_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_4,end_addr_carry__5_i_2_n_4,end_addr_carry__5_i_3_n_4,end_addr_carry__5_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_4,end_addr_carry__6_i_2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_4_[30] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__6_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_4_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(\could_multi_bursts.sect_handling_reg_n_4 ),
        .in(invalid_len_event_reg2),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_2),
        .push_0(push_1),
        .\q_reg[1]_0 (\bus_equal_gen.fifo_burst_n_41 ),
        .\q_reg[1]_1 (\bus_equal_gen.fifo_burst_n_40 ),
        .\q_reg[1]_2 (\could_multi_bursts.last_sect_buf_reg_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({p_0_out__31_carry__0_n_10,p_0_out__31_carry__0_n_11,p_0_out__31_carry_n_8,p_0_out__31_carry_n_9,p_0_out__31_carry_n_10,p_0_out__31_carry_n_11}),
        .DI(fifo_resp_to_user_n_11),
        .Q(pout_reg_3),
        .S({fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg_0(data_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .\pout_reg[5]_0 ({fifo_resp_to_user_n_18,fifo_resp_to_user_n_19}),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({p_0_out__15_carry__0_n_10,p_0_out__15_carry__0_n_11,p_0_out__15_carry_n_8,p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11}),
        .DI({pout_reg_4[3:1],pout17_out_5}),
        .E(align_len0),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16}),
        .\align_len_reg[12] (fifo_wreq_n_24),
        .\align_len_reg[12]_0 (\align_len_reg_n_4_[12] ),
        .\align_len_reg[12]_1 (\bus_equal_gen.fifo_burst_n_37 ),
        .\align_len_reg[30] (fifo_wreq_n_25),
        .\align_len_reg[30]_0 (\align_len_reg_n_4_[30] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(fifo_wreq_n_13),
        .empty_n_reg_1(fifo_wreq_n_17),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] }),
        .\mem_reg[68][43]_srl32__0_0 ({rs2f_wreq_data[43],rs2f_wreq_data[29:0]}),
        .\pout_reg[0]_0 (\bus_equal_gen.fifo_burst_n_45 ),
        .\pout_reg[3]_0 ({fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}),
        .\pout_reg[4]_0 ({pout_reg_4[4],pout_reg_4[0]}),
        .\pout_reg[5]_0 ({fifo_wreq_n_22,fifo_wreq_n_23}),
        .\q_reg[0]_0 (wreq_handling_reg_n_4),
        .\q_reg[29]_0 ({fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_valid_buf_reg_n_4));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_4),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_4,first_sect_carry_i_2_n_4,first_sect_carry_i_3_n_4,first_sect_carry_i_4_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_4,first_sect_carry__0_i_2_n_4,first_sect_carry__0_i_3_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_4_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(first_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[11]),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_4_[10] ),
        .I5(p_0_in_0[10]),
        .O(first_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .I3(p_0_in_0[1]),
        .I4(\sect_cnt_reg_n_4_[0] ),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \last_cnt[4]_i_4 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .I2(WLAST_Dummy),
        .I3(\last_cnt_reg[3] ),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_4,last_sect_carry_i_2_n_4,last_sect_carry_i_3_n_4,last_sect_carry_i_4_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_4_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(last_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_4_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][0]_srl16_i_1 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .O(push_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry
       (.CI(1'b0),
        .CO({p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .CYINIT(pout_reg_4[0]),
        .DI({pout_reg_4[3:1],pout17_out_5}),
        .O({p_0_out__15_carry_n_8,p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11}),
        .S({fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry__0
       (.CI(p_0_out__15_carry_n_4),
        .CO({NLW_p_0_out__15_carry__0_CO_UNCONNECTED[3:1],p_0_out__15_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pout_reg_4[4]}),
        .O({NLW_p_0_out__15_carry__0_O_UNCONNECTED[3:2],p_0_out__15_carry__0_n_10,p_0_out__15_carry__0_n_11}),
        .S({1'b0,1'b0,fifo_wreq_n_22,fifo_wreq_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__31_carry
       (.CI(1'b0),
        .CO({p_0_out__31_carry_n_4,p_0_out__31_carry_n_5,p_0_out__31_carry_n_6,p_0_out__31_carry_n_7}),
        .CYINIT(pout_reg_3[0]),
        .DI({pout_reg_3[3:1],fifo_resp_to_user_n_11}),
        .O({p_0_out__31_carry_n_8,p_0_out__31_carry_n_9,p_0_out__31_carry_n_10,p_0_out__31_carry_n_11}),
        .S({fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__31_carry__0
       (.CI(p_0_out__31_carry_n_4),
        .CO({NLW_p_0_out__31_carry__0_CO_UNCONNECTED[3:1],p_0_out__31_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pout_reg_3[4]}),
        .O({NLW_p_0_out__31_carry__0_O_UNCONNECTED[3:2],p_0_out__31_carry__0_n_10,p_0_out__31_carry__0_n_11}),
        .S({1'b0,1'b0,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .CYINIT(pout_reg[0]),
        .DI({pout_reg[3:1],pout17_out}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .S({\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pout_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_10,p_0_out_carry__0_n_11}),
        .S({1'b0,1'b0,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem0_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[43]_0 ({rs2f_wreq_data[43],rs2f_wreq_data[29:0]}),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[2] ),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[3] ),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[4] ),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[5] ),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[6] ),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[7] ),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[8] ),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[9] ),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_4_[10] ),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .I2(beat_len_buf),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_4_[11] ),
        .I1(beat_len_buf),
        .I2(\start_addr_buf_reg_n_4_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(wreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi
   (full_n_reg,
    m_axi_gmem1_ARADDR,
    Q,
    load_p2,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \data_p1_reg[31] ,
    \state_reg[0] ,
    m_axi_gmem1_RVALID,
    gmem0_ARREADY,
    \data_p2_reg[0] ,
    m_axi_gmem1_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    \data_p2_reg[29] ,
    gmem1_RREADY,
    \data_p1_reg[0] );
  output full_n_reg;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]Q;
  output load_p2;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [31:0]\data_p1_reg[31] ;
  output [0:0]\state_reg[0] ;
  input m_axi_gmem1_RVALID;
  input gmem0_ARREADY;
  input [0:0]\data_p2_reg[0] ;
  input m_axi_gmem1_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input [29:0]\data_p2_reg[29] ;
  input gmem1_RREADY;
  input \data_p1_reg[0] ;

  wire [32:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \data_p1_reg[0] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [0:0]\data_p2_reg[0] ;
  wire [29:0]\data_p2_reg[29] ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire gmem1_ARREADY;
  wire gmem1_RREADY;
  wire load_p2;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_read bus_read
       (.D(D),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\data_p2_reg[29] (\data_p2_reg[29] ),
        .full_n_reg(full_n_reg),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem1_RREADY(gmem1_RREADY),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .out_BUS_ARLEN(Q),
        .s_ready_t_reg(load_p2),
        .s_ready_t_reg_0(gmem1_ARREADY),
        .\state_reg[0] (\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matmul_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    empty_n_reg_0,
    Q,
    dout_valid_reg_0,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] );
  output full_n_reg_0;
  output beat_valid;
  output empty_n_reg_0;
  output [32:0]Q;
  output dout_valid_reg_0;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__1_n_4;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_i_3__1_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__9_n_4;
  wire full_n_i_2__10_n_4;
  wire full_n_i_3__5_n_4;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_1__0_n_4 ;
  wire \mOutPtr[5]_i_1__0_n_4 ;
  wire \mOutPtr[5]_i_2__0_n_4 ;
  wire \mOutPtr[5]_i_3_n_4 ;
  wire \mOutPtr[6]_i_1__0_n_4 ;
  wire \mOutPtr[7]_i_1__0_n_4 ;
  wire \mOutPtr[8]_i_1__1_n_4 ;
  wire \mOutPtr[8]_i_2__0_n_4 ;
  wire \mOutPtr[8]_i_3__0_n_4 ;
  wire \mOutPtr[8]_i_4__0_n_4 ;
  wire \mOutPtr[8]_i_5__0_n_4 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__1_n_4;
  wire mem_reg_i_8__1_n_4;
  wire mem_reg_i_9__1_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1__1_n_4;
  wire show_ahead1_carry_i_2__1_n_4;
  wire show_ahead1_carry_i_3__1_n_4;
  wire show_ahead1_carry_n_6;
  wire show_ahead1_carry_n_7;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_4 ;
  wire \waddr[1]_i_1__1_n_4 ;
  wire \waddr[2]_i_1__1_n_4 ;
  wire \waddr[3]_i_1__1_n_4 ;
  wire \waddr[4]_i_1__1_n_4 ;
  wire \waddr[5]_i_1__2_n_4 ;
  wire \waddr[6]_i_1__1_n_4 ;
  wire \waddr[6]_i_2__1_n_4 ;
  wire \waddr[7]_i_2__1_n_4 ;
  wire \waddr[7]_i_3__1_n_4 ;
  wire \waddr[7]_i_4__1_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1__0 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF777F0000777)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__2_n_4),
        .I1(empty_n_i_3__1_n_4),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_3__5_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__2
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3__1
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF0FFF0F)) 
    full_n_i_1__9
       (.I0(mOutPtr[8]),
        .I1(full_n_i_2__10_n_4),
        .I2(full_n_i_3__5_n_4),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem1_RVALID),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__9_n_4));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__10
       (.I0(mOutPtr[7]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_5__0_n_4 ),
        .O(full_n_i_2__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_3__5
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_3__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr[8]_i_4__0_n_4 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr[8]_i_4__0_n_4 ),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(\mOutPtr[8]_i_4__0_n_4 ),
        .O(\mOutPtr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__0 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .I5(\mOutPtr[8]_i_4__0_n_4 ),
        .O(\mOutPtr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hB4B4B4B4B4B4B487)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_4 ),
        .I1(\mOutPtr[8]_i_4__0_n_4 ),
        .I2(mOutPtr[5]),
        .I3(mOutPtr[3]),
        .I4(\mOutPtr[5]_i_3_n_4 ),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_2__0 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[4]),
        .O(\mOutPtr[5]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h87B4)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[8]_i_5__0_n_4 ),
        .I1(\mOutPtr[8]_i_4__0_n_4 ),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_3__0_n_4 ),
        .O(\mOutPtr[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAA65AA6)) 
    \mOutPtr[7]_i_1__0 
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_3__0_n_4 ),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_4__0_n_4 ),
        .I4(\mOutPtr[8]_i_5__0_n_4 ),
        .O(\mOutPtr[7]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[8]_i_1__1 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[8]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A66AAAA9A)) 
    \mOutPtr[8]_i_2__0 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_3__0_n_4 ),
        .I3(mOutPtr[7]),
        .I4(\mOutPtr[8]_i_4__0_n_4 ),
        .I5(\mOutPtr[8]_i_5__0_n_4 ),
        .O(\mOutPtr[8]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3__0 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[8]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h55D5000000000000)) 
    \mOutPtr[8]_i_4__0 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[8]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[8]_i_5__0 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\mOutPtr[8]_i_5__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[3]_i_1__0_n_4 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[4]_i_1__0_n_4 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[5]_i_1__0_n_4 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[6]_i_1__0_n_4 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[7]_i_1__0_n_4 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_4 ),
        .D(\mOutPtr[8]_i_2__0_n_4 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__1_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(raddr[1]),
        .O(mem_reg_i_10__1_n_4));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9__1_n_4),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2__1
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(mem_reg_i_10__1_n_4),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__1
       (.I0(raddr[5]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10__1_n_4),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_3__5_n_4),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_3__5_n_4),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_3__5_n_4),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__1
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__1
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__1_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9__1
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(full_n_i_3__5_n_4),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__3 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__1_n_4),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_6,show_ahead1_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1__1_n_4,show_ahead1_carry_i_2__1_n_4,show_ahead1_carry_i_3__1_n_4}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1__1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__1
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2__1_n_4));
  LUT4 #(
    .INIT(16'h0110)) 
    show_ahead1_carry_i_3__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(full_n_i_3__5_n_4),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3__1_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__1
       (.I0(show_ahead1),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem1_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_fifo__parameterized0
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    S,
    Q,
    \pout_reg[5]_0 ,
    E,
    \sect_len_buf_reg[7] ,
    DI,
    \end_addr_buf_reg[31] ,
    D,
    invalid_len_event0,
    \q_reg[29]_0 ,
    ap_rst_n_inv,
    \q_reg[0]_0 ,
    ap_clk,
    data_vld_reg_0,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    \sect_cnt_reg[19]_1 ,
    \could_multi_bursts.arlen_buf[3]_i_3__0_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3__0_1 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \mem_reg[68][43]_srl32__0_0 ,
    \pout_reg[6]_0 );
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\pout_reg[5]_0 ;
  output [0:0]E;
  output \sect_len_buf_reg[7] ;
  output [0:0]DI;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]D;
  output invalid_len_event0;
  output [29:0]\q_reg[29]_0 ;
  input ap_rst_n_inv;
  input \q_reg[0]_0 ;
  input ap_clk;
  input [0:0]data_vld_reg_0;
  input \sect_cnt_reg[19] ;
  input \sect_cnt_reg[19]_0 ;
  input \sect_cnt_reg[19]_1 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0_1 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input [30:0]\mem_reg[68][43]_srl32__0_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ;
  wire data_vld_i_1__6_n_4;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_4;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [43:43]fifo_rreq_data;
  wire full_n_i_1__10_n_4;
  wire full_n_i_2__8_n_4;
  wire full_n_i_3__4_n_4;
  wire invalid_len_event0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[68][0]_mux_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_4 ;
  wire \mem_reg[68][0]_srl32__0_n_5 ;
  wire \mem_reg[68][0]_srl32__1_n_4 ;
  wire \mem_reg[68][0]_srl32_n_4 ;
  wire \mem_reg[68][0]_srl32_n_5 ;
  wire \mem_reg[68][10]_mux_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_4 ;
  wire \mem_reg[68][10]_srl32__0_n_5 ;
  wire \mem_reg[68][10]_srl32__1_n_4 ;
  wire \mem_reg[68][10]_srl32_n_4 ;
  wire \mem_reg[68][10]_srl32_n_5 ;
  wire \mem_reg[68][11]_mux_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_4 ;
  wire \mem_reg[68][11]_srl32__0_n_5 ;
  wire \mem_reg[68][11]_srl32__1_n_4 ;
  wire \mem_reg[68][11]_srl32_n_4 ;
  wire \mem_reg[68][11]_srl32_n_5 ;
  wire \mem_reg[68][12]_mux_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_4 ;
  wire \mem_reg[68][12]_srl32__0_n_5 ;
  wire \mem_reg[68][12]_srl32__1_n_4 ;
  wire \mem_reg[68][12]_srl32_n_4 ;
  wire \mem_reg[68][12]_srl32_n_5 ;
  wire \mem_reg[68][13]_mux_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_4 ;
  wire \mem_reg[68][13]_srl32__0_n_5 ;
  wire \mem_reg[68][13]_srl32__1_n_4 ;
  wire \mem_reg[68][13]_srl32_n_4 ;
  wire \mem_reg[68][13]_srl32_n_5 ;
  wire \mem_reg[68][14]_mux_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_4 ;
  wire \mem_reg[68][14]_srl32__0_n_5 ;
  wire \mem_reg[68][14]_srl32__1_n_4 ;
  wire \mem_reg[68][14]_srl32_n_4 ;
  wire \mem_reg[68][14]_srl32_n_5 ;
  wire \mem_reg[68][15]_mux_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_4 ;
  wire \mem_reg[68][15]_srl32__0_n_5 ;
  wire \mem_reg[68][15]_srl32__1_n_4 ;
  wire \mem_reg[68][15]_srl32_n_4 ;
  wire \mem_reg[68][15]_srl32_n_5 ;
  wire \mem_reg[68][16]_mux_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_4 ;
  wire \mem_reg[68][16]_srl32__0_n_5 ;
  wire \mem_reg[68][16]_srl32__1_n_4 ;
  wire \mem_reg[68][16]_srl32_n_4 ;
  wire \mem_reg[68][16]_srl32_n_5 ;
  wire \mem_reg[68][17]_mux_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_4 ;
  wire \mem_reg[68][17]_srl32__0_n_5 ;
  wire \mem_reg[68][17]_srl32__1_n_4 ;
  wire \mem_reg[68][17]_srl32_n_4 ;
  wire \mem_reg[68][17]_srl32_n_5 ;
  wire \mem_reg[68][18]_mux_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_4 ;
  wire \mem_reg[68][18]_srl32__0_n_5 ;
  wire \mem_reg[68][18]_srl32__1_n_4 ;
  wire \mem_reg[68][18]_srl32_n_4 ;
  wire \mem_reg[68][18]_srl32_n_5 ;
  wire \mem_reg[68][19]_mux_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_4 ;
  wire \mem_reg[68][19]_srl32__0_n_5 ;
  wire \mem_reg[68][19]_srl32__1_n_4 ;
  wire \mem_reg[68][19]_srl32_n_4 ;
  wire \mem_reg[68][19]_srl32_n_5 ;
  wire \mem_reg[68][1]_mux_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_4 ;
  wire \mem_reg[68][1]_srl32__0_n_5 ;
  wire \mem_reg[68][1]_srl32__1_n_4 ;
  wire \mem_reg[68][1]_srl32_n_4 ;
  wire \mem_reg[68][1]_srl32_n_5 ;
  wire \mem_reg[68][20]_mux_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_4 ;
  wire \mem_reg[68][20]_srl32__0_n_5 ;
  wire \mem_reg[68][20]_srl32__1_n_4 ;
  wire \mem_reg[68][20]_srl32_n_4 ;
  wire \mem_reg[68][20]_srl32_n_5 ;
  wire \mem_reg[68][21]_mux_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_4 ;
  wire \mem_reg[68][21]_srl32__0_n_5 ;
  wire \mem_reg[68][21]_srl32__1_n_4 ;
  wire \mem_reg[68][21]_srl32_n_4 ;
  wire \mem_reg[68][21]_srl32_n_5 ;
  wire \mem_reg[68][22]_mux_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_4 ;
  wire \mem_reg[68][22]_srl32__0_n_5 ;
  wire \mem_reg[68][22]_srl32__1_n_4 ;
  wire \mem_reg[68][22]_srl32_n_4 ;
  wire \mem_reg[68][22]_srl32_n_5 ;
  wire \mem_reg[68][23]_mux_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_4 ;
  wire \mem_reg[68][23]_srl32__0_n_5 ;
  wire \mem_reg[68][23]_srl32__1_n_4 ;
  wire \mem_reg[68][23]_srl32_n_4 ;
  wire \mem_reg[68][23]_srl32_n_5 ;
  wire \mem_reg[68][24]_mux_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_4 ;
  wire \mem_reg[68][24]_srl32__0_n_5 ;
  wire \mem_reg[68][24]_srl32__1_n_4 ;
  wire \mem_reg[68][24]_srl32_n_4 ;
  wire \mem_reg[68][24]_srl32_n_5 ;
  wire \mem_reg[68][25]_mux_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_4 ;
  wire \mem_reg[68][25]_srl32__0_n_5 ;
  wire \mem_reg[68][25]_srl32__1_n_4 ;
  wire \mem_reg[68][25]_srl32_n_4 ;
  wire \mem_reg[68][25]_srl32_n_5 ;
  wire \mem_reg[68][26]_mux_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_4 ;
  wire \mem_reg[68][26]_srl32__0_n_5 ;
  wire \mem_reg[68][26]_srl32__1_n_4 ;
  wire \mem_reg[68][26]_srl32_n_4 ;
  wire \mem_reg[68][26]_srl32_n_5 ;
  wire \mem_reg[68][27]_mux_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_4 ;
  wire \mem_reg[68][27]_srl32__0_n_5 ;
  wire \mem_reg[68][27]_srl32__1_n_4 ;
  wire \mem_reg[68][27]_srl32_n_4 ;
  wire \mem_reg[68][27]_srl32_n_5 ;
  wire \mem_reg[68][28]_mux_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_4 ;
  wire \mem_reg[68][28]_srl32__0_n_5 ;
  wire \mem_reg[68][28]_srl32__1_n_4 ;
  wire \mem_reg[68][28]_srl32_n_4 ;
  wire \mem_reg[68][28]_srl32_n_5 ;
  wire \mem_reg[68][29]_mux_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_4 ;
  wire \mem_reg[68][29]_srl32__0_n_5 ;
  wire \mem_reg[68][29]_srl32__1_n_4 ;
  wire \mem_reg[68][29]_srl32_n_4 ;
  wire \mem_reg[68][29]_srl32_n_5 ;
  wire \mem_reg[68][2]_mux_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_4 ;
  wire \mem_reg[68][2]_srl32__0_n_5 ;
  wire \mem_reg[68][2]_srl32__1_n_4 ;
  wire \mem_reg[68][2]_srl32_n_4 ;
  wire \mem_reg[68][2]_srl32_n_5 ;
  wire \mem_reg[68][3]_mux_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_4 ;
  wire \mem_reg[68][3]_srl32__0_n_5 ;
  wire \mem_reg[68][3]_srl32__1_n_4 ;
  wire \mem_reg[68][3]_srl32_n_4 ;
  wire \mem_reg[68][3]_srl32_n_5 ;
  wire \mem_reg[68][43]_mux_n_4 ;
  wire [30:0]\mem_reg[68][43]_srl32__0_0 ;
  wire \mem_reg[68][43]_srl32__0_n_4 ;
  wire \mem_reg[68][43]_srl32__0_n_5 ;
  wire \mem_reg[68][43]_srl32__1_n_4 ;
  wire \mem_reg[68][43]_srl32_n_4 ;
  wire \mem_reg[68][43]_srl32_n_5 ;
  wire \mem_reg[68][4]_mux_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_4 ;
  wire \mem_reg[68][4]_srl32__0_n_5 ;
  wire \mem_reg[68][4]_srl32__1_n_4 ;
  wire \mem_reg[68][4]_srl32_n_4 ;
  wire \mem_reg[68][4]_srl32_n_5 ;
  wire \mem_reg[68][5]_mux_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_4 ;
  wire \mem_reg[68][5]_srl32__0_n_5 ;
  wire \mem_reg[68][5]_srl32__1_n_4 ;
  wire \mem_reg[68][5]_srl32_n_4 ;
  wire \mem_reg[68][5]_srl32_n_5 ;
  wire \mem_reg[68][6]_mux_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_4 ;
  wire \mem_reg[68][6]_srl32__0_n_5 ;
  wire \mem_reg[68][6]_srl32__1_n_4 ;
  wire \mem_reg[68][6]_srl32_n_4 ;
  wire \mem_reg[68][6]_srl32_n_5 ;
  wire \mem_reg[68][7]_mux_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_4 ;
  wire \mem_reg[68][7]_srl32__0_n_5 ;
  wire \mem_reg[68][7]_srl32__1_n_4 ;
  wire \mem_reg[68][7]_srl32_n_4 ;
  wire \mem_reg[68][7]_srl32_n_5 ;
  wire \mem_reg[68][8]_mux_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_4 ;
  wire \mem_reg[68][8]_srl32__0_n_5 ;
  wire \mem_reg[68][8]_srl32__1_n_4 ;
  wire \mem_reg[68][8]_srl32_n_4 ;
  wire \mem_reg[68][8]_srl32_n_5 ;
  wire \mem_reg[68][9]_mux_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_4 ;
  wire \mem_reg[68][9]_srl32__0_n_5 ;
  wire \mem_reg[68][9]_srl32__1_n_4 ;
  wire \mem_reg[68][9]_srl32_n_4 ;
  wire \mem_reg[68][9]_srl32_n_5 ;
  wire \pout[0]_i_1__7_n_4 ;
  wire \pout[6]_i_1__3_n_4 ;
  wire \pout[6]_i_2__3_n_4 ;
  wire \pout[6]_i_3__0_n_4 ;
  wire [6:5]pout_reg;
  wire [1:0]\pout_reg[5]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire \q[0]_i_1__2_n_4 ;
  wire \q[10]_i_1__1_n_4 ;
  wire \q[11]_i_1__1_n_4 ;
  wire \q[12]_i_1__1_n_4 ;
  wire \q[13]_i_1__1_n_4 ;
  wire \q[14]_i_1__1_n_4 ;
  wire \q[15]_i_1__1_n_4 ;
  wire \q[16]_i_1__1_n_4 ;
  wire \q[17]_i_1__1_n_4 ;
  wire \q[18]_i_1__1_n_4 ;
  wire \q[19]_i_1__1_n_4 ;
  wire \q[1]_i_1__3_n_4 ;
  wire \q[20]_i_1__1_n_4 ;
  wire \q[21]_i_1__1_n_4 ;
  wire \q[22]_i_1__1_n_4 ;
  wire \q[23]_i_1__1_n_4 ;
  wire \q[24]_i_1__1_n_4 ;
  wire \q[25]_i_1__1_n_4 ;
  wire \q[26]_i_1__1_n_4 ;
  wire \q[27]_i_1__1_n_4 ;
  wire \q[28]_i_1__1_n_4 ;
  wire \q[29]_i_1__1_n_4 ;
  wire \q[2]_i_1__2_n_4 ;
  wire \q[3]_i_1__2_n_4 ;
  wire \q[43]_i_1__1_n_4 ;
  wire \q[4]_i_1__1_n_4 ;
  wire \q[5]_i_1__1_n_4 ;
  wire \q[6]_i_1__1_n_4 ;
  wire \q[7]_i_1__1_n_4 ;
  wire \q[8]_i_1__1_n_4 ;
  wire \q[9]_i_1__1_n_4 ;
  wire \q_reg[0]_0 ;
  wire [29:0]\q_reg[29]_0 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[19]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \align_len[30]_i_2__1 
       (.I0(fifo_rreq_data),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3__0_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3__0_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ));
  LUT5 #(
    .INIT(32'hEE4C4C4C)) 
    data_vld_i_1__6
       (.I0(\pout[6]_i_2__3_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__6_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_4),
        .Q(readRequestFIFONotEmpty),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFECFCF0F0)) 
    full_n_i_1__10
       (.I0(full_n_i_2__8_n_4),
        .I1(\q_reg[0]_0 ),
        .I2(rs2f_rreq_ack),
        .I3(data_vld_reg_0),
        .I4(data_vld_reg_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__10_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    full_n_i_2__8
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(full_n_i_3__4_n_4),
        .O(full_n_i_2__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(full_n_i_3__4_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__1
       (.I0(readRequestFIFONotEmpty),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0_0[3]),
        .I3(last_sect_carry__0[3]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[4]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[1]),
        .I3(last_sect_carry__0[1]),
        .I4(last_sect_carry__0_0[0]),
        .I5(last_sect_carry__0[0]),
        .O(\end_addr_buf_reg[31] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_4 ),
        .I1(\mem_reg[68][0]_srl32__0_n_4 ),
        .O(\mem_reg[68][0]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_4 ),
        .Q31(\mem_reg[68][0]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_5 ),
        .Q(\mem_reg[68][0]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_5 ),
        .Q(\mem_reg[68][0]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_4 ),
        .I1(\mem_reg[68][10]_srl32__0_n_4 ),
        .O(\mem_reg[68][10]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_4 ),
        .Q31(\mem_reg[68][10]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_5 ),
        .Q(\mem_reg[68][10]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_5 ),
        .Q(\mem_reg[68][10]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_4 ),
        .I1(\mem_reg[68][11]_srl32__0_n_4 ),
        .O(\mem_reg[68][11]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_4 ),
        .Q31(\mem_reg[68][11]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_5 ),
        .Q(\mem_reg[68][11]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_5 ),
        .Q(\mem_reg[68][11]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_4 ),
        .I1(\mem_reg[68][12]_srl32__0_n_4 ),
        .O(\mem_reg[68][12]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_4 ),
        .Q31(\mem_reg[68][12]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_5 ),
        .Q(\mem_reg[68][12]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_5 ),
        .Q(\mem_reg[68][12]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_4 ),
        .I1(\mem_reg[68][13]_srl32__0_n_4 ),
        .O(\mem_reg[68][13]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_4 ),
        .Q31(\mem_reg[68][13]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_5 ),
        .Q(\mem_reg[68][13]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_5 ),
        .Q(\mem_reg[68][13]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_4 ),
        .I1(\mem_reg[68][14]_srl32__0_n_4 ),
        .O(\mem_reg[68][14]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_4 ),
        .Q31(\mem_reg[68][14]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_5 ),
        .Q(\mem_reg[68][14]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_5 ),
        .Q(\mem_reg[68][14]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_4 ),
        .I1(\mem_reg[68][15]_srl32__0_n_4 ),
        .O(\mem_reg[68][15]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_4 ),
        .Q31(\mem_reg[68][15]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_5 ),
        .Q(\mem_reg[68][15]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_5 ),
        .Q(\mem_reg[68][15]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_4 ),
        .I1(\mem_reg[68][16]_srl32__0_n_4 ),
        .O(\mem_reg[68][16]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_4 ),
        .Q31(\mem_reg[68][16]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_5 ),
        .Q(\mem_reg[68][16]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_5 ),
        .Q(\mem_reg[68][16]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_4 ),
        .I1(\mem_reg[68][17]_srl32__0_n_4 ),
        .O(\mem_reg[68][17]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_4 ),
        .Q31(\mem_reg[68][17]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_5 ),
        .Q(\mem_reg[68][17]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_5 ),
        .Q(\mem_reg[68][17]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_4 ),
        .I1(\mem_reg[68][18]_srl32__0_n_4 ),
        .O(\mem_reg[68][18]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_4 ),
        .Q31(\mem_reg[68][18]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_5 ),
        .Q(\mem_reg[68][18]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_5 ),
        .Q(\mem_reg[68][18]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_4 ),
        .I1(\mem_reg[68][19]_srl32__0_n_4 ),
        .O(\mem_reg[68][19]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_4 ),
        .Q31(\mem_reg[68][19]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_5 ),
        .Q(\mem_reg[68][19]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_5 ),
        .Q(\mem_reg[68][19]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_4 ),
        .I1(\mem_reg[68][1]_srl32__0_n_4 ),
        .O(\mem_reg[68][1]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_4 ),
        .Q31(\mem_reg[68][1]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_5 ),
        .Q(\mem_reg[68][1]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_5 ),
        .Q(\mem_reg[68][1]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_4 ),
        .I1(\mem_reg[68][20]_srl32__0_n_4 ),
        .O(\mem_reg[68][20]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_4 ),
        .Q31(\mem_reg[68][20]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_5 ),
        .Q(\mem_reg[68][20]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_5 ),
        .Q(\mem_reg[68][20]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_4 ),
        .I1(\mem_reg[68][21]_srl32__0_n_4 ),
        .O(\mem_reg[68][21]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_4 ),
        .Q31(\mem_reg[68][21]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_5 ),
        .Q(\mem_reg[68][21]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_5 ),
        .Q(\mem_reg[68][21]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_4 ),
        .I1(\mem_reg[68][22]_srl32__0_n_4 ),
        .O(\mem_reg[68][22]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_4 ),
        .Q31(\mem_reg[68][22]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_5 ),
        .Q(\mem_reg[68][22]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_5 ),
        .Q(\mem_reg[68][22]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_4 ),
        .I1(\mem_reg[68][23]_srl32__0_n_4 ),
        .O(\mem_reg[68][23]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_4 ),
        .Q31(\mem_reg[68][23]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_5 ),
        .Q(\mem_reg[68][23]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_5 ),
        .Q(\mem_reg[68][23]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_4 ),
        .I1(\mem_reg[68][24]_srl32__0_n_4 ),
        .O(\mem_reg[68][24]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_4 ),
        .Q31(\mem_reg[68][24]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_5 ),
        .Q(\mem_reg[68][24]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_5 ),
        .Q(\mem_reg[68][24]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_4 ),
        .I1(\mem_reg[68][25]_srl32__0_n_4 ),
        .O(\mem_reg[68][25]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_4 ),
        .Q31(\mem_reg[68][25]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_5 ),
        .Q(\mem_reg[68][25]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_5 ),
        .Q(\mem_reg[68][25]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_4 ),
        .I1(\mem_reg[68][26]_srl32__0_n_4 ),
        .O(\mem_reg[68][26]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_4 ),
        .Q31(\mem_reg[68][26]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_5 ),
        .Q(\mem_reg[68][26]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_5 ),
        .Q(\mem_reg[68][26]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_4 ),
        .I1(\mem_reg[68][27]_srl32__0_n_4 ),
        .O(\mem_reg[68][27]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_4 ),
        .Q31(\mem_reg[68][27]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_5 ),
        .Q(\mem_reg[68][27]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_5 ),
        .Q(\mem_reg[68][27]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_4 ),
        .I1(\mem_reg[68][28]_srl32__0_n_4 ),
        .O(\mem_reg[68][28]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_4 ),
        .Q31(\mem_reg[68][28]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_5 ),
        .Q(\mem_reg[68][28]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_5 ),
        .Q(\mem_reg[68][28]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_4 ),
        .I1(\mem_reg[68][29]_srl32__0_n_4 ),
        .O(\mem_reg[68][29]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_4 ),
        .Q31(\mem_reg[68][29]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_5 ),
        .Q(\mem_reg[68][29]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_5 ),
        .Q(\mem_reg[68][29]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_4 ),
        .I1(\mem_reg[68][2]_srl32__0_n_4 ),
        .O(\mem_reg[68][2]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_4 ),
        .Q31(\mem_reg[68][2]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_5 ),
        .Q(\mem_reg[68][2]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_5 ),
        .Q(\mem_reg[68][2]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_4 ),
        .I1(\mem_reg[68][3]_srl32__0_n_4 ),
        .O(\mem_reg[68][3]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_4 ),
        .Q31(\mem_reg[68][3]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_5 ),
        .Q(\mem_reg[68][3]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_5 ),
        .Q(\mem_reg[68][3]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_4 ),
        .I1(\mem_reg[68][43]_srl32__0_n_4 ),
        .O(\mem_reg[68][43]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [30]),
        .Q(\mem_reg[68][43]_srl32_n_4 ),
        .Q31(\mem_reg[68][43]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_5 ),
        .Q(\mem_reg[68][43]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_5 ),
        .Q(\mem_reg[68][43]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_4 ),
        .I1(\mem_reg[68][4]_srl32__0_n_4 ),
        .O(\mem_reg[68][4]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_4 ),
        .Q31(\mem_reg[68][4]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_5 ),
        .Q(\mem_reg[68][4]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_5 ),
        .Q(\mem_reg[68][4]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_4 ),
        .I1(\mem_reg[68][5]_srl32__0_n_4 ),
        .O(\mem_reg[68][5]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_4 ),
        .Q31(\mem_reg[68][5]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_5 ),
        .Q(\mem_reg[68][5]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_5 ),
        .Q(\mem_reg[68][5]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_4 ),
        .I1(\mem_reg[68][6]_srl32__0_n_4 ),
        .O(\mem_reg[68][6]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_4 ),
        .Q31(\mem_reg[68][6]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_5 ),
        .Q(\mem_reg[68][6]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_5 ),
        .Q(\mem_reg[68][6]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_4 ),
        .I1(\mem_reg[68][7]_srl32__0_n_4 ),
        .O(\mem_reg[68][7]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_4 ),
        .Q31(\mem_reg[68][7]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_5 ),
        .Q(\mem_reg[68][7]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_5 ),
        .Q(\mem_reg[68][7]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_4 ),
        .I1(\mem_reg[68][8]_srl32__0_n_4 ),
        .O(\mem_reg[68][8]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_4 ),
        .Q31(\mem_reg[68][8]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_5 ),
        .Q(\mem_reg[68][8]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_5 ),
        .Q(\mem_reg[68][8]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_4 ),
        .I1(\mem_reg[68][9]_srl32__0_n_4 ),
        .O(\mem_reg[68][9]_mux_n_4 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_4 ),
        .Q31(\mem_reg[68][9]_srl32_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_5 ),
        .Q(\mem_reg[68][9]_srl32__0_n_4 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_5 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_5 ),
        .Q(\mem_reg[68][9]_srl32__1_n_4 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[4]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55559555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(data_vld_reg_n_4),
        .I2(data_vld_reg_0),
        .I3(rs2f_rreq_ack),
        .I4(\q_reg[0]_0 ),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__7 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__7_n_4 ));
  LUT5 #(
    .INIT(32'h0F008800)) 
    \pout[6]_i_1__3 
       (.I0(data_vld_reg_0),
        .I1(rs2f_rreq_ack),
        .I2(\pout[6]_i_2__3_n_4 ),
        .I3(data_vld_reg_n_4),
        .I4(\q_reg[0]_0 ),
        .O(\pout[6]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \pout[6]_i_2__3 
       (.I0(data_vld_reg_0),
        .I1(rs2f_rreq_ack),
        .I2(\pout[6]_i_3__0_n_4 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\pout[6]_i_2__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .O(\pout[6]_i_3__0_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout[0]_i_1__7_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_4 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__2 
       (.I0(\mem_reg[68][0]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_4 ),
        .O(\q[0]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1__1 
       (.I0(\mem_reg[68][10]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_4 ),
        .O(\q[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1__1 
       (.I0(\mem_reg[68][11]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_4 ),
        .O(\q[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1__1 
       (.I0(\mem_reg[68][12]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_4 ),
        .O(\q[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1__1 
       (.I0(\mem_reg[68][13]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_4 ),
        .O(\q[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1__1 
       (.I0(\mem_reg[68][14]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_4 ),
        .O(\q[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1__1 
       (.I0(\mem_reg[68][15]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_4 ),
        .O(\q[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1__1 
       (.I0(\mem_reg[68][16]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_4 ),
        .O(\q[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1__1 
       (.I0(\mem_reg[68][17]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_4 ),
        .O(\q[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1__1 
       (.I0(\mem_reg[68][18]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_4 ),
        .O(\q[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1__1 
       (.I0(\mem_reg[68][19]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_4 ),
        .O(\q[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__3 
       (.I0(\mem_reg[68][1]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_4 ),
        .O(\q[1]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1__1 
       (.I0(\mem_reg[68][20]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_4 ),
        .O(\q[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1__1 
       (.I0(\mem_reg[68][21]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_4 ),
        .O(\q[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1__1 
       (.I0(\mem_reg[68][22]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_4 ),
        .O(\q[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1__1 
       (.I0(\mem_reg[68][23]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_4 ),
        .O(\q[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1__1 
       (.I0(\mem_reg[68][24]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_4 ),
        .O(\q[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1__1 
       (.I0(\mem_reg[68][25]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_4 ),
        .O(\q[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1__1 
       (.I0(\mem_reg[68][26]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_4 ),
        .O(\q[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1__1 
       (.I0(\mem_reg[68][27]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_4 ),
        .O(\q[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1__1 
       (.I0(\mem_reg[68][28]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_4 ),
        .O(\q[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1__1 
       (.I0(\mem_reg[68][29]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_4 ),
        .O(\q[29]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__2 
       (.I0(\mem_reg[68][2]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_4 ),
        .O(\q[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__2 
       (.I0(\mem_reg[68][3]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_4 ),
        .O(\q[3]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1__1 
       (.I0(\mem_reg[68][43]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_4 ),
        .O(\q[43]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1__1 
       (.I0(\mem_reg[68][4]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_4 ),
        .O(\q[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1__1 
       (.I0(\mem_reg[68][5]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_4 ),
        .O(\q[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1__1 
       (.I0(\mem_reg[68][6]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_4 ),
        .O(\q[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1__1 
       (.I0(\mem_reg[68][7]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_4 ),
        .O(\q[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1__1 
       (.I0(\mem_reg[68][8]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_4 ),
        .O(\q[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1__1 
       (.I0(\mem_reg[68][9]_srl32__1_n_4 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_4 ),
        .O(\q[9]_i_1__1_n_4 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[0]_i_1__2_n_4 ),
        .Q(\q_reg[29]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[10]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[11]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[12]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[13]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[14]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[15]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[16]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[17]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[18]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[19]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[1]_i_1__3_n_4 ),
        .Q(\q_reg[29]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[20]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[21]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[22]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[23]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[24]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[25]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[26]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[27]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[28]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[29]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[2]_i_1__2_n_4 ),
        .Q(\q_reg[29]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[3]_i_1__2_n_4 ),
        .Q(\q_reg[29]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[43]_i_1__1_n_4 ),
        .Q(fifo_rreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[4]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[5]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[6]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[7]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[8]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[9]_i_1__1_n_4 ),
        .Q(\q_reg[29]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__1 
       (.I0(readRequestFIFONotEmpty),
        .I1(\sect_cnt_reg[19] ),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "matmul_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    rreq_handling_reg,
    full_n_reg_0,
    E,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \end_addr_buf_reg[5] ,
    \end_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \end_addr_buf_reg[8] ,
    \end_addr_buf_reg[9] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    full_n_reg_7,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    full_n_reg_8,
    SR,
    ap_rst_n_inv_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg_0,
    ap_clk,
    ap_rst_n_inv,
    rreq_handling_reg_1,
    CO,
    readRequestFIFONotEmpty,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    Q,
    \sect_addr_buf_reg[11] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    beat_len_buf,
    invalid_len_event_reg2,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_2,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event);
  output empty_n_reg_0;
  output rreq_handling_reg;
  output full_n_reg_0;
  output [0:0]E;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \end_addr_buf_reg[4] ;
  output \end_addr_buf_reg[5] ;
  output \end_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \end_addr_buf_reg[8] ;
  output \end_addr_buf_reg[9] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output full_n_reg_7;
  output invalid_len_event_reg2_reg;
  output [19:0]D;
  output next_rreq;
  output [0:0]full_n_reg_8;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input readRequestFIFONotEmpty;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]Q;
  input [0:0]\sect_addr_buf_reg[11] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [0:0]beat_len_buf;
  input invalid_len_event_reg2;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_2;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [0:0]beat_len_buf;
  wire beat_valid;
  wire [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire data_vld_i_1__7_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__5_n_4;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[5] ;
  wire \end_addr_buf_reg[6] ;
  wire \end_addr_buf_reg[7] ;
  wire \end_addr_buf_reg[8] ;
  wire \end_addr_buf_reg[9] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__11_n_4;
  wire full_n_i_2__9_n_4;
  wire full_n_i_3__6_n_4;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire [0:0]full_n_reg_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem1_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__8_n_4 ;
  wire \pout[1]_i_1__3_n_4 ;
  wire \pout[2]_i_1__1_n_4 ;
  wire \pout[3]_i_1__3_n_4 ;
  wire \pout[3]_i_2__3_n_4 ;
  wire \pout[3]_i_3__3_n_4 ;
  wire \pout[3]_i_5__1_n_4 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[30]_i_1__1 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(readRequestFIFONotEmpty),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[0]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[1]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[2]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(full_n_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[3]),
        .O(full_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_7));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__7
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(\pout[3]_i_3__3_n_4 ),
        .I2(full_n_i_2__9_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__7_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__5
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__6
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__4
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
    full_n_i_1__11
       (.I0(full_n_i_2__9_n_4),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5__1_n_4 ),
        .I3(pout_reg[0]),
        .I4(full_n_i_3__6_n_4),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__11_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__9
       (.I0(data_vld_reg_n_4),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__9_n_4));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__6
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__6_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(full_n_reg_0),
        .O(full_n_reg_8));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__8 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__3 
       (.I0(\pout[3]_i_5__1_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5__1_n_4 ),
        .O(\pout[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__3 
       (.I0(\pout[3]_i_3__3_n_4 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_4),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(\pout[3]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__3 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5__1_n_4 ),
        .O(\pout[3]_i_2__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__3_n_4 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5__1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_4),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5__1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[0]_i_1__8_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[1]_i_1__3_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[2]_i_1__1_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[3]_i_2__3_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    readRequestFIFONotEmptyReg_i_1__0
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(rreq_handling_reg_2),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__0
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\sect_addr_buf_reg[11] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(beat_len_buf),
        .O(\end_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(beat_len_buf),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_read
   (full_n_reg,
    m_axi_gmem1_ARADDR,
    out_BUS_ARLEN,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \data_p1_reg[31] ,
    \state_reg[0] ,
    m_axi_gmem1_RVALID,
    gmem0_ARREADY,
    \data_p2_reg[0] ,
    m_axi_gmem1_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    \data_p2_reg[29] ,
    gmem1_RREADY,
    \data_p1_reg[0] );
  output full_n_reg;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]out_BUS_ARLEN;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [31:0]\data_p1_reg[31] ;
  output [0:0]\state_reg[0] ;
  input m_axi_gmem1_RVALID;
  input gmem0_ARREADY;
  input [0:0]\data_p2_reg[0] ;
  input m_axi_gmem1_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input [29:0]\data_p2_reg[29] ;
  input gmem1_RREADY;
  input \data_p1_reg[0] ;

  wire [32:0]D;
  wire [30:30]align_len0;
  wire \align_len_reg_n_4_[12] ;
  wire \align_len_reg_n_4_[30] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire [9:9]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_4_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_4_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [31:2]data1;
  wire \data_p1_reg[0] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [0:0]\data_p2_reg[0] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [34:34]data_pack;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__1_n_4;
  wire end_addr_carry__0_i_2__1_n_4;
  wire end_addr_carry__0_i_3__1_n_4;
  wire end_addr_carry__0_i_4__1_n_4;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__1_n_4;
  wire end_addr_carry__1_i_2__1_n_4;
  wire end_addr_carry__1_i_3__1_n_4;
  wire end_addr_carry__1_i_4__1_n_4;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__1_n_4;
  wire end_addr_carry__2_i_2__1_n_4;
  wire end_addr_carry__2_i_3__1_n_4;
  wire end_addr_carry__2_i_4__1_n_4;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__1_n_4;
  wire end_addr_carry__3_i_2__1_n_4;
  wire end_addr_carry__3_i_3__1_n_4;
  wire end_addr_carry__3_i_4__1_n_4;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__1_n_4;
  wire end_addr_carry__4_i_2__1_n_4;
  wire end_addr_carry__4_i_3__1_n_4;
  wire end_addr_carry__4_i_4__1_n_4;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__1_n_4;
  wire end_addr_carry__5_i_2__1_n_4;
  wire end_addr_carry__5_i_3__1_n_4;
  wire end_addr_carry__5_i_4__1_n_4;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__1_n_4;
  wire end_addr_carry__6_i_2__1_n_4;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__1_n_4;
  wire end_addr_carry_i_2__1_n_4;
  wire end_addr_carry_i_3__1_n_4;
  wire end_addr_carry_i_4__1_n_4;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_4;
  wire first_sect_carry__0_i_2__1_n_4;
  wire first_sect_carry__0_i_3__1_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__1_n_4;
  wire first_sect_carry_i_2__1_n_4;
  wire first_sect_carry_i_3__1_n_4;
  wire first_sect_carry_i_4__1_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire gmem1_RREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_i_1__1_n_4;
  wire last_sect_carry_i_2__1_n_4;
  wire last_sect_carry_i_3__1_n_4;
  wire last_sect_carry_i_4__1_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [3:0]out_BUS_ARLEN;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_21_in;
  wire p_22_in;
  wire [4:0]pout_reg;
  wire [29:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_4;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [43:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(1'b1),
        .Q(\align_len_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(align_len0),
        .Q(\align_len_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[12] ),
        .Q(beat_len_buf),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_40),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(buff_rdata_n_6),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\pout_reg[0] (fifo_rctl_n_4),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_25),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(out_BUS_ARLEN[0]),
        .I2(out_BUS_ARLEN[1]),
        .I3(out_BUS_ARLEN[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(out_BUS_ARLEN[1]),
        .I2(out_BUS_ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(out_BUS_ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(out_BUS_ARLEN[2]),
        .I2(out_BUS_ARLEN[1]),
        .I3(out_BUS_ARLEN[0]),
        .I4(out_BUS_ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(out_BUS_ARLEN[2]),
        .I2(out_BUS_ARLEN[1]),
        .I3(out_BUS_ARLEN[0]),
        .I4(out_BUS_ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem1_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_9),
        .Q(out_BUS_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_10),
        .Q(out_BUS_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_11),
        .Q(out_BUS_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_13),
        .Q(out_BUS_ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_48));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_24),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O(end_addr[5:2]),
        .S({end_addr_carry_i_1__1_n_4,end_addr_carry_i_2__1_n_4,end_addr_carry_i_3__1_n_4,end_addr_carry_i_4__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__1_n_4,end_addr_carry__0_i_2__1_n_4,end_addr_carry__0_i_3__1_n_4,end_addr_carry__0_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__0_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__1_n_4,end_addr_carry__1_i_2__1_n_4,end_addr_carry__1_i_3__1_n_4,end_addr_carry__1_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__1_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry__1_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__1_n_4,end_addr_carry__2_i_2__1_n_4,end_addr_carry__2_i_3__1_n_4,end_addr_carry__2_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__2_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__1_n_4,end_addr_carry__3_i_2__1_n_4,end_addr_carry__3_i_3__1_n_4,end_addr_carry__3_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__3_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__1_n_4,end_addr_carry__4_i_2__1_n_4,end_addr_carry__4_i_3__1_n_4,end_addr_carry__4_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__4_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__1_n_4,end_addr_carry__5_i_2__1_n_4,end_addr_carry__5_i_3__1_n_4,end_addr_carry__5_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__5_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__1_n_4,end_addr_carry__6_i_2__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\align_len_reg_n_4_[30] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[30] ),
        .O(end_addr_carry__6_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[12] ),
        .O(end_addr_carry_i_4__1_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45}),
        .E(fifo_rctl_n_7),
        .Q({\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .SR(fifo_rctl_n_48),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_49),
        .beat_len_buf(beat_len_buf),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (p_21_in),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_18),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\end_addr_buf_reg[10] (fifo_rctl_n_22),
        .\end_addr_buf_reg[11] (fifo_rctl_n_23),
        .\end_addr_buf_reg[2] (fifo_rctl_n_14),
        .\end_addr_buf_reg[3] (fifo_rctl_n_15),
        .\end_addr_buf_reg[4] (fifo_rctl_n_16),
        .\end_addr_buf_reg[5] (fifo_rctl_n_17),
        .\end_addr_buf_reg[6] (fifo_rctl_n_18),
        .\end_addr_buf_reg[7] (fifo_rctl_n_19),
        .\end_addr_buf_reg[8] (fifo_rctl_n_20),
        .\end_addr_buf_reg[9] (fifo_rctl_n_21),
        .full_n_reg_0(fifo_rctl_n_6),
        .full_n_reg_1(fifo_rctl_n_8),
        .full_n_reg_2(fifo_rctl_n_9),
        .full_n_reg_3(fifo_rctl_n_10),
        .full_n_reg_4(fifo_rctl_n_11),
        .full_n_reg_5(fifo_rctl_n_12),
        .full_n_reg_6(fifo_rctl_n_13),
        .full_n_reg_7(fifo_rctl_n_24),
        .full_n_reg_8(p_22_in),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_25),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_rreq(next_rreq),
        .\pout_reg[0]_0 (buff_rdata_n_6),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_5),
        .rreq_handling_reg_0(fifo_rctl_n_51),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .rreq_handling_reg_2(readRequestFIFONotEmptyReg_reg_n_4),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .\sect_len_buf_reg[9]_0 ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.D(align_len0),
        .DI(fifo_rreq_n_19),
        .E(fifo_rreq_n_17),
        .Q(pout_reg),
        .S({fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3__0_0 ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3__0_1 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(rs2f_rreq_valid),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22}),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] }),
        .\mem_reg[68][43]_srl32__0_0 ({rs2f_rreq_data[43],rs2f_rreq_data[29:0]}),
        .\pout_reg[5]_0 ({fifo_rreq_n_15,fifo_rreq_n_16}),
        .\pout_reg[6]_0 ({p_0_out_carry__0_n_10,p_0_out_carry__0_n_11,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .\q_reg[0]_0 (fifo_rctl_n_5),
        .\q_reg[29]_0 (q),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (readRequestFIFONotEmptyReg_reg_n_4),
        .\sect_cnt_reg[19]_0 (rreq_handling_reg_n_4),
        .\sect_cnt_reg[19]_1 (fifo_rctl_n_6),
        .\sect_len_buf_reg[7] (fifo_rreq_n_18));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_4,first_sect_carry_i_2__1_n_4,first_sect_carry_i_3__1_n_4,first_sect_carry_i_4__1_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_4,first_sect_carry__0_i_2__1_n_4,first_sect_carry__0_i_3__1_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_4_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_4_[10] ),
        .O(first_sect_carry_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .I3(p_0_in_0[4]),
        .I4(\sect_cnt_reg_n_4_[3] ),
        .I5(p_0_in_0[3]),
        .O(first_sect_carry_i_3__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4__1_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__1_n_4,last_sect_carry_i_2__1_n_4,last_sect_carry_i_3__1_n_4,last_sect_carry_i_4__1_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_4_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(last_sect_carry_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_4_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(last_sect_carry_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(\sect_cnt_reg_n_4_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .CYINIT(pout_reg[0]),
        .DI({pout_reg[3:1],fifo_rreq_n_19}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .S({fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_4),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pout_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_10,p_0_out_carry__0_n_11}),
        .S({1'b0,1'b0,fifo_rreq_n_15,fifo_rreq_n_16}));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_51),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .Q({\bus_equal_gen.data_buf_reg_n_4_[31] ,\bus_equal_gen.data_buf_reg_n_4_[30] ,\bus_equal_gen.data_buf_reg_n_4_[29] ,\bus_equal_gen.data_buf_reg_n_4_[28] ,\bus_equal_gen.data_buf_reg_n_4_[27] ,\bus_equal_gen.data_buf_reg_n_4_[26] ,\bus_equal_gen.data_buf_reg_n_4_[25] ,\bus_equal_gen.data_buf_reg_n_4_[24] ,\bus_equal_gen.data_buf_reg_n_4_[23] ,\bus_equal_gen.data_buf_reg_n_4_[22] ,\bus_equal_gen.data_buf_reg_n_4_[21] ,\bus_equal_gen.data_buf_reg_n_4_[20] ,\bus_equal_gen.data_buf_reg_n_4_[19] ,\bus_equal_gen.data_buf_reg_n_4_[18] ,\bus_equal_gen.data_buf_reg_n_4_[17] ,\bus_equal_gen.data_buf_reg_n_4_[16] ,\bus_equal_gen.data_buf_reg_n_4_[15] ,\bus_equal_gen.data_buf_reg_n_4_[14] ,\bus_equal_gen.data_buf_reg_n_4_[13] ,\bus_equal_gen.data_buf_reg_n_4_[12] ,\bus_equal_gen.data_buf_reg_n_4_[11] ,\bus_equal_gen.data_buf_reg_n_4_[10] ,\bus_equal_gen.data_buf_reg_n_4_[9] ,\bus_equal_gen.data_buf_reg_n_4_[8] ,\bus_equal_gen.data_buf_reg_n_4_[7] ,\bus_equal_gen.data_buf_reg_n_4_[6] ,\bus_equal_gen.data_buf_reg_n_4_[5] ,\bus_equal_gen.data_buf_reg_n_4_[4] ,\bus_equal_gen.data_buf_reg_n_4_[3] ,\bus_equal_gen.data_buf_reg_n_4_[2] ,\bus_equal_gen.data_buf_reg_n_4_[1] ,\bus_equal_gen.data_buf_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .gmem1_RREADY(gmem1_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_reg_slice rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[43]_0 ({rs2f_rreq_data[43],rs2f_rreq_data[29:0]}),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .gmem0_ARREADY(gmem0_ARREADY),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .s_ready_t_reg_1(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_49));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_49));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_17),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[8]),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[9]),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[10]),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[11]),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[12]),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[13]),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[14]),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[15]),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[16]),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[17]),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[18]),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[19]),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[20]),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[21]),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[22]),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[23]),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[24]),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[25]),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[26]),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[27]),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[0]),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[28]),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[29]),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[1]),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[2]),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[3]),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[4]),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[5]),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[6]),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(q[7]),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    s_ready_t_reg_1,
    Q,
    \data_p1_reg[43]_0 ,
    ap_rst_n_inv,
    ap_clk,
    gmem0_ARREADY,
    \data_p2_reg[0]_0 ,
    rs2f_rreq_ack,
    \data_p1_reg[0]_0 ,
    \data_p2_reg[29]_0 );
  output s_ready_t_reg_0;
  output s_ready_t_reg_1;
  output [0:0]Q;
  output [30:0]\data_p1_reg[43]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem0_ARREADY;
  input [0:0]\data_p2_reg[0]_0 ;
  input rs2f_rreq_ack;
  input \data_p1_reg[0]_0 ;
  input [29:0]\data_p2_reg[29]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_4 ;
  wire \data_p1[10]_i_1__3_n_4 ;
  wire \data_p1[11]_i_1__3_n_4 ;
  wire \data_p1[12]_i_1__3_n_4 ;
  wire \data_p1[13]_i_1__3_n_4 ;
  wire \data_p1[14]_i_1__3_n_4 ;
  wire \data_p1[15]_i_1__3_n_4 ;
  wire \data_p1[16]_i_1__3_n_4 ;
  wire \data_p1[17]_i_1__3_n_4 ;
  wire \data_p1[18]_i_1__3_n_4 ;
  wire \data_p1[19]_i_1__3_n_4 ;
  wire \data_p1[1]_i_1__2_n_4 ;
  wire \data_p1[20]_i_1__3_n_4 ;
  wire \data_p1[21]_i_1__3_n_4 ;
  wire \data_p1[22]_i_1__3_n_4 ;
  wire \data_p1[23]_i_1__3_n_4 ;
  wire \data_p1[24]_i_1__3_n_4 ;
  wire \data_p1[25]_i_1__3_n_4 ;
  wire \data_p1[26]_i_1__3_n_4 ;
  wire \data_p1[27]_i_1__3_n_4 ;
  wire \data_p1[28]_i_1__3_n_4 ;
  wire \data_p1[29]_i_1__3_n_4 ;
  wire \data_p1[2]_i_1__3_n_4 ;
  wire \data_p1[3]_i_1__3_n_4 ;
  wire \data_p1[43]_i_2__1_n_4 ;
  wire \data_p1[4]_i_1__3_n_4 ;
  wire \data_p1[5]_i_1__3_n_4 ;
  wire \data_p1[6]_i_1__3_n_4 ;
  wire \data_p1[7]_i_1__3_n_4 ;
  wire \data_p1[8]_i_1__3_n_4 ;
  wire \data_p1[9]_i_1__3_n_4 ;
  wire \data_p1_reg[0]_0 ;
  wire [30:0]\data_p1_reg[43]_0 ;
  wire [43:0]data_p2;
  wire \data_p2[43]_i_1__0_n_4 ;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire gmem0_ARREADY;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__3_n_4;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_4 ;
  wire \state[1]_i_1__3_n_4 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h000000000080FF00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARREADY),
        .I2(\data_p2_reg[0]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0080FF80007F0080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARREADY),
        .I2(\data_p2_reg[0]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[0]),
        .O(\data_p1[0]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[10]),
        .O(\data_p1[10]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[11]),
        .O(\data_p1[11]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[12]),
        .O(\data_p1[12]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[13]),
        .O(\data_p1[13]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[14]),
        .O(\data_p1[14]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[15]),
        .O(\data_p1[15]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[16]),
        .O(\data_p1[16]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[17]),
        .O(\data_p1[17]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[18]),
        .O(\data_p1[18]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[19]),
        .O(\data_p1[19]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[1]),
        .O(\data_p1[1]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[20]),
        .O(\data_p1[20]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[21]),
        .O(\data_p1[21]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[22]),
        .O(\data_p1[22]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[23]),
        .O(\data_p1[23]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[24]),
        .O(\data_p1[24]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[25]),
        .O(\data_p1[25]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[26]),
        .O(\data_p1[26]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[27]),
        .O(\data_p1[27]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[28]),
        .O(\data_p1[28]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[29]),
        .O(\data_p1[29]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[2]),
        .O(\data_p1[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[3]),
        .O(\data_p1[3]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h4D40404040404040)) 
    \data_p1[43]_i_1__1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .I4(gmem0_ARREADY),
        .I5(\data_p2_reg[0]_0 ),
        .O(load_p1));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[43]_i_2__1 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(gmem0_ARREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_2__1_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[4]),
        .O(\data_p1[4]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[5]),
        .O(\data_p1[5]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[6]),
        .O(\data_p1[6]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[7]),
        .O(\data_p1[7]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[8]),
        .O(\data_p1[8]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[29]_0 [9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[9]),
        .O(\data_p1[9]_i_1__3_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_4 ),
        .Q(\data_p1_reg[43]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_4 ),
        .Q(\data_p1_reg[43]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_2__1_n_4 ),
        .Q(\data_p1_reg[43]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_4 ),
        .Q(\data_p1_reg[43]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[29]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARREADY),
        .I2(\data_p2_reg[0]_0 ),
        .O(s_ready_t_reg_1));
  LUT4 #(
    .INIT(16'hFF80)) 
    \data_p2[43]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARREADY),
        .I2(\data_p2_reg[0]_0 ),
        .I3(data_p2[43]),
        .O(\data_p2[43]_i_1__0_n_4 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[43]_i_1__0_n_4 ),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFF2AFF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARREADY),
        .I2(\data_p2_reg[0]_0 ),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(\data_p2_reg[0]_0 ),
        .I4(gmem0_ARREADY),
        .I5(s_ready_t_reg_0),
        .O(\state[0]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__3 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(gmem0_ARREADY),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(Q),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__3_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matmul_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    E,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    gmem1_RREADY,
    s_ready_t_reg_0,
    beat_valid,
    Q);
  output rdata_ack_t;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]E;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem1_RREADY;
  input s_ready_t_reg_0;
  input beat_valid;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__3_n_4 ;
  wire \data_p1[10]_i_1__4_n_4 ;
  wire \data_p1[11]_i_1__4_n_4 ;
  wire \data_p1[12]_i_1__4_n_4 ;
  wire \data_p1[13]_i_1__4_n_4 ;
  wire \data_p1[14]_i_1__4_n_4 ;
  wire \data_p1[15]_i_1__4_n_4 ;
  wire \data_p1[16]_i_1__4_n_4 ;
  wire \data_p1[17]_i_1__4_n_4 ;
  wire \data_p1[18]_i_1__4_n_4 ;
  wire \data_p1[19]_i_1__4_n_4 ;
  wire \data_p1[1]_i_1__3_n_4 ;
  wire \data_p1[20]_i_1__4_n_4 ;
  wire \data_p1[21]_i_1__4_n_4 ;
  wire \data_p1[22]_i_1__4_n_4 ;
  wire \data_p1[23]_i_1__4_n_4 ;
  wire \data_p1[24]_i_1__4_n_4 ;
  wire \data_p1[25]_i_1__4_n_4 ;
  wire \data_p1[26]_i_1__4_n_4 ;
  wire \data_p1[27]_i_1__4_n_4 ;
  wire \data_p1[28]_i_1__4_n_4 ;
  wire \data_p1[29]_i_1__4_n_4 ;
  wire \data_p1[2]_i_1__4_n_4 ;
  wire \data_p1[30]_i_1__1_n_4 ;
  wire \data_p1[31]_i_2__1_n_4 ;
  wire \data_p1[3]_i_1__4_n_4 ;
  wire \data_p1[4]_i_1__4_n_4 ;
  wire \data_p1[5]_i_1__4_n_4 ;
  wire \data_p1[6]_i_1__4_n_4 ;
  wire \data_p1[7]_i_1__4_n_4 ;
  wire \data_p1[8]_i_1__4_n_4 ;
  wire \data_p1[9]_i_1__4_n_4 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire gmem1_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem1_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem1_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__4 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__4 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__4 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__4 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__4 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__4 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__4 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__4 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__4 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__4 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__4 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__4 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__4 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__4 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__4 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__4 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__4 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__4 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__4 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__4 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__4 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1__0 
       (.I0(state__0[1]),
        .I1(gmem1_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__1 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__4 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__4 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__4 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__4 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__4 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__4 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__4 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__4_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_4 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_4 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__1_n_4 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_4 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem1_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(gmem1_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(gmem1_RREADY),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_12,
    ram_reg_0_i_87,
    ram_reg_0_i_87_0,
    ram_reg_0_i_87_1,
    ram_reg_0_i_87_2,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_26,
    ram_reg_1_i_17,
    ram_reg_0_6,
    ap_enable_reg_pp0_iter0,
    Q);
  output [4:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_12;
  input ram_reg_0_i_87;
  input ram_reg_0_i_87_0;
  input [0:0]ram_reg_0_i_87_1;
  input ram_reg_0_i_87_2;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [9:0]ram_reg_1_i_26;
  input [10:0]ram_reg_1_i_17;
  input ram_reg_0_6;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;

  wire [15:0]A_V_q0;
  wire [4:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_87;
  wire ram_reg_0_i_87_0;
  wire [0:0]ram_reg_0_i_87_1;
  wire ram_reg_0_i_87_2;
  wire [10:0]ram_reg_1_i_17;
  wire [9:0]ram_reg_1_i_26;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_128 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_i_87_0(ram_reg_0_i_87),
        .ram_reg_0_i_87_1(ram_reg_0_i_87_0),
        .ram_reg_0_i_87_2(ram_reg_0_i_87_1),
        .ram_reg_0_i_87_3(ram_reg_0_i_87_2),
        .ram_reg_1_i_17(ram_reg_1_i_17),
        .ram_reg_1_i_26(ram_reg_1_i_26));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_10
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    temp_sum_V_10_1_fu_2200,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_5,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_30);
  output [10:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  input p_reg_reg_4;
  input temp_sum_V_10_1_fu_2200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_5;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [4:0]ram_reg_1_i_30;

  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire [15:0]q0;
  wire [4:0]ram_reg_1_i_30;
  wire temp_sum_V_10_1_fu_2200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_120 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .q0(q0),
        .ram_reg_1_i_30(ram_reg_1_i_30),
        .temp_sum_V_10_1_fu_2200(temp_sum_V_10_1_fu_2200));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_11
   (P,
    temp_sum_V_12_1_fu_2280,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg,
    Q,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_0);
  output [15:0]P;
  output temp_sum_V_12_1_fu_2280;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg;
  input [1:0]Q;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q1;
  wire temp_sum_V_12_1_fu_2280;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_119 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q1(q1),
        .temp_sum_V_12_1_fu_2280(temp_sum_V_12_1_fu_2280));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_12
   (P,
    p_reg_reg,
    temp_sum_V_12_1_fu_2280,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_0);
  output [15:0]P;
  input p_reg_reg;
  input temp_sum_V_12_1_fu_2280;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_0;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q0;
  wire temp_sum_V_12_1_fu_2280;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_118 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q0(q0),
        .temp_sum_V_12_1_fu_2280(temp_sum_V_12_1_fu_2280));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_13
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg,
    d1,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg_0,
    \ap_CS_fsm_reg[12]_1 ,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_7,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_0_4,
    ram_reg_1_i_52,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_52_0,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1_i_77,
    ram_reg_1_i_77_0,
    ram_reg_1_i_58,
    ram_reg_1_12);
  output [2:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg;
  output [1:0]d1;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output p_reg_reg_0;
  output \ap_CS_fsm_reg[12]_1 ;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [0:0]ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_7;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input [0:0]ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_0_4;
  input [12:0]ram_reg_1_i_52;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_52_0;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1_i_77;
  input ram_reg_1_i_77_0;
  input ram_reg_1_i_58;
  input ram_reg_1_12;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [1:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire [0:0]ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [0:0]ram_reg_1_8;
  wire ram_reg_1_9;
  wire [12:0]ram_reg_1_i_52;
  wire [6:0]ram_reg_1_i_52_0;
  wire ram_reg_1_i_58;
  wire ram_reg_1_i_77;
  wire ram_reg_1_i_77_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_117 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[12]_1 (\ap_CS_fsm_reg[12]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_52_0(ram_reg_1_i_52),
        .ram_reg_1_i_52_1(ram_reg_1_i_52_0),
        .ram_reg_1_i_58_0(ram_reg_1_i_58),
        .ram_reg_1_i_77_0(ram_reg_1_i_77),
        .ram_reg_1_i_77_1(ram_reg_1_i_77_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_14
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    d0,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_0,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_0_1,
    p_reg_reg_13,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_14,
    ram_reg_1_15,
    ram_reg_0_2,
    ram_reg_1_i_93,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_93_0,
    ram_reg_1_16,
    ram_reg_0_i_100,
    ram_reg_0_i_100_0,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1_i_45,
    ram_reg_1_i_39,
    ram_reg_1_17,
    ram_reg_1_18,
    ram_reg_1_i_30,
    ram_reg_1_i_23);
  output [0:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output [0:0]d0;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [0:0]ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_0_0;
  input [1:0]ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input [1:0]ram_reg_1_8;
  input ram_reg_0_1;
  input p_reg_reg_13;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_14;
  input ram_reg_1_15;
  input ram_reg_0_2;
  input [14:0]ram_reg_1_i_93;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_1_i_93_0;
  input ram_reg_1_16;
  input ram_reg_0_i_100;
  input ram_reg_0_i_100_0;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1_i_45;
  input ram_reg_1_i_39;
  input ram_reg_1_17;
  input ram_reg_1_18;
  input ram_reg_1_i_30;
  input ram_reg_1_i_23;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_100;
  wire ram_reg_0_i_100_0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_17;
  wire ram_reg_1_18;
  wire [0:0]ram_reg_1_2;
  wire ram_reg_1_3;
  wire [1:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [1:0]ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_23;
  wire ram_reg_1_i_30;
  wire ram_reg_1_i_39;
  wire ram_reg_1_i_45;
  wire [14:0]ram_reg_1_i_93;
  wire [9:0]ram_reg_1_i_93_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_116 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_i_100_0(ram_reg_0_i_100),
        .ram_reg_0_i_100_1(ram_reg_0_i_100_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_13(ram_reg_1_13),
        .ram_reg_1_14(ram_reg_1_14),
        .ram_reg_1_15(ram_reg_1_15),
        .ram_reg_1_16(ram_reg_1_16),
        .ram_reg_1_17(ram_reg_1_17),
        .ram_reg_1_18(ram_reg_1_18),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_23_0(ram_reg_1_i_23),
        .ram_reg_1_i_30_0(ram_reg_1_i_30),
        .ram_reg_1_i_39_0(ram_reg_1_i_39),
        .ram_reg_1_i_45_0(ram_reg_1_i_45),
        .ram_reg_1_i_93_0(ram_reg_1_i_93),
        .ram_reg_1_i_93_1(ram_reg_1_i_93_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_15
   (P,
    temp_sum_V_16_1_fu_2440,
    p_reg_reg,
    p_reg_reg_0,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[12]_1 ,
    \ap_CS_fsm_reg[12]_2 ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_167,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_167_0,
    ram_reg_0_i_131,
    ram_reg_0_6,
    ram_reg_1_4,
    ram_reg_1_i_65,
    p_reg_reg_2);
  output [9:0]P;
  output temp_sum_V_16_1_fu_2440;
  output p_reg_reg;
  output p_reg_reg_0;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output \ap_CS_fsm_reg[12]_1 ;
  output \ap_CS_fsm_reg[12]_2 ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;
  input p_reg_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [2:0]ram_reg_1_i_167;
  input ap_enable_reg_pp0_iter0;
  input [2:0]ram_reg_1_i_167_0;
  input ram_reg_0_i_131;
  input ram_reg_0_6;
  input ram_reg_1_4;
  input ram_reg_1_i_65;
  input p_reg_reg_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire \ap_CS_fsm_reg[12]_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_131;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire [2:0]ram_reg_1_i_167;
  wire [2:0]ram_reg_1_i_167_0;
  wire ram_reg_1_i_65;
  wire temp_sum_V_16_1_fu_2440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_115 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[12]_1 (\ap_CS_fsm_reg[12]_1 ),
        .\ap_CS_fsm_reg[12]_2 (\ap_CS_fsm_reg[12]_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_i_131_0(ram_reg_0_i_131),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_i_167_0(ram_reg_1_i_167),
        .ram_reg_1_i_167_1(ram_reg_1_i_167_0),
        .ram_reg_1_i_65_0(ram_reg_1_i_65),
        .temp_sum_V_16_1_fu_2440(temp_sum_V_16_1_fu_2440));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_16
   (P,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg,
    temp_sum_V_16_1_fu_2440,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_0,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ram_reg_0,
    ram_reg_1_i_17,
    ram_reg_1_i_17_0,
    ram_reg_1_i_85,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_85_0);
  output [13:0]P;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  input p_reg_reg;
  input temp_sum_V_16_1_fu_2440;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ram_reg_0;
  input ram_reg_1_i_17;
  input ram_reg_1_i_17_0;
  input [0:0]ram_reg_1_i_85;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_1_i_85_0;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1_i_17;
  wire ram_reg_1_i_17_0;
  wire [0:0]ram_reg_1_i_85;
  wire [0:0]ram_reg_1_i_85_0;
  wire temp_sum_V_16_1_fu_2440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_114 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1_i_17(ram_reg_1_i_17),
        .ram_reg_1_i_17_0(ram_reg_1_i_17_0),
        .ram_reg_1_i_85_0(ram_reg_1_i_85),
        .ram_reg_1_i_85_1(ram_reg_1_i_85_0),
        .temp_sum_V_16_1_fu_2440(temp_sum_V_16_1_fu_2440));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_17
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[21] ,
    d1,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_6,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_i_53,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_i_70,
    ram_reg_0_i_142,
    ram_reg_0_i_142_0,
    ram_reg_1_i_53_0);
  output [6:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]d1;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_6;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input [7:0]ram_reg_1_i_53;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_i_70;
  input ram_reg_0_i_142;
  input ram_reg_0_i_142_0;
  input [8:0]ram_reg_1_i_53_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [6:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q1;
  wire ram_reg_0_i_142;
  wire ram_reg_0_i_142_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [7:0]ram_reg_1_i_53;
  wire [8:0]ram_reg_1_i_53_0;
  wire ram_reg_1_i_70;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_113 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q1(q1),
        .ram_reg_0_i_142(ram_reg_0_i_142),
        .ram_reg_0_i_142_0(ram_reg_0_i_142_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_53(ram_reg_1_i_53),
        .ram_reg_1_i_53_0(ram_reg_1_i_53_0),
        .ram_reg_1_i_70_0(ram_reg_1_i_70));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_18
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    \ap_CS_fsm_reg[13] ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_12,
    ram_reg_1_i_18,
    ram_reg_1_i_18_0,
    ram_reg_1_i_18_1,
    ram_reg_1_i_18_2,
    ram_reg_1_i_18_3,
    ram_reg_0_i_107,
    ram_reg_0_i_107_0,
    ram_reg_1_i_88,
    Q,
    ap_enable_reg_pp0_iter0);
  output [3:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output \ap_CS_fsm_reg[13] ;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_12;
  input ram_reg_1_i_18;
  input ram_reg_1_i_18_0;
  input ram_reg_1_i_18_1;
  input [6:0]ram_reg_1_i_18_2;
  input ram_reg_1_i_18_3;
  input ram_reg_0_i_107;
  input ram_reg_0_i_107_0;
  input [11:0]ram_reg_1_i_88;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [3:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0_i_107;
  wire ram_reg_0_i_107_0;
  wire ram_reg_1_i_18;
  wire ram_reg_1_i_18_0;
  wire ram_reg_1_i_18_1;
  wire [6:0]ram_reg_1_i_18_2;
  wire ram_reg_1_i_18_3;
  wire [11:0]ram_reg_1_i_88;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_112 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0_i_107(ram_reg_0_i_107),
        .ram_reg_0_i_107_0(ram_reg_0_i_107_0),
        .ram_reg_1_i_18(ram_reg_1_i_18),
        .ram_reg_1_i_18_0(ram_reg_1_i_18_0),
        .ram_reg_1_i_18_1(ram_reg_1_i_18_1),
        .ram_reg_1_i_18_2(ram_reg_1_i_18_2),
        .ram_reg_1_i_18_3(ram_reg_1_i_18_3),
        .ram_reg_1_i_88_0(ram_reg_1_i_88));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_19
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    \ap_CS_fsm_reg[21] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_3,
    p_reg_reg_4,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_147,
    ram_reg_0_i_147_0,
    ram_reg_0_i_147_1,
    ram_reg_0_i_147_2,
    ram_reg_0_i_335,
    ram_reg_0_i_335_0,
    ram_reg_0_i_153,
    ram_reg_0_i_153_0,
    ram_reg_0_i_335_1);
  output [10:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  output \ap_CS_fsm_reg[21] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_147;
  input ram_reg_0_i_147_0;
  input ram_reg_0_i_147_1;
  input ram_reg_0_i_147_2;
  input ram_reg_0_i_335;
  input ram_reg_0_i_335_0;
  input [4:0]ram_reg_0_i_153;
  input [4:0]ram_reg_0_i_153_0;
  input ram_reg_0_i_335_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_147;
  wire ram_reg_0_i_147_0;
  wire ram_reg_0_i_147_1;
  wire ram_reg_0_i_147_2;
  wire [4:0]ram_reg_0_i_153;
  wire [4:0]ram_reg_0_i_153_0;
  wire ram_reg_0_i_335;
  wire ram_reg_0_i_335_0;
  wire ram_reg_0_i_335_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_111 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_i_147(ram_reg_0_i_147),
        .ram_reg_0_i_147_0(ram_reg_0_i_147_0),
        .ram_reg_0_i_147_1(ram_reg_0_i_147_1),
        .ram_reg_0_i_147_2(ram_reg_0_i_147_2),
        .ram_reg_0_i_153(ram_reg_0_i_153),
        .ram_reg_0_i_153_0(ram_reg_0_i_153_0),
        .ram_reg_0_i_335_0(ram_reg_0_i_335),
        .ram_reg_0_i_335_1(ram_reg_0_i_335_0),
        .ram_reg_0_i_335_2(ram_reg_0_i_335_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_20
   (P,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_1,
    ram_reg_1_4,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_0_i_84,
    ram_reg_0_i_84_0,
    ram_reg_1_i_27,
    ram_reg_1_i_27_0,
    ram_reg_0_i_84_1);
  output [12:0]P;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_1;
  input ram_reg_1_4;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_0_i_84;
  input ram_reg_0_i_84_0;
  input [2:0]ram_reg_1_i_27;
  input [2:0]ram_reg_1_i_27_0;
  input ram_reg_0_i_84_1;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_84;
  wire ram_reg_0_i_84_0;
  wire ram_reg_0_i_84_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [2:0]ram_reg_1_i_27;
  wire [2:0]ram_reg_1_i_27_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_110 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm_reg[21]_0 ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_i_84_0(ram_reg_0_i_84),
        .ram_reg_0_i_84_1(ram_reg_0_i_84_0),
        .ram_reg_0_i_84_2(ram_reg_0_i_84_1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_i_27_0(ram_reg_1_i_27),
        .ram_reg_1_i_27_1(ram_reg_1_i_27_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_21
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_2,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_3,
    ram_reg_0_i_110,
    ram_reg_0_i_110_0,
    ram_reg_0_i_110_1,
    ram_reg_0_i_132,
    ram_reg_0_i_122,
    ram_reg_0_i_132_0,
    ram_reg_0_i_122_0);
  output [12:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_2;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_3;
  input ram_reg_0_i_110;
  input ram_reg_0_i_110_0;
  input ram_reg_0_i_110_1;
  input ram_reg_0_i_132;
  input [1:0]ram_reg_0_i_122;
  input ram_reg_0_i_132_0;
  input [1:0]ram_reg_0_i_122_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q1;
  wire ram_reg_0_i_110;
  wire ram_reg_0_i_110_0;
  wire ram_reg_0_i_110_1;
  wire [1:0]ram_reg_0_i_122;
  wire [1:0]ram_reg_0_i_122_0;
  wire ram_reg_0_i_132;
  wire ram_reg_0_i_132_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_109 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q1(q1),
        .ram_reg_0_i_110(ram_reg_0_i_110),
        .ram_reg_0_i_110_0(ram_reg_0_i_110_0),
        .ram_reg_0_i_110_1(ram_reg_0_i_110_1),
        .ram_reg_0_i_122(ram_reg_0_i_122),
        .ram_reg_0_i_122_0(ram_reg_0_i_122_0),
        .ram_reg_0_i_132(ram_reg_0_i_132),
        .ram_reg_0_i_132_0(ram_reg_0_i_132_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_22
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_3,
    ram_reg_0_i_78,
    ram_reg_1,
    ram_reg_0_i_78_0,
    ram_reg_0_i_78_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3);
  output [13:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [0:0]ram_reg_0_3;
  input p_reg_reg_3;
  input ram_reg_0_i_78;
  input ram_reg_1;
  input ram_reg_0_i_78_0;
  input ram_reg_0_i_78_1;
  input ram_reg_1_0;
  input [0:0]ram_reg_1_1;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [0:0]ram_reg_0_3;
  wire ram_reg_0_i_78;
  wire ram_reg_0_i_78_0;
  wire ram_reg_0_i_78_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [0:0]ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_108 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_i_78_0(ram_reg_0_i_78),
        .ram_reg_0_i_78_1(ram_reg_0_i_78_0),
        .ram_reg_0_i_78_2(ram_reg_0_i_78_1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_23
   (\icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[19]_1 ,
    \ap_CS_fsm_reg[19]_2 ,
    \ap_CS_fsm_reg[19]_3 ,
    d1,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_9,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_10,
    ram_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_i_58,
    ram_reg_1_i_58_0,
    ram_reg_1_i_58_1,
    ram_reg_1_10,
    P,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_i_54,
    ram_reg_1_i_54_0,
    ram_reg_1_14,
    ram_reg_1_i_53,
    ram_reg_1_15,
    ram_reg_1_16,
    ram_reg_1_i_53_0);
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output \ap_CS_fsm_reg[19]_1 ;
  output \ap_CS_fsm_reg[19]_2 ;
  output \ap_CS_fsm_reg[19]_3 ;
  output [0:0]d1;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_9;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_10;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_i_58;
  input ram_reg_1_i_58_0;
  input ram_reg_1_i_58_1;
  input ram_reg_1_10;
  input [0:0]P;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_i_54;
  input ram_reg_1_i_54_0;
  input ram_reg_1_14;
  input [15:0]ram_reg_1_i_53;
  input ram_reg_1_15;
  input ram_reg_1_16;
  input [15:0]ram_reg_1_i_53_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_1 ;
  wire \ap_CS_fsm_reg[19]_2 ;
  wire \ap_CS_fsm_reg[19]_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [15:0]ram_reg_1_i_53;
  wire [15:0]ram_reg_1_i_53_0;
  wire ram_reg_1_i_54;
  wire ram_reg_1_i_54_0;
  wire ram_reg_1_i_58;
  wire ram_reg_1_i_58_0;
  wire ram_reg_1_i_58_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_107 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[19]_0 (\ap_CS_fsm_reg[19]_0 ),
        .\ap_CS_fsm_reg[19]_1 (\ap_CS_fsm_reg[19]_1 ),
        .\ap_CS_fsm_reg[19]_2 (\ap_CS_fsm_reg[19]_2 ),
        .\ap_CS_fsm_reg[19]_3 (\ap_CS_fsm_reg[19]_3 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_13(ram_reg_1_13),
        .ram_reg_1_14(ram_reg_1_14),
        .ram_reg_1_15(ram_reg_1_15),
        .ram_reg_1_16(ram_reg_1_16),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_53_0(ram_reg_1_i_53),
        .ram_reg_1_i_53_1(ram_reg_1_i_53_0),
        .ram_reg_1_i_54_0(ram_reg_1_i_54),
        .ram_reg_1_i_54_1(ram_reg_1_i_54_0),
        .ram_reg_1_i_58(ram_reg_1_i_58),
        .ram_reg_1_i_58_0(ram_reg_1_i_58_0),
        .ram_reg_1_i_58_1(ram_reg_1_i_58_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_24
   (p_reg_reg,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[19]_1 ,
    \ap_CS_fsm_reg[19]_2 ,
    \ap_CS_fsm_reg[19]_3 ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_12,
    ram_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    P,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_0_7,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_0_8,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_0_i_107,
    ram_reg_1_i_18,
    ram_reg_0_i_107_0,
    ram_reg_0_i_107_1,
    ram_reg_1_i_18_0);
  output [0:0]p_reg_reg;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output \ap_CS_fsm_reg[19]_1 ;
  output \ap_CS_fsm_reg[19]_2 ;
  output \ap_CS_fsm_reg[19]_3 ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input p_reg_reg_10;
  input p_reg_reg_11;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_12;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input [0:0]P;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_0_7;
  input [3:0]ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_0_8;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_0_i_107;
  input [14:0]ram_reg_1_i_18;
  input ram_reg_0_i_107_0;
  input ram_reg_0_i_107_1;
  input [14:0]ram_reg_1_i_18_0;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_1 ;
  wire \ap_CS_fsm_reg[19]_2 ;
  wire \ap_CS_fsm_reg[19]_3 ;
  wire ap_clk;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_i_107;
  wire ram_reg_0_i_107_0;
  wire ram_reg_0_i_107_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [3:0]ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [14:0]ram_reg_1_i_18;
  wire [14:0]ram_reg_1_i_18_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_106 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[19]_0 (\ap_CS_fsm_reg[19]_0 ),
        .\ap_CS_fsm_reg[19]_1 (\ap_CS_fsm_reg[19]_1 ),
        .\ap_CS_fsm_reg[19]_2 (\ap_CS_fsm_reg[19]_2 ),
        .\ap_CS_fsm_reg[19]_3 (\ap_CS_fsm_reg[19]_3 ),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_i_107_0(ram_reg_0_i_107),
        .ram_reg_0_i_107_1(ram_reg_0_i_107_0),
        .ram_reg_0_i_107_2(ram_reg_0_i_107_1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_18_0(ram_reg_1_i_18),
        .ram_reg_1_i_18_1(ram_reg_1_i_18_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_25
   (p_reg_reg,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [15:0]p_reg_reg;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_105 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_26
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3,
    Q,
    ap_enable_reg_pp0_iter0,
    P);
  output [14:0]p_reg_reg;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]P;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [14:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_104 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_27
   (p_reg_reg,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [15:0]p_reg_reg;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_103 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_28
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1);
  output [15:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_102 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_29
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[23] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_6,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_i_53,
    ram_reg_1_1,
    ram_reg_1_i_53_0,
    ap_enable_reg_pp0_iter0);
  output [5:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[23] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_6;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1;
  input ram_reg_1_0;
  input [9:0]ram_reg_1_i_53;
  input ram_reg_1_1;
  input [7:0]ram_reg_1_i_53_0;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [9:0]ram_reg_1_i_53;
  wire [7:0]ram_reg_1_i_53_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_101 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[19]_0 (\ap_CS_fsm_reg[19]_0 ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_i_53(ram_reg_1_i_53),
        .ram_reg_1_i_53_0(ram_reg_1_i_53_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_3
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_5,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1_i_154,
    ram_reg_1_i_154_0);
  output [8:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_5;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_0;
  input [5:0]ram_reg_1_i_154;
  input [5:0]ram_reg_1_i_154_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q1;
  wire ram_reg_0;
  wire [5:0]ram_reg_1_i_154;
  wire [5:0]ram_reg_1_i_154_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_127 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1_i_154(ram_reg_1_i_154),
        .ram_reg_1_i_154_0(ram_reg_1_i_154_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_30
   (P,
    d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_6,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_97,
    ram_reg_0_i_97_0,
    ram_reg_1_i_37,
    ram_reg_0_i_97_1,
    ram_reg_1_i_37_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7);
  output [9:0]P;
  output [0:0]d0;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_6;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_97;
  input ram_reg_0_i_97_0;
  input [5:0]ram_reg_1_i_37;
  input ram_reg_0_i_97_1;
  input [5:0]ram_reg_1_i_37_0;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;

  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire ap_clk;
  wire [0:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_97;
  wire ram_reg_0_i_97_0;
  wire ram_reg_0_i_97_1;
  wire [5:0]ram_reg_1_i_37;
  wire [5:0]ram_reg_1_i_37_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_100 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_i_97(ram_reg_0_i_97),
        .ram_reg_0_i_97_0(ram_reg_0_i_97_0),
        .ram_reg_0_i_97_1(ram_reg_0_i_97_1),
        .ram_reg_1_i_37(ram_reg_1_i_37),
        .ram_reg_1_i_37_0(ram_reg_1_i_37_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_31
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    p_reg_reg,
    p_reg_reg_0,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    ram_reg_0_i_335,
    ram_reg_1_i_161,
    ram_reg_0_i_335_0,
    ram_reg_0_i_335_1,
    ram_reg_1_i_161_0);
  output [13:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  output p_reg_reg;
  output p_reg_reg_0;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ram_reg_0_i_335;
  input [1:0]ram_reg_1_i_161;
  input ram_reg_0_i_335_0;
  input ram_reg_0_i_335_1;
  input [1:0]ram_reg_1_i_161_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q1;
  wire ram_reg_0_i_335;
  wire ram_reg_0_i_335_0;
  wire ram_reg_0_i_335_1;
  wire [1:0]ram_reg_1_i_161;
  wire [1:0]ram_reg_1_i_161_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_99 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q1(q1),
        .ram_reg_0_i_335(ram_reg_0_i_335),
        .ram_reg_0_i_335_0(ram_reg_0_i_335_0),
        .ram_reg_0_i_335_1(ram_reg_0_i_335_1),
        .ram_reg_1_i_161(ram_reg_1_i_161),
        .ram_reg_1_i_161_0(ram_reg_1_i_161_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_32
   (P,
    d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_i_107,
    ram_reg_1_i_20,
    ram_reg_0_i_107_0,
    ram_reg_1_4,
    ram_reg_0_i_107_1,
    ap_enable_reg_pp0_iter0,
    Q,
    ram_reg_1_5,
    ram_reg_1_6);
  output [13:0]P;
  output [0:0]d0;
  output p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_0_i_107;
  input [1:0]ram_reg_1_i_20;
  input ram_reg_0_i_107_0;
  input [1:0]ram_reg_1_4;
  input ram_reg_0_i_107_1;
  input ap_enable_reg_pp0_iter0;
  input [2:0]Q;
  input ram_reg_1_5;
  input ram_reg_1_6;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q0;
  wire ram_reg_0_i_107;
  wire ram_reg_0_i_107_0;
  wire ram_reg_0_i_107_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [1:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [1:0]ram_reg_1_i_20;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_98 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q0(q0),
        .ram_reg_0_i_107(ram_reg_0_i_107),
        .ram_reg_0_i_107_0(ram_reg_0_i_107_0),
        .ram_reg_0_i_107_1(ram_reg_0_i_107_1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_i_20_0(ram_reg_1_i_20));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_33
   (P,
    temp_sum_V_34_1_fu_3160,
    \ap_CS_fsm_reg[23] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_2,
    ram_reg_0_i_138,
    ram_reg_0_i_138_0,
    ram_reg_0_i_138_1,
    ram_reg_0_i_319,
    ram_reg_1_i_152,
    ram_reg_0_i_319_0,
    ram_reg_1_i_152_0,
    ram_reg_0_i_319_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_3);
  output [11:0]P;
  output temp_sum_V_34_1_fu_3160;
  output \ap_CS_fsm_reg[23] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_2;
  input ram_reg_0_i_138;
  input ram_reg_0_i_138_0;
  input ram_reg_0_i_138_1;
  input ram_reg_0_i_319;
  input [3:0]ram_reg_1_i_152;
  input ram_reg_0_i_319_0;
  input [3:0]ram_reg_1_i_152_0;
  input ram_reg_0_i_319_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_3;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [11:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_138;
  wire ram_reg_0_i_138_0;
  wire ram_reg_0_i_138_1;
  wire ram_reg_0_i_319;
  wire ram_reg_0_i_319_0;
  wire ram_reg_0_i_319_1;
  wire [3:0]ram_reg_1_i_152;
  wire [3:0]ram_reg_1_i_152_0;
  wire temp_sum_V_34_1_fu_3160;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_97 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_i_138(ram_reg_0_i_138),
        .ram_reg_0_i_138_0(ram_reg_0_i_138_0),
        .ram_reg_0_i_138_1(ram_reg_0_i_138_1),
        .ram_reg_0_i_319_0(ram_reg_0_i_319),
        .ram_reg_0_i_319_1(ram_reg_0_i_319_0),
        .ram_reg_0_i_319_2(ram_reg_0_i_319_1),
        .ram_reg_1_i_152(ram_reg_1_i_152),
        .ram_reg_1_i_152_0(ram_reg_1_i_152_0),
        .temp_sum_V_34_1_fu_3160(temp_sum_V_34_1_fu_3160));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_34
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    temp_sum_V_34_1_fu_3160,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_8,
    ram_reg_1,
    ram_reg_1_i_27,
    ram_reg_1_0,
    ram_reg_1_i_18,
    ram_reg_1_1,
    ap_enable_reg_pp0_iter0,
    Q);
  output [7:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input p_reg_reg_7;
  input temp_sum_V_34_1_fu_3160;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_8;
  input ram_reg_1;
  input [6:0]ram_reg_1_i_27;
  input ram_reg_1_0;
  input [7:0]ram_reg_1_i_18;
  input ram_reg_1_1;
  input ap_enable_reg_pp0_iter0;
  input [2:0]Q;

  wire [15:0]A_V_q0;
  wire [7:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [7:0]ram_reg_1_i_18;
  wire [6:0]ram_reg_1_i_27;
  wire temp_sum_V_34_1_fu_3160;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_96 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_i_18(ram_reg_1_i_18),
        .ram_reg_1_i_27(ram_reg_1_i_27),
        .temp_sum_V_34_1_fu_3160(temp_sum_V_34_1_fu_3160));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_35
   (\icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_15,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_16,
    ram_reg_1,
    P,
    ram_reg_1_0,
    ram_reg_0_i_119,
    ram_reg_1_1,
    ram_reg_0_i_114,
    ram_reg_1_i_72,
    ram_reg_1_i_66,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_i_59,
    ram_reg_1_6,
    ram_reg_1_i_144,
    ap_enable_reg_pp0_iter0);
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  output p_reg_reg_14;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_15;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_16;
  input ram_reg_1;
  input [8:0]P;
  input ram_reg_1_0;
  input ram_reg_0_i_119;
  input ram_reg_1_1;
  input ram_reg_0_i_114;
  input ram_reg_1_i_72;
  input ram_reg_1_i_66;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_i_59;
  input ram_reg_1_6;
  input [15:0]ram_reg_1_i_144;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q1;
  wire ram_reg_0_i_114;
  wire ram_reg_0_i_119;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [15:0]ram_reg_1_i_144;
  wire ram_reg_1_i_59;
  wire ram_reg_1_i_66;
  wire ram_reg_1_i_72;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_95 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0_i_114(ram_reg_0_i_114),
        .ram_reg_0_i_119(ram_reg_0_i_119),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_i_144(ram_reg_1_i_144),
        .ram_reg_1_i_59_0(ram_reg_1_i_59),
        .ram_reg_1_i_66(ram_reg_1_i_66),
        .ram_reg_1_i_72(ram_reg_1_i_72));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_36
   (d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_16,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    P,
    ram_reg_0_i_104,
    ram_reg_1_6,
    ram_reg_0_i_99,
    ram_reg_0_i_94,
    ram_reg_0_i_93,
    ram_reg_0_i_86,
    ram_reg_0_i_72,
    ram_reg_0_i_148,
    ram_reg_1_i_24,
    ram_reg_1_7,
    Q,
    ram_reg_1_i_15,
    ap_enable_reg_pp0_iter0);
  output [0:0]d0;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  input p_reg_reg_14;
  input p_reg_reg_15;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_16;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [8:0]P;
  input ram_reg_0_i_104;
  input ram_reg_1_6;
  input ram_reg_0_i_99;
  input ram_reg_0_i_94;
  input ram_reg_0_i_93;
  input ram_reg_0_i_86;
  input ram_reg_0_i_72;
  input ram_reg_0_i_148;
  input ram_reg_1_i_24;
  input ram_reg_1_7;
  input [2:0]Q;
  input [15:0]ram_reg_1_i_15;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0_i_104;
  wire ram_reg_0_i_148;
  wire ram_reg_0_i_72;
  wire ram_reg_0_i_86;
  wire ram_reg_0_i_93;
  wire ram_reg_0_i_94;
  wire ram_reg_0_i_99;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [15:0]ram_reg_1_i_15;
  wire ram_reg_1_i_24;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_94 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_16(p_reg_reg_15),
        .p_reg_reg_17(p_reg_reg_16),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0_i_104(ram_reg_0_i_104),
        .ram_reg_0_i_148(ram_reg_0_i_148),
        .ram_reg_0_i_72(ram_reg_0_i_72),
        .ram_reg_0_i_86(ram_reg_0_i_86),
        .ram_reg_0_i_93(ram_reg_0_i_93),
        .ram_reg_0_i_94(ram_reg_0_i_94),
        .ram_reg_0_i_99(ram_reg_0_i_99),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_i_15_0(ram_reg_1_i_15),
        .ram_reg_1_i_24(ram_reg_1_i_24));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_37
   (p_reg_reg,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [15:0]p_reg_reg;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_93 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_38
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2);
  output [15:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;

  wire [15:0]A_V_q0;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_92 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_39
   (P,
    temp_sum_V_40_1_fu_3400,
    p_reg_reg,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1_i_76,
    ram_reg_1_i_76_0,
    ram_reg_1_i_76_1,
    ram_reg_1_i_76_2,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [14:0]P;
  output temp_sum_V_40_1_fu_3400;
  output p_reg_reg;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1_i_76;
  input ram_reg_1_i_76_0;
  input ram_reg_1_i_76_1;
  input ram_reg_1_i_76_2;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q1;
  wire ram_reg_1_i_76;
  wire ram_reg_1_i_76_0;
  wire ram_reg_1_i_76_1;
  wire ram_reg_1_i_76_2;
  wire temp_sum_V_40_1_fu_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_91 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q1(q1),
        .ram_reg_1_i_76(ram_reg_1_i_76),
        .ram_reg_1_i_76_0(ram_reg_1_i_76_0),
        .ram_reg_1_i_76_1(ram_reg_1_i_76_1),
        .ram_reg_1_i_76_2(ram_reg_1_i_76_2),
        .temp_sum_V_40_1_fu_3400(temp_sum_V_40_1_fu_3400));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_4
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_6,
    ram_reg_1,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_i_23,
    ram_reg_1_i_39);
  output [10:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_6;
  input ram_reg_1;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [1:0]ram_reg_1_i_23;
  input [2:0]ram_reg_1_i_39;

  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [1:0]ram_reg_1_i_23;
  wire [2:0]ram_reg_1_i_39;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_126 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_i_23(ram_reg_1_i_23),
        .ram_reg_1_i_39(ram_reg_1_i_39));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_40
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    temp_sum_V_40_1_fu_3400,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0_i_82,
    ram_reg_0_i_82_0,
    ram_reg_0_i_82_1,
    ram_reg_0_i_82_2,
    ram_reg_1_i_29,
    ram_reg_1_i_25,
    p_reg_reg_3);
  output [12:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input p_reg_reg_2;
  input temp_sum_V_40_1_fu_3400;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0_i_82;
  input ram_reg_0_i_82_0;
  input ram_reg_0_i_82_1;
  input ram_reg_0_i_82_2;
  input ram_reg_1_i_29;
  input ram_reg_1_i_25;
  input p_reg_reg_3;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q0;
  wire ram_reg_0_i_82;
  wire ram_reg_0_i_82_0;
  wire ram_reg_0_i_82_1;
  wire ram_reg_0_i_82_2;
  wire ram_reg_1_i_25;
  wire ram_reg_1_i_29;
  wire temp_sum_V_40_1_fu_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_90 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q0(q0),
        .ram_reg_0_i_82(ram_reg_0_i_82),
        .ram_reg_0_i_82_0(ram_reg_0_i_82_0),
        .ram_reg_0_i_82_1(ram_reg_0_i_82_1),
        .ram_reg_0_i_82_2(ram_reg_0_i_82_2),
        .ram_reg_1_i_25(ram_reg_1_i_25),
        .ram_reg_1_i_29(ram_reg_1_i_29),
        .temp_sum_V_40_1_fu_3400(temp_sum_V_40_1_fu_3400));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_41
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    d1,
    p_reg_reg,
    \ap_CS_fsm_reg[26]_1 ,
    p_reg_reg_0,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_144,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_i_50,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_1_8,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_0_13,
    ram_reg_0_i_139,
    ram_reg_1_13,
    ram_reg_1_i_67,
    ram_reg_1_14,
    ram_reg_1_i_50_0,
    ram_reg_1_i_144_0,
    ram_reg_1_i_144_1,
    ram_reg_1_i_144_2,
    ram_reg_1_i_144_3);
  output [6:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[26]_0 ;
  output [3:0]d1;
  output p_reg_reg;
  output \ap_CS_fsm_reg[26]_1 ;
  output p_reg_reg_0;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;
  input ap_enable_reg_pp0_iter0;
  input [8:0]ram_reg_1_i_144;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [4:0]ram_reg_1_i_50;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [3:0]ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_1_8;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_0_13;
  input ram_reg_0_i_139;
  input ram_reg_1_13;
  input ram_reg_1_i_67;
  input ram_reg_1_14;
  input ram_reg_1_i_50_0;
  input ram_reg_1_i_144_0;
  input ram_reg_1_i_144_1;
  input [8:0]ram_reg_1_i_144_2;
  input ram_reg_1_i_144_3;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [6:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[26]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [3:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_139;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire [3:0]ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [8:0]ram_reg_1_i_144;
  wire ram_reg_1_i_144_0;
  wire ram_reg_1_i_144_1;
  wire [8:0]ram_reg_1_i_144_2;
  wire ram_reg_1_i_144_3;
  wire [4:0]ram_reg_1_i_50;
  wire ram_reg_1_i_50_0;
  wire ram_reg_1_i_67;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_89 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[26]_0 (\ap_CS_fsm_reg[26]_0 ),
        .\ap_CS_fsm_reg[26]_1 (\ap_CS_fsm_reg[26]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .ram_reg_0_i_139_0(ram_reg_0_i_139),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_13(ram_reg_1_13),
        .ram_reg_1_14(ram_reg_1_14),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_144_0(ram_reg_1_i_144),
        .ram_reg_1_i_144_1(ram_reg_1_i_144_0),
        .ram_reg_1_i_144_2(ram_reg_1_i_144_1),
        .ram_reg_1_i_144_3(ram_reg_1_i_144_2),
        .ram_reg_1_i_144_4(ram_reg_1_i_144_3),
        .ram_reg_1_i_50_0(ram_reg_1_i_50),
        .ram_reg_1_i_50_1(ram_reg_1_i_50_0),
        .ram_reg_1_i_67_0(ram_reg_1_i_67));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_42
   (P,
    d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3,
    ram_reg_0,
    ram_reg_1,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_3,
    ram_reg_1_2,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_25,
    ram_reg_0_4,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_14,
    ram_reg_1_15,
    ram_reg_1_16,
    ram_reg_1_17,
    ram_reg_1_18,
    ram_reg_1_19,
    ram_reg_1_20,
    ram_reg_1_21,
    ram_reg_1_22,
    ram_reg_1_23,
    ram_reg_1_24,
    ram_reg_1_25,
    ram_reg_1_26,
    ram_reg_1_27,
    ram_reg_1_28,
    ram_reg_1_i_44,
    ram_reg_1_29,
    ram_reg_1_i_99,
    ram_reg_1_i_34,
    ram_reg_1_i_34_0,
    ram_reg_1_i_34_1);
  output [8:0]P;
  output [4:0]d0;
  output p_reg_reg;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_1_0;
  input [3:0]ram_reg_1_1;
  input ram_reg_0_3;
  input ram_reg_1_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_25;
  input ram_reg_0_4;
  input ram_reg_1_3;
  input [3:0]ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_14;
  input ram_reg_1_15;
  input ram_reg_1_16;
  input ram_reg_1_17;
  input ram_reg_1_18;
  input ram_reg_1_19;
  input ram_reg_1_20;
  input ram_reg_1_21;
  input ram_reg_1_22;
  input ram_reg_1_23;
  input ram_reg_1_24;
  input ram_reg_1_25;
  input ram_reg_1_26;
  input ram_reg_1_27;
  input ram_reg_1_28;
  input ram_reg_1_i_44;
  input ram_reg_1_29;
  input [6:0]ram_reg_1_i_99;
  input ram_reg_1_i_34;
  input ram_reg_1_i_34_0;
  input ram_reg_1_i_34_1;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [3:0]ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_17;
  wire ram_reg_1_18;
  wire ram_reg_1_19;
  wire ram_reg_1_2;
  wire ram_reg_1_20;
  wire ram_reg_1_21;
  wire ram_reg_1_22;
  wire ram_reg_1_23;
  wire ram_reg_1_24;
  wire ram_reg_1_25;
  wire ram_reg_1_26;
  wire ram_reg_1_27;
  wire ram_reg_1_28;
  wire ram_reg_1_29;
  wire ram_reg_1_3;
  wire [3:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [6:0]ram_reg_1_i_25;
  wire ram_reg_1_i_34;
  wire ram_reg_1_i_34_0;
  wire ram_reg_1_i_34_1;
  wire ram_reg_1_i_44;
  wire [6:0]ram_reg_1_i_99;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_88 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_13(ram_reg_1_13),
        .ram_reg_1_14(ram_reg_1_14),
        .ram_reg_1_15(ram_reg_1_15),
        .ram_reg_1_16(ram_reg_1_16),
        .ram_reg_1_17(ram_reg_1_17),
        .ram_reg_1_18(ram_reg_1_18),
        .ram_reg_1_19(ram_reg_1_19),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_20(ram_reg_1_20),
        .ram_reg_1_21(ram_reg_1_21),
        .ram_reg_1_22(ram_reg_1_22),
        .ram_reg_1_23(ram_reg_1_23),
        .ram_reg_1_24(ram_reg_1_24),
        .ram_reg_1_25(ram_reg_1_25),
        .ram_reg_1_26(ram_reg_1_26),
        .ram_reg_1_27(ram_reg_1_27),
        .ram_reg_1_28(ram_reg_1_28),
        .ram_reg_1_29(ram_reg_1_29),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_25_0(ram_reg_1_i_25),
        .ram_reg_1_i_34_0(ram_reg_1_i_34),
        .ram_reg_1_i_34_1(ram_reg_1_i_34_0),
        .ram_reg_1_i_34_2(ram_reg_1_i_34_1),
        .ram_reg_1_i_44_0(ram_reg_1_i_44),
        .ram_reg_1_i_99_0(ram_reg_1_i_99));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_43
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg,
    p_reg_reg_0);
  output [15:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg;
  input p_reg_reg_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_87 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_44
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1);
  output [15:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_86 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_45
   (p_reg_reg,
    temp_sum_V_46_1_fu_3640,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_6,
    Q,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    P,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1_i_55,
    ram_reg_1_i_55_0,
    ram_reg_1_i_55_1,
    ram_reg_1_i_55_2,
    ram_reg_1_i_55_3);
  output [8:0]p_reg_reg;
  output temp_sum_V_46_1_fu_3640;
  output [0:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_6;
  input [1:0]Q;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [0:0]P;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1_i_55;
  input [6:0]ram_reg_1_i_55_0;
  input ram_reg_1_i_55_1;
  input [6:0]ram_reg_1_i_55_2;
  input ram_reg_1_i_55_3;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire [8:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_1_i_55;
  wire [6:0]ram_reg_1_i_55_0;
  wire ram_reg_1_i_55_1;
  wire [6:0]ram_reg_1_i_55_2;
  wire ram_reg_1_i_55_3;
  wire temp_sum_V_46_1_fu_3640;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_85 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_1_i_55(ram_reg_1_i_55),
        .ram_reg_1_i_55_0(ram_reg_1_i_55_0),
        .ram_reg_1_i_55_1(ram_reg_1_i_55_1),
        .ram_reg_1_i_55_2(ram_reg_1_i_55_2),
        .ram_reg_1_i_55_3(ram_reg_1_i_55_3),
        .temp_sum_V_46_1_fu_3640(temp_sum_V_46_1_fu_3640));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_46
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    temp_sum_V_46_1_fu_3640,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_10,
    ram_reg_1_i_15,
    P,
    ram_reg_1_i_15_0,
    ram_reg_1_i_15_1,
    ram_reg_1_i_15_2);
  output [6:0]p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input p_reg_reg_9;
  input temp_sum_V_46_1_fu_3640;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_10;
  input ram_reg_1_i_15;
  input [8:0]P;
  input ram_reg_1_i_15_0;
  input [8:0]ram_reg_1_i_15_1;
  input ram_reg_1_i_15_2;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [6:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_1_i_15;
  wire ram_reg_1_i_15_0;
  wire [8:0]ram_reg_1_i_15_1;
  wire ram_reg_1_i_15_2;
  wire temp_sum_V_46_1_fu_3640;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_84 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_1_i_15(ram_reg_1_i_15),
        .ram_reg_1_i_15_0(ram_reg_1_i_15_0),
        .ram_reg_1_i_15_1(ram_reg_1_i_15_1),
        .ram_reg_1_i_15_2(ram_reg_1_i_15_2),
        .temp_sum_V_46_1_fu_3640(temp_sum_V_46_1_fu_3640));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_47
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_3,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_4,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_1,
    ram_reg_0_2,
    ram_reg_1_2);
  output [11:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_3;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_4;
  input ram_reg_1;
  input [3:0]ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input [1:0]ram_reg_0_1;
  input ram_reg_1_1;
  input ram_reg_0_2;
  input ram_reg_1_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [11:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_1;
  wire [3:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_83 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_48
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_16);
  output [14:0]P;
  output p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;
  input ram_reg_1;
  input [0:0]ram_reg_1_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_1_i_16;

  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q0;
  wire ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [0:0]ram_reg_1_i_16;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_82 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_i_16_0(ram_reg_1_i_16));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_49
   (p_reg_reg,
    \icmp_ln68_reg_5303_reg[0] ,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    P,
    ram_reg_1,
    ram_reg_0,
    ram_reg_1_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_1,
    p_reg_reg_9,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_10,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_50);
  output [1:0]p_reg_reg;
  output \icmp_ln68_reg_5303_reg[0] ;
  output [4:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input [5:0]P;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_1_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_1_1;
  input p_reg_reg_9;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_10;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ap_enable_reg_pp0_iter0;
  input [11:0]ram_reg_1_i_50;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [4:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [1:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire [11:0]ram_reg_1_i_50;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_81 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_14(ram_reg_0_14),
        .ram_reg_0_15(ram_reg_0_15),
        .ram_reg_0_16(ram_reg_0_16),
        .ram_reg_0_17(ram_reg_0_17),
        .ram_reg_0_18(ram_reg_0_18),
        .ram_reg_0_19(ram_reg_0_19),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_20(ram_reg_0_20),
        .ram_reg_0_21(ram_reg_0_21),
        .ram_reg_0_22(ram_reg_0_22),
        .ram_reg_0_23(ram_reg_0_23),
        .ram_reg_0_24(ram_reg_0_24),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_i_50(ram_reg_1_i_50));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_5
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    d1,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_5,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_1_i_54,
    ram_reg_0_10,
    ram_reg_1_i_54_0,
    ram_reg_0_11,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0_i_109,
    ram_reg_0_i_109_0,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_i_152,
    ram_reg_1_i_58,
    ram_reg_0_i_152_0,
    ram_reg_1_i_58_0);
  output [8:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output [0:0]d1;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_5;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_1_i_54;
  input ram_reg_0_10;
  input ram_reg_1_i_54_0;
  input ram_reg_0_11;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0_i_109;
  input ram_reg_0_i_109_0;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_i_152;
  input [1:0]ram_reg_1_i_58;
  input ram_reg_0_i_152_0;
  input [1:0]ram_reg_1_i_58_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q1;
  wire ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_109;
  wire ram_reg_0_i_109_0;
  wire ram_reg_0_i_152;
  wire ram_reg_0_i_152_0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_54;
  wire ram_reg_1_i_54_0;
  wire [1:0]ram_reg_1_i_58;
  wire [1:0]ram_reg_1_i_58_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_125 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_14(ram_reg_0_14),
        .ram_reg_0_15(ram_reg_0_15),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .ram_reg_0_i_109_0(ram_reg_0_i_109),
        .ram_reg_0_i_109_1(ram_reg_0_i_109_0),
        .ram_reg_0_i_152(ram_reg_0_i_152),
        .ram_reg_0_i_152_0(ram_reg_0_i_152_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_i_54(ram_reg_1_i_54),
        .ram_reg_1_i_54_0(ram_reg_1_i_54_0),
        .ram_reg_1_i_58(ram_reg_1_i_58),
        .ram_reg_1_i_58_0(ram_reg_1_i_58_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_50
   (P,
    d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    p_reg_reg_8,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    Q,
    ram_reg_1_i_24,
    ap_enable_reg_pp0_iter0);
  output [2:0]P;
  output [5:0]d0;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input [6:0]ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input p_reg_reg_8;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input [2:0]Q;
  input [12:0]ram_reg_1_i_24;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [5:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire [6:0]ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [12:0]ram_reg_1_i_24;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_80 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_14(ram_reg_0_14),
        .ram_reg_0_15(ram_reg_0_15),
        .ram_reg_0_16(ram_reg_0_16),
        .ram_reg_0_17(ram_reg_0_17),
        .ram_reg_0_18(ram_reg_0_18),
        .ram_reg_0_19(ram_reg_0_19),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_20(ram_reg_0_20),
        .ram_reg_0_21(ram_reg_0_21),
        .ram_reg_0_22(ram_reg_0_22),
        .ram_reg_0_23(ram_reg_0_23),
        .ram_reg_0_24(ram_reg_0_24),
        .ram_reg_0_25(ram_reg_0_25),
        .ram_reg_0_26(ram_reg_0_26),
        .ram_reg_0_27(ram_reg_0_27),
        .ram_reg_0_28(ram_reg_0_28),
        .ram_reg_0_29(ram_reg_0_29),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_i_24(ram_reg_1_i_24));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_51
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_0);
  output [15:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_79 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_52
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3);
  output [13:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;
  input ram_reg_1;
  input [1:0]ram_reg_1_0;
  input ram_reg_0;
  input [1:0]ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire [1:0]ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_78 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_53
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_i_138,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_i_318,
    temp_sum_V_56_1_fu_4040,
    temp_sum_V_58_1_fu_4120);
  output [14:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_0_i_138;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_0_i_318;
  input temp_sum_V_56_1_fu_4040;
  input temp_sum_V_58_1_fu_4120;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q1;
  wire [0:0]ram_reg_0_i_138;
  wire [0:0]ram_reg_0_i_318;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_77 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q1(q1),
        .ram_reg_0_i_138(ram_reg_0_i_138),
        .ram_reg_0_i_318_0(ram_reg_0_i_318),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_54
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1);
  output [15:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_76 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_55
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    \ap_CS_fsm_reg[0] ,
    A_V_load_reg_54750,
    temp_sum_V_56_1_fu_4040,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_3,
    ram_reg_1_i_57,
    temp_sum_V_58_1_fu_4120,
    ram_reg_1_i_57_0,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_1_1);
  output [10:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output \ap_CS_fsm_reg[0] ;
  input A_V_load_reg_54750;
  input temp_sum_V_56_1_fu_4040;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_3;
  input [4:0]ram_reg_1_i_57;
  input temp_sum_V_58_1_fu_4120;
  input [3:0]ram_reg_1_i_57_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [15:0]q1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [4:0]ram_reg_1_i_57;
  wire [3:0]ram_reg_1_i_57_0;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_75 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .q1(q1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_i_57(ram_reg_1_i_57),
        .ram_reg_1_i_57_0(ram_reg_1_i_57_0),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_56
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    temp_sum_V_56_1_fu_4040,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_7,
    ram_reg_1_i_19,
    temp_sum_V_58_1_fu_4120,
    ram_reg_1_i_19_0,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_1_i_43);
  output [8:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input p_reg_reg_6;
  input temp_sum_V_56_1_fu_4040;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_7;
  input [6:0]ram_reg_1_i_19;
  input temp_sum_V_58_1_fu_4120;
  input [6:0]ram_reg_1_i_19_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1_i_43;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [6:0]ram_reg_1_i_19;
  wire [6:0]ram_reg_1_i_19_0;
  wire ram_reg_1_i_43;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_74 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_i_19(ram_reg_1_i_19),
        .ram_reg_1_i_19_0(ram_reg_1_i_19_0),
        .ram_reg_1_i_43_0(ram_reg_1_i_43),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_57
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    A_V_load_reg_54750,
    temp_sum_V_58_1_fu_4120,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_9,
    temp_sum_V_60_1_fu_4200,
    ap_enable_reg_pp0_iter10,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_i_49,
    temp_sum_V_56_1_fu_4040,
    ram_reg_1_i_49_0,
    ram_reg_0_i_147);
  output [5:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input A_V_load_reg_54750;
  input temp_sum_V_58_1_fu_4120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_9;
  input temp_sum_V_60_1_fu_4200;
  input ap_enable_reg_pp0_iter10;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ram_reg_0_1;
  input [9:0]ram_reg_1_i_49;
  input temp_sum_V_56_1_fu_4040;
  input [9:0]ram_reg_1_i_49_0;
  input ram_reg_0_i_147;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q1;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_147;
  wire [9:0]ram_reg_1_i_49;
  wire [9:0]ram_reg_1_i_49_0;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire temp_sum_V_60_1_fu_4200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_73 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_i_147_0(ram_reg_0_i_147),
        .ram_reg_1_i_49(ram_reg_1_i_49),
        .ram_reg_1_i_49_0(ram_reg_1_i_49_0),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_58
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    temp_sum_V_58_1_fu_4120,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_10,
    P,
    temp_sum_V_56_1_fu_4040,
    ram_reg_1_i_96,
    ram_reg_0_i_108);
  output [6:0]p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input p_reg_reg_9;
  input temp_sum_V_58_1_fu_4120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_10;
  input [8:0]P;
  input temp_sum_V_56_1_fu_4040;
  input [8:0]ram_reg_1_i_96;
  input ram_reg_0_i_108;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [6:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0_i_108;
  wire [8:0]ram_reg_1_i_96;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_72 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0_i_108(ram_reg_0_i_108),
        .ram_reg_1_i_96(ram_reg_1_i_96),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_59
   (P,
    d1,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    A_V_load_reg_54750,
    temp_sum_V_60_1_fu_4200,
    ap_clk,
    A_V_q0,
    q1,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_i_66,
    ram_reg_1_12,
    ram_reg_1_13);
  output [2:0]P;
  output [0:0]d1;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  input A_V_load_reg_54750;
  input temp_sum_V_60_1_fu_4200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input cmp59_reg_5312_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [0:0]ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input [12:0]ram_reg_1_9;
  input ram_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_i_66;
  input ram_reg_1_12;
  input ram_reg_1_13;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire [0:0]d1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire [0:0]ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire [12:0]ram_reg_1_9;
  wire ram_reg_1_i_66;
  wire temp_sum_V_60_1_fu_4200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_71 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .d1(d1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_10(ram_reg_1_10),
        .ram_reg_1_11(ram_reg_1_11),
        .ram_reg_1_12(ram_reg_1_12),
        .ram_reg_1_13(ram_reg_1_13),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_9(ram_reg_1_9),
        .ram_reg_1_i_66_0(ram_reg_1_i_66),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_6
   (P,
    d0,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    p_reg_reg_7,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_i_77,
    ram_reg_0_i_77_0,
    ram_reg_0_i_92,
    ram_reg_1_i_26,
    ram_reg_0_i_92_0,
    ram_reg_1_i_26_0);
  output [8:0]P;
  output [0:0]d0;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_1;
  input [2:0]ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input p_reg_reg_7;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_i_77;
  input ram_reg_0_i_77_0;
  input ram_reg_0_i_92;
  input [4:0]ram_reg_1_i_26;
  input ram_reg_0_i_92_0;
  input [4:0]ram_reg_1_i_26_0;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [0:0]d0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_77;
  wire ram_reg_0_i_77_0;
  wire ram_reg_0_i_92;
  wire ram_reg_0_i_92_0;
  wire ram_reg_1;
  wire [2:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [4:0]ram_reg_1_i_26;
  wire [4:0]ram_reg_1_i_26_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_124 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .ram_reg_0_i_77_0(ram_reg_0_i_77),
        .ram_reg_0_i_77_1(ram_reg_0_i_77_0),
        .ram_reg_0_i_92(ram_reg_0_i_92),
        .ram_reg_0_i_92_0(ram_reg_0_i_92_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_i_26_0(ram_reg_1_i_26),
        .ram_reg_1_i_26_1(ram_reg_1_i_26_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_60
   (\ap_CS_fsm_reg[1] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    \ap_CS_fsm_reg[2] ,
    temp_sum_V_60_1_fu_4200,
    ap_clk,
    A_V_q0,
    q0,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    P,
    ram_reg_1_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_1,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_93,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_i_24,
    ram_reg_1_8,
    p_reg_reg_14);
  output \ap_CS_fsm_reg[1] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  output \ap_CS_fsm_reg[2] ;
  input temp_sum_V_60_1_fu_4200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input cmp59_reg_5312_pp0_iter1_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]P;
  input ram_reg_1_0;
  input ram_reg_0_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input [15:0]ram_reg_1_3;
  input ram_reg_0_1;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_93;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_i_24;
  input ram_reg_1_8;
  input p_reg_reg_14;

  wire [15:0]A_V_q0;
  wire [1:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_i_93;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [15:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_i_24;
  wire temp_sum_V_60_1_fu_4200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_70 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_14(p_reg_reg_13),
        .p_reg_reg_15(p_reg_reg_14),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .q0(q0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_i_93_0(ram_reg_0_i_93),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_i_24_0(ram_reg_1_i_24),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_61
   (P,
    p_reg_reg,
    p_reg_reg_0,
    A_V_load_reg_54750,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A_V_q0,
    q1,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_0,
    temp_sum_V_60_1_fu_4200,
    ram_reg_0_0,
    ram_reg_0_1,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_2);
  output [13:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  input A_V_load_reg_54750;
  input ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input cmp59_reg_5312_pp0_iter1_reg;
  input [1:0]ram_reg_0;
  input temp_sum_V_60_1_fu_4200;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q1;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire temp_sum_V_60_1_fu_4200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_69 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_62
   (P,
    temp_sum_V_0_1_fu_1800,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_1,
    ram_reg_1,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_i_51,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    p_reg_reg_2);
  output [12:0]P;
  output temp_sum_V_0_1_fu_1800;
  output \ap_CS_fsm_reg[5] ;
  output p_reg_reg;
  output p_reg_reg_0;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_1;
  input ram_reg_1;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [2:0]ram_reg_1_0;
  input [2:0]ram_reg_1_i_51;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input p_reg_reg_2;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [15:0]q1;
  wire ram_reg_1;
  wire [2:0]ram_reg_1_0;
  wire [2:0]ram_reg_1_i_51;
  wire temp_sum_V_0_1_fu_1800;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_68 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .q1(q1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_i_51_0(ram_reg_1_i_51),
        .temp_sum_V_0_1_fu_1800(temp_sum_V_0_1_fu_1800));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_63
   (p_reg_reg,
    p_reg_reg_0,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A_V_q0,
    q0,
    cmp59_reg_5312_pp0_iter1_reg);
  output [15:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input cmp59_reg_5312_pp0_iter1_reg;

  wire [15:0]A_V_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_67 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_64
   (P,
    p_reg_reg,
    temp_sum_V_0_1_fu_1800,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_0,
    ram_reg_0_i_208,
    ap_enable_reg_pp0_iter0,
    Q,
    ram_reg_0_i_208_0);
  output [14:0]P;
  output p_reg_reg;
  input temp_sum_V_0_1_fu_1800;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_0;
  input [0:0]ram_reg_0_i_208;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;
  input [0:0]ram_reg_0_i_208_0;

  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_i_208;
  wire [0:0]ram_reg_0_i_208_0;
  wire temp_sum_V_0_1_fu_1800;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_66 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q0(q0),
        .ram_reg_0_i_208(ram_reg_0_i_208),
        .ram_reg_0_i_208_0(ram_reg_0_i_208_0),
        .temp_sum_V_0_1_fu_1800(temp_sum_V_0_1_fu_1800));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_65
   (P,
    A_V_load_reg_54750,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_5,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6,
    ram_reg_0_i_126,
    ram_reg_0_i_126_0,
    ram_reg_0_i_126_1,
    ram_reg_0_i_126_2,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_73,
    ram_reg_1_i_73_0,
    ram_reg_0_6,
    ap_enable_reg_pp0_iter0);
  output [9:0]P;
  output A_V_load_reg_54750;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_5;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;
  input ram_reg_0_i_126;
  input ram_reg_0_i_126_0;
  input [0:0]ram_reg_0_i_126_1;
  input ram_reg_0_i_126_2;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [5:0]ram_reg_1_i_73;
  input [5:0]ram_reg_1_i_73_0;
  input ram_reg_0_6;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_126;
  wire ram_reg_0_i_126_0;
  wire [0:0]ram_reg_0_i_126_1;
  wire ram_reg_0_i_126_2;
  wire [5:0]ram_reg_1_i_73;
  wire [5:0]ram_reg_1_i_73_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (\icmp_ln68_reg_5303_reg[0] ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q1(q1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_i_126_0(ram_reg_0_i_126),
        .ram_reg_0_i_126_1(ram_reg_0_i_126_0),
        .ram_reg_0_i_126_2(ram_reg_0_i_126_1),
        .ram_reg_0_i_126_3(ram_reg_0_i_126_2),
        .ram_reg_1_i_73(ram_reg_1_i_73),
        .ram_reg_1_i_73_0(ram_reg_1_i_73_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_7
   (P,
    temp_sum_V_8_1_fu_2120,
    \ap_CS_fsm_reg[13] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_5,
    ram_reg_0_i_146,
    ram_reg_0_i_146_0,
    ram_reg_1_i_52,
    ram_reg_1_i_52_0,
    ram_reg_0_i_146_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_6);
  output [8:0]P;
  output temp_sum_V_8_1_fu_2120;
  output \ap_CS_fsm_reg[13] ;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_5;
  input ram_reg_0_i_146;
  input ram_reg_0_i_146_0;
  input [6:0]ram_reg_1_i_52;
  input [6:0]ram_reg_1_i_52_0;
  input ram_reg_0_i_146_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_6;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q1;
  wire ram_reg_0_i_146;
  wire ram_reg_0_i_146_0;
  wire ram_reg_0_i_146_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [6:0]ram_reg_1_i_52;
  wire [6:0]ram_reg_1_i_52_0;
  wire temp_sum_V_8_1_fu_2120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_123 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q1(q1),
        .ram_reg_0_i_146(ram_reg_0_i_146),
        .ram_reg_0_i_146_0(ram_reg_0_i_146_0),
        .ram_reg_0_i_146_1(ram_reg_0_i_146_1),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_i_52(ram_reg_1_i_52),
        .ram_reg_1_i_52_0(ram_reg_1_i_52_0),
        .temp_sum_V_8_1_fu_2120(temp_sum_V_8_1_fu_2120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_8
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    temp_sum_V_8_1_fu_2120,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_6,
    ram_reg_0_i_106,
    ram_reg_0_i_106_0,
    ram_reg_1_i_85,
    ram_reg_1_i_85_0,
    ram_reg_0_i_106_1);
  output [9:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input p_reg_reg_5;
  input temp_sum_V_8_1_fu_2120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_6;
  input ram_reg_0_i_106;
  input ram_reg_0_i_106_0;
  input [5:0]ram_reg_1_i_85;
  input [5:0]ram_reg_1_i_85_0;
  input ram_reg_0_i_106_1;

  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire [15:0]q0;
  wire ram_reg_0_i_106;
  wire ram_reg_0_i_106_0;
  wire ram_reg_0_i_106_1;
  wire [5:0]ram_reg_1_i_85;
  wire [5:0]ram_reg_1_i_85_0;
  wire temp_sum_V_8_1_fu_2120;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_122 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_q0(A_V_q0),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .q0(q0),
        .ram_reg_0_i_106(ram_reg_0_i_106),
        .ram_reg_0_i_106_0(ram_reg_0_i_106_0),
        .ram_reg_0_i_106_1(ram_reg_0_i_106_1),
        .ram_reg_1_i_85(ram_reg_1_i_85),
        .ram_reg_1_i_85_0(ram_reg_1_i_85_0),
        .temp_sum_V_8_1_fu_2120(temp_sum_V_8_1_fu_2120));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_9
   (P,
    temp_sum_V_10_1_fu_2200,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_6,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_154,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7);
  output [8:0]P;
  output temp_sum_V_10_1_fu_2200;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_6;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_154;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire [15:0]q1;
  wire [6:0]ram_reg_1_i_154;
  wire temp_sum_V_10_1_fu_2200;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_121 matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .q1(q1),
        .ram_reg_1_i_154(ram_reg_1_i_154),
        .temp_sum_V_10_1_fu_2200(temp_sum_V_10_1_fu_2200));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0
   (P,
    A_V_load_reg_54750,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_6,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ram_reg_0_i_126_0,
    ram_reg_0_i_126_1,
    ram_reg_0_i_126_2,
    ram_reg_0_i_126_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_73,
    ram_reg_1_i_73_0,
    ram_reg_0_6,
    ap_enable_reg_pp0_iter0);
  output [9:0]P;
  output A_V_load_reg_54750;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_6;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ram_reg_0_i_126_0;
  input ram_reg_0_i_126_1;
  input [0:0]ram_reg_0_i_126_2;
  input ram_reg_0_i_126_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [5:0]ram_reg_1_i_73;
  input [5:0]ram_reg_1_i_73_0;
  input ram_reg_0_6;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_1__61_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_126_0;
  wire ram_reg_0_i_126_1;
  wire [0:0]ram_reg_0_i_126_2;
  wire ram_reg_0_i_126_3;
  wire ram_reg_0_i_299_n_4;
  wire ram_reg_0_i_394_n_4;
  wire [5:0]ram_reg_1_i_73;
  wire [5:0]ram_reg_1_i_73_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[9:5],p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,P[4:2],p_reg_reg_n_105,P[1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__61_n_4,p_reg_reg_i_1__61_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[9:5],p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,P[4:2],p_reg_reg_n_105,P[1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__10
       (.I0(Q[1]),
        .I1(p_reg_reg_6),
        .O(A_V_load_reg_54750));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__28
       (.I0(p_reg_reg_6),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[2]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__61
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_1__61_n_4));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_0_i_126
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_299_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hABAAABFFFBAAFBFF)) 
    ram_reg_0_i_135
       (.I0(ram_reg_0_6),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_73[1]),
        .I5(ram_reg_1_i_73_0[1]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hABAAABFFFBAAFBFF)) 
    ram_reg_0_i_145
       (.I0(ram_reg_0_6),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_73[0]),
        .I5(ram_reg_1_i_73_0[0]),
        .O(p_reg_reg_3));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    ram_reg_0_i_299
       (.I0(ram_reg_0_i_394_n_4),
        .I1(ram_reg_0_i_126_0),
        .I2(ram_reg_0_i_126_1),
        .I3(ram_reg_0_i_126_2),
        .I4(ram_reg_0_i_126_3),
        .O(ram_reg_0_i_299_n_4));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_0_i_346
       (.I0(ram_reg_0_i_126_0),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_73[3]),
        .I5(ram_reg_1_i_73_0[3]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_0_i_394
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_i_73[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ram_reg_1_i_73_0[2]),
        .O(ram_reg_0_i_394_n_4));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_1_i_185
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_i_73[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ram_reg_1_i_73_0[5]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_1_i_248
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_73[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ram_reg_1_i_73_0[4]),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_100
   (P,
    d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_7,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_97,
    ram_reg_0_i_97_0,
    ram_reg_1_i_37,
    ram_reg_0_i_97_1,
    ram_reg_1_i_37_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7);
  output [9:0]P;
  output [0:0]d0;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_7;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_97;
  input ram_reg_0_i_97_0;
  input [5:0]ram_reg_1_i_37;
  input ram_reg_0_i_97_1;
  input [5:0]ram_reg_1_i_37_0;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;

  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire ap_clk;
  wire [0:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_2__15_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_235_n_4;
  wire ram_reg_0_i_91_n_4;
  wire ram_reg_0_i_97;
  wire ram_reg_0_i_97_0;
  wire ram_reg_0_i_97_1;
  wire [5:0]ram_reg_1_i_37;
  wire [5:0]ram_reg_1_i_37_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[9:6],p_reg_reg_n_98,P[5:4],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[3:2],p_reg_reg_n_106,p_reg_reg_n_107,P[1:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_5),
        .CEB2(1'b1),
        .CEC(p_reg_reg_6),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__15_n_4,p_reg_reg_i_2__15_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[9:6],p_reg_reg_n_98,P[5:4],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[3:2],p_reg_reg_n_106,p_reg_reg_n_107,P[1:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__15
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_2__15_n_4));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_205
       (.I0(ram_reg_0_i_97),
        .I1(p_reg_reg_n_102),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[3]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[3]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_0_i_235
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_0_i_97),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[1]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[1]),
        .O(ram_reg_0_i_235_n_4));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_250
       (.I0(ram_reg_0_i_97),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[0]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[0]),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007500)) 
    ram_reg_0_i_30__0
       (.I0(ram_reg_0_i_91_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(d0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_342
       (.I0(ram_reg_0_i_97),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[4]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[4]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_366
       (.I0(ram_reg_0_i_97),
        .I1(p_reg_reg_n_103),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[2]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[2]),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    ram_reg_0_i_91
       (.I0(ram_reg_0_i_235_n_4),
        .I1(ram_reg_0_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .O(ram_reg_0_i_91_n_4));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_1_i_124
       (.I0(ram_reg_0_i_97),
        .I1(p_reg_reg_n_98),
        .I2(ram_reg_0_i_97_0),
        .I3(ram_reg_1_i_37[5]),
        .I4(ram_reg_0_i_97_1),
        .I5(ram_reg_1_i_37_0[5]),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_101
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[23] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_7,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_i_53,
    ram_reg_1_1,
    ram_reg_1_i_53_0,
    ap_enable_reg_pp0_iter0);
  output [5:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[23] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_7;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1;
  input ram_reg_1_0;
  input [9:0]ram_reg_1_i_53;
  input ram_reg_1_1;
  input [7:0]ram_reg_1_i_53_0;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_1__47_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_270_n_4;
  wire ram_reg_0_i_309_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [9:0]ram_reg_1_i_53;
  wire [7:0]ram_reg_1_i_53_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[5:4],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[3],p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,P[2],p_reg_reg_n_106,P[1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__47_n_4,p_reg_reg_i_1__47_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[5:4],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[3],p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,P[2],p_reg_reg_n_106,P[1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__19
       (.I0(p_reg_reg_7),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__47
       (.I0(p_reg_reg_8),
        .O(p_reg_reg_i_1__47_n_4));
  LUT6 #(
    .INIT(64'h4544454445445555)) 
    ram_reg_0_i_110
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_270_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    ram_reg_0_i_132
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_309_n_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_270
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_102),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[4]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[4]),
        .O(ram_reg_0_i_270_n_4));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_284
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_103),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[3]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[3]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_293
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[2]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[2]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_309
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_106),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[1]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[1]),
        .O(ram_reg_0_i_309_n_4));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_i_326
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_108),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[0]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[0]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_1_i_150
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_94),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[9]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[7]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h0F00080000000800)) 
    ram_reg_1_i_165
       (.I0(Q[1]),
        .I1(p_reg_reg_n_97),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_53[8]),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0F00080000000800)) 
    ram_reg_1_i_178
       (.I0(Q[1]),
        .I1(p_reg_reg_n_98),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_53[7]),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_1_i_187
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[6]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[6]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_1_i_78
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_100),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_i_53[5]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_i_53_0[5]),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_102
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2);
  output [15:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_2__16_n_4;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__16_n_4,p_reg_reg_i_2__16_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__16
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_2__16_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_103
   (p_reg_reg_0,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2);
  output [15:0]p_reg_reg_0;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_1__48_n_4;
  wire [15:0]q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__48_n_4,p_reg_reg_i_1__48_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__20
       (.I0(p_reg_reg_1),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__48
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_1__48_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_104
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_4,
    Q,
    ap_enable_reg_pp0_iter0,
    P);
  output [14:0]p_reg_reg_0;
  output p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_4;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]P;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [14:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_2__17_n_4;
  wire p_reg_reg_n_103;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0[14:6],p_reg_reg_n_103,p_reg_reg_0[5:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_2),
        .CEB2(1'b1),
        .CEC(p_reg_reg_3),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__17_n_4,p_reg_reg_i_2__17_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0[14:6],p_reg_reg_n_103,p_reg_reg_0[5:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__17
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_2__17_n_4));
  LUT5 #(
    .INIT(32'hF8000800)) 
    ram_reg_0_i_211
       (.I0(p_reg_reg_n_103),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(P),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_105
   (p_reg_reg_0,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2);
  output [15:0]p_reg_reg_0;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_1__49_n_4;
  wire [15:0]q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__49_n_4,p_reg_reg_i_1__49_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__21
       (.I0(p_reg_reg_1),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__49
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_1__49_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_106
   (p_reg_reg_0,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[19]_1 ,
    \ap_CS_fsm_reg[19]_2 ,
    \ap_CS_fsm_reg[19]_3 ,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_13,
    ram_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    P,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_0_7,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_0_8,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_0_i_107_0,
    ram_reg_1_i_18_0,
    ram_reg_0_i_107_1,
    ram_reg_0_i_107_2,
    ram_reg_1_i_18_1);
  output [0:0]p_reg_reg_0;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output \ap_CS_fsm_reg[19]_1 ;
  output \ap_CS_fsm_reg[19]_2 ;
  output \ap_CS_fsm_reg[19]_3 ;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_13;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input [0:0]P;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_0_7;
  input [3:0]ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_0_8;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_0_i_107_0;
  input [14:0]ram_reg_1_i_18_0;
  input ram_reg_0_i_107_1;
  input ram_reg_0_i_107_2;
  input [14:0]ram_reg_1_i_18_1;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_1 ;
  wire \ap_CS_fsm_reg[19]_2 ;
  wire \ap_CS_fsm_reg[19]_3 ;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__18_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_i_107_0;
  wire ram_reg_0_i_107_1;
  wire ram_reg_0_i_107_2;
  wire ram_reg_0_i_204_n_4;
  wire ram_reg_0_i_232_n_4;
  wire ram_reg_0_i_249_n_4;
  wire ram_reg_0_i_257_n_4;
  wire ram_reg_0_i_264_n_4;
  wire ram_reg_0_i_341_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [3:0]ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_114_n_4;
  wire ram_reg_1_i_123_n_4;
  wire ram_reg_1_i_140_n_4;
  wire [14:0]ram_reg_1_i_18_0;
  wire [14:0]ram_reg_1_i_18_1;
  wire ram_reg_1_i_86_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_11),
        .CEB2(1'b1),
        .CEC(p_reg_reg_12),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__18_n_4,p_reg_reg_i_2__18_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__18
       (.I0(p_reg_reg_13),
        .O(p_reg_reg_i_2__18_n_4));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    ram_reg_0_i_102
       (.I0(ram_reg_0_i_257_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_0_7),
        .I3(ram_reg_1_7[0]),
        .I4(ram_reg_1_8),
        .I5(ram_reg_1_9),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_107
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_264_n_4),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_150
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_341_n_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_2 ));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_204
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[6]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[6]),
        .O(ram_reg_0_i_204_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_224
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[5]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[5]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_232
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[4]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[4]),
        .O(ram_reg_0_i_232_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_236
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[3]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[3]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_249
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[2]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[2]),
        .O(ram_reg_0_i_249_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_257
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[1]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[1]),
        .O(ram_reg_0_i_257_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_264
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[0]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[0]),
        .O(ram_reg_0_i_264_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_341
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[7]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[7]),
        .O(ram_reg_0_i_341_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_75
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_204_n_4),
        .I2(ram_reg_0_3),
        .I3(ram_reg_0_4),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    ram_reg_0_i_89
       (.I0(ram_reg_0_i_232_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_0_8),
        .I3(ram_reg_1_7[1]),
        .I4(ram_reg_1_8),
        .I5(ram_reg_1_9),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_97
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_249_n_4),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_2),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_106
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[12]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[12]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_114
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[11]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[11]),
        .O(ram_reg_1_i_114_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_123
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[10]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[10]),
        .O(ram_reg_1_i_123_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_133
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[9]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[9]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_140
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[8]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[8]),
        .O(ram_reg_1_i_140_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2F22)) 
    ram_reg_1_i_18
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_86_n_4),
        .I2(ram_reg_1_4),
        .I3(P),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    ram_reg_1_i_32
       (.I0(ram_reg_1_i_114_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_11),
        .I3(ram_reg_1_7[3]),
        .I4(ram_reg_1_8),
        .I5(ram_reg_1_9),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_1_i_37
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_123_n_4),
        .I2(ram_reg_1_2),
        .I3(ram_reg_1_3),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_3 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    ram_reg_1_i_47
       (.I0(ram_reg_1_i_140_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_10),
        .I3(ram_reg_1_7[2]),
        .I4(ram_reg_1_8),
        .I5(ram_reg_1_9),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_86
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[14]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[14]),
        .O(ram_reg_1_i_86_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_91
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_0_i_107_0),
        .I2(ram_reg_1_i_18_0[13]),
        .I3(ram_reg_0_i_107_1),
        .I4(ram_reg_0_i_107_2),
        .I5(ram_reg_1_i_18_1[13]),
        .O(p_reg_reg_10));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_107
   (\icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[19]_1 ,
    \ap_CS_fsm_reg[19]_2 ,
    \ap_CS_fsm_reg[19]_3 ,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_10,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_11,
    ram_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_i_58,
    ram_reg_1_i_58_0,
    ram_reg_1_i_58_1,
    ram_reg_1_10,
    P,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_i_54_0,
    ram_reg_1_i_54_1,
    ram_reg_1_14,
    ram_reg_1_i_53_0,
    ram_reg_1_15,
    ram_reg_1_16,
    ram_reg_1_i_53_1);
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output \ap_CS_fsm_reg[19]_1 ;
  output \ap_CS_fsm_reg[19]_2 ;
  output \ap_CS_fsm_reg[19]_3 ;
  output [0:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_10;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_11;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_i_58;
  input ram_reg_1_i_58_0;
  input ram_reg_1_i_58_1;
  input ram_reg_1_10;
  input [0:0]P;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_i_54_0;
  input ram_reg_1_i_54_1;
  input ram_reg_1_14;
  input [15:0]ram_reg_1_i_53_0;
  input ram_reg_1_15;
  input ram_reg_1_16;
  input [15:0]ram_reg_1_i_53_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[19]_1 ;
  wire \ap_CS_fsm_reg[19]_2 ;
  wire \ap_CS_fsm_reg[19]_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__50_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_i_283_n_4;
  wire ram_reg_0_i_292_n_4;
  wire ram_reg_0_i_325_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_149_n_4;
  wire ram_reg_1_i_152_n_4;
  wire ram_reg_1_i_186_n_4;
  wire ram_reg_1_i_222_n_4;
  wire ram_reg_1_i_229_n_4;
  wire [15:0]ram_reg_1_i_53_0;
  wire [15:0]ram_reg_1_i_53_1;
  wire ram_reg_1_i_54_0;
  wire ram_reg_1_i_54_1;
  wire ram_reg_1_i_54_n_4;
  wire ram_reg_1_i_58;
  wire ram_reg_1_i_58_0;
  wire ram_reg_1_i_58_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__50_n_4,p_reg_reg_i_1__50_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__22
       (.I0(p_reg_reg_10),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__50
       (.I0(p_reg_reg_11),
        .O(p_reg_reg_i_1__50_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_117
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_283_n_4),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_5),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_122
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_292_n_4),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_142
       (.I0(ram_reg_1),
        .I1(ram_reg_0_i_325_n_4),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_271
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[7]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[7]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_283
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[6]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[6]),
        .O(ram_reg_0_i_283_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_292
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[5]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[5]),
        .O(ram_reg_0_i_292_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_302
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[4]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[4]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_310
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[3]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[3]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_325
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[1]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[1]),
        .O(ram_reg_0_i_325_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_349
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[8]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[8]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_403
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[2]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[2]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_411
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[0]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[0]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_149
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[15]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[15]),
        .O(ram_reg_1_i_149_n_4));
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    ram_reg_1_i_152
       (.I0(ram_reg_1_i_222_n_4),
        .I1(ram_reg_1_i_58),
        .I2(ram_reg_1_i_54_0),
        .I3(ram_reg_1_i_54_1),
        .I4(ram_reg_1_0),
        .O(ram_reg_1_i_152_n_4));
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    ram_reg_1_i_161
       (.I0(ram_reg_1_i_229_n_4),
        .I1(ram_reg_1_i_58),
        .I2(ram_reg_1_i_58_0),
        .I3(ram_reg_1_i_58_1),
        .I4(ram_reg_1_0),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_186
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[10]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[10]),
        .O(ram_reg_1_i_186_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_197
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[9]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[9]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_222
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[14]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[14]),
        .O(ram_reg_1_i_222_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_229
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[13]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[13]),
        .O(ram_reg_1_i_229_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_242
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[11]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[11]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_1_i_53
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_149_n_4),
        .I2(ram_reg_1_4),
        .I3(ram_reg_1_5),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_3 ));
  LUT6 #(
    .INIT(64'h00000222AAAAAAAA)) 
    ram_reg_1_i_54
       (.I0(ram_reg_1_i_152_n_4),
        .I1(ram_reg_1_10),
        .I2(P),
        .I3(ram_reg_1_11),
        .I4(ram_reg_1_12),
        .I5(ram_reg_1_13),
        .O(ram_reg_1_i_54_n_4));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_1_i_64
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_14),
        .I2(ram_reg_1_i_53_0[12]),
        .I3(ram_reg_1_15),
        .I4(ram_reg_1_16),
        .I5(ram_reg_1_i_53_1[12]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_1_i_74
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_186_n_4),
        .I2(ram_reg_1_2),
        .I3(ram_reg_1_3),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[19]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1100F100)) 
    ram_reg_1_i_9
       (.I0(ram_reg_1_i_54_n_4),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1_6),
        .I3(ram_reg_1_7),
        .I4(ram_reg_1_8),
        .I5(ram_reg_1_9),
        .O(d1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_108
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_4,
    ram_reg_0_i_78_0,
    ram_reg_1,
    ram_reg_0_i_78_1,
    ram_reg_0_i_78_2,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3);
  output [13:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [0:0]ram_reg_0_3;
  input p_reg_reg_4;
  input ram_reg_0_i_78_0;
  input ram_reg_1;
  input ram_reg_0_i_78_1;
  input ram_reg_0_i_78_2;
  input ram_reg_1_0;
  input [0:0]ram_reg_1_1;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_2__19_n_4;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_95;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [0:0]ram_reg_0_3;
  wire ram_reg_0_i_210_n_4;
  wire ram_reg_0_i_78_0;
  wire ram_reg_0_i_78_1;
  wire ram_reg_0_i_78_2;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [0:0]ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[13],p_reg_reg_n_95,P[12:6],p_reg_reg_n_103,P[5:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_2),
        .CEB2(1'b1),
        .CEC(p_reg_reg_3),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__19_n_4,p_reg_reg_i_2__19_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[13],p_reg_reg_n_95,P[12:6],p_reg_reg_n_103,P[5:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__19
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_2__19_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00540000)) 
    ram_reg_0_i_210
       (.I0(ram_reg_0_i_78_0),
        .I1(ram_reg_1),
        .I2(p_reg_reg_n_103),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_i_78_1),
        .I5(ram_reg_0_i_78_2),
        .O(ram_reg_0_i_210_n_4));
  LUT6 #(
    .INIT(64'h4544454545444544)) 
    ram_reg_0_i_78
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_210_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h3F5500553F553F55)) 
    ram_reg_1_i_22
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_1),
        .I3(ram_reg_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_109
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_3,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_4,
    ram_reg_0_i_110,
    ram_reg_0_i_110_0,
    ram_reg_0_i_110_1,
    ram_reg_0_i_132,
    ram_reg_0_i_122,
    ram_reg_0_i_132_0,
    ram_reg_0_i_122_0);
  output [12:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_3;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_4;
  input ram_reg_0_i_110;
  input ram_reg_0_i_110_0;
  input ram_reg_0_i_110_1;
  input ram_reg_0_i_132;
  input [1:0]ram_reg_0_i_122;
  input ram_reg_0_i_132_0;
  input [1:0]ram_reg_0_i_122_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_1__51_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire [15:0]q1;
  wire ram_reg_0_i_110;
  wire ram_reg_0_i_110_0;
  wire ram_reg_0_i_110_1;
  wire [1:0]ram_reg_0_i_122;
  wire [1:0]ram_reg_0_i_122_0;
  wire ram_reg_0_i_132;
  wire ram_reg_0_i_132_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[12:5],p_reg_reg_n_102,P[4],p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__51_n_4,p_reg_reg_i_1__51_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[12:5],p_reg_reg_n_102,P[4],p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__23
       (.I0(p_reg_reg_3),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__51
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_1__51_n_4));
  LUT4 #(
    .INIT(16'hFFAB)) 
    ram_reg_0_i_273
       (.I0(ram_reg_0_i_110),
        .I1(ram_reg_0_i_110_0),
        .I2(p_reg_reg_n_102),
        .I3(ram_reg_0_i_110_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h3F5500553F553F55)) 
    ram_reg_0_i_294
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_0_i_132),
        .I2(ram_reg_0_i_122[1]),
        .I3(ram_reg_0_i_110_0),
        .I4(ram_reg_0_i_132_0),
        .I5(ram_reg_0_i_122_0[1]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h3F5500553F553F55)) 
    ram_reg_0_i_311
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_0_i_132),
        .I2(ram_reg_0_i_122[0]),
        .I3(ram_reg_0_i_110_0),
        .I4(ram_reg_0_i_132_0),
        .I5(ram_reg_0_i_122_0[0]),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_110
   (P,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_2,
    ram_reg_1_4,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_0_i_84_0,
    ram_reg_0_i_84_1,
    ram_reg_1_i_27_0,
    ram_reg_1_i_27_1,
    ram_reg_0_i_84_2);
  output [12:0]P;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_2;
  input ram_reg_1_4;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_0_i_84_0;
  input ram_reg_0_i_84_1;
  input [2:0]ram_reg_1_i_27_0;
  input [2:0]ram_reg_1_i_27_1;
  input ram_reg_0_i_84_2;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_2__20_n_4;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_223_n_4;
  wire ram_reg_0_i_84_0;
  wire ram_reg_0_i_84_1;
  wire ram_reg_0_i_84_2;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_i_105_n_4;
  wire ram_reg_1_i_131_n_4;
  wire [2:0]ram_reg_1_i_27_0;
  wire [2:0]ram_reg_1_i_27_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[12:11],p_reg_reg_n_96,P[10:9],p_reg_reg_n_99,P[8:5],p_reg_reg_n_104,P[4:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__20_n_4,p_reg_reg_i_2__20_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[12:11],p_reg_reg_n_96,P[10:9],p_reg_reg_n_99,P[8:5],p_reg_reg_n_104,P[4:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__20
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_2__20_n_4));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_223
       (.I0(ram_reg_0_i_84_0),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_0_i_84_1),
        .I3(ram_reg_1_i_27_0[0]),
        .I4(ram_reg_1_i_27_1[0]),
        .I5(ram_reg_0_i_84_2),
        .O(ram_reg_0_i_223_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_0_i_84
       (.I0(ram_reg_1_0),
        .I1(ram_reg_0_i_223_n_4),
        .I2(ram_reg_1_4),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_1_i_105
       (.I0(ram_reg_0_i_84_0),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_0_i_84_1),
        .I3(ram_reg_1_i_27_0[2]),
        .I4(ram_reg_1_i_27_1[2]),
        .I5(ram_reg_0_i_84_2),
        .O(ram_reg_1_i_105_n_4));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_1_i_131
       (.I0(ram_reg_0_i_84_0),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_0_i_84_1),
        .I3(ram_reg_1_i_27_0[1]),
        .I4(ram_reg_1_i_27_1[1]),
        .I5(ram_reg_0_i_84_2),
        .O(ram_reg_1_i_131_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_1_i_27
       (.I0(ram_reg_1_0),
        .I1(ram_reg_1_i_105_n_4),
        .I2(ram_reg_1_4),
        .I3(ram_reg_1_5),
        .I4(ram_reg_1_6),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h5510551055105555)) 
    ram_reg_1_i_42
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_131_n_4),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(\ap_CS_fsm_reg[23] ));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_111
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    \ap_CS_fsm_reg[21] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_4,
    p_reg_reg_5,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_147,
    ram_reg_0_i_147_0,
    ram_reg_0_i_147_1,
    ram_reg_0_i_147_2,
    ram_reg_0_i_335_0,
    ram_reg_0_i_335_1,
    ram_reg_0_i_153,
    ram_reg_0_i_153_0,
    ram_reg_0_i_335_2);
  output [10:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  output \ap_CS_fsm_reg[21] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_147;
  input ram_reg_0_i_147_0;
  input ram_reg_0_i_147_1;
  input ram_reg_0_i_147_2;
  input ram_reg_0_i_335_0;
  input ram_reg_0_i_335_1;
  input [4:0]ram_reg_0_i_153;
  input [4:0]ram_reg_0_i_153_0;
  input ram_reg_0_i_335_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_i_1__52_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_109;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_147;
  wire ram_reg_0_i_147_0;
  wire ram_reg_0_i_147_1;
  wire ram_reg_0_i_147_2;
  wire [4:0]ram_reg_0_i_153;
  wire [4:0]ram_reg_0_i_153_0;
  wire ram_reg_0_i_301_n_4;
  wire ram_reg_0_i_335_0;
  wire ram_reg_0_i_335_1;
  wire ram_reg_0_i_335_2;
  wire ram_reg_0_i_409_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[10:4],p_reg_reg_n_101,P[3],p_reg_reg_n_103,P[2],p_reg_reg_n_105,P[1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__52_n_4,p_reg_reg_i_1__52_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[10:4],p_reg_reg_n_101,P[3],p_reg_reg_n_103,P[2],p_reg_reg_n_105,P[1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__29
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_4),
        .O(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__52
       (.I0(p_reg_reg_5),
        .O(p_reg_reg_i_1__52_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_0_i_127
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_301_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_285
       (.I0(ram_reg_0_i_335_0),
        .I1(p_reg_reg_n_103),
        .I2(ram_reg_0_i_335_1),
        .I3(ram_reg_0_i_153[3]),
        .I4(ram_reg_0_i_153_0[3]),
        .I5(ram_reg_0_i_335_2),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_301
       (.I0(ram_reg_0_i_335_0),
        .I1(p_reg_reg_n_105),
        .I2(ram_reg_0_i_335_1),
        .I3(ram_reg_0_i_153[2]),
        .I4(ram_reg_0_i_153_0[2]),
        .I5(ram_reg_0_i_335_2),
        .O(ram_reg_0_i_301_n_4));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    ram_reg_0_i_335
       (.I0(ram_reg_0_i_147),
        .I1(ram_reg_0_i_409_n_4),
        .I2(ram_reg_0),
        .I3(ram_reg_0_i_147_0),
        .I4(ram_reg_0_i_147_1),
        .I5(ram_reg_0_i_147_2),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_350
       (.I0(ram_reg_0_i_335_0),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_0_i_335_1),
        .I3(ram_reg_0_i_153[4]),
        .I4(ram_reg_0_i_153_0[4]),
        .I5(ram_reg_0_i_335_2),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_404
       (.I0(ram_reg_0_i_335_0),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_i_335_1),
        .I3(ram_reg_0_i_153[1]),
        .I4(ram_reg_0_i_153_0[1]),
        .I5(ram_reg_0_i_335_2),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h707770770000FFFF)) 
    ram_reg_0_i_409
       (.I0(ram_reg_0_i_335_0),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_i_335_1),
        .I3(ram_reg_0_i_153[0]),
        .I4(ram_reg_0_i_153_0[0]),
        .I5(ram_reg_0_i_335_2),
        .O(ram_reg_0_i_409_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_112
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    \ap_CS_fsm_reg[13] ,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_13,
    ram_reg_1_i_18,
    ram_reg_1_i_18_0,
    ram_reg_1_i_18_1,
    ram_reg_1_i_18_2,
    ram_reg_1_i_18_3,
    ram_reg_0_i_107,
    ram_reg_0_i_107_0,
    ram_reg_1_i_88_0,
    Q,
    ap_enable_reg_pp0_iter0);
  output [3:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output \ap_CS_fsm_reg[13] ;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_13;
  input ram_reg_1_i_18;
  input ram_reg_1_i_18_0;
  input ram_reg_1_i_18_1;
  input [6:0]ram_reg_1_i_18_2;
  input ram_reg_1_i_18_3;
  input ram_reg_0_i_107;
  input ram_reg_0_i_107_0;
  input [11:0]ram_reg_1_i_88_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [3:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__21_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0_i_107;
  wire ram_reg_0_i_107_0;
  wire ram_reg_1_i_18;
  wire ram_reg_1_i_18_0;
  wire ram_reg_1_i_18_1;
  wire [6:0]ram_reg_1_i_18_2;
  wire ram_reg_1_i_18_3;
  wire ram_reg_1_i_201_n_4;
  wire [11:0]ram_reg_1_i_88_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[3:2],p_reg_reg_n_97,p_reg_reg_n_98,P[1],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[0],p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_11),
        .CEB2(1'b1),
        .CEC(p_reg_reg_12),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__21_n_4,p_reg_reg_i_2__21_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[3:2],p_reg_reg_n_97,p_reg_reg_n_98,P[1],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[0],p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__21
       (.I0(p_reg_reg_13),
        .O(p_reg_reg_i_2__21_n_4));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_206
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_102),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[6]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[3]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_0_i_233
       (.I0(p_reg_reg_n_105),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[4]),
        .I5(Q[1]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_237
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_106),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[3]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[2]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_251
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[2]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[1]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_0_i_258
       (.I0(p_reg_reg_n_108),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[1]),
        .I5(Q[1]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_266
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[0]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[0]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_343
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[7]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[4]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hFF00F000F800F800)) 
    ram_reg_0_i_365
       (.I0(Q[0]),
        .I1(p_reg_reg_n_103),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[5]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_1_i_115
       (.I0(p_reg_reg_n_97),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[10]),
        .I5(Q[1]),
        .O(p_reg_reg_10));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_125
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_98),
        .I2(ram_reg_0_i_107_0),
        .I3(ram_reg_1_i_88_0[9]),
        .I4(ram_reg_1_i_18_1),
        .I5(ram_reg_1_i_18_2[5]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_1_i_141
       (.I0(p_reg_reg_n_100),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[8]),
        .I5(Q[1]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_1_i_201
       (.I0(p_reg_reg_n_94),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_88_0[11]),
        .I5(Q[1]),
        .O(ram_reg_1_i_201_n_4));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABABAA)) 
    ram_reg_1_i_88
       (.I0(ram_reg_1_i_18),
        .I1(ram_reg_1_i_18_0),
        .I2(ram_reg_1_i_201_n_4),
        .I3(ram_reg_1_i_18_1),
        .I4(ram_reg_1_i_18_2[6]),
        .I5(ram_reg_1_i_18_3),
        .O(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_113
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[21] ,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_7,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_i_53,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_i_70_0,
    ram_reg_0_i_142,
    ram_reg_0_i_142_0,
    ram_reg_1_i_53_0);
  output [6:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_7;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input [7:0]ram_reg_1_i_53;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_i_70_0;
  input ram_reg_0_i_142;
  input ram_reg_0_i_142_0;
  input [8:0]ram_reg_1_i_53_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [6:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_1__53_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0_i_142;
  wire ram_reg_0_i_142_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_164_n_4;
  wire ram_reg_1_i_177_n_4;
  wire ram_reg_1_i_196_n_4;
  wire ram_reg_1_i_241_n_4;
  wire [7:0]ram_reg_1_i_53;
  wire [8:0]ram_reg_1_i_53_0;
  wire ram_reg_1_i_62_n_4;
  wire ram_reg_1_i_70_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[6],p_reg_reg_n_102,P[5:1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__53_n_4,p_reg_reg_i_1__53_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[6],p_reg_reg_n_102,P[5:1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__24
       (.I0(p_reg_reg_7),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__53
       (.I0(p_reg_reg_8),
        .O(p_reg_reg_i_1__53_n_4));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_0_i_272
       (.I0(p_reg_reg_n_102),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_53_0[1]),
        .I5(Q[2]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_0_i_327
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_108),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[0]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[0]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAB0000)) 
    ram_reg_1_i_11
       (.I0(ram_reg_1_i_62_n_4),
        .I1(ram_reg_1_2),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(d1));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_151
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_94),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[8]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[7]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_164
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_97),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[5]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[4]),
        .O(ram_reg_1_i_164_n_4));
  LUT6 #(
    .INIT(64'h5400FFFF54005400)) 
    ram_reg_1_i_177
       (.I0(ram_reg_1_i_241_n_4),
        .I1(ram_reg_1_i_53[3]),
        .I2(ram_reg_1_9),
        .I3(ram_reg_1_10),
        .I4(ram_reg_1_i_70_0),
        .I5(ram_reg_1_12),
        .O(ram_reg_1_i_177_n_4));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_188
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[3]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[2]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_1_i_196
       (.I0(p_reg_reg_n_100),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_53_0[2]),
        .I5(Q[2]),
        .O(ram_reg_1_i_196_n_4));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_224
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_95),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[7]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[6]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    ram_reg_1_i_231
       (.I0(ram_reg_0_i_142),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_0_i_142_0),
        .I3(ram_reg_1_i_53_0[6]),
        .I4(ram_reg_1_9),
        .I5(ram_reg_1_i_53[5]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h00FF0FFF07FF07FF)) 
    ram_reg_1_i_241
       (.I0(p_reg_reg_n_98),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_53_0[4]),
        .I5(Q[2]),
        .O(ram_reg_1_i_241_n_4));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    ram_reg_1_i_62
       (.I0(ram_reg_1_7),
        .I1(ram_reg_1_i_164_n_4),
        .I2(ram_reg_1_8),
        .I3(ram_reg_1_0[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[4]),
        .O(ram_reg_1_i_62_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    ram_reg_1_i_70
       (.I0(ram_reg_1_i_177_n_4),
        .I1(ram_reg_1),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_0[0]),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h5400FFFF54005400)) 
    ram_reg_1_i_79
       (.I0(ram_reg_1_i_196_n_4),
        .I1(ram_reg_1_i_53[1]),
        .I2(ram_reg_1_9),
        .I3(ram_reg_1_10),
        .I4(ram_reg_1_11),
        .I5(ram_reg_1_12),
        .O(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_114
   (P,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg_0,
    temp_sum_V_16_1_fu_2440,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ram_reg_0,
    ram_reg_1_i_17,
    ram_reg_1_i_17_0,
    ram_reg_1_i_85_0,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_85_1);
  output [13:0]P;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  input p_reg_reg_0;
  input temp_sum_V_16_1_fu_2440;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ram_reg_0;
  input ram_reg_1_i_17;
  input ram_reg_1_i_17_0;
  input [0:0]ram_reg_1_i_85_0;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_1_i_85_1;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_2__22_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_94;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1_i_17;
  wire ram_reg_1_i_17_0;
  wire ram_reg_1_i_199_n_4;
  wire [0:0]ram_reg_1_i_85_0;
  wire [0:0]ram_reg_1_i_85_1;
  wire temp_sum_V_16_1_fu_2440;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[13:7],p_reg_reg_n_102,P[6:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(temp_sum_V_16_1_fu_2440),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__22_n_4,p_reg_reg_i_2__22_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[13:7],p_reg_reg_n_102,P[6:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__22
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_2__22_n_4));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    ram_reg_0_i_73
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(p_reg_reg_n_102),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hAAFFCFFFAA00C000)) 
    ram_reg_1_i_199
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_85_0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_85_1),
        .O(ram_reg_1_i_199_n_4));
  MUXF7 ram_reg_1_i_85
       (.I0(ram_reg_1_i_199_n_4),
        .I1(ram_reg_1_i_17_0),
        .O(\ap_CS_fsm_reg[12]_0 ),
        .S(ram_reg_1_i_17));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_115
   (P,
    temp_sum_V_16_1_fu_2440,
    p_reg_reg_0,
    p_reg_reg_1,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[12]_1 ,
    \ap_CS_fsm_reg[12]_2 ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_2,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_167_0,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_167_1,
    ram_reg_0_i_131_0,
    ram_reg_0_6,
    ram_reg_1_4,
    ram_reg_1_i_65_0,
    p_reg_reg_3);
  output [9:0]P;
  output temp_sum_V_16_1_fu_2440;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output \ap_CS_fsm_reg[12]_1 ;
  output \ap_CS_fsm_reg[12]_2 ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;
  input p_reg_reg_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [2:0]ram_reg_1_i_167_0;
  input ap_enable_reg_pp0_iter0;
  input [2:0]ram_reg_1_i_167_1;
  input ram_reg_0_i_131_0;
  input ram_reg_0_6;
  input ram_reg_1_4;
  input ram_reg_1_i_65_0;
  input p_reg_reg_3;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire \ap_CS_fsm_reg[12]_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_1__54_n_4;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_131_0;
  wire ram_reg_0_i_307_n_4;
  wire ram_reg_0_i_316_n_4;
  wire ram_reg_0_i_397_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire [2:0]ram_reg_1_i_167_0;
  wire [2:0]ram_reg_1_i_167_1;
  wire ram_reg_1_i_167_n_4;
  wire ram_reg_1_i_234_n_4;
  wire ram_reg_1_i_65_0;
  wire temp_sum_V_16_1_fu_2440;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[9:7],p_reg_reg_n_97,p_reg_reg_n_98,P[6:3],p_reg_reg_n_103,P[2:1],p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_16_1_fu_2440),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__54_n_4,p_reg_reg_i_1__54_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[9:7],p_reg_reg_n_97,p_reg_reg_n_98,P[6:3],p_reg_reg_n_103,P[2:1],p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__3
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(p_reg_reg_3),
        .O(temp_sum_V_16_1_fu_2440));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__54
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_1__54_n_4));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    ram_reg_0_i_115
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(p_reg_reg_n_103),
        .I5(ram_reg_0_6),
        .O(\ap_CS_fsm_reg[12]_1 ));
  LUT6 #(
    .INIT(64'h88888AAA88888A8A)) 
    ram_reg_0_i_131
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_307_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_1_1),
        .I5(ram_reg_0_2),
        .O(p_reg_reg_1));
  MUXF7 ram_reg_0_i_136
       (.I0(ram_reg_0_i_316_n_4),
        .I1(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[12]_0 ),
        .S(ram_reg_0_4));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    ram_reg_0_i_140
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(p_reg_reg_n_108),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[12] ));
  MUXF7 ram_reg_0_i_307
       (.I0(ram_reg_0_i_397_n_4),
        .I1(ram_reg_0_i_131_0),
        .O(ram_reg_0_i_307_n_4),
        .S(ram_reg_0_4));
  LUT6 #(
    .INIT(64'hAAFFCFFFAA00C000)) 
    ram_reg_0_i_316
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_1_i_167_0[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_167_1[0]),
        .O(ram_reg_0_i_316_n_4));
  LUT6 #(
    .INIT(64'hAAFFCFFFAA00C000)) 
    ram_reg_0_i_397
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_i_167_0[1]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_167_1[1]),
        .O(ram_reg_0_i_397_n_4));
  MUXF7 ram_reg_1_i_167
       (.I0(ram_reg_1_i_234_n_4),
        .I1(ram_reg_1_i_65_0),
        .O(ram_reg_1_i_167_n_4),
        .S(ram_reg_0_4));
  LUT6 #(
    .INIT(64'hAAFFCFFFAA00C000)) 
    ram_reg_1_i_234
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_i_167_0[2]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_167_1[2]),
        .O(ram_reg_1_i_234_n_4));
  LUT6 #(
    .INIT(64'h888A88AA888A888A)) 
    ram_reg_1_i_65
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_167_n_4),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    ram_reg_1_i_68
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(p_reg_reg_n_98),
        .I5(ram_reg_1_4),
        .O(\ap_CS_fsm_reg[12]_2 ));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_116
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    d0,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_0,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_0_1,
    p_reg_reg_14,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_14,
    ram_reg_1_15,
    ram_reg_0_2,
    ram_reg_1_i_93_0,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_93_1,
    ram_reg_1_16,
    ram_reg_0_i_100_0,
    ram_reg_0_i_100_1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1_i_45_0,
    ram_reg_1_i_39_0,
    ram_reg_1_17,
    ram_reg_1_18,
    ram_reg_1_i_30_0,
    ram_reg_1_i_23_0);
  output [0:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output [0:0]d0;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [0:0]ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_0_0;
  input [1:0]ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input [1:0]ram_reg_1_8;
  input ram_reg_0_1;
  input p_reg_reg_14;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_14;
  input ram_reg_1_15;
  input ram_reg_0_2;
  input [14:0]ram_reg_1_i_93_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_1_i_93_1;
  input ram_reg_1_16;
  input ram_reg_0_i_100_0;
  input ram_reg_0_i_100_1;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1_i_45_0;
  input ram_reg_1_i_39_0;
  input ram_reg_1_17;
  input ram_reg_1_18;
  input ram_reg_1_i_30_0;
  input ram_reg_1_i_23_0;

  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__23_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_100_0;
  wire ram_reg_0_i_100_1;
  wire ram_reg_0_i_238_n_4;
  wire ram_reg_0_i_247_n_4;
  wire ram_reg_0_i_255_n_4;
  wire ram_reg_0_i_262_n_4;
  wire ram_reg_0_i_338_n_4;
  wire ram_reg_0_i_382_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_17;
  wire ram_reg_1_18;
  wire [0:0]ram_reg_1_2;
  wire ram_reg_1_3;
  wire [1:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [1:0]ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_112_n_4;
  wire ram_reg_1_i_120_n_4;
  wire ram_reg_1_i_127_n_4;
  wire ram_reg_1_i_138_n_4;
  wire ram_reg_1_i_202_n_4;
  wire ram_reg_1_i_211_n_4;
  wire ram_reg_1_i_213_n_4;
  wire ram_reg_1_i_218_n_4;
  wire ram_reg_1_i_23_0;
  wire ram_reg_1_i_30_0;
  wire ram_reg_1_i_39_0;
  wire ram_reg_1_i_39_n_4;
  wire ram_reg_1_i_45_0;
  wire [14:0]ram_reg_1_i_93_0;
  wire [9:0]ram_reg_1_i_93_1;
  wire ram_reg_1_i_93_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_12),
        .CEB2(1'b1),
        .CEC(p_reg_reg_13),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__23_n_4,p_reg_reg_i_2__23_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__23
       (.I0(p_reg_reg_14),
        .O(p_reg_reg_i_2__23_n_4));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_0_i_100
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_255_n_4),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_0),
        .I4(ram_reg_1_4[0]),
        .I5(ram_reg_1_5),
        .O(p_reg_reg_3));
  MUXF7 ram_reg_0_i_106
       (.I0(ram_reg_0_i_262_n_4),
        .I1(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[12] ),
        .S(ram_reg_1_5));
  LUT6 #(
    .INIT(64'h0015001500000015)) 
    ram_reg_0_i_149
       (.I0(ram_reg_0_i_338_n_4),
        .I1(ram_reg_1_i_93_1[4]),
        .I2(ram_reg_1_16),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1_5),
        .I5(ram_reg_0_7),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_200
       (.I0(p_reg_reg_n_102),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[7]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_10));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_209
       (.I0(p_reg_reg_n_103),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[6]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_220
       (.I0(p_reg_reg_n_104),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[5]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_238
       (.I0(p_reg_reg_n_106),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_238_n_4));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_0_i_247
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_1_i_93_0[2]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_93_1[2]),
        .O(ram_reg_0_i_247_n_4));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    ram_reg_0_i_255
       (.I0(ram_reg_0_i_382_n_4),
        .I1(ram_reg_1_i_93_1[1]),
        .I2(ram_reg_1_16),
        .I3(ram_reg_0_i_100_0),
        .I4(ram_reg_0_i_100_1),
        .O(ram_reg_0_i_255_n_4));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_0_i_262
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_i_93_0[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_93_1[0]),
        .O(ram_reg_0_i_262_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_338
       (.I0(p_reg_reg_n_101),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[8]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_338_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_374
       (.I0(p_reg_reg_n_105),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_382
       (.I0(p_reg_reg_n_108),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[1]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_382_n_4));
  LUT6 #(
    .INIT(64'h0015001500000015)) 
    ram_reg_0_i_92
       (.I0(ram_reg_0_i_238_n_4),
        .I1(ram_reg_1_i_93_1[3]),
        .I2(ram_reg_1_16),
        .I3(ram_reg_0_4),
        .I4(ram_reg_1_5),
        .I5(ram_reg_0_5),
        .O(p_reg_reg_4));
  MUXF7 ram_reg_0_i_96
       (.I0(ram_reg_0_i_247_n_4),
        .I1(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[12]_0 ),
        .S(ram_reg_1_5));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_103
       (.I0(p_reg_reg_n_96),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[13]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_11));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    ram_reg_1_i_112
       (.I0(ram_reg_1_i_211_n_4),
        .I1(ram_reg_1_i_93_1[8]),
        .I2(ram_reg_1_16),
        .I3(ram_reg_1_i_30_0),
        .I4(ram_reg_0_i_100_1),
        .O(ram_reg_1_i_112_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_120
       (.I0(p_reg_reg_n_98),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[11]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_120_n_4));
  MUXF7 ram_reg_1_i_127
       (.I0(ram_reg_1_i_213_n_4),
        .I1(ram_reg_1_i_39_0),
        .O(ram_reg_1_i_127_n_4),
        .S(ram_reg_1_5));
  MUXF7 ram_reg_1_i_138
       (.I0(ram_reg_1_i_218_n_4),
        .I1(ram_reg_1_i_45_0),
        .O(ram_reg_1_i_138_n_4),
        .S(ram_reg_1_5));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_1_i_202
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_i_93_0[14]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_93_1[9]),
        .O(ram_reg_1_i_202_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_211
       (.I0(p_reg_reg_n_97),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1_i_93_0[12]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_211_n_4));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_1_i_213
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_i_93_0[10]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_93_1[6]),
        .O(ram_reg_1_i_213_n_4));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_1_i_218
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_93_0[9]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_93_1[5]),
        .O(ram_reg_1_i_218_n_4));
  LUT6 #(
    .INIT(64'h888A88AA888A888A)) 
    ram_reg_1_i_23
       (.I0(ram_reg_0),
        .I1(ram_reg_1_i_93_n_4),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_1_i_30
       (.I0(ram_reg_0),
        .I1(ram_reg_1_i_112_n_4),
        .I2(ram_reg_1_3),
        .I3(ram_reg_0_0),
        .I4(ram_reg_1_4[1]),
        .I5(ram_reg_1_5),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h0015001500000015)) 
    ram_reg_1_i_36
       (.I0(ram_reg_1_i_120_n_4),
        .I1(ram_reg_1_i_93_1[7]),
        .I2(ram_reg_1_16),
        .I3(ram_reg_1_17),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_18),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h88888AAA88888A8A)) 
    ram_reg_1_i_39
       (.I0(ram_reg_1_14),
        .I1(ram_reg_1_i_127_n_4),
        .I2(ram_reg_1_15),
        .I3(ram_reg_1_7),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_8[1]),
        .O(ram_reg_1_i_39_n_4));
  LUT6 #(
    .INIT(64'h88888AAA88888A8A)) 
    ram_reg_1_i_45
       (.I0(ram_reg_0),
        .I1(ram_reg_1_i_138_n_4),
        .I2(ram_reg_1_6),
        .I3(ram_reg_1_7),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_8[0]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    ram_reg_1_i_6
       (.I0(ram_reg_1_i_39_n_4),
        .I1(ram_reg_1_9),
        .I2(ram_reg_1_10),
        .I3(ram_reg_1_11),
        .I4(ram_reg_1_12),
        .I5(ram_reg_1_13),
        .O(d0));
  MUXF7 ram_reg_1_i_93
       (.I0(ram_reg_1_i_202_n_4),
        .I1(ram_reg_1_i_23_0),
        .O(ram_reg_1_i_93_n_4),
        .S(ram_reg_1_5));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_117
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg_0,
    d1,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    p_reg_reg_1,
    \ap_CS_fsm_reg[12]_1 ,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_8,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_9,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_0_4,
    ram_reg_1_i_52_0,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_52_1,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1_i_77_0,
    ram_reg_1_i_77_1,
    ram_reg_1_i_58_0,
    ram_reg_1_12);
  output [2:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg_0;
  output [1:0]d1;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output p_reg_reg_1;
  output \ap_CS_fsm_reg[12]_1 ;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [0:0]ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_8;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_9;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input [0:0]ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_0_4;
  input [12:0]ram_reg_1_i_52_0;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_52_1;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1_i_77_0;
  input ram_reg_1_i_77_1;
  input ram_reg_1_i_58_0;
  input ram_reg_1_12;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [1:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__55_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_i_152_n_4;
  wire ram_reg_0_i_290_n_4;
  wire ram_reg_0_i_332_n_4;
  wire ram_reg_0_i_345_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire [0:0]ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [0:0]ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_147_n_4;
  wire ram_reg_1_i_159_n_4;
  wire ram_reg_1_i_193_n_4;
  wire ram_reg_1_i_227_n_4;
  wire ram_reg_1_i_247_n_4;
  wire [12:0]ram_reg_1_i_52_0;
  wire [6:0]ram_reg_1_i_52_1;
  wire ram_reg_1_i_58_0;
  wire ram_reg_1_i_58_n_4;
  wire ram_reg_1_i_77_0;
  wire ram_reg_1_i_77_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,P[2],p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,P[1:0],p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__55_n_4,p_reg_reg_i_1__55_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,P[2],p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,P[1:0],p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__25
       (.I0(p_reg_reg_8),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[2]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__55
       (.I0(p_reg_reg_9),
        .O(p_reg_reg_i_1__55_n_4));
  MUXF7 ram_reg_0_i_121
       (.I0(ram_reg_0_i_290_n_4),
        .I1(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[12]_0 ),
        .S(ram_reg_1_3));
  MUXF7 ram_reg_0_i_146
       (.I0(ram_reg_0_i_332_n_4),
        .I1(ram_reg_0_4),
        .O(\ap_CS_fsm_reg[12] ),
        .S(ram_reg_1_3));
  LUT6 #(
    .INIT(64'h0015001500000015)) 
    ram_reg_0_i_152
       (.I0(ram_reg_0_i_345_n_4),
        .I1(ram_reg_1_i_52_1[2]),
        .I2(ram_reg_0_6),
        .I3(ram_reg_0_7),
        .I4(ram_reg_1_3),
        .I5(ram_reg_0_8),
        .O(ram_reg_0_i_152_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_269
       (.I0(p_reg_reg_n_102),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_280
       (.I0(p_reg_reg_n_103),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_0_i_290
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_i_52_0[3]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_52_1[1]),
        .O(ram_reg_0_i_290_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_322
       (.I0(p_reg_reg_n_108),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_0_i_332
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_i_52_0[0]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_52_1[0]),
        .O(ram_reg_0_i_332_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_345
       (.I0(p_reg_reg_n_101),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[6]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_345_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_0_i_395
       (.I0(p_reg_reg_n_105),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[2]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF20000)) 
    ram_reg_0_i_43
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_152_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEEEFEEE)) 
    ram_reg_1_i_10
       (.I0(ram_reg_1_i_58_n_4),
        .I1(ram_reg_1_4),
        .I2(ram_reg_1_5),
        .I3(ram_reg_1_6),
        .I4(ram_reg_1_7),
        .I5(ram_reg_1_8),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_1_i_147
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_52_0[12]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_52_1[6]),
        .O(ram_reg_1_i_147_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_153
       (.I0(p_reg_reg_n_95),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[11]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_7));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    ram_reg_1_i_159
       (.I0(ram_reg_1_i_227_n_4),
        .I1(ram_reg_1_i_52_1[5]),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_58_0),
        .I4(ram_reg_1_i_77_1),
        .O(ram_reg_1_i_159_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_174
       (.I0(p_reg_reg_n_98),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[9]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hFACCFCCC0ACC0CCC)) 
    ram_reg_1_i_184
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_i_52_0[8]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_52_1[4]),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    ram_reg_1_i_193
       (.I0(ram_reg_1_i_247_n_4),
        .I1(ram_reg_1_i_52_1[3]),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_77_0),
        .I4(ram_reg_1_i_77_1),
        .O(ram_reg_1_i_193_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_227
       (.I0(p_reg_reg_n_96),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[10]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_227_n_4));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    ram_reg_1_i_247
       (.I0(p_reg_reg_n_100),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(ram_reg_1_i_52_0[7]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_247_n_4));
  MUXF7 ram_reg_1_i_52
       (.I0(ram_reg_1_i_147_n_4),
        .I1(ram_reg_1_12),
        .O(\ap_CS_fsm_reg[12]_1 ),
        .S(ram_reg_1_3));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    ram_reg_1_i_58
       (.I0(ram_reg_1_9),
        .I1(ram_reg_1),
        .I2(ram_reg_1_i_159_n_4),
        .I3(ram_reg_1_10),
        .I4(ram_reg_1_3),
        .I5(ram_reg_1_11),
        .O(ram_reg_1_i_58_n_4));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_1_i_77
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_193_n_4),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_118
   (P,
    p_reg_reg_0,
    temp_sum_V_12_1_fu_2280,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1);
  output [15:0]P;
  input p_reg_reg_0;
  input temp_sum_V_12_1_fu_2280;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_2__24_n_4;
  wire [15:0]q0;
  wire temp_sum_V_12_1_fu_2280;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(temp_sum_V_12_1_fu_2280),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__24_n_4,p_reg_reg_i_2__24_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__24
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_2__24_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_119
   (P,
    temp_sum_V_12_1_fu_2280,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    Q,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [15:0]P;
  output temp_sum_V_12_1_fu_2280;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input [1:0]Q;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_1__56_n_4;
  wire [15:0]q1;
  wire temp_sum_V_12_1_fu_2280;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_12_1_fu_2280),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__56_n_4,p_reg_reg_i_1__56_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00008A80)) 
    p_reg_reg_i_1__0
       (.I0(Q[1]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(p_reg_reg_1),
        .O(temp_sum_V_12_1_fu_2280));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__56
       (.I0(p_reg_reg_0),
        .O(p_reg_reg_i_1__56_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_120
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    temp_sum_V_10_1_fu_2200,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_6,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_30);
  output [10:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input p_reg_reg_5;
  input temp_sum_V_10_1_fu_2200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_6;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [4:0]ram_reg_1_i_30;

  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_i_2__25_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_97;
  wire [15:0]q0;
  wire [4:0]ram_reg_1_i_30;
  wire temp_sum_V_10_1_fu_2200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[10:8],p_reg_reg_n_97,P[7:4],p_reg_reg_n_102,p_reg_reg_n_103,P[3],p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_5),
        .CEB2(1'b1),
        .CEC(temp_sum_V_10_1_fu_2200),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__25_n_4,p_reg_reg_i_2__25_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[10:8],p_reg_reg_n_97,P[7:4],p_reg_reg_n_102,p_reg_reg_n_103,P[3],p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__25
       (.I0(p_reg_reg_6),
        .O(p_reg_reg_i_2__25_n_4));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_201
       (.I0(p_reg_reg_n_102),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_30[3]),
        .I4(Q[0]),
        .O(p_reg_reg_3));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_230
       (.I0(p_reg_reg_n_105),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_30[1]),
        .I4(Q[0]),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_256
       (.I0(p_reg_reg_n_108),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_30[0]),
        .I4(Q[0]),
        .O(p_reg_reg_0));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_363
       (.I0(p_reg_reg_n_103),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_30[2]),
        .I4(Q[0]),
        .O(p_reg_reg_2));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_1_i_113
       (.I0(p_reg_reg_n_97),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_30[4]),
        .I4(Q[0]),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_121
   (P,
    temp_sum_V_10_1_fu_2200,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_7,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_154,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8);
  output [8:0]P;
  output temp_sum_V_10_1_fu_2200;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_7;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_154;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_1__57_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire [6:0]ram_reg_1_i_154;
  wire temp_sum_V_10_1_fu_2200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[8],p_reg_reg_n_95,P[7:6],p_reg_reg_n_98,P[5],p_reg_reg_n_100,P[4],p_reg_reg_n_102,p_reg_reg_n_103,P[3],p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_10_1_fu_2200),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__57_n_4,p_reg_reg_i_1__57_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[8],p_reg_reg_n_95,P[7:6],p_reg_reg_n_98,P[5],p_reg_reg_n_100,P[4],p_reg_reg_n_102,p_reg_reg_n_103,P[3],p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__4
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(p_reg_reg_8),
        .O(temp_sum_V_10_1_fu_2200));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__57
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_1__57_n_4));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_281
       (.I0(p_reg_reg_n_103),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[2]),
        .I4(Q[1]),
        .O(p_reg_reg_2));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_300
       (.I0(p_reg_reg_n_105),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[1]),
        .I4(Q[1]),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_323
       (.I0(p_reg_reg_n_108),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[0]),
        .I4(Q[1]),
        .O(p_reg_reg_0));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_0_i_386
       (.I0(p_reg_reg_n_102),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[3]),
        .I4(Q[1]),
        .O(p_reg_reg_3));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_1_i_175
       (.I0(p_reg_reg_n_98),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[5]),
        .I4(Q[1]),
        .O(p_reg_reg_5));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_1_i_194
       (.I0(p_reg_reg_n_100),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[4]),
        .I4(Q[1]),
        .O(p_reg_reg_4));
  LUT5 #(
    .INIT(32'hB0808080)) 
    ram_reg_1_i_225
       (.I0(p_reg_reg_n_95),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_1_i_154[6]),
        .I4(Q[1]),
        .O(p_reg_reg_6));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_122
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    temp_sum_V_8_1_fu_2120,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_7,
    ram_reg_0_i_106,
    ram_reg_0_i_106_0,
    ram_reg_1_i_85,
    ram_reg_1_i_85_0,
    ram_reg_0_i_106_1);
  output [9:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input p_reg_reg_6;
  input temp_sum_V_8_1_fu_2120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_7;
  input ram_reg_0_i_106;
  input ram_reg_0_i_106_0;
  input [5:0]ram_reg_1_i_85;
  input [5:0]ram_reg_1_i_85_0;
  input ram_reg_0_i_106_1;

  wire [15:0]A_V_q0;
  wire [9:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_2__26_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0_i_106;
  wire ram_reg_0_i_106_0;
  wire ram_reg_0_i_106_1;
  wire [5:0]ram_reg_1_i_85;
  wire [5:0]ram_reg_1_i_85_0;
  wire temp_sum_V_8_1_fu_2120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,P[9:7],p_reg_reg_n_99,p_reg_reg_n_100,P[6:1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_6),
        .CEB2(1'b1),
        .CEC(temp_sum_V_8_1_fu_2120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__26_n_4,p_reg_reg_i_2__26_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,P[9:7],p_reg_reg_n_99,p_reg_reg_n_100,P[6:1],p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__26
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_2__26_n_4));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_248
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[1]),
        .I4(ram_reg_1_i_85_0[1]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_263
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[0]),
        .I4(ram_reg_1_i_85_0[0]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_200
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_94),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[5]),
        .I4(ram_reg_1_i_85_0[5]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_203
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_95),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[4]),
        .I4(ram_reg_1_i_85_0[4]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_214
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[3]),
        .I4(ram_reg_1_i_85_0[3]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_219
       (.I0(ram_reg_0_i_106),
        .I1(p_reg_reg_n_100),
        .I2(ram_reg_0_i_106_0),
        .I3(ram_reg_1_i_85[2]),
        .I4(ram_reg_1_i_85_0[2]),
        .I5(ram_reg_0_i_106_1),
        .O(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_123
   (P,
    temp_sum_V_8_1_fu_2120,
    \ap_CS_fsm_reg[13] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    p_reg_reg_6,
    ram_reg_0_i_146,
    ram_reg_0_i_146_0,
    ram_reg_1_i_52,
    ram_reg_1_i_52_0,
    ram_reg_0_i_146_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7);
  output [8:0]P;
  output temp_sum_V_8_1_fu_2120;
  output \ap_CS_fsm_reg[13] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input p_reg_reg_6;
  input ram_reg_0_i_146;
  input ram_reg_0_i_146_0;
  input [6:0]ram_reg_1_i_52;
  input [6:0]ram_reg_1_i_52_0;
  input ram_reg_0_i_146_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_1__58_n_4;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0_i_146;
  wire ram_reg_0_i_146_0;
  wire ram_reg_0_i_146_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_i_183_n_4;
  wire [6:0]ram_reg_1_i_52;
  wire [6:0]ram_reg_1_i_52_0;
  wire temp_sum_V_8_1_fu_2120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[8:7],p_reg_reg_n_97,P[6],p_reg_reg_n_99,P[5:2],p_reg_reg_n_104,P[1],p_reg_reg_n_106,p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_8_1_fu_2120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__58_n_4,p_reg_reg_i_1__58_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[8:7],p_reg_reg_n_97,P[6],p_reg_reg_n_99,P[5:2],p_reg_reg_n_104,P[1],p_reg_reg_n_106,p_reg_reg_n_107,P[0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__5
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_7),
        .O(temp_sum_V_8_1_fu_2120));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__58
       (.I0(p_reg_reg_6),
        .O(p_reg_reg_i_1__58_n_4));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_291
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[3]),
        .I4(ram_reg_1_i_52_0[3]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_317
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[1]),
        .I4(ram_reg_1_i_52_0[1]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_333
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[0]),
        .I4(ram_reg_1_i_52_0[0]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_0_i_398
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_106),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[2]),
        .I4(ram_reg_1_i_52_0[2]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_148
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_94),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[6]),
        .I4(ram_reg_1_i_52_0[6]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_183
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[4]),
        .I4(ram_reg_1_i_52_0[4]),
        .I5(ram_reg_0_i_146_1),
        .O(ram_reg_1_i_183_n_4));
  LUT6 #(
    .INIT(64'hF808F808FFFFF808)) 
    ram_reg_1_i_235
       (.I0(ram_reg_0_i_146),
        .I1(p_reg_reg_n_97),
        .I2(ram_reg_0_i_146_0),
        .I3(ram_reg_1_i_52[5]),
        .I4(ram_reg_1_i_52_0[5]),
        .I5(ram_reg_0_i_146_1),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h8A808A808A80AAAA)) 
    ram_reg_1_i_73
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_183_n_4),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(\ap_CS_fsm_reg[13] ));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_124
   (P,
    d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    p_reg_reg_8,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_i_77_0,
    ram_reg_0_i_77_1,
    ram_reg_0_i_92,
    ram_reg_1_i_26_0,
    ram_reg_0_i_92_0,
    ram_reg_1_i_26_1);
  output [8:0]P;
  output [0:0]d0;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_1;
  input [2:0]ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input p_reg_reg_8;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_i_77_0;
  input ram_reg_0_i_77_1;
  input ram_reg_0_i_92;
  input [4:0]ram_reg_1_i_26_0;
  input ram_reg_0_i_92_0;
  input [4:0]ram_reg_1_i_26_1;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [0:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_2__27_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_208_n_4;
  wire ram_reg_0_i_219_n_4;
  wire ram_reg_0_i_77_0;
  wire ram_reg_0_i_77_1;
  wire ram_reg_0_i_77_n_4;
  wire ram_reg_0_i_92;
  wire ram_reg_0_i_92_0;
  wire ram_reg_1;
  wire [2:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_i_102_n_4;
  wire [4:0]ram_reg_1_i_26_0;
  wire [4:0]ram_reg_1_i_26_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[8:7],p_reg_reg_n_96,P[6],p_reg_reg_n_98,P[5:4],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_6),
        .CEB2(1'b1),
        .CEC(p_reg_reg_7),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__27_n_4,p_reg_reg_i_2__27_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[8:7],p_reg_reg_n_96,P[6],p_reg_reg_n_98,P[5:4],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__27
       (.I0(p_reg_reg_8),
        .O(p_reg_reg_i_2__27_n_4));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_0_i_208
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_77_0),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_i_77_1),
        .I5(ram_reg_0_13),
        .O(ram_reg_0_i_208_n_4));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_0_i_219
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_92),
        .I3(ram_reg_1_i_26_0[1]),
        .I4(ram_reg_0_i_92_0),
        .I5(ram_reg_1_i_26_1[1]),
        .O(ram_reg_0_i_219_n_4));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_0_i_240
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_92),
        .I3(ram_reg_1_i_26_0[0]),
        .I4(ram_reg_0_i_92_0),
        .I5(ram_reg_1_i_26_1[0]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    ram_reg_0_i_27__0
       (.I0(ram_reg_0_i_77_n_4),
        .I1(ram_reg_0_2),
        .I2(ram_reg_0_3),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(d0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_0_i_340
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_92),
        .I3(ram_reg_1_i_26_0[2]),
        .I4(ram_reg_0_i_92_0),
        .I5(ram_reg_1_i_26_1[2]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_0_i_74
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_12),
        .I5(ram_reg_0_13),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFF0015FFFFFFFF)) 
    ram_reg_0_i_77
       (.I0(ram_reg_0_i_208_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0[1]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_77_n_4));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0_7),
        .I1(ram_reg_0_i_219_n_4),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0[0]),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_1_i_102
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_92),
        .I3(ram_reg_1_i_26_0[4]),
        .I4(ram_reg_0_i_92_0),
        .I5(ram_reg_1_i_26_1[4]),
        .O(ram_reg_1_i_102_n_4));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_1_i_122
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_92),
        .I3(ram_reg_1_i_26_0[3]),
        .I4(ram_reg_0_i_92_0),
        .I5(ram_reg_1_i_26_1[3]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    ram_reg_1_i_26
       (.I0(ram_reg_0_7),
        .I1(ram_reg_1_i_102_n_4),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0[2]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_125
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_6,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_1_i_54,
    ram_reg_0_10,
    ram_reg_1_i_54_0,
    ram_reg_0_11,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0_i_109_0,
    ram_reg_0_i_109_1,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_i_152,
    ram_reg_1_i_58,
    ram_reg_0_i_152_0,
    ram_reg_1_i_58_0);
  output [8:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output [0:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_6;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_1_i_54;
  input ram_reg_0_10;
  input ram_reg_1_i_54_0;
  input ram_reg_0_11;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0_i_109_0;
  input ram_reg_0_i_109_1;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_i_152;
  input [1:0]ram_reg_1_i_58;
  input ram_reg_0_i_152_0;
  input [1:0]ram_reg_1_i_58_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_1__59_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_109_0;
  wire ram_reg_0_i_109_1;
  wire ram_reg_0_i_109_n_4;
  wire ram_reg_0_i_152;
  wire ram_reg_0_i_152_0;
  wire ram_reg_0_i_268_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_54;
  wire ram_reg_1_i_54_0;
  wire [1:0]ram_reg_1_i_58;
  wire [1:0]ram_reg_1_i_58_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[8],p_reg_reg_n_95,p_reg_reg_n_96,P[7],p_reg_reg_n_98,P[6:5],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[4:1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__59_n_4,p_reg_reg_i_1__59_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[8],p_reg_reg_n_95,p_reg_reg_n_96,P[7],p_reg_reg_n_98,P[6:5],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[4:1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__26
       (.I0(p_reg_reg_6),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__59
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_1__59_n_4));
  LUT6 #(
    .INIT(64'hFFFF0015FFFFFFFF)) 
    ram_reg_0_i_109
       (.I0(ram_reg_0_i_268_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ram_reg_0_i_109_n_4));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_0_i_116
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_12),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_13),
        .I5(ram_reg_0_11),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_0_i_141
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_14),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_15),
        .I5(ram_reg_0_11),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_0_i_268
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_i_109_0),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_i_109_1),
        .I5(ram_reg_0_11),
        .O(ram_reg_0_i_268_n_4));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_0_i_347
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_i_152),
        .I3(ram_reg_1_i_58[0]),
        .I4(ram_reg_0_i_152_0),
        .I5(ram_reg_1_i_58_0[0]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    ram_reg_0_i_34__0
       (.I0(ram_reg_0_i_109_n_4),
        .I1(ram_reg_0_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(d1));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_1_i_154
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_0_9),
        .I2(ram_reg_1_i_54),
        .I3(ram_reg_0_10),
        .I4(ram_reg_1_i_54_0),
        .I5(ram_reg_0_11),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_1_i_160
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_i_152),
        .I3(ram_reg_1_i_58[1]),
        .I4(ram_reg_0_i_152_0),
        .I5(ram_reg_1_i_58_0[1]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    ram_reg_1_i_69
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_0_9),
        .I2(ram_reg_1),
        .I3(ram_reg_0_10),
        .I4(ram_reg_1_0),
        .I5(ram_reg_0_11),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_126
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_7,
    ram_reg_1,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_i_23,
    ram_reg_1_i_39);
  output [10:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_7;
  input ram_reg_1;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [1:0]ram_reg_1_i_23;
  input [2:0]ram_reg_1_i_39;

  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_2__28_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [1:0]ram_reg_1_i_23;
  wire [2:0]ram_reg_1_i_39;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,P[10:8],p_reg_reg_n_99,p_reg_reg_n_100,P[7],p_reg_reg_n_102,P[6:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_5),
        .CEB2(1'b1),
        .CEC(p_reg_reg_6),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__28_n_4,p_reg_reg_i_2__28_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,P[10:8],p_reg_reg_n_99,p_reg_reg_n_100,P[7],p_reg_reg_n_102,P[6:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__28
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_2__28_n_4));
  LUT6 #(
    .INIT(64'h553303335533F333)) 
    ram_reg_0_i_202
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_i_23[0]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_39[0]),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'h4F7F7F7F)) 
    ram_reg_1_i_128
       (.I0(p_reg_reg_n_99),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(ram_reg_1_i_39[2]),
        .O(p_reg_reg_3));
  LUT5 #(
    .INIT(32'h4F7F7F7F)) 
    ram_reg_1_i_139
       (.I0(p_reg_reg_n_100),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(ram_reg_1_i_39[1]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h00000000DFFFCCCC)) 
    ram_reg_1_i_17
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_0));
  LUT5 #(
    .INIT(32'h70407F7F)) 
    ram_reg_1_i_94
       (.I0(p_reg_reg_n_95),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(ram_reg_1_i_23[1]),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_127
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_6,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_7,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1_i_154,
    ram_reg_1_i_154_0);
  output [8:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_6;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_7;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_0;
  input [5:0]ram_reg_1_i_154;
  input [5:0]ram_reg_1_i_154_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_1__60_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_i_289_n_4;
  wire [5:0]ram_reg_1_i_154;
  wire [5:0]ram_reg_1_i_154_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[8],p_reg_reg_n_95,P[7],p_reg_reg_n_97,p_reg_reg_n_98,P[6:4],p_reg_reg_n_102,P[3],p_reg_reg_n_104,P[2],p_reg_reg_n_106,P[1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__60_n_4,p_reg_reg_i_1__60_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[8],p_reg_reg_n_95,P[7],p_reg_reg_n_97,p_reg_reg_n_98,P[6:4],p_reg_reg_n_102,P[3],p_reg_reg_n_104,P[2],p_reg_reg_n_106,P[1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__27
       (.I0(p_reg_reg_6),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[2]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__60
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_1__60_n_4));
  LUT6 #(
    .INIT(64'hFFFFA080FFFFAAAA)) 
    ram_reg_0_i_120
       (.I0(ram_reg_0_i_289_n_4),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_1_i_154[1]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'h4F7F7F7F)) 
    ram_reg_0_i_289
       (.I0(p_reg_reg_n_104),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(ram_reg_1_i_154_0[2]),
        .O(ram_reg_0_i_289_n_4));
  LUT5 #(
    .INIT(32'h4F7F7F7F)) 
    ram_reg_0_i_308
       (.I0(p_reg_reg_n_106),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(ram_reg_1_i_154_0[1]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h553303335533F333)) 
    ram_reg_0_i_324
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_154[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_154_0[0]),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h553303335533F333)) 
    ram_reg_0_i_387
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_i_154[2]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_154_0[3]),
        .O(p_reg_reg_2));
  LUT5 #(
    .INIT(32'h70407F7F)) 
    ram_reg_1_i_168
       (.I0(p_reg_reg_n_97),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(ram_reg_1_i_154[4]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h553303335533F333)) 
    ram_reg_1_i_176
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_i_154[3]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_154_0[4]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h553303335533F333)) 
    ram_reg_1_i_226
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_i_154[5]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(ram_reg_1_i_154_0[5]),
        .O(p_reg_reg_5));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_128
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_13,
    ram_reg_0_i_87_0,
    ram_reg_0_i_87_1,
    ram_reg_0_i_87_2,
    ram_reg_0_i_87_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_1_i_26,
    ram_reg_1_i_17,
    ram_reg_0_6,
    ap_enable_reg_pp0_iter0,
    Q);
  output [4:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_13;
  input ram_reg_0_i_87_0;
  input ram_reg_0_i_87_1;
  input [0:0]ram_reg_0_i_87_2;
  input ram_reg_0_i_87_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [9:0]ram_reg_1_i_26;
  input [10:0]ram_reg_1_i_17;
  input ram_reg_0_6;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;

  wire [15:0]A_V_q0;
  wire [4:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__29_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_i_229_n_4;
  wire ram_reg_0_i_373_n_4;
  wire ram_reg_0_i_87_0;
  wire ram_reg_0_i_87_1;
  wire [0:0]ram_reg_0_i_87_2;
  wire ram_reg_0_i_87_3;
  wire [10:0]ram_reg_1_i_17;
  wire [9:0]ram_reg_1_i_26;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[4],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[3:2],p_reg_reg_n_101,P[1:0],p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_11),
        .CEB2(1'b1),
        .CEC(p_reg_reg_12),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__29_n_4,p_reg_reg_i_2__29_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[4],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[3:2],p_reg_reg_n_101,P[1:0],p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__29
       (.I0(p_reg_reg_13),
        .O(p_reg_reg_i_2__29_n_4));
  LUT6 #(
    .INIT(64'hABAAABFFFBAAFBFF)) 
    ram_reg_0_i_105
       (.I0(ram_reg_0_6),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[0]),
        .I5(ram_reg_1_i_17[0]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_0_i_221
       (.I0(ram_reg_0_i_87_0),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[5]),
        .I5(ram_reg_1_i_17[5]),
        .O(p_reg_reg_4));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    ram_reg_0_i_229
       (.I0(ram_reg_0_i_373_n_4),
        .I1(ram_reg_0_i_87_0),
        .I2(ram_reg_0_i_87_1),
        .I3(ram_reg_0_i_87_2),
        .I4(ram_reg_0_i_87_3),
        .O(ram_reg_0_i_229_n_4));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_0_i_239
       (.I0(ram_reg_0_i_87_0),
        .I1(p_reg_reg_n_106),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[3]),
        .I5(ram_reg_1_i_17[3]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_0_i_339
       (.I0(ram_reg_0_i_87_0),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[6]),
        .I5(ram_reg_1_i_17[6]),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_0_i_373
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_i_26[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_1_i_17[4]),
        .O(ram_reg_0_i_373_n_4));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_0_i_383
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_26[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_1_i_17[1]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_0_i_87
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_229_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hABAAABFFFBAAFBFF)) 
    ram_reg_0_i_95
       (.I0(ram_reg_0_6),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[2]),
        .I5(ram_reg_1_i_17[2]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_1_i_104
       (.I0(ram_reg_0_i_87_0),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[9]),
        .I5(ram_reg_1_i_17[9]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hA8AAA80008AA0800)) 
    ram_reg_1_i_121
       (.I0(ram_reg_0_i_87_0),
        .I1(p_reg_reg_n_98),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_1_i_26[7]),
        .I5(ram_reg_1_i_17[7]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h305030003F5F3FFF)) 
    ram_reg_1_i_212
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_i_26[8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_1_i_17[8]),
        .O(p_reg_reg_9));
  LUT5 #(
    .INIT(32'hD0C0DFFF)) 
    ram_reg_1_i_84
       (.I0(p_reg_reg_n_94),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(ram_reg_1_i_17[10]),
        .O(p_reg_reg_10));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_66
   (P,
    p_reg_reg_0,
    temp_sum_V_0_1_fu_1800,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_1,
    ram_reg_0_i_208,
    ap_enable_reg_pp0_iter0,
    Q,
    ram_reg_0_i_208_0);
  output [14:0]P;
  output p_reg_reg_0;
  input temp_sum_V_0_1_fu_1800;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_1;
  input [0:0]ram_reg_0_i_208;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;
  input [0:0]ram_reg_0_i_208_0;

  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_2__30_n_4;
  wire p_reg_reg_n_103;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_i_208;
  wire [0:0]ram_reg_0_i_208_0;
  wire temp_sum_V_0_1_fu_1800;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[14:6],p_reg_reg_n_103,P[5:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(temp_sum_V_0_1_fu_1800),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__30_n_4,p_reg_reg_i_2__30_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[14:6],p_reg_reg_n_103,P[5:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__30
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_2__30_n_4));
  LUT6 #(
    .INIT(64'h3505355535F53555)) 
    ram_reg_0_i_364
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_0_i_208),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_208_0),
        .O(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_67
   (p_reg_reg_0,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A_V_q0,
    q0,
    cmp59_reg_5312_pp0_iter1_reg);
  output [15:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input cmp59_reg_5312_pp0_iter1_reg;

  wire [15:0]A_V_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_3_n_4;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(1'b1),
        .CEC(ap_enable_reg_pp0_iter10),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_3
       (.I0(cmp59_reg_5312_pp0_iter1_reg),
        .O(p_reg_reg_i_3_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_68
   (P,
    temp_sum_V_0_1_fu_1800,
    \ap_CS_fsm_reg[5] ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_2,
    ram_reg_1,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_0,
    ram_reg_1_i_51_0,
    ap_enable_reg_pp0_iter0_reg,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    p_reg_reg_3);
  output [12:0]P;
  output temp_sum_V_0_1_fu_1800;
  output \ap_CS_fsm_reg[5] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_2;
  input ram_reg_1;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [2:0]ram_reg_1_0;
  input [2:0]ram_reg_1_i_51_0;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input p_reg_reg_3;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_1__62_n_4;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_96;
  wire [15:0]q1;
  wire ram_reg_1;
  wire [2:0]ram_reg_1_0;
  wire ram_reg_1_i_146_n_4;
  wire [2:0]ram_reg_1_i_51_0;
  wire temp_sum_V_0_1_fu_1800;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[12],p_reg_reg_n_96,P[11:6],p_reg_reg_n_103,P[5:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(temp_sum_V_0_1_fu_1800),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__62_n_4,p_reg_reg_i_1__62_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[12],p_reg_reg_n_96,P[11:6],p_reg_reg_n_103,P[5:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00E20000)) 
    p_reg_reg_i_1__6
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(p_reg_reg_3),
        .I4(Q[1]),
        .O(temp_sum_V_0_1_fu_1800));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__62
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_1__62_n_4));
  LUT6 #(
    .INIT(64'h001D5555FF1D5555)) 
    ram_reg_0_i_282
       (.I0(p_reg_reg_n_103),
        .I1(Q[2]),
        .I2(ram_reg_1_0[0]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_1_i_51_0[0]),
        .O(p_reg_reg_0));
  LUT5 #(
    .INIT(32'h0D55FD55)) 
    ram_reg_1_i_146
       (.I0(p_reg_reg_n_94),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_51_0[2]),
        .O(ram_reg_1_i_146_n_4));
  LUT6 #(
    .INIT(64'h3505355535F53555)) 
    ram_reg_1_i_228
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_1_i_51_0[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ram_reg_1_0[1]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hEEEECEEEEEEEEEEE)) 
    ram_reg_1_i_51
       (.I0(ram_reg_1_i_146_n_4),
        .I1(ram_reg_1),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[3]),
        .I5(ram_reg_1_0[2]),
        .O(\ap_CS_fsm_reg[5] ));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_69
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    A_V_load_reg_54750,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A_V_q0,
    q1,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_0,
    temp_sum_V_60_1_fu_4200,
    ram_reg_0_0,
    ram_reg_0_1,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_2);
  output [13:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input A_V_load_reg_54750;
  input ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input cmp59_reg_5312_pp0_iter1_reg;
  input [1:0]ram_reg_0;
  input temp_sum_V_60_1_fu_4200;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_2__31_n_4;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [15:0]q1;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire temp_sum_V_60_1_fu_4200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[13:1],p_reg_reg_n_107,p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(ap_enable_reg_pp0_iter10),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__31_n_4,p_reg_reg_i_2__31_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[13:1],p_reg_reg_n_107,p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__31
       (.I0(cmp59_reg_5312_pp0_iter1_reg),
        .O(p_reg_reg_i_2__31_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB888)) 
    ram_reg_0_i_138
       (.I0(p_reg_reg_n_107),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ram_reg_0[1]),
        .I3(temp_sum_V_60_1_fu_4200),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hACA00000ACAFFFFF)) 
    ram_reg_0_i_143
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_0[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_0_2),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_70
   (\ap_CS_fsm_reg[1] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    \ap_CS_fsm_reg[2] ,
    temp_sum_V_60_1_fu_4200,
    ap_clk,
    A_V_q0,
    q0,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    P,
    ram_reg_1_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_1,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_93_0,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_i_24_0,
    ram_reg_1_8,
    p_reg_reg_15);
  output \ap_CS_fsm_reg[1] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  output p_reg_reg_14;
  output \ap_CS_fsm_reg[2] ;
  input temp_sum_V_60_1_fu_4200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input cmp59_reg_5312_pp0_iter1_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]P;
  input ram_reg_1_0;
  input ram_reg_0_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input [15:0]ram_reg_1_3;
  input ram_reg_0_1;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_93_0;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_i_24_0;
  input ram_reg_1_8;
  input p_reg_reg_15;

  wire [15:0]A_V_q0;
  wire [1:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_i_241_n_4;
  wire ram_reg_0_i_93_0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [15:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_i_24_0;
  wire ram_reg_1_i_96_n_4;
  wire temp_sum_V_60_1_fu_4200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[1] ),
        .CEB2(1'b1),
        .CEC(temp_sum_V_60_1_fu_4200),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__11
       (.I0(Q[0]),
        .I1(p_reg_reg_15),
        .O(\ap_CS_fsm_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__0
       (.I0(cmp59_reg_5312_pp0_iter1_reg),
        .O(p_reg_reg_i_2__0_n_4));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_103
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_3[1]),
        .I2(ram_reg_0_2),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_108
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_3[0]),
        .I2(ram_reg_0_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_151
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_1_3[8]),
        .I2(ram_reg_0_8),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_241
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_3[3]),
        .I2(ram_reg_0_i_93_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_241_n_4));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_76
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_3[7]),
        .I2(ram_reg_0_7),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_81
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_1_3[6]),
        .I2(ram_reg_0_6),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_85
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_3[5]),
        .I2(ram_reg_0_5),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_90
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_3[4]),
        .I2(ram_reg_0_4),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hEFEEAAAAAAAAAAAA)) 
    ram_reg_0_i_93
       (.I0(ram_reg_0_i_241_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(P[0]),
        .I4(ram_reg_1_0),
        .I5(ram_reg_0_0),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_98
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_1_3[2]),
        .I2(ram_reg_0_3),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_4));
  LUT5 #(
    .INIT(32'h0200F200)) 
    ram_reg_1_i_135
       (.I0(Q[1]),
        .I1(p_reg_reg_n_99),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_1_3[10]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_19
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_3[15]),
        .I2(ram_reg_1_8),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_14));
  LUT6 #(
    .INIT(64'hEFEEAAAAAAAAAAAA)) 
    ram_reg_1_i_24
       (.I0(ram_reg_1_i_96_n_4),
        .I1(ram_reg_1_1),
        .I2(ram_reg_1),
        .I3(P[1]),
        .I4(ram_reg_1_0),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_28
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_1_3[13]),
        .I2(ram_reg_1_7),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_13));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_33
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_3[12]),
        .I2(ram_reg_1_6),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_12));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_38
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_3[11]),
        .I2(ram_reg_1_5),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_11));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_48
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_3[9]),
        .I2(ram_reg_1_4),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_10));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_96
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_3[14]),
        .I2(ram_reg_1_i_24_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_1_i_96_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_71
   (P,
    d1,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    A_V_load_reg_54750,
    temp_sum_V_60_1_fu_4200,
    ap_clk,
    A_V_q0,
    q1,
    cmp59_reg_5312_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_i_66_0,
    ram_reg_1_12,
    ram_reg_1_13);
  output [2:0]P;
  output [0:0]d1;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  input A_V_load_reg_54750;
  input temp_sum_V_60_1_fu_4200;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input cmp59_reg_5312_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [0:0]ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input [12:0]ram_reg_1_9;
  input ram_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_i_66_0;
  input ram_reg_1_12;
  input ram_reg_1_13;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire [0:0]d1;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__32_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire [0:0]ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire [12:0]ram_reg_1_9;
  wire ram_reg_1_i_169_n_4;
  wire ram_reg_1_i_49_n_4;
  wire ram_reg_1_i_66_0;
  wire temp_sum_V_60_1_fu_4200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_60_1_fu_4200),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__32_n_4,p_reg_reg_i_1__32_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__32
       (.I0(cmp59_reg_5312_pp0_iter1_reg),
        .O(p_reg_reg_i_1__32_n_4));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_113
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_9[4]),
        .I2(ram_reg_0_3),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_118
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_1_9[3]),
        .I2(ram_reg_0_2),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_123
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_9[2]),
        .I2(ram_reg_0_1),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_128
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_9[1]),
        .I2(ram_reg_0_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_133
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_9[0]),
        .I2(ram_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_0_i_155
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_1_9[5]),
        .I2(ram_reg_0_4),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_169
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_9[9]),
        .I2(ram_reg_1_i_66_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_1_i_169_n_4));
  LUT5 #(
    .INIT(32'h0200F200)) 
    ram_reg_1_i_180
       (.I0(Q[0]),
        .I1(p_reg_reg_n_98),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_1_9[8]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_49
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_9[12]),
        .I2(ram_reg_1_13),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_1_i_49_n_4));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_57
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_9[11]),
        .I2(ram_reg_1_12),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_9));
  LUT5 #(
    .INIT(32'hFDFF0DFF)) 
    ram_reg_1_i_60
       (.I0(Q[0]),
        .I1(p_reg_reg_n_96),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_1_9[10]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEFEEAAAAAAAAAAAA)) 
    ram_reg_1_i_66
       (.I0(ram_reg_1_i_169_n_4),
        .I1(ram_reg_1_4),
        .I2(ram_reg_1_5),
        .I3(ram_reg_1_6),
        .I4(ram_reg_1_7),
        .I5(ram_reg_1_8),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_75
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_9[7]),
        .I2(ram_reg_1_11),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAA)) 
    ram_reg_1_i_8
       (.I0(ram_reg_1_i_49_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(d1));
  LUT6 #(
    .INIT(64'hCCAACC0F0F0F0F0F)) 
    ram_reg_1_i_80
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_9[6]),
        .I2(ram_reg_1_10),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_reg_reg_7));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_72
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    temp_sum_V_58_1_fu_4120,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_11,
    P,
    temp_sum_V_56_1_fu_4040,
    ram_reg_1_i_96,
    ram_reg_0_i_108);
  output [6:0]p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input p_reg_reg_10;
  input temp_sum_V_58_1_fu_4120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_11;
  input [8:0]P;
  input temp_sum_V_56_1_fu_4040;
  input [8:0]ram_reg_1_i_96;
  input ram_reg_0_i_108;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0_i_108;
  wire [8:0]ram_reg_1_i_96;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0[6],p_reg_reg_n_95,p_reg_reg_0[5],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_0[4:3],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0[2:1],p_reg_reg_n_105,p_reg_reg_0[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_10),
        .CEB2(1'b1),
        .CEC(temp_sum_V_58_1_fu_4120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__1_n_4,p_reg_reg_i_2__1_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0[6],p_reg_reg_n_95,p_reg_reg_0[5],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_0[4:3],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0[2:1],p_reg_reg_n_105,p_reg_reg_0[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_11),
        .O(p_reg_reg_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_207
       (.I0(p_reg_reg_n_102),
        .I1(P[4]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[4]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_234
       (.I0(p_reg_reg_n_105),
        .I1(P[3]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[3]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_252
       (.I0(p_reg_reg_n_107),
        .I1(P[2]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[2]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_259
       (.I0(p_reg_reg_n_108),
        .I1(P[1]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[1]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_267
       (.I0(p_reg_reg_n_109),
        .I1(P[0]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[0]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_344
       (.I0(p_reg_reg_n_101),
        .I1(P[5]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[5]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_116
       (.I0(p_reg_reg_n_97),
        .I1(P[7]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[7]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_126
       (.I0(p_reg_reg_n_98),
        .I1(P[6]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[6]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_204
       (.I0(p_reg_reg_n_95),
        .I1(P[8]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_96[8]),
        .I5(ram_reg_0_i_108),
        .O(p_reg_reg_9));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_73
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    A_V_load_reg_54750,
    temp_sum_V_58_1_fu_4120,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_10,
    temp_sum_V_60_1_fu_4200,
    ap_enable_reg_pp0_iter10,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_i_49,
    temp_sum_V_56_1_fu_4040,
    ram_reg_1_i_49_0,
    ram_reg_0_i_147_0);
  output [5:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input A_V_load_reg_54750;
  input temp_sum_V_58_1_fu_4120;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_10;
  input temp_sum_V_60_1_fu_4200;
  input ap_enable_reg_pp0_iter10;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ram_reg_0_1;
  input [9:0]ram_reg_1_i_49;
  input temp_sum_V_56_1_fu_4040;
  input [9:0]ram_reg_1_i_49_0;
  input ram_reg_0_i_147_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__33_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_147_0;
  wire ram_reg_0_i_334_n_4;
  wire [9:0]ram_reg_1_i_49;
  wire [9:0]ram_reg_1_i_49_0;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire temp_sum_V_60_1_fu_4200;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[5:2],p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,P[1],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,P[0],p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_58_1_fu_4120),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__33_n_4,p_reg_reg_i_1__33_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[5:2],p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,P[1],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,P[0],p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__33
       (.I0(p_reg_reg_10),
        .O(p_reg_reg_i_1__33_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDF10D01)) 
    ram_reg_0_i_147
       (.I0(ram_reg_0_i_334_n_4),
        .I1(temp_sum_V_60_1_fu_4200),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_286
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_1_i_49[5]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[5]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_295
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_i_49[4]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[4]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_304
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_i_49[3]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[3]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_312
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_i_49[2]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[2]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_328
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_49[1]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[1]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_334
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_i_49[0]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[0]),
        .I5(ram_reg_0_i_147_0),
        .O(ram_reg_0_i_334_n_4));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_0_i_354
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_1_i_49[6]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[6]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_143
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_49[9]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[9]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_189
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_i_49[8]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[8]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'h553F553F0000553F)) 
    ram_reg_1_i_198
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_49[7]),
        .I2(temp_sum_V_56_1_fu_4040),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_49_0[7]),
        .I5(ram_reg_0_i_147_0),
        .O(p_reg_reg_7));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_74
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    temp_sum_V_56_1_fu_4040,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_8,
    ram_reg_1_i_19,
    temp_sum_V_58_1_fu_4120,
    ram_reg_1_i_19_0,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_1_i_43_0);
  output [8:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input p_reg_reg_7;
  input temp_sum_V_56_1_fu_4040;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_8;
  input [6:0]ram_reg_1_i_19;
  input temp_sum_V_58_1_fu_4120;
  input [6:0]ram_reg_1_i_19_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1_i_43_0;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_2__2_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_134_n_4;
  wire [6:0]ram_reg_1_i_19;
  wire [6:0]ram_reg_1_i_19_0;
  wire ram_reg_1_i_43_0;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[8],p_reg_reg_n_96,P[7:6],p_reg_reg_n_99,p_reg_reg_n_100,P[5:4],p_reg_reg_n_103,p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_7),
        .CEB2(1'b1),
        .CEC(temp_sum_V_56_1_fu_4040),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__2_n_4,p_reg_reg_i_2__2_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[8],p_reg_reg_n_96,P[7:6],p_reg_reg_n_99,p_reg_reg_n_100,P[5:4],p_reg_reg_n_103,p_reg_reg_n_104,P[3],p_reg_reg_n_106,P[2:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_8),
        .O(p_reg_reg_i_2__2_n_4));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_0_i_215
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_103),
        .I2(ram_reg_1_i_19[2]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[2]),
        .I5(ram_reg_1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_0_i_226
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_1_i_19[1]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[1]),
        .I5(ram_reg_1),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_0_i_375
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_106),
        .I2(ram_reg_1_i_19[0]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[0]),
        .I5(ram_reg_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_1_i_108
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_1_i_19[5]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[5]),
        .I5(ram_reg_1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hF0880000FFFFFFFF)) 
    ram_reg_1_i_134
       (.I0(Q[0]),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_1_i_19[4]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_1_i_43_0),
        .O(ram_reg_1_i_134_n_4));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_1_i_142
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_100),
        .I2(ram_reg_1_i_19[3]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[3]),
        .I5(ram_reg_1),
        .O(p_reg_reg_3));
  LUT4 #(
    .INIT(16'h00AE)) 
    ram_reg_1_i_43
       (.I0(ram_reg_1_i_134_n_4),
        .I1(ram_reg_1_i_19_0[4]),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_1_i_89
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_94),
        .I2(ram_reg_1_i_19[6]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_19_0[6]),
        .I5(ram_reg_1),
        .O(p_reg_reg_6));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_75
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    \ap_CS_fsm_reg[0] ,
    A_V_load_reg_54750,
    temp_sum_V_56_1_fu_4040,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_4,
    ram_reg_1_i_57,
    temp_sum_V_58_1_fu_4120,
    ram_reg_1_i_57_0,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter1,
    ram_reg_1_1);
  output [10:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output \ap_CS_fsm_reg[0] ;
  input A_V_load_reg_54750;
  input temp_sum_V_56_1_fu_4040;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_4;
  input [4:0]ram_reg_1_i_57;
  input temp_sum_V_58_1_fu_4120;
  input [3:0]ram_reg_1_i_57_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [10:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_1__34_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_i_179_n_4;
  wire [4:0]ram_reg_1_i_57;
  wire [3:0]ram_reg_1_i_57_0;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[10],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[9:7],p_reg_reg_n_102,P[6:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_56_1_fu_4040),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__34_n_4,p_reg_reg_i_1__34_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[10],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[9:7],p_reg_reg_n_102,P[6:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__34
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_1__34_n_4));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_0_i_277
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_102),
        .I2(ram_reg_1_i_57[0]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_57_0[0]),
        .I5(ram_reg_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_1_i_158
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_95),
        .I2(ram_reg_1_i_57[4]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_57_0[3]),
        .I5(ram_reg_1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hF0880000FFFFFFFF)) 
    ram_reg_1_i_179
       (.I0(Q[0]),
        .I1(p_reg_reg_n_98),
        .I2(ram_reg_1_i_57[1]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_1_1),
        .O(ram_reg_1_i_179_n_4));
  LUT6 #(
    .INIT(64'h0F770F7700000F77)) 
    ram_reg_1_i_236
       (.I0(temp_sum_V_56_1_fu_4040),
        .I1(p_reg_reg_n_97),
        .I2(ram_reg_1_i_57[2]),
        .I3(temp_sum_V_58_1_fu_4120),
        .I4(ram_reg_1_i_57_0[2]),
        .I5(ram_reg_1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hF0880000FFFFFFFF)) 
    ram_reg_1_i_61
       (.I0(Q[0]),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_1_i_57[3]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_1_1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'h00AE)) 
    ram_reg_1_i_71
       (.I0(ram_reg_1_i_179_n_4),
        .I1(ram_reg_1_i_57_0[1]),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_76
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2);
  output [15:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_2__3_n_4;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__3_n_4,p_reg_reg_i_2__3_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_2__3_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_77
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_i_138,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_i_318_0,
    temp_sum_V_56_1_fu_4040,
    temp_sum_V_58_1_fu_4120);
  output [14:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_0_i_138;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_0_i_318_0;
  input temp_sum_V_56_1_fu_4040;
  input temp_sum_V_58_1_fu_4120;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_1__35_n_4;
  wire p_reg_reg_n_107;
  wire [15:0]q1;
  wire [0:0]ram_reg_0_i_138;
  wire [0:0]ram_reg_0_i_318_0;
  wire ram_reg_0_i_401_n_4;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[14:2],p_reg_reg_n_107,P[1:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__35_n_4,p_reg_reg_i_1__35_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[14:2],p_reg_reg_n_107,P[1:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__12
       (.I0(p_reg_reg_0),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[4]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__35
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_1__35_n_4));
  LUT6 #(
    .INIT(64'h02AA02AA00AA02AA)) 
    ram_reg_0_i_318
       (.I0(ram_reg_0_i_401_n_4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(ram_reg_0_i_138),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008080)) 
    ram_reg_0_i_401
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[4]),
        .I2(p_reg_reg_n_107),
        .I3(ram_reg_0_i_318_0),
        .I4(temp_sum_V_56_1_fu_4040),
        .I5(temp_sum_V_58_1_fu_4120),
        .O(ram_reg_0_i_401_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_78
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_4,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3);
  output [13:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_4;
  input ram_reg_1;
  input [1:0]ram_reg_1_0;
  input ram_reg_0;
  input [1:0]ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_2__4_n_4;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire [1:0]ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[13:9],p_reg_reg_n_99,P[8:6],p_reg_reg_n_103,P[5:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_2),
        .CEB2(1'b1),
        .CEC(p_reg_reg_3),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__4_n_4,p_reg_reg_i_2__4_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[13:9],p_reg_reg_n_99,P[8:6],p_reg_reg_n_103,P[5:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__4
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_2__4_n_4));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_79
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_103),
        .I2(ram_reg_1_0[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_1_1[0]),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h2E222E22FFFF2E22)) 
    ram_reg_1_i_40
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_0[1]),
        .I4(ram_reg_1_1[1]),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_79
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1);
  output [15:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_1__36_n_4;
  wire [15:0]q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__36_n_4,p_reg_reg_i_1__36_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__13
       (.I0(p_reg_reg_0),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__36
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_1__36_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_80
   (P,
    d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    p_reg_reg_9,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    Q,
    ram_reg_1_i_24,
    ap_enable_reg_pp0_iter0);
  output [2:0]P;
  output [5:0]d0;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input [6:0]ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_1_1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input p_reg_reg_9;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input [2:0]Q;
  input [12:0]ram_reg_1_i_24;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [2:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [5:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__5_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_104_n_4;
  wire ram_reg_0_i_148_n_4;
  wire ram_reg_0_i_197_n_4;
  wire ram_reg_0_i_227_n_4;
  wire ram_reg_0_i_244_n_4;
  wire ram_reg_0_i_253_n_4;
  wire ram_reg_0_i_260_n_4;
  wire ram_reg_0_i_336_n_4;
  wire ram_reg_0_i_72_n_4;
  wire ram_reg_0_i_86_n_4;
  wire ram_reg_0_i_94_n_4;
  wire ram_reg_0_i_99_n_4;
  wire [6:0]ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_i_119_n_4;
  wire [12:0]ram_reg_1_i_24;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[2],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[1],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,P[0],p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_7),
        .CEB2(1'b1),
        .CEC(p_reg_reg_8),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__5_n_4,p_reg_reg_i_2__5_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[2],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,P[1],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,P[0],p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__5
       (.I0(p_reg_reg_9),
        .O(p_reg_reg_i_2__5_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_104
       (.I0(ram_reg_0_i_260_n_4),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_104_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_148
       (.I0(ram_reg_0_i_336_n_4),
        .I1(ram_reg_1[5]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_148_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_197
       (.I0(p_reg_reg_n_102),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_197_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_218
       (.I0(p_reg_reg_n_104),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_227
       (.I0(p_reg_reg_n_105),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_227_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_242
       (.I0(p_reg_reg_n_106),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_244
       (.I0(p_reg_reg_n_107),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_244_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_253
       (.I0(p_reg_reg_n_108),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_253_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_260
       (.I0(p_reg_reg_n_109),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_260_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_26__0
       (.I0(ram_reg_0_i_72_n_4),
        .I1(ram_reg_0_23),
        .I2(ram_reg_0_24),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_25),
        .I5(ram_reg_0_26),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_0_i_29__0
       (.I0(ram_reg_0_i_86_n_4),
        .I1(ram_reg_0_19),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_20),
        .I4(ram_reg_0_21),
        .I5(ram_reg_0_22),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_31__0
       (.I0(ram_reg_0_i_94_n_4),
        .I1(ram_reg_0_15),
        .I2(ram_reg_0_16),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_0_i_32__0
       (.I0(ram_reg_0_i_99_n_4),
        .I1(ram_reg_0_11),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_12),
        .I4(ram_reg_0_13),
        .I5(ram_reg_0_14),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_336
       (.I0(p_reg_reg_n_101),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_336_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_0_i_104_n_4),
        .I1(ram_reg_0_6),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_9),
        .I5(ram_reg_0_10),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    ram_reg_0_i_42
       (.I0(ram_reg_0_i_148_n_4),
        .I1(ram_reg_0_27),
        .I2(ram_reg_0_8),
        .I3(ram_reg_0_28),
        .I4(ram_reg_0_29),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_72
       (.I0(ram_reg_0_i_197_n_4),
        .I1(ram_reg_1[4]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_72_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_i_227_n_4),
        .I1(ram_reg_1[3]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0_3),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_86_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_94
       (.I0(ram_reg_0_i_244_n_4),
        .I1(ram_reg_1[2]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_94_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_99
       (.I0(ram_reg_0_i_253_n_4),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_0_i_99_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_101
       (.I0(p_reg_reg_n_96),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[11]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_111
       (.I0(p_reg_reg_n_97),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_119
       (.I0(p_reg_reg_n_98),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[9]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_1_i_119_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_137
       (.I0(p_reg_reg_n_100),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[8]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_3));
  LUT4 #(
    .INIT(16'h7757)) 
    ram_reg_1_i_35
       (.I0(ram_reg_1_1),
        .I1(ram_reg_1_i_119_n_4),
        .I2(ram_reg_1[6]),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_97
       (.I0(p_reg_reg_n_95),
        .I1(Q[2]),
        .I2(ram_reg_1_i_24[12]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_reg_reg_6));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_81
   (p_reg_reg_0,
    \icmp_ln68_reg_5303_reg[0] ,
    d1,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    P,
    ram_reg_1,
    ram_reg_0,
    ram_reg_1_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_1,
    p_reg_reg_10,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_11,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_50);
  output [1:0]p_reg_reg_0;
  output \icmp_ln68_reg_5303_reg[0] ;
  output [4:0]d1;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input [5:0]P;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_1_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_1_1;
  input p_reg_reg_10;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_11;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ap_enable_reg_pp0_iter0;
  input [11:0]ram_reg_1_i_50;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [5:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [4:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [1:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__37_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_114_n_4;
  wire ram_reg_0_i_119_n_4;
  wire ram_reg_0_i_134_n_4;
  wire ram_reg_0_i_144_n_4;
  wire ram_reg_0_i_278_n_4;
  wire ram_reg_0_i_287_n_4;
  wire ram_reg_0_i_313_n_4;
  wire ram_reg_0_i_329_n_4;
  wire ram_reg_0_i_351_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_i_181_n_4;
  wire [11:0]ram_reg_1_i_50;
  wire ram_reg_1_i_72_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_0[1],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_0[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__37_n_4,p_reg_reg_i_1__37_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_0[1],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_0[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__14
       (.I0(p_reg_reg_10),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[2]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__37
       (.I0(p_reg_reg_11),
        .O(p_reg_reg_i_1__37_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_114
       (.I0(ram_reg_0_i_278_n_4),
        .I1(P[3]),
        .I2(ram_reg_1),
        .I3(ram_reg_0_1),
        .I4(ram_reg_1_0),
        .I5(ram_reg_0_0),
        .O(ram_reg_0_i_114_n_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_0_i_119
       (.I0(ram_reg_0_i_287_n_4),
        .I1(P[2]),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_1_0),
        .I5(ram_reg_0_0),
        .O(ram_reg_0_i_119_n_4));
  LUT6 #(
    .INIT(64'h4545450045004500)) 
    ram_reg_0_i_134
       (.I0(ram_reg_0_i_313_n_4),
        .I1(ram_reg_1),
        .I2(P[1]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_12),
        .I5(ram_reg_0_13),
        .O(ram_reg_0_i_134_n_4));
  LUT6 #(
    .INIT(64'h4545450045004500)) 
    ram_reg_0_i_144
       (.I0(ram_reg_0_i_329_n_4),
        .I1(ram_reg_1),
        .I2(P[0]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(ram_reg_0_i_144_n_4));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEFFAEFF)) 
    ram_reg_0_i_154
       (.I0(ram_reg_0_i_351_n_4),
        .I1(P[4]),
        .I2(ram_reg_1),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_14),
        .I5(ram_reg_0_15),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_278
       (.I0(p_reg_reg_n_103),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_278_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_287
       (.I0(p_reg_reg_n_104),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_287_n_4));
  LUT6 #(
    .INIT(64'h0000000088800080)) 
    ram_reg_0_i_298
       (.I0(p_reg_reg_n_105),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(Q[3]),
        .O(p_reg_reg_3));
  LUT5 #(
    .INIT(32'hF8000800)) 
    ram_reg_0_i_313
       (.I0(p_reg_reg_n_107),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_50[2]),
        .O(ram_reg_0_i_313_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_0_i_321
       (.I0(p_reg_reg_n_108),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_2));
  LUT5 #(
    .INIT(32'hF8000800)) 
    ram_reg_0_i_329
       (.I0(p_reg_reg_n_109),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_50[0]),
        .O(ram_reg_0_i_329_n_4));
  LUT5 #(
    .INIT(32'hF8000800)) 
    ram_reg_0_i_351
       (.I0(p_reg_reg_n_101),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_1_i_50[5]),
        .O(ram_reg_0_i_351_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_35__0
       (.I0(ram_reg_0_i_114_n_4),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_22),
        .I3(ram_reg_0_18),
        .I4(ram_reg_0_23),
        .I5(ram_reg_0_24),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_36
       (.I0(ram_reg_0_i_119_n_4),
        .I1(ram_reg_0_16),
        .I2(ram_reg_0_17),
        .I3(ram_reg_0_18),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_0_i_39
       (.I0(ram_reg_0_i_134_n_4),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_10),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_11),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_0_i_41
       (.I0(ram_reg_0_i_144_n_4),
        .I1(ram_reg_0_2),
        .I2(ram_reg_0_3),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_5),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hFF54)) 
    ram_reg_1_i_13
       (.I0(ram_reg_1_i_72_n_4),
        .I1(ram_reg_1_2),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_145
       (.I0(p_reg_reg_n_94),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[11]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'h0000000088800080)) 
    ram_reg_1_i_157
       (.I0(p_reg_reg_n_95),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(Q[3]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_163
       (.I0(p_reg_reg_n_96),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_170
       (.I0(p_reg_reg_n_97),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[9]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_173
       (.I0(p_reg_reg_n_98),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[8]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_181
       (.I0(p_reg_reg_n_99),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_181_n_4));
  LUT6 #(
    .INIT(64'hE2FFE2FFC0FFF3FF)) 
    ram_reg_1_i_192
       (.I0(p_reg_reg_n_100),
        .I1(Q[3]),
        .I2(ram_reg_1_i_50[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    ram_reg_1_i_72
       (.I0(ram_reg_1_i_181_n_4),
        .I1(P[5]),
        .I2(ram_reg_1),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_0),
        .I5(ram_reg_0_0),
        .O(ram_reg_1_i_72_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_82
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_16_0);
  output [14:0]P;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;
  input ram_reg_1;
  input [0:0]ram_reg_1_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_1_i_16_0;

  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_2__6_n_4;
  wire p_reg_reg_n_94;
  wire [15:0]q0;
  wire ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [0:0]ram_reg_1_i_16_0;
  wire ram_reg_1_i_83_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(1'b1),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__6_n_4,p_reg_reg_i_2__6_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_2__6_n_4));
  LUT6 #(
    .INIT(64'h7777777757777777)) 
    ram_reg_1_i_16
       (.I0(ram_reg_1),
        .I1(ram_reg_1_i_83_n_4),
        .I2(ram_reg_1_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[2]),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFE2FFF3FF)) 
    ram_reg_1_i_83
       (.I0(p_reg_reg_n_94),
        .I1(Q[2]),
        .I2(ram_reg_1_i_16_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_1_i_83_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_83
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_4,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_5,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_1,
    ram_reg_0_2,
    ram_reg_1_2);
  output [11:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_4;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_5;
  input ram_reg_1;
  input [3:0]ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input [1:0]ram_reg_0_1;
  input ram_reg_1_1;
  input ram_reg_0_2;
  input ram_reg_1_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [11:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_i_1__38_n_4;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_95;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_1;
  wire [3:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[11],p_reg_reg_n_95,P[10:5],p_reg_reg_n_102,P[4:3],p_reg_reg_n_105,p_reg_reg_n_106,P[2:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__38_n_4,p_reg_reg_i_1__38_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[11],p_reg_reg_n_95,P[10:5],p_reg_reg_n_102,P[4:3],p_reg_reg_n_105,p_reg_reg_n_106,P[2:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__15
       (.I0(p_reg_reg_4),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__38
       (.I0(p_reg_reg_5),
        .O(p_reg_reg_i_1__38_n_4));
  LUT6 #(
    .INIT(64'h44F4FFF444F444F4)) 
    ram_reg_0_i_111
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_102),
        .I2(ram_reg_1_0[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1[1]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4F4F4F)) 
    ram_reg_0_i_125
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_105),
        .I2(ram_reg_1_1),
        .I3(ram_reg_1_0[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_2),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    ram_reg_0_i_130
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1[0]),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000000D0D0D0)) 
    ram_reg_1_i_56
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1),
        .I2(ram_reg_1_1),
        .I3(ram_reg_1_0[3]),
        .I4(Q[2]),
        .I5(ram_reg_1_2),
        .O(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_84
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    temp_sum_V_46_1_fu_3640,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_11,
    ram_reg_1_i_15,
    P,
    ram_reg_1_i_15_0,
    ram_reg_1_i_15_1,
    ram_reg_1_i_15_2);
  output [6:0]p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  input p_reg_reg_10;
  input temp_sum_V_46_1_fu_3640;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_11;
  input ram_reg_1_i_15;
  input [8:0]P;
  input ram_reg_1_i_15_0;
  input [8:0]ram_reg_1_i_15_1;
  input ram_reg_1_i_15_2;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire ap_clk;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__7_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire [15:0]q0;
  wire ram_reg_1_i_15;
  wire ram_reg_1_i_15_0;
  wire [8:0]ram_reg_1_i_15_1;
  wire ram_reg_1_i_15_2;
  wire temp_sum_V_46_1_fu_3640;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_0[6:2],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0[1:0],p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_10),
        .CEB2(1'b1),
        .CEC(temp_sum_V_46_1_fu_3640),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__7_n_4,p_reg_reg_i_2__7_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_0[6:2],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_0[1:0],p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__7
       (.I0(p_reg_reg_11),
        .O(p_reg_reg_i_2__7_n_4));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_362
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg_1_i_15),
        .I2(P[5]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[5]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_372
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_i_15),
        .I2(P[4]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[4]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_377
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_i_15),
        .I2(P[3]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[3]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_379
       (.I0(p_reg_reg_n_107),
        .I1(ram_reg_1_i_15),
        .I2(P[2]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[2]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_381
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_15),
        .I2(P[1]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[1]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_385
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_1_i_15),
        .I2(P[0]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[0]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_413
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg_1_i_15),
        .I2(P[6]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[6]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_206
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_i_15),
        .I2(P[7]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[7]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_82
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_15),
        .I2(P[8]),
        .I3(ram_reg_1_i_15_0),
        .I4(ram_reg_1_i_15_1[8]),
        .I5(ram_reg_1_i_15_2),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_85
   (p_reg_reg_0,
    temp_sum_V_46_1_fu_3640,
    d1,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_7,
    Q,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_8,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    P,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_1_i_55,
    ram_reg_1_i_55_0,
    ram_reg_1_i_55_1,
    ram_reg_1_i_55_2,
    ram_reg_1_i_55_3);
  output [8:0]p_reg_reg_0;
  output temp_sum_V_46_1_fu_3640;
  output [0:0]d1;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_7;
  input [1:0]Q;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_8;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [0:0]P;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_1_i_55;
  input [6:0]ram_reg_1_i_55_0;
  input ram_reg_1_i_55_1;
  input [6:0]ram_reg_1_i_55_2;
  input ram_reg_1_i_55_3;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [0:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire [8:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_i_1__39_n_4;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_129_n_4;
  wire ram_reg_0_i_305_n_4;
  wire ram_reg_1_i_55;
  wire [6:0]ram_reg_1_i_55_0;
  wire ram_reg_1_i_55_1;
  wire [6:0]ram_reg_1_i_55_2;
  wire ram_reg_1_i_55_3;
  wire temp_sum_V_46_1_fu_3640;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0[8],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_0[7],p_reg_reg_n_99,p_reg_reg_0[6:4],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_0[3],p_reg_reg_n_106,p_reg_reg_0[2:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_46_1_fu_3640),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__39_n_4,p_reg_reg_i_1__39_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0[8],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_0[7],p_reg_reg_n_99,p_reg_reg_0[6:4],p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_0[3],p_reg_reg_n_106,p_reg_reg_0[2:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00008A80)) 
    p_reg_reg_i_1
       (.I0(Q[1]),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(p_reg_reg_8),
        .O(temp_sum_V_46_1_fu_3640));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__39
       (.I0(p_reg_reg_7),
        .O(p_reg_reg_i_1__39_n_4));
  LUT6 #(
    .INIT(64'h00000000AAAABBAB)) 
    ram_reg_0_i_129
       (.I0(ram_reg_0_i_305_n_4),
        .I1(ram_reg_0_4),
        .I2(ram_reg_0_5),
        .I3(P),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(ram_reg_0_i_129_n_4));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_305
       (.I0(p_reg_reg_n_106),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[0]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[0]),
        .I5(ram_reg_1_i_55_3),
        .O(ram_reg_0_i_305_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB00)) 
    ram_reg_0_i_38
       (.I0(ram_reg_0_i_129_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(d1));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_390
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[2]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[2]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_0_i_392
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[1]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[1]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_156
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[6]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[6]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_233
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[5]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[5]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_238
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[4]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[4]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_1_i_244
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg_1_i_55),
        .I2(ram_reg_1_i_55_0[3]),
        .I3(ram_reg_1_i_55_1),
        .I4(ram_reg_1_i_55_2[3]),
        .I5(ram_reg_1_i_55_3),
        .O(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_86
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_2);
  output [15:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_2;

  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_2__8_n_4;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__8_n_4,p_reg_reg_i_2__8_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__8
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_2__8_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_87
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [15:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_1__40_n_4;
  wire [15:0]q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__40_n_4,p_reg_reg_i_1__40_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__31
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__40
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_1__40_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_88
   (P,
    d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_4,
    ram_reg_0,
    ram_reg_1,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_3,
    ram_reg_1_2,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_25_0,
    ram_reg_0_4,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_1_13,
    ram_reg_1_14,
    ram_reg_1_15,
    ram_reg_1_16,
    ram_reg_1_17,
    ram_reg_1_18,
    ram_reg_1_19,
    ram_reg_1_20,
    ram_reg_1_21,
    ram_reg_1_22,
    ram_reg_1_23,
    ram_reg_1_24,
    ram_reg_1_25,
    ram_reg_1_26,
    ram_reg_1_27,
    ram_reg_1_28,
    ram_reg_1_i_44_0,
    ram_reg_1_29,
    ram_reg_1_i_99_0,
    ram_reg_1_i_34_0,
    ram_reg_1_i_34_1,
    ram_reg_1_i_34_2);
  output [8:0]P;
  output [4:0]d0;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_4;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_1_0;
  input [3:0]ram_reg_1_1;
  input ram_reg_0_3;
  input ram_reg_1_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [6:0]ram_reg_1_i_25_0;
  input ram_reg_0_4;
  input ram_reg_1_3;
  input [3:0]ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_1_13;
  input ram_reg_1_14;
  input ram_reg_1_15;
  input ram_reg_1_16;
  input ram_reg_1_17;
  input ram_reg_1_18;
  input ram_reg_1_19;
  input ram_reg_1_20;
  input ram_reg_1_21;
  input ram_reg_1_22;
  input ram_reg_1_23;
  input ram_reg_1_24;
  input ram_reg_1_25;
  input ram_reg_1_26;
  input ram_reg_1_27;
  input ram_reg_1_28;
  input ram_reg_1_i_44_0;
  input ram_reg_1_29;
  input [6:0]ram_reg_1_i_99_0;
  input ram_reg_1_i_34_0;
  input ram_reg_1_i_34_1;
  input ram_reg_1_i_34_2;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_2__9_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_213_n_4;
  wire ram_reg_0_i_216_n_4;
  wire ram_reg_0_i_367_n_4;
  wire ram_reg_0_i_368_n_4;
  wire ram_reg_0_i_82_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [3:0]ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_15;
  wire ram_reg_1_16;
  wire ram_reg_1_17;
  wire ram_reg_1_18;
  wire ram_reg_1_19;
  wire ram_reg_1_2;
  wire ram_reg_1_20;
  wire ram_reg_1_21;
  wire ram_reg_1_22;
  wire ram_reg_1_23;
  wire ram_reg_1_24;
  wire ram_reg_1_25;
  wire ram_reg_1_26;
  wire ram_reg_1_27;
  wire ram_reg_1_28;
  wire ram_reg_1_29;
  wire ram_reg_1_3;
  wire [3:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_109_n_4;
  wire ram_reg_1_i_117_n_4;
  wire ram_reg_1_i_129_n_4;
  wire ram_reg_1_i_136_n_4;
  wire ram_reg_1_i_207_n_4;
  wire ram_reg_1_i_209_n_4;
  wire ram_reg_1_i_215_n_4;
  wire ram_reg_1_i_216_n_4;
  wire [6:0]ram_reg_1_i_25_0;
  wire ram_reg_1_i_25_n_4;
  wire ram_reg_1_i_29_n_4;
  wire ram_reg_1_i_34_0;
  wire ram_reg_1_i_34_1;
  wire ram_reg_1_i_34_2;
  wire ram_reg_1_i_34_n_4;
  wire ram_reg_1_i_44_0;
  wire ram_reg_1_i_44_n_4;
  wire [6:0]ram_reg_1_i_99_0;
  wire ram_reg_1_i_99_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[8:7],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[6:5],p_reg_reg_n_103,p_reg_reg_n_104,P[4:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_2),
        .CEB2(1'b1),
        .CEC(p_reg_reg_3),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__9_n_4,p_reg_reg_i_2__9_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[8:7],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,P[6:5],p_reg_reg_n_103,p_reg_reg_n_104,P[4:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__9
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_2__9_n_4));
  LUT6 #(
    .INIT(64'hAAFFABFFFAFFFBFF)) 
    ram_reg_0_i_213
       (.I0(ram_reg_0_i_367_n_4),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(ram_reg_1_i_25_0[1]),
        .O(ram_reg_0_i_213_n_4));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_0_i_216
       (.I0(ram_reg_0_i_368_n_4),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(ram_reg_1_i_25_0[0]),
        .O(ram_reg_0_i_216_n_4));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    ram_reg_0_i_28__0
       (.I0(ram_reg_0_i_82_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_367
       (.I0(p_reg_reg_n_103),
        .I1(Q[0]),
        .I2(ram_reg_1_i_99_0[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_367_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_0_i_368
       (.I0(Q[0]),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_1_i_99_0[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_368_n_4));
  LUT6 #(
    .INIT(64'h0000000055557757)) 
    ram_reg_0_i_80
       (.I0(ram_reg_0_i_213_n_4),
        .I1(ram_reg_0_4),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4[0]),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h4444F4FFFFFFFFFF)) 
    ram_reg_0_i_82
       (.I0(ram_reg_0_i_216_n_4),
        .I1(ram_reg_0_2),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1[0]),
        .I4(ram_reg_0_3),
        .I5(ram_reg_1_2),
        .O(ram_reg_0_i_82_n_4));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_1_i_109
       (.I0(ram_reg_1_i_209_n_4),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(ram_reg_1_i_25_0[5]),
        .O(ram_reg_1_i_109_n_4));
  LUT6 #(
    .INIT(64'h00000DDDFFFF0DDD)) 
    ram_reg_1_i_117
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_i_34_0),
        .I2(ram_reg_1_i_34_1),
        .I3(ram_reg_1_i_99_0[4]),
        .I4(ram_reg_1_i_34_2),
        .I5(ram_reg_1_i_25_0[4]),
        .O(ram_reg_1_i_117_n_4));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_1_i_129
       (.I0(ram_reg_1_i_215_n_4),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(ram_reg_1_i_25_0[3]),
        .O(ram_reg_1_i_129_n_4));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_1_i_136
       (.I0(ram_reg_1_i_216_n_4),
        .I1(ram_reg_1_i_44_0),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4[1]),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(ram_reg_1_i_136_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_1_i_207
       (.I0(Q[0]),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_1_i_99_0[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_207_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_1_i_209
       (.I0(Q[0]),
        .I1(p_reg_reg_n_97),
        .I2(ram_reg_1_i_99_0[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_209_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_1_i_215
       (.I0(Q[0]),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_1_i_99_0[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_215_n_4));
  LUT6 #(
    .INIT(64'h00000DDDFFFF0DDD)) 
    ram_reg_1_i_216
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_34_0),
        .I2(ram_reg_1_i_34_1),
        .I3(ram_reg_1_i_99_0[2]),
        .I4(ram_reg_1_i_34_2),
        .I5(ram_reg_1_i_25_0[2]),
        .O(ram_reg_1_i_216_n_4));
  LUT6 #(
    .INIT(64'h4444F4FFFFFFFFFF)) 
    ram_reg_1_i_25
       (.I0(ram_reg_1_i_99_n_4),
        .I1(ram_reg_1_18),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1[3]),
        .I4(ram_reg_1_19),
        .I5(ram_reg_1_2),
        .O(ram_reg_1_i_25_n_4));
  LUT6 #(
    .INIT(64'h4444F4FFFFFFFFFF)) 
    ram_reg_1_i_29
       (.I0(ram_reg_1_i_109_n_4),
        .I1(ram_reg_1_13),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1[2]),
        .I4(ram_reg_1_14),
        .I5(ram_reg_1_2),
        .O(ram_reg_1_i_29_n_4));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    ram_reg_1_i_3
       (.I0(ram_reg_1_i_25_n_4),
        .I1(ram_reg_1_15),
        .I2(ram_reg_1),
        .I3(ram_reg_1_16),
        .I4(ram_reg_1_17),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_1_i_34
       (.I0(ram_reg_1_i_117_n_4),
        .I1(ram_reg_1_29),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4[3]),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(ram_reg_1_i_34_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_1_i_4
       (.I0(ram_reg_1_i_29_n_4),
        .I1(ram_reg_1_8),
        .I2(ram_reg_1_9),
        .I3(ram_reg_1_10),
        .I4(ram_reg_1_11),
        .I5(ram_reg_1_12),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h00000000AAAABBAB)) 
    ram_reg_1_i_41
       (.I0(ram_reg_1_i_129_n_4),
        .I1(ram_reg_1_7),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4[2]),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hAAEFFFFF)) 
    ram_reg_1_i_44
       (.I0(ram_reg_1_i_136_n_4),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_1[1]),
        .I3(ram_reg_1_28),
        .I4(ram_reg_1_2),
        .O(ram_reg_1_i_44_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
    ram_reg_1_i_5
       (.I0(ram_reg_1_i_34_n_4),
        .I1(ram_reg_1_24),
        .I2(ram_reg_1_25),
        .I3(ram_reg_1),
        .I4(ram_reg_1_26),
        .I5(ram_reg_1_27),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_1_i_7
       (.I0(ram_reg_1_i_44_n_4),
        .I1(ram_reg_1_20),
        .I2(ram_reg_1_9),
        .I3(ram_reg_1_21),
        .I4(ram_reg_1_22),
        .I5(ram_reg_1_23),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_1_i_99
       (.I0(ram_reg_1_i_207_n_4),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(ram_reg_1_i_25_0[6]),
        .O(ram_reg_1_i_99_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_89
   (P,
    \icmp_ln68_reg_5303_reg[0] ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    d1,
    p_reg_reg_0,
    \ap_CS_fsm_reg[26]_1 ,
    p_reg_reg_1,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_2,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter0,
    ram_reg_1_i_144_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_1_i_50_0,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_1_8,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_1_11,
    ram_reg_1_12,
    ram_reg_0_13,
    ram_reg_0_i_139_0,
    ram_reg_1_13,
    ram_reg_1_i_67_0,
    ram_reg_1_14,
    ram_reg_1_i_50_1,
    ram_reg_1_i_144_1,
    ram_reg_1_i_144_2,
    ram_reg_1_i_144_3,
    ram_reg_1_i_144_4);
  output [6:0]P;
  output \icmp_ln68_reg_5303_reg[0] ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[26]_0 ;
  output [3:0]d1;
  output p_reg_reg_0;
  output \ap_CS_fsm_reg[26]_1 ;
  output p_reg_reg_1;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_2;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_3;
  input ap_enable_reg_pp0_iter0;
  input [8:0]ram_reg_1_i_144_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [4:0]ram_reg_1_i_50_0;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [3:0]ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_1_8;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_1_11;
  input ram_reg_1_12;
  input ram_reg_0_13;
  input ram_reg_0_i_139_0;
  input ram_reg_1_13;
  input ram_reg_1_i_67_0;
  input ram_reg_1_14;
  input ram_reg_1_i_50_1;
  input ram_reg_1_i_144_1;
  input ram_reg_1_i_144_2;
  input [8:0]ram_reg_1_i_144_3;
  input ram_reg_1_i_144_4;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [6:0]P;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[26]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [3:0]d1;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_1__41_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_98;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_124_n_4;
  wire ram_reg_0_i_139_0;
  wire ram_reg_0_i_139_n_4;
  wire ram_reg_0_i_275_n_4;
  wire ram_reg_0_i_296_n_4;
  wire ram_reg_0_i_320_n_4;
  wire ram_reg_0_i_388_n_4;
  wire ram_reg_0_i_393_n_4;
  wire ram_reg_0_i_400_n_4;
  wire ram_reg_0_i_405_n_4;
  wire ram_reg_0_i_408_n_4;
  wire ram_reg_0_i_415_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_11;
  wire ram_reg_1_12;
  wire ram_reg_1_13;
  wire ram_reg_1_14;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire [3:0]ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [8:0]ram_reg_1_i_144_0;
  wire ram_reg_1_i_144_1;
  wire ram_reg_1_i_144_2;
  wire [8:0]ram_reg_1_i_144_3;
  wire ram_reg_1_i_144_4;
  wire ram_reg_1_i_144_n_4;
  wire ram_reg_1_i_172_n_4;
  wire ram_reg_1_i_190_n_4;
  wire ram_reg_1_i_220_n_4;
  wire ram_reg_1_i_239_n_4;
  wire ram_reg_1_i_245_n_4;
  wire [4:0]ram_reg_1_i_50_0;
  wire ram_reg_1_i_50_1;
  wire ram_reg_1_i_67_0;
  wire ram_reg_1_i_67_n_4;
  wire ram_reg_1_i_76_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[6:4],p_reg_reg_n_98,P[3],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,P[2:1],p_reg_reg_n_105,P[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__41_n_4,p_reg_reg_i_1__41_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[6:4],p_reg_reg_n_98,P[3],p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,P[2:1],p_reg_reg_n_105,P[0],p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__16
       (.I0(p_reg_reg_2),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__41
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_1__41_n_4));
  LUT6 #(
    .INIT(64'h0000000055557757)) 
    ram_reg_0_i_112
       (.I0(ram_reg_0_i_275_n_4),
        .I1(ram_reg_0_8),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_50_0[2]),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_4),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h1010111011111111)) 
    ram_reg_0_i_124
       (.I0(ram_reg_0_i_296_n_4),
        .I1(ram_reg_0_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1_i_50_0[1]),
        .I5(ram_reg_0_7),
        .O(ram_reg_0_i_124_n_4));
  LUT5 #(
    .INIT(32'hAAEFFFFF)) 
    ram_reg_0_i_139
       (.I0(ram_reg_0_i_320_n_4),
        .I1(ram_reg_1_5),
        .I2(ram_reg_1_6[0]),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_0),
        .O(ram_reg_0_i_139_n_4));
  LUT6 #(
    .INIT(64'hAAFFABFFFAFFFBFF)) 
    ram_reg_0_i_275
       (.I0(ram_reg_0_i_388_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[4]),
        .O(ram_reg_0_i_275_n_4));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_0_i_296
       (.I0(ram_reg_0_i_393_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[3]),
        .O(ram_reg_0_i_296_n_4));
  LUT6 #(
    .INIT(64'hAAFFABFFFAFFFBFF)) 
    ram_reg_0_i_315
       (.I0(ram_reg_0_i_400_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[2]),
        .O(\ap_CS_fsm_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_0_i_320
       (.I0(ram_reg_0_i_405_n_4),
        .I1(ram_reg_0_i_139_0),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_50_0[0]),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_320_n_4));
  LUT6 #(
    .INIT(64'hAAFFABFFFAFFFBFF)) 
    ram_reg_0_i_331
       (.I0(ram_reg_0_i_408_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[0]),
        .O(\ap_CS_fsm_reg[26] ));
  LUT6 #(
    .INIT(64'hAAFFABFFFAFFFBFF)) 
    ram_reg_0_i_353
       (.I0(ram_reg_0_i_415_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[5]),
        .O(\ap_CS_fsm_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404000)) 
    ram_reg_0_i_37
       (.I0(ram_reg_0_i_124_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_388
       (.I0(p_reg_reg_n_102),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144_3[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_388_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_0_i_393
       (.I0(Q[1]),
        .I1(p_reg_reg_n_105),
        .I2(ram_reg_1_i_144_3[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_393_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_0_i_40
       (.I0(ram_reg_0_i_139_n_4),
        .I1(ram_reg_0_9),
        .I2(ram_reg_0_10),
        .I3(ram_reg_1_8),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_400
       (.I0(p_reg_reg_n_107),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144_3[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_400_n_4));
  LUT6 #(
    .INIT(64'h00000DDDFFFF0DDD)) 
    ram_reg_0_i_405
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_144_1),
        .I2(ram_reg_1_i_144_2),
        .I3(ram_reg_1_i_144_3[1]),
        .I4(ram_reg_1_i_144_4),
        .I5(ram_reg_1_i_144_0[1]),
        .O(ram_reg_0_i_405_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_408
       (.I0(p_reg_reg_n_109),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144_3[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_408_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_415
       (.I0(p_reg_reg_n_101),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144_3[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_415_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_1_i_12
       (.I0(ram_reg_1_i_67_n_4),
        .I1(ram_reg_1_9),
        .I2(ram_reg_1_10),
        .I3(ram_reg_1_8),
        .I4(ram_reg_1_11),
        .I5(ram_reg_1_12),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_1_i_14
       (.I0(ram_reg_1_i_76_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_1_i_144
       (.I0(ram_reg_1_i_220_n_4),
        .I1(ram_reg_1_i_50_1),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_50_0[4]),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_4),
        .O(ram_reg_1_i_144_n_4));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_1_i_172
       (.I0(ram_reg_1_i_239_n_4),
        .I1(ram_reg_1_i_67_0),
        .I2(ram_reg_0_6),
        .I3(ram_reg_1_i_50_0[3]),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_4),
        .O(ram_reg_1_i_172_n_4));
  LUT6 #(
    .INIT(64'hAA00A8000A000800)) 
    ram_reg_1_i_190
       (.I0(ram_reg_1_i_245_n_4),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_1_i_144_0[6]),
        .O(ram_reg_1_i_190_n_4));
  LUT6 #(
    .INIT(64'h00000DDDFFFF0DDD)) 
    ram_reg_1_i_220
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_144_1),
        .I2(ram_reg_1_i_144_2),
        .I3(ram_reg_1_i_144_3[8]),
        .I4(ram_reg_1_i_144_4),
        .I5(ram_reg_1_i_144_0[8]),
        .O(ram_reg_1_i_220_n_4));
  LUT6 #(
    .INIT(64'h00000DDDFFFF0DDD)) 
    ram_reg_1_i_239
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_i_144_1),
        .I2(ram_reg_1_i_144_2),
        .I3(ram_reg_1_i_144_3[7]),
        .I4(ram_reg_1_i_144_4),
        .I5(ram_reg_1_i_144_0[7]),
        .O(ram_reg_1_i_239_n_4));
  LUT6 #(
    .INIT(64'hFF00FF00F0008800)) 
    ram_reg_1_i_245
       (.I0(Q[1]),
        .I1(p_reg_reg_n_100),
        .I2(ram_reg_1_i_144_3[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_245_n_4));
  LUT5 #(
    .INIT(32'hAAEFFFFF)) 
    ram_reg_1_i_50
       (.I0(ram_reg_1_i_144_n_4),
        .I1(ram_reg_1_5),
        .I2(ram_reg_1_6[3]),
        .I3(ram_reg_1_14),
        .I4(ram_reg_0_0),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'hAAEFFFFF)) 
    ram_reg_1_i_67
       (.I0(ram_reg_1_i_172_n_4),
        .I1(ram_reg_1_5),
        .I2(ram_reg_1_6[2]),
        .I3(ram_reg_1_13),
        .I4(ram_reg_0_0),
        .O(ram_reg_1_i_67_n_4));
  LUT6 #(
    .INIT(64'h4444F4FFFFFFFFFF)) 
    ram_reg_1_i_76
       (.I0(ram_reg_1_i_190_n_4),
        .I1(ram_reg_1_4),
        .I2(ram_reg_1_5),
        .I3(ram_reg_1_6[1]),
        .I4(ram_reg_1_7),
        .I5(ram_reg_0_0),
        .O(ram_reg_1_i_76_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_90
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    temp_sum_V_40_1_fu_3400,
    ap_clk,
    A_V_q0,
    q0,
    ram_reg_0_i_82,
    ram_reg_0_i_82_0,
    ram_reg_0_i_82_1,
    ram_reg_0_i_82_2,
    ram_reg_1_i_29,
    ram_reg_1_i_25,
    p_reg_reg_4);
  output [12:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  input p_reg_reg_3;
  input temp_sum_V_40_1_fu_3400;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input ram_reg_0_i_82;
  input ram_reg_0_i_82_0;
  input ram_reg_0_i_82_1;
  input ram_reg_0_i_82_2;
  input ram_reg_1_i_29;
  input ram_reg_1_i_25;
  input p_reg_reg_4;

  wire [15:0]A_V_q0;
  wire [12:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_2__10_n_4;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire [15:0]q0;
  wire ram_reg_0_i_82;
  wire ram_reg_0_i_82_0;
  wire ram_reg_0_i_82_1;
  wire ram_reg_0_i_82_2;
  wire ram_reg_1_i_25;
  wire ram_reg_1_i_29;
  wire temp_sum_V_40_1_fu_3400;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[12:11],p_reg_reg_n_96,p_reg_reg_n_97,P[10:5],p_reg_reg_n_104,P[4:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_3),
        .CEB2(1'b1),
        .CEC(temp_sum_V_40_1_fu_3400),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__10_n_4,p_reg_reg_i_2__10_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[12:11],p_reg_reg_n_96,p_reg_reg_n_97,P[10:5],p_reg_reg_n_104,P[4:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__10
       (.I0(p_reg_reg_4),
        .O(p_reg_reg_i_2__10_n_4));
  LUT5 #(
    .INIT(32'h45445555)) 
    ram_reg_0_i_217
       (.I0(ram_reg_0_i_82),
        .I1(ram_reg_0_i_82_0),
        .I2(p_reg_reg_n_104),
        .I3(ram_reg_0_i_82_1),
        .I4(ram_reg_0_i_82_2),
        .O(p_reg_reg_0));
  LUT5 #(
    .INIT(32'h45445555)) 
    ram_reg_1_i_100
       (.I0(ram_reg_0_i_82),
        .I1(ram_reg_0_i_82_0),
        .I2(p_reg_reg_n_96),
        .I3(ram_reg_0_i_82_1),
        .I4(ram_reg_1_i_25),
        .O(p_reg_reg_2));
  LUT5 #(
    .INIT(32'h45445555)) 
    ram_reg_1_i_110
       (.I0(ram_reg_0_i_82),
        .I1(ram_reg_0_i_82_0),
        .I2(p_reg_reg_n_97),
        .I3(ram_reg_0_i_82_1),
        .I4(ram_reg_1_i_29),
        .O(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_91
   (P,
    temp_sum_V_40_1_fu_3400,
    p_reg_reg_0,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_1_i_76,
    ram_reg_1_i_76_0,
    ram_reg_1_i_76_1,
    ram_reg_1_i_76_2,
    p_reg_reg_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2);
  output [14:0]P;
  output temp_sum_V_40_1_fu_3400;
  output p_reg_reg_0;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_1_i_76;
  input ram_reg_1_i_76_0;
  input ram_reg_1_i_76_1;
  input ram_reg_1_i_76_2;
  input p_reg_reg_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_1__42_n_4;
  wire p_reg_reg_n_100;
  wire [15:0]q1;
  wire ram_reg_1_i_76;
  wire ram_reg_1_i_76_0;
  wire ram_reg_1_i_76_1;
  wire ram_reg_1_i_76_2;
  wire temp_sum_V_40_1_fu_3400;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[14:9],p_reg_reg_n_100,P[8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_40_1_fu_3400),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__42_n_4,p_reg_reg_i_1__42_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[14:9],p_reg_reg_n_100,P[8:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__1
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_2),
        .O(temp_sum_V_40_1_fu_3400));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__42
       (.I0(p_reg_reg_1),
        .O(p_reg_reg_i_1__42_n_4));
  LUT5 #(
    .INIT(32'h45445555)) 
    ram_reg_1_i_191
       (.I0(ram_reg_1_i_76),
        .I1(ram_reg_1_i_76_0),
        .I2(p_reg_reg_n_100),
        .I3(ram_reg_1_i_76_1),
        .I4(ram_reg_1_i_76_2),
        .O(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_92
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3);
  output [15:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;

  wire [15:0]A_V_q0;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_2__11_n_4;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(1'b1),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__11_n_4,p_reg_reg_i_2__11_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__11
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_2__11_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_93
   (p_reg_reg_0,
    \icmp_ln68_reg_5303_reg[0] ,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2);
  output [15:0]p_reg_reg_0;
  output \icmp_ln68_reg_5303_reg[0] ;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_1__43_n_4;
  wire [15:0]q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__43_n_4,p_reg_reg_i_1__43_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__17
       (.I0(p_reg_reg_1),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__43
       (.I0(p_reg_reg_2),
        .O(p_reg_reg_i_1__43_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_94
   (d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_17,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    P,
    ram_reg_0_i_104,
    ram_reg_1_6,
    ram_reg_0_i_99,
    ram_reg_0_i_94,
    ram_reg_0_i_93,
    ram_reg_0_i_86,
    ram_reg_0_i_72,
    ram_reg_0_i_148,
    ram_reg_1_i_24,
    ram_reg_1_7,
    Q,
    ram_reg_1_i_15_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]d0;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  output p_reg_reg_14;
  input p_reg_reg_15;
  input p_reg_reg_16;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_17;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input [8:0]P;
  input ram_reg_0_i_104;
  input ram_reg_1_6;
  input ram_reg_0_i_99;
  input ram_reg_0_i_94;
  input ram_reg_0_i_93;
  input ram_reg_0_i_86;
  input ram_reg_0_i_72;
  input ram_reg_0_i_148;
  input ram_reg_1_i_24;
  input ram_reg_1_7;
  input [2:0]Q;
  input [15:0]ram_reg_1_i_15_0;
  input ap_enable_reg_pp0_iter0;

  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__12_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_0_i_104;
  wire ram_reg_0_i_148;
  wire ram_reg_0_i_361_n_4;
  wire ram_reg_0_i_371_n_4;
  wire ram_reg_0_i_376_n_4;
  wire ram_reg_0_i_378_n_4;
  wire ram_reg_0_i_380_n_4;
  wire ram_reg_0_i_384_n_4;
  wire ram_reg_0_i_412_n_4;
  wire ram_reg_0_i_72;
  wire ram_reg_0_i_86;
  wire ram_reg_0_i_93;
  wire ram_reg_0_i_94;
  wire ram_reg_0_i_99;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire [15:0]ram_reg_1_i_15_0;
  wire ram_reg_1_i_15_n_4;
  wire ram_reg_1_i_205_n_4;
  wire ram_reg_1_i_24;
  wire ram_reg_1_i_81_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_15),
        .CEB2(1'b1),
        .CEC(p_reg_reg_16),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__12_n_4,p_reg_reg_i_2__12_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__12
       (.I0(p_reg_reg_17),
        .O(p_reg_reg_i_2__12_n_4));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_199
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_361_n_4),
        .I2(ram_reg_1_5),
        .I3(P[5]),
        .I4(ram_reg_0_i_72),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_214
       (.I0(p_reg_reg_n_103),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_8));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_228
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_371_n_4),
        .I2(ram_reg_1_5),
        .I3(P[4]),
        .I4(ram_reg_0_i_86),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_0_i_243
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_376_n_4),
        .I2(P[3]),
        .I3(ram_reg_1_5),
        .I4(ram_reg_0_i_93),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_245
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_378_n_4),
        .I2(ram_reg_1_5),
        .I3(P[2]),
        .I4(ram_reg_0_i_94),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_254
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_380_n_4),
        .I2(ram_reg_1_5),
        .I3(P[1]),
        .I4(ram_reg_0_i_99),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_261
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_384_n_4),
        .I2(ram_reg_1_5),
        .I3(P[0]),
        .I4(ram_reg_0_i_104),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_337
       (.I0(ram_reg_1_4),
        .I1(ram_reg_0_i_412_n_4),
        .I2(ram_reg_1_5),
        .I3(P[6]),
        .I4(ram_reg_0_i_148),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_361
       (.I0(p_reg_reg_n_102),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_361_n_4));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_0_i_369
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg_1_i_15_0[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(p_reg_reg_10));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_371
       (.I0(p_reg_reg_n_105),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_371_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_376
       (.I0(p_reg_reg_n_106),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_376_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_378
       (.I0(p_reg_reg_n_107),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_378_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_380
       (.I0(p_reg_reg_n_108),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_380_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_384
       (.I0(p_reg_reg_n_109),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_384_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_412
       (.I0(p_reg_reg_n_101),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[8]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_412_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_i_15_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(d0));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_118
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(p_reg_reg_12));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_130
       (.I0(p_reg_reg_n_99),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_reg_reg_9));
  LUT6 #(
    .INIT(64'h000000000000FF5D)) 
    ram_reg_1_i_15
       (.I0(ram_reg_1_i_81_n_4),
        .I1(ram_reg_1_5),
        .I2(P[8]),
        .I3(ram_reg_1_4),
        .I4(ram_reg_1_6),
        .I5(ram_reg_1_7),
        .O(ram_reg_1_i_15_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_205
       (.I0(p_reg_reg_n_95),
        .I1(Q[0]),
        .I2(ram_reg_1_i_15_0[14]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_1_i_205_n_4));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_208
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg_1_i_15_0[13]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(p_reg_reg_14));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_210
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg_1_i_15_0[12]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(p_reg_reg_13));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_217
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_15_0[9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(p_reg_reg_11));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_81
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_15_0[15]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(ram_reg_1_i_81_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_1_i_98
       (.I0(ram_reg_1_4),
        .I1(ram_reg_1_i_205_n_4),
        .I2(P[7]),
        .I3(ram_reg_1_5),
        .I4(ram_reg_1_i_24),
        .I5(ram_reg_1_6),
        .O(p_reg_reg_7));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_95
   (\icmp_ln68_reg_5303_reg[0] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    p_reg_reg_16,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_17,
    ram_reg_1,
    P,
    ram_reg_1_0,
    ram_reg_0_i_119,
    ram_reg_1_1,
    ram_reg_0_i_114,
    ram_reg_1_i_72,
    ram_reg_1_i_66,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_i_59_0,
    ram_reg_1_6,
    ram_reg_1_i_144,
    ap_enable_reg_pp0_iter0);
  output \icmp_ln68_reg_5303_reg[0] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output p_reg_reg_12;
  output p_reg_reg_13;
  output p_reg_reg_14;
  output p_reg_reg_15;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input p_reg_reg_16;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_17;
  input ram_reg_1;
  input [8:0]P;
  input ram_reg_1_0;
  input ram_reg_0_i_119;
  input ram_reg_1_1;
  input ram_reg_0_i_114;
  input ram_reg_1_i_72;
  input ram_reg_1_i_66;
  input ram_reg_1_2;
  input [0:0]ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_i_59_0;
  input ram_reg_1_6;
  input [15:0]ram_reg_1_i_144;
  input ap_enable_reg_pp0_iter0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [8:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_14;
  wire p_reg_reg_15;
  wire p_reg_reg_16;
  wire p_reg_reg_17;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__44_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q1;
  wire ram_reg_0_i_114;
  wire ram_reg_0_i_119;
  wire ram_reg_0_i_389_n_4;
  wire ram_reg_0_i_391_n_4;
  wire ram_reg_0_i_399_n_4;
  wire ram_reg_0_i_407_n_4;
  wire ram_reg_0_i_414_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [15:0]ram_reg_1_i_144;
  wire ram_reg_1_i_155_n_4;
  wire ram_reg_1_i_162_n_4;
  wire ram_reg_1_i_232_n_4;
  wire ram_reg_1_i_237_n_4;
  wire ram_reg_1_i_243_n_4;
  wire ram_reg_1_i_59_0;
  wire ram_reg_1_i_66;
  wire ram_reg_1_i_72;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(\icmp_ln68_reg_5303_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__44_n_4,p_reg_reg_i_1__44_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h45400000)) 
    p_reg_reg_i_1__18
       (.I0(p_reg_reg_16),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(\icmp_ln68_reg_5303_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__44
       (.I0(p_reg_reg_17),
        .O(p_reg_reg_i_1__44_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_276
       (.I0(p_reg_reg_n_102),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_10));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_279
       (.I0(ram_reg_1_0),
        .I1(ram_reg_0_i_389_n_4),
        .I2(ram_reg_1),
        .I3(P[3]),
        .I4(ram_reg_0_i_114),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_0_i_288
       (.I0(ram_reg_1_0),
        .I1(ram_reg_0_i_391_n_4),
        .I2(ram_reg_1),
        .I3(P[2]),
        .I4(ram_reg_0_i_119),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_0_i_297
       (.I0(p_reg_reg_n_105),
        .I1(ram_reg_1_i_144[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(p_reg_reg_12));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_306
       (.I0(p_reg_reg_n_106),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_reg_reg_9));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_0_i_314
       (.I0(ram_reg_0_i_399_n_4),
        .I1(ram_reg_1),
        .I2(P[1]),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_1));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_0_i_330
       (.I0(ram_reg_0_i_407_n_4),
        .I1(ram_reg_1),
        .I2(P[0]),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_0_i_352
       (.I0(ram_reg_0_i_414_n_4),
        .I1(ram_reg_1),
        .I2(P[4]),
        .I3(ram_reg_1_0),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_389
       (.I0(p_reg_reg_n_103),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_389_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_391
       (.I0(p_reg_reg_n_104),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_391_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_399
       (.I0(p_reg_reg_n_107),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_399_n_4));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_0_i_406
       (.I0(p_reg_reg_n_108),
        .I1(ram_reg_1_i_144[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(p_reg_reg_11));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_407
       (.I0(p_reg_reg_n_109),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_407_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_0_i_414
       (.I0(p_reg_reg_n_101),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[8]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_i_414_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_155
       (.I0(p_reg_reg_n_95),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[14]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_155_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_1_i_162
       (.I0(ram_reg_1_0),
        .I1(ram_reg_1_i_232_n_4),
        .I2(P[7]),
        .I3(ram_reg_1),
        .I4(ram_reg_1_i_59_0),
        .I5(ram_reg_1_1),
        .O(ram_reg_1_i_162_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_1_i_171
       (.I0(ram_reg_1_0),
        .I1(ram_reg_1_i_237_n_4),
        .I2(P[6]),
        .I3(ram_reg_1),
        .I4(ram_reg_1_i_66),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_1_i_182
       (.I0(ram_reg_1_0),
        .I1(ram_reg_1_i_243_n_4),
        .I2(ram_reg_1),
        .I3(P[5]),
        .I4(ram_reg_1_i_72),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_221
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg_1_i_144[15]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(p_reg_reg_15));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_232
       (.I0(p_reg_reg_n_96),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[13]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_232_n_4));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_237
       (.I0(p_reg_reg_n_97),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[12]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_237_n_4));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_240
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg_1_i_144[11]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(p_reg_reg_14));
  LUT6 #(
    .INIT(64'h00FF00FF0FFF77FF)) 
    ram_reg_1_i_243
       (.I0(p_reg_reg_n_99),
        .I1(Q[1]),
        .I2(ram_reg_1_i_144[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_1_i_243_n_4));
  LUT6 #(
    .INIT(64'hFFFFCFAFFFFFCFFF)) 
    ram_reg_1_i_246
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg_1_i_144[9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(p_reg_reg_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_1_i_55
       (.I0(ram_reg_1_0),
        .I1(ram_reg_1_i_155_n_4),
        .I2(P[8]),
        .I3(ram_reg_1),
        .I4(ram_reg_1_6),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_8));
  LUT5 #(
    .INIT(32'h88880080)) 
    ram_reg_1_i_59
       (.I0(ram_reg_1_i_162_n_4),
        .I1(ram_reg_1_2),
        .I2(ram_reg_1_3),
        .I3(ram_reg_1_4),
        .I4(ram_reg_1_5),
        .O(p_reg_reg_7));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_96
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    temp_sum_V_34_1_fu_3160,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_9,
    ram_reg_1,
    ram_reg_1_i_27,
    ram_reg_1_0,
    ram_reg_1_i_18,
    ram_reg_1_1,
    ap_enable_reg_pp0_iter0,
    Q);
  output [7:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  input p_reg_reg_8;
  input temp_sum_V_34_1_fu_3160;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_9;
  input ram_reg_1;
  input [6:0]ram_reg_1_i_27;
  input ram_reg_1_0;
  input [7:0]ram_reg_1_i_18;
  input ram_reg_1_1;
  input ap_enable_reg_pp0_iter0;
  input [2:0]Q;

  wire [15:0]A_V_q0;
  wire [7:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_2__13_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire [7:0]ram_reg_1_i_18;
  wire [6:0]ram_reg_1_i_27;
  wire temp_sum_V_34_1_fu_3160;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_94,P[7],p_reg_reg_n_96,p_reg_reg_n_97,P[6],p_reg_reg_n_99,p_reg_reg_n_100,P[5:3],p_reg_reg_n_104,p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_8),
        .CEB2(1'b1),
        .CEC(temp_sum_V_34_1_fu_3160),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__13_n_4,p_reg_reg_i_2__13_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_94,P[7],p_reg_reg_n_96,p_reg_reg_n_97,P[6],p_reg_reg_n_99,p_reg_reg_n_100,P[5:3],p_reg_reg_n_104,p_reg_reg_n_105,P[2:1],p_reg_reg_n_108,P[0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__13
       (.I0(p_reg_reg_9),
        .O(p_reg_reg_i_2__13_n_4));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_101
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_108),
        .I2(ram_reg_1_i_27[0]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[0]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_225
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_104),
        .I2(ram_reg_1_i_18[2]),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_i_27[2]),
        .I5(ram_reg_1_0),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_88
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_105),
        .I2(ram_reg_1_i_27[1]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[1]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_1_i_107
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_1_i_27[6]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[6]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_1_i_132
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_99),
        .I2(ram_reg_1_i_27[4]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[4]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_4));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_1_i_31
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_97),
        .I2(ram_reg_1_i_27[5]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[5]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_5));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_1_i_46
       (.I0(ram_reg_1),
        .I1(p_reg_reg_n_100),
        .I2(ram_reg_1_i_27[3]),
        .I3(ram_reg_1_0),
        .I4(ram_reg_1_i_18[3]),
        .I5(ram_reg_1_1),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h880088C088008800)) 
    ram_reg_1_i_87
       (.I0(p_reg_reg_n_94),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_1_i_18[7]),
        .O(p_reg_reg_7));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_97
   (P,
    temp_sum_V_34_1_fu_3160,
    \ap_CS_fsm_reg[23] ,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    p_reg_reg_3,
    ram_reg_0_i_138,
    ram_reg_0_i_138_0,
    ram_reg_0_i_138_1,
    ram_reg_0_i_319_0,
    ram_reg_1_i_152,
    ram_reg_0_i_319_1,
    ram_reg_1_i_152_0,
    ram_reg_0_i_319_2,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_4);
  output [11:0]P;
  output temp_sum_V_34_1_fu_3160;
  output \ap_CS_fsm_reg[23] ;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input p_reg_reg_3;
  input ram_reg_0_i_138;
  input ram_reg_0_i_138_0;
  input ram_reg_0_i_138_1;
  input ram_reg_0_i_319_0;
  input [3:0]ram_reg_1_i_152;
  input ram_reg_0_i_319_1;
  input [3:0]ram_reg_1_i_152_0;
  input ram_reg_0_i_319_2;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_4;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [11:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_1__45_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_95;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_138;
  wire ram_reg_0_i_138_0;
  wire ram_reg_0_i_138_1;
  wire ram_reg_0_i_319_0;
  wire ram_reg_0_i_319_1;
  wire ram_reg_0_i_319_2;
  wire ram_reg_0_i_348_n_4;
  wire ram_reg_0_i_402_n_4;
  wire [3:0]ram_reg_1_i_152;
  wire [3:0]ram_reg_1_i_152_0;
  wire temp_sum_V_34_1_fu_3160;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[11],p_reg_reg_n_95,P[10:6],p_reg_reg_n_101,P[5:3],p_reg_reg_n_105,P[2],p_reg_reg_n_107,P[1:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(temp_sum_V_34_1_fu_3160),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__45_n_4,p_reg_reg_i_1__45_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[11],p_reg_reg_n_95,P[10:6],p_reg_reg_n_101,P[5:3],p_reg_reg_n_105,P[2],p_reg_reg_n_107,P[1:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__2
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_4),
        .O(temp_sum_V_34_1_fu_3160));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__45
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_1__45_n_4));
  LUT6 #(
    .INIT(64'h4544454445445555)) 
    ram_reg_0_i_153
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_348_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_303
       (.I0(ram_reg_0_i_319_0),
        .I1(p_reg_reg_n_105),
        .I2(ram_reg_1_i_152[1]),
        .I3(ram_reg_0_i_319_1),
        .I4(ram_reg_1_i_152_0[1]),
        .I5(ram_reg_0_i_319_2),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    ram_reg_0_i_319
       (.I0(ram_reg_0_i_138),
        .I1(ram_reg_0_i_402_n_4),
        .I2(ram_reg_0_i_138_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_i_138_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_348
       (.I0(ram_reg_0_i_319_0),
        .I1(p_reg_reg_n_101),
        .I2(ram_reg_1_i_152[2]),
        .I3(ram_reg_0_i_319_1),
        .I4(ram_reg_1_i_152_0[2]),
        .I5(ram_reg_0_i_319_2),
        .O(ram_reg_0_i_348_n_4));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_402
       (.I0(ram_reg_0_i_319_0),
        .I1(p_reg_reg_n_107),
        .I2(ram_reg_1_i_152[0]),
        .I3(ram_reg_0_i_319_1),
        .I4(ram_reg_1_i_152_0[0]),
        .I5(ram_reg_0_i_319_2),
        .O(ram_reg_0_i_402_n_4));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_1_i_223
       (.I0(ram_reg_0_i_319_0),
        .I1(p_reg_reg_n_95),
        .I2(ram_reg_1_i_152[3]),
        .I3(ram_reg_0_i_319_1),
        .I4(ram_reg_1_i_152_0[3]),
        .I5(ram_reg_0_i_319_2),
        .O(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_98
   (P,
    d0,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    A_V_q0,
    q0,
    p_reg_reg_3,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_0_i_107,
    ram_reg_1_i_20_0,
    ram_reg_0_i_107_0,
    ram_reg_1_4,
    ram_reg_0_i_107_1,
    ap_enable_reg_pp0_iter0,
    Q,
    ram_reg_1_5,
    ram_reg_1_6);
  output [13:0]P;
  output [0:0]d0;
  output p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input p_reg_reg_3;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_0_i_107;
  input [1:0]ram_reg_1_i_20_0;
  input ram_reg_0_i_107_0;
  input [1:0]ram_reg_1_4;
  input ram_reg_0_i_107_1;
  input ap_enable_reg_pp0_iter0;
  input [2:0]Q;
  input ram_reg_1_5;
  input ram_reg_1_6;

  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]d0;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_2__14_n_4;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_95;
  wire [15:0]q0;
  wire ram_reg_0_i_107;
  wire ram_reg_0_i_107_0;
  wire ram_reg_0_i_107_1;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [1:0]ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [1:0]ram_reg_1_i_20_0;
  wire ram_reg_1_i_20_n_4;
  wire ram_reg_1_i_90_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[13],p_reg_reg_n_95,P[12:0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(1'b1),
        .CEC(p_reg_reg_2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_2__14_n_4,p_reg_reg_i_2__14_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[13],p_reg_reg_n_95,P[12:0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_2__14
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_2__14_n_4));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    ram_reg_0_i_265
       (.I0(ram_reg_0_i_107),
        .I1(p_reg_reg_n_109),
        .I2(ram_reg_1_i_20_0[0]),
        .I3(ram_reg_0_i_107_0),
        .I4(ram_reg_1_4[0]),
        .I5(ram_reg_0_i_107_1),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAB0000)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_i_20_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_1_0),
        .I3(ram_reg_1_1),
        .I4(ram_reg_1_2),
        .I5(ram_reg_1_3),
        .O(d0));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    ram_reg_1_i_20
       (.I0(ram_reg_1_i_90_n_4),
        .I1(ram_reg_1_4[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(ram_reg_1_5),
        .I5(ram_reg_1_6),
        .O(ram_reg_1_i_20_n_4));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_1_i_90
       (.I0(p_reg_reg_n_95),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_1_i_20_0[1]),
        .O(ram_reg_1_i_90_n_4));
endmodule

(* ORIG_REF_NAME = "matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_99
   (P,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    A_V_load_reg_54750,
    ap_clk,
    A_V_q0,
    q1,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2,
    p_reg_reg_3,
    ram_reg_0_i_335,
    ram_reg_1_i_161,
    ram_reg_0_i_335_0,
    ram_reg_0_i_335_1,
    ram_reg_1_i_161_0);
  output [13:0]P;
  output grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input A_V_load_reg_54750;
  input ap_clk;
  input [15:0]A_V_q0;
  input [15:0]q1;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ram_reg_0_i_335;
  input [1:0]ram_reg_1_i_161;
  input ram_reg_0_i_335_0;
  input ram_reg_0_i_335_1;
  input [1:0]ram_reg_1_i_161_0;

  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_1__46_n_4;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_96;
  wire [15:0]q1;
  wire ram_reg_0_i_335;
  wire ram_reg_0_i_335_0;
  wire ram_reg_0_i_335_1;
  wire [1:0]ram_reg_1_i_161;
  wire [1:0]ram_reg_1_i_161_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A_V_q0[15],A_V_q0[15],A_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[13:12],p_reg_reg_n_96,P[11:0],p_reg_reg_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_V_load_reg_54750),
        .CEB2(1'b1),
        .CEC(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_1__46_n_4,p_reg_reg_i_1__46_n_4,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P[13:12],p_reg_reg_n_96,P[11:0],p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000B800)) 
    p_reg_reg_i_1__30
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(p_reg_reg_2),
        .O(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__46
       (.I0(p_reg_reg_3),
        .O(p_reg_reg_i_1__46_n_4));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    ram_reg_0_i_410
       (.I0(p_reg_reg_n_109),
        .I1(ram_reg_0_i_335),
        .I2(ram_reg_1_i_161[0]),
        .I3(ram_reg_0_i_335_0),
        .I4(ram_reg_0_i_335_1),
        .I5(ram_reg_1_i_161_0[0]),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    ram_reg_1_i_230
       (.I0(ram_reg_0_i_335),
        .I1(p_reg_reg_n_96),
        .I2(ram_reg_1_i_161[1]),
        .I3(ram_reg_0_i_335_0),
        .I4(ram_reg_1_i_161_0[1]),
        .I5(ram_reg_0_i_335_1),
        .O(p_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_nopart1_nopart2
   (ce0,
    \ap_CS_fsm_reg[74] ,
    D,
    address0,
    WEA,
    ce1,
    WEBWE,
    \ap_CS_fsm_reg[74]_0 ,
    \tmp_67_reg_5385_reg[11]_0 ,
    address1,
    \ap_CS_fsm_reg[73] ,
    \tmp_5_reg_5573_reg[11]_0 ,
    d1,
    d0,
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg,
    Q,
    we0,
    ram0_reg_1,
    gmem0_AWREADY,
    C_V_address0,
    A_V_address0,
    B_V_address0,
    ram_reg_1,
    ram0_reg_1_0,
    ap_clk,
    ap_rst_n_inv,
    A_V_q0,
    q0,
    q1);
  output ce0;
  output \ap_CS_fsm_reg[74] ;
  output [1:0]D;
  output [6:0]address0;
  output [0:0]WEA;
  output ce1;
  output [0:0]WEBWE;
  output [11:0]\ap_CS_fsm_reg[74]_0 ;
  output [10:0]\tmp_67_reg_5385_reg[11]_0 ;
  output [10:0]address1;
  output \ap_CS_fsm_reg[73] ;
  output [10:0]\tmp_5_reg_5573_reg[11]_0 ;
  output [15:0]d1;
  output [15:0]d0;
  input grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  input [2:0]Q;
  input we0;
  input ram0_reg_1;
  input gmem0_AWREADY;
  input [6:0]C_V_address0;
  input [7:0]A_V_address0;
  input [6:0]B_V_address0;
  input [3:0]ram_reg_1;
  input [3:0]ram0_reg_1_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]A_V_q0;
  input [15:0]q0;
  input [15:0]q1;

  wire [7:0]A_V_address0;
  wire A_V_load_reg_54750;
  wire [15:0]A_V_q0;
  wire [6:0]B_V_address0;
  wire [6:0]C_V_address0;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [12:0]add_ln68_1_fu_1539_p2;
  wire [6:0]add_ln72_fu_1640_p2;
  wire [6:0]address0;
  wire [10:0]address1;
  wire \ap_CS_fsm[1]_i_2__0_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[1]_i_4_n_4 ;
  wire \ap_CS_fsm[1]_i_5_n_4 ;
  wire \ap_CS_fsm[1]_i_6_n_4 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[73] ;
  wire \ap_CS_fsm_reg[74] ;
  wire [11:0]\ap_CS_fsm_reg[74]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_rst_n_inv;
  wire ce0;
  wire ce1;
  wire cmp59_reg_53120;
  wire cmp59_reg_5312_pp0_iter1_reg;
  wire \cmp59_reg_5312_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \cmp59_reg_5312_reg_n_4_[0] ;
  wire cmp72_reg_5461_pp0_iter1_reg;
  wire \cmp72_reg_5461_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \cmp72_reg_5461_reg_n_4_[0] ;
  wire col_fu_176;
  wire \col_fu_176_reg_n_4_[0] ;
  wire \col_fu_176_reg_n_4_[1] ;
  wire \col_fu_176_reg_n_4_[2] ;
  wire \col_fu_176_reg_n_4_[3] ;
  wire \col_fu_176_reg_n_4_[4] ;
  wire \col_fu_176_reg_n_4_[5] ;
  wire \col_fu_176_reg_n_4_[6] ;
  wire [15:0]d0;
  wire [15:0]d1;
  wire [11:6]data0;
  wire [11:6]data31;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire gmem0_AWREADY;
  wire [11:0]grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready;
  wire grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg;
  wire \icmp_ln68_reg_5303_reg_n_4_[0] ;
  wire [12:0]indvar_flatten_fu_440;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U10_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U11_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U12_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U13_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U14_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U15_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U16_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U17_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U18_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U19_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U20_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U21_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U22_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U23_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U24_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U25_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U26_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U27_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U28_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U29_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U30_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U31_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U32_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U33_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U34_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U36_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U37_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U38_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U39_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U41_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U42_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U43_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U44_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U45_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U46_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U47_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U48_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U49_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U50_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U51_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U53_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U54_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U55_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U56_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U57_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U58_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U59_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U60_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U61_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U62_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U63_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U64_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U65_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U66_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U67_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U68_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U69_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U70_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U7_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U8_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_21;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U9_n_9;
  wire [15:0]q0;
  wire [15:0]q1;
  wire ram0_reg_0_i_36_n_4;
  wire ram0_reg_0_i_37_n_4;
  wire ram0_reg_0_i_39_n_4;
  wire ram0_reg_0_i_40_n_4;
  wire ram0_reg_0_i_44_n_4;
  wire ram0_reg_0_i_45_n_4;
  wire ram0_reg_0_i_46_n_4;
  wire ram0_reg_0_i_47_n_4;
  wire ram0_reg_0_i_48_n_4;
  wire ram0_reg_0_i_49_n_4;
  wire ram0_reg_0_i_50_n_4;
  wire ram0_reg_0_i_51_n_4;
  wire ram0_reg_0_i_52_n_4;
  wire ram0_reg_0_i_53_n_4;
  wire ram0_reg_0_i_54_n_4;
  wire ram0_reg_0_i_55_n_4;
  wire ram0_reg_0_i_56_n_4;
  wire ram0_reg_0_i_57_n_4;
  wire ram0_reg_0_i_58_n_4;
  wire ram0_reg_0_i_59_n_4;
  wire ram0_reg_0_i_68_n_4;
  wire ram0_reg_0_i_69_n_4;
  wire ram0_reg_0_i_70_n_4;
  wire ram0_reg_0_i_71_n_4;
  wire ram0_reg_0_i_72_n_4;
  wire ram0_reg_0_i_73_n_4;
  wire ram0_reg_0_i_74_n_4;
  wire ram0_reg_0_i_75_n_4;
  wire ram0_reg_0_i_77_n_4;
  wire ram0_reg_0_i_78_n_4;
  wire ram0_reg_0_i_79_n_4;
  wire ram0_reg_1;
  wire [3:0]ram0_reg_1_0;
  wire ram_reg_0_i_137_n_4;
  wire ram_reg_0_i_156_n_4;
  wire ram_reg_0_i_162_n_4;
  wire ram_reg_0_i_163_n_4;
  wire ram_reg_0_i_172_n_4;
  wire ram_reg_0_i_173_n_4;
  wire ram_reg_0_i_174_n_4;
  wire ram_reg_0_i_175_n_4;
  wire ram_reg_0_i_176_n_4;
  wire ram_reg_0_i_177_n_4;
  wire ram_reg_0_i_178_n_4;
  wire ram_reg_0_i_179_n_4;
  wire ram_reg_0_i_180_n_4;
  wire ram_reg_0_i_181_n_4;
  wire ram_reg_0_i_182_n_4;
  wire ram_reg_0_i_183_n_4;
  wire ram_reg_0_i_184_n_4;
  wire ram_reg_0_i_185_n_4;
  wire ram_reg_0_i_186_n_4;
  wire ram_reg_0_i_187_n_4;
  wire ram_reg_0_i_188_n_4;
  wire ram_reg_0_i_189_n_4;
  wire ram_reg_0_i_190_n_4;
  wire ram_reg_0_i_191_n_4;
  wire ram_reg_0_i_192_n_4;
  wire ram_reg_0_i_193_n_4;
  wire ram_reg_0_i_194_n_4;
  wire ram_reg_0_i_195_n_4;
  wire ram_reg_0_i_196_n_4;
  wire ram_reg_0_i_198_n_4;
  wire ram_reg_0_i_203_n_4;
  wire ram_reg_0_i_212_n_4;
  wire ram_reg_0_i_222_n_4;
  wire ram_reg_0_i_231_n_4;
  wire ram_reg_0_i_246_n_4;
  wire ram_reg_0_i_274_n_4;
  wire ram_reg_0_i_355_n_4;
  wire ram_reg_0_i_370_n_4;
  wire ram_reg_0_i_396_n_4;
  wire ram_reg_0_i_416_n_4;
  wire ram_reg_0_i_417_n_4;
  wire ram_reg_0_i_46_n_4;
  wire ram_reg_0_i_48_n_4;
  wire ram_reg_0_i_50_n_4;
  wire ram_reg_0_i_52_n_4;
  wire ram_reg_0_i_53_n_4;
  wire ram_reg_0_i_54_n_4;
  wire ram_reg_0_i_55_n_4;
  wire ram_reg_0_i_56_n_4;
  wire ram_reg_0_i_57_n_4;
  wire ram_reg_0_i_58_n_4;
  wire ram_reg_0_i_59_n_4;
  wire ram_reg_0_i_60_n_4;
  wire ram_reg_0_i_61_n_4;
  wire ram_reg_0_i_62_n_4;
  wire ram_reg_0_i_63_n_4;
  wire ram_reg_0_i_64_n_4;
  wire ram_reg_0_i_65_n_4;
  wire ram_reg_0_i_66_n_4;
  wire ram_reg_0_i_67_n_4;
  wire ram_reg_0_i_68_n_4;
  wire ram_reg_0_i_69_n_4;
  wire ram_reg_0_i_70_n_4;
  wire ram_reg_0_i_71_n_4;
  wire [3:0]ram_reg_1;
  wire ram_reg_1_i_166_n_4;
  wire ram_reg_1_i_195_n_4;
  wire ram_reg_1_i_21_n_4;
  wire ram_reg_1_i_63_n_4;
  wire ram_reg_1_i_92_n_4;
  wire ram_reg_1_i_95_n_4;
  wire \row_fu_436_reg_n_4_[0] ;
  wire \row_fu_436_reg_n_4_[1] ;
  wire \row_fu_436_reg_n_4_[2] ;
  wire \row_fu_436_reg_n_4_[3] ;
  wire \row_fu_436_reg_n_4_[4] ;
  wire \row_fu_436_reg_n_4_[5] ;
  wire temp_sum_V_0_1_fu_1800;
  wire temp_sum_V_10_1_fu_2200;
  wire temp_sum_V_12_1_fu_2280;
  wire temp_sum_V_16_1_fu_2440;
  wire temp_sum_V_34_1_fu_3160;
  wire temp_sum_V_40_1_fu_3400;
  wire temp_sum_V_46_1_fu_3640;
  wire temp_sum_V_56_1_fu_4040;
  wire temp_sum_V_58_1_fu_4120;
  wire temp_sum_V_60_1_fu_4200;
  wire temp_sum_V_8_1_fu_2120;
  wire tmp_5_reg_5573_reg0;
  wire [10:0]\tmp_5_reg_5573_reg[11]_0 ;
  wire [10:0]\tmp_67_reg_5385_reg[11]_0 ;
  wire \tmp_67_reg_5385_reg_n_4_[10] ;
  wire \tmp_67_reg_5385_reg_n_4_[11] ;
  wire \tmp_67_reg_5385_reg_n_4_[6] ;
  wire \tmp_67_reg_5385_reg_n_4_[7] ;
  wire \tmp_67_reg_5385_reg_n_4_[8] ;
  wire \tmp_67_reg_5385_reg_n_4_[9] ;
  wire we0;

  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage31),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm[1]_i_3_n_4 ),
        .I5(ram0_reg_0_i_51_n_4),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_4_n_4 ),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(\ap_CS_fsm[1]_i_5_n_4 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage27),
        .I5(ap_CS_fsm_pp0_stage28),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_6_n_4 ),
        .I1(ram0_reg_0_i_49_n_4),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage29),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(\ap_CS_fsm[1]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_CS_fsm_pp0_stage31),
        .O(\ap_CS_fsm[1]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00454040)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp59_reg_5312_pp0_iter1_reg[0]_i_1 
       (.I0(\cmp59_reg_5312_reg_n_4_[0] ),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(cmp59_reg_5312_pp0_iter1_reg),
        .O(\cmp59_reg_5312_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \cmp59_reg_5312_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp59_reg_5312_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(cmp59_reg_5312_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp59_reg_5312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\cmp59_reg_5312_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp72_reg_5461_pp0_iter1_reg[0]_i_1 
       (.I0(\cmp72_reg_5461_reg_n_4_[0] ),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(cmp72_reg_5461_pp0_iter1_reg),
        .O(\cmp72_reg_5461_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \cmp72_reg_5461_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp72_reg_5461_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(cmp72_reg_5461_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp72_reg_5461_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\cmp72_reg_5461_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln72_fu_1640_p2[0]),
        .Q(\col_fu_176_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln72_fu_1640_p2[1]),
        .Q(\col_fu_176_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln72_fu_1640_p2[2]),
        .Q(\col_fu_176_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\col_fu_176_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\col_fu_176_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln72_fu_1640_p2[5]),
        .Q(\col_fu_176_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \col_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln72_fu_1640_p2[6]),
        .Q(\col_fu_176_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[0] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[6]),
        .Q(data31[6]),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[1] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(data31[7]),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[2] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(data31[8]),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[3] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(data31[9]),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[4] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[10]),
        .Q(data31[10]),
        .R(1'b0));
  FDRE \empty_31_reg_5307_reg[5] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[11]),
        .Q(data31[11]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.A_V_address0(A_V_address0),
        .B_V_address0(B_V_address0[6:1]),
        .D(D),
        .E(cmp59_reg_53120),
        .Q(Q[1:0]),
        .add_ln68_1_fu_1539_p2(add_ln68_1_fu_1539_p2),
        .add_ln72_fu_1640_p2({add_ln72_fu_1640_p2[6:5],add_ln72_fu_1640_p2[2:0]}),
        .address1(address1[10:5]),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_67),
        .\ap_CS_fsm_reg[74] (\ap_CS_fsm_reg[74]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp59_reg_5312_reg[0] (flow_control_loop_pipe_sequential_init_U_n_33),
        .\cmp59_reg_5312_reg[0]_0 (\col_fu_176_reg_n_4_[5] ),
        .\cmp59_reg_5312_reg[0]_1 (\cmp59_reg_5312_reg_n_4_[0] ),
        .\cmp72_reg_5461_reg[0] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\cmp72_reg_5461_reg[0]_0 (\col_fu_176_reg_n_4_[6] ),
        .\cmp72_reg_5461_reg[0]_1 (\cmp72_reg_5461_reg_n_4_[0] ),
        .col_fu_176(col_fu_176),
        .\col_fu_176_reg[2] (flow_control_loop_pipe_sequential_init_U_n_30),
        .\col_fu_176_reg[3] (flow_control_loop_pipe_sequential_init_U_n_31),
        .\col_fu_176_reg[3]_0 (\col_fu_176_reg_n_4_[3] ),
        .\col_fu_176_reg[3]_1 (\col_fu_176_reg_n_4_[1] ),
        .\col_fu_176_reg[4] (\col_fu_176_reg_n_4_[4] ),
        .\col_fu_176_reg[5] (grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[5:0]),
        .\empty_31_reg_5307_reg[1] (\row_fu_436_reg_n_4_[0] ),
        .\empty_31_reg_5307_reg[1]_0 (\row_fu_436_reg_n_4_[1] ),
        .\empty_31_reg_5307_reg[2] (\row_fu_436_reg_n_4_[2] ),
        .gmem0_AWREADY(gmem0_AWREADY),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_ready),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_32),
        .indvar_flatten_fu_440(indvar_flatten_fu_440),
        .ram0_reg_1({\tmp_67_reg_5385_reg_n_4_[11] ,\tmp_67_reg_5385_reg_n_4_[10] ,\tmp_67_reg_5385_reg_n_4_[9] ,\tmp_67_reg_5385_reg_n_4_[8] ,\tmp_67_reg_5385_reg_n_4_[7] ,\tmp_67_reg_5385_reg_n_4_[6] }),
        .ram0_reg_1_0(ram0_reg_0_i_40_n_4),
        .ram0_reg_1_1(\col_fu_176_reg_n_4_[2] ),
        .ram0_reg_1_2(\col_fu_176_reg_n_4_[0] ),
        .ram_reg_1(ram_reg_1),
        .\row_fu_436_reg[5] ({grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[11:10],flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[6]}),
        .\row_fu_436_reg[5]_0 (\row_fu_436_reg_n_4_[3] ),
        .\row_fu_436_reg[5]_1 (\row_fu_436_reg_n_4_[5] ),
        .\row_fu_436_reg[5]_2 (\row_fu_436_reg_n_4_[4] ),
        .\tmp_67_reg_5385_reg[11] (\tmp_67_reg_5385_reg[11]_0 [10:5]));
  LUT6 #(
    .INIT(64'hBFAABFAABFAAFFAA)) 
    grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[73] ));
  FDRE \icmp_ln68_reg_5303_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[0]),
        .Q(indvar_flatten_fu_440[0]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[10]),
        .Q(indvar_flatten_fu_440[10]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[11]),
        .Q(indvar_flatten_fu_440[11]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[12]),
        .Q(indvar_flatten_fu_440[12]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[1]),
        .Q(indvar_flatten_fu_440[1]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[2]),
        .Q(indvar_flatten_fu_440[2]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[3]),
        .Q(indvar_flatten_fu_440[3]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[4]),
        .Q(indvar_flatten_fu_440[4]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[5]),
        .Q(indvar_flatten_fu_440[5]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[6]),
        .Q(indvar_flatten_fu_440[6]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[7]),
        .Q(indvar_flatten_fu_440[7]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[8]),
        .Q(indvar_flatten_fu_440[8]),
        .R(1'b0));
  FDRE \indvar_flatten_fu_440_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(add_ln68_1_fu_1539_p2[9]),
        .Q(indvar_flatten_fu_440[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U10
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U10_n_4,mac_muladd_16s_16s_16ns_16_4_1_U10_n_5,mac_muladd_16s_16s_16ns_16_4_1_U10_n_6,mac_muladd_16s_16s_16ns_16_4_1_U10_n_7,mac_muladd_16s_16s_16ns_16_4_1_U10_n_8}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U10_n_9),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U10_n_10),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U10_n_11),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U9_n_15),
        .p_reg_reg_12(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U10_n_12),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U10_n_13),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U10_n_14),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U10_n_15),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U10_n_16),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U10_n_17),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U10_n_18),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U10_n_19),
        .q0(q0),
        .ram_reg_0(ram_reg_0_i_57_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U18_n_16),
        .ram_reg_0_1(ram_reg_0_i_186_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U14_n_9),
        .ram_reg_0_3(ram_reg_0_i_194_n_4),
        .ram_reg_0_4(ram_reg_0_i_246_n_4),
        .ram_reg_0_5(ram_reg_0_i_187_n_4),
        .ram_reg_0_6(ram_reg_0_i_163_n_4),
        .ram_reg_0_i_87(ram_reg_0_i_203_n_4),
        .ram_reg_0_i_87_0(mac_muladd_16s_16s_16ns_16_4_1_U22_n_15),
        .ram_reg_0_i_87_1(mac_muladd_16s_16s_16ns_16_4_1_U24_n_13),
        .ram_reg_0_i_87_2(ram_reg_0_i_54_n_4),
        .ram_reg_1_i_17({mac_muladd_16s_16s_16ns_16_4_1_U8_n_4,mac_muladd_16s_16s_16ns_16_4_1_U8_n_6,mac_muladd_16s_16s_16ns_16_4_1_U8_n_7,mac_muladd_16s_16s_16ns_16_4_1_U8_n_8,mac_muladd_16s_16s_16ns_16_4_1_U8_n_11,mac_muladd_16s_16s_16ns_16_4_1_U8_n_13,mac_muladd_16s_16s_16ns_16_4_1_U8_n_14,mac_muladd_16s_16s_16ns_16_4_1_U8_n_15,mac_muladd_16s_16s_16ns_16_4_1_U8_n_16,mac_muladd_16s_16s_16ns_16_4_1_U8_n_17,mac_muladd_16s_16s_16ns_16_4_1_U8_n_18}),
        .ram_reg_1_i_26({mac_muladd_16s_16s_16ns_16_4_1_U12_n_4,mac_muladd_16s_16s_16ns_16_4_1_U12_n_5,mac_muladd_16s_16s_16ns_16_4_1_U12_n_6,mac_muladd_16s_16s_16ns_16_4_1_U12_n_7,mac_muladd_16s_16s_16ns_16_4_1_U12_n_9,mac_muladd_16s_16s_16ns_16_4_1_U12_n_10,mac_muladd_16s_16s_16ns_16_4_1_U12_n_11,mac_muladd_16s_16s_16ns_16_4_1_U12_n_12,mac_muladd_16s_16s_16ns_16_4_1_U12_n_13,mac_muladd_16s_16s_16ns_16_4_1_U12_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_3 mac_muladd_16s_16s_16ns_16_4_1_U11
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U11_n_4,mac_muladd_16s_16s_16ns_16_4_1_U11_n_5,mac_muladd_16s_16s_16ns_16_4_1_U11_n_6,mac_muladd_16s_16s_16ns_16_4_1_U11_n_7,mac_muladd_16s_16s_16ns_16_4_1_U11_n_8,mac_muladd_16s_16s_16ns_16_4_1_U11_n_9,mac_muladd_16s_16s_16ns_16_4_1_U11_n_10,mac_muladd_16s_16s_16ns_16_4_1_U11_n_11,mac_muladd_16s_16s_16ns_16_4_1_U11_n_12}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[5] (mac_muladd_16s_16s_16ns_16_4_1_U11_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U11_n_13),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U11_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U11_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U11_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U11_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U11_n_20),
        .p_reg_reg_5(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_163_n_4),
        .ram_reg_1_i_154({mac_muladd_16s_16s_16ns_16_4_1_U7_n_4,mac_muladd_16s_16s_16ns_16_4_1_U7_n_5,mac_muladd_16s_16s_16ns_16_4_1_U7_n_6,mac_muladd_16s_16s_16ns_16_4_1_U7_n_10,mac_muladd_16s_16s_16ns_16_4_1_U7_n_11,mac_muladd_16s_16s_16ns_16_4_1_U7_n_15}),
        .ram_reg_1_i_154_0({mac_muladd_16s_16s_16ns_16_4_1_U9_n_5,mac_muladd_16s_16s_16ns_16_4_1_U9_n_8,mac_muladd_16s_16s_16ns_16_4_1_U9_n_9,mac_muladd_16s_16s_16ns_16_4_1_U9_n_11,mac_muladd_16s_16s_16ns_16_4_1_U9_n_12,mac_muladd_16s_16s_16ns_16_4_1_U9_n_13}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_4 mac_muladd_16s_16s_16ns_16_4_1_U12
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U12_n_4,mac_muladd_16s_16s_16ns_16_4_1_U12_n_5,mac_muladd_16s_16s_16ns_16_4_1_U12_n_6,mac_muladd_16s_16s_16ns_16_4_1_U12_n_7,mac_muladd_16s_16s_16ns_16_4_1_U12_n_8,mac_muladd_16s_16s_16ns_16_4_1_U12_n_9,mac_muladd_16s_16s_16ns_16_4_1_U12_n_10,mac_muladd_16s_16s_16ns_16_4_1_U12_n_11,mac_muladd_16s_16s_16ns_16_4_1_U12_n_12,mac_muladd_16s_16s_16ns_16_4_1_U12_n_13,mac_muladd_16s_16s_16ns_16_4_1_U12_n_14}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U12_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U12_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U12_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U12_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U12_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U11_n_13),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_1(ram_reg_0_i_163_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U10_n_19),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U24_n_19),
        .ram_reg_1_i_23({mac_muladd_16s_16s_16ns_16_4_1_U8_n_5,mac_muladd_16s_16s_16ns_16_4_1_U8_n_12}),
        .ram_reg_1_i_39({mac_muladd_16s_16s_16ns_16_4_1_U10_n_5,mac_muladd_16s_16s_16ns_16_4_1_U10_n_6,mac_muladd_16s_16s_16ns_16_4_1_U10_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_5 mac_muladd_16s_16s_16ns_16_4_1_U13
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U13_n_4,mac_muladd_16s_16s_16ns_16_4_1_U13_n_5,mac_muladd_16s_16s_16ns_16_4_1_U13_n_6,mac_muladd_16s_16s_16ns_16_4_1_U13_n_7,mac_muladd_16s_16s_16ns_16_4_1_U13_n_8,mac_muladd_16s_16s_16ns_16_4_1_U13_n_9,mac_muladd_16s_16s_16ns_16_4_1_U13_n_10,mac_muladd_16s_16s_16ns_16_4_1_U13_n_11,mac_muladd_16s_16s_16ns_16_4_1_U13_n_12}),
        .Q({ap_CS_fsm_pp0_stage7,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1[7]),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U13_n_13),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U13_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U13_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U13_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U13_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U13_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U13_n_20),
        .p_reg_reg_5(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_54_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U23_n_10),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U21_n_18),
        .ram_reg_0_10(ram_reg_0_i_194_n_4),
        .ram_reg_0_11(ram_reg_0_i_203_n_4),
        .ram_reg_0_12(mac_muladd_16s_16s_16ns_16_4_1_U17_n_16),
        .ram_reg_0_13(mac_muladd_16s_16s_16ns_16_4_1_U7_n_19),
        .ram_reg_0_14(mac_muladd_16s_16s_16ns_16_4_1_U17_n_14),
        .ram_reg_0_15(mac_muladd_16s_16s_16ns_16_4_1_U11_n_15),
        .ram_reg_0_2(ram_reg_0_i_52_n_4),
        .ram_reg_0_3(ram_reg_0_i_57_n_4),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U37_n_11),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U55_n_18),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U49_n_18),
        .ram_reg_0_7(ram_reg_0_i_53_n_4),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U67_n_13),
        .ram_reg_0_9(ram_reg_0_i_186_n_4),
        .ram_reg_0_i_109(mac_muladd_16s_16s_16ns_16_4_1_U17_n_17),
        .ram_reg_0_i_109_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_17),
        .ram_reg_0_i_152(ram_reg_0_i_370_n_4),
        .ram_reg_0_i_152_0(ram_reg_0_i_193_n_4),
        .ram_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U17_n_19),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_18),
        .ram_reg_1_i_54(mac_muladd_16s_16s_16ns_16_4_1_U17_n_20),
        .ram_reg_1_i_54_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_20),
        .ram_reg_1_i_58({mac_muladd_16s_16s_16ns_16_4_1_U15_n_5,mac_muladd_16s_16s_16ns_16_4_1_U15_n_8}),
        .ram_reg_1_i_58_0({mac_muladd_16s_16s_16ns_16_4_1_U17_n_5,mac_muladd_16s_16s_16ns_16_4_1_U17_n_8}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_6 mac_muladd_16s_16s_16ns_16_4_1_U14
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U14_n_4,mac_muladd_16s_16s_16ns_16_4_1_U14_n_5,mac_muladd_16s_16s_16ns_16_4_1_U14_n_6,mac_muladd_16s_16s_16ns_16_4_1_U14_n_7,mac_muladd_16s_16s_16ns_16_4_1_U14_n_8,mac_muladd_16s_16s_16ns_16_4_1_U14_n_9,mac_muladd_16s_16s_16ns_16_4_1_U14_n_10,mac_muladd_16s_16s_16ns_16_4_1_U14_n_11,mac_muladd_16s_16s_16ns_16_4_1_U14_n_12}),
        .ap_clk(ap_clk),
        .d0(d0[6]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U14_n_14),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U14_n_15),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U14_n_16),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U14_n_17),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U14_n_18),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U14_n_19),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U13_n_13),
        .p_reg_reg_7(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U22_n_17),
        .ram_reg_0_0(ram_reg_0_i_52_n_4),
        .ram_reg_0_1(ram_reg_0_i_57_n_4),
        .ram_reg_0_10(ram_reg_0_i_186_n_4),
        .ram_reg_0_11(mac_muladd_16s_16s_16ns_16_4_1_U18_n_18),
        .ram_reg_0_12(mac_muladd_16s_16s_16ns_16_4_1_U12_n_16),
        .ram_reg_0_13(ram_reg_0_i_203_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U30_n_18),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U60_n_18),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U50_n_18),
        .ram_reg_0_5(ram_reg_0_i_53_n_4),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U68_n_12),
        .ram_reg_0_7(ram_reg_0_i_194_n_4),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U22_n_16),
        .ram_reg_0_9(mac_muladd_16s_16s_16ns_16_4_1_U10_n_13),
        .ram_reg_0_i_77(mac_muladd_16s_16s_16ns_16_4_1_U18_n_17),
        .ram_reg_0_i_77_0(mac_muladd_16s_16s_16ns_16_4_1_U8_n_19),
        .ram_reg_0_i_92(ram_reg_0_i_370_n_4),
        .ram_reg_0_i_92_0(ram_reg_0_i_193_n_4),
        .ram_reg_1(ram_reg_0_i_54_n_4),
        .ram_reg_1_0({mac_muladd_16s_16s_16ns_16_4_1_U24_n_5,mac_muladd_16s_16s_16ns_16_4_1_U24_n_11,mac_muladd_16s_16s_16ns_16_4_1_U24_n_12}),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U22_n_19),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U10_n_10),
        .ram_reg_1_i_26({mac_muladd_16s_16s_16ns_16_4_1_U16_n_4,mac_muladd_16s_16s_16ns_16_4_1_U16_n_6,mac_muladd_16s_16s_16ns_16_4_1_U16_n_7,mac_muladd_16s_16s_16ns_16_4_1_U16_n_10,mac_muladd_16s_16s_16ns_16_4_1_U16_n_12}),
        .ram_reg_1_i_26_0({mac_muladd_16s_16s_16ns_16_4_1_U18_n_6,mac_muladd_16s_16s_16ns_16_4_1_U18_n_7,mac_muladd_16s_16s_16ns_16_4_1_U18_n_10,mac_muladd_16s_16s_16ns_16_4_1_U18_n_11,mac_muladd_16s_16s_16ns_16_4_1_U18_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_7 mac_muladd_16s_16s_16ns_16_4_1_U15
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U15_n_4,mac_muladd_16s_16s_16ns_16_4_1_U15_n_5,mac_muladd_16s_16s_16ns_16_4_1_U15_n_6,mac_muladd_16s_16s_16ns_16_4_1_U15_n_7,mac_muladd_16s_16s_16ns_16_4_1_U15_n_8,mac_muladd_16s_16s_16ns_16_4_1_U15_n_9,mac_muladd_16s_16s_16ns_16_4_1_U15_n_10,mac_muladd_16s_16s_16ns_16_4_1_U15_n_11,mac_muladd_16s_16s_16ns_16_4_1_U15_n_12}),
        .Q({ap_CS_fsm_pp0_stage8,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[13] (mac_muladd_16s_16s_16ns_16_4_1_U15_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U15_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U15_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U15_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U15_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U15_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U15_n_20),
        .p_reg_reg_5(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_6(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0_i_146(ram_reg_0_i_370_n_4),
        .ram_reg_0_i_146_0(ram_reg_0_i_193_n_4),
        .ram_reg_0_i_146_1(ram_reg_0_i_186_n_4),
        .ram_reg_1(ram_reg_0_i_57_n_4),
        .ram_reg_1_0(ram_reg_0_i_194_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U21_n_13),
        .ram_reg_1_2(ram_reg_0_i_163_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U9_n_21),
        .ram_reg_1_i_52({mac_muladd_16s_16s_16ns_16_4_1_U17_n_4,mac_muladd_16s_16s_16ns_16_4_1_U17_n_6,mac_muladd_16s_16s_16ns_16_4_1_U17_n_7,mac_muladd_16s_16s_16ns_16_4_1_U17_n_9,mac_muladd_16s_16s_16ns_16_4_1_U17_n_10,mac_muladd_16s_16s_16ns_16_4_1_U17_n_11,mac_muladd_16s_16s_16ns_16_4_1_U17_n_12}),
        .ram_reg_1_i_52_0({mac_muladd_16s_16s_16ns_16_4_1_U13_n_4,mac_muladd_16s_16s_16ns_16_4_1_U13_n_5,mac_muladd_16s_16s_16ns_16_4_1_U13_n_6,mac_muladd_16s_16s_16ns_16_4_1_U13_n_8,mac_muladd_16s_16s_16ns_16_4_1_U13_n_10,mac_muladd_16s_16s_16ns_16_4_1_U13_n_11,mac_muladd_16s_16s_16ns_16_4_1_U13_n_12}),
        .temp_sum_V_8_1_fu_2120(temp_sum_V_8_1_fu_2120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_8 mac_muladd_16s_16s_16ns_16_4_1_U16
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U16_n_4,mac_muladd_16s_16s_16ns_16_4_1_U16_n_5,mac_muladd_16s_16s_16ns_16_4_1_U16_n_6,mac_muladd_16s_16s_16ns_16_4_1_U16_n_7,mac_muladd_16s_16s_16ns_16_4_1_U16_n_8,mac_muladd_16s_16s_16ns_16_4_1_U16_n_9,mac_muladd_16s_16s_16ns_16_4_1_U16_n_10,mac_muladd_16s_16s_16ns_16_4_1_U16_n_11,mac_muladd_16s_16s_16ns_16_4_1_U16_n_12,mac_muladd_16s_16s_16ns_16_4_1_U16_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U16_n_14),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U16_n_15),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U16_n_16),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U16_n_17),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U16_n_18),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U16_n_19),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0_i_106(ram_reg_0_i_370_n_4),
        .ram_reg_0_i_106_0(ram_reg_0_i_193_n_4),
        .ram_reg_0_i_106_1(ram_reg_0_i_186_n_4),
        .ram_reg_1_i_85({mac_muladd_16s_16s_16ns_16_4_1_U18_n_4,mac_muladd_16s_16s_16ns_16_4_1_U18_n_5,mac_muladd_16s_16s_16ns_16_4_1_U18_n_8,mac_muladd_16s_16s_16ns_16_4_1_U18_n_9,mac_muladd_16s_16s_16ns_16_4_1_U18_n_13,mac_muladd_16s_16s_16ns_16_4_1_U18_n_14}),
        .ram_reg_1_i_85_0({mac_muladd_16s_16s_16ns_16_4_1_U14_n_4,mac_muladd_16s_16s_16ns_16_4_1_U14_n_5,mac_muladd_16s_16s_16ns_16_4_1_U14_n_7,mac_muladd_16s_16s_16ns_16_4_1_U14_n_8,mac_muladd_16s_16s_16ns_16_4_1_U14_n_10,mac_muladd_16s_16s_16ns_16_4_1_U14_n_12}),
        .temp_sum_V_8_1_fu_2120(temp_sum_V_8_1_fu_2120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_9 mac_muladd_16s_16s_16ns_16_4_1_U17
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U17_n_4,mac_muladd_16s_16s_16ns_16_4_1_U17_n_5,mac_muladd_16s_16s_16ns_16_4_1_U17_n_6,mac_muladd_16s_16s_16ns_16_4_1_U17_n_7,mac_muladd_16s_16s_16ns_16_4_1_U17_n_8,mac_muladd_16s_16s_16ns_16_4_1_U17_n_9,mac_muladd_16s_16s_16ns_16_4_1_U17_n_10,mac_muladd_16s_16s_16ns_16_4_1_U17_n_11,mac_muladd_16s_16s_16ns_16_4_1_U17_n_12}),
        .Q({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U17_n_14),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U17_n_15),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U17_n_16),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U17_n_17),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U17_n_18),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U17_n_19),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U17_n_20),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_7(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_1_i_154({mac_muladd_16s_16s_16ns_16_4_1_U15_n_4,mac_muladd_16s_16s_16ns_16_4_1_U15_n_6,mac_muladd_16s_16s_16ns_16_4_1_U15_n_7,mac_muladd_16s_16s_16ns_16_4_1_U15_n_9,mac_muladd_16s_16s_16ns_16_4_1_U15_n_10,mac_muladd_16s_16s_16ns_16_4_1_U15_n_11,mac_muladd_16s_16s_16ns_16_4_1_U15_n_12}),
        .temp_sum_V_10_1_fu_2200(temp_sum_V_10_1_fu_2200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_10 mac_muladd_16s_16s_16ns_16_4_1_U18
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U18_n_4,mac_muladd_16s_16s_16ns_16_4_1_U18_n_5,mac_muladd_16s_16s_16ns_16_4_1_U18_n_6,mac_muladd_16s_16s_16ns_16_4_1_U18_n_7,mac_muladd_16s_16s_16ns_16_4_1_U18_n_8,mac_muladd_16s_16s_16ns_16_4_1_U18_n_9,mac_muladd_16s_16s_16ns_16_4_1_U18_n_10,mac_muladd_16s_16s_16ns_16_4_1_U18_n_11,mac_muladd_16s_16s_16ns_16_4_1_U18_n_12,mac_muladd_16s_16s_16ns_16_4_1_U18_n_13,mac_muladd_16s_16s_16ns_16_4_1_U18_n_14}),
        .Q({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U18_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U18_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U18_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U18_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U18_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_5(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_1_i_30({mac_muladd_16s_16s_16ns_16_4_1_U16_n_5,mac_muladd_16s_16s_16ns_16_4_1_U16_n_8,mac_muladd_16s_16s_16ns_16_4_1_U16_n_9,mac_muladd_16s_16s_16ns_16_4_1_U16_n_11,mac_muladd_16s_16s_16ns_16_4_1_U16_n_13}),
        .temp_sum_V_10_1_fu_2200(temp_sum_V_10_1_fu_2200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_11 mac_muladd_16s_16s_16ns_16_4_1_U19
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U19_n_4,mac_muladd_16s_16s_16ns_16_4_1_U19_n_5,mac_muladd_16s_16s_16ns_16_4_1_U19_n_6,mac_muladd_16s_16s_16ns_16_4_1_U19_n_7,mac_muladd_16s_16s_16ns_16_4_1_U19_n_8,mac_muladd_16s_16s_16ns_16_4_1_U19_n_9,mac_muladd_16s_16s_16ns_16_4_1_U19_n_10,mac_muladd_16s_16s_16ns_16_4_1_U19_n_11,mac_muladd_16s_16s_16ns_16_4_1_U19_n_12,mac_muladd_16s_16s_16ns_16_4_1_U19_n_13,mac_muladd_16s_16s_16ns_16_4_1_U19_n_14,mac_muladd_16s_16s_16ns_16_4_1_U19_n_15,mac_muladd_16s_16s_16ns_16_4_1_U19_n_16,mac_muladd_16s_16s_16ns_16_4_1_U19_n_17,mac_muladd_16s_16s_16ns_16_4_1_U19_n_18,mac_muladd_16s_16s_16ns_16_4_1_U19_n_19}),
        .Q({ap_CS_fsm_pp0_stage10,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_0(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .temp_sum_V_12_1_fu_2280(temp_sum_V_12_1_fu_2280));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_12 mac_muladd_16s_16s_16ns_16_4_1_U20
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U20_n_4,mac_muladd_16s_16s_16ns_16_4_1_U20_n_5,mac_muladd_16s_16s_16ns_16_4_1_U20_n_6,mac_muladd_16s_16s_16ns_16_4_1_U20_n_7,mac_muladd_16s_16s_16ns_16_4_1_U20_n_8,mac_muladd_16s_16s_16ns_16_4_1_U20_n_9,mac_muladd_16s_16s_16ns_16_4_1_U20_n_10,mac_muladd_16s_16s_16ns_16_4_1_U20_n_11,mac_muladd_16s_16s_16ns_16_4_1_U20_n_12,mac_muladd_16s_16s_16ns_16_4_1_U20_n_13,mac_muladd_16s_16s_16ns_16_4_1_U20_n_14,mac_muladd_16s_16s_16ns_16_4_1_U20_n_15,mac_muladd_16s_16s_16ns_16_4_1_U20_n_16,mac_muladd_16s_16s_16ns_16_4_1_U20_n_17,mac_muladd_16s_16s_16ns_16_4_1_U20_n_18,mac_muladd_16s_16s_16ns_16_4_1_U20_n_19}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .temp_sum_V_12_1_fu_2280(temp_sum_V_12_1_fu_2280));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_13 mac_muladd_16s_16s_16ns_16_4_1_U21
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U21_n_4,mac_muladd_16s_16s_16ns_16_4_1_U21_n_5,mac_muladd_16s_16s_16ns_16_4_1_U21_n_6}),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[12] (mac_muladd_16s_16s_16ns_16_4_1_U21_n_11),
        .\ap_CS_fsm_reg[12]_0 (mac_muladd_16s_16s_16ns_16_4_1_U21_n_12),
        .\ap_CS_fsm_reg[12]_1 (mac_muladd_16s_16s_16ns_16_4_1_U21_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1({d1[13],d1[8]}),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U21_n_7),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U21_n_8),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U21_n_13),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U21_n_15),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U21_n_16),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U21_n_17),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U21_n_18),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U21_n_19),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U21_n_20),
        .p_reg_reg_7(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_8(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_137_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U41_n_17),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U57_n_12),
        .ram_reg_0_2(ram_reg_0_i_53_n_4),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U67_n_14),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U15_n_15),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U15_n_18),
        .ram_reg_0_6(ram_reg_0_i_54_n_4),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U9_n_17),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U13_n_19),
        .ram_reg_1(ram_reg_0_i_57_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U17_n_18),
        .ram_reg_1_1(ram_reg_0_i_186_n_4),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U13_n_20),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U31_n_11),
        .ram_reg_1_12(mac_muladd_16s_16s_16ns_16_4_1_U15_n_20),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U13_n_7),
        .ram_reg_1_3(ram_reg_0_i_194_n_4),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U43_n_12),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U67_n_19),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U63_n_19),
        .ram_reg_1_7(ram_reg_0_i_62_n_4),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U61_n_6),
        .ram_reg_1_9(ram_reg_0_i_50_n_4),
        .ram_reg_1_i_52({mac_muladd_16s_16s_16ns_16_4_1_U19_n_4,mac_muladd_16s_16s_16ns_16_4_1_U19_n_5,mac_muladd_16s_16s_16ns_16_4_1_U19_n_6,mac_muladd_16s_16s_16ns_16_4_1_U19_n_8,mac_muladd_16s_16s_16ns_16_4_1_U19_n_9,mac_muladd_16s_16s_16ns_16_4_1_U19_n_10,mac_muladd_16s_16s_16ns_16_4_1_U19_n_11,mac_muladd_16s_16s_16ns_16_4_1_U19_n_12,mac_muladd_16s_16s_16ns_16_4_1_U19_n_13,mac_muladd_16s_16s_16ns_16_4_1_U19_n_14,mac_muladd_16s_16s_16ns_16_4_1_U19_n_15,mac_muladd_16s_16s_16ns_16_4_1_U19_n_18,mac_muladd_16s_16s_16ns_16_4_1_U19_n_19}),
        .ram_reg_1_i_52_0({mac_muladd_16s_16s_16ns_16_4_1_U23_n_4,mac_muladd_16s_16s_16ns_16_4_1_U23_n_6,mac_muladd_16s_16s_16ns_16_4_1_U23_n_7,mac_muladd_16s_16s_16ns_16_4_1_U23_n_8,mac_muladd_16s_16s_16ns_16_4_1_U23_n_9,mac_muladd_16s_16s_16ns_16_4_1_U23_n_11,mac_muladd_16s_16s_16ns_16_4_1_U23_n_13}),
        .ram_reg_1_i_58(mac_muladd_16s_16s_16ns_16_4_1_U7_n_20),
        .ram_reg_1_i_77(mac_muladd_16s_16s_16ns_16_4_1_U9_n_20),
        .ram_reg_1_i_77_0(ram_reg_0_i_203_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_14 mac_muladd_16s_16s_16ns_16_4_1_U22
       (.A_V_q0(A_V_q0),
        .P(mac_muladd_16s_16s_16ns_16_4_1_U22_n_4),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10}),
        .\ap_CS_fsm_reg[12] (mac_muladd_16s_16s_16ns_16_4_1_U22_n_10),
        .\ap_CS_fsm_reg[12]_0 (mac_muladd_16s_16s_16ns_16_4_1_U22_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0[10]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U22_n_5),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U22_n_6),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U22_n_7),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U22_n_19),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_12(mac_muladd_16s_16s_16ns_16_4_1_U21_n_7),
        .p_reg_reg_13(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U22_n_8),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U22_n_12),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U22_n_13),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U22_n_14),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U22_n_15),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U22_n_16),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U22_n_17),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U22_n_18),
        .q0(q0),
        .ram_reg_0(ram_reg_0_i_57_n_4),
        .ram_reg_0_0(ram_reg_0_i_186_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U18_n_15),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U16_n_14),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U16_n_15),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U10_n_14),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U14_n_17),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U10_n_12),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U14_n_18),
        .ram_reg_0_i_100(mac_muladd_16s_16s_16ns_16_4_1_U10_n_17),
        .ram_reg_0_i_100_0(ram_reg_0_i_203_n_4),
        .ram_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U12_n_19),
        .ram_reg_1_0(ram_reg_0_i_163_n_4),
        .ram_reg_1_1(ram_reg_1_i_95_n_4),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U50_n_19),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U28_n_17),
        .ram_reg_1_12(ram_reg_0_i_53_n_4),
        .ram_reg_1_13(mac_muladd_16s_16s_16ns_16_4_1_U64_n_17),
        .ram_reg_1_14(ram_reg_0_i_137_n_4),
        .ram_reg_1_15(mac_muladd_16s_16s_16ns_16_4_1_U12_n_18),
        .ram_reg_1_16(ram_reg_0_i_54_n_4),
        .ram_reg_1_17(mac_muladd_16s_16s_16ns_16_4_1_U10_n_11),
        .ram_reg_1_18(mac_muladd_16s_16s_16ns_16_4_1_U14_n_19),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U10_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U18_n_19),
        .ram_reg_1_4({mac_muladd_16s_16s_16ns_16_4_1_U14_n_6,mac_muladd_16s_16s_16ns_16_4_1_U14_n_11}),
        .ram_reg_1_5(ram_reg_0_i_194_n_4),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U12_n_17),
        .ram_reg_1_7(ram_reg_0_i_162_n_4),
        .ram_reg_1_8({mac_muladd_16s_16s_16ns_16_4_1_U8_n_9,mac_muladd_16s_16s_16ns_16_4_1_U8_n_10}),
        .ram_reg_1_9(mac_muladd_16s_16s_16ns_16_4_1_U60_n_19),
        .ram_reg_1_i_23(mac_muladd_16s_16s_16ns_16_4_1_U16_n_18),
        .ram_reg_1_i_30(mac_muladd_16s_16s_16ns_16_4_1_U10_n_18),
        .ram_reg_1_i_39(mac_muladd_16s_16s_16ns_16_4_1_U16_n_17),
        .ram_reg_1_i_45(mac_muladd_16s_16s_16ns_16_4_1_U16_n_16),
        .ram_reg_1_i_93({mac_muladd_16s_16s_16ns_16_4_1_U20_n_5,mac_muladd_16s_16s_16ns_16_4_1_U20_n_6,mac_muladd_16s_16s_16ns_16_4_1_U20_n_7,mac_muladd_16s_16s_16ns_16_4_1_U20_n_8,mac_muladd_16s_16s_16ns_16_4_1_U20_n_9,mac_muladd_16s_16s_16ns_16_4_1_U20_n_10,mac_muladd_16s_16s_16ns_16_4_1_U20_n_11,mac_muladd_16s_16s_16ns_16_4_1_U20_n_12,mac_muladd_16s_16s_16ns_16_4_1_U20_n_13,mac_muladd_16s_16s_16ns_16_4_1_U20_n_14,mac_muladd_16s_16s_16ns_16_4_1_U20_n_15,mac_muladd_16s_16s_16ns_16_4_1_U20_n_16,mac_muladd_16s_16s_16ns_16_4_1_U20_n_17,mac_muladd_16s_16s_16ns_16_4_1_U20_n_18,mac_muladd_16s_16s_16ns_16_4_1_U20_n_19}),
        .ram_reg_1_i_93_0({mac_muladd_16s_16s_16ns_16_4_1_U24_n_4,mac_muladd_16s_16s_16ns_16_4_1_U24_n_6,mac_muladd_16s_16s_16ns_16_4_1_U24_n_7,mac_muladd_16s_16s_16ns_16_4_1_U24_n_8,mac_muladd_16s_16s_16ns_16_4_1_U24_n_9,mac_muladd_16s_16s_16ns_16_4_1_U24_n_10,mac_muladd_16s_16s_16ns_16_4_1_U24_n_14,mac_muladd_16s_16s_16ns_16_4_1_U24_n_15,mac_muladd_16s_16s_16ns_16_4_1_U24_n_16,mac_muladd_16s_16s_16ns_16_4_1_U24_n_17}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_15 mac_muladd_16s_16s_16ns_16_4_1_U23
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U23_n_4,mac_muladd_16s_16s_16ns_16_4_1_U23_n_5,mac_muladd_16s_16s_16ns_16_4_1_U23_n_6,mac_muladd_16s_16s_16ns_16_4_1_U23_n_7,mac_muladd_16s_16s_16ns_16_4_1_U23_n_8,mac_muladd_16s_16s_16ns_16_4_1_U23_n_9,mac_muladd_16s_16s_16ns_16_4_1_U23_n_10,mac_muladd_16s_16s_16ns_16_4_1_U23_n_11,mac_muladd_16s_16s_16ns_16_4_1_U23_n_12,mac_muladd_16s_16s_16ns_16_4_1_U23_n_13}),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[12] (mac_muladd_16s_16s_16ns_16_4_1_U23_n_17),
        .\ap_CS_fsm_reg[12]_0 (mac_muladd_16s_16s_16ns_16_4_1_U23_n_18),
        .\ap_CS_fsm_reg[12]_1 (mac_muladd_16s_16s_16ns_16_4_1_U23_n_19),
        .\ap_CS_fsm_reg[12]_2 (mac_muladd_16s_16s_16ns_16_4_1_U23_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U23_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U23_n_16),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_137_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_16),
        .ram_reg_0_1(ram_reg_0_i_162_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U7_n_13),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U21_n_15),
        .ram_reg_0_4(ram_reg_0_i_194_n_4),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U15_n_16),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U21_n_17),
        .ram_reg_0_i_131(mac_muladd_16s_16s_16ns_16_4_1_U15_n_17),
        .ram_reg_1(ram_reg_0_i_57_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U11_n_19),
        .ram_reg_1_1(ram_reg_0_i_163_n_4),
        .ram_reg_1_2(ram_reg_1_i_95_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U9_n_7),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U21_n_19),
        .ram_reg_1_i_167({mac_muladd_16s_16s_16ns_16_4_1_U21_n_4,mac_muladd_16s_16s_16ns_16_4_1_U21_n_5,mac_muladd_16s_16s_16ns_16_4_1_U21_n_6}),
        .ram_reg_1_i_167_0({mac_muladd_16s_16s_16ns_16_4_1_U19_n_7,mac_muladd_16s_16s_16ns_16_4_1_U19_n_16,mac_muladd_16s_16s_16ns_16_4_1_U19_n_17}),
        .ram_reg_1_i_65(mac_muladd_16s_16s_16ns_16_4_1_U15_n_19),
        .temp_sum_V_16_1_fu_2440(temp_sum_V_16_1_fu_2440));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_16 mac_muladd_16s_16s_16ns_16_4_1_U24
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U24_n_4,mac_muladd_16s_16s_16ns_16_4_1_U24_n_5,mac_muladd_16s_16s_16ns_16_4_1_U24_n_6,mac_muladd_16s_16s_16ns_16_4_1_U24_n_7,mac_muladd_16s_16s_16ns_16_4_1_U24_n_8,mac_muladd_16s_16s_16ns_16_4_1_U24_n_9,mac_muladd_16s_16s_16ns_16_4_1_U24_n_10,mac_muladd_16s_16s_16ns_16_4_1_U24_n_11,mac_muladd_16s_16s_16ns_16_4_1_U24_n_12,mac_muladd_16s_16s_16ns_16_4_1_U24_n_13,mac_muladd_16s_16s_16ns_16_4_1_U24_n_14,mac_muladd_16s_16s_16ns_16_4_1_U24_n_15,mac_muladd_16s_16s_16ns_16_4_1_U24_n_16,mac_muladd_16s_16s_16ns_16_4_1_U24_n_17}),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[12] (mac_muladd_16s_16s_16ns_16_4_1_U24_n_18),
        .\ap_CS_fsm_reg[12]_0 (mac_muladd_16s_16s_16ns_16_4_1_U24_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U22_n_18),
        .ram_reg_1_i_17(ram_reg_0_i_194_n_4),
        .ram_reg_1_i_17_0(mac_muladd_16s_16s_16ns_16_4_1_U16_n_19),
        .ram_reg_1_i_85(mac_muladd_16s_16s_16ns_16_4_1_U22_n_4),
        .ram_reg_1_i_85_0(mac_muladd_16s_16s_16ns_16_4_1_U20_n_4),
        .temp_sum_V_16_1_fu_2440(temp_sum_V_16_1_fu_2440));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_17 mac_muladd_16s_16s_16ns_16_4_1_U25
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U25_n_4,mac_muladd_16s_16s_16ns_16_4_1_U25_n_5,mac_muladd_16s_16s_16ns_16_4_1_U25_n_6,mac_muladd_16s_16s_16ns_16_4_1_U25_n_7,mac_muladd_16s_16s_16ns_16_4_1_U25_n_8,mac_muladd_16s_16s_16ns_16_4_1_U25_n_9,mac_muladd_16s_16s_16ns_16_4_1_U25_n_10}),
        .Q({ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[21] (mac_muladd_16s_16s_16ns_16_4_1_U25_n_12),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1[12]),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U25_n_11),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U25_n_14),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U25_n_15),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U25_n_16),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U25_n_17),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U25_n_18),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U25_n_19),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U25_n_20),
        .p_reg_reg_6(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_7(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0_i_142(ram_reg_0_i_191_n_4),
        .ram_reg_0_i_142_0(ram_reg_0_i_183_n_4),
        .ram_reg_1(ram_reg_0_i_52_n_4),
        .ram_reg_1_0({mac_muladd_16s_16s_16ns_16_4_1_U41_n_6,mac_muladd_16s_16s_16ns_16_4_1_U41_n_7}),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U37_n_19),
        .ram_reg_1_10(ram_reg_0_i_222_n_4),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U31_n_18),
        .ram_reg_1_12(ram_reg_0_i_174_n_4),
        .ram_reg_1_2(ram_reg_1_i_63_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U31_n_20),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U23_n_15),
        .ram_reg_1_5(ram_reg_0_i_50_n_4),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U67_n_8),
        .ram_reg_1_7(ram_reg_1_i_21_n_4),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U37_n_20),
        .ram_reg_1_9(ram_reg_0_i_184_n_4),
        .ram_reg_1_i_53({mac_muladd_16s_16s_16ns_16_4_1_U29_n_4,mac_muladd_16s_16s_16ns_16_4_1_U29_n_5,mac_muladd_16s_16s_16ns_16_4_1_U29_n_6,mac_muladd_16s_16s_16ns_16_4_1_U29_n_7,mac_muladd_16s_16s_16ns_16_4_1_U29_n_8,mac_muladd_16s_16s_16ns_16_4_1_U29_n_9,mac_muladd_16s_16s_16ns_16_4_1_U29_n_10,mac_muladd_16s_16s_16ns_16_4_1_U29_n_15}),
        .ram_reg_1_i_53_0({mac_muladd_16s_16s_16ns_16_4_1_U27_n_4,mac_muladd_16s_16s_16ns_16_4_1_U27_n_5,mac_muladd_16s_16s_16ns_16_4_1_U27_n_6,mac_muladd_16s_16s_16ns_16_4_1_U27_n_7,mac_muladd_16s_16s_16ns_16_4_1_U27_n_8,mac_muladd_16s_16s_16ns_16_4_1_U27_n_9,mac_muladd_16s_16s_16ns_16_4_1_U27_n_10,mac_muladd_16s_16s_16ns_16_4_1_U27_n_11,mac_muladd_16s_16s_16ns_16_4_1_U27_n_14}),
        .ram_reg_1_i_70(mac_muladd_16s_16s_16ns_16_4_1_U31_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_18 mac_muladd_16s_16s_16ns_16_4_1_U26
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U26_n_4,mac_muladd_16s_16s_16ns_16_4_1_U26_n_5,mac_muladd_16s_16s_16ns_16_4_1_U26_n_6,mac_muladd_16s_16s_16ns_16_4_1_U26_n_7}),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13}),
        .\ap_CS_fsm_reg[13] (mac_muladd_16s_16s_16ns_16_4_1_U26_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U26_n_8),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U26_n_9),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U26_n_10),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U25_n_11),
        .p_reg_reg_12(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U26_n_11),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U26_n_12),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U26_n_13),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U26_n_15),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U26_n_16),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U26_n_17),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U26_n_18),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U26_n_19),
        .q0(q0),
        .ram_reg_0_i_107(ram_reg_0_i_191_n_4),
        .ram_reg_0_i_107_0(ram_reg_0_i_183_n_4),
        .ram_reg_1_i_18(ram_reg_0_i_52_n_4),
        .ram_reg_1_i_18_0(ram_reg_1_i_92_n_4),
        .ram_reg_1_i_18_1(ram_reg_0_i_184_n_4),
        .ram_reg_1_i_18_2({mac_muladd_16s_16s_16ns_16_4_1_U30_n_4,mac_muladd_16s_16s_16ns_16_4_1_U30_n_7,mac_muladd_16s_16s_16ns_16_4_1_U30_n_10,mac_muladd_16s_16s_16ns_16_4_1_U30_n_11,mac_muladd_16s_16s_16ns_16_4_1_U30_n_14,mac_muladd_16s_16s_16ns_16_4_1_U30_n_15,mac_muladd_16s_16s_16ns_16_4_1_U30_n_17}),
        .ram_reg_1_i_18_3(ram_reg_1_i_63_n_4),
        .ram_reg_1_i_88({mac_muladd_16s_16s_16ns_16_4_1_U28_n_4,mac_muladd_16s_16s_16ns_16_4_1_U28_n_6,mac_muladd_16s_16s_16ns_16_4_1_U28_n_7,mac_muladd_16s_16s_16ns_16_4_1_U28_n_8,mac_muladd_16s_16s_16ns_16_4_1_U28_n_9,mac_muladd_16s_16s_16ns_16_4_1_U28_n_10,mac_muladd_16s_16s_16ns_16_4_1_U28_n_11,mac_muladd_16s_16s_16ns_16_4_1_U28_n_12,mac_muladd_16s_16s_16ns_16_4_1_U28_n_13,mac_muladd_16s_16s_16ns_16_4_1_U28_n_14,mac_muladd_16s_16s_16ns_16_4_1_U28_n_15,mac_muladd_16s_16s_16ns_16_4_1_U28_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_19 mac_muladd_16s_16s_16ns_16_4_1_U27
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U27_n_4,mac_muladd_16s_16s_16ns_16_4_1_U27_n_5,mac_muladd_16s_16s_16ns_16_4_1_U27_n_6,mac_muladd_16s_16s_16ns_16_4_1_U27_n_7,mac_muladd_16s_16s_16ns_16_4_1_U27_n_8,mac_muladd_16s_16s_16ns_16_4_1_U27_n_9,mac_muladd_16s_16s_16ns_16_4_1_U27_n_10,mac_muladd_16s_16s_16ns_16_4_1_U27_n_11,mac_muladd_16s_16s_16ns_16_4_1_U27_n_12,mac_muladd_16s_16s_16ns_16_4_1_U27_n_13,mac_muladd_16s_16s_16ns_16_4_1_U27_n_14}),
        .Q({ap_CS_fsm_pp0_stage14,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[21] (mac_muladd_16s_16s_16ns_16_4_1_U27_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U27_n_15),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U27_n_17),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U27_n_18),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U27_n_19),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U27_n_20),
        .p_reg_reg_3(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_4(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_222_n_4),
        .ram_reg_0_0(ram_reg_0_i_174_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U31_n_15),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U41_n_19),
        .ram_reg_0_3(ram_reg_0_i_52_n_4),
        .ram_reg_0_i_147(ram_reg_0_i_50_n_4),
        .ram_reg_0_i_147_0(mac_muladd_16s_16s_16ns_16_4_1_U39_n_19),
        .ram_reg_0_i_147_1(ram_reg_1_i_63_n_4),
        .ram_reg_0_i_147_2(mac_muladd_16s_16s_16ns_16_4_1_U31_n_12),
        .ram_reg_0_i_153({mac_muladd_16s_16s_16ns_16_4_1_U25_n_4,mac_muladd_16s_16s_16ns_16_4_1_U25_n_5,mac_muladd_16s_16s_16ns_16_4_1_U25_n_7,mac_muladd_16s_16s_16ns_16_4_1_U25_n_9,mac_muladd_16s_16s_16ns_16_4_1_U25_n_10}),
        .ram_reg_0_i_153_0({mac_muladd_16s_16s_16ns_16_4_1_U29_n_11,mac_muladd_16s_16s_16ns_16_4_1_U29_n_12,mac_muladd_16s_16s_16ns_16_4_1_U29_n_13,mac_muladd_16s_16s_16ns_16_4_1_U29_n_14,mac_muladd_16s_16s_16ns_16_4_1_U29_n_16}),
        .ram_reg_0_i_335(ram_reg_0_i_183_n_4),
        .ram_reg_0_i_335_0(ram_reg_0_i_191_n_4),
        .ram_reg_0_i_335_1(ram_reg_0_i_184_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_20 mac_muladd_16s_16s_16ns_16_4_1_U28
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U28_n_4,mac_muladd_16s_16s_16ns_16_4_1_U28_n_5,mac_muladd_16s_16s_16ns_16_4_1_U28_n_6,mac_muladd_16s_16s_16ns_16_4_1_U28_n_7,mac_muladd_16s_16s_16ns_16_4_1_U28_n_8,mac_muladd_16s_16s_16ns_16_4_1_U28_n_9,mac_muladd_16s_16s_16ns_16_4_1_U28_n_10,mac_muladd_16s_16s_16ns_16_4_1_U28_n_11,mac_muladd_16s_16s_16ns_16_4_1_U28_n_12,mac_muladd_16s_16s_16ns_16_4_1_U28_n_13,mac_muladd_16s_16s_16ns_16_4_1_U28_n_14,mac_muladd_16s_16s_16ns_16_4_1_U28_n_15,mac_muladd_16s_16s_16ns_16_4_1_U28_n_16}),
        .\ap_CS_fsm_reg[21] (mac_muladd_16s_16s_16ns_16_4_1_U28_n_18),
        .\ap_CS_fsm_reg[21]_0 (mac_muladd_16s_16s_16ns_16_4_1_U28_n_19),
        .\ap_CS_fsm_reg[23] (mac_muladd_16s_16s_16ns_16_4_1_U28_n_17),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U27_n_15),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U32_n_16),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U42_n_14),
        .ram_reg_0_i_84(ram_reg_0_i_183_n_4),
        .ram_reg_0_i_84_0(ram_reg_0_i_191_n_4),
        .ram_reg_0_i_84_1(ram_reg_0_i_184_n_4),
        .ram_reg_1(ram_reg_0_i_52_n_4),
        .ram_reg_1_0(ram_reg_0_i_222_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U42_n_16),
        .ram_reg_1_2(ram_reg_1_i_63_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U32_n_17),
        .ram_reg_1_4(ram_reg_0_i_174_n_4),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U32_n_18),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U42_n_18),
        .ram_reg_1_i_27({mac_muladd_16s_16s_16ns_16_4_1_U26_n_5,mac_muladd_16s_16s_16ns_16_4_1_U26_n_6,mac_muladd_16s_16s_16ns_16_4_1_U26_n_7}),
        .ram_reg_1_i_27_0({mac_muladd_16s_16s_16ns_16_4_1_U30_n_5,mac_muladd_16s_16s_16ns_16_4_1_U30_n_8,mac_muladd_16s_16s_16ns_16_4_1_U30_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_21 mac_muladd_16s_16s_16ns_16_4_1_U29
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U29_n_4,mac_muladd_16s_16s_16ns_16_4_1_U29_n_5,mac_muladd_16s_16s_16ns_16_4_1_U29_n_6,mac_muladd_16s_16s_16ns_16_4_1_U29_n_7,mac_muladd_16s_16s_16ns_16_4_1_U29_n_8,mac_muladd_16s_16s_16ns_16_4_1_U29_n_9,mac_muladd_16s_16s_16ns_16_4_1_U29_n_10,mac_muladd_16s_16s_16ns_16_4_1_U29_n_11,mac_muladd_16s_16s_16ns_16_4_1_U29_n_12,mac_muladd_16s_16s_16ns_16_4_1_U29_n_13,mac_muladd_16s_16s_16ns_16_4_1_U29_n_14,mac_muladd_16s_16s_16ns_16_4_1_U29_n_15,mac_muladd_16s_16s_16ns_16_4_1_U29_n_16}),
        .Q({ap_CS_fsm_pp0_stage15,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U29_n_17),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U29_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U29_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U29_n_20),
        .p_reg_reg_2(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0_i_110(ram_reg_1_i_92_n_4),
        .ram_reg_0_i_110_0(ram_reg_0_i_184_n_4),
        .ram_reg_0_i_110_1(ram_reg_1_i_63_n_4),
        .ram_reg_0_i_122({mac_muladd_16s_16s_16ns_16_4_1_U27_n_12,mac_muladd_16s_16s_16ns_16_4_1_U27_n_13}),
        .ram_reg_0_i_122_0({mac_muladd_16s_16s_16ns_16_4_1_U25_n_6,mac_muladd_16s_16s_16ns_16_4_1_U25_n_8}),
        .ram_reg_0_i_132(ram_reg_0_i_183_n_4),
        .ram_reg_0_i_132_0(ram_reg_0_i_191_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_22 mac_muladd_16s_16s_16ns_16_4_1_U30
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U30_n_4,mac_muladd_16s_16s_16ns_16_4_1_U30_n_5,mac_muladd_16s_16s_16ns_16_4_1_U30_n_6,mac_muladd_16s_16s_16ns_16_4_1_U30_n_7,mac_muladd_16s_16s_16ns_16_4_1_U30_n_8,mac_muladd_16s_16s_16ns_16_4_1_U30_n_9,mac_muladd_16s_16s_16ns_16_4_1_U30_n_10,mac_muladd_16s_16s_16ns_16_4_1_U30_n_11,mac_muladd_16s_16s_16ns_16_4_1_U30_n_12,mac_muladd_16s_16s_16ns_16_4_1_U30_n_13,mac_muladd_16s_16s_16ns_16_4_1_U30_n_14,mac_muladd_16s_16s_16ns_16_4_1_U30_n_15,mac_muladd_16s_16s_16ns_16_4_1_U30_n_16,mac_muladd_16s_16s_16ns_16_4_1_U30_n_17}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U30_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U30_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U29_n_17),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(ram_reg_0_i_52_n_4),
        .ram_reg_0_0(ram_reg_1_i_63_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U34_n_19),
        .ram_reg_0_2(ram_reg_0_i_212_n_4),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U32_n_4),
        .ram_reg_0_i_78(ram_reg_1_i_92_n_4),
        .ram_reg_0_i_78_0(mac_muladd_16s_16s_16ns_16_4_1_U26_n_14),
        .ram_reg_0_i_78_1(mac_muladd_16s_16s_16ns_16_4_1_U38_n_16),
        .ram_reg_1(ram_reg_0_i_184_n_4),
        .ram_reg_1_0(ram_reg_0_i_183_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U28_n_5),
        .ram_reg_1_2(ram_reg_0_i_191_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U26_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_23 mac_muladd_16s_16s_16ns_16_4_1_U31
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(mac_muladd_16s_16s_16ns_16_4_1_U23_n_5),
        .Q({ap_CS_fsm_pp0_stage16,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[19] (mac_muladd_16s_16s_16ns_16_4_1_U31_n_5),
        .\ap_CS_fsm_reg[19]_0 (mac_muladd_16s_16s_16ns_16_4_1_U31_n_6),
        .\ap_CS_fsm_reg[19]_1 (mac_muladd_16s_16s_16ns_16_4_1_U31_n_7),
        .\ap_CS_fsm_reg[19]_2 (mac_muladd_16s_16s_16ns_16_4_1_U31_n_8),
        .\ap_CS_fsm_reg[19]_3 (mac_muladd_16s_16s_16ns_16_4_1_U31_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1[14]),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U31_n_4),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U31_n_11),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U31_n_12),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U31_n_13),
        .p_reg_reg_10(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U31_n_14),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U31_n_15),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U31_n_16),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U31_n_17),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U31_n_18),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U31_n_19),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U31_n_20),
        .p_reg_reg_9(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U37_n_13),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U25_n_15),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U37_n_14),
        .ram_reg_0_2(ram_reg_0_i_222_n_4),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U29_n_20),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U37_n_15),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U27_n_19),
        .ram_reg_1(ram_reg_0_i_174_n_4),
        .ram_reg_1_0(ram_reg_1_i_21_n_4),
        .ram_reg_1_1(ram_reg_0_i_52_n_4),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U21_n_20),
        .ram_reg_1_11(ram_reg_0_i_54_n_4),
        .ram_reg_1_12(mac_muladd_16s_16s_16ns_16_4_1_U13_n_15),
        .ram_reg_1_13(ram_reg_0_i_57_n_4),
        .ram_reg_1_14(ram_reg_0_i_212_n_4),
        .ram_reg_1_15(ram_reg_0_i_182_n_4),
        .ram_reg_1_16(ram_reg_1_i_166_n_4),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U37_n_17),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U25_n_17),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U37_n_18),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U25_n_20),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U43_n_13),
        .ram_reg_1_7(ram_reg_0_i_53_n_4),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U55_n_20),
        .ram_reg_1_9(mac_muladd_16s_16s_16ns_16_4_1_U67_n_17),
        .ram_reg_1_i_53({mac_muladd_16s_16s_16ns_16_4_1_U35_n_4,mac_muladd_16s_16s_16ns_16_4_1_U35_n_5,mac_muladd_16s_16s_16ns_16_4_1_U35_n_6,mac_muladd_16s_16s_16ns_16_4_1_U35_n_7,mac_muladd_16s_16s_16ns_16_4_1_U35_n_8,mac_muladd_16s_16s_16ns_16_4_1_U35_n_9,mac_muladd_16s_16s_16ns_16_4_1_U35_n_10,mac_muladd_16s_16s_16ns_16_4_1_U35_n_11,mac_muladd_16s_16s_16ns_16_4_1_U35_n_12,mac_muladd_16s_16s_16ns_16_4_1_U35_n_13,mac_muladd_16s_16s_16ns_16_4_1_U35_n_14,mac_muladd_16s_16s_16ns_16_4_1_U35_n_15,mac_muladd_16s_16s_16ns_16_4_1_U35_n_16,mac_muladd_16s_16s_16ns_16_4_1_U35_n_17,mac_muladd_16s_16s_16ns_16_4_1_U35_n_18,mac_muladd_16s_16s_16ns_16_4_1_U35_n_19}),
        .ram_reg_1_i_53_0({mac_muladd_16s_16s_16ns_16_4_1_U33_n_4,mac_muladd_16s_16s_16ns_16_4_1_U33_n_5,mac_muladd_16s_16s_16ns_16_4_1_U33_n_6,mac_muladd_16s_16s_16ns_16_4_1_U33_n_7,mac_muladd_16s_16s_16ns_16_4_1_U33_n_8,mac_muladd_16s_16s_16ns_16_4_1_U33_n_9,mac_muladd_16s_16s_16ns_16_4_1_U33_n_10,mac_muladd_16s_16s_16ns_16_4_1_U33_n_11,mac_muladd_16s_16s_16ns_16_4_1_U33_n_12,mac_muladd_16s_16s_16ns_16_4_1_U33_n_13,mac_muladd_16s_16s_16ns_16_4_1_U33_n_14,mac_muladd_16s_16s_16ns_16_4_1_U33_n_15,mac_muladd_16s_16s_16ns_16_4_1_U33_n_16,mac_muladd_16s_16s_16ns_16_4_1_U33_n_17,mac_muladd_16s_16s_16ns_16_4_1_U33_n_18,mac_muladd_16s_16s_16ns_16_4_1_U33_n_19}),
        .ram_reg_1_i_54(mac_muladd_16s_16s_16ns_16_4_1_U41_n_20),
        .ram_reg_1_i_54_0(mac_muladd_16s_16s_16ns_16_4_1_U25_n_19),
        .ram_reg_1_i_58(ram_reg_1_i_63_n_4),
        .ram_reg_1_i_58_0(mac_muladd_16s_16s_16ns_16_4_1_U39_n_20),
        .ram_reg_1_i_58_1(mac_muladd_16s_16s_16ns_16_4_1_U25_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_24 mac_muladd_16s_16s_16ns_16_4_1_U32
       (.A_V_q0(A_V_q0),
        .P(mac_muladd_16s_16s_16ns_16_4_1_U40_n_4),
        .\ap_CS_fsm_reg[19] (mac_muladd_16s_16s_16ns_16_4_1_U32_n_5),
        .\ap_CS_fsm_reg[19]_0 (mac_muladd_16s_16s_16ns_16_4_1_U32_n_6),
        .\ap_CS_fsm_reg[19]_1 (mac_muladd_16s_16s_16ns_16_4_1_U32_n_7),
        .\ap_CS_fsm_reg[19]_2 (mac_muladd_16s_16s_16ns_16_4_1_U32_n_8),
        .\ap_CS_fsm_reg[19]_3 (mac_muladd_16s_16s_16ns_16_4_1_U32_n_9),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U32_n_4),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U32_n_10),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U32_n_11),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U31_n_4),
        .p_reg_reg_12(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U32_n_12),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U32_n_13),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U32_n_14),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U32_n_15),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U32_n_16),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U32_n_17),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U32_n_18),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U32_n_19),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U40_n_19),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U26_n_9),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U38_n_15),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U26_n_11),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U38_n_17),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U26_n_15),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U38_n_18),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U26_n_16),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U26_n_10),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U26_n_13),
        .ram_reg_0_i_107(ram_reg_0_i_212_n_4),
        .ram_reg_0_i_107_0(ram_reg_0_i_182_n_4),
        .ram_reg_0_i_107_1(ram_reg_1_i_166_n_4),
        .ram_reg_1(ram_reg_0_i_174_n_4),
        .ram_reg_1_0(ram_reg_1_i_21_n_4),
        .ram_reg_1_1(ram_reg_0_i_52_n_4),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U26_n_17),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U26_n_19),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U38_n_19),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U26_n_18),
        .ram_reg_1_4(ram_reg_0_i_192_n_4),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U42_n_19),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U26_n_8),
        .ram_reg_1_7({mac_muladd_16s_16s_16ns_16_4_1_U30_n_6,mac_muladd_16s_16s_16ns_16_4_1_U30_n_9,mac_muladd_16s_16s_16ns_16_4_1_U30_n_13,mac_muladd_16s_16s_16ns_16_4_1_U30_n_16}),
        .ram_reg_1_8(ram_reg_0_i_184_n_4),
        .ram_reg_1_9(ram_reg_0_i_222_n_4),
        .ram_reg_1_i_18({mac_muladd_16s_16s_16ns_16_4_1_U36_n_4,mac_muladd_16s_16s_16ns_16_4_1_U36_n_5,mac_muladd_16s_16s_16ns_16_4_1_U36_n_6,mac_muladd_16s_16s_16ns_16_4_1_U36_n_7,mac_muladd_16s_16s_16ns_16_4_1_U36_n_8,mac_muladd_16s_16s_16ns_16_4_1_U36_n_9,mac_muladd_16s_16s_16ns_16_4_1_U36_n_10,mac_muladd_16s_16s_16ns_16_4_1_U36_n_11,mac_muladd_16s_16s_16ns_16_4_1_U36_n_12,mac_muladd_16s_16s_16ns_16_4_1_U36_n_14,mac_muladd_16s_16s_16ns_16_4_1_U36_n_15,mac_muladd_16s_16s_16ns_16_4_1_U36_n_16,mac_muladd_16s_16s_16ns_16_4_1_U36_n_17,mac_muladd_16s_16s_16ns_16_4_1_U36_n_18,mac_muladd_16s_16s_16ns_16_4_1_U36_n_19}),
        .ram_reg_1_i_18_0({mac_muladd_16s_16s_16ns_16_4_1_U34_n_4,mac_muladd_16s_16s_16ns_16_4_1_U34_n_5,mac_muladd_16s_16s_16ns_16_4_1_U34_n_6,mac_muladd_16s_16s_16ns_16_4_1_U34_n_7,mac_muladd_16s_16s_16ns_16_4_1_U34_n_8,mac_muladd_16s_16s_16ns_16_4_1_U34_n_9,mac_muladd_16s_16s_16ns_16_4_1_U34_n_10,mac_muladd_16s_16s_16ns_16_4_1_U34_n_11,mac_muladd_16s_16s_16ns_16_4_1_U34_n_12,mac_muladd_16s_16s_16ns_16_4_1_U34_n_13,mac_muladd_16s_16s_16ns_16_4_1_U34_n_14,mac_muladd_16s_16s_16ns_16_4_1_U34_n_15,mac_muladd_16s_16s_16ns_16_4_1_U34_n_16,mac_muladd_16s_16s_16ns_16_4_1_U34_n_17,mac_muladd_16s_16s_16ns_16_4_1_U34_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_25 mac_muladd_16s_16s_16ns_16_4_1_U33
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q({ap_CS_fsm_pp0_stage17,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U33_n_20),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U33_n_4,mac_muladd_16s_16s_16ns_16_4_1_U33_n_5,mac_muladd_16s_16s_16ns_16_4_1_U33_n_6,mac_muladd_16s_16s_16ns_16_4_1_U33_n_7,mac_muladd_16s_16s_16ns_16_4_1_U33_n_8,mac_muladd_16s_16s_16ns_16_4_1_U33_n_9,mac_muladd_16s_16s_16ns_16_4_1_U33_n_10,mac_muladd_16s_16s_16ns_16_4_1_U33_n_11,mac_muladd_16s_16s_16ns_16_4_1_U33_n_12,mac_muladd_16s_16s_16ns_16_4_1_U33_n_13,mac_muladd_16s_16s_16ns_16_4_1_U33_n_14,mac_muladd_16s_16s_16ns_16_4_1_U33_n_15,mac_muladd_16s_16s_16ns_16_4_1_U33_n_16,mac_muladd_16s_16s_16ns_16_4_1_U33_n_17,mac_muladd_16s_16s_16ns_16_4_1_U33_n_18,mac_muladd_16s_16s_16ns_16_4_1_U33_n_19}),
        .p_reg_reg_0(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_26 mac_muladd_16s_16s_16ns_16_4_1_U34
       (.A_V_q0(A_V_q0),
        .P(mac_muladd_16s_16s_16ns_16_4_1_U36_n_13),
        .Q({ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U34_n_4,mac_muladd_16s_16s_16ns_16_4_1_U34_n_5,mac_muladd_16s_16s_16ns_16_4_1_U34_n_6,mac_muladd_16s_16s_16ns_16_4_1_U34_n_7,mac_muladd_16s_16s_16ns_16_4_1_U34_n_8,mac_muladd_16s_16s_16ns_16_4_1_U34_n_9,mac_muladd_16s_16s_16ns_16_4_1_U34_n_10,mac_muladd_16s_16s_16ns_16_4_1_U34_n_11,mac_muladd_16s_16s_16ns_16_4_1_U34_n_12,mac_muladd_16s_16s_16ns_16_4_1_U34_n_13,mac_muladd_16s_16s_16ns_16_4_1_U34_n_14,mac_muladd_16s_16s_16ns_16_4_1_U34_n_15,mac_muladd_16s_16s_16ns_16_4_1_U34_n_16,mac_muladd_16s_16s_16ns_16_4_1_U34_n_17,mac_muladd_16s_16s_16ns_16_4_1_U34_n_18}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U34_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U33_n_20),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_27 mac_muladd_16s_16s_16ns_16_4_1_U35
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q({ap_CS_fsm_pp0_stage18,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U35_n_20),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U35_n_4,mac_muladd_16s_16s_16ns_16_4_1_U35_n_5,mac_muladd_16s_16s_16ns_16_4_1_U35_n_6,mac_muladd_16s_16s_16ns_16_4_1_U35_n_7,mac_muladd_16s_16s_16ns_16_4_1_U35_n_8,mac_muladd_16s_16s_16ns_16_4_1_U35_n_9,mac_muladd_16s_16s_16ns_16_4_1_U35_n_10,mac_muladd_16s_16s_16ns_16_4_1_U35_n_11,mac_muladd_16s_16s_16ns_16_4_1_U35_n_12,mac_muladd_16s_16s_16ns_16_4_1_U35_n_13,mac_muladd_16s_16s_16ns_16_4_1_U35_n_14,mac_muladd_16s_16s_16ns_16_4_1_U35_n_15,mac_muladd_16s_16s_16ns_16_4_1_U35_n_16,mac_muladd_16s_16s_16ns_16_4_1_U35_n_17,mac_muladd_16s_16s_16ns_16_4_1_U35_n_18,mac_muladd_16s_16s_16ns_16_4_1_U35_n_19}),
        .p_reg_reg_0(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_28 mac_muladd_16s_16s_16ns_16_4_1_U36
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U36_n_4,mac_muladd_16s_16s_16ns_16_4_1_U36_n_5,mac_muladd_16s_16s_16ns_16_4_1_U36_n_6,mac_muladd_16s_16s_16ns_16_4_1_U36_n_7,mac_muladd_16s_16s_16ns_16_4_1_U36_n_8,mac_muladd_16s_16s_16ns_16_4_1_U36_n_9,mac_muladd_16s_16s_16ns_16_4_1_U36_n_10,mac_muladd_16s_16s_16ns_16_4_1_U36_n_11,mac_muladd_16s_16s_16ns_16_4_1_U36_n_12,mac_muladd_16s_16s_16ns_16_4_1_U36_n_13,mac_muladd_16s_16s_16ns_16_4_1_U36_n_14,mac_muladd_16s_16s_16ns_16_4_1_U36_n_15,mac_muladd_16s_16s_16ns_16_4_1_U36_n_16,mac_muladd_16s_16s_16ns_16_4_1_U36_n_17,mac_muladd_16s_16s_16ns_16_4_1_U36_n_18,mac_muladd_16s_16s_16ns_16_4_1_U36_n_19}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U35_n_20),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_29 mac_muladd_16s_16s_16ns_16_4_1_U37
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U37_n_4,mac_muladd_16s_16s_16ns_16_4_1_U37_n_5,mac_muladd_16s_16s_16ns_16_4_1_U37_n_6,mac_muladd_16s_16s_16ns_16_4_1_U37_n_7,mac_muladd_16s_16s_16ns_16_4_1_U37_n_8,mac_muladd_16s_16s_16ns_16_4_1_U37_n_9}),
        .Q({ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[19] (mac_muladd_16s_16s_16ns_16_4_1_U37_n_19),
        .\ap_CS_fsm_reg[19]_0 (mac_muladd_16s_16s_16ns_16_4_1_U37_n_20),
        .\ap_CS_fsm_reg[23] (mac_muladd_16s_16s_16ns_16_4_1_U37_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U37_n_10),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U37_n_12),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U37_n_13),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U37_n_14),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U37_n_15),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U37_n_16),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U37_n_17),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U37_n_18),
        .p_reg_reg_6(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_7(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_52_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U31_n_16),
        .ram_reg_0_1(ram_reg_0_i_174_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U25_n_16),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U29_n_18),
        .ram_reg_0_4(ram_reg_0_i_50_n_4),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U31_n_14),
        .ram_reg_0_6(ram_reg_1_i_21_n_4),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U29_n_19),
        .ram_reg_1(ram_reg_0_i_176_n_4),
        .ram_reg_1_0(ram_reg_1_i_195_n_4),
        .ram_reg_1_1(ram_reg_0_i_231_n_4),
        .ram_reg_1_i_53({mac_muladd_16s_16s_16ns_16_4_1_U39_n_4,mac_muladd_16s_16s_16ns_16_4_1_U39_n_6,mac_muladd_16s_16s_16ns_16_4_1_U39_n_7,mac_muladd_16s_16s_16ns_16_4_1_U39_n_8,mac_muladd_16s_16s_16ns_16_4_1_U39_n_9,mac_muladd_16s_16s_16ns_16_4_1_U39_n_11,mac_muladd_16s_16s_16ns_16_4_1_U39_n_12,mac_muladd_16s_16s_16ns_16_4_1_U39_n_13,mac_muladd_16s_16s_16ns_16_4_1_U39_n_15,mac_muladd_16s_16s_16ns_16_4_1_U39_n_17}),
        .ram_reg_1_i_53_0({mac_muladd_16s_16s_16ns_16_4_1_U41_n_4,mac_muladd_16s_16s_16ns_16_4_1_U41_n_8,mac_muladd_16s_16s_16ns_16_4_1_U41_n_9,mac_muladd_16s_16s_16ns_16_4_1_U41_n_10,mac_muladd_16s_16s_16ns_16_4_1_U41_n_11,mac_muladd_16s_16s_16ns_16_4_1_U41_n_12,mac_muladd_16s_16s_16ns_16_4_1_U41_n_13,mac_muladd_16s_16s_16ns_16_4_1_U41_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_30 mac_muladd_16s_16s_16ns_16_4_1_U38
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U38_n_4,mac_muladd_16s_16s_16ns_16_4_1_U38_n_5,mac_muladd_16s_16s_16ns_16_4_1_U38_n_6,mac_muladd_16s_16s_16ns_16_4_1_U38_n_7,mac_muladd_16s_16s_16ns_16_4_1_U38_n_8,mac_muladd_16s_16s_16ns_16_4_1_U38_n_9,mac_muladd_16s_16s_16ns_16_4_1_U38_n_10,mac_muladd_16s_16s_16ns_16_4_1_U38_n_11,mac_muladd_16s_16s_16ns_16_4_1_U38_n_12,mac_muladd_16s_16s_16ns_16_4_1_U38_n_13}),
        .ap_clk(ap_clk),
        .d0(d0[3]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U38_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U38_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U38_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U38_n_18),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U38_n_19),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U37_n_10),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U22_n_12),
        .ram_reg_0_0(ram_reg_0_i_57_n_4),
        .ram_reg_0_1(ram_reg_0_i_53_n_4),
        .ram_reg_0_2(ram_reg_0_i_52_n_4),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U68_n_5),
        .ram_reg_0_4(ram_reg_0_i_174_n_4),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U32_n_15),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U26_n_12),
        .ram_reg_0_7(ram_reg_1_i_21_n_4),
        .ram_reg_0_i_97(ram_reg_0_i_176_n_4),
        .ram_reg_0_i_97_0(ram_reg_1_i_195_n_4),
        .ram_reg_0_i_97_1(ram_reg_0_i_231_n_4),
        .ram_reg_1_i_37({mac_muladd_16s_16s_16ns_16_4_1_U40_n_7,mac_muladd_16s_16s_16ns_16_4_1_U40_n_10,mac_muladd_16s_16s_16ns_16_4_1_U40_n_11,mac_muladd_16s_16s_16ns_16_4_1_U40_n_12,mac_muladd_16s_16s_16ns_16_4_1_U40_n_15,mac_muladd_16s_16s_16ns_16_4_1_U40_n_16}),
        .ram_reg_1_i_37_0({mac_muladd_16s_16s_16ns_16_4_1_U42_n_5,mac_muladd_16s_16s_16ns_16_4_1_U42_n_6,mac_muladd_16s_16s_16ns_16_4_1_U42_n_7,mac_muladd_16s_16s_16ns_16_4_1_U42_n_8,mac_muladd_16s_16s_16ns_16_4_1_U42_n_9,mac_muladd_16s_16s_16ns_16_4_1_U42_n_10}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_31 mac_muladd_16s_16s_16ns_16_4_1_U39
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U39_n_4,mac_muladd_16s_16s_16ns_16_4_1_U39_n_5,mac_muladd_16s_16s_16ns_16_4_1_U39_n_6,mac_muladd_16s_16s_16ns_16_4_1_U39_n_7,mac_muladd_16s_16s_16ns_16_4_1_U39_n_8,mac_muladd_16s_16s_16ns_16_4_1_U39_n_9,mac_muladd_16s_16s_16ns_16_4_1_U39_n_10,mac_muladd_16s_16s_16ns_16_4_1_U39_n_11,mac_muladd_16s_16s_16ns_16_4_1_U39_n_12,mac_muladd_16s_16s_16ns_16_4_1_U39_n_13,mac_muladd_16s_16s_16ns_16_4_1_U39_n_14,mac_muladd_16s_16s_16ns_16_4_1_U39_n_15,mac_muladd_16s_16s_16ns_16_4_1_U39_n_16,mac_muladd_16s_16s_16ns_16_4_1_U39_n_17}),
        .Q({ap_CS_fsm_pp0_stage20,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U39_n_18),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U39_n_19),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U39_n_20),
        .p_reg_reg_1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0_i_335(ram_reg_0_i_192_n_4),
        .ram_reg_0_i_335_0(ram_reg_0_i_176_n_4),
        .ram_reg_0_i_335_1(ram_reg_0_i_231_n_4),
        .ram_reg_1_i_161({mac_muladd_16s_16s_16ns_16_4_1_U37_n_5,mac_muladd_16s_16s_16ns_16_4_1_U37_n_9}),
        .ram_reg_1_i_161_0({mac_muladd_16s_16s_16ns_16_4_1_U41_n_5,mac_muladd_16s_16s_16ns_16_4_1_U41_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_32 mac_muladd_16s_16s_16ns_16_4_1_U40
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U40_n_4,mac_muladd_16s_16s_16ns_16_4_1_U40_n_5,mac_muladd_16s_16s_16ns_16_4_1_U40_n_6,mac_muladd_16s_16s_16ns_16_4_1_U40_n_7,mac_muladd_16s_16s_16ns_16_4_1_U40_n_8,mac_muladd_16s_16s_16ns_16_4_1_U40_n_9,mac_muladd_16s_16s_16ns_16_4_1_U40_n_10,mac_muladd_16s_16s_16ns_16_4_1_U40_n_11,mac_muladd_16s_16s_16ns_16_4_1_U40_n_12,mac_muladd_16s_16s_16ns_16_4_1_U40_n_13,mac_muladd_16s_16s_16ns_16_4_1_U40_n_14,mac_muladd_16s_16s_16ns_16_4_1_U40_n_15,mac_muladd_16s_16s_16ns_16_4_1_U40_n_16,mac_muladd_16s_16s_16ns_16_4_1_U40_n_17}),
        .Q({ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0[14]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U40_n_19),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U39_n_18),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0_i_107(ram_reg_0_i_192_n_4),
        .ram_reg_0_i_107_0(ram_reg_0_i_176_n_4),
        .ram_reg_0_i_107_1(ram_reg_0_i_231_n_4),
        .ram_reg_1(ram_reg_1_i_21_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U30_n_19),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U22_n_5),
        .ram_reg_1_2(ram_reg_0_i_50_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U68_n_6),
        .ram_reg_1_4({mac_muladd_16s_16s_16ns_16_4_1_U42_n_4,mac_muladd_16s_16s_16ns_16_4_1_U42_n_11}),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U32_n_19),
        .ram_reg_1_6(ram_reg_0_i_174_n_4),
        .ram_reg_1_i_20({mac_muladd_16s_16s_16ns_16_4_1_U38_n_5,mac_muladd_16s_16s_16ns_16_4_1_U38_n_13}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_33 mac_muladd_16s_16s_16ns_16_4_1_U41
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U41_n_4,mac_muladd_16s_16s_16ns_16_4_1_U41_n_5,mac_muladd_16s_16s_16ns_16_4_1_U41_n_6,mac_muladd_16s_16s_16ns_16_4_1_U41_n_7,mac_muladd_16s_16s_16ns_16_4_1_U41_n_8,mac_muladd_16s_16s_16ns_16_4_1_U41_n_9,mac_muladd_16s_16s_16ns_16_4_1_U41_n_10,mac_muladd_16s_16s_16ns_16_4_1_U41_n_11,mac_muladd_16s_16s_16ns_16_4_1_U41_n_12,mac_muladd_16s_16s_16ns_16_4_1_U41_n_13,mac_muladd_16s_16s_16ns_16_4_1_U41_n_14,mac_muladd_16s_16s_16ns_16_4_1_U41_n_15}),
        .Q({ap_CS_fsm_pp0_stage21,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[23] (mac_muladd_16s_16s_16ns_16_4_1_U41_n_17),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U41_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U41_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U41_n_20),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_3(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_52_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U31_n_17),
        .ram_reg_0_1(ram_reg_0_i_174_n_4),
        .ram_reg_0_2(ram_reg_1_i_21_n_4),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U27_n_20),
        .ram_reg_0_i_138(ram_reg_0_i_50_n_4),
        .ram_reg_0_i_138_0(mac_muladd_16s_16s_16ns_16_4_1_U31_n_13),
        .ram_reg_0_i_138_1(mac_muladd_16s_16s_16ns_16_4_1_U27_n_18),
        .ram_reg_0_i_319(ram_reg_0_i_231_n_4),
        .ram_reg_0_i_319_0(ram_reg_0_i_192_n_4),
        .ram_reg_0_i_319_1(ram_reg_0_i_176_n_4),
        .ram_reg_1_i_152({mac_muladd_16s_16s_16ns_16_4_1_U39_n_5,mac_muladd_16s_16s_16ns_16_4_1_U39_n_10,mac_muladd_16s_16s_16ns_16_4_1_U39_n_14,mac_muladd_16s_16s_16ns_16_4_1_U39_n_16}),
        .ram_reg_1_i_152_0({mac_muladd_16s_16s_16ns_16_4_1_U37_n_4,mac_muladd_16s_16s_16ns_16_4_1_U37_n_6,mac_muladd_16s_16s_16ns_16_4_1_U37_n_7,mac_muladd_16s_16s_16ns_16_4_1_U37_n_8}),
        .temp_sum_V_34_1_fu_3160(temp_sum_V_34_1_fu_3160));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_34 mac_muladd_16s_16s_16ns_16_4_1_U42
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U42_n_4,mac_muladd_16s_16s_16ns_16_4_1_U42_n_5,mac_muladd_16s_16s_16ns_16_4_1_U42_n_6,mac_muladd_16s_16s_16ns_16_4_1_U42_n_7,mac_muladd_16s_16s_16ns_16_4_1_U42_n_8,mac_muladd_16s_16s_16ns_16_4_1_U42_n_9,mac_muladd_16s_16s_16ns_16_4_1_U42_n_10,mac_muladd_16s_16s_16ns_16_4_1_U42_n_11}),
        .Q({ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U42_n_12),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U42_n_13),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U42_n_14),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U42_n_15),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U42_n_16),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U42_n_17),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U42_n_18),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U42_n_19),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_8(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_1(ram_reg_0_i_231_n_4),
        .ram_reg_1_0(ram_reg_0_i_192_n_4),
        .ram_reg_1_1(ram_reg_0_i_176_n_4),
        .ram_reg_1_i_18({mac_muladd_16s_16s_16ns_16_4_1_U38_n_4,mac_muladd_16s_16s_16ns_16_4_1_U38_n_6,mac_muladd_16s_16s_16ns_16_4_1_U38_n_7,mac_muladd_16s_16s_16ns_16_4_1_U38_n_8,mac_muladd_16s_16s_16ns_16_4_1_U38_n_9,mac_muladd_16s_16s_16ns_16_4_1_U38_n_10,mac_muladd_16s_16s_16ns_16_4_1_U38_n_11,mac_muladd_16s_16s_16ns_16_4_1_U38_n_12}),
        .ram_reg_1_i_27({mac_muladd_16s_16s_16ns_16_4_1_U40_n_5,mac_muladd_16s_16s_16ns_16_4_1_U40_n_6,mac_muladd_16s_16s_16ns_16_4_1_U40_n_8,mac_muladd_16s_16s_16ns_16_4_1_U40_n_9,mac_muladd_16s_16s_16ns_16_4_1_U40_n_13,mac_muladd_16s_16s_16ns_16_4_1_U40_n_14,mac_muladd_16s_16s_16ns_16_4_1_U40_n_17}),
        .temp_sum_V_34_1_fu_3160(temp_sum_V_34_1_fu_3160));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_35 mac_muladd_16s_16s_16ns_16_4_1_U43
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U47_n_5,mac_muladd_16s_16s_16ns_16_4_1_U47_n_6,mac_muladd_16s_16s_16ns_16_4_1_U47_n_7,mac_muladd_16s_16s_16ns_16_4_1_U47_n_9,mac_muladd_16s_16s_16ns_16_4_1_U47_n_10,mac_muladd_16s_16s_16ns_16_4_1_U47_n_12,mac_muladd_16s_16s_16ns_16_4_1_U47_n_13,mac_muladd_16s_16s_16ns_16_4_1_U47_n_16,mac_muladd_16s_16s_16ns_16_4_1_U47_n_18}),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U43_n_4),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U43_n_5),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U43_n_6),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U43_n_7),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U43_n_16),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U43_n_17),
        .p_reg_reg_12(mac_muladd_16s_16s_16ns_16_4_1_U43_n_18),
        .p_reg_reg_13(mac_muladd_16s_16s_16ns_16_4_1_U43_n_19),
        .p_reg_reg_14(mac_muladd_16s_16s_16ns_16_4_1_U43_n_20),
        .p_reg_reg_15(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_16(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U43_n_8),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U43_n_9),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U43_n_10),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U43_n_11),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U43_n_12),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U43_n_13),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U43_n_14),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U43_n_15),
        .q1(q1),
        .ram_reg_0_i_114(mac_muladd_16s_16s_16ns_16_4_1_U53_n_19),
        .ram_reg_0_i_119(mac_muladd_16s_16s_16ns_16_4_1_U53_n_20),
        .ram_reg_1(ram_reg_0_i_59_n_4),
        .ram_reg_1_0(ram_reg_0_i_60_n_4),
        .ram_reg_1_1(ram_reg_0_i_55_n_4),
        .ram_reg_1_2(ram_reg_0_i_53_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U55_n_5),
        .ram_reg_1_4(ram_reg_0_i_198_n_4),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U57_n_18),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U53_n_15),
        .ram_reg_1_i_144({mac_muladd_16s_16s_16ns_16_4_1_U45_n_4,mac_muladd_16s_16s_16ns_16_4_1_U45_n_5,mac_muladd_16s_16s_16ns_16_4_1_U45_n_6,mac_muladd_16s_16s_16ns_16_4_1_U45_n_7,mac_muladd_16s_16s_16ns_16_4_1_U45_n_8,mac_muladd_16s_16s_16ns_16_4_1_U45_n_9,mac_muladd_16s_16s_16ns_16_4_1_U45_n_10,mac_muladd_16s_16s_16ns_16_4_1_U45_n_11,mac_muladd_16s_16s_16ns_16_4_1_U45_n_12,mac_muladd_16s_16s_16ns_16_4_1_U45_n_13,mac_muladd_16s_16s_16ns_16_4_1_U45_n_14,mac_muladd_16s_16s_16ns_16_4_1_U45_n_15,mac_muladd_16s_16s_16ns_16_4_1_U45_n_16,mac_muladd_16s_16s_16ns_16_4_1_U45_n_17,mac_muladd_16s_16s_16ns_16_4_1_U45_n_18,mac_muladd_16s_16s_16ns_16_4_1_U45_n_19}),
        .ram_reg_1_i_59(mac_muladd_16s_16s_16ns_16_4_1_U53_n_16),
        .ram_reg_1_i_66(mac_muladd_16s_16s_16ns_16_4_1_U53_n_17),
        .ram_reg_1_i_72(mac_muladd_16s_16s_16ns_16_4_1_U53_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_36 mac_muladd_16s_16s_16ns_16_4_1_U44
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U48_n_4,mac_muladd_16s_16s_16ns_16_4_1_U48_n_5,mac_muladd_16s_16s_16ns_16_4_1_U48_n_9,mac_muladd_16s_16s_16ns_16_4_1_U48_n_10,mac_muladd_16s_16s_16ns_16_4_1_U48_n_12,mac_muladd_16s_16s_16ns_16_4_1_U48_n_13,mac_muladd_16s_16s_16ns_16_4_1_U48_n_14,mac_muladd_16s_16s_16ns_16_4_1_U48_n_15,mac_muladd_16s_16s_16ns_16_4_1_U48_n_16}),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0[15]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U44_n_5),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U44_n_6),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U44_n_7),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U44_n_16),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U44_n_17),
        .p_reg_reg_12(mac_muladd_16s_16s_16ns_16_4_1_U44_n_18),
        .p_reg_reg_13(mac_muladd_16s_16s_16ns_16_4_1_U44_n_19),
        .p_reg_reg_14(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_15(mac_muladd_16s_16s_16ns_16_4_1_U43_n_4),
        .p_reg_reg_16(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U44_n_8),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U44_n_9),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U44_n_10),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U44_n_11),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U44_n_12),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U44_n_13),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U44_n_14),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U44_n_15),
        .q0(q0),
        .ram_reg_0_i_104(mac_muladd_16s_16s_16ns_16_4_1_U54_n_19),
        .ram_reg_0_i_148(mac_muladd_16s_16s_16ns_16_4_1_U54_n_13),
        .ram_reg_0_i_72(mac_muladd_16s_16s_16ns_16_4_1_U54_n_14),
        .ram_reg_0_i_86(mac_muladd_16s_16s_16ns_16_4_1_U54_n_15),
        .ram_reg_0_i_93(mac_muladd_16s_16s_16ns_16_4_1_U54_n_16),
        .ram_reg_0_i_94(mac_muladd_16s_16s_16ns_16_4_1_U54_n_17),
        .ram_reg_0_i_99(mac_muladd_16s_16s_16ns_16_4_1_U54_n_18),
        .ram_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U56_n_19),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U12_n_15),
        .ram_reg_1_1(ram_reg_0_i_57_n_4),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U32_n_10),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U68_n_19),
        .ram_reg_1_4(ram_reg_0_i_60_n_4),
        .ram_reg_1_5(ram_reg_0_i_59_n_4),
        .ram_reg_1_6(ram_reg_0_i_55_n_4),
        .ram_reg_1_7(mac_muladd_16s_16s_16ns_16_4_1_U54_n_11),
        .ram_reg_1_i_15({mac_muladd_16s_16s_16ns_16_4_1_U46_n_4,mac_muladd_16s_16s_16ns_16_4_1_U46_n_5,mac_muladd_16s_16s_16ns_16_4_1_U46_n_6,mac_muladd_16s_16s_16ns_16_4_1_U46_n_7,mac_muladd_16s_16s_16ns_16_4_1_U46_n_8,mac_muladd_16s_16s_16ns_16_4_1_U46_n_9,mac_muladd_16s_16s_16ns_16_4_1_U46_n_10,mac_muladd_16s_16s_16ns_16_4_1_U46_n_11,mac_muladd_16s_16s_16ns_16_4_1_U46_n_12,mac_muladd_16s_16s_16ns_16_4_1_U46_n_13,mac_muladd_16s_16s_16ns_16_4_1_U46_n_14,mac_muladd_16s_16s_16ns_16_4_1_U46_n_15,mac_muladd_16s_16s_16ns_16_4_1_U46_n_16,mac_muladd_16s_16s_16ns_16_4_1_U46_n_17,mac_muladd_16s_16s_16ns_16_4_1_U46_n_18,mac_muladd_16s_16s_16ns_16_4_1_U46_n_19}),
        .ram_reg_1_i_24(mac_muladd_16s_16s_16ns_16_4_1_U54_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_37 mac_muladd_16s_16s_16ns_16_4_1_U45
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .Q({ap_CS_fsm_pp0_stage23,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U45_n_20),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U45_n_4,mac_muladd_16s_16s_16ns_16_4_1_U45_n_5,mac_muladd_16s_16s_16ns_16_4_1_U45_n_6,mac_muladd_16s_16s_16ns_16_4_1_U45_n_7,mac_muladd_16s_16s_16ns_16_4_1_U45_n_8,mac_muladd_16s_16s_16ns_16_4_1_U45_n_9,mac_muladd_16s_16s_16ns_16_4_1_U45_n_10,mac_muladd_16s_16s_16ns_16_4_1_U45_n_11,mac_muladd_16s_16s_16ns_16_4_1_U45_n_12,mac_muladd_16s_16s_16ns_16_4_1_U45_n_13,mac_muladd_16s_16s_16ns_16_4_1_U45_n_14,mac_muladd_16s_16s_16ns_16_4_1_U45_n_15,mac_muladd_16s_16s_16ns_16_4_1_U45_n_16,mac_muladd_16s_16s_16ns_16_4_1_U45_n_17,mac_muladd_16s_16s_16ns_16_4_1_U45_n_18,mac_muladd_16s_16s_16ns_16_4_1_U45_n_19}),
        .p_reg_reg_0(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_38 mac_muladd_16s_16s_16ns_16_4_1_U46
       (.A_V_q0(A_V_q0),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U46_n_4,mac_muladd_16s_16s_16ns_16_4_1_U46_n_5,mac_muladd_16s_16s_16ns_16_4_1_U46_n_6,mac_muladd_16s_16s_16ns_16_4_1_U46_n_7,mac_muladd_16s_16s_16ns_16_4_1_U46_n_8,mac_muladd_16s_16s_16ns_16_4_1_U46_n_9,mac_muladd_16s_16s_16ns_16_4_1_U46_n_10,mac_muladd_16s_16s_16ns_16_4_1_U46_n_11,mac_muladd_16s_16s_16ns_16_4_1_U46_n_12,mac_muladd_16s_16s_16ns_16_4_1_U46_n_13,mac_muladd_16s_16s_16ns_16_4_1_U46_n_14,mac_muladd_16s_16s_16ns_16_4_1_U46_n_15,mac_muladd_16s_16s_16ns_16_4_1_U46_n_16,mac_muladd_16s_16s_16ns_16_4_1_U46_n_17,mac_muladd_16s_16s_16ns_16_4_1_U46_n_18,mac_muladd_16s_16s_16ns_16_4_1_U46_n_19}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U45_n_20),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_39 mac_muladd_16s_16s_16ns_16_4_1_U47
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U47_n_4,mac_muladd_16s_16s_16ns_16_4_1_U47_n_5,mac_muladd_16s_16s_16ns_16_4_1_U47_n_6,mac_muladd_16s_16s_16ns_16_4_1_U47_n_7,mac_muladd_16s_16s_16ns_16_4_1_U47_n_8,mac_muladd_16s_16s_16ns_16_4_1_U47_n_9,mac_muladd_16s_16s_16ns_16_4_1_U47_n_10,mac_muladd_16s_16s_16ns_16_4_1_U47_n_11,mac_muladd_16s_16s_16ns_16_4_1_U47_n_12,mac_muladd_16s_16s_16ns_16_4_1_U47_n_13,mac_muladd_16s_16s_16ns_16_4_1_U47_n_14,mac_muladd_16s_16s_16ns_16_4_1_U47_n_15,mac_muladd_16s_16s_16ns_16_4_1_U47_n_16,mac_muladd_16s_16s_16ns_16_4_1_U47_n_17,mac_muladd_16s_16s_16ns_16_4_1_U47_n_18}),
        .Q({ap_CS_fsm_pp0_stage24,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U47_n_20),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_1_i_76(ram_reg_0_i_55_n_4),
        .ram_reg_1_i_76_0(ram_reg_0_i_60_n_4),
        .ram_reg_1_i_76_1(ram_reg_0_i_59_n_4),
        .ram_reg_1_i_76_2(mac_muladd_16s_16s_16ns_16_4_1_U43_n_18),
        .temp_sum_V_40_1_fu_3400(temp_sum_V_40_1_fu_3400));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_40 mac_muladd_16s_16s_16ns_16_4_1_U48
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U48_n_4,mac_muladd_16s_16s_16ns_16_4_1_U48_n_5,mac_muladd_16s_16s_16ns_16_4_1_U48_n_6,mac_muladd_16s_16s_16ns_16_4_1_U48_n_7,mac_muladd_16s_16s_16ns_16_4_1_U48_n_8,mac_muladd_16s_16s_16ns_16_4_1_U48_n_9,mac_muladd_16s_16s_16ns_16_4_1_U48_n_10,mac_muladd_16s_16s_16ns_16_4_1_U48_n_11,mac_muladd_16s_16s_16ns_16_4_1_U48_n_12,mac_muladd_16s_16s_16ns_16_4_1_U48_n_13,mac_muladd_16s_16s_16ns_16_4_1_U48_n_14,mac_muladd_16s_16s_16ns_16_4_1_U48_n_15,mac_muladd_16s_16s_16ns_16_4_1_U48_n_16}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U48_n_17),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U48_n_18),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U48_n_19),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0_i_82(ram_reg_0_i_55_n_4),
        .ram_reg_0_i_82_0(ram_reg_0_i_60_n_4),
        .ram_reg_0_i_82_1(ram_reg_0_i_59_n_4),
        .ram_reg_0_i_82_2(mac_muladd_16s_16s_16ns_16_4_1_U44_n_15),
        .ram_reg_1_i_25(mac_muladd_16s_16s_16ns_16_4_1_U44_n_19),
        .ram_reg_1_i_29(mac_muladd_16s_16s_16ns_16_4_1_U44_n_18),
        .temp_sum_V_40_1_fu_3400(temp_sum_V_40_1_fu_3400));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_41 mac_muladd_16s_16s_16ns_16_4_1_U49
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U49_n_4,mac_muladd_16s_16s_16ns_16_4_1_U49_n_5,mac_muladd_16s_16s_16ns_16_4_1_U49_n_6,mac_muladd_16s_16s_16ns_16_4_1_U49_n_7,mac_muladd_16s_16s_16ns_16_4_1_U49_n_8,mac_muladd_16s_16s_16ns_16_4_1_U49_n_9,mac_muladd_16s_16s_16ns_16_4_1_U49_n_10}),
        .Q({ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[26] (mac_muladd_16s_16s_16ns_16_4_1_U49_n_12),
        .\ap_CS_fsm_reg[26]_0 (mac_muladd_16s_16s_16ns_16_4_1_U49_n_13),
        .\ap_CS_fsm_reg[26]_1 (mac_muladd_16s_16s_16ns_16_4_1_U49_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1({d1[11],d1[9],d1[4],d1[1]}),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U49_n_11),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U49_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U49_n_20),
        .p_reg_reg_1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U55_n_19),
        .ram_reg_0_0(ram_reg_0_i_53_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U9_n_16),
        .ram_reg_0_10(mac_muladd_16s_16s_16ns_16_4_1_U13_n_18),
        .ram_reg_0_11(mac_muladd_16s_16s_16ns_16_4_1_U31_n_5),
        .ram_reg_0_12(mac_muladd_16s_16s_16ns_16_4_1_U69_n_19),
        .ram_reg_0_13(mac_muladd_16s_16s_16ns_16_4_1_U57_n_13),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U27_n_16),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U67_n_10),
        .ram_reg_0_4(ram_reg_0_i_55_n_4),
        .ram_reg_0_5(ram_reg_0_i_60_n_4),
        .ram_reg_0_6(ram_reg_0_i_59_n_4),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U43_n_17),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U43_n_15),
        .ram_reg_0_9(mac_muladd_16s_16s_16ns_16_4_1_U23_n_17),
        .ram_reg_0_i_139(mac_muladd_16s_16s_16ns_16_4_1_U43_n_16),
        .ram_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U21_n_8),
        .ram_reg_1_0(ram_reg_0_i_52_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U37_n_16),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U13_n_16),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U25_n_12),
        .ram_reg_1_12(mac_muladd_16s_16s_16ns_16_4_1_U63_n_16),
        .ram_reg_1_13(mac_muladd_16s_16s_16ns_16_4_1_U57_n_16),
        .ram_reg_1_14(mac_muladd_16s_16s_16ns_16_4_1_U57_n_20),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U25_n_14),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U67_n_15),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U47_n_20),
        .ram_reg_1_5(ram_reg_0_i_198_n_4),
        .ram_reg_1_6({mac_muladd_16s_16s_16ns_16_4_1_U55_n_4,mac_muladd_16s_16s_16ns_16_4_1_U55_n_7,mac_muladd_16s_16s_16ns_16_4_1_U55_n_9,mac_muladd_16s_16s_16ns_16_4_1_U55_n_14}),
        .ram_reg_1_7(mac_muladd_16s_16s_16ns_16_4_1_U57_n_15),
        .ram_reg_1_8(ram_reg_0_i_57_n_4),
        .ram_reg_1_9(mac_muladd_16s_16s_16ns_16_4_1_U23_n_20),
        .ram_reg_1_i_144({mac_muladd_16s_16s_16ns_16_4_1_U53_n_4,mac_muladd_16s_16s_16ns_16_4_1_U53_n_5,mac_muladd_16s_16s_16ns_16_4_1_U53_n_6,mac_muladd_16s_16s_16ns_16_4_1_U53_n_7,mac_muladd_16s_16s_16ns_16_4_1_U53_n_8,mac_muladd_16s_16s_16ns_16_4_1_U53_n_9,mac_muladd_16s_16s_16ns_16_4_1_U53_n_10,mac_muladd_16s_16s_16ns_16_4_1_U53_n_11,mac_muladd_16s_16s_16ns_16_4_1_U53_n_12}),
        .ram_reg_1_i_144_0(ram_reg_0_i_189_n_4),
        .ram_reg_1_i_144_1(ram_reg_0_i_178_n_4),
        .ram_reg_1_i_144_2({mac_muladd_16s_16s_16ns_16_4_1_U51_n_4,mac_muladd_16s_16s_16ns_16_4_1_U51_n_8,mac_muladd_16s_16s_16ns_16_4_1_U51_n_10,mac_muladd_16s_16s_16ns_16_4_1_U51_n_11,mac_muladd_16s_16s_16ns_16_4_1_U51_n_12,mac_muladd_16s_16s_16ns_16_4_1_U51_n_15,mac_muladd_16s_16s_16ns_16_4_1_U51_n_17,mac_muladd_16s_16s_16ns_16_4_1_U51_n_18,mac_muladd_16s_16s_16ns_16_4_1_U51_n_19}),
        .ram_reg_1_i_144_3(ram_reg_0_i_179_n_4),
        .ram_reg_1_i_50({mac_muladd_16s_16s_16ns_16_4_1_U47_n_4,mac_muladd_16s_16s_16ns_16_4_1_U47_n_8,mac_muladd_16s_16s_16ns_16_4_1_U47_n_11,mac_muladd_16s_16s_16ns_16_4_1_U47_n_14,mac_muladd_16s_16s_16ns_16_4_1_U47_n_17}),
        .ram_reg_1_i_50_0(mac_muladd_16s_16s_16ns_16_4_1_U43_n_20),
        .ram_reg_1_i_67(mac_muladd_16s_16s_16ns_16_4_1_U43_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_42 mac_muladd_16s_16s_16ns_16_4_1_U50
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U50_n_4,mac_muladd_16s_16s_16ns_16_4_1_U50_n_5,mac_muladd_16s_16s_16ns_16_4_1_U50_n_6,mac_muladd_16s_16s_16ns_16_4_1_U50_n_7,mac_muladd_16s_16s_16ns_16_4_1_U50_n_8,mac_muladd_16s_16s_16ns_16_4_1_U50_n_9,mac_muladd_16s_16s_16ns_16_4_1_U50_n_10,mac_muladd_16s_16s_16ns_16_4_1_U50_n_11,mac_muladd_16s_16s_16ns_16_4_1_U50_n_12}),
        .Q({ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0({d0[13:11],d0[9],d0[5]}),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U50_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U50_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U49_n_11),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U14_n_14),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U28_n_18),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_11),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U48_n_17),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U58_n_15),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U44_n_13),
        .ram_reg_1(ram_reg_0_i_57_n_4),
        .ram_reg_1_0(ram_reg_0_i_198_n_4),
        .ram_reg_1_1({mac_muladd_16s_16s_16ns_16_4_1_U56_n_5,mac_muladd_16s_16s_16ns_16_4_1_U56_n_6,mac_muladd_16s_16s_16ns_16_4_1_U56_n_9,mac_muladd_16s_16s_16ns_16_4_1_U56_n_13}),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U42_n_17),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U32_n_14),
        .ram_reg_1_12(mac_muladd_16s_16s_16ns_16_4_1_U68_n_17),
        .ram_reg_1_13(mac_muladd_16s_16s_16ns_16_4_1_U48_n_18),
        .ram_reg_1_14(mac_muladd_16s_16s_16ns_16_4_1_U58_n_17),
        .ram_reg_1_15(mac_muladd_16s_16s_16ns_16_4_1_U14_n_15),
        .ram_reg_1_16(mac_muladd_16s_16s_16ns_16_4_1_U28_n_19),
        .ram_reg_1_17(mac_muladd_16s_16s_16ns_16_4_1_U68_n_18),
        .ram_reg_1_18(mac_muladd_16s_16s_16ns_16_4_1_U48_n_19),
        .ram_reg_1_19(mac_muladd_16s_16s_16ns_16_4_1_U58_n_18),
        .ram_reg_1_2(ram_reg_0_i_53_n_4),
        .ram_reg_1_20(mac_muladd_16s_16s_16ns_16_4_1_U22_n_7),
        .ram_reg_1_21(mac_muladd_16s_16s_16ns_16_4_1_U42_n_15),
        .ram_reg_1_22(mac_muladd_16s_16s_16ns_16_4_1_U32_n_13),
        .ram_reg_1_23(mac_muladd_16s_16s_16ns_16_4_1_U68_n_15),
        .ram_reg_1_24(mac_muladd_16s_16s_16ns_16_4_1_U58_n_13),
        .ram_reg_1_25(mac_muladd_16s_16s_16ns_16_4_1_U22_n_14),
        .ram_reg_1_26(mac_muladd_16s_16s_16ns_16_4_1_U32_n_9),
        .ram_reg_1_27(mac_muladd_16s_16s_16ns_16_4_1_U68_n_16),
        .ram_reg_1_28(mac_muladd_16s_16s_16ns_16_4_1_U58_n_16),
        .ram_reg_1_29(mac_muladd_16s_16s_16ns_16_4_1_U44_n_17),
        .ram_reg_1_3(ram_reg_0_i_59_n_4),
        .ram_reg_1_4({mac_muladd_16s_16s_16ns_16_4_1_U48_n_6,mac_muladd_16s_16s_16ns_16_4_1_U48_n_7,mac_muladd_16s_16s_16ns_16_4_1_U48_n_8,mac_muladd_16s_16s_16ns_16_4_1_U48_n_11}),
        .ram_reg_1_5(ram_reg_0_i_60_n_4),
        .ram_reg_1_6(ram_reg_0_i_55_n_4),
        .ram_reg_1_7(mac_muladd_16s_16s_16ns_16_4_1_U44_n_14),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U22_n_6),
        .ram_reg_1_9(ram_reg_0_i_52_n_4),
        .ram_reg_1_i_25({mac_muladd_16s_16s_16ns_16_4_1_U54_n_4,mac_muladd_16s_16s_16ns_16_4_1_U54_n_5,mac_muladd_16s_16s_16ns_16_4_1_U54_n_6,mac_muladd_16s_16s_16ns_16_4_1_U54_n_7,mac_muladd_16s_16s_16ns_16_4_1_U54_n_8,mac_muladd_16s_16s_16ns_16_4_1_U54_n_9,mac_muladd_16s_16s_16ns_16_4_1_U54_n_10}),
        .ram_reg_1_i_34(ram_reg_0_i_189_n_4),
        .ram_reg_1_i_34_0(ram_reg_0_i_178_n_4),
        .ram_reg_1_i_34_1(ram_reg_0_i_179_n_4),
        .ram_reg_1_i_44(mac_muladd_16s_16s_16ns_16_4_1_U44_n_16),
        .ram_reg_1_i_99({mac_muladd_16s_16s_16ns_16_4_1_U52_n_6,mac_muladd_16s_16s_16ns_16_4_1_U52_n_7,mac_muladd_16s_16s_16ns_16_4_1_U52_n_8,mac_muladd_16s_16s_16ns_16_4_1_U52_n_9,mac_muladd_16s_16s_16ns_16_4_1_U52_n_10,mac_muladd_16s_16s_16ns_16_4_1_U52_n_13,mac_muladd_16s_16s_16ns_16_4_1_U52_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_43 mac_muladd_16s_16s_16ns_16_4_1_U51
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U51_n_4,mac_muladd_16s_16s_16ns_16_4_1_U51_n_5,mac_muladd_16s_16s_16ns_16_4_1_U51_n_6,mac_muladd_16s_16s_16ns_16_4_1_U51_n_7,mac_muladd_16s_16s_16ns_16_4_1_U51_n_8,mac_muladd_16s_16s_16ns_16_4_1_U51_n_9,mac_muladd_16s_16s_16ns_16_4_1_U51_n_10,mac_muladd_16s_16s_16ns_16_4_1_U51_n_11,mac_muladd_16s_16s_16ns_16_4_1_U51_n_12,mac_muladd_16s_16s_16ns_16_4_1_U51_n_13,mac_muladd_16s_16s_16ns_16_4_1_U51_n_14,mac_muladd_16s_16s_16ns_16_4_1_U51_n_15,mac_muladd_16s_16s_16ns_16_4_1_U51_n_16,mac_muladd_16s_16s_16ns_16_4_1_U51_n_17,mac_muladd_16s_16s_16ns_16_4_1_U51_n_18,mac_muladd_16s_16s_16ns_16_4_1_U51_n_19}),
        .Q({ap_CS_fsm_pp0_stage26,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U51_n_20),
        .p_reg_reg(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_44 mac_muladd_16s_16s_16ns_16_4_1_U52
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U52_n_4,mac_muladd_16s_16s_16ns_16_4_1_U52_n_5,mac_muladd_16s_16s_16ns_16_4_1_U52_n_6,mac_muladd_16s_16s_16ns_16_4_1_U52_n_7,mac_muladd_16s_16s_16ns_16_4_1_U52_n_8,mac_muladd_16s_16s_16ns_16_4_1_U52_n_9,mac_muladd_16s_16s_16ns_16_4_1_U52_n_10,mac_muladd_16s_16s_16ns_16_4_1_U52_n_11,mac_muladd_16s_16s_16ns_16_4_1_U52_n_12,mac_muladd_16s_16s_16ns_16_4_1_U52_n_13,mac_muladd_16s_16s_16ns_16_4_1_U52_n_14,mac_muladd_16s_16s_16ns_16_4_1_U52_n_15,mac_muladd_16s_16s_16ns_16_4_1_U52_n_16,mac_muladd_16s_16s_16ns_16_4_1_U52_n_17,mac_muladd_16s_16s_16ns_16_4_1_U52_n_18,mac_muladd_16s_16s_16ns_16_4_1_U52_n_19}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U51_n_20),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_45 mac_muladd_16s_16s_16ns_16_4_1_U53
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P(mac_muladd_16s_16s_16ns_16_4_1_U47_n_15),
        .Q({ap_CS_fsm_pp0_stage27,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1(d1[3]),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U53_n_4,mac_muladd_16s_16s_16ns_16_4_1_U53_n_5,mac_muladd_16s_16s_16ns_16_4_1_U53_n_6,mac_muladd_16s_16s_16ns_16_4_1_U53_n_7,mac_muladd_16s_16s_16ns_16_4_1_U53_n_8,mac_muladd_16s_16s_16ns_16_4_1_U53_n_9,mac_muladd_16s_16s_16ns_16_4_1_U53_n_10,mac_muladd_16s_16s_16ns_16_4_1_U53_n_11,mac_muladd_16s_16s_16ns_16_4_1_U53_n_12}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U53_n_15),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U53_n_16),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U53_n_17),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U53_n_18),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U53_n_19),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U53_n_20),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_7(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U55_n_17),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U23_n_16),
        .ram_reg_0_1(ram_reg_0_i_53_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U37_n_12),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U67_n_9),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U43_n_14),
        .ram_reg_0_5(ram_reg_0_i_59_n_4),
        .ram_reg_0_6(ram_reg_0_i_60_n_4),
        .ram_reg_0_7(ram_reg_0_i_55_n_4),
        .ram_reg_1_i_55(ram_reg_0_i_179_n_4),
        .ram_reg_1_i_55_0({mac_muladd_16s_16s_16ns_16_4_1_U51_n_5,mac_muladd_16s_16s_16ns_16_4_1_U51_n_6,mac_muladd_16s_16s_16ns_16_4_1_U51_n_7,mac_muladd_16s_16s_16ns_16_4_1_U51_n_9,mac_muladd_16s_16s_16ns_16_4_1_U51_n_13,mac_muladd_16s_16s_16ns_16_4_1_U51_n_14,mac_muladd_16s_16s_16ns_16_4_1_U51_n_16}),
        .ram_reg_1_i_55_1(ram_reg_0_i_178_n_4),
        .ram_reg_1_i_55_2({mac_muladd_16s_16s_16ns_16_4_1_U49_n_4,mac_muladd_16s_16s_16ns_16_4_1_U49_n_5,mac_muladd_16s_16s_16ns_16_4_1_U49_n_6,mac_muladd_16s_16s_16ns_16_4_1_U49_n_7,mac_muladd_16s_16s_16ns_16_4_1_U49_n_8,mac_muladd_16s_16s_16ns_16_4_1_U49_n_9,mac_muladd_16s_16s_16ns_16_4_1_U49_n_10}),
        .ram_reg_1_i_55_3(ram_reg_0_i_396_n_4),
        .temp_sum_V_46_1_fu_3640(temp_sum_V_46_1_fu_3640));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_46 mac_muladd_16s_16s_16ns_16_4_1_U54
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U52_n_4,mac_muladd_16s_16s_16ns_16_4_1_U52_n_5,mac_muladd_16s_16s_16ns_16_4_1_U52_n_11,mac_muladd_16s_16s_16ns_16_4_1_U52_n_12,mac_muladd_16s_16s_16ns_16_4_1_U52_n_15,mac_muladd_16s_16s_16ns_16_4_1_U52_n_16,mac_muladd_16s_16s_16ns_16_4_1_U52_n_17,mac_muladd_16s_16s_16ns_16_4_1_U52_n_18,mac_muladd_16s_16s_16ns_16_4_1_U52_n_19}),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U54_n_4,mac_muladd_16s_16s_16ns_16_4_1_U54_n_5,mac_muladd_16s_16s_16ns_16_4_1_U54_n_6,mac_muladd_16s_16s_16ns_16_4_1_U54_n_7,mac_muladd_16s_16s_16ns_16_4_1_U54_n_8,mac_muladd_16s_16s_16ns_16_4_1_U54_n_9,mac_muladd_16s_16s_16ns_16_4_1_U54_n_10}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U54_n_11),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U54_n_12),
        .p_reg_reg_10(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U54_n_13),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U54_n_14),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U54_n_15),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U54_n_16),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U54_n_17),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U54_n_18),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U54_n_19),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .q0(q0),
        .ram_reg_1_i_15(ram_reg_0_i_179_n_4),
        .ram_reg_1_i_15_0(ram_reg_0_i_178_n_4),
        .ram_reg_1_i_15_1({mac_muladd_16s_16s_16ns_16_4_1_U50_n_4,mac_muladd_16s_16s_16ns_16_4_1_U50_n_5,mac_muladd_16s_16s_16ns_16_4_1_U50_n_6,mac_muladd_16s_16s_16ns_16_4_1_U50_n_7,mac_muladd_16s_16s_16ns_16_4_1_U50_n_8,mac_muladd_16s_16s_16ns_16_4_1_U50_n_9,mac_muladd_16s_16s_16ns_16_4_1_U50_n_10,mac_muladd_16s_16s_16ns_16_4_1_U50_n_11,mac_muladd_16s_16s_16ns_16_4_1_U50_n_12}),
        .ram_reg_1_i_15_2(ram_reg_0_i_396_n_4),
        .temp_sum_V_46_1_fu_3640(temp_sum_V_46_1_fu_3640));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_47 mac_muladd_16s_16s_16ns_16_4_1_U55
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U55_n_4,mac_muladd_16s_16s_16ns_16_4_1_U55_n_5,mac_muladd_16s_16s_16ns_16_4_1_U55_n_6,mac_muladd_16s_16s_16ns_16_4_1_U55_n_7,mac_muladd_16s_16s_16ns_16_4_1_U55_n_8,mac_muladd_16s_16s_16ns_16_4_1_U55_n_9,mac_muladd_16s_16s_16ns_16_4_1_U55_n_10,mac_muladd_16s_16s_16ns_16_4_1_U55_n_11,mac_muladd_16s_16s_16ns_16_4_1_U55_n_12,mac_muladd_16s_16s_16ns_16_4_1_U55_n_13,mac_muladd_16s_16s_16ns_16_4_1_U55_n_14,mac_muladd_16s_16s_16ns_16_4_1_U55_n_15}),
        .Q({ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage28,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U55_n_16),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U55_n_17),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U55_n_18),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U55_n_19),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U55_n_20),
        .p_reg_reg_3(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_4(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_177_n_4),
        .ram_reg_0_0(ram_reg_0_i_274_n_4),
        .ram_reg_0_1({mac_muladd_16s_16s_16ns_16_4_1_U57_n_4,mac_muladd_16s_16s_16ns_16_4_1_U57_n_5}),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U57_n_14),
        .ram_reg_1(ram_reg_0_i_198_n_4),
        .ram_reg_1_0({mac_muladd_16s_16s_16ns_16_4_1_U59_n_5,mac_muladd_16s_16s_16ns_16_4_1_U59_n_12,mac_muladd_16s_16s_16ns_16_4_1_U59_n_15,mac_muladd_16s_16s_16ns_16_4_1_U59_n_16}),
        .ram_reg_1_1(ram_reg_0_i_55_n_4),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U57_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_48 mac_muladd_16s_16s_16ns_16_4_1_U56
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U56_n_4,mac_muladd_16s_16s_16ns_16_4_1_U56_n_5,mac_muladd_16s_16s_16ns_16_4_1_U56_n_6,mac_muladd_16s_16s_16ns_16_4_1_U56_n_7,mac_muladd_16s_16s_16ns_16_4_1_U56_n_8,mac_muladd_16s_16s_16ns_16_4_1_U56_n_9,mac_muladd_16s_16s_16ns_16_4_1_U56_n_10,mac_muladd_16s_16s_16ns_16_4_1_U56_n_11,mac_muladd_16s_16s_16ns_16_4_1_U56_n_12,mac_muladd_16s_16s_16ns_16_4_1_U56_n_13,mac_muladd_16s_16s_16ns_16_4_1_U56_n_14,mac_muladd_16s_16s_16ns_16_4_1_U56_n_15,mac_muladd_16s_16s_16ns_16_4_1_U56_n_16,mac_muladd_16s_16s_16ns_16_4_1_U56_n_17,mac_muladd_16s_16s_16ns_16_4_1_U56_n_18}),
        .Q({ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U56_n_19),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U55_n_16),
        .p_reg_reg_2(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_1(ram_reg_0_i_53_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U58_n_4),
        .ram_reg_1_i_16(mac_muladd_16s_16s_16ns_16_4_1_U60_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_49 mac_muladd_16s_16s_16ns_16_4_1_U57
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U55_n_8,mac_muladd_16s_16s_16ns_16_4_1_U55_n_10,mac_muladd_16s_16s_16ns_16_4_1_U55_n_11,mac_muladd_16s_16s_16ns_16_4_1_U55_n_12,mac_muladd_16s_16s_16ns_16_4_1_U55_n_13,mac_muladd_16s_16s_16ns_16_4_1_U55_n_15}),
        .Q({ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .d1({d1[10],d1[6:5],d1[2],d1[0]}),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U57_n_6),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U57_n_4,mac_muladd_16s_16s_16ns_16_4_1_U57_n_5}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U57_n_12),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U57_n_13),
        .p_reg_reg_10(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U57_n_14),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U57_n_15),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U57_n_16),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U57_n_17),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U57_n_18),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U57_n_19),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U57_n_20),
        .p_reg_reg_9(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U43_n_7),
        .ram_reg_0_0(ram_reg_0_i_53_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U43_n_8),
        .ram_reg_0_10(mac_muladd_16s_16s_16ns_16_4_1_U23_n_18),
        .ram_reg_0_11(mac_muladd_16s_16s_16ns_16_4_1_U69_n_18),
        .ram_reg_0_12(mac_muladd_16s_16s_16ns_16_4_1_U43_n_6),
        .ram_reg_0_13(mac_muladd_16s_16s_16ns_16_4_1_U49_n_13),
        .ram_reg_0_14(mac_muladd_16s_16s_16ns_16_4_1_U43_n_9),
        .ram_reg_0_15(mac_muladd_16s_16s_16ns_16_4_1_U49_n_19),
        .ram_reg_0_16(mac_muladd_16s_16s_16ns_16_4_1_U11_n_14),
        .ram_reg_0_17(mac_muladd_16s_16s_16ns_16_4_1_U21_n_12),
        .ram_reg_0_18(ram_reg_0_i_57_n_4),
        .ram_reg_0_19(mac_muladd_16s_16s_16ns_16_4_1_U31_n_6),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U9_n_19),
        .ram_reg_0_20(mac_muladd_16s_16s_16ns_16_4_1_U67_n_11),
        .ram_reg_0_21(mac_muladd_16s_16s_16ns_16_4_1_U23_n_19),
        .ram_reg_0_22(mac_muladd_16s_16s_16ns_16_4_1_U13_n_17),
        .ram_reg_0_23(mac_muladd_16s_16s_16ns_16_4_1_U31_n_7),
        .ram_reg_0_24(mac_muladd_16s_16s_16ns_16_4_1_U67_n_12),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U21_n_11),
        .ram_reg_0_4(ram_reg_0_i_137_n_4),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U65_n_10),
        .ram_reg_0_6(ram_reg_0_i_55_n_4),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U43_n_5),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U49_n_12),
        .ram_reg_0_9(mac_muladd_16s_16s_16ns_16_4_1_U9_n_18),
        .ram_reg_1(ram_reg_0_i_198_n_4),
        .ram_reg_1_0(ram_reg_0_i_52_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U43_n_10),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U15_n_14),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U31_n_8),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U67_n_16),
        .ram_reg_1_i_50({mac_muladd_16s_16s_16ns_16_4_1_U59_n_4,mac_muladd_16s_16s_16ns_16_4_1_U59_n_6,mac_muladd_16s_16s_16ns_16_4_1_U59_n_7,mac_muladd_16s_16s_16ns_16_4_1_U59_n_8,mac_muladd_16s_16s_16ns_16_4_1_U59_n_9,mac_muladd_16s_16s_16ns_16_4_1_U59_n_10,mac_muladd_16s_16s_16ns_16_4_1_U59_n_11,mac_muladd_16s_16s_16ns_16_4_1_U59_n_13,mac_muladd_16s_16s_16ns_16_4_1_U59_n_14,mac_muladd_16s_16s_16ns_16_4_1_U59_n_17,mac_muladd_16s_16s_16ns_16_4_1_U59_n_18,mac_muladd_16s_16s_16ns_16_4_1_U59_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_50 mac_muladd_16s_16s_16ns_16_4_1_U58
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U58_n_4,mac_muladd_16s_16s_16ns_16_4_1_U58_n_5,mac_muladd_16s_16s_16ns_16_4_1_U58_n_6}),
        .Q({ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0({d0[8:7],d0[4],d0[2:0]}),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U58_n_13),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U58_n_14),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U58_n_15),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U58_n_16),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U58_n_17),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U58_n_18),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U58_n_19),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U57_n_6),
        .p_reg_reg_8(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U44_n_5),
        .ram_reg_0_0(ram_reg_0_i_52_n_4),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U44_n_6),
        .ram_reg_0_10(mac_muladd_16s_16s_16ns_16_4_1_U68_n_7),
        .ram_reg_0_11(mac_muladd_16s_16s_16ns_16_4_1_U22_n_8),
        .ram_reg_0_12(mac_muladd_16s_16s_16ns_16_4_1_U42_n_12),
        .ram_reg_0_13(mac_muladd_16s_16s_16ns_16_4_1_U32_n_11),
        .ram_reg_0_14(mac_muladd_16s_16s_16ns_16_4_1_U68_n_8),
        .ram_reg_0_15(mac_muladd_16s_16s_16ns_16_4_1_U10_n_15),
        .ram_reg_0_16(mac_muladd_16s_16s_16ns_16_4_1_U22_n_11),
        .ram_reg_0_17(mac_muladd_16s_16s_16ns_16_4_1_U32_n_6),
        .ram_reg_0_18(mac_muladd_16s_16s_16ns_16_4_1_U68_n_9),
        .ram_reg_0_19(mac_muladd_16s_16s_16ns_16_4_1_U10_n_9),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U44_n_7),
        .ram_reg_0_20(mac_muladd_16s_16s_16ns_16_4_1_U42_n_13),
        .ram_reg_0_21(mac_muladd_16s_16s_16ns_16_4_1_U32_n_12),
        .ram_reg_0_22(mac_muladd_16s_16s_16ns_16_4_1_U68_n_10),
        .ram_reg_0_23(mac_muladd_16s_16s_16ns_16_4_1_U24_n_18),
        .ram_reg_0_24(mac_muladd_16s_16s_16ns_16_4_1_U14_n_16),
        .ram_reg_0_25(mac_muladd_16s_16s_16ns_16_4_1_U32_n_7),
        .ram_reg_0_26(mac_muladd_16s_16s_16ns_16_4_1_U68_n_13),
        .ram_reg_0_27(mac_muladd_16s_16s_16ns_16_4_1_U22_n_13),
        .ram_reg_0_28(mac_muladd_16s_16s_16ns_16_4_1_U32_n_8),
        .ram_reg_0_29(mac_muladd_16s_16s_16ns_16_4_1_U68_n_14),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U44_n_9),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U44_n_10),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U44_n_11),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U10_n_16),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U22_n_10),
        .ram_reg_0_8(ram_reg_0_i_57_n_4),
        .ram_reg_0_9(mac_muladd_16s_16s_16ns_16_4_1_U32_n_5),
        .ram_reg_1({mac_muladd_16s_16s_16ns_16_4_1_U56_n_7,mac_muladd_16s_16s_16ns_16_4_1_U56_n_10,mac_muladd_16s_16s_16ns_16_4_1_U56_n_11,mac_muladd_16s_16s_16ns_16_4_1_U56_n_14,mac_muladd_16s_16s_16ns_16_4_1_U56_n_16,mac_muladd_16s_16s_16ns_16_4_1_U56_n_17,mac_muladd_16s_16s_16ns_16_4_1_U56_n_18}),
        .ram_reg_1_0(ram_reg_0_i_198_n_4),
        .ram_reg_1_1(ram_reg_0_i_53_n_4),
        .ram_reg_1_i_24({mac_muladd_16s_16s_16ns_16_4_1_U60_n_5,mac_muladd_16s_16s_16ns_16_4_1_U60_n_6,mac_muladd_16s_16s_16ns_16_4_1_U60_n_7,mac_muladd_16s_16s_16ns_16_4_1_U60_n_8,mac_muladd_16s_16s_16ns_16_4_1_U60_n_9,mac_muladd_16s_16s_16ns_16_4_1_U60_n_10,mac_muladd_16s_16s_16ns_16_4_1_U60_n_11,mac_muladd_16s_16s_16ns_16_4_1_U60_n_12,mac_muladd_16s_16s_16ns_16_4_1_U60_n_13,mac_muladd_16s_16s_16ns_16_4_1_U60_n_14,mac_muladd_16s_16s_16ns_16_4_1_U60_n_15,mac_muladd_16s_16s_16ns_16_4_1_U60_n_16,mac_muladd_16s_16s_16ns_16_4_1_U60_n_17}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_51 mac_muladd_16s_16s_16ns_16_4_1_U59
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U59_n_4,mac_muladd_16s_16s_16ns_16_4_1_U59_n_5,mac_muladd_16s_16s_16ns_16_4_1_U59_n_6,mac_muladd_16s_16s_16ns_16_4_1_U59_n_7,mac_muladd_16s_16s_16ns_16_4_1_U59_n_8,mac_muladd_16s_16s_16ns_16_4_1_U59_n_9,mac_muladd_16s_16s_16ns_16_4_1_U59_n_10,mac_muladd_16s_16s_16ns_16_4_1_U59_n_11,mac_muladd_16s_16s_16ns_16_4_1_U59_n_12,mac_muladd_16s_16s_16ns_16_4_1_U59_n_13,mac_muladd_16s_16s_16ns_16_4_1_U59_n_14,mac_muladd_16s_16s_16ns_16_4_1_U59_n_15,mac_muladd_16s_16s_16ns_16_4_1_U59_n_16,mac_muladd_16s_16s_16ns_16_4_1_U59_n_17,mac_muladd_16s_16s_16ns_16_4_1_U59_n_18,mac_muladd_16s_16s_16ns_16_4_1_U59_n_19}),
        .Q({ap_CS_fsm_pp0_stage30,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U59_n_20),
        .p_reg_reg(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_52 mac_muladd_16s_16s_16ns_16_4_1_U60
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U60_n_4,mac_muladd_16s_16s_16ns_16_4_1_U60_n_5,mac_muladd_16s_16s_16ns_16_4_1_U60_n_6,mac_muladd_16s_16s_16ns_16_4_1_U60_n_7,mac_muladd_16s_16s_16ns_16_4_1_U60_n_8,mac_muladd_16s_16s_16ns_16_4_1_U60_n_9,mac_muladd_16s_16s_16ns_16_4_1_U60_n_10,mac_muladd_16s_16s_16ns_16_4_1_U60_n_11,mac_muladd_16s_16s_16ns_16_4_1_U60_n_12,mac_muladd_16s_16s_16ns_16_4_1_U60_n_13,mac_muladd_16s_16s_16ns_16_4_1_U60_n_14,mac_muladd_16s_16s_16ns_16_4_1_U60_n_15,mac_muladd_16s_16s_16ns_16_4_1_U60_n_16,mac_muladd_16s_16s_16ns_16_4_1_U60_n_17}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U60_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U60_n_19),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U59_n_20),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0(ram_reg_0_i_69_n_4),
        .ram_reg_1(ram_reg_0_i_177_n_4),
        .ram_reg_1_0({mac_muladd_16s_16s_16ns_16_4_1_U58_n_5,mac_muladd_16s_16s_16ns_16_4_1_U58_n_6}),
        .ram_reg_1_1({mac_muladd_16s_16s_16ns_16_4_1_U56_n_8,mac_muladd_16s_16s_16ns_16_4_1_U56_n_12}),
        .ram_reg_1_2(ram_reg_0_i_198_n_4),
        .ram_reg_1_3(ram_reg_0_i_274_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_53 mac_muladd_16s_16s_16ns_16_4_1_U61
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U61_n_4,mac_muladd_16s_16s_16ns_16_4_1_U61_n_5,mac_muladd_16s_16s_16ns_16_4_1_U61_n_6,mac_muladd_16s_16s_16ns_16_4_1_U61_n_7,mac_muladd_16s_16s_16ns_16_4_1_U61_n_8,mac_muladd_16s_16s_16ns_16_4_1_U61_n_9,mac_muladd_16s_16s_16ns_16_4_1_U61_n_10,mac_muladd_16s_16s_16ns_16_4_1_U61_n_11,mac_muladd_16s_16s_16ns_16_4_1_U61_n_12,mac_muladd_16s_16s_16ns_16_4_1_U61_n_13,mac_muladd_16s_16s_16ns_16_4_1_U61_n_14,mac_muladd_16s_16s_16ns_16_4_1_U61_n_15,mac_muladd_16s_16s_16ns_16_4_1_U61_n_16,mac_muladd_16s_16s_16ns_16_4_1_U61_n_17,mac_muladd_16s_16s_16ns_16_4_1_U61_n_18}),
        .Q({ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[3] (mac_muladd_16s_16s_16ns_16_4_1_U61_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U61_n_19),
        .p_reg_reg(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0_i_138(mac_muladd_16s_16s_16ns_16_4_1_U65_n_9),
        .ram_reg_0_i_318(mac_muladd_16s_16s_16ns_16_4_1_U63_n_12),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_54 mac_muladd_16s_16s_16ns_16_4_1_U62
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U62_n_4,mac_muladd_16s_16s_16ns_16_4_1_U62_n_5,mac_muladd_16s_16s_16ns_16_4_1_U62_n_6,mac_muladd_16s_16s_16ns_16_4_1_U62_n_7,mac_muladd_16s_16s_16ns_16_4_1_U62_n_8,mac_muladd_16s_16s_16ns_16_4_1_U62_n_9,mac_muladd_16s_16s_16ns_16_4_1_U62_n_10,mac_muladd_16s_16s_16ns_16_4_1_U62_n_11,mac_muladd_16s_16s_16ns_16_4_1_U62_n_12,mac_muladd_16s_16s_16ns_16_4_1_U62_n_13,mac_muladd_16s_16s_16ns_16_4_1_U62_n_14,mac_muladd_16s_16s_16ns_16_4_1_U62_n_15,mac_muladd_16s_16s_16ns_16_4_1_U62_n_16,mac_muladd_16s_16s_16ns_16_4_1_U62_n_17,mac_muladd_16s_16s_16ns_16_4_1_U62_n_18,mac_muladd_16s_16s_16ns_16_4_1_U62_n_19}),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U61_n_19),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_55 mac_muladd_16s_16s_16ns_16_4_1_U63
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U63_n_4,mac_muladd_16s_16s_16ns_16_4_1_U63_n_5,mac_muladd_16s_16s_16ns_16_4_1_U63_n_6,mac_muladd_16s_16s_16ns_16_4_1_U63_n_7,mac_muladd_16s_16s_16ns_16_4_1_U63_n_8,mac_muladd_16s_16s_16ns_16_4_1_U63_n_9,mac_muladd_16s_16s_16ns_16_4_1_U63_n_10,mac_muladd_16s_16s_16ns_16_4_1_U63_n_11,mac_muladd_16s_16s_16ns_16_4_1_U63_n_12,mac_muladd_16s_16s_16ns_16_4_1_U63_n_13,mac_muladd_16s_16s_16ns_16_4_1_U63_n_14}),
        .Q({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U63_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U63_n_15),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U63_n_16),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U63_n_17),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U63_n_18),
        .p_reg_reg_3(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_1(ram_reg_0_i_62_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U67_n_18),
        .ram_reg_1_1(ram_reg_0_i_63_n_4),
        .ram_reg_1_i_57({mac_muladd_16s_16s_16ns_16_4_1_U65_n_4,mac_muladd_16s_16s_16ns_16_4_1_U65_n_5,mac_muladd_16s_16s_16ns_16_4_1_U65_n_6,mac_muladd_16s_16s_16ns_16_4_1_U65_n_7,mac_muladd_16s_16s_16ns_16_4_1_U65_n_8}),
        .ram_reg_1_i_57_0({mac_muladd_16s_16s_16ns_16_4_1_U61_n_5,mac_muladd_16s_16s_16ns_16_4_1_U61_n_7,mac_muladd_16s_16s_16ns_16_4_1_U61_n_8,mac_muladd_16s_16s_16ns_16_4_1_U61_n_12}),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_56 mac_muladd_16s_16s_16ns_16_4_1_U64
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U64_n_4,mac_muladd_16s_16s_16ns_16_4_1_U64_n_5,mac_muladd_16s_16s_16ns_16_4_1_U64_n_6,mac_muladd_16s_16s_16ns_16_4_1_U64_n_7,mac_muladd_16s_16s_16ns_16_4_1_U64_n_8,mac_muladd_16s_16s_16ns_16_4_1_U64_n_9,mac_muladd_16s_16s_16ns_16_4_1_U64_n_10,mac_muladd_16s_16s_16ns_16_4_1_U64_n_11,mac_muladd_16s_16s_16ns_16_4_1_U64_n_12}),
        .Q({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U64_n_13),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U64_n_14),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U64_n_15),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U64_n_16),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U64_n_17),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U64_n_18),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U64_n_19),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .p_reg_reg_7(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_1(ram_reg_0_i_62_n_4),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_20),
        .ram_reg_1_i_19({mac_muladd_16s_16s_16ns_16_4_1_U66_n_4,mac_muladd_16s_16s_16ns_16_4_1_U66_n_5,mac_muladd_16s_16s_16ns_16_4_1_U66_n_6,mac_muladd_16s_16s_16ns_16_4_1_U66_n_7,mac_muladd_16s_16s_16ns_16_4_1_U66_n_8,mac_muladd_16s_16s_16ns_16_4_1_U66_n_9,mac_muladd_16s_16s_16ns_16_4_1_U66_n_10}),
        .ram_reg_1_i_19_0({mac_muladd_16s_16s_16ns_16_4_1_U62_n_4,mac_muladd_16s_16s_16ns_16_4_1_U62_n_6,mac_muladd_16s_16s_16ns_16_4_1_U62_n_9,mac_muladd_16s_16s_16ns_16_4_1_U62_n_10,mac_muladd_16s_16s_16ns_16_4_1_U62_n_13,mac_muladd_16s_16s_16ns_16_4_1_U62_n_14,mac_muladd_16s_16s_16ns_16_4_1_U62_n_16}),
        .ram_reg_1_i_43(ram_reg_0_i_63_n_4),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_57 mac_muladd_16s_16s_16ns_16_4_1_U65
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U65_n_4,mac_muladd_16s_16s_16ns_16_4_1_U65_n_5,mac_muladd_16s_16s_16ns_16_4_1_U65_n_6,mac_muladd_16s_16s_16ns_16_4_1_U65_n_7,mac_muladd_16s_16s_16ns_16_4_1_U65_n_8,mac_muladd_16s_16s_16ns_16_4_1_U65_n_9}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U65_n_10),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U65_n_11),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U65_n_12),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U65_n_13),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U65_n_14),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U65_n_15),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U65_n_16),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U65_n_17),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U65_n_18),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U65_n_19),
        .p_reg_reg_9(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U67_n_6),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U69_n_17),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U27_n_17),
        .ram_reg_0_i_147(ram_reg_0_i_62_n_4),
        .ram_reg_1_i_49({mac_muladd_16s_16s_16ns_16_4_1_U63_n_4,mac_muladd_16s_16s_16ns_16_4_1_U63_n_5,mac_muladd_16s_16s_16ns_16_4_1_U63_n_6,mac_muladd_16s_16s_16ns_16_4_1_U63_n_7,mac_muladd_16s_16s_16ns_16_4_1_U63_n_8,mac_muladd_16s_16s_16ns_16_4_1_U63_n_9,mac_muladd_16s_16s_16ns_16_4_1_U63_n_10,mac_muladd_16s_16s_16ns_16_4_1_U63_n_11,mac_muladd_16s_16s_16ns_16_4_1_U63_n_13,mac_muladd_16s_16s_16ns_16_4_1_U63_n_14}),
        .ram_reg_1_i_49_0({mac_muladd_16s_16s_16ns_16_4_1_U61_n_4,mac_muladd_16s_16s_16ns_16_4_1_U61_n_9,mac_muladd_16s_16s_16ns_16_4_1_U61_n_10,mac_muladd_16s_16s_16ns_16_4_1_U61_n_11,mac_muladd_16s_16s_16ns_16_4_1_U61_n_13,mac_muladd_16s_16s_16ns_16_4_1_U61_n_14,mac_muladd_16s_16s_16ns_16_4_1_U61_n_15,mac_muladd_16s_16s_16ns_16_4_1_U61_n_16,mac_muladd_16s_16s_16ns_16_4_1_U61_n_17,mac_muladd_16s_16s_16ns_16_4_1_U61_n_18}),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_58 mac_muladd_16s_16s_16ns_16_4_1_U66
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U64_n_4,mac_muladd_16s_16s_16ns_16_4_1_U64_n_5,mac_muladd_16s_16s_16ns_16_4_1_U64_n_6,mac_muladd_16s_16s_16ns_16_4_1_U64_n_7,mac_muladd_16s_16s_16ns_16_4_1_U64_n_8,mac_muladd_16s_16s_16ns_16_4_1_U64_n_9,mac_muladd_16s_16s_16ns_16_4_1_U64_n_10,mac_muladd_16s_16s_16ns_16_4_1_U64_n_11,mac_muladd_16s_16s_16ns_16_4_1_U64_n_12}),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U66_n_4,mac_muladd_16s_16s_16ns_16_4_1_U66_n_5,mac_muladd_16s_16s_16ns_16_4_1_U66_n_6,mac_muladd_16s_16s_16ns_16_4_1_U66_n_7,mac_muladd_16s_16s_16ns_16_4_1_U66_n_8,mac_muladd_16s_16s_16ns_16_4_1_U66_n_9,mac_muladd_16s_16s_16ns_16_4_1_U66_n_10}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U66_n_11),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U66_n_12),
        .p_reg_reg_10(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U66_n_13),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U66_n_14),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U66_n_15),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U66_n_16),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U66_n_17),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U66_n_18),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U66_n_19),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .q0(q0),
        .ram_reg_0_i_108(ram_reg_0_i_62_n_4),
        .ram_reg_1_i_96({mac_muladd_16s_16s_16ns_16_4_1_U62_n_5,mac_muladd_16s_16s_16ns_16_4_1_U62_n_7,mac_muladd_16s_16s_16ns_16_4_1_U62_n_8,mac_muladd_16s_16s_16ns_16_4_1_U62_n_11,mac_muladd_16s_16s_16ns_16_4_1_U62_n_12,mac_muladd_16s_16s_16ns_16_4_1_U62_n_15,mac_muladd_16s_16s_16ns_16_4_1_U62_n_17,mac_muladd_16s_16s_16ns_16_4_1_U62_n_18,mac_muladd_16s_16s_16ns_16_4_1_U62_n_19}),
        .temp_sum_V_56_1_fu_4040(temp_sum_V_56_1_fu_4040),
        .temp_sum_V_58_1_fu_4120(temp_sum_V_58_1_fu_4120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_59 mac_muladd_16s_16s_16ns_16_4_1_U67
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U67_n_4,mac_muladd_16s_16s_16ns_16_4_1_U67_n_5,mac_muladd_16s_16s_16ns_16_4_1_U67_n_6}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .\ap_CS_fsm_reg[2] (mac_muladd_16s_16s_16ns_16_4_1_U67_n_18),
        .\ap_CS_fsm_reg[2]_0 (mac_muladd_16s_16s_16ns_16_4_1_U67_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .d1(d1[15]),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U67_n_8),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U67_n_9),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U67_n_10),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U67_n_11),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U67_n_12),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U67_n_13),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U67_n_14),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U67_n_15),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U67_n_16),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U67_n_17),
        .q1(q1),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U65_n_12),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U65_n_13),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U65_n_14),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U65_n_15),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U63_n_15),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U65_n_16),
        .ram_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U49_n_20),
        .ram_reg_1_0(mac_muladd_16s_16s_16ns_16_4_1_U7_n_18),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U21_n_14),
        .ram_reg_1_10(mac_muladd_16s_16s_16ns_16_4_1_U65_n_17),
        .ram_reg_1_11(mac_muladd_16s_16s_16ns_16_4_1_U65_n_18),
        .ram_reg_1_12(mac_muladd_16s_16s_16ns_16_4_1_U63_n_18),
        .ram_reg_1_13(mac_muladd_16s_16s_16ns_16_4_1_U65_n_19),
        .ram_reg_1_2(ram_reg_0_i_57_n_4),
        .ram_reg_1_3(mac_muladd_16s_16s_16ns_16_4_1_U31_n_9),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U57_n_17),
        .ram_reg_1_5(ram_reg_0_i_198_n_4),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U55_n_6),
        .ram_reg_1_7(ram_reg_0_i_53_n_4),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U43_n_11),
        .ram_reg_1_9({mac_muladd_16s_16s_16ns_16_4_1_U69_n_4,mac_muladd_16s_16s_16ns_16_4_1_U69_n_5,mac_muladd_16s_16s_16ns_16_4_1_U69_n_6,mac_muladd_16s_16s_16ns_16_4_1_U69_n_7,mac_muladd_16s_16s_16ns_16_4_1_U69_n_8,mac_muladd_16s_16s_16ns_16_4_1_U69_n_9,mac_muladd_16s_16s_16ns_16_4_1_U69_n_10,mac_muladd_16s_16s_16ns_16_4_1_U69_n_11,mac_muladd_16s_16s_16ns_16_4_1_U69_n_12,mac_muladd_16s_16s_16ns_16_4_1_U69_n_13,mac_muladd_16s_16s_16ns_16_4_1_U69_n_14,mac_muladd_16s_16s_16ns_16_4_1_U69_n_15,mac_muladd_16s_16s_16ns_16_4_1_U69_n_16}),
        .ram_reg_1_i_66(mac_muladd_16s_16s_16ns_16_4_1_U63_n_17),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_60 mac_muladd_16s_16s_16ns_16_4_1_U68
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U56_n_4,mac_muladd_16s_16s_16ns_16_4_1_U56_n_15}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .\ap_CS_fsm_reg[1] (mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .\ap_CS_fsm_reg[2] (mac_muladd_16s_16s_16ns_16_4_1_U68_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U68_n_5),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_6),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U68_n_7),
        .p_reg_reg_10(mac_muladd_16s_16s_16ns_16_4_1_U68_n_16),
        .p_reg_reg_11(mac_muladd_16s_16s_16ns_16_4_1_U68_n_17),
        .p_reg_reg_12(mac_muladd_16s_16s_16ns_16_4_1_U68_n_18),
        .p_reg_reg_13(mac_muladd_16s_16s_16ns_16_4_1_U68_n_19),
        .p_reg_reg_14(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U68_n_8),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U68_n_9),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U68_n_10),
        .p_reg_reg_5(mac_muladd_16s_16s_16ns_16_4_1_U68_n_11),
        .p_reg_reg_6(mac_muladd_16s_16s_16ns_16_4_1_U68_n_12),
        .p_reg_reg_7(mac_muladd_16s_16s_16ns_16_4_1_U68_n_13),
        .p_reg_reg_8(mac_muladd_16s_16s_16ns_16_4_1_U68_n_14),
        .p_reg_reg_9(mac_muladd_16s_16s_16ns_16_4_1_U68_n_15),
        .q0(q0),
        .ram_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U58_n_14),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U44_n_8),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U66_n_11),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U66_n_12),
        .ram_reg_0_3(mac_muladd_16s_16s_16ns_16_4_1_U66_n_13),
        .ram_reg_0_4(mac_muladd_16s_16s_16ns_16_4_1_U66_n_14),
        .ram_reg_0_5(mac_muladd_16s_16s_16ns_16_4_1_U64_n_14),
        .ram_reg_0_6(mac_muladd_16s_16s_16ns_16_4_1_U64_n_15),
        .ram_reg_0_7(mac_muladd_16s_16s_16ns_16_4_1_U66_n_15),
        .ram_reg_0_8(mac_muladd_16s_16s_16ns_16_4_1_U66_n_16),
        .ram_reg_0_i_93(mac_muladd_16s_16s_16ns_16_4_1_U64_n_13),
        .ram_reg_1(ram_reg_0_i_198_n_4),
        .ram_reg_1_0(ram_reg_0_i_53_n_4),
        .ram_reg_1_1(mac_muladd_16s_16s_16ns_16_4_1_U58_n_19),
        .ram_reg_1_2(mac_muladd_16s_16s_16ns_16_4_1_U44_n_12),
        .ram_reg_1_3({mac_muladd_16s_16s_16ns_16_4_1_U70_n_4,mac_muladd_16s_16s_16ns_16_4_1_U70_n_5,mac_muladd_16s_16s_16ns_16_4_1_U70_n_6,mac_muladd_16s_16s_16ns_16_4_1_U70_n_7,mac_muladd_16s_16s_16ns_16_4_1_U70_n_8,mac_muladd_16s_16s_16ns_16_4_1_U70_n_9,mac_muladd_16s_16s_16ns_16_4_1_U70_n_10,mac_muladd_16s_16s_16ns_16_4_1_U70_n_11,mac_muladd_16s_16s_16ns_16_4_1_U70_n_12,mac_muladd_16s_16s_16ns_16_4_1_U70_n_13,mac_muladd_16s_16s_16ns_16_4_1_U70_n_14,mac_muladd_16s_16s_16ns_16_4_1_U70_n_15,mac_muladd_16s_16s_16ns_16_4_1_U70_n_16,mac_muladd_16s_16s_16ns_16_4_1_U70_n_17,mac_muladd_16s_16s_16ns_16_4_1_U70_n_18,mac_muladd_16s_16s_16ns_16_4_1_U70_n_19}),
        .ram_reg_1_4(mac_muladd_16s_16s_16ns_16_4_1_U64_n_16),
        .ram_reg_1_5(mac_muladd_16s_16s_16ns_16_4_1_U66_n_17),
        .ram_reg_1_6(mac_muladd_16s_16s_16ns_16_4_1_U66_n_18),
        .ram_reg_1_7(mac_muladd_16s_16s_16ns_16_4_1_U64_n_18),
        .ram_reg_1_8(mac_muladd_16s_16s_16ns_16_4_1_U64_n_19),
        .ram_reg_1_i_24(mac_muladd_16s_16s_16ns_16_4_1_U66_n_19),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_61 mac_muladd_16s_16s_16ns_16_4_1_U69
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U69_n_4,mac_muladd_16s_16s_16ns_16_4_1_U69_n_5,mac_muladd_16s_16s_16ns_16_4_1_U69_n_6,mac_muladd_16s_16s_16ns_16_4_1_U69_n_7,mac_muladd_16s_16s_16ns_16_4_1_U69_n_8,mac_muladd_16s_16s_16ns_16_4_1_U69_n_9,mac_muladd_16s_16s_16ns_16_4_1_U69_n_10,mac_muladd_16s_16s_16ns_16_4_1_U69_n_11,mac_muladd_16s_16s_16ns_16_4_1_U69_n_12,mac_muladd_16s_16s_16ns_16_4_1_U69_n_13,mac_muladd_16s_16s_16ns_16_4_1_U69_n_14,mac_muladd_16s_16s_16ns_16_4_1_U69_n_15,mac_muladd_16s_16s_16ns_16_4_1_U69_n_16,mac_muladd_16s_16s_16ns_16_4_1_U69_n_17}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U69_n_18),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U69_n_19),
        .q1(q1),
        .ram_reg_0({mac_muladd_16s_16s_16ns_16_4_1_U67_n_4,mac_muladd_16s_16s_16ns_16_4_1_U67_n_5}),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U61_n_20),
        .ram_reg_0_1(mac_muladd_16s_16s_16ns_16_4_1_U41_n_18),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U65_n_11),
        .temp_sum_V_60_1_fu_4200(temp_sum_V_60_1_fu_4200));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_62 mac_muladd_16s_16s_16ns_16_4_1_U7
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U7_n_4,mac_muladd_16s_16s_16ns_16_4_1_U7_n_5,mac_muladd_16s_16s_16ns_16_4_1_U7_n_6,mac_muladd_16s_16s_16ns_16_4_1_U7_n_7,mac_muladd_16s_16s_16ns_16_4_1_U7_n_8,mac_muladd_16s_16s_16ns_16_4_1_U7_n_9,mac_muladd_16s_16s_16ns_16_4_1_U7_n_10,mac_muladd_16s_16s_16ns_16_4_1_U7_n_11,mac_muladd_16s_16s_16ns_16_4_1_U7_n_12,mac_muladd_16s_16s_16ns_16_4_1_U7_n_13,mac_muladd_16s_16s_16ns_16_4_1_U7_n_14,mac_muladd_16s_16s_16ns_16_4_1_U7_n_15,mac_muladd_16s_16s_16ns_16_4_1_U7_n_16}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,\ap_CS_fsm_reg_n_4_[0] }),
        .\ap_CS_fsm_reg[5] (mac_muladd_16s_16s_16ns_16_4_1_U7_n_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U7_n_19),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U7_n_20),
        .p_reg_reg_1(\cmp59_reg_5312_reg_n_4_[0] ),
        .p_reg_reg_2(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_1(ram_reg_0_i_163_n_4),
        .ram_reg_1_0({mac_muladd_16s_16s_16ns_16_4_1_U9_n_4,mac_muladd_16s_16s_16ns_16_4_1_U9_n_6,mac_muladd_16s_16s_16ns_16_4_1_U9_n_10}),
        .ram_reg_1_i_51({mac_muladd_16s_16s_16ns_16_4_1_U11_n_4,mac_muladd_16s_16s_16ns_16_4_1_U11_n_5,mac_muladd_16s_16s_16ns_16_4_1_U11_n_9}),
        .temp_sum_V_0_1_fu_1800(temp_sum_V_0_1_fu_1800));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_63 mac_muladd_16s_16s_16ns_16_4_1_U70
       (.A_V_q0(A_V_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cmp59_reg_5312_pp0_iter1_reg(cmp59_reg_5312_pp0_iter1_reg),
        .p_reg_reg({mac_muladd_16s_16s_16ns_16_4_1_U70_n_4,mac_muladd_16s_16s_16ns_16_4_1_U70_n_5,mac_muladd_16s_16s_16ns_16_4_1_U70_n_6,mac_muladd_16s_16s_16ns_16_4_1_U70_n_7,mac_muladd_16s_16s_16ns_16_4_1_U70_n_8,mac_muladd_16s_16s_16ns_16_4_1_U70_n_9,mac_muladd_16s_16s_16ns_16_4_1_U70_n_10,mac_muladd_16s_16s_16ns_16_4_1_U70_n_11,mac_muladd_16s_16s_16ns_16_4_1_U70_n_12,mac_muladd_16s_16s_16ns_16_4_1_U70_n_13,mac_muladd_16s_16s_16ns_16_4_1_U70_n_14,mac_muladd_16s_16s_16ns_16_4_1_U70_n_15,mac_muladd_16s_16s_16ns_16_4_1_U70_n_16,mac_muladd_16s_16s_16ns_16_4_1_U70_n_17,mac_muladd_16s_16s_16ns_16_4_1_U70_n_18,mac_muladd_16s_16s_16ns_16_4_1_U70_n_19}),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U68_n_4),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_64 mac_muladd_16s_16s_16ns_16_4_1_U8
       (.A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U8_n_4,mac_muladd_16s_16s_16ns_16_4_1_U8_n_5,mac_muladd_16s_16s_16ns_16_4_1_U8_n_6,mac_muladd_16s_16s_16ns_16_4_1_U8_n_7,mac_muladd_16s_16s_16ns_16_4_1_U8_n_8,mac_muladd_16s_16s_16ns_16_4_1_U8_n_9,mac_muladd_16s_16s_16ns_16_4_1_U8_n_10,mac_muladd_16s_16s_16ns_16_4_1_U8_n_11,mac_muladd_16s_16s_16ns_16_4_1_U8_n_12,mac_muladd_16s_16s_16ns_16_4_1_U8_n_13,mac_muladd_16s_16s_16ns_16_4_1_U8_n_14,mac_muladd_16s_16s_16ns_16_4_1_U8_n_15,mac_muladd_16s_16s_16ns_16_4_1_U8_n_16,mac_muladd_16s_16s_16ns_16_4_1_U8_n_17,mac_muladd_16s_16s_16ns_16_4_1_U8_n_18}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U8_n_19),
        .p_reg_reg_0(\cmp59_reg_5312_reg_n_4_[0] ),
        .q0(q0),
        .ram_reg_0_i_208(mac_muladd_16s_16s_16ns_16_4_1_U12_n_8),
        .ram_reg_0_i_208_0(mac_muladd_16s_16s_16ns_16_4_1_U10_n_8),
        .temp_sum_V_0_1_fu_1800(temp_sum_V_0_1_fu_1800));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_16s_16s_16ns_16_4_1_65 mac_muladd_16s_16s_16ns_16_4_1_U9
       (.A_V_load_reg_54750(A_V_load_reg_54750),
        .A_V_q0(A_V_q0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U9_n_4,mac_muladd_16s_16s_16ns_16_4_1_U9_n_5,mac_muladd_16s_16s_16ns_16_4_1_U9_n_6,mac_muladd_16s_16s_16ns_16_4_1_U9_n_7,mac_muladd_16s_16s_16ns_16_4_1_U9_n_8,mac_muladd_16s_16s_16ns_16_4_1_U9_n_9,mac_muladd_16s_16s_16ns_16_4_1_U9_n_10,mac_muladd_16s_16s_16ns_16_4_1_U9_n_11,mac_muladd_16s_16s_16ns_16_4_1_U9_n_12,mac_muladd_16s_16s_16ns_16_4_1_U9_n_13}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .\icmp_ln68_reg_5303_reg[0] (mac_muladd_16s_16s_16ns_16_4_1_U9_n_15),
        .p_reg_reg(mac_muladd_16s_16s_16ns_16_4_1_U9_n_16),
        .p_reg_reg_0(mac_muladd_16s_16s_16ns_16_4_1_U9_n_17),
        .p_reg_reg_1(mac_muladd_16s_16s_16ns_16_4_1_U9_n_18),
        .p_reg_reg_2(mac_muladd_16s_16s_16ns_16_4_1_U9_n_19),
        .p_reg_reg_3(mac_muladd_16s_16s_16ns_16_4_1_U9_n_20),
        .p_reg_reg_4(mac_muladd_16s_16s_16ns_16_4_1_U9_n_21),
        .p_reg_reg_5(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .p_reg_reg_6(\cmp59_reg_5312_reg_n_4_[0] ),
        .q1(q1),
        .ram_reg_0(ram_reg_0_i_57_n_4),
        .ram_reg_0_0(mac_muladd_16s_16s_16ns_16_4_1_U17_n_15),
        .ram_reg_0_1(ram_reg_0_i_186_n_4),
        .ram_reg_0_2(mac_muladd_16s_16s_16ns_16_4_1_U13_n_9),
        .ram_reg_0_3(ram_reg_0_i_194_n_4),
        .ram_reg_0_4(ram_reg_0_i_246_n_4),
        .ram_reg_0_5(ram_reg_0_i_187_n_4),
        .ram_reg_0_6(ram_reg_0_i_163_n_4),
        .ram_reg_0_i_126(ram_reg_0_i_203_n_4),
        .ram_reg_0_i_126_0(mac_muladd_16s_16s_16ns_16_4_1_U21_n_16),
        .ram_reg_0_i_126_1(mac_muladd_16s_16s_16ns_16_4_1_U23_n_12),
        .ram_reg_0_i_126_2(ram_reg_0_i_54_n_4),
        .ram_reg_1_i_73({mac_muladd_16s_16s_16ns_16_4_1_U11_n_6,mac_muladd_16s_16s_16ns_16_4_1_U11_n_7,mac_muladd_16s_16s_16ns_16_4_1_U11_n_8,mac_muladd_16s_16s_16ns_16_4_1_U11_n_10,mac_muladd_16s_16s_16ns_16_4_1_U11_n_11,mac_muladd_16s_16s_16ns_16_4_1_U11_n_12}),
        .ram_reg_1_i_73_0({mac_muladd_16s_16s_16ns_16_4_1_U7_n_7,mac_muladd_16s_16s_16ns_16_4_1_U7_n_8,mac_muladd_16s_16s_16ns_16_4_1_U7_n_9,mac_muladd_16s_16s_16ns_16_4_1_U7_n_12,mac_muladd_16s_16s_16ns_16_4_1_U7_n_14,mac_muladd_16s_16s_16ns_16_4_1_U7_n_16}));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__7
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .O(temp_sum_V_56_1_fu_4040));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__8
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(temp_sum_V_58_1_fu_4120));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(temp_sum_V_60_1_fu_4200));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter10));
  LUT6 #(
    .INIT(64'hBBFBFFFFBBFB0000)) 
    ram0_reg_0_i_1
       (.I0(ram0_reg_0_i_36_n_4),
        .I1(ram0_reg_0_i_37_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram0_reg_0_i_39_n_4),
        .I4(Q[1]),
        .I5(ram0_reg_1),
        .O(\ap_CS_fsm_reg[74] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_0_i_10
       (.I0(address1[3]),
        .I1(Q[1]),
        .I2(ram0_reg_1_0[3]),
        .O(\tmp_67_reg_5385_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_0_i_11
       (.I0(address1[2]),
        .I1(Q[1]),
        .I2(ram0_reg_1_0[2]),
        .O(\tmp_67_reg_5385_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_0_i_12
       (.I0(address1[1]),
        .I1(Q[1]),
        .I2(ram0_reg_1_0[1]),
        .O(\tmp_67_reg_5385_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram0_reg_0_i_13
       (.I0(ram0_reg_0_i_44_n_4),
        .I1(ram0_reg_0_i_45_n_4),
        .I2(ram0_reg_0_i_46_n_4),
        .I3(Q[1]),
        .I4(ram0_reg_1_0[0]),
        .O(\tmp_67_reg_5385_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA200020)) 
    ram0_reg_0_i_2
       (.I0(Q[1]),
        .I1(ram0_reg_0_i_39_n_4),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ram0_reg_0_i_36_n_4),
        .O(ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram0_reg_0_i_21
       (.I0(ram0_reg_0_i_45_n_4),
        .I1(ram0_reg_0_i_47_n_4),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(ram0_reg_0_i_48_n_4),
        .I5(ram0_reg_0_i_49_n_4),
        .O(address1[4]));
  LUT6 #(
    .INIT(64'hFFFF00E0FFFFFFFF)) 
    ram0_reg_0_i_22
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ram0_reg_0_i_50_n_4),
        .I2(ram0_reg_0_i_49_n_4),
        .I3(ram0_reg_0_i_51_n_4),
        .I4(ram0_reg_0_i_47_n_4),
        .I5(ram0_reg_0_i_45_n_4),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAAFFAB)) 
    ram0_reg_0_i_23
       (.I0(ram0_reg_0_i_52_n_4),
        .I1(ram0_reg_0_i_53_n_4),
        .I2(ram0_reg_0_i_47_n_4),
        .I3(ram0_reg_0_i_54_n_4),
        .I4(ap_CS_fsm_pp0_stage27),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    ram0_reg_0_i_24
       (.I0(ram0_reg_0_i_55_n_4),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ram0_reg_0_i_56_n_4),
        .I3(ram0_reg_0_i_57_n_4),
        .I4(ram0_reg_0_i_45_n_4),
        .I5(ram0_reg_0_i_58_n_4),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF00FF0E)) 
    ram0_reg_0_i_25
       (.I0(ram0_reg_0_i_44_n_4),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(ap_CS_fsm_pp0_stage30),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage28),
        .I5(ap_CS_fsm_pp0_stage29),
        .O(address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ram0_reg_0_i_36
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ram_reg_0_i_156_n_4),
        .O(ram0_reg_0_i_36_n_4));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram0_reg_0_i_37
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ram0_reg_0_i_37_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_0_i_38
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram0_reg_0_i_39
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(ram0_reg_0_i_39_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram0_reg_0_i_40
       (.I0(ram0_reg_0_i_56_n_4),
        .I1(ram0_reg_0_i_45_n_4),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram0_reg_0_i_59_n_4),
        .O(ram0_reg_0_i_40_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFAFB)) 
    ram0_reg_0_i_44
       (.I0(ram0_reg_0_i_68_n_4),
        .I1(ram0_reg_0_i_69_n_4),
        .I2(ap_CS_fsm_pp0_stage17),
        .I3(ap_CS_fsm_pp0_stage16),
        .I4(ram0_reg_0_i_70_n_4),
        .I5(ram0_reg_0_i_71_n_4),
        .O(ram0_reg_0_i_44_n_4));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram0_reg_0_i_45
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(ap_CS_fsm_pp0_stage30),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(ap_CS_fsm_pp0_stage28),
        .I4(ap_CS_fsm_pp0_stage29),
        .O(ram0_reg_0_i_45_n_4));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    ram0_reg_0_i_46
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(ap_CS_fsm_pp0_stage28),
        .I3(ap_CS_fsm_pp0_stage29),
        .I4(ap_CS_fsm_pp0_stage30),
        .O(ram0_reg_0_i_46_n_4));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram0_reg_0_i_47
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ap_CS_fsm_pp0_stage25),
        .O(ram0_reg_0_i_47_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram0_reg_0_i_48
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage23),
        .I3(ap_CS_fsm_pp0_stage22),
        .O(ram0_reg_0_i_48_n_4));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram0_reg_0_i_49
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(ap_CS_fsm_pp0_stage17),
        .O(ram0_reg_0_i_49_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram0_reg_0_i_50
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ram0_reg_0_i_72_n_4),
        .I4(ap_CS_fsm_pp0_stage15),
        .O(ram0_reg_0_i_50_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram0_reg_0_i_51
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ram0_reg_0_i_48_n_4),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(ram0_reg_0_i_51_n_4));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram0_reg_0_i_52
       (.I0(ap_CS_fsm_pp0_stage29),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(ap_CS_fsm_pp0_stage30),
        .O(ram0_reg_0_i_52_n_4));
  LUT6 #(
    .INIT(64'h00000000FDFDFDFF)) 
    ram0_reg_0_i_53
       (.I0(ram0_reg_0_i_49_n_4),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ram0_reg_0_i_72_n_4),
        .I5(ram0_reg_0_i_48_n_4),
        .O(ram0_reg_0_i_53_n_4));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    ram0_reg_0_i_54
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ram0_reg_0_i_56_n_4),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(ram0_reg_0_i_54_n_4));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram0_reg_0_i_55
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ram0_reg_0_i_55_n_4));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram0_reg_0_i_56
       (.I0(ram0_reg_0_i_51_n_4),
        .I1(ram0_reg_0_i_50_n_4),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(ap_CS_fsm_pp0_stage17),
        .O(ram0_reg_0_i_56_n_4));
  LUT6 #(
    .INIT(64'hCCCDFFFFCCCDCCCD)) 
    ram0_reg_0_i_57
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ram0_reg_0_i_73_n_4),
        .I4(ram0_reg_0_i_74_n_4),
        .I5(ram0_reg_0_i_75_n_4),
        .O(ram0_reg_0_i_57_n_4));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    ram0_reg_0_i_58
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_CS_fsm_pp0_stage30),
        .I2(ap_CS_fsm_pp0_stage28),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_CS_fsm_pp0_stage29),
        .O(ram0_reg_0_i_58_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram0_reg_0_i_59
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram0_reg_0_i_59_n_4));
  LUT5 #(
    .INIT(32'h0000FF04)) 
    ram0_reg_0_i_68
       (.I0(ram0_reg_0_i_59_n_4),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram0_reg_0_i_77_n_4),
        .I4(ram0_reg_0_i_56_n_4),
        .O(ram0_reg_0_i_68_n_4));
  LUT6 #(
    .INIT(64'h000000000000FF0D)) 
    ram0_reg_0_i_69
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ram0_reg_0_i_72_n_4),
        .I4(ram0_reg_0_i_78_n_4),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram0_reg_0_i_69_n_4));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    ram0_reg_0_i_70
       (.I0(ram0_reg_0_i_51_n_4),
        .I1(ram0_reg_0_i_50_n_4),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(ap_CS_fsm_pp0_stage17),
        .O(ram0_reg_0_i_70_n_4));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram0_reg_0_i_71
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ram0_reg_0_i_79_n_4),
        .O(ram0_reg_0_i_71_n_4));
  LUT3 #(
    .INIT(8'hFE)) 
    ram0_reg_0_i_72
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage13),
        .O(ram0_reg_0_i_72_n_4));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram0_reg_0_i_73
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_CS_fsm_pp0_stage21),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(ram0_reg_0_i_73_n_4));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram0_reg_0_i_74
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(ram0_reg_0_i_74_n_4));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram0_reg_0_i_75
       (.I0(ram0_reg_0_i_50_n_4),
        .I1(ap_CS_fsm_pp0_stage16),
        .I2(ap_CS_fsm_pp0_stage17),
        .I3(ram0_reg_0_i_51_n_4),
        .O(ram0_reg_0_i_75_n_4));
  LUT6 #(
    .INIT(64'h2322232323222322)) 
    ram0_reg_0_i_77
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram0_reg_0_i_77_n_4));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_0_i_78
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage14),
        .O(ram0_reg_0_i_78_n_4));
  LUT6 #(
    .INIT(64'h00000000DDCDDDCC)) 
    ram0_reg_0_i_79
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_CS_fsm_pp0_stage21),
        .I4(ap_CS_fsm_pp0_stage19),
        .I5(ram0_reg_0_i_47_n_4),
        .O(ram0_reg_0_i_79_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_0_i_9
       (.I0(address1[4]),
        .I1(Q[1]),
        .I2(B_V_address0[0]),
        .O(\tmp_67_reg_5385_reg[11]_0 [4]));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_0_i_1
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(Q[1]),
        .I3(we0),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_137
       (.I0(ram_reg_0_i_57_n_4),
        .I1(ram_reg_0_i_52_n_4),
        .O(ram_reg_0_i_137_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15
       (.I0(data0[11]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[11]),
        .O(\tmp_5_reg_5573_reg[11]_0 [10]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_156
       (.I0(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .I1(ram_reg_0_i_355_n_4),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ram0_reg_0_i_48_n_4),
        .O(ram_reg_0_i_156_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16
       (.I0(data0[10]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[10]),
        .O(\tmp_5_reg_5573_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_0_i_162
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(ram_reg_0_i_162_n_4));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hCCC8FFFF)) 
    ram_reg_0_i_163
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ram_reg_0_i_194_n_4),
        .O(ram_reg_0_i_163_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17
       (.I0(data0[9]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[9]),
        .O(\tmp_5_reg_5573_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_172
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_172_n_4));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_0_i_173
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage16),
        .O(ram_reg_0_i_173_n_4));
  LUT6 #(
    .INIT(64'h000FFF0F111FFF1F)) 
    ram_reg_0_i_174
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_0_i_174_n_4));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFBF)) 
    ram_reg_0_i_175
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(ram_reg_0_i_175_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47FF)) 
    ram_reg_0_i_176
       (.I0(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage21),
        .I5(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_0_i_176_n_4));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_177
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_177_n_4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_178
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_178_n_4));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_i_179
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage27),
        .O(ram_reg_0_i_179_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18
       (.I0(data0[8]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[8]),
        .O(\tmp_5_reg_5573_reg[11]_0 [7]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    ram_reg_0_i_180
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_0_i_180_n_4));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000037)) 
    ram_reg_0_i_181
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ram_reg_0_i_57_n_4),
        .I4(ram_reg_0_i_52_n_4),
        .O(ram_reg_0_i_181_n_4));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_182
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_182_n_4));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_183
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_183_n_4));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_184
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_184_n_4));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    ram_reg_0_i_185
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .O(ram_reg_0_i_185_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFDF)) 
    ram_reg_0_i_186
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_0_i_186_n_4));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_187
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_187_n_4));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_188
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_188_n_4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_0_i_189
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_0_i_189_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_19
       (.I0(data0[7]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[7]),
        .O(\tmp_5_reg_5573_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hFF00F200)) 
    ram_reg_0_i_190
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage19),
        .O(ram_reg_0_i_190_n_4));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    ram_reg_0_i_191
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_0_i_191_n_4));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_0_i_192
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_0_i_192_n_4));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_193
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_193_n_4));
  LUT6 #(
    .INIT(64'h01FF010101FFFFFF)) 
    ram_reg_0_i_194
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_0_i_194_n_4));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_0_i_195
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_0_i_195_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBFFFBF)) 
    ram_reg_0_i_196
       (.I0(ram_reg_0_i_163_n_4),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_0_i_196_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFDF)) 
    ram_reg_0_i_198
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(ram_reg_0_i_198_n_4));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    ram_reg_0_i_2
       (.I0(Q[1]),
        .I1(\cmp72_reg_5461_reg_n_4_[0] ),
        .I2(ram_reg_0_i_46_n_4),
        .I3(cmp72_reg_5461_pp0_iter1_reg),
        .I4(ram0_reg_0_i_39_n_4),
        .I5(ap_enable_reg_pp0_iter1),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_20
       (.I0(data0[6]),
        .I1(ram_reg_0_i_48_n_4),
        .I2(data31[6]),
        .O(\tmp_5_reg_5573_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00AA02AA)) 
    ram_reg_0_i_203
       (.I0(ram_reg_0_i_194_n_4),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(ram_reg_0_i_203_n_4));
  LUT5 #(
    .INIT(32'hFFC8FFFF)) 
    ram_reg_0_i_21
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ram_reg_0_i_52_n_4),
        .I4(ram_reg_0_i_53_n_4),
        .O(\tmp_5_reg_5573_reg[11]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFDF)) 
    ram_reg_0_i_212
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(ap_CS_fsm_pp0_stage17),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_0_i_212_n_4));
  LUT6 #(
    .INIT(64'hCFCFCFCFEFEFCFFF)) 
    ram_reg_0_i_22
       (.I0(ram_reg_0_i_54_n_4),
        .I1(ram_reg_0_i_55_n_4),
        .I2(ram_reg_0_i_53_n_4),
        .I3(ram_reg_0_i_56_n_4),
        .I4(ram_reg_0_i_57_n_4),
        .I5(ram_reg_0_i_52_n_4),
        .O(\tmp_5_reg_5573_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00003337)) 
    ram_reg_0_i_222
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ram_reg_1_i_92_n_4),
        .O(ram_reg_0_i_222_n_4));
  LUT6 #(
    .INIT(64'hFFFFBBBAAAAAAAAA)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_i_58_n_4),
        .I1(ram_reg_0_i_55_n_4),
        .I2(ram_reg_0_i_59_n_4),
        .I3(ram_reg_0_i_60_n_4),
        .I4(ram_reg_0_i_61_n_4),
        .I5(ram_reg_0_i_53_n_4),
        .O(\tmp_5_reg_5573_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_231
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_231_n_4));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_246
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_246_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF7F77777777)) 
    ram_reg_0_i_24__0
       (.I0(ram_reg_0_i_62_n_4),
        .I1(ram_reg_0_i_63_n_4),
        .I2(ram_reg_0_i_64_n_4),
        .I3(ram_reg_0_i_65_n_4),
        .I4(ram_reg_0_i_66_n_4),
        .I5(ram_reg_0_i_53_n_4),
        .O(\tmp_5_reg_5573_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_i_67_n_4),
        .I1(ram_reg_0_i_68_n_4),
        .I2(ram_reg_0_i_69_n_4),
        .I3(ram_reg_0_i_70_n_4),
        .I4(ram_reg_0_i_71_n_4),
        .I5(ram_reg_0_i_53_n_4),
        .O(\tmp_5_reg_5573_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_274
       (.I0(ap_CS_fsm_pp0_stage29),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_274_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3
       (.I0(C_V_address0[6]),
        .I1(Q[2]),
        .I2(data0[11]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[11]),
        .O(address0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_355
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_CS_fsm_pp0_stage25),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ram_reg_0_i_416_n_4),
        .I5(ram_reg_0_i_417_n_4),
        .O(ram_reg_0_i_355_n_4));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_370
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_370_n_4));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_0_i_396
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_396_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4
       (.I0(C_V_address0[5]),
        .I1(Q[2]),
        .I2(data0[10]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[10]),
        .O(address0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_416
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(ap_CS_fsm_pp0_stage28),
        .O(ram_reg_0_i_416_n_4));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_417
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_CS_fsm_pp0_stage19),
        .O(ram_reg_0_i_417_n_4));
  LUT6 #(
    .INIT(64'hFFFF00E200000000)) 
    ram_reg_0_i_44
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ram_reg_0_i_156_n_4),
        .I4(ram_reg_0_i_58_n_4),
        .I5(Q[1]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0000EFEFEEFFEFEF)) 
    ram_reg_0_i_46
       (.I0(ram_reg_0_i_156_n_4),
        .I1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_46_n_4));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_i_52_n_4),
        .I1(ram_reg_0_i_53_n_4),
        .I2(ram_reg_0_i_162_n_4),
        .I3(ram_reg_0_i_163_n_4),
        .I4(ram_reg_0_i_57_n_4),
        .O(ram_reg_0_i_48_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5
       (.I0(C_V_address0[4]),
        .I1(Q[2]),
        .I2(data0[9]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[9]),
        .O(address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_50
       (.I0(ram_reg_0_i_53_n_4),
        .I1(ram_reg_0_i_52_n_4),
        .O(ram_reg_0_i_50_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFF0FFF0)) 
    ram_reg_0_i_52
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ram_reg_0_i_55_n_4),
        .I3(ram_reg_0_i_60_n_4),
        .I4(ap_CS_fsm_pp0_stage24),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_52_n_4));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    ram_reg_0_i_53
       (.I0(ram_reg_0_i_172_n_4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ram_reg_0_i_53_n_4));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_54
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_54_n_4));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E200)) 
    ram_reg_0_i_55
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage28),
        .I4(ap_CS_fsm_pp0_stage29),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(ram_reg_0_i_55_n_4));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_0_i_56
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_0_i_56_n_4));
  LUT6 #(
    .INIT(64'h0055015500000000)) 
    ram_reg_0_i_57
       (.I0(ram_reg_0_i_173_n_4),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ram_reg_0_i_174_n_4),
        .O(ram_reg_0_i_57_n_4));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_0_i_58
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_58_n_4));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_59
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_59_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6
       (.I0(C_V_address0[3]),
        .I1(Q[2]),
        .I2(data0[8]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[8]),
        .O(address0[3]));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_0_i_60
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_0_i_60_n_4));
  LUT6 #(
    .INIT(64'h040F04040F0F0F0F)) 
    ram_reg_0_i_61
       (.I0(ram_reg_0_i_175_n_4),
        .I1(ram_reg_0_i_57_n_4),
        .I2(ram_reg_0_i_52_n_4),
        .I3(ram_reg_1_i_63_n_4),
        .I4(ram_reg_0_i_173_n_4),
        .I5(ram_reg_0_i_176_n_4),
        .O(ram_reg_0_i_61_n_4));
  LUT6 #(
    .INIT(64'hC8FFCFFFF8FFFFFF)) 
    ram_reg_0_i_62
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_0_i_62_n_4));
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_0_i_63
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_63_n_4));
  LUT6 #(
    .INIT(64'hAAAAAAAA02000202)) 
    ram_reg_0_i_64
       (.I0(ram_reg_0_i_177_n_4),
        .I1(ram_reg_0_i_178_n_4),
        .I2(ram_reg_0_i_179_n_4),
        .I3(ram_reg_0_i_60_n_4),
        .I4(ram_reg_0_i_180_n_4),
        .I5(ram_reg_0_i_55_n_4),
        .O(ram_reg_0_i_64_n_4));
  LUT6 #(
    .INIT(64'hAA2AAAAA2A2A2A2A)) 
    ram_reg_0_i_65
       (.I0(ram_reg_0_i_181_n_4),
        .I1(ram_reg_0_i_182_n_4),
        .I2(ram_reg_0_i_176_n_4),
        .I3(ram_reg_0_i_183_n_4),
        .I4(ram_reg_0_i_184_n_4),
        .I5(ram0_reg_0_i_49_n_4),
        .O(ram_reg_0_i_65_n_4));
  LUT6 #(
    .INIT(64'h202220222022AAAA)) 
    ram_reg_0_i_66
       (.I0(ram_reg_0_i_137_n_4),
        .I1(ram_reg_0_i_54_n_4),
        .I2(ram_reg_0_i_185_n_4),
        .I3(ram_reg_0_i_186_n_4),
        .I4(ram_reg_0_i_187_n_4),
        .I5(ram_reg_0_i_163_n_4),
        .O(ram_reg_0_i_66_n_4));
  LUT6 #(
    .INIT(64'hBABBBABABABABABA)) 
    ram_reg_0_i_67
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(temp_sum_V_60_1_fu_4200),
        .I2(temp_sum_V_58_1_fu_4120),
        .I3(temp_sum_V_56_1_fu_4040),
        .I4(ap_CS_fsm_pp0_stage31),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_67_n_4));
  LUT6 #(
    .INIT(64'h5555555500015555)) 
    ram_reg_0_i_68
       (.I0(ram_reg_0_i_55_n_4),
        .I1(ram_reg_0_i_60_n_4),
        .I2(ram_reg_0_i_59_n_4),
        .I3(ram_reg_0_i_188_n_4),
        .I4(ram_reg_0_i_189_n_4),
        .I5(ram_reg_0_i_179_n_4),
        .O(ram_reg_0_i_68_n_4));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_0_i_69
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage29),
        .O(ram_reg_0_i_69_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7
       (.I0(C_V_address0[2]),
        .I1(Q[2]),
        .I2(data0[7]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[7]),
        .O(address0[2]));
  LUT6 #(
    .INIT(64'h4444455500000000)) 
    ram_reg_0_i_70
       (.I0(ram_reg_0_i_52_n_4),
        .I1(ram_reg_0_i_190_n_4),
        .I2(ram_reg_0_i_191_n_4),
        .I3(ram_reg_0_i_184_n_4),
        .I4(ram_reg_0_i_173_n_4),
        .I5(ram_reg_0_i_192_n_4),
        .O(ram_reg_0_i_70_n_4));
  LUT6 #(
    .INIT(64'hA200AAAAAAAAAAAA)) 
    ram_reg_0_i_71
       (.I0(ram_reg_0_i_137_n_4),
        .I1(ram_reg_0_i_186_n_4),
        .I2(ram_reg_0_i_193_n_4),
        .I3(ram_reg_0_i_194_n_4),
        .I4(ram_reg_0_i_195_n_4),
        .I5(ram_reg_0_i_196_n_4),
        .O(ram_reg_0_i_71_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8
       (.I0(C_V_address0[1]),
        .I1(Q[2]),
        .I2(data0[6]),
        .I3(ram_reg_0_i_48_n_4),
        .I4(data31[6]),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'hBB88B888BBBBBBBB)) 
    ram_reg_0_i_9
       (.I0(C_V_address0[0]),
        .I1(Q[2]),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage21),
        .I5(ram_reg_0_i_50_n_4),
        .O(address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_1_i_166
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_1_i_166_n_4));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_1_i_195
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .O(ram_reg_1_i_195_n_4));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFFFCCC8)) 
    ram_reg_1_i_21
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ram_reg_1_i_92_n_4),
        .O(ram_reg_1_i_21_n_4));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    ram_reg_1_i_63
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_1_i_63_n_4));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hAFAFAFBF)) 
    ram_reg_1_i_92
       (.I0(ram_reg_0_i_173_n_4),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_1_i_92_n_4));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_1_i_95
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(ram_reg_1_i_95_n_4));
  FDRE \row_fu_436_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[6]),
        .Q(\row_fu_436_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_436_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\row_fu_436_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_436_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\row_fu_436_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_436_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\row_fu_436_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_436_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[10]),
        .Q(\row_fu_436_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_436_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_176),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[11]),
        .Q(\row_fu_436_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_5573[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln68_reg_5303_reg_n_4_[0] ),
        .O(tmp_5_reg_5573_reg0));
  FDRE \tmp_5_reg_5573_reg[10] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[10]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_5573_reg[11] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[11]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_5573_reg[6] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[6]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_5573_reg[7] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[7]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_5573_reg[8] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[8]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_5573_reg[9] 
       (.C(ap_clk),
        .CE(tmp_5_reg_5573_reg0),
        .D(data31[9]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[10] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[4]),
        .Q(\tmp_67_reg_5385_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[11] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[5]),
        .Q(\tmp_67_reg_5385_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[6] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[0]),
        .Q(\tmp_67_reg_5385_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[7] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[1]),
        .Q(\tmp_67_reg_5385_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[8] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[2]),
        .Q(\tmp_67_reg_5385_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \tmp_67_reg_5385_reg[9] 
       (.C(ap_clk),
        .CE(cmp59_reg_53120),
        .D(grp_matmul_Pipeline_nopart1_nopart2_fu_144_A_V_address0[3]),
        .Q(\tmp_67_reg_5385_reg_n_4_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_readA
   (gmem0_RREADY,
    we0,
    \ap_CS_fsm_reg[71] ,
    grp_matmul_Pipeline_readA_fu_128_ap_ready,
    d0,
    \j_fu_70_reg[4]_0 ,
    A_V_address0,
    ap_done_cache,
    Q,
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    D,
    \icmp_ln34_reg_333_reg[0]_0 );
  output gmem0_RREADY;
  output we0;
  output \ap_CS_fsm_reg[71] ;
  output grp_matmul_Pipeline_readA_fu_128_ap_ready;
  output [15:0]d0;
  output [4:0]\j_fu_70_reg[4]_0 ;
  output [6:0]A_V_address0;
  output ap_done_cache;
  input [1:0]Q;
  input grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]D;
  input [0:0]\icmp_ln34_reg_333_reg[0]_0 ;

  wire [6:0]A_V_address0;
  wire [31:0]D;
  wire \FSM_sequential_state[1]_i_3_n_4 ;
  wire \FSM_sequential_state[1]_i_4_n_4 ;
  wire \FSM_sequential_state[1]_i_5_n_4 ;
  wire \FSM_sequential_state[1]_i_6_n_4 ;
  wire [1:0]Q;
  wire [12:0]add_ln34_fu_148_p2;
  wire \ap_CS_fsm[0]_i_3_n_4 ;
  wire \ap_CS_fsm[15]_i_1_n_4 ;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire [495:0]ap_phi_reg_pp0_iter1_empty_29_reg_106;
  wire ap_phi_reg_pp0_iter1_empty_29_reg_1060;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_RREADY;
  wire [31:0]gmem0_addr_read_10_reg_396;
  wire gmem0_addr_read_10_reg_3960;
  wire [31:0]gmem0_addr_read_11_reg_401;
  wire gmem0_addr_read_11_reg_4010;
  wire [31:0]gmem0_addr_read_12_reg_406;
  wire gmem0_addr_read_12_reg_4060;
  wire [31:0]gmem0_addr_read_13_reg_411;
  wire gmem0_addr_read_13_reg_4110;
  wire [31:0]gmem0_addr_read_14_reg_416;
  wire gmem0_addr_read_14_reg_4160;
  wire [31:0]gmem0_addr_read_15_reg_426;
  wire gmem0_addr_read_15_reg_4260;
  wire [31:0]gmem0_addr_read_1_reg_351;
  wire gmem0_addr_read_1_reg_3510;
  wire [31:0]gmem0_addr_read_2_reg_356;
  wire gmem0_addr_read_2_reg_3560;
  wire [31:0]gmem0_addr_read_3_reg_361;
  wire gmem0_addr_read_3_reg_3610;
  wire [31:0]gmem0_addr_read_4_reg_366;
  wire gmem0_addr_read_4_reg_3660;
  wire [31:0]gmem0_addr_read_5_reg_371;
  wire gmem0_addr_read_5_reg_3710;
  wire [31:0]gmem0_addr_read_6_reg_376;
  wire gmem0_addr_read_6_reg_3760;
  wire [31:0]gmem0_addr_read_7_reg_381;
  wire gmem0_addr_read_7_reg_3810;
  wire [31:0]gmem0_addr_read_8_reg_386;
  wire gmem0_addr_read_8_reg_3860;
  wire [31:0]gmem0_addr_read_9_reg_391;
  wire gmem0_addr_read_9_reg_3910;
  wire [31:0]gmem0_addr_read_reg_346;
  wire gmem0_addr_read_reg_3460;
  wire \gmem0_addr_read_reg_346[31]_i_2_n_4 ;
  wire grp_matmul_Pipeline_readA_fu_128_A_V_ce0;
  wire grp_matmul_Pipeline_readA_fu_128_ap_ready;
  wire grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  wire [5:0]i_3_fu_212_p3;
  wire i_fu_740;
  wire \i_fu_74[0]_i_3_n_4 ;
  wire \i_fu_74[0]_i_4_n_4 ;
  wire \i_fu_74[0]_i_5_n_4 ;
  wire [5:0]i_fu_74_reg;
  wire \i_fu_74_reg[0]_i_1_n_10 ;
  wire \i_fu_74_reg[0]_i_1_n_11 ;
  wire \i_fu_74_reg[0]_i_1_n_4 ;
  wire \i_fu_74_reg[0]_i_1_n_5 ;
  wire \i_fu_74_reg[0]_i_1_n_6 ;
  wire \i_fu_74_reg[0]_i_1_n_7 ;
  wire \i_fu_74_reg[0]_i_1_n_8 ;
  wire \i_fu_74_reg[0]_i_1_n_9 ;
  wire \i_fu_74_reg[4]_i_1_n_10 ;
  wire \i_fu_74_reg[4]_i_1_n_11 ;
  wire \i_fu_74_reg[4]_i_1_n_7 ;
  wire icmp_ln34_reg_333_pp0_iter1_reg;
  wire \icmp_ln34_reg_333_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ;
  wire \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ;
  wire [0:0]\icmp_ln34_reg_333_reg[0]_0 ;
  wire \icmp_ln34_reg_333_reg_n_4_[0] ;
  wire icmp_ln36_fu_188_p2;
  wire icmp_ln40_reg_337_pp0_iter1_reg;
  wire \icmp_ln40_reg_337_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ;
  wire \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ;
  wire \icmp_ln40_reg_337_reg_n_4_[0] ;
  wire itr_fu_78;
  wire \itr_fu_78_reg_n_4_[0] ;
  wire \itr_fu_78_reg_n_4_[10] ;
  wire \itr_fu_78_reg_n_4_[11] ;
  wire \itr_fu_78_reg_n_4_[12] ;
  wire \itr_fu_78_reg_n_4_[1] ;
  wire \itr_fu_78_reg_n_4_[2] ;
  wire \itr_fu_78_reg_n_4_[3] ;
  wire \itr_fu_78_reg_n_4_[4] ;
  wire \itr_fu_78_reg_n_4_[5] ;
  wire \itr_fu_78_reg_n_4_[6] ;
  wire \itr_fu_78_reg_n_4_[7] ;
  wire \itr_fu_78_reg_n_4_[8] ;
  wire \itr_fu_78_reg_n_4_[9] ;
  wire [6:6]j_5_fu_200_p3;
  wire [12:0]j_6_fu_279_p2;
  wire [12:5]j_fu_70;
  wire \j_fu_70_reg[12]_i_3_n_5 ;
  wire \j_fu_70_reg[12]_i_3_n_6 ;
  wire \j_fu_70_reg[12]_i_3_n_7 ;
  wire [4:0]\j_fu_70_reg[4]_0 ;
  wire \j_fu_70_reg[4]_i_1_n_4 ;
  wire \j_fu_70_reg[4]_i_1_n_5 ;
  wire \j_fu_70_reg[4]_i_1_n_6 ;
  wire \j_fu_70_reg[4]_i_1_n_7 ;
  wire \j_fu_70_reg[8]_i_1_n_4 ;
  wire \j_fu_70_reg[8]_i_1_n_5 ;
  wire \j_fu_70_reg[8]_i_1_n_6 ;
  wire \j_fu_70_reg[8]_i_1_n_7 ;
  wire ram_reg_0_i_24_n_6;
  wire ram_reg_0_i_24_n_7;
  wire ram_reg_0_i_25_n_4;
  wire ram_reg_0_i_25_n_5;
  wire ram_reg_0_i_25_n_6;
  wire ram_reg_0_i_25_n_7;
  wire ram_reg_0_i_27_n_7;
  wire ram_reg_0_i_28_n_4;
  wire ram_reg_0_i_28_n_5;
  wire ram_reg_0_i_28_n_6;
  wire ram_reg_0_i_28_n_7;
  wire ram_reg_0_i_29_n_4;
  wire ram_reg_0_i_30_n_4;
  wire ram_reg_0_i_31_n_4;
  wire ram_reg_0_i_32_n_4;
  wire ram_reg_0_i_33_n_4;
  wire ram_reg_0_i_34_n_4;
  wire ram_reg_0_i_35_n_4;
  wire [495:0]shiftreg4_fu_66;
  wire \shiftreg4_fu_66[0]_i_1_n_4 ;
  wire \shiftreg4_fu_66[100]_i_1_n_4 ;
  wire \shiftreg4_fu_66[101]_i_1_n_4 ;
  wire \shiftreg4_fu_66[102]_i_1_n_4 ;
  wire \shiftreg4_fu_66[103]_i_1_n_4 ;
  wire \shiftreg4_fu_66[104]_i_1_n_4 ;
  wire \shiftreg4_fu_66[105]_i_1_n_4 ;
  wire \shiftreg4_fu_66[106]_i_1_n_4 ;
  wire \shiftreg4_fu_66[107]_i_1_n_4 ;
  wire \shiftreg4_fu_66[108]_i_1_n_4 ;
  wire \shiftreg4_fu_66[109]_i_1_n_4 ;
  wire \shiftreg4_fu_66[10]_i_1_n_4 ;
  wire \shiftreg4_fu_66[110]_i_1_n_4 ;
  wire \shiftreg4_fu_66[111]_i_1_n_4 ;
  wire \shiftreg4_fu_66[112]_i_1_n_4 ;
  wire \shiftreg4_fu_66[113]_i_1_n_4 ;
  wire \shiftreg4_fu_66[114]_i_1_n_4 ;
  wire \shiftreg4_fu_66[115]_i_1_n_4 ;
  wire \shiftreg4_fu_66[116]_i_1_n_4 ;
  wire \shiftreg4_fu_66[117]_i_1_n_4 ;
  wire \shiftreg4_fu_66[118]_i_1_n_4 ;
  wire \shiftreg4_fu_66[119]_i_1_n_4 ;
  wire \shiftreg4_fu_66[11]_i_1_n_4 ;
  wire \shiftreg4_fu_66[120]_i_1_n_4 ;
  wire \shiftreg4_fu_66[121]_i_1_n_4 ;
  wire \shiftreg4_fu_66[122]_i_1_n_4 ;
  wire \shiftreg4_fu_66[123]_i_1_n_4 ;
  wire \shiftreg4_fu_66[124]_i_1_n_4 ;
  wire \shiftreg4_fu_66[125]_i_1_n_4 ;
  wire \shiftreg4_fu_66[126]_i_1_n_4 ;
  wire \shiftreg4_fu_66[127]_i_1_n_4 ;
  wire \shiftreg4_fu_66[128]_i_1_n_4 ;
  wire \shiftreg4_fu_66[129]_i_1_n_4 ;
  wire \shiftreg4_fu_66[12]_i_1_n_4 ;
  wire \shiftreg4_fu_66[130]_i_1_n_4 ;
  wire \shiftreg4_fu_66[131]_i_1_n_4 ;
  wire \shiftreg4_fu_66[132]_i_1_n_4 ;
  wire \shiftreg4_fu_66[133]_i_1_n_4 ;
  wire \shiftreg4_fu_66[134]_i_1_n_4 ;
  wire \shiftreg4_fu_66[135]_i_1_n_4 ;
  wire \shiftreg4_fu_66[136]_i_1_n_4 ;
  wire \shiftreg4_fu_66[137]_i_1_n_4 ;
  wire \shiftreg4_fu_66[138]_i_1_n_4 ;
  wire \shiftreg4_fu_66[139]_i_1_n_4 ;
  wire \shiftreg4_fu_66[13]_i_1_n_4 ;
  wire \shiftreg4_fu_66[140]_i_1_n_4 ;
  wire \shiftreg4_fu_66[141]_i_1_n_4 ;
  wire \shiftreg4_fu_66[142]_i_1_n_4 ;
  wire \shiftreg4_fu_66[143]_i_1_n_4 ;
  wire \shiftreg4_fu_66[144]_i_1_n_4 ;
  wire \shiftreg4_fu_66[145]_i_1_n_4 ;
  wire \shiftreg4_fu_66[146]_i_1_n_4 ;
  wire \shiftreg4_fu_66[147]_i_1_n_4 ;
  wire \shiftreg4_fu_66[148]_i_1_n_4 ;
  wire \shiftreg4_fu_66[149]_i_1_n_4 ;
  wire \shiftreg4_fu_66[14]_i_1_n_4 ;
  wire \shiftreg4_fu_66[150]_i_1_n_4 ;
  wire \shiftreg4_fu_66[151]_i_1_n_4 ;
  wire \shiftreg4_fu_66[152]_i_1_n_4 ;
  wire \shiftreg4_fu_66[153]_i_1_n_4 ;
  wire \shiftreg4_fu_66[154]_i_1_n_4 ;
  wire \shiftreg4_fu_66[155]_i_1_n_4 ;
  wire \shiftreg4_fu_66[156]_i_1_n_4 ;
  wire \shiftreg4_fu_66[157]_i_1_n_4 ;
  wire \shiftreg4_fu_66[158]_i_1_n_4 ;
  wire \shiftreg4_fu_66[159]_i_1_n_4 ;
  wire \shiftreg4_fu_66[15]_i_1_n_4 ;
  wire \shiftreg4_fu_66[160]_i_1_n_4 ;
  wire \shiftreg4_fu_66[161]_i_1_n_4 ;
  wire \shiftreg4_fu_66[162]_i_1_n_4 ;
  wire \shiftreg4_fu_66[163]_i_1_n_4 ;
  wire \shiftreg4_fu_66[164]_i_1_n_4 ;
  wire \shiftreg4_fu_66[165]_i_1_n_4 ;
  wire \shiftreg4_fu_66[166]_i_1_n_4 ;
  wire \shiftreg4_fu_66[167]_i_1_n_4 ;
  wire \shiftreg4_fu_66[168]_i_1_n_4 ;
  wire \shiftreg4_fu_66[169]_i_1_n_4 ;
  wire \shiftreg4_fu_66[16]_i_1_n_4 ;
  wire \shiftreg4_fu_66[170]_i_1_n_4 ;
  wire \shiftreg4_fu_66[171]_i_1_n_4 ;
  wire \shiftreg4_fu_66[172]_i_1_n_4 ;
  wire \shiftreg4_fu_66[173]_i_1_n_4 ;
  wire \shiftreg4_fu_66[174]_i_1_n_4 ;
  wire \shiftreg4_fu_66[175]_i_1_n_4 ;
  wire \shiftreg4_fu_66[176]_i_1_n_4 ;
  wire \shiftreg4_fu_66[177]_i_1_n_4 ;
  wire \shiftreg4_fu_66[178]_i_1_n_4 ;
  wire \shiftreg4_fu_66[179]_i_1_n_4 ;
  wire \shiftreg4_fu_66[17]_i_1_n_4 ;
  wire \shiftreg4_fu_66[180]_i_1_n_4 ;
  wire \shiftreg4_fu_66[181]_i_1_n_4 ;
  wire \shiftreg4_fu_66[182]_i_1_n_4 ;
  wire \shiftreg4_fu_66[183]_i_1_n_4 ;
  wire \shiftreg4_fu_66[184]_i_1_n_4 ;
  wire \shiftreg4_fu_66[185]_i_1_n_4 ;
  wire \shiftreg4_fu_66[186]_i_1_n_4 ;
  wire \shiftreg4_fu_66[187]_i_1_n_4 ;
  wire \shiftreg4_fu_66[188]_i_1_n_4 ;
  wire \shiftreg4_fu_66[189]_i_1_n_4 ;
  wire \shiftreg4_fu_66[18]_i_1_n_4 ;
  wire \shiftreg4_fu_66[190]_i_1_n_4 ;
  wire \shiftreg4_fu_66[191]_i_1_n_4 ;
  wire \shiftreg4_fu_66[192]_i_1_n_4 ;
  wire \shiftreg4_fu_66[193]_i_1_n_4 ;
  wire \shiftreg4_fu_66[194]_i_1_n_4 ;
  wire \shiftreg4_fu_66[195]_i_1_n_4 ;
  wire \shiftreg4_fu_66[196]_i_1_n_4 ;
  wire \shiftreg4_fu_66[197]_i_1_n_4 ;
  wire \shiftreg4_fu_66[198]_i_1_n_4 ;
  wire \shiftreg4_fu_66[199]_i_1_n_4 ;
  wire \shiftreg4_fu_66[19]_i_1_n_4 ;
  wire \shiftreg4_fu_66[1]_i_1_n_4 ;
  wire \shiftreg4_fu_66[200]_i_1_n_4 ;
  wire \shiftreg4_fu_66[201]_i_1_n_4 ;
  wire \shiftreg4_fu_66[202]_i_1_n_4 ;
  wire \shiftreg4_fu_66[203]_i_1_n_4 ;
  wire \shiftreg4_fu_66[204]_i_1_n_4 ;
  wire \shiftreg4_fu_66[205]_i_1_n_4 ;
  wire \shiftreg4_fu_66[206]_i_1_n_4 ;
  wire \shiftreg4_fu_66[207]_i_1_n_4 ;
  wire \shiftreg4_fu_66[208]_i_1_n_4 ;
  wire \shiftreg4_fu_66[209]_i_1_n_4 ;
  wire \shiftreg4_fu_66[20]_i_1_n_4 ;
  wire \shiftreg4_fu_66[210]_i_1_n_4 ;
  wire \shiftreg4_fu_66[211]_i_1_n_4 ;
  wire \shiftreg4_fu_66[212]_i_1_n_4 ;
  wire \shiftreg4_fu_66[213]_i_1_n_4 ;
  wire \shiftreg4_fu_66[214]_i_1_n_4 ;
  wire \shiftreg4_fu_66[215]_i_1_n_4 ;
  wire \shiftreg4_fu_66[216]_i_1_n_4 ;
  wire \shiftreg4_fu_66[217]_i_1_n_4 ;
  wire \shiftreg4_fu_66[218]_i_1_n_4 ;
  wire \shiftreg4_fu_66[219]_i_1_n_4 ;
  wire \shiftreg4_fu_66[21]_i_1_n_4 ;
  wire \shiftreg4_fu_66[220]_i_1_n_4 ;
  wire \shiftreg4_fu_66[221]_i_1_n_4 ;
  wire \shiftreg4_fu_66[222]_i_1_n_4 ;
  wire \shiftreg4_fu_66[223]_i_1_n_4 ;
  wire \shiftreg4_fu_66[224]_i_1_n_4 ;
  wire \shiftreg4_fu_66[225]_i_1_n_4 ;
  wire \shiftreg4_fu_66[226]_i_1_n_4 ;
  wire \shiftreg4_fu_66[227]_i_1_n_4 ;
  wire \shiftreg4_fu_66[228]_i_1_n_4 ;
  wire \shiftreg4_fu_66[229]_i_1_n_4 ;
  wire \shiftreg4_fu_66[22]_i_1_n_4 ;
  wire \shiftreg4_fu_66[230]_i_1_n_4 ;
  wire \shiftreg4_fu_66[231]_i_1_n_4 ;
  wire \shiftreg4_fu_66[232]_i_1_n_4 ;
  wire \shiftreg4_fu_66[233]_i_1_n_4 ;
  wire \shiftreg4_fu_66[234]_i_1_n_4 ;
  wire \shiftreg4_fu_66[235]_i_1_n_4 ;
  wire \shiftreg4_fu_66[236]_i_1_n_4 ;
  wire \shiftreg4_fu_66[237]_i_1_n_4 ;
  wire \shiftreg4_fu_66[238]_i_1_n_4 ;
  wire \shiftreg4_fu_66[239]_i_1_n_4 ;
  wire \shiftreg4_fu_66[23]_i_1_n_4 ;
  wire \shiftreg4_fu_66[240]_i_1_n_4 ;
  wire \shiftreg4_fu_66[241]_i_1_n_4 ;
  wire \shiftreg4_fu_66[242]_i_1_n_4 ;
  wire \shiftreg4_fu_66[243]_i_1_n_4 ;
  wire \shiftreg4_fu_66[244]_i_1_n_4 ;
  wire \shiftreg4_fu_66[245]_i_1_n_4 ;
  wire \shiftreg4_fu_66[246]_i_1_n_4 ;
  wire \shiftreg4_fu_66[247]_i_1_n_4 ;
  wire \shiftreg4_fu_66[248]_i_1_n_4 ;
  wire \shiftreg4_fu_66[249]_i_1_n_4 ;
  wire \shiftreg4_fu_66[24]_i_1_n_4 ;
  wire \shiftreg4_fu_66[250]_i_1_n_4 ;
  wire \shiftreg4_fu_66[251]_i_1_n_4 ;
  wire \shiftreg4_fu_66[252]_i_1_n_4 ;
  wire \shiftreg4_fu_66[253]_i_1_n_4 ;
  wire \shiftreg4_fu_66[254]_i_1_n_4 ;
  wire \shiftreg4_fu_66[255]_i_1_n_4 ;
  wire \shiftreg4_fu_66[256]_i_1_n_4 ;
  wire \shiftreg4_fu_66[257]_i_1_n_4 ;
  wire \shiftreg4_fu_66[258]_i_1_n_4 ;
  wire \shiftreg4_fu_66[259]_i_1_n_4 ;
  wire \shiftreg4_fu_66[25]_i_1_n_4 ;
  wire \shiftreg4_fu_66[260]_i_1_n_4 ;
  wire \shiftreg4_fu_66[261]_i_1_n_4 ;
  wire \shiftreg4_fu_66[262]_i_1_n_4 ;
  wire \shiftreg4_fu_66[263]_i_1_n_4 ;
  wire \shiftreg4_fu_66[264]_i_1_n_4 ;
  wire \shiftreg4_fu_66[265]_i_1_n_4 ;
  wire \shiftreg4_fu_66[266]_i_1_n_4 ;
  wire \shiftreg4_fu_66[267]_i_1_n_4 ;
  wire \shiftreg4_fu_66[268]_i_1_n_4 ;
  wire \shiftreg4_fu_66[269]_i_1_n_4 ;
  wire \shiftreg4_fu_66[26]_i_1_n_4 ;
  wire \shiftreg4_fu_66[270]_i_1_n_4 ;
  wire \shiftreg4_fu_66[271]_i_1_n_4 ;
  wire \shiftreg4_fu_66[272]_i_1_n_4 ;
  wire \shiftreg4_fu_66[273]_i_1_n_4 ;
  wire \shiftreg4_fu_66[274]_i_1_n_4 ;
  wire \shiftreg4_fu_66[275]_i_1_n_4 ;
  wire \shiftreg4_fu_66[276]_i_1_n_4 ;
  wire \shiftreg4_fu_66[277]_i_1_n_4 ;
  wire \shiftreg4_fu_66[278]_i_1_n_4 ;
  wire \shiftreg4_fu_66[279]_i_1_n_4 ;
  wire \shiftreg4_fu_66[27]_i_1_n_4 ;
  wire \shiftreg4_fu_66[280]_i_1_n_4 ;
  wire \shiftreg4_fu_66[281]_i_1_n_4 ;
  wire \shiftreg4_fu_66[282]_i_1_n_4 ;
  wire \shiftreg4_fu_66[283]_i_1_n_4 ;
  wire \shiftreg4_fu_66[284]_i_1_n_4 ;
  wire \shiftreg4_fu_66[285]_i_1_n_4 ;
  wire \shiftreg4_fu_66[286]_i_1_n_4 ;
  wire \shiftreg4_fu_66[287]_i_1_n_4 ;
  wire \shiftreg4_fu_66[288]_i_1_n_4 ;
  wire \shiftreg4_fu_66[289]_i_1_n_4 ;
  wire \shiftreg4_fu_66[28]_i_1_n_4 ;
  wire \shiftreg4_fu_66[290]_i_1_n_4 ;
  wire \shiftreg4_fu_66[291]_i_1_n_4 ;
  wire \shiftreg4_fu_66[292]_i_1_n_4 ;
  wire \shiftreg4_fu_66[293]_i_1_n_4 ;
  wire \shiftreg4_fu_66[294]_i_1_n_4 ;
  wire \shiftreg4_fu_66[295]_i_1_n_4 ;
  wire \shiftreg4_fu_66[296]_i_1_n_4 ;
  wire \shiftreg4_fu_66[297]_i_1_n_4 ;
  wire \shiftreg4_fu_66[298]_i_1_n_4 ;
  wire \shiftreg4_fu_66[299]_i_1_n_4 ;
  wire \shiftreg4_fu_66[29]_i_1_n_4 ;
  wire \shiftreg4_fu_66[2]_i_1_n_4 ;
  wire \shiftreg4_fu_66[300]_i_1_n_4 ;
  wire \shiftreg4_fu_66[301]_i_1_n_4 ;
  wire \shiftreg4_fu_66[302]_i_1_n_4 ;
  wire \shiftreg4_fu_66[303]_i_1_n_4 ;
  wire \shiftreg4_fu_66[304]_i_1_n_4 ;
  wire \shiftreg4_fu_66[305]_i_1_n_4 ;
  wire \shiftreg4_fu_66[306]_i_1_n_4 ;
  wire \shiftreg4_fu_66[307]_i_1_n_4 ;
  wire \shiftreg4_fu_66[308]_i_1_n_4 ;
  wire \shiftreg4_fu_66[309]_i_1_n_4 ;
  wire \shiftreg4_fu_66[30]_i_1_n_4 ;
  wire \shiftreg4_fu_66[310]_i_1_n_4 ;
  wire \shiftreg4_fu_66[311]_i_1_n_4 ;
  wire \shiftreg4_fu_66[312]_i_1_n_4 ;
  wire \shiftreg4_fu_66[313]_i_1_n_4 ;
  wire \shiftreg4_fu_66[314]_i_1_n_4 ;
  wire \shiftreg4_fu_66[315]_i_1_n_4 ;
  wire \shiftreg4_fu_66[316]_i_1_n_4 ;
  wire \shiftreg4_fu_66[317]_i_1_n_4 ;
  wire \shiftreg4_fu_66[318]_i_1_n_4 ;
  wire \shiftreg4_fu_66[319]_i_1_n_4 ;
  wire \shiftreg4_fu_66[31]_i_1_n_4 ;
  wire \shiftreg4_fu_66[320]_i_1_n_4 ;
  wire \shiftreg4_fu_66[321]_i_1_n_4 ;
  wire \shiftreg4_fu_66[322]_i_1_n_4 ;
  wire \shiftreg4_fu_66[323]_i_1_n_4 ;
  wire \shiftreg4_fu_66[324]_i_1_n_4 ;
  wire \shiftreg4_fu_66[325]_i_1_n_4 ;
  wire \shiftreg4_fu_66[326]_i_1_n_4 ;
  wire \shiftreg4_fu_66[327]_i_1_n_4 ;
  wire \shiftreg4_fu_66[328]_i_1_n_4 ;
  wire \shiftreg4_fu_66[329]_i_1_n_4 ;
  wire \shiftreg4_fu_66[32]_i_1_n_4 ;
  wire \shiftreg4_fu_66[330]_i_1_n_4 ;
  wire \shiftreg4_fu_66[331]_i_1_n_4 ;
  wire \shiftreg4_fu_66[332]_i_1_n_4 ;
  wire \shiftreg4_fu_66[333]_i_1_n_4 ;
  wire \shiftreg4_fu_66[334]_i_1_n_4 ;
  wire \shiftreg4_fu_66[335]_i_1_n_4 ;
  wire \shiftreg4_fu_66[336]_i_1_n_4 ;
  wire \shiftreg4_fu_66[337]_i_1_n_4 ;
  wire \shiftreg4_fu_66[338]_i_1_n_4 ;
  wire \shiftreg4_fu_66[339]_i_1_n_4 ;
  wire \shiftreg4_fu_66[33]_i_1_n_4 ;
  wire \shiftreg4_fu_66[340]_i_1_n_4 ;
  wire \shiftreg4_fu_66[341]_i_1_n_4 ;
  wire \shiftreg4_fu_66[342]_i_1_n_4 ;
  wire \shiftreg4_fu_66[343]_i_1_n_4 ;
  wire \shiftreg4_fu_66[344]_i_1_n_4 ;
  wire \shiftreg4_fu_66[345]_i_1_n_4 ;
  wire \shiftreg4_fu_66[346]_i_1_n_4 ;
  wire \shiftreg4_fu_66[347]_i_1_n_4 ;
  wire \shiftreg4_fu_66[348]_i_1_n_4 ;
  wire \shiftreg4_fu_66[349]_i_1_n_4 ;
  wire \shiftreg4_fu_66[34]_i_1_n_4 ;
  wire \shiftreg4_fu_66[350]_i_1_n_4 ;
  wire \shiftreg4_fu_66[351]_i_1_n_4 ;
  wire \shiftreg4_fu_66[352]_i_1_n_4 ;
  wire \shiftreg4_fu_66[353]_i_1_n_4 ;
  wire \shiftreg4_fu_66[354]_i_1_n_4 ;
  wire \shiftreg4_fu_66[355]_i_1_n_4 ;
  wire \shiftreg4_fu_66[356]_i_1_n_4 ;
  wire \shiftreg4_fu_66[357]_i_1_n_4 ;
  wire \shiftreg4_fu_66[358]_i_1_n_4 ;
  wire \shiftreg4_fu_66[359]_i_1_n_4 ;
  wire \shiftreg4_fu_66[35]_i_1_n_4 ;
  wire \shiftreg4_fu_66[360]_i_1_n_4 ;
  wire \shiftreg4_fu_66[361]_i_1_n_4 ;
  wire \shiftreg4_fu_66[362]_i_1_n_4 ;
  wire \shiftreg4_fu_66[363]_i_1_n_4 ;
  wire \shiftreg4_fu_66[364]_i_1_n_4 ;
  wire \shiftreg4_fu_66[365]_i_1_n_4 ;
  wire \shiftreg4_fu_66[366]_i_1_n_4 ;
  wire \shiftreg4_fu_66[367]_i_1_n_4 ;
  wire \shiftreg4_fu_66[368]_i_1_n_4 ;
  wire \shiftreg4_fu_66[369]_i_1_n_4 ;
  wire \shiftreg4_fu_66[36]_i_1_n_4 ;
  wire \shiftreg4_fu_66[370]_i_1_n_4 ;
  wire \shiftreg4_fu_66[371]_i_1_n_4 ;
  wire \shiftreg4_fu_66[372]_i_1_n_4 ;
  wire \shiftreg4_fu_66[373]_i_1_n_4 ;
  wire \shiftreg4_fu_66[374]_i_1_n_4 ;
  wire \shiftreg4_fu_66[375]_i_1_n_4 ;
  wire \shiftreg4_fu_66[376]_i_1_n_4 ;
  wire \shiftreg4_fu_66[377]_i_1_n_4 ;
  wire \shiftreg4_fu_66[378]_i_1_n_4 ;
  wire \shiftreg4_fu_66[379]_i_1_n_4 ;
  wire \shiftreg4_fu_66[37]_i_1_n_4 ;
  wire \shiftreg4_fu_66[380]_i_1_n_4 ;
  wire \shiftreg4_fu_66[381]_i_1_n_4 ;
  wire \shiftreg4_fu_66[382]_i_1_n_4 ;
  wire \shiftreg4_fu_66[383]_i_1_n_4 ;
  wire \shiftreg4_fu_66[384]_i_1_n_4 ;
  wire \shiftreg4_fu_66[385]_i_1_n_4 ;
  wire \shiftreg4_fu_66[386]_i_1_n_4 ;
  wire \shiftreg4_fu_66[387]_i_1_n_4 ;
  wire \shiftreg4_fu_66[388]_i_1_n_4 ;
  wire \shiftreg4_fu_66[389]_i_1_n_4 ;
  wire \shiftreg4_fu_66[38]_i_1_n_4 ;
  wire \shiftreg4_fu_66[390]_i_1_n_4 ;
  wire \shiftreg4_fu_66[391]_i_1_n_4 ;
  wire \shiftreg4_fu_66[392]_i_1_n_4 ;
  wire \shiftreg4_fu_66[393]_i_1_n_4 ;
  wire \shiftreg4_fu_66[394]_i_1_n_4 ;
  wire \shiftreg4_fu_66[395]_i_1_n_4 ;
  wire \shiftreg4_fu_66[396]_i_1_n_4 ;
  wire \shiftreg4_fu_66[397]_i_1_n_4 ;
  wire \shiftreg4_fu_66[398]_i_1_n_4 ;
  wire \shiftreg4_fu_66[399]_i_1_n_4 ;
  wire \shiftreg4_fu_66[39]_i_1_n_4 ;
  wire \shiftreg4_fu_66[3]_i_1_n_4 ;
  wire \shiftreg4_fu_66[400]_i_1_n_4 ;
  wire \shiftreg4_fu_66[401]_i_1_n_4 ;
  wire \shiftreg4_fu_66[402]_i_1_n_4 ;
  wire \shiftreg4_fu_66[403]_i_1_n_4 ;
  wire \shiftreg4_fu_66[404]_i_1_n_4 ;
  wire \shiftreg4_fu_66[405]_i_1_n_4 ;
  wire \shiftreg4_fu_66[406]_i_1_n_4 ;
  wire \shiftreg4_fu_66[407]_i_1_n_4 ;
  wire \shiftreg4_fu_66[408]_i_1_n_4 ;
  wire \shiftreg4_fu_66[409]_i_1_n_4 ;
  wire \shiftreg4_fu_66[40]_i_1_n_4 ;
  wire \shiftreg4_fu_66[410]_i_1_n_4 ;
  wire \shiftreg4_fu_66[411]_i_1_n_4 ;
  wire \shiftreg4_fu_66[412]_i_1_n_4 ;
  wire \shiftreg4_fu_66[413]_i_1_n_4 ;
  wire \shiftreg4_fu_66[414]_i_1_n_4 ;
  wire \shiftreg4_fu_66[415]_i_1_n_4 ;
  wire \shiftreg4_fu_66[416]_i_1_n_4 ;
  wire \shiftreg4_fu_66[417]_i_1_n_4 ;
  wire \shiftreg4_fu_66[418]_i_1_n_4 ;
  wire \shiftreg4_fu_66[419]_i_1_n_4 ;
  wire \shiftreg4_fu_66[41]_i_1_n_4 ;
  wire \shiftreg4_fu_66[420]_i_1_n_4 ;
  wire \shiftreg4_fu_66[421]_i_1_n_4 ;
  wire \shiftreg4_fu_66[422]_i_1_n_4 ;
  wire \shiftreg4_fu_66[423]_i_1_n_4 ;
  wire \shiftreg4_fu_66[424]_i_1_n_4 ;
  wire \shiftreg4_fu_66[425]_i_1_n_4 ;
  wire \shiftreg4_fu_66[426]_i_1_n_4 ;
  wire \shiftreg4_fu_66[427]_i_1_n_4 ;
  wire \shiftreg4_fu_66[428]_i_1_n_4 ;
  wire \shiftreg4_fu_66[429]_i_1_n_4 ;
  wire \shiftreg4_fu_66[42]_i_1_n_4 ;
  wire \shiftreg4_fu_66[430]_i_1_n_4 ;
  wire \shiftreg4_fu_66[431]_i_1_n_4 ;
  wire \shiftreg4_fu_66[432]_i_1_n_4 ;
  wire \shiftreg4_fu_66[433]_i_1_n_4 ;
  wire \shiftreg4_fu_66[434]_i_1_n_4 ;
  wire \shiftreg4_fu_66[435]_i_1_n_4 ;
  wire \shiftreg4_fu_66[436]_i_1_n_4 ;
  wire \shiftreg4_fu_66[437]_i_1_n_4 ;
  wire \shiftreg4_fu_66[438]_i_1_n_4 ;
  wire \shiftreg4_fu_66[439]_i_1_n_4 ;
  wire \shiftreg4_fu_66[43]_i_1_n_4 ;
  wire \shiftreg4_fu_66[440]_i_1_n_4 ;
  wire \shiftreg4_fu_66[441]_i_1_n_4 ;
  wire \shiftreg4_fu_66[442]_i_1_n_4 ;
  wire \shiftreg4_fu_66[443]_i_1_n_4 ;
  wire \shiftreg4_fu_66[444]_i_1_n_4 ;
  wire \shiftreg4_fu_66[445]_i_1_n_4 ;
  wire \shiftreg4_fu_66[446]_i_1_n_4 ;
  wire \shiftreg4_fu_66[447]_i_1_n_4 ;
  wire \shiftreg4_fu_66[448]_i_1_n_4 ;
  wire \shiftreg4_fu_66[449]_i_1_n_4 ;
  wire \shiftreg4_fu_66[44]_i_1_n_4 ;
  wire \shiftreg4_fu_66[450]_i_1_n_4 ;
  wire \shiftreg4_fu_66[451]_i_1_n_4 ;
  wire \shiftreg4_fu_66[452]_i_1_n_4 ;
  wire \shiftreg4_fu_66[453]_i_1_n_4 ;
  wire \shiftreg4_fu_66[454]_i_1_n_4 ;
  wire \shiftreg4_fu_66[455]_i_1_n_4 ;
  wire \shiftreg4_fu_66[456]_i_1_n_4 ;
  wire \shiftreg4_fu_66[457]_i_1_n_4 ;
  wire \shiftreg4_fu_66[458]_i_1_n_4 ;
  wire \shiftreg4_fu_66[459]_i_1_n_4 ;
  wire \shiftreg4_fu_66[45]_i_1_n_4 ;
  wire \shiftreg4_fu_66[460]_i_1_n_4 ;
  wire \shiftreg4_fu_66[461]_i_1_n_4 ;
  wire \shiftreg4_fu_66[462]_i_1_n_4 ;
  wire \shiftreg4_fu_66[463]_i_1_n_4 ;
  wire \shiftreg4_fu_66[464]_i_1_n_4 ;
  wire \shiftreg4_fu_66[465]_i_1_n_4 ;
  wire \shiftreg4_fu_66[466]_i_1_n_4 ;
  wire \shiftreg4_fu_66[467]_i_1_n_4 ;
  wire \shiftreg4_fu_66[468]_i_1_n_4 ;
  wire \shiftreg4_fu_66[469]_i_1_n_4 ;
  wire \shiftreg4_fu_66[46]_i_1_n_4 ;
  wire \shiftreg4_fu_66[470]_i_1_n_4 ;
  wire \shiftreg4_fu_66[471]_i_1_n_4 ;
  wire \shiftreg4_fu_66[472]_i_1_n_4 ;
  wire \shiftreg4_fu_66[473]_i_1_n_4 ;
  wire \shiftreg4_fu_66[474]_i_1_n_4 ;
  wire \shiftreg4_fu_66[475]_i_1_n_4 ;
  wire \shiftreg4_fu_66[476]_i_1_n_4 ;
  wire \shiftreg4_fu_66[477]_i_1_n_4 ;
  wire \shiftreg4_fu_66[478]_i_1_n_4 ;
  wire \shiftreg4_fu_66[479]_i_1_n_4 ;
  wire \shiftreg4_fu_66[47]_i_1_n_4 ;
  wire \shiftreg4_fu_66[480]_i_1_n_4 ;
  wire \shiftreg4_fu_66[481]_i_1_n_4 ;
  wire \shiftreg4_fu_66[482]_i_1_n_4 ;
  wire \shiftreg4_fu_66[483]_i_1_n_4 ;
  wire \shiftreg4_fu_66[484]_i_1_n_4 ;
  wire \shiftreg4_fu_66[485]_i_1_n_4 ;
  wire \shiftreg4_fu_66[486]_i_1_n_4 ;
  wire \shiftreg4_fu_66[487]_i_1_n_4 ;
  wire \shiftreg4_fu_66[488]_i_1_n_4 ;
  wire \shiftreg4_fu_66[489]_i_1_n_4 ;
  wire \shiftreg4_fu_66[48]_i_1_n_4 ;
  wire \shiftreg4_fu_66[490]_i_1_n_4 ;
  wire \shiftreg4_fu_66[491]_i_1_n_4 ;
  wire \shiftreg4_fu_66[492]_i_1_n_4 ;
  wire \shiftreg4_fu_66[493]_i_1_n_4 ;
  wire \shiftreg4_fu_66[494]_i_1_n_4 ;
  wire \shiftreg4_fu_66[495]_i_1_n_4 ;
  wire \shiftreg4_fu_66[49]_i_1_n_4 ;
  wire \shiftreg4_fu_66[4]_i_1_n_4 ;
  wire \shiftreg4_fu_66[50]_i_1_n_4 ;
  wire \shiftreg4_fu_66[51]_i_1_n_4 ;
  wire \shiftreg4_fu_66[52]_i_1_n_4 ;
  wire \shiftreg4_fu_66[53]_i_1_n_4 ;
  wire \shiftreg4_fu_66[54]_i_1_n_4 ;
  wire \shiftreg4_fu_66[55]_i_1_n_4 ;
  wire \shiftreg4_fu_66[56]_i_1_n_4 ;
  wire \shiftreg4_fu_66[57]_i_1_n_4 ;
  wire \shiftreg4_fu_66[58]_i_1_n_4 ;
  wire \shiftreg4_fu_66[59]_i_1_n_4 ;
  wire \shiftreg4_fu_66[5]_i_1_n_4 ;
  wire \shiftreg4_fu_66[60]_i_1_n_4 ;
  wire \shiftreg4_fu_66[61]_i_1_n_4 ;
  wire \shiftreg4_fu_66[62]_i_1_n_4 ;
  wire \shiftreg4_fu_66[63]_i_1_n_4 ;
  wire \shiftreg4_fu_66[64]_i_1_n_4 ;
  wire \shiftreg4_fu_66[65]_i_1_n_4 ;
  wire \shiftreg4_fu_66[66]_i_1_n_4 ;
  wire \shiftreg4_fu_66[67]_i_1_n_4 ;
  wire \shiftreg4_fu_66[68]_i_1_n_4 ;
  wire \shiftreg4_fu_66[69]_i_1_n_4 ;
  wire \shiftreg4_fu_66[6]_i_1_n_4 ;
  wire \shiftreg4_fu_66[70]_i_1_n_4 ;
  wire \shiftreg4_fu_66[71]_i_1_n_4 ;
  wire \shiftreg4_fu_66[72]_i_1_n_4 ;
  wire \shiftreg4_fu_66[73]_i_1_n_4 ;
  wire \shiftreg4_fu_66[74]_i_1_n_4 ;
  wire \shiftreg4_fu_66[75]_i_1_n_4 ;
  wire \shiftreg4_fu_66[76]_i_1_n_4 ;
  wire \shiftreg4_fu_66[77]_i_1_n_4 ;
  wire \shiftreg4_fu_66[78]_i_1_n_4 ;
  wire \shiftreg4_fu_66[79]_i_1_n_4 ;
  wire \shiftreg4_fu_66[7]_i_1_n_4 ;
  wire \shiftreg4_fu_66[80]_i_1_n_4 ;
  wire \shiftreg4_fu_66[81]_i_1_n_4 ;
  wire \shiftreg4_fu_66[82]_i_1_n_4 ;
  wire \shiftreg4_fu_66[83]_i_1_n_4 ;
  wire \shiftreg4_fu_66[84]_i_1_n_4 ;
  wire \shiftreg4_fu_66[85]_i_1_n_4 ;
  wire \shiftreg4_fu_66[86]_i_1_n_4 ;
  wire \shiftreg4_fu_66[87]_i_1_n_4 ;
  wire \shiftreg4_fu_66[88]_i_1_n_4 ;
  wire \shiftreg4_fu_66[89]_i_1_n_4 ;
  wire \shiftreg4_fu_66[8]_i_1_n_4 ;
  wire \shiftreg4_fu_66[90]_i_1_n_4 ;
  wire \shiftreg4_fu_66[91]_i_1_n_4 ;
  wire \shiftreg4_fu_66[92]_i_1_n_4 ;
  wire \shiftreg4_fu_66[93]_i_1_n_4 ;
  wire \shiftreg4_fu_66[94]_i_1_n_4 ;
  wire \shiftreg4_fu_66[95]_i_1_n_4 ;
  wire \shiftreg4_fu_66[96]_i_1_n_4 ;
  wire \shiftreg4_fu_66[97]_i_1_n_4 ;
  wire \shiftreg4_fu_66[98]_i_1_n_4 ;
  wire \shiftreg4_fu_66[99]_i_1_n_4 ;
  wire \shiftreg4_fu_66[9]_i_1_n_4 ;
  wire we0;
  wire [3:1]\NLW_i_fu_74_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_74_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_70_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_24_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_24_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_27_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_27_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state[1]_i_3_n_4 ),
        .I3(\FSM_sequential_state[1]_i_4_n_4 ),
        .I4(\FSM_sequential_state[1]_i_5_n_4 ),
        .I5(\FSM_sequential_state[1]_i_6_n_4 ),
        .O(gmem0_RREADY));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(\FSM_sequential_state[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .O(\FSM_sequential_state[1]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(\FSM_sequential_state[1]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAAFFAAFE)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(gmem0_addr_read_15_reg_4260),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\FSM_sequential_state[1]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[0]_i_3_n_4 ),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\icmp_ln34_reg_333_reg[0]_0 ),
        .I1(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFFFFFF)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\icmp_ln34_reg_333_reg[0]_0 ),
        .I1(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[15]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFCFFF00008080808)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[1]_i_2_n_4 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\icmp_ln34_reg_333_reg[0]_0 ),
        .I1(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h3F2F3F3F00200000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln34_reg_333_reg[0]_0 ),
        .I4(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1_n_4 ),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h004C)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I3(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter0_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF4500C0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp0_iter1_empty_29_reg_106[495]_i_1 
       (.I0(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_phi_reg_pp0_iter1_empty_29_reg_1060));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[0]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[100] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[100]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[100]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[101] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[101]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[101]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[102] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[102]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[102]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[103] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[103]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[103]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[104] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[104]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[104]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[105] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[105]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[105]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[106] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[106]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[106]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[107] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[107]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[107]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[108] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[108]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[108]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[109] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[109]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[109]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[10]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[110] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[110]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[110]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[111] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[111]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[111]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[112] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[112]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[112]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[113] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[113]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[113]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[114] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[114]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[114]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[115] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[115]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[115]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[116] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[116]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[116]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[117] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[117]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[117]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[118] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[118]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[118]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[119] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[119]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[119]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[11]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[120] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[120]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[120]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[121] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[121]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[121]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[122] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[122]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[122]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[123] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[123]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[123]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[124] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[124]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[124]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[125] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[125]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[125]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[126] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[126]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[126]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[127] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[127]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[127]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[128] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[128]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[128]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[129] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[129]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[129]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[12]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[130] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[130]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[130]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[131] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[131]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[131]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[132] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[132]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[132]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[133] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[133]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[133]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[134] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[134]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[134]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[135] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[135]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[135]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[136] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[136]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[136]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[137] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[137]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[137]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[138] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[138]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[138]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[139] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[139]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[139]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[13]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[140] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[140]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[140]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[141] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[141]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[141]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[142] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[142]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[142]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[143] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[143]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[143]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[144] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[144]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[144]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[145] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[145]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[145]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[146] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[146]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[146]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[147] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[147]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[147]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[148] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[148]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[148]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[149] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[149]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[149]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[14]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[150] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[150]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[150]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[151] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[151]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[151]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[152] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[152]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[152]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[153] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[153]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[153]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[154] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[154]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[154]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[155] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[155]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[155]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[156] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[156]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[156]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[157] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[157]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[157]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[158] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[158]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[158]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[159] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[159]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[159]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[15]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[160] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[160]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[160]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[161] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[161]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[161]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[162] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[162]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[162]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[163] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[163]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[163]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[164] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[164]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[164]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[165] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[165]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[165]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[166] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[166]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[166]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[167] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[167]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[167]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[168] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[168]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[168]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[169] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[169]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[169]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[16]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[170] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[170]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[170]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[171] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[171]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[171]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[172] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[172]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[172]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[173] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[173]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[173]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[174] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[174]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[174]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[175] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[175]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[175]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[176] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[176]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[176]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[177] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[177]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[177]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[178] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[178]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[178]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[179] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[179]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[179]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[17]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[180] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[180]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[180]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[181] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[181]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[181]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[182] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[182]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[182]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[183] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[183]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[183]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[184] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[184]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[184]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[185] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[185]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[185]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[186] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[186]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[186]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[187] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[187]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[187]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[188] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[188]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[188]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[189] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[189]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[189]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[18]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[190] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[190]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[190]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[191] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[191]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[191]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[192] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[192]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[192]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[193] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[193]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[193]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[194] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[194]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[194]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[195] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[195]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[195]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[196] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[196]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[196]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[197] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[197]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[197]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[198] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[198]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[198]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[199] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[199]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[199]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[19]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[1]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[200] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[200]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[200]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[201] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[201]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[201]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[202] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[202]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[202]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[203] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[203]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[203]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[204] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[204]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[204]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[205] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[205]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[205]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[206] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[206]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[206]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[207] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[207]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[207]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[208] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[208]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[208]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[209] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[209]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[209]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[20]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[210] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[210]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[210]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[211] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[211]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[211]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[212] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[212]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[212]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[213] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[213]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[213]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[214] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[214]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[214]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[215] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[215]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[215]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[216] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[216]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[216]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[217] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[217]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[217]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[218] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[218]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[218]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[219] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[219]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[219]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[21]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[220] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[220]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[220]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[221] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[221]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[221]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[222] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[222]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[222]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[223] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[223]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[223]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[224] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[224]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[224]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[225] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[225]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[225]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[226] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[226]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[226]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[227] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[227]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[227]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[228] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[228]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[228]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[229] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[229]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[229]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[22]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[230] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[230]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[230]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[231] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[231]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[231]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[232] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[232]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[232]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[233] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[233]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[233]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[234] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[234]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[234]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[235] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[235]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[235]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[236] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[236]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[236]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[237] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[237]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[237]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[238] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[238]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[238]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[239] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[239]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[239]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[23]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[240] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[240]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[240]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[241] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[241]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[241]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[242] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[242]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[242]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[243] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[243]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[243]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[244] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[244]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[244]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[245] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[245]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[245]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[246] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[246]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[246]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[247] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[247]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[247]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[248] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[248]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[248]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[249] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[249]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[249]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[24]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[250] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[250]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[250]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[251] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[251]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[251]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[252] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[252]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[252]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[253] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[253]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[253]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[254] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[254]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[254]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[255] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[255]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[255]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[256] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[256]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[256]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[257] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[257]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[257]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[258] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[258]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[258]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[259] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[259]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[259]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[25]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[260] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[260]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[260]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[261] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[261]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[261]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[262] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[262]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[262]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[263] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[263]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[263]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[264] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[264]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[264]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[265] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[265]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[265]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[266] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[266]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[266]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[267] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[267]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[267]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[268] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[268]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[268]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[269] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[269]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[269]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[26]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[270] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[270]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[270]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[271] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[271]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[271]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[272] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[272]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[272]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[273] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[273]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[273]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[274] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[274]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[274]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[275] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[275]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[275]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[276] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[276]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[276]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[277] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[277]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[277]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[278] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[278]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[278]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[279] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[279]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[279]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[27]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[280] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[280]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[280]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[281] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[281]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[281]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[282] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[282]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[282]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[283] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[283]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[283]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[284] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[284]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[284]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[285] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[285]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[285]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[286] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[286]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[286]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[287] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[287]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[287]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[288] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[288]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[288]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[289] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[289]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[289]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[28]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[290] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[290]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[290]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[291] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[291]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[291]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[292] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[292]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[292]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[293] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[293]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[293]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[294] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[294]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[294]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[295] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[295]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[295]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[296] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[296]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[296]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[297] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[297]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[297]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[298] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[298]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[298]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[299] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[299]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[299]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[29]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[2]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[300] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[300]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[300]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[301] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[301]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[301]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[302] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[302]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[302]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[303] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[303]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[303]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[304] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[304]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[304]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[305] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[305]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[305]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[306] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[306]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[306]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[307] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[307]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[307]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[308] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[308]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[308]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[309] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[309]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[309]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[30]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[310] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[310]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[310]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[311] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[311]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[311]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[312] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[312]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[312]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[313] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[313]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[313]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[314] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[314]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[314]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[315] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[315]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[315]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[316] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[316]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[316]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[317] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[317]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[317]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[318] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[318]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[318]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[319] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[319]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[319]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[31]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[320] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[320]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[320]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[321] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[321]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[321]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[322] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[322]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[322]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[323] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[323]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[323]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[324] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[324]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[324]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[325] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[325]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[325]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[326] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[326]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[326]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[327] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[327]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[327]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[328] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[328]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[328]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[329] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[329]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[329]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[32] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[32]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[32]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[330] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[330]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[330]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[331] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[331]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[331]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[332] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[332]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[332]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[333] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[333]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[333]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[334] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[334]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[334]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[335] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[335]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[335]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[336] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[336]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[336]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[337] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[337]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[337]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[338] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[338]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[338]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[339] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[339]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[339]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[33] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[33]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[33]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[340] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[340]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[340]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[341] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[341]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[341]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[342] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[342]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[342]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[343] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[343]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[343]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[344] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[344]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[344]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[345] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[345]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[345]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[346] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[346]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[346]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[347] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[347]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[347]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[348] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[348]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[348]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[349] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[349]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[349]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[34] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[34]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[34]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[350] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[350]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[350]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[351] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[351]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[351]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[352] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[352]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[352]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[353] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[353]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[353]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[354] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[354]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[354]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[355] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[355]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[355]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[356] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[356]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[356]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[357] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[357]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[357]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[358] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[358]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[358]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[359] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[359]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[359]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[35] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[35]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[35]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[360] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[360]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[360]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[361] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[361]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[361]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[362] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[362]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[362]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[363] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[363]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[363]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[364] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[364]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[364]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[365] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[365]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[365]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[366] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[366]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[366]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[367] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[367]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[367]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[368] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[368]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[368]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[369] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[369]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[369]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[36] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[36]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[36]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[370] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[370]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[370]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[371] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[371]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[371]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[372] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[372]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[372]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[373] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[373]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[373]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[374] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[374]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[374]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[375] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[375]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[375]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[376] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[376]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[376]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[377] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[377]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[377]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[378] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[378]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[378]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[379] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[379]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[379]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[37] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[37]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[37]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[380] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[380]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[380]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[381] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[381]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[381]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[382] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[382]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[382]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[383] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[383]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[383]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[384] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[384]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[384]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[385] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[385]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[385]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[386] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[386]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[386]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[387] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[387]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[387]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[388] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[388]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[388]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[389] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[389]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[389]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[38] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[38]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[38]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[390] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[390]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[390]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[391] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[391]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[391]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[392] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[392]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[392]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[393] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[393]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[393]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[394] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[394]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[394]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[395] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[395]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[395]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[396] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[396]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[396]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[397] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[397]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[397]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[398] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[398]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[398]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[399] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[399]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[399]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[39] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[39]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[39]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[3]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[400] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[400]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[400]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[401] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[401]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[401]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[402] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[402]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[402]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[403] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[403]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[403]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[404] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[404]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[404]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[405] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[405]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[405]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[406] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[406]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[406]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[407] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[407]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[407]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[408] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[408]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[408]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[409] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[409]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[409]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[40] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[40]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[40]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[410] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[410]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[410]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[411] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[411]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[411]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[412] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[412]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[412]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[413] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[413]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[413]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[414] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[414]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[414]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[415] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[415]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[415]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[416] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[416]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[416]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[417] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[417]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[417]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[418] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[418]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[418]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[419] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[419]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[419]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[41] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[41]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[41]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[420] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[420]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[420]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[421] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[421]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[421]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[422] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[422]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[422]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[423] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[423]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[423]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[424] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[424]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[424]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[425] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[425]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[425]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[426] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[426]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[426]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[427] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[427]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[427]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[428] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[428]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[428]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[429] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[429]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[429]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[42] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[42]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[42]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[430] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[430]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[430]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[431] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[431]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[431]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[432] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[432]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[432]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[433] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[433]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[433]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[434] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[434]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[434]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[435] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[435]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[435]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[436] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[436]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[436]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[437] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[437]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[437]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[438] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[438]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[438]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[439] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[439]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[439]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[43] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[43]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[43]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[440] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[440]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[440]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[441] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[441]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[441]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[442] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[442]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[442]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[443] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[443]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[443]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[444] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[444]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[444]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[445] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[445]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[445]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[446] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[446]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[446]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[447] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[447]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[447]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[448] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[448]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[448]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[449] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[449]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[449]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[44] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[44]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[44]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[450] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[450]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[450]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[451] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[451]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[451]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[452] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[452]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[452]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[453] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[453]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[453]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[454] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[454]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[454]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[455] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[455]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[455]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[456] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[456]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[456]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[457] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[457]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[457]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[458] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[458]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[458]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[459] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[459]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[459]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[45] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[45]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[45]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[460] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[460]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[460]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[461] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[461]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[461]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[462] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[462]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[462]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[463] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[463]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[463]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[464] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[464]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[464]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[465] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[465]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[465]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[466] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[466]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[466]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[467] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[467]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[467]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[468] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[468]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[468]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[469] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[469]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[469]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[46] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[46]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[46]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[470] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[470]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[470]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[471] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[471]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[471]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[472] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[472]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[472]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[473] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[473]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[473]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[474] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[474]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[474]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[475] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[475]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[475]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[476] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[476]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[476]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[477] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[477]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[477]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[478] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[478]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[478]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[479] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[479]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[479]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[47] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[47]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[47]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[480] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[480]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[480]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[481] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[481]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[481]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[482] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[482]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[482]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[483] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[483]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[483]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[484] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[484]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[484]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[485] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[485]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[485]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[486] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[486]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[486]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[487] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[487]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[487]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[488] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[488]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[488]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[489] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[489]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[489]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[48] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[48]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[48]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[490] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[490]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[490]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[491] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[491]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[491]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[492] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[492]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[492]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[493] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[493]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[493]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[494] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[494]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[494]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[495] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[495]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[495]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[49] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[49]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[49]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[4]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[50] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[50]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[50]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[51] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[51]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[51]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[52] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[52]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[52]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[53] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[53]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[53]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[54] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[54]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[54]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[55] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[55]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[55]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[56] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[56]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[56]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[57] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[57]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[57]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[58] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[58]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[58]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[59] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[59]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[59]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[5]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[60] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[60]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[60]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[61] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[61]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[61]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[62] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[62]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[62]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[63] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[63]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[63]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[64] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[64]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[64]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[65] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[65]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[65]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[66] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[66]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[66]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[67] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[67]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[67]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[68] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[68]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[68]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[69] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[69]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[69]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[6]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[70] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[70]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[70]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[71] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[71]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[71]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[72] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[72]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[72]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[73] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[73]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[73]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[74] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[74]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[74]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[75] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[75]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[75]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[76] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[76]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[76]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[77] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[77]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[77]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[78] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[78]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[78]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[79] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[79]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[79]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[7]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[80] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[80]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[80]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[81] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[81]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[81]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[82] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[82]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[82]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[83] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[83]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[83]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[84] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[84]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[84]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[85] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[85]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[85]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[86] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[86]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[86]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[87] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[87]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[87]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[88] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[88]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[88]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[89] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[89]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[89]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[8]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[90] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[90]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[90]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[91] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[91]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[91]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[92] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[92]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[92]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[93] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[93]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[93]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[94] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[94]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[94]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[95] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[95]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[95]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[96] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[96]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[96]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[97] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[97]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[97]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[98] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[98]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[98]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[99] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[99]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[99]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_29_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_29_reg_1060),
        .D(shiftreg4_fu_66[9]),
        .Q(ap_phi_reg_pp0_iter1_empty_29_reg_106[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_1 flow_control_loop_pipe_sequential_init_U
       (.Q({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .add_ln34_fu_148_p2(add_ln34_fu_148_p2),
        .ap_CS_fsm_pp0_stage15(ap_CS_fsm_pp0_stage15),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\ap_CS_fsm_reg[1] (grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(i_fu_740),
        .grp_matmul_Pipeline_readA_fu_128_ap_start_reg(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .\i_fu_74_reg[5] (\icmp_ln40_reg_337_reg_n_4_[0] ),
        .\i_fu_74_reg[5]_0 (\icmp_ln34_reg_333_reg_n_4_[0] ),
        .\icmp_ln34_reg_333_reg[0] (\icmp_ln34_reg_333_reg[0]_0 ),
        .\icmp_ln34_reg_333_reg[0]_0 (\itr_fu_78_reg_n_4_[4] ),
        .\icmp_ln34_reg_333_reg[0]_1 (\itr_fu_78_reg_n_4_[3] ),
        .\icmp_ln34_reg_333_reg[0]_2 (\itr_fu_78_reg_n_4_[1] ),
        .\icmp_ln34_reg_333_reg[0]_3 (\itr_fu_78_reg_n_4_[2] ),
        .\icmp_ln40_reg_337_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\icmp_ln40_reg_337_reg[0]_0 (\itr_fu_78_reg_n_4_[0] ),
        .itr_fu_78(itr_fu_78),
        .\itr_fu_78_reg[12] (\itr_fu_78_reg_n_4_[11] ),
        .\itr_fu_78_reg[12]_0 (\itr_fu_78_reg_n_4_[9] ),
        .\itr_fu_78_reg[12]_1 (\itr_fu_78_reg_n_4_[12] ),
        .\itr_fu_78_reg[12]_2 (\itr_fu_78_reg_n_4_[10] ),
        .\itr_fu_78_reg[8] (\itr_fu_78_reg_n_4_[8] ),
        .\itr_fu_78_reg[8]_0 (\itr_fu_78_reg_n_4_[5] ),
        .\itr_fu_78_reg[8]_1 (\itr_fu_78_reg_n_4_[7] ),
        .\itr_fu_78_reg[8]_2 (\itr_fu_78_reg_n_4_[6] ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_10_reg_396[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_10_reg_3960));
  FDRE \gmem0_addr_read_10_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[0]),
        .Q(gmem0_addr_read_10_reg_396[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[10]),
        .Q(gmem0_addr_read_10_reg_396[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[11]),
        .Q(gmem0_addr_read_10_reg_396[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[12]),
        .Q(gmem0_addr_read_10_reg_396[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[13]),
        .Q(gmem0_addr_read_10_reg_396[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[14]),
        .Q(gmem0_addr_read_10_reg_396[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[15]),
        .Q(gmem0_addr_read_10_reg_396[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[16]),
        .Q(gmem0_addr_read_10_reg_396[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[17]),
        .Q(gmem0_addr_read_10_reg_396[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[18]),
        .Q(gmem0_addr_read_10_reg_396[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[19]),
        .Q(gmem0_addr_read_10_reg_396[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[1]),
        .Q(gmem0_addr_read_10_reg_396[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[20]),
        .Q(gmem0_addr_read_10_reg_396[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[21]),
        .Q(gmem0_addr_read_10_reg_396[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[22]),
        .Q(gmem0_addr_read_10_reg_396[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[23]),
        .Q(gmem0_addr_read_10_reg_396[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[24]),
        .Q(gmem0_addr_read_10_reg_396[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[25]),
        .Q(gmem0_addr_read_10_reg_396[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[26]),
        .Q(gmem0_addr_read_10_reg_396[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[27]),
        .Q(gmem0_addr_read_10_reg_396[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[28]),
        .Q(gmem0_addr_read_10_reg_396[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[29]),
        .Q(gmem0_addr_read_10_reg_396[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[2]),
        .Q(gmem0_addr_read_10_reg_396[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[30]),
        .Q(gmem0_addr_read_10_reg_396[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[31]),
        .Q(gmem0_addr_read_10_reg_396[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[3]),
        .Q(gmem0_addr_read_10_reg_396[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[4]),
        .Q(gmem0_addr_read_10_reg_396[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[5]),
        .Q(gmem0_addr_read_10_reg_396[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[6]),
        .Q(gmem0_addr_read_10_reg_396[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[7]),
        .Q(gmem0_addr_read_10_reg_396[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[8]),
        .Q(gmem0_addr_read_10_reg_396[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_10_reg_396_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_10_reg_3960),
        .D(D[9]),
        .Q(gmem0_addr_read_10_reg_396[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_11_reg_401[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_11_reg_4010));
  FDRE \gmem0_addr_read_11_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[0]),
        .Q(gmem0_addr_read_11_reg_401[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[10]),
        .Q(gmem0_addr_read_11_reg_401[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[11]),
        .Q(gmem0_addr_read_11_reg_401[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[12]),
        .Q(gmem0_addr_read_11_reg_401[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[13]),
        .Q(gmem0_addr_read_11_reg_401[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[14]),
        .Q(gmem0_addr_read_11_reg_401[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[15]),
        .Q(gmem0_addr_read_11_reg_401[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[16]),
        .Q(gmem0_addr_read_11_reg_401[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[17]),
        .Q(gmem0_addr_read_11_reg_401[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[18]),
        .Q(gmem0_addr_read_11_reg_401[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[19]),
        .Q(gmem0_addr_read_11_reg_401[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[1]),
        .Q(gmem0_addr_read_11_reg_401[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[20]),
        .Q(gmem0_addr_read_11_reg_401[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[21]),
        .Q(gmem0_addr_read_11_reg_401[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[22]),
        .Q(gmem0_addr_read_11_reg_401[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[23]),
        .Q(gmem0_addr_read_11_reg_401[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[24]),
        .Q(gmem0_addr_read_11_reg_401[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[25]),
        .Q(gmem0_addr_read_11_reg_401[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[26]),
        .Q(gmem0_addr_read_11_reg_401[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[27]),
        .Q(gmem0_addr_read_11_reg_401[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[28]),
        .Q(gmem0_addr_read_11_reg_401[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[29]),
        .Q(gmem0_addr_read_11_reg_401[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[2]),
        .Q(gmem0_addr_read_11_reg_401[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[30]),
        .Q(gmem0_addr_read_11_reg_401[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[31]),
        .Q(gmem0_addr_read_11_reg_401[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[3]),
        .Q(gmem0_addr_read_11_reg_401[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[4]),
        .Q(gmem0_addr_read_11_reg_401[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[5]),
        .Q(gmem0_addr_read_11_reg_401[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[6]),
        .Q(gmem0_addr_read_11_reg_401[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[7]),
        .Q(gmem0_addr_read_11_reg_401[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[8]),
        .Q(gmem0_addr_read_11_reg_401[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_11_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_11_reg_4010),
        .D(D[9]),
        .Q(gmem0_addr_read_11_reg_401[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_12_reg_406[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_12_reg_4060));
  FDRE \gmem0_addr_read_12_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[0]),
        .Q(gmem0_addr_read_12_reg_406[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[10]),
        .Q(gmem0_addr_read_12_reg_406[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[11]),
        .Q(gmem0_addr_read_12_reg_406[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[12]),
        .Q(gmem0_addr_read_12_reg_406[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[13]),
        .Q(gmem0_addr_read_12_reg_406[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[14]),
        .Q(gmem0_addr_read_12_reg_406[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[15]),
        .Q(gmem0_addr_read_12_reg_406[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[16]),
        .Q(gmem0_addr_read_12_reg_406[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[17]),
        .Q(gmem0_addr_read_12_reg_406[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[18]),
        .Q(gmem0_addr_read_12_reg_406[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[19]),
        .Q(gmem0_addr_read_12_reg_406[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[1]),
        .Q(gmem0_addr_read_12_reg_406[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[20]),
        .Q(gmem0_addr_read_12_reg_406[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[21]),
        .Q(gmem0_addr_read_12_reg_406[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[22]),
        .Q(gmem0_addr_read_12_reg_406[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[23]),
        .Q(gmem0_addr_read_12_reg_406[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[24]),
        .Q(gmem0_addr_read_12_reg_406[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[25]),
        .Q(gmem0_addr_read_12_reg_406[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[26]),
        .Q(gmem0_addr_read_12_reg_406[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[27]),
        .Q(gmem0_addr_read_12_reg_406[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[28]),
        .Q(gmem0_addr_read_12_reg_406[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[29]),
        .Q(gmem0_addr_read_12_reg_406[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[2]),
        .Q(gmem0_addr_read_12_reg_406[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[30]),
        .Q(gmem0_addr_read_12_reg_406[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[31]),
        .Q(gmem0_addr_read_12_reg_406[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[3]),
        .Q(gmem0_addr_read_12_reg_406[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[4]),
        .Q(gmem0_addr_read_12_reg_406[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[5]),
        .Q(gmem0_addr_read_12_reg_406[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[6]),
        .Q(gmem0_addr_read_12_reg_406[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[7]),
        .Q(gmem0_addr_read_12_reg_406[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[8]),
        .Q(gmem0_addr_read_12_reg_406[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_12_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_12_reg_4060),
        .D(D[9]),
        .Q(gmem0_addr_read_12_reg_406[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_13_reg_411[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_13_reg_4110));
  FDRE \gmem0_addr_read_13_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[0]),
        .Q(gmem0_addr_read_13_reg_411[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[10]),
        .Q(gmem0_addr_read_13_reg_411[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[11]),
        .Q(gmem0_addr_read_13_reg_411[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[12]),
        .Q(gmem0_addr_read_13_reg_411[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[13]),
        .Q(gmem0_addr_read_13_reg_411[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[14]),
        .Q(gmem0_addr_read_13_reg_411[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[15]),
        .Q(gmem0_addr_read_13_reg_411[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[16]),
        .Q(gmem0_addr_read_13_reg_411[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[17]),
        .Q(gmem0_addr_read_13_reg_411[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[18]),
        .Q(gmem0_addr_read_13_reg_411[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[19]),
        .Q(gmem0_addr_read_13_reg_411[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[1]),
        .Q(gmem0_addr_read_13_reg_411[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[20]),
        .Q(gmem0_addr_read_13_reg_411[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[21]),
        .Q(gmem0_addr_read_13_reg_411[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[22]),
        .Q(gmem0_addr_read_13_reg_411[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[23]),
        .Q(gmem0_addr_read_13_reg_411[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[24]),
        .Q(gmem0_addr_read_13_reg_411[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[25]),
        .Q(gmem0_addr_read_13_reg_411[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[26]),
        .Q(gmem0_addr_read_13_reg_411[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[27]),
        .Q(gmem0_addr_read_13_reg_411[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[28]),
        .Q(gmem0_addr_read_13_reg_411[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[29]),
        .Q(gmem0_addr_read_13_reg_411[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[2]),
        .Q(gmem0_addr_read_13_reg_411[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[30]),
        .Q(gmem0_addr_read_13_reg_411[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[31]),
        .Q(gmem0_addr_read_13_reg_411[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[3]),
        .Q(gmem0_addr_read_13_reg_411[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[4]),
        .Q(gmem0_addr_read_13_reg_411[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[5]),
        .Q(gmem0_addr_read_13_reg_411[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[6]),
        .Q(gmem0_addr_read_13_reg_411[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[7]),
        .Q(gmem0_addr_read_13_reg_411[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[8]),
        .Q(gmem0_addr_read_13_reg_411[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_13_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_13_reg_4110),
        .D(D[9]),
        .Q(gmem0_addr_read_13_reg_411[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_14_reg_416[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_14_reg_4160));
  FDRE \gmem0_addr_read_14_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[0]),
        .Q(gmem0_addr_read_14_reg_416[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[10]),
        .Q(gmem0_addr_read_14_reg_416[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[11]),
        .Q(gmem0_addr_read_14_reg_416[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[12]),
        .Q(gmem0_addr_read_14_reg_416[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[13]),
        .Q(gmem0_addr_read_14_reg_416[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[14]),
        .Q(gmem0_addr_read_14_reg_416[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[15]),
        .Q(gmem0_addr_read_14_reg_416[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[16]),
        .Q(gmem0_addr_read_14_reg_416[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[17]),
        .Q(gmem0_addr_read_14_reg_416[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[18]),
        .Q(gmem0_addr_read_14_reg_416[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[19]),
        .Q(gmem0_addr_read_14_reg_416[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[1]),
        .Q(gmem0_addr_read_14_reg_416[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[20]),
        .Q(gmem0_addr_read_14_reg_416[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[21]),
        .Q(gmem0_addr_read_14_reg_416[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[22]),
        .Q(gmem0_addr_read_14_reg_416[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[23]),
        .Q(gmem0_addr_read_14_reg_416[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[24]),
        .Q(gmem0_addr_read_14_reg_416[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[25]),
        .Q(gmem0_addr_read_14_reg_416[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[26]),
        .Q(gmem0_addr_read_14_reg_416[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[27]),
        .Q(gmem0_addr_read_14_reg_416[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[28]),
        .Q(gmem0_addr_read_14_reg_416[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[29]),
        .Q(gmem0_addr_read_14_reg_416[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[2]),
        .Q(gmem0_addr_read_14_reg_416[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[30]),
        .Q(gmem0_addr_read_14_reg_416[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[31]),
        .Q(gmem0_addr_read_14_reg_416[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[3]),
        .Q(gmem0_addr_read_14_reg_416[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[4]),
        .Q(gmem0_addr_read_14_reg_416[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[5]),
        .Q(gmem0_addr_read_14_reg_416[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[6]),
        .Q(gmem0_addr_read_14_reg_416[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[7]),
        .Q(gmem0_addr_read_14_reg_416[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[8]),
        .Q(gmem0_addr_read_14_reg_416[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_14_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_14_reg_4160),
        .D(D[9]),
        .Q(gmem0_addr_read_14_reg_416[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \gmem0_addr_read_15_reg_426[31]_i_1 
       (.I0(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I1(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln34_reg_333_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(gmem0_addr_read_15_reg_4260));
  FDRE \gmem0_addr_read_15_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[0]),
        .Q(gmem0_addr_read_15_reg_426[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[10]),
        .Q(gmem0_addr_read_15_reg_426[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[11]),
        .Q(gmem0_addr_read_15_reg_426[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[12]),
        .Q(gmem0_addr_read_15_reg_426[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[13]),
        .Q(gmem0_addr_read_15_reg_426[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[14]),
        .Q(gmem0_addr_read_15_reg_426[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[15]),
        .Q(gmem0_addr_read_15_reg_426[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[16]),
        .Q(gmem0_addr_read_15_reg_426[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[17]),
        .Q(gmem0_addr_read_15_reg_426[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[18]),
        .Q(gmem0_addr_read_15_reg_426[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[19]),
        .Q(gmem0_addr_read_15_reg_426[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[1]),
        .Q(gmem0_addr_read_15_reg_426[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[20]),
        .Q(gmem0_addr_read_15_reg_426[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[21]),
        .Q(gmem0_addr_read_15_reg_426[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[22]),
        .Q(gmem0_addr_read_15_reg_426[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[23]),
        .Q(gmem0_addr_read_15_reg_426[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[24]),
        .Q(gmem0_addr_read_15_reg_426[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[25]),
        .Q(gmem0_addr_read_15_reg_426[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[26]),
        .Q(gmem0_addr_read_15_reg_426[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[27]),
        .Q(gmem0_addr_read_15_reg_426[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[28]),
        .Q(gmem0_addr_read_15_reg_426[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[29]),
        .Q(gmem0_addr_read_15_reg_426[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[2]),
        .Q(gmem0_addr_read_15_reg_426[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[30]),
        .Q(gmem0_addr_read_15_reg_426[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[31]),
        .Q(gmem0_addr_read_15_reg_426[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[3]),
        .Q(gmem0_addr_read_15_reg_426[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[4]),
        .Q(gmem0_addr_read_15_reg_426[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[5]),
        .Q(gmem0_addr_read_15_reg_426[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[6]),
        .Q(gmem0_addr_read_15_reg_426[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[7]),
        .Q(gmem0_addr_read_15_reg_426[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[8]),
        .Q(gmem0_addr_read_15_reg_426[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_15_reg_426_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_15_reg_4260),
        .D(D[9]),
        .Q(gmem0_addr_read_15_reg_426[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_1_reg_351[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_1_reg_3510));
  FDRE \gmem0_addr_read_1_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[0]),
        .Q(gmem0_addr_read_1_reg_351[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[10]),
        .Q(gmem0_addr_read_1_reg_351[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[11]),
        .Q(gmem0_addr_read_1_reg_351[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[12]),
        .Q(gmem0_addr_read_1_reg_351[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[13]),
        .Q(gmem0_addr_read_1_reg_351[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[14]),
        .Q(gmem0_addr_read_1_reg_351[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[15]),
        .Q(gmem0_addr_read_1_reg_351[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[16]),
        .Q(gmem0_addr_read_1_reg_351[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[17]),
        .Q(gmem0_addr_read_1_reg_351[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[18]),
        .Q(gmem0_addr_read_1_reg_351[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[19]),
        .Q(gmem0_addr_read_1_reg_351[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[1]),
        .Q(gmem0_addr_read_1_reg_351[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[20]),
        .Q(gmem0_addr_read_1_reg_351[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[21]),
        .Q(gmem0_addr_read_1_reg_351[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[22]),
        .Q(gmem0_addr_read_1_reg_351[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[23]),
        .Q(gmem0_addr_read_1_reg_351[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[24]),
        .Q(gmem0_addr_read_1_reg_351[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[25]),
        .Q(gmem0_addr_read_1_reg_351[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[26]),
        .Q(gmem0_addr_read_1_reg_351[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[27]),
        .Q(gmem0_addr_read_1_reg_351[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[28]),
        .Q(gmem0_addr_read_1_reg_351[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[29]),
        .Q(gmem0_addr_read_1_reg_351[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[2]),
        .Q(gmem0_addr_read_1_reg_351[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[30]),
        .Q(gmem0_addr_read_1_reg_351[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[31]),
        .Q(gmem0_addr_read_1_reg_351[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[3]),
        .Q(gmem0_addr_read_1_reg_351[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[4]),
        .Q(gmem0_addr_read_1_reg_351[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[5]),
        .Q(gmem0_addr_read_1_reg_351[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[6]),
        .Q(gmem0_addr_read_1_reg_351[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[7]),
        .Q(gmem0_addr_read_1_reg_351[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[8]),
        .Q(gmem0_addr_read_1_reg_351[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_1_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_1_reg_3510),
        .D(D[9]),
        .Q(gmem0_addr_read_1_reg_351[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_2_reg_356[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_2_reg_3560));
  FDRE \gmem0_addr_read_2_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[0]),
        .Q(gmem0_addr_read_2_reg_356[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[10]),
        .Q(gmem0_addr_read_2_reg_356[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[11]),
        .Q(gmem0_addr_read_2_reg_356[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[12]),
        .Q(gmem0_addr_read_2_reg_356[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[13]),
        .Q(gmem0_addr_read_2_reg_356[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[14]),
        .Q(gmem0_addr_read_2_reg_356[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[15]),
        .Q(gmem0_addr_read_2_reg_356[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[16]),
        .Q(gmem0_addr_read_2_reg_356[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[17]),
        .Q(gmem0_addr_read_2_reg_356[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[18]),
        .Q(gmem0_addr_read_2_reg_356[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[19]),
        .Q(gmem0_addr_read_2_reg_356[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[1]),
        .Q(gmem0_addr_read_2_reg_356[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[20]),
        .Q(gmem0_addr_read_2_reg_356[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[21]),
        .Q(gmem0_addr_read_2_reg_356[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[22]),
        .Q(gmem0_addr_read_2_reg_356[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[23]),
        .Q(gmem0_addr_read_2_reg_356[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[24]),
        .Q(gmem0_addr_read_2_reg_356[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[25]),
        .Q(gmem0_addr_read_2_reg_356[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[26]),
        .Q(gmem0_addr_read_2_reg_356[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[27]),
        .Q(gmem0_addr_read_2_reg_356[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[28]),
        .Q(gmem0_addr_read_2_reg_356[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[29]),
        .Q(gmem0_addr_read_2_reg_356[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[2]),
        .Q(gmem0_addr_read_2_reg_356[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[30]),
        .Q(gmem0_addr_read_2_reg_356[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[31]),
        .Q(gmem0_addr_read_2_reg_356[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[3]),
        .Q(gmem0_addr_read_2_reg_356[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[4]),
        .Q(gmem0_addr_read_2_reg_356[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[5]),
        .Q(gmem0_addr_read_2_reg_356[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[6]),
        .Q(gmem0_addr_read_2_reg_356[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[7]),
        .Q(gmem0_addr_read_2_reg_356[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[8]),
        .Q(gmem0_addr_read_2_reg_356[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_2_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_2_reg_3560),
        .D(D[9]),
        .Q(gmem0_addr_read_2_reg_356[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_3_reg_361[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_3_reg_3610));
  FDRE \gmem0_addr_read_3_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[0]),
        .Q(gmem0_addr_read_3_reg_361[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[10]),
        .Q(gmem0_addr_read_3_reg_361[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[11]),
        .Q(gmem0_addr_read_3_reg_361[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[12]),
        .Q(gmem0_addr_read_3_reg_361[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[13]),
        .Q(gmem0_addr_read_3_reg_361[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[14]),
        .Q(gmem0_addr_read_3_reg_361[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[15]),
        .Q(gmem0_addr_read_3_reg_361[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[16]),
        .Q(gmem0_addr_read_3_reg_361[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[17]),
        .Q(gmem0_addr_read_3_reg_361[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[18]),
        .Q(gmem0_addr_read_3_reg_361[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[19]),
        .Q(gmem0_addr_read_3_reg_361[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[1]),
        .Q(gmem0_addr_read_3_reg_361[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[20]),
        .Q(gmem0_addr_read_3_reg_361[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[21]),
        .Q(gmem0_addr_read_3_reg_361[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[22]),
        .Q(gmem0_addr_read_3_reg_361[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[23]),
        .Q(gmem0_addr_read_3_reg_361[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[24]),
        .Q(gmem0_addr_read_3_reg_361[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[25]),
        .Q(gmem0_addr_read_3_reg_361[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[26]),
        .Q(gmem0_addr_read_3_reg_361[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[27]),
        .Q(gmem0_addr_read_3_reg_361[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[28]),
        .Q(gmem0_addr_read_3_reg_361[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[29]),
        .Q(gmem0_addr_read_3_reg_361[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[2]),
        .Q(gmem0_addr_read_3_reg_361[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[30]),
        .Q(gmem0_addr_read_3_reg_361[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[31]),
        .Q(gmem0_addr_read_3_reg_361[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[3]),
        .Q(gmem0_addr_read_3_reg_361[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[4]),
        .Q(gmem0_addr_read_3_reg_361[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[5]),
        .Q(gmem0_addr_read_3_reg_361[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[6]),
        .Q(gmem0_addr_read_3_reg_361[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[7]),
        .Q(gmem0_addr_read_3_reg_361[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[8]),
        .Q(gmem0_addr_read_3_reg_361[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_3_reg_361_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_3_reg_3610),
        .D(D[9]),
        .Q(gmem0_addr_read_3_reg_361[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_4_reg_366[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_4_reg_3660));
  FDRE \gmem0_addr_read_4_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[0]),
        .Q(gmem0_addr_read_4_reg_366[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[10]),
        .Q(gmem0_addr_read_4_reg_366[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[11]),
        .Q(gmem0_addr_read_4_reg_366[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[12]),
        .Q(gmem0_addr_read_4_reg_366[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[13]),
        .Q(gmem0_addr_read_4_reg_366[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[14]),
        .Q(gmem0_addr_read_4_reg_366[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[15]),
        .Q(gmem0_addr_read_4_reg_366[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[16]),
        .Q(gmem0_addr_read_4_reg_366[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[17]),
        .Q(gmem0_addr_read_4_reg_366[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[18]),
        .Q(gmem0_addr_read_4_reg_366[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[19]),
        .Q(gmem0_addr_read_4_reg_366[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[1]),
        .Q(gmem0_addr_read_4_reg_366[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[20]),
        .Q(gmem0_addr_read_4_reg_366[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[21]),
        .Q(gmem0_addr_read_4_reg_366[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[22]),
        .Q(gmem0_addr_read_4_reg_366[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[23]),
        .Q(gmem0_addr_read_4_reg_366[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[24]),
        .Q(gmem0_addr_read_4_reg_366[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[25]),
        .Q(gmem0_addr_read_4_reg_366[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[26]),
        .Q(gmem0_addr_read_4_reg_366[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[27]),
        .Q(gmem0_addr_read_4_reg_366[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[28]),
        .Q(gmem0_addr_read_4_reg_366[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[29]),
        .Q(gmem0_addr_read_4_reg_366[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[2]),
        .Q(gmem0_addr_read_4_reg_366[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[30]),
        .Q(gmem0_addr_read_4_reg_366[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[31]),
        .Q(gmem0_addr_read_4_reg_366[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[3]),
        .Q(gmem0_addr_read_4_reg_366[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[4]),
        .Q(gmem0_addr_read_4_reg_366[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[5]),
        .Q(gmem0_addr_read_4_reg_366[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[6]),
        .Q(gmem0_addr_read_4_reg_366[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[7]),
        .Q(gmem0_addr_read_4_reg_366[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[8]),
        .Q(gmem0_addr_read_4_reg_366[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_4_reg_366_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_4_reg_3660),
        .D(D[9]),
        .Q(gmem0_addr_read_4_reg_366[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_5_reg_371[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_5_reg_3710));
  FDRE \gmem0_addr_read_5_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[0]),
        .Q(gmem0_addr_read_5_reg_371[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[10]),
        .Q(gmem0_addr_read_5_reg_371[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[11]),
        .Q(gmem0_addr_read_5_reg_371[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[12]),
        .Q(gmem0_addr_read_5_reg_371[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[13]),
        .Q(gmem0_addr_read_5_reg_371[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[14]),
        .Q(gmem0_addr_read_5_reg_371[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[15]),
        .Q(gmem0_addr_read_5_reg_371[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[16]),
        .Q(gmem0_addr_read_5_reg_371[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[17]),
        .Q(gmem0_addr_read_5_reg_371[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[18]),
        .Q(gmem0_addr_read_5_reg_371[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[19]),
        .Q(gmem0_addr_read_5_reg_371[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[1]),
        .Q(gmem0_addr_read_5_reg_371[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[20]),
        .Q(gmem0_addr_read_5_reg_371[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[21]),
        .Q(gmem0_addr_read_5_reg_371[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[22]),
        .Q(gmem0_addr_read_5_reg_371[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[23]),
        .Q(gmem0_addr_read_5_reg_371[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[24]),
        .Q(gmem0_addr_read_5_reg_371[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[25]),
        .Q(gmem0_addr_read_5_reg_371[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[26]),
        .Q(gmem0_addr_read_5_reg_371[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[27]),
        .Q(gmem0_addr_read_5_reg_371[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[28]),
        .Q(gmem0_addr_read_5_reg_371[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[29]),
        .Q(gmem0_addr_read_5_reg_371[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[2]),
        .Q(gmem0_addr_read_5_reg_371[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[30]),
        .Q(gmem0_addr_read_5_reg_371[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[31]),
        .Q(gmem0_addr_read_5_reg_371[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[3]),
        .Q(gmem0_addr_read_5_reg_371[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[4]),
        .Q(gmem0_addr_read_5_reg_371[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[5]),
        .Q(gmem0_addr_read_5_reg_371[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[6]),
        .Q(gmem0_addr_read_5_reg_371[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[7]),
        .Q(gmem0_addr_read_5_reg_371[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[8]),
        .Q(gmem0_addr_read_5_reg_371[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_5_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_5_reg_3710),
        .D(D[9]),
        .Q(gmem0_addr_read_5_reg_371[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_6_reg_376[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_6_reg_3760));
  FDRE \gmem0_addr_read_6_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[0]),
        .Q(gmem0_addr_read_6_reg_376[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[10]),
        .Q(gmem0_addr_read_6_reg_376[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[11]),
        .Q(gmem0_addr_read_6_reg_376[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[12]),
        .Q(gmem0_addr_read_6_reg_376[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[13]),
        .Q(gmem0_addr_read_6_reg_376[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[14]),
        .Q(gmem0_addr_read_6_reg_376[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[15]),
        .Q(gmem0_addr_read_6_reg_376[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[16]),
        .Q(gmem0_addr_read_6_reg_376[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[17]),
        .Q(gmem0_addr_read_6_reg_376[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[18]),
        .Q(gmem0_addr_read_6_reg_376[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[19]),
        .Q(gmem0_addr_read_6_reg_376[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[1]),
        .Q(gmem0_addr_read_6_reg_376[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[20]),
        .Q(gmem0_addr_read_6_reg_376[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[21]),
        .Q(gmem0_addr_read_6_reg_376[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[22]),
        .Q(gmem0_addr_read_6_reg_376[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[23]),
        .Q(gmem0_addr_read_6_reg_376[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[24]),
        .Q(gmem0_addr_read_6_reg_376[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[25]),
        .Q(gmem0_addr_read_6_reg_376[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[26]),
        .Q(gmem0_addr_read_6_reg_376[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[27]),
        .Q(gmem0_addr_read_6_reg_376[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[28]),
        .Q(gmem0_addr_read_6_reg_376[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[29]),
        .Q(gmem0_addr_read_6_reg_376[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[2]),
        .Q(gmem0_addr_read_6_reg_376[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[30]),
        .Q(gmem0_addr_read_6_reg_376[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[31]),
        .Q(gmem0_addr_read_6_reg_376[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[3]),
        .Q(gmem0_addr_read_6_reg_376[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[4]),
        .Q(gmem0_addr_read_6_reg_376[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[5]),
        .Q(gmem0_addr_read_6_reg_376[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[6]),
        .Q(gmem0_addr_read_6_reg_376[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[7]),
        .Q(gmem0_addr_read_6_reg_376[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[8]),
        .Q(gmem0_addr_read_6_reg_376[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_6_reg_376_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_6_reg_3760),
        .D(D[9]),
        .Q(gmem0_addr_read_6_reg_376[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_7_reg_381[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_7_reg_3810));
  FDRE \gmem0_addr_read_7_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[0]),
        .Q(gmem0_addr_read_7_reg_381[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[10]),
        .Q(gmem0_addr_read_7_reg_381[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[11]),
        .Q(gmem0_addr_read_7_reg_381[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[12]),
        .Q(gmem0_addr_read_7_reg_381[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[13]),
        .Q(gmem0_addr_read_7_reg_381[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[14]),
        .Q(gmem0_addr_read_7_reg_381[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[15]),
        .Q(gmem0_addr_read_7_reg_381[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[16]),
        .Q(gmem0_addr_read_7_reg_381[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[17]),
        .Q(gmem0_addr_read_7_reg_381[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[18]),
        .Q(gmem0_addr_read_7_reg_381[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[19]),
        .Q(gmem0_addr_read_7_reg_381[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[1]),
        .Q(gmem0_addr_read_7_reg_381[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[20]),
        .Q(gmem0_addr_read_7_reg_381[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[21]),
        .Q(gmem0_addr_read_7_reg_381[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[22]),
        .Q(gmem0_addr_read_7_reg_381[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[23]),
        .Q(gmem0_addr_read_7_reg_381[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[24]),
        .Q(gmem0_addr_read_7_reg_381[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[25]),
        .Q(gmem0_addr_read_7_reg_381[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[26]),
        .Q(gmem0_addr_read_7_reg_381[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[27]),
        .Q(gmem0_addr_read_7_reg_381[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[28]),
        .Q(gmem0_addr_read_7_reg_381[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[29]),
        .Q(gmem0_addr_read_7_reg_381[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[2]),
        .Q(gmem0_addr_read_7_reg_381[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[30]),
        .Q(gmem0_addr_read_7_reg_381[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[31]),
        .Q(gmem0_addr_read_7_reg_381[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[3]),
        .Q(gmem0_addr_read_7_reg_381[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[4]),
        .Q(gmem0_addr_read_7_reg_381[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[5]),
        .Q(gmem0_addr_read_7_reg_381[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[6]),
        .Q(gmem0_addr_read_7_reg_381[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[7]),
        .Q(gmem0_addr_read_7_reg_381[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[8]),
        .Q(gmem0_addr_read_7_reg_381[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_7_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_7_reg_3810),
        .D(D[9]),
        .Q(gmem0_addr_read_7_reg_381[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_8_reg_386[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_8_reg_3860));
  FDRE \gmem0_addr_read_8_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[0]),
        .Q(gmem0_addr_read_8_reg_386[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[10]),
        .Q(gmem0_addr_read_8_reg_386[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[11]),
        .Q(gmem0_addr_read_8_reg_386[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[12]),
        .Q(gmem0_addr_read_8_reg_386[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[13]),
        .Q(gmem0_addr_read_8_reg_386[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[14]),
        .Q(gmem0_addr_read_8_reg_386[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[15]),
        .Q(gmem0_addr_read_8_reg_386[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[16]),
        .Q(gmem0_addr_read_8_reg_386[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[17]),
        .Q(gmem0_addr_read_8_reg_386[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[18]),
        .Q(gmem0_addr_read_8_reg_386[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[19]),
        .Q(gmem0_addr_read_8_reg_386[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[1]),
        .Q(gmem0_addr_read_8_reg_386[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[20]),
        .Q(gmem0_addr_read_8_reg_386[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[21]),
        .Q(gmem0_addr_read_8_reg_386[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[22]),
        .Q(gmem0_addr_read_8_reg_386[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[23]),
        .Q(gmem0_addr_read_8_reg_386[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[24]),
        .Q(gmem0_addr_read_8_reg_386[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[25]),
        .Q(gmem0_addr_read_8_reg_386[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[26]),
        .Q(gmem0_addr_read_8_reg_386[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[27]),
        .Q(gmem0_addr_read_8_reg_386[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[28]),
        .Q(gmem0_addr_read_8_reg_386[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[29]),
        .Q(gmem0_addr_read_8_reg_386[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[2]),
        .Q(gmem0_addr_read_8_reg_386[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[30]),
        .Q(gmem0_addr_read_8_reg_386[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[31]),
        .Q(gmem0_addr_read_8_reg_386[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[3]),
        .Q(gmem0_addr_read_8_reg_386[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[4]),
        .Q(gmem0_addr_read_8_reg_386[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[5]),
        .Q(gmem0_addr_read_8_reg_386[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[6]),
        .Q(gmem0_addr_read_8_reg_386[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[7]),
        .Q(gmem0_addr_read_8_reg_386[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[8]),
        .Q(gmem0_addr_read_8_reg_386[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_8_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_8_reg_3860),
        .D(D[9]),
        .Q(gmem0_addr_read_8_reg_386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_9_reg_391[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_9_reg_3910));
  FDRE \gmem0_addr_read_9_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[0]),
        .Q(gmem0_addr_read_9_reg_391[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[10]),
        .Q(gmem0_addr_read_9_reg_391[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[11]),
        .Q(gmem0_addr_read_9_reg_391[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[12]),
        .Q(gmem0_addr_read_9_reg_391[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[13]),
        .Q(gmem0_addr_read_9_reg_391[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[14]),
        .Q(gmem0_addr_read_9_reg_391[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[15]),
        .Q(gmem0_addr_read_9_reg_391[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[16]),
        .Q(gmem0_addr_read_9_reg_391[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[17]),
        .Q(gmem0_addr_read_9_reg_391[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[18]),
        .Q(gmem0_addr_read_9_reg_391[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[19]),
        .Q(gmem0_addr_read_9_reg_391[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[1]),
        .Q(gmem0_addr_read_9_reg_391[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[20]),
        .Q(gmem0_addr_read_9_reg_391[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[21]),
        .Q(gmem0_addr_read_9_reg_391[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[22]),
        .Q(gmem0_addr_read_9_reg_391[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[23]),
        .Q(gmem0_addr_read_9_reg_391[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[24]),
        .Q(gmem0_addr_read_9_reg_391[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[25]),
        .Q(gmem0_addr_read_9_reg_391[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[26]),
        .Q(gmem0_addr_read_9_reg_391[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[27]),
        .Q(gmem0_addr_read_9_reg_391[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[28]),
        .Q(gmem0_addr_read_9_reg_391[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[29]),
        .Q(gmem0_addr_read_9_reg_391[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[2]),
        .Q(gmem0_addr_read_9_reg_391[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[30]),
        .Q(gmem0_addr_read_9_reg_391[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[31]),
        .Q(gmem0_addr_read_9_reg_391[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[3]),
        .Q(gmem0_addr_read_9_reg_391[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[4]),
        .Q(gmem0_addr_read_9_reg_391[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[5]),
        .Q(gmem0_addr_read_9_reg_391[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[6]),
        .Q(gmem0_addr_read_9_reg_391[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[7]),
        .Q(gmem0_addr_read_9_reg_391[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[8]),
        .Q(gmem0_addr_read_9_reg_391[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_9_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_9_reg_3910),
        .D(D[9]),
        .Q(gmem0_addr_read_9_reg_391[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_read_reg_346[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\gmem0_addr_read_reg_346[31]_i_2_n_4 ),
        .O(gmem0_addr_read_reg_3460));
  LUT6 #(
    .INIT(64'hFF1DFFFFFFFFFFFF)) 
    \gmem0_addr_read_reg_346[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I5(\icmp_ln34_reg_333_reg[0]_0 ),
        .O(\gmem0_addr_read_reg_346[31]_i_2_n_4 ));
  FDRE \gmem0_addr_read_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[0]),
        .Q(gmem0_addr_read_reg_346[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[10]),
        .Q(gmem0_addr_read_reg_346[10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[11]),
        .Q(gmem0_addr_read_reg_346[11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[12]),
        .Q(gmem0_addr_read_reg_346[12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[13]),
        .Q(gmem0_addr_read_reg_346[13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[14]),
        .Q(gmem0_addr_read_reg_346[14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[15]),
        .Q(gmem0_addr_read_reg_346[15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[16]),
        .Q(gmem0_addr_read_reg_346[16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[17]),
        .Q(gmem0_addr_read_reg_346[17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[18]),
        .Q(gmem0_addr_read_reg_346[18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[19]),
        .Q(gmem0_addr_read_reg_346[19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[1]),
        .Q(gmem0_addr_read_reg_346[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[20]),
        .Q(gmem0_addr_read_reg_346[20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[21]),
        .Q(gmem0_addr_read_reg_346[21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[22]),
        .Q(gmem0_addr_read_reg_346[22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[23]),
        .Q(gmem0_addr_read_reg_346[23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[24]),
        .Q(gmem0_addr_read_reg_346[24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[25]),
        .Q(gmem0_addr_read_reg_346[25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[26]),
        .Q(gmem0_addr_read_reg_346[26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[27]),
        .Q(gmem0_addr_read_reg_346[27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[28]),
        .Q(gmem0_addr_read_reg_346[28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[29]),
        .Q(gmem0_addr_read_reg_346[29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[2]),
        .Q(gmem0_addr_read_reg_346[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[30]),
        .Q(gmem0_addr_read_reg_346[30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[31]),
        .Q(gmem0_addr_read_reg_346[31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[3]),
        .Q(gmem0_addr_read_reg_346[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[4]),
        .Q(gmem0_addr_read_reg_346[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[5]),
        .Q(gmem0_addr_read_reg_346[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[6]),
        .Q(gmem0_addr_read_reg_346[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[7]),
        .Q(gmem0_addr_read_reg_346[7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[8]),
        .Q(gmem0_addr_read_reg_346[8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_3460),
        .D(D[9]),
        .Q(gmem0_addr_read_reg_346[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .I2(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .O(\ap_CS_fsm_reg[71] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \i_fu_74[0]_i_2 
       (.I0(\i_fu_74[0]_i_4_n_4 ),
        .I1(\i_fu_74[0]_i_5_n_4 ),
        .I2(j_fu_70[5]),
        .I3(j_fu_70[8]),
        .I4(j_fu_70[12]),
        .O(icmp_ln36_fu_188_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_74[0]_i_3 
       (.I0(icmp_ln36_fu_188_p2),
        .I1(i_fu_74_reg[0]),
        .O(\i_fu_74[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \i_fu_74[0]_i_4 
       (.I0(\j_fu_70_reg[4]_0 [1]),
        .I1(\j_fu_70_reg[4]_0 [3]),
        .I2(j_fu_70[11]),
        .I3(j_fu_70[9]),
        .I4(j_fu_70[7]),
        .I5(j_fu_70[6]),
        .O(\i_fu_74[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_74[0]_i_5 
       (.I0(\j_fu_70_reg[4]_0 [2]),
        .I1(\j_fu_70_reg[4]_0 [4]),
        .I2(\j_fu_70_reg[4]_0 [0]),
        .I3(j_fu_70[10]),
        .O(\i_fu_74[0]_i_5_n_4 ));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[0]_i_1_n_11 ),
        .Q(i_fu_74_reg[0]),
        .R(i_fu_740));
  CARRY4 \i_fu_74_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_74_reg[0]_i_1_n_4 ,\i_fu_74_reg[0]_i_1_n_5 ,\i_fu_74_reg[0]_i_1_n_6 ,\i_fu_74_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln36_fu_188_p2}),
        .O({\i_fu_74_reg[0]_i_1_n_8 ,\i_fu_74_reg[0]_i_1_n_9 ,\i_fu_74_reg[0]_i_1_n_10 ,\i_fu_74_reg[0]_i_1_n_11 }),
        .S({i_fu_74_reg[3:1],\i_fu_74[0]_i_3_n_4 }));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[0]_i_1_n_10 ),
        .Q(i_fu_74_reg[1]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[0]_i_1_n_9 ),
        .Q(i_fu_74_reg[2]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[0]_i_1_n_8 ),
        .Q(i_fu_74_reg[3]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[4]_i_1_n_11 ),
        .Q(i_fu_74_reg[4]),
        .R(i_fu_740));
  CARRY4 \i_fu_74_reg[4]_i_1 
       (.CI(\i_fu_74_reg[0]_i_1_n_4 ),
        .CO({\NLW_i_fu_74_reg[4]_i_1_CO_UNCONNECTED [3:1],\i_fu_74_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_74_reg[4]_i_1_O_UNCONNECTED [3:2],\i_fu_74_reg[4]_i_1_n_10 ,\i_fu_74_reg[4]_i_1_n_11 }),
        .S({1'b0,1'b0,i_fu_74_reg[5:4]}));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\i_fu_74_reg[4]_i_1_n_10 ),
        .Q(i_fu_74_reg[5]),
        .R(i_fu_740));
  LUT6 #(
    .INIT(64'hFF75FF55AA00AA00)) 
    \icmp_ln34_reg_333_pp0_iter1_reg[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln34_reg_333_pp0_iter1_reg),
        .O(\icmp_ln34_reg_333_pp0_iter1_reg[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF75FF55AA00AA00)) 
    \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln34_reg_333_pp0_iter1_reg),
        .O(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF75FF55AA00AA00)) 
    \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln34_reg_333_pp0_iter1_reg),
        .O(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFF75FF55AA00AA00)) 
    \icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln34_reg_333_pp0_iter1_reg),
        .O(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ));
  (* ORIG_CELL_NAME = "icmp_ln34_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln34_reg_333_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_333_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(icmp_ln34_reg_333_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln34_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ),
        .Q(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln34_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ),
        .Q(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln34_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ),
        .Q(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F5F5F5A080A0A0)) 
    \icmp_ln40_reg_337_pp0_iter1_reg[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln40_reg_337_pp0_iter1_reg),
        .O(\icmp_ln40_reg_337_pp0_iter1_reg[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5A080A0A0)) 
    \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln40_reg_337_pp0_iter1_reg),
        .O(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5A080A0A0)) 
    \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln40_reg_337_pp0_iter1_reg),
        .O(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5A080A0A0)) 
    \icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln40_reg_337_pp0_iter1_reg),
        .O(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ));
  (* ORIG_CELL_NAME = "icmp_ln40_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln40_reg_337_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln40_reg_337_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(icmp_ln40_reg_337_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln40_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ),
        .Q(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln40_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ),
        .Q(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln40_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln40_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ),
        .Q(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .R(1'b0));
  FDRE \icmp_ln40_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[0]),
        .Q(\itr_fu_78_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[10]),
        .Q(\itr_fu_78_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[11] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[11]),
        .Q(\itr_fu_78_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[12] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[12]),
        .Q(\itr_fu_78_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[1]),
        .Q(\itr_fu_78_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[2]),
        .Q(\itr_fu_78_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[3]),
        .Q(\itr_fu_78_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[4]),
        .Q(\itr_fu_78_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[5]),
        .Q(\itr_fu_78_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[6]),
        .Q(\itr_fu_78_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[7]),
        .Q(\itr_fu_78_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[8]),
        .Q(\itr_fu_78_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \itr_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(itr_fu_78),
        .D(add_ln34_fu_148_p2[9]),
        .Q(\itr_fu_78_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_70[0]_i_1 
       (.I0(\j_fu_70_reg[4]_0 [0]),
        .O(j_6_fu_279_p2[0]));
  LUT6 #(
    .INIT(64'hAA8AAAAA00000000)) 
    \j_fu_70[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln34_reg_333_reg[0]_0 ),
        .I2(\icmp_ln40_reg_337_reg_n_4_[0] ),
        .I3(\icmp_ln34_reg_333_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(grp_matmul_Pipeline_readA_fu_128_A_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_70[8]_i_2 
       (.I0(j_fu_70[6]),
        .I1(icmp_ln36_fu_188_p2),
        .O(j_5_fu_200_p3));
  FDRE \j_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[0]),
        .Q(\j_fu_70_reg[4]_0 [0]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[10]),
        .Q(j_fu_70[10]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[11]),
        .Q(j_fu_70[11]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[12]),
        .Q(j_fu_70[12]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[12]_i_3 
       (.CI(\j_fu_70_reg[8]_i_1_n_4 ),
        .CO({\NLW_j_fu_70_reg[12]_i_3_CO_UNCONNECTED [3],\j_fu_70_reg[12]_i_3_n_5 ,\j_fu_70_reg[12]_i_3_n_6 ,\j_fu_70_reg[12]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_6_fu_279_p2[12:9]),
        .S(j_fu_70[12:9]));
  FDRE \j_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[1]),
        .Q(\j_fu_70_reg[4]_0 [1]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[2]),
        .Q(\j_fu_70_reg[4]_0 [2]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[3]),
        .Q(\j_fu_70_reg[4]_0 [3]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[4]),
        .Q(\j_fu_70_reg[4]_0 [4]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_70_reg[4]_i_1_n_4 ,\j_fu_70_reg[4]_i_1_n_5 ,\j_fu_70_reg[4]_i_1_n_6 ,\j_fu_70_reg[4]_i_1_n_7 }),
        .CYINIT(\j_fu_70_reg[4]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_6_fu_279_p2[4:1]),
        .S(\j_fu_70_reg[4]_0 [4:1]));
  FDRE \j_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[5]),
        .Q(j_fu_70[5]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[6]),
        .Q(j_fu_70[6]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[7]),
        .Q(j_fu_70[7]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[8]),
        .Q(j_fu_70[8]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[8]_i_1 
       (.CI(\j_fu_70_reg[4]_i_1_n_4 ),
        .CO({\j_fu_70_reg[8]_i_1_n_4 ,\j_fu_70_reg[8]_i_1_n_5 ,\j_fu_70_reg[8]_i_1_n_6 ,\j_fu_70_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_6_fu_279_p2[8:5]),
        .S({j_fu_70[8:7],j_5_fu_200_p3,j_fu_70[5]}));
  FDRE \j_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(j_6_fu_279_p2[9]),
        .Q(j_fu_70[9]),
        .R(i_fu_740));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_14__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[7]),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_15__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[6]),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_16__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[5]),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_17__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[4]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_18__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[3]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_19__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[2]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_20__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[1]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_21__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[0]),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_0_i_22__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[8]),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_23__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_9),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(we0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_24
       (.CI(ram_reg_0_i_25_n_4),
        .CO({NLW_ram_reg_0_i_24_CO_UNCONNECTED[3:2],ram_reg_0_i_24_n_6,ram_reg_0_i_24_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_3_fu_212_p3[4:3]}),
        .O({NLW_ram_reg_0_i_24_O_UNCONNECTED[3],A_V_address0[6:4]}),
        .S({1'b0,ram_reg_0_i_29_n_4,ram_reg_0_i_30_n_4,ram_reg_0_i_31_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_25
       (.CI(1'b0),
        .CO({ram_reg_0_i_25_n_4,ram_reg_0_i_25_n_5,ram_reg_0_i_25_n_6,ram_reg_0_i_25_n_7}),
        .CYINIT(1'b0),
        .DI({i_3_fu_212_p3[2:0],1'b0}),
        .O(A_V_address0[3:0]),
        .S({ram_reg_0_i_32_n_4,ram_reg_0_i_33_n_4,ram_reg_0_i_34_n_4,j_fu_70[5]}));
  CARRY4 ram_reg_0_i_27
       (.CI(ram_reg_0_i_28_n_4),
        .CO({NLW_ram_reg_0_i_27_CO_UNCONNECTED[3:1],ram_reg_0_i_27_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_27_O_UNCONNECTED[3:2],i_3_fu_212_p3[5:4]}),
        .S({1'b0,1'b0,i_fu_74_reg[5:4]}));
  CARRY4 ram_reg_0_i_28
       (.CI(1'b0),
        .CO({ram_reg_0_i_28_n_4,ram_reg_0_i_28_n_5,ram_reg_0_i_28_n_6,ram_reg_0_i_28_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_fu_74_reg[0]}),
        .O(i_3_fu_212_p3[3:0]),
        .S({i_fu_74_reg[3:1],ram_reg_0_i_35_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_29
       (.I0(i_3_fu_212_p3[5]),
        .I1(j_fu_70[11]),
        .O(ram_reg_0_i_29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_30
       (.I0(i_3_fu_212_p3[4]),
        .I1(j_fu_70[10]),
        .O(ram_reg_0_i_30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_31
       (.I0(i_3_fu_212_p3[3]),
        .I1(j_fu_70[9]),
        .O(ram_reg_0_i_31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_32
       (.I0(i_3_fu_212_p3[2]),
        .I1(j_fu_70[8]),
        .O(ram_reg_0_i_32_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_33
       (.I0(i_3_fu_212_p3[1]),
        .I1(j_fu_70[7]),
        .O(ram_reg_0_i_33_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_34
       (.I0(i_3_fu_212_p3[0]),
        .I1(icmp_ln36_fu_188_p2),
        .I2(j_fu_70[6]),
        .O(ram_reg_0_i_34_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_35
       (.I0(i_fu_74_reg[0]),
        .I1(icmp_ln36_fu_188_p2),
        .O(ram_reg_0_i_35_n_4));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_1__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_2__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[14]),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_3__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[13]),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_4__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[12]),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_5__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[11]),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_6__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[10]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_1_i_7__0
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[9]),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[0]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[16]),
        .O(\shiftreg4_fu_66[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[100]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[116]),
        .O(\shiftreg4_fu_66[100]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[101]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[117]),
        .O(\shiftreg4_fu_66[101]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[102]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[118]),
        .O(\shiftreg4_fu_66[102]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[103]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[119]),
        .O(\shiftreg4_fu_66[103]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[104]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[120]),
        .O(\shiftreg4_fu_66[104]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[105]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[121]),
        .O(\shiftreg4_fu_66[105]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[106]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[122]),
        .O(\shiftreg4_fu_66[106]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[107]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[123]),
        .O(\shiftreg4_fu_66[107]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[108]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[124]),
        .O(\shiftreg4_fu_66[108]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[109]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[125]),
        .O(\shiftreg4_fu_66[109]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[10]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[26]),
        .O(\shiftreg4_fu_66[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[110]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[126]),
        .O(\shiftreg4_fu_66[110]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[111]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[127]),
        .O(\shiftreg4_fu_66[111]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[112]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[128]),
        .O(\shiftreg4_fu_66[112]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[113]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[129]),
        .O(\shiftreg4_fu_66[113]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[114]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[130]),
        .O(\shiftreg4_fu_66[114]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[115]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[131]),
        .O(\shiftreg4_fu_66[115]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[116]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[132]),
        .O(\shiftreg4_fu_66[116]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[117]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[133]),
        .O(\shiftreg4_fu_66[117]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[118]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[134]),
        .O(\shiftreg4_fu_66[118]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[119]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[135]),
        .O(\shiftreg4_fu_66[119]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[11]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[27]),
        .O(\shiftreg4_fu_66[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[120]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[136]),
        .O(\shiftreg4_fu_66[120]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[121]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[137]),
        .O(\shiftreg4_fu_66[121]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[122]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[138]),
        .O(\shiftreg4_fu_66[122]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[123]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[139]),
        .O(\shiftreg4_fu_66[123]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[124]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[140]),
        .O(\shiftreg4_fu_66[124]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[125]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[141]),
        .O(\shiftreg4_fu_66[125]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[126]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[142]),
        .O(\shiftreg4_fu_66[126]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[127]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[143]),
        .O(\shiftreg4_fu_66[127]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[128]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[144]),
        .O(\shiftreg4_fu_66[128]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[129]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[145]),
        .O(\shiftreg4_fu_66[129]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[12]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[28]),
        .O(\shiftreg4_fu_66[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[130]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[146]),
        .O(\shiftreg4_fu_66[130]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[131]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[147]),
        .O(\shiftreg4_fu_66[131]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[132]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[148]),
        .O(\shiftreg4_fu_66[132]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[133]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[149]),
        .O(\shiftreg4_fu_66[133]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[134]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[150]),
        .O(\shiftreg4_fu_66[134]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[135]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[151]),
        .O(\shiftreg4_fu_66[135]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[136]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[152]),
        .O(\shiftreg4_fu_66[136]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[137]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[153]),
        .O(\shiftreg4_fu_66[137]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[138]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[154]),
        .O(\shiftreg4_fu_66[138]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[139]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[155]),
        .O(\shiftreg4_fu_66[139]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[13]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[29]),
        .O(\shiftreg4_fu_66[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[140]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[156]),
        .O(\shiftreg4_fu_66[140]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[141]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[157]),
        .O(\shiftreg4_fu_66[141]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[142]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[158]),
        .O(\shiftreg4_fu_66[142]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[143]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_4_reg_366[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[159]),
        .O(\shiftreg4_fu_66[143]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[144]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[160]),
        .O(\shiftreg4_fu_66[144]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[145]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[161]),
        .O(\shiftreg4_fu_66[145]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[146]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[162]),
        .O(\shiftreg4_fu_66[146]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[147]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[163]),
        .O(\shiftreg4_fu_66[147]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[148]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[164]),
        .O(\shiftreg4_fu_66[148]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[149]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[165]),
        .O(\shiftreg4_fu_66[149]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[14]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[30]),
        .O(\shiftreg4_fu_66[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[150]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[166]),
        .O(\shiftreg4_fu_66[150]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[151]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[167]),
        .O(\shiftreg4_fu_66[151]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[152]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[168]),
        .O(\shiftreg4_fu_66[152]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[153]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[169]),
        .O(\shiftreg4_fu_66[153]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[154]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[170]),
        .O(\shiftreg4_fu_66[154]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[155]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[171]),
        .O(\shiftreg4_fu_66[155]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[156]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[172]),
        .O(\shiftreg4_fu_66[156]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[157]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[173]),
        .O(\shiftreg4_fu_66[157]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[158]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[174]),
        .O(\shiftreg4_fu_66[158]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[159]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[175]),
        .O(\shiftreg4_fu_66[159]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[15]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[31]),
        .O(\shiftreg4_fu_66[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[160]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[176]),
        .O(\shiftreg4_fu_66[160]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[161]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[177]),
        .O(\shiftreg4_fu_66[161]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[162]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[178]),
        .O(\shiftreg4_fu_66[162]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[163]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[179]),
        .O(\shiftreg4_fu_66[163]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[164]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[180]),
        .O(\shiftreg4_fu_66[164]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[165]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[181]),
        .O(\shiftreg4_fu_66[165]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[166]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[182]),
        .O(\shiftreg4_fu_66[166]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[167]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[183]),
        .O(\shiftreg4_fu_66[167]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[168]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[184]),
        .O(\shiftreg4_fu_66[168]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[169]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[185]),
        .O(\shiftreg4_fu_66[169]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[16]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[32]),
        .O(\shiftreg4_fu_66[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[170]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[186]),
        .O(\shiftreg4_fu_66[170]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[171]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[187]),
        .O(\shiftreg4_fu_66[171]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[172]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[188]),
        .O(\shiftreg4_fu_66[172]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[173]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[189]),
        .O(\shiftreg4_fu_66[173]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[174]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[190]),
        .O(\shiftreg4_fu_66[174]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[175]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_5_reg_371[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[191]),
        .O(\shiftreg4_fu_66[175]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[176]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[192]),
        .O(\shiftreg4_fu_66[176]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[177]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[193]),
        .O(\shiftreg4_fu_66[177]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[178]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[194]),
        .O(\shiftreg4_fu_66[178]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[179]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[195]),
        .O(\shiftreg4_fu_66[179]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[17]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[33]),
        .O(\shiftreg4_fu_66[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[180]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[196]),
        .O(\shiftreg4_fu_66[180]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[181]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[197]),
        .O(\shiftreg4_fu_66[181]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[182]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[198]),
        .O(\shiftreg4_fu_66[182]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[183]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[199]),
        .O(\shiftreg4_fu_66[183]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[184]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[200]),
        .O(\shiftreg4_fu_66[184]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[185]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[201]),
        .O(\shiftreg4_fu_66[185]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[186]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[202]),
        .O(\shiftreg4_fu_66[186]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[187]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[203]),
        .O(\shiftreg4_fu_66[187]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[188]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[204]),
        .O(\shiftreg4_fu_66[188]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[189]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[205]),
        .O(\shiftreg4_fu_66[189]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[18]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[34]),
        .O(\shiftreg4_fu_66[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[190]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[206]),
        .O(\shiftreg4_fu_66[190]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[191]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[207]),
        .O(\shiftreg4_fu_66[191]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[192]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[208]),
        .O(\shiftreg4_fu_66[192]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[193]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[209]),
        .O(\shiftreg4_fu_66[193]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[194]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[210]),
        .O(\shiftreg4_fu_66[194]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[195]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[211]),
        .O(\shiftreg4_fu_66[195]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[196]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[212]),
        .O(\shiftreg4_fu_66[196]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[197]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[213]),
        .O(\shiftreg4_fu_66[197]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[198]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[214]),
        .O(\shiftreg4_fu_66[198]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[199]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[215]),
        .O(\shiftreg4_fu_66[199]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[19]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[35]),
        .O(\shiftreg4_fu_66[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[1]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[17]),
        .O(\shiftreg4_fu_66[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[200]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[216]),
        .O(\shiftreg4_fu_66[200]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[201]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[217]),
        .O(\shiftreg4_fu_66[201]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[202]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[218]),
        .O(\shiftreg4_fu_66[202]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[203]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[219]),
        .O(\shiftreg4_fu_66[203]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[204]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[220]),
        .O(\shiftreg4_fu_66[204]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[205]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[221]),
        .O(\shiftreg4_fu_66[205]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[206]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[222]),
        .O(\shiftreg4_fu_66[206]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[207]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_6_reg_376[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[223]),
        .O(\shiftreg4_fu_66[207]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[208]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[224]),
        .O(\shiftreg4_fu_66[208]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[209]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[225]),
        .O(\shiftreg4_fu_66[209]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[20]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[36]),
        .O(\shiftreg4_fu_66[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[210]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[226]),
        .O(\shiftreg4_fu_66[210]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[211]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[227]),
        .O(\shiftreg4_fu_66[211]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[212]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[228]),
        .O(\shiftreg4_fu_66[212]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[213]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[229]),
        .O(\shiftreg4_fu_66[213]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[214]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[230]),
        .O(\shiftreg4_fu_66[214]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[215]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[231]),
        .O(\shiftreg4_fu_66[215]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[216]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[232]),
        .O(\shiftreg4_fu_66[216]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[217]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[233]),
        .O(\shiftreg4_fu_66[217]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[218]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[234]),
        .O(\shiftreg4_fu_66[218]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[219]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[235]),
        .O(\shiftreg4_fu_66[219]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[21]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[37]),
        .O(\shiftreg4_fu_66[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[220]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[236]),
        .O(\shiftreg4_fu_66[220]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[221]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[237]),
        .O(\shiftreg4_fu_66[221]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[222]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[238]),
        .O(\shiftreg4_fu_66[222]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[223]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[239]),
        .O(\shiftreg4_fu_66[223]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[224]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[240]),
        .O(\shiftreg4_fu_66[224]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[225]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[241]),
        .O(\shiftreg4_fu_66[225]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[226]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[242]),
        .O(\shiftreg4_fu_66[226]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[227]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[243]),
        .O(\shiftreg4_fu_66[227]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[228]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[244]),
        .O(\shiftreg4_fu_66[228]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[229]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[245]),
        .O(\shiftreg4_fu_66[229]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[22]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[38]),
        .O(\shiftreg4_fu_66[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[230]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[246]),
        .O(\shiftreg4_fu_66[230]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[231]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[247]),
        .O(\shiftreg4_fu_66[231]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[232]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[248]),
        .O(\shiftreg4_fu_66[232]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[233]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[249]),
        .O(\shiftreg4_fu_66[233]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[234]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[250]),
        .O(\shiftreg4_fu_66[234]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[235]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[251]),
        .O(\shiftreg4_fu_66[235]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[236]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[252]),
        .O(\shiftreg4_fu_66[236]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[237]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[253]),
        .O(\shiftreg4_fu_66[237]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[238]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[254]),
        .O(\shiftreg4_fu_66[238]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[239]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem0_addr_read_7_reg_381[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[255]),
        .O(\shiftreg4_fu_66[239]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[23]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[39]),
        .O(\shiftreg4_fu_66[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[240]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[256]),
        .O(\shiftreg4_fu_66[240]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[241]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[257]),
        .O(\shiftreg4_fu_66[241]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[242]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[258]),
        .O(\shiftreg4_fu_66[242]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[243]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[259]),
        .O(\shiftreg4_fu_66[243]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[244]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[260]),
        .O(\shiftreg4_fu_66[244]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[245]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[261]),
        .O(\shiftreg4_fu_66[245]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[246]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[262]),
        .O(\shiftreg4_fu_66[246]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[247]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[263]),
        .O(\shiftreg4_fu_66[247]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[248]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[264]),
        .O(\shiftreg4_fu_66[248]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[249]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[265]),
        .O(\shiftreg4_fu_66[249]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[24]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[40]),
        .O(\shiftreg4_fu_66[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[250]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[266]),
        .O(\shiftreg4_fu_66[250]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[251]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[267]),
        .O(\shiftreg4_fu_66[251]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[252]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[268]),
        .O(\shiftreg4_fu_66[252]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[253]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[269]),
        .O(\shiftreg4_fu_66[253]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[254]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[270]),
        .O(\shiftreg4_fu_66[254]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[255]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[271]),
        .O(\shiftreg4_fu_66[255]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[256]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[272]),
        .O(\shiftreg4_fu_66[256]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[257]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[273]),
        .O(\shiftreg4_fu_66[257]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[258]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[274]),
        .O(\shiftreg4_fu_66[258]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[259]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[275]),
        .O(\shiftreg4_fu_66[259]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[25]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[41]),
        .O(\shiftreg4_fu_66[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[260]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[276]),
        .O(\shiftreg4_fu_66[260]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[261]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[277]),
        .O(\shiftreg4_fu_66[261]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[262]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[278]),
        .O(\shiftreg4_fu_66[262]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[263]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[279]),
        .O(\shiftreg4_fu_66[263]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[264]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[280]),
        .O(\shiftreg4_fu_66[264]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[265]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[281]),
        .O(\shiftreg4_fu_66[265]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[266]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[282]),
        .O(\shiftreg4_fu_66[266]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[267]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[283]),
        .O(\shiftreg4_fu_66[267]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[268]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[284]),
        .O(\shiftreg4_fu_66[268]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[269]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[285]),
        .O(\shiftreg4_fu_66[269]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[26]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[42]),
        .O(\shiftreg4_fu_66[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[270]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[286]),
        .O(\shiftreg4_fu_66[270]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[271]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_8_reg_386[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[287]),
        .O(\shiftreg4_fu_66[271]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[272]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[288]),
        .O(\shiftreg4_fu_66[272]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[273]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[289]),
        .O(\shiftreg4_fu_66[273]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[274]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[290]),
        .O(\shiftreg4_fu_66[274]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[275]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[291]),
        .O(\shiftreg4_fu_66[275]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[276]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[292]),
        .O(\shiftreg4_fu_66[276]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[277]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[293]),
        .O(\shiftreg4_fu_66[277]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[278]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[294]),
        .O(\shiftreg4_fu_66[278]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[279]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[295]),
        .O(\shiftreg4_fu_66[279]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[27]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[43]),
        .O(\shiftreg4_fu_66[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[280]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[296]),
        .O(\shiftreg4_fu_66[280]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[281]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[297]),
        .O(\shiftreg4_fu_66[281]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[282]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[298]),
        .O(\shiftreg4_fu_66[282]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[283]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[299]),
        .O(\shiftreg4_fu_66[283]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[284]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[300]),
        .O(\shiftreg4_fu_66[284]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[285]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[301]),
        .O(\shiftreg4_fu_66[285]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[286]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[302]),
        .O(\shiftreg4_fu_66[286]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[287]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[303]),
        .O(\shiftreg4_fu_66[287]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[288]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[304]),
        .O(\shiftreg4_fu_66[288]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[289]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[305]),
        .O(\shiftreg4_fu_66[289]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[28]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[44]),
        .O(\shiftreg4_fu_66[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[290]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[306]),
        .O(\shiftreg4_fu_66[290]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[291]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[307]),
        .O(\shiftreg4_fu_66[291]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[292]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[308]),
        .O(\shiftreg4_fu_66[292]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[293]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[309]),
        .O(\shiftreg4_fu_66[293]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[294]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[310]),
        .O(\shiftreg4_fu_66[294]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[295]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[311]),
        .O(\shiftreg4_fu_66[295]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[296]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[312]),
        .O(\shiftreg4_fu_66[296]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[297]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[313]),
        .O(\shiftreg4_fu_66[297]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[298]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[314]),
        .O(\shiftreg4_fu_66[298]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[299]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[315]),
        .O(\shiftreg4_fu_66[299]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[29]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[45]),
        .O(\shiftreg4_fu_66[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[2]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[18]),
        .O(\shiftreg4_fu_66[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[300]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[316]),
        .O(\shiftreg4_fu_66[300]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[301]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[317]),
        .O(\shiftreg4_fu_66[301]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[302]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[318]),
        .O(\shiftreg4_fu_66[302]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[303]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_9_reg_391[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[319]),
        .O(\shiftreg4_fu_66[303]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[304]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[320]),
        .O(\shiftreg4_fu_66[304]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[305]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[321]),
        .O(\shiftreg4_fu_66[305]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[306]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[322]),
        .O(\shiftreg4_fu_66[306]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[307]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[323]),
        .O(\shiftreg4_fu_66[307]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[308]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[324]),
        .O(\shiftreg4_fu_66[308]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[309]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[325]),
        .O(\shiftreg4_fu_66[309]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[30]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[46]),
        .O(\shiftreg4_fu_66[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[310]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[326]),
        .O(\shiftreg4_fu_66[310]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[311]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[327]),
        .O(\shiftreg4_fu_66[311]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[312]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[328]),
        .O(\shiftreg4_fu_66[312]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[313]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[329]),
        .O(\shiftreg4_fu_66[313]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[314]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[330]),
        .O(\shiftreg4_fu_66[314]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[315]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[331]),
        .O(\shiftreg4_fu_66[315]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[316]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[332]),
        .O(\shiftreg4_fu_66[316]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[317]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[333]),
        .O(\shiftreg4_fu_66[317]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[318]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[334]),
        .O(\shiftreg4_fu_66[318]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[319]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[335]),
        .O(\shiftreg4_fu_66[319]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[31]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[47]),
        .O(\shiftreg4_fu_66[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[320]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[336]),
        .O(\shiftreg4_fu_66[320]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[321]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[337]),
        .O(\shiftreg4_fu_66[321]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[322]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[338]),
        .O(\shiftreg4_fu_66[322]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[323]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[339]),
        .O(\shiftreg4_fu_66[323]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[324]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[340]),
        .O(\shiftreg4_fu_66[324]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[325]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[341]),
        .O(\shiftreg4_fu_66[325]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[326]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[342]),
        .O(\shiftreg4_fu_66[326]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[327]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[343]),
        .O(\shiftreg4_fu_66[327]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[328]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[344]),
        .O(\shiftreg4_fu_66[328]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[329]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[345]),
        .O(\shiftreg4_fu_66[329]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[32]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[48]),
        .O(\shiftreg4_fu_66[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[330]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[346]),
        .O(\shiftreg4_fu_66[330]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[331]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[347]),
        .O(\shiftreg4_fu_66[331]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[332]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[348]),
        .O(\shiftreg4_fu_66[332]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[333]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[349]),
        .O(\shiftreg4_fu_66[333]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[334]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[350]),
        .O(\shiftreg4_fu_66[334]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[335]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_10_reg_396[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[351]),
        .O(\shiftreg4_fu_66[335]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[336]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[352]),
        .O(\shiftreg4_fu_66[336]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[337]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[353]),
        .O(\shiftreg4_fu_66[337]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[338]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[354]),
        .O(\shiftreg4_fu_66[338]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[339]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[355]),
        .O(\shiftreg4_fu_66[339]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[33]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[49]),
        .O(\shiftreg4_fu_66[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[340]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[356]),
        .O(\shiftreg4_fu_66[340]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[341]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[357]),
        .O(\shiftreg4_fu_66[341]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[342]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[358]),
        .O(\shiftreg4_fu_66[342]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[343]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[359]),
        .O(\shiftreg4_fu_66[343]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[344]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[360]),
        .O(\shiftreg4_fu_66[344]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[345]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[361]),
        .O(\shiftreg4_fu_66[345]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[346]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[362]),
        .O(\shiftreg4_fu_66[346]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[347]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[363]),
        .O(\shiftreg4_fu_66[347]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[348]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[364]),
        .O(\shiftreg4_fu_66[348]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[349]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[365]),
        .O(\shiftreg4_fu_66[349]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[34]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[50]),
        .O(\shiftreg4_fu_66[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[350]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[366]),
        .O(\shiftreg4_fu_66[350]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[351]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[367]),
        .O(\shiftreg4_fu_66[351]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[352]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[368]),
        .O(\shiftreg4_fu_66[352]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[353]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[369]),
        .O(\shiftreg4_fu_66[353]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[354]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[370]),
        .O(\shiftreg4_fu_66[354]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[355]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[371]),
        .O(\shiftreg4_fu_66[355]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[356]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[372]),
        .O(\shiftreg4_fu_66[356]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[357]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[373]),
        .O(\shiftreg4_fu_66[357]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[358]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[374]),
        .O(\shiftreg4_fu_66[358]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[359]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[375]),
        .O(\shiftreg4_fu_66[359]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[35]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[51]),
        .O(\shiftreg4_fu_66[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[360]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[376]),
        .O(\shiftreg4_fu_66[360]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[361]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[377]),
        .O(\shiftreg4_fu_66[361]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[362]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[378]),
        .O(\shiftreg4_fu_66[362]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[363]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[379]),
        .O(\shiftreg4_fu_66[363]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[364]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[380]),
        .O(\shiftreg4_fu_66[364]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[365]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[381]),
        .O(\shiftreg4_fu_66[365]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[366]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[382]),
        .O(\shiftreg4_fu_66[366]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[367]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem0_addr_read_11_reg_401[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[383]),
        .O(\shiftreg4_fu_66[367]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[368]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[384]),
        .O(\shiftreg4_fu_66[368]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[369]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[385]),
        .O(\shiftreg4_fu_66[369]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[36]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[52]),
        .O(\shiftreg4_fu_66[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[370]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[386]),
        .O(\shiftreg4_fu_66[370]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[371]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[387]),
        .O(\shiftreg4_fu_66[371]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[372]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[388]),
        .O(\shiftreg4_fu_66[372]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[373]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[389]),
        .O(\shiftreg4_fu_66[373]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[374]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[390]),
        .O(\shiftreg4_fu_66[374]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[375]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[391]),
        .O(\shiftreg4_fu_66[375]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[376]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[392]),
        .O(\shiftreg4_fu_66[376]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[377]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[393]),
        .O(\shiftreg4_fu_66[377]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[378]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[394]),
        .O(\shiftreg4_fu_66[378]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[379]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[395]),
        .O(\shiftreg4_fu_66[379]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[37]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[53]),
        .O(\shiftreg4_fu_66[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[380]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[396]),
        .O(\shiftreg4_fu_66[380]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[381]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[397]),
        .O(\shiftreg4_fu_66[381]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[382]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[398]),
        .O(\shiftreg4_fu_66[382]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[383]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[399]),
        .O(\shiftreg4_fu_66[383]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[384]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[400]),
        .O(\shiftreg4_fu_66[384]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[385]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[401]),
        .O(\shiftreg4_fu_66[385]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[386]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[402]),
        .O(\shiftreg4_fu_66[386]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[387]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[403]),
        .O(\shiftreg4_fu_66[387]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[388]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[404]),
        .O(\shiftreg4_fu_66[388]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[389]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[405]),
        .O(\shiftreg4_fu_66[389]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[38]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[54]),
        .O(\shiftreg4_fu_66[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[390]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[406]),
        .O(\shiftreg4_fu_66[390]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[391]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[407]),
        .O(\shiftreg4_fu_66[391]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[392]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[408]),
        .O(\shiftreg4_fu_66[392]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[393]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[409]),
        .O(\shiftreg4_fu_66[393]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[394]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[410]),
        .O(\shiftreg4_fu_66[394]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[395]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[411]),
        .O(\shiftreg4_fu_66[395]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[396]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[412]),
        .O(\shiftreg4_fu_66[396]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[397]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[413]),
        .O(\shiftreg4_fu_66[397]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[398]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[414]),
        .O(\shiftreg4_fu_66[398]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[399]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_12_reg_406[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[415]),
        .O(\shiftreg4_fu_66[399]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[39]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[55]),
        .O(\shiftreg4_fu_66[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[3]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[19]),
        .O(\shiftreg4_fu_66[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[400]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[416]),
        .O(\shiftreg4_fu_66[400]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[401]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[417]),
        .O(\shiftreg4_fu_66[401]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[402]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[418]),
        .O(\shiftreg4_fu_66[402]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[403]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[419]),
        .O(\shiftreg4_fu_66[403]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[404]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[420]),
        .O(\shiftreg4_fu_66[404]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[405]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[421]),
        .O(\shiftreg4_fu_66[405]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[406]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[422]),
        .O(\shiftreg4_fu_66[406]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[407]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[423]),
        .O(\shiftreg4_fu_66[407]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[408]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[424]),
        .O(\shiftreg4_fu_66[408]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[409]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[425]),
        .O(\shiftreg4_fu_66[409]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[40]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[56]),
        .O(\shiftreg4_fu_66[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[410]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[426]),
        .O(\shiftreg4_fu_66[410]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[411]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[427]),
        .O(\shiftreg4_fu_66[411]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[412]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[428]),
        .O(\shiftreg4_fu_66[412]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[413]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[429]),
        .O(\shiftreg4_fu_66[413]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[414]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[430]),
        .O(\shiftreg4_fu_66[414]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[415]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[431]),
        .O(\shiftreg4_fu_66[415]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[416]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[432]),
        .O(\shiftreg4_fu_66[416]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[417]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[433]),
        .O(\shiftreg4_fu_66[417]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[418]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[434]),
        .O(\shiftreg4_fu_66[418]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[419]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[435]),
        .O(\shiftreg4_fu_66[419]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[41]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[57]),
        .O(\shiftreg4_fu_66[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[420]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[436]),
        .O(\shiftreg4_fu_66[420]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[421]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[437]),
        .O(\shiftreg4_fu_66[421]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[422]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[438]),
        .O(\shiftreg4_fu_66[422]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[423]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[439]),
        .O(\shiftreg4_fu_66[423]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[424]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[440]),
        .O(\shiftreg4_fu_66[424]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[425]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[441]),
        .O(\shiftreg4_fu_66[425]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[426]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[442]),
        .O(\shiftreg4_fu_66[426]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[427]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[443]),
        .O(\shiftreg4_fu_66[427]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[428]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[444]),
        .O(\shiftreg4_fu_66[428]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[429]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[445]),
        .O(\shiftreg4_fu_66[429]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[42]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[58]),
        .O(\shiftreg4_fu_66[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[430]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[446]),
        .O(\shiftreg4_fu_66[430]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[431]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_13_reg_411[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[447]),
        .O(\shiftreg4_fu_66[431]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[432]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[448]),
        .O(\shiftreg4_fu_66[432]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[433]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[449]),
        .O(\shiftreg4_fu_66[433]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[434]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[450]),
        .O(\shiftreg4_fu_66[434]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[435]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[451]),
        .O(\shiftreg4_fu_66[435]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[436]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[452]),
        .O(\shiftreg4_fu_66[436]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[437]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[453]),
        .O(\shiftreg4_fu_66[437]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[438]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[454]),
        .O(\shiftreg4_fu_66[438]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[439]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[455]),
        .O(\shiftreg4_fu_66[439]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[43]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[59]),
        .O(\shiftreg4_fu_66[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[440]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[456]),
        .O(\shiftreg4_fu_66[440]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[441]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[457]),
        .O(\shiftreg4_fu_66[441]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[442]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[458]),
        .O(\shiftreg4_fu_66[442]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[443]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[459]),
        .O(\shiftreg4_fu_66[443]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[444]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[460]),
        .O(\shiftreg4_fu_66[444]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[445]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[461]),
        .O(\shiftreg4_fu_66[445]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[446]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[462]),
        .O(\shiftreg4_fu_66[446]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[447]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[463]),
        .O(\shiftreg4_fu_66[447]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[448]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[464]),
        .O(\shiftreg4_fu_66[448]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[449]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[465]),
        .O(\shiftreg4_fu_66[449]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[44]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[60]),
        .O(\shiftreg4_fu_66[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[450]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[466]),
        .O(\shiftreg4_fu_66[450]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[451]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[467]),
        .O(\shiftreg4_fu_66[451]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[452]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[468]),
        .O(\shiftreg4_fu_66[452]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[453]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[469]),
        .O(\shiftreg4_fu_66[453]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[454]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[470]),
        .O(\shiftreg4_fu_66[454]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[455]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[471]),
        .O(\shiftreg4_fu_66[455]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[456]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[472]),
        .O(\shiftreg4_fu_66[456]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[457]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[473]),
        .O(\shiftreg4_fu_66[457]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[458]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[474]),
        .O(\shiftreg4_fu_66[458]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[459]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[475]),
        .O(\shiftreg4_fu_66[459]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[45]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[61]),
        .O(\shiftreg4_fu_66[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[460]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[476]),
        .O(\shiftreg4_fu_66[460]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[461]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[477]),
        .O(\shiftreg4_fu_66[461]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[462]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[478]),
        .O(\shiftreg4_fu_66[462]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[463]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_14_reg_416[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[479]),
        .O(\shiftreg4_fu_66[463]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[464]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[480]),
        .O(\shiftreg4_fu_66[464]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[465]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[481]),
        .O(\shiftreg4_fu_66[465]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[466]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[482]),
        .O(\shiftreg4_fu_66[466]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[467]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[483]),
        .O(\shiftreg4_fu_66[467]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[468]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[484]),
        .O(\shiftreg4_fu_66[468]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[469]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[485]),
        .O(\shiftreg4_fu_66[469]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[46]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[62]),
        .O(\shiftreg4_fu_66[46]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[470]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[486]),
        .O(\shiftreg4_fu_66[470]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[471]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[487]),
        .O(\shiftreg4_fu_66[471]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[472]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[488]),
        .O(\shiftreg4_fu_66[472]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[473]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[489]),
        .O(\shiftreg4_fu_66[473]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[474]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[490]),
        .O(\shiftreg4_fu_66[474]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[475]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[491]),
        .O(\shiftreg4_fu_66[475]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[476]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[492]),
        .O(\shiftreg4_fu_66[476]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[477]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[493]),
        .O(\shiftreg4_fu_66[477]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[478]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[494]),
        .O(\shiftreg4_fu_66[478]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[479]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[495]),
        .O(\shiftreg4_fu_66[479]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[47]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_1_reg_351[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[63]),
        .O(\shiftreg4_fu_66[47]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[480]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[16]),
        .O(\shiftreg4_fu_66[480]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[481]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[17]),
        .O(\shiftreg4_fu_66[481]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[482]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[18]),
        .O(\shiftreg4_fu_66[482]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[483]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[19]),
        .O(\shiftreg4_fu_66[483]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[484]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[20]),
        .O(\shiftreg4_fu_66[484]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[485]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[21]),
        .O(\shiftreg4_fu_66[485]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[486]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[22]),
        .O(\shiftreg4_fu_66[486]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[487]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[23]),
        .O(\shiftreg4_fu_66[487]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[488]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[24]),
        .O(\shiftreg4_fu_66[488]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[489]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[25]),
        .O(\shiftreg4_fu_66[489]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[48]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[64]),
        .O(\shiftreg4_fu_66[48]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[490]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[26]),
        .O(\shiftreg4_fu_66[490]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[491]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[27]),
        .O(\shiftreg4_fu_66[491]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[492]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[28]),
        .O(\shiftreg4_fu_66[492]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[493]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[29]),
        .O(\shiftreg4_fu_66[493]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[494]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[30]),
        .O(\shiftreg4_fu_66[494]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg4_fu_66[495]_i_1 
       (.I0(icmp_ln40_reg_337_pp0_iter1_reg),
        .I1(icmp_ln34_reg_333_pp0_iter1_reg),
        .I2(gmem0_addr_read_15_reg_426[31]),
        .O(\shiftreg4_fu_66[495]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[49]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[65]),
        .O(\shiftreg4_fu_66[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[4]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[20]),
        .O(\shiftreg4_fu_66[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[50]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[66]),
        .O(\shiftreg4_fu_66[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[51]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[67]),
        .O(\shiftreg4_fu_66[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[52]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[68]),
        .O(\shiftreg4_fu_66[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[53]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[69]),
        .O(\shiftreg4_fu_66[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[54]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[70]),
        .O(\shiftreg4_fu_66[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[55]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[71]),
        .O(\shiftreg4_fu_66[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[56]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[72]),
        .O(\shiftreg4_fu_66[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[57]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[73]),
        .O(\shiftreg4_fu_66[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[58]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[74]),
        .O(\shiftreg4_fu_66[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[59]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[75]),
        .O(\shiftreg4_fu_66[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[5]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[21]),
        .O(\shiftreg4_fu_66[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[60]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[76]),
        .O(\shiftreg4_fu_66[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[61]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[77]),
        .O(\shiftreg4_fu_66[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[62]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[78]),
        .O(\shiftreg4_fu_66[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[63]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[79]),
        .O(\shiftreg4_fu_66[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[64]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[80]),
        .O(\shiftreg4_fu_66[64]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[65]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[81]),
        .O(\shiftreg4_fu_66[65]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[66]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[82]),
        .O(\shiftreg4_fu_66[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[67]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[83]),
        .O(\shiftreg4_fu_66[67]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[68]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[84]),
        .O(\shiftreg4_fu_66[68]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[69]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[85]),
        .O(\shiftreg4_fu_66[69]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[6]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[22]),
        .O(\shiftreg4_fu_66[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[70]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[86]),
        .O(\shiftreg4_fu_66[70]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[71]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[87]),
        .O(\shiftreg4_fu_66[71]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[72]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[88]),
        .O(\shiftreg4_fu_66[72]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[73]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[89]),
        .O(\shiftreg4_fu_66[73]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[74]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[90]),
        .O(\shiftreg4_fu_66[74]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[75]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[91]),
        .O(\shiftreg4_fu_66[75]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[76]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[92]),
        .O(\shiftreg4_fu_66[76]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[77]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[93]),
        .O(\shiftreg4_fu_66[77]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[78]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[94]),
        .O(\shiftreg4_fu_66[78]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[79]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_2_reg_356[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[95]),
        .O(\shiftreg4_fu_66[79]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[7]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[23]),
        .O(\shiftreg4_fu_66[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[80]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[96]),
        .O(\shiftreg4_fu_66[80]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[81]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[97]),
        .O(\shiftreg4_fu_66[81]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[82]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[98]),
        .O(\shiftreg4_fu_66[82]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[83]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[99]),
        .O(\shiftreg4_fu_66[83]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[84]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[100]),
        .O(\shiftreg4_fu_66[84]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[85]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[101]),
        .O(\shiftreg4_fu_66[85]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[86]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[102]),
        .O(\shiftreg4_fu_66[86]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[87]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[103]),
        .O(\shiftreg4_fu_66[87]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[88]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[104]),
        .O(\shiftreg4_fu_66[88]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[89]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[105]),
        .O(\shiftreg4_fu_66[89]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[8]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[24]),
        .O(\shiftreg4_fu_66[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[90]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[106]),
        .O(\shiftreg4_fu_66[90]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[91]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[107]),
        .O(\shiftreg4_fu_66[91]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[92]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[108]),
        .O(\shiftreg4_fu_66[92]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[93]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[109]),
        .O(\shiftreg4_fu_66[93]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[94]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[110]),
        .O(\shiftreg4_fu_66[94]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[95]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[111]),
        .O(\shiftreg4_fu_66[95]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[96]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[112]),
        .O(\shiftreg4_fu_66[96]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[97]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[113]),
        .O(\shiftreg4_fu_66[97]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[98]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[114]),
        .O(\shiftreg4_fu_66[98]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[99]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_3_reg_361[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[115]),
        .O(\shiftreg4_fu_66[99]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg4_fu_66[9]_i_1 
       (.I0(\icmp_ln40_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln34_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem0_addr_read_reg_346[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_29_reg_106[25]),
        .O(\shiftreg4_fu_66[9]_i_1_n_4 ));
  FDRE \shiftreg4_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[0]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[0]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[100] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[100]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[100]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[101] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[101]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[101]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[102] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[102]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[102]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[103] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[103]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[103]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[104] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[104]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[104]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[105] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[105]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[105]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[106] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[106]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[106]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[107] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[107]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[107]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[108] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[108]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[108]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[109] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[109]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[109]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[10]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[10]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[110] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[110]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[110]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[111] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[111]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[111]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[112] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[112]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[112]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[113] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[113]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[113]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[114] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[114]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[114]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[115] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[115]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[115]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[116] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[116]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[116]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[117] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[117]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[117]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[118] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[118]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[118]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[119] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[119]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[119]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[11]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[11]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[120] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[120]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[120]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[121] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[121]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[121]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[122] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[122]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[122]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[123] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[123]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[123]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[124] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[124]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[124]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[125] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[125]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[125]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[126] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[126]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[126]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[127] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[127]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[127]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[128] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[128]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[128]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[129] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[129]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[129]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[12]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[12]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[130] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[130]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[130]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[131] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[131]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[131]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[132] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[132]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[132]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[133] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[133]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[133]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[134] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[134]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[134]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[135] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[135]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[135]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[136] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[136]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[136]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[137] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[137]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[137]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[138] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[138]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[138]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[139] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[139]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[139]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[13]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[13]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[140] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[140]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[140]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[141] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[141]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[141]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[142] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[142]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[142]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[143] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[143]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[143]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[144] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[144]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[144]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[145] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[145]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[145]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[146] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[146]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[146]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[147] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[147]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[147]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[148] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[148]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[148]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[149] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[149]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[149]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[14]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[14]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[150] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[150]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[150]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[151] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[151]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[151]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[152] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[152]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[152]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[153] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[153]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[153]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[154] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[154]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[154]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[155] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[155]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[155]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[156] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[156]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[156]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[157] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[157]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[157]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[158] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[158]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[158]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[159] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[159]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[159]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[15]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[15]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[160] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[160]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[160]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[161] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[161]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[161]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[162] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[162]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[162]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[163] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[163]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[163]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[164] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[164]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[164]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[165] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[165]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[165]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[166] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[166]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[166]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[167] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[167]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[167]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[168] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[168]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[168]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[169] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[169]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[169]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[16]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[16]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[170] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[170]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[170]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[171] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[171]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[171]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[172] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[172]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[172]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[173] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[173]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[173]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[174] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[174]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[174]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[175] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[175]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[175]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[176] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[176]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[176]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[177] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[177]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[177]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[178] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[178]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[178]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[179] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[179]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[179]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[17]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[17]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[180] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[180]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[180]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[181] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[181]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[181]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[182] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[182]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[182]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[183] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[183]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[183]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[184] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[184]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[184]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[185] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[185]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[185]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[186] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[186]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[186]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[187] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[187]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[187]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[188] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[188]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[188]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[189] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[189]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[189]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[18]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[18]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[190] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[190]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[190]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[191] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[191]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[191]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[192] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[192]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[192]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[193] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[193]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[193]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[194] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[194]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[194]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[195] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[195]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[195]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[196] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[196]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[196]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[197] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[197]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[197]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[198] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[198]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[198]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[199] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[199]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[199]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[19]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[19]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[1]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[1]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[200] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[200]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[200]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[201] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[201]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[201]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[202] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[202]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[202]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[203] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[203]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[203]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[204] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[204]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[204]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[205] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[205]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[205]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[206] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[206]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[206]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[207] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[207]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[207]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[208] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[208]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[208]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[209] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[209]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[209]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[20]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[20]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[210] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[210]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[210]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[211] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[211]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[211]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[212] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[212]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[212]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[213] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[213]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[213]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[214] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[214]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[214]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[215] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[215]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[215]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[216] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[216]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[216]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[217] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[217]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[217]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[218] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[218]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[218]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[219] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[219]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[219]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[21]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[21]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[220] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[220]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[220]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[221] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[221]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[221]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[222] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[222]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[222]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[223] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[223]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[223]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[224] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[224]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[224]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[225] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[225]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[225]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[226] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[226]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[226]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[227] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[227]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[227]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[228] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[228]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[228]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[229] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[229]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[229]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[22]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[22]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[230] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[230]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[230]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[231] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[231]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[231]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[232] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[232]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[232]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[233] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[233]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[233]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[234] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[234]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[234]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[235] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[235]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[235]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[236] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[236]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[236]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[237] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[237]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[237]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[238] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[238]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[238]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[239] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[239]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[239]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[23]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[23]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[240] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[240]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[240]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[241] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[241]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[241]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[242] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[242]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[242]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[243] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[243]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[243]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[244] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[244]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[244]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[245] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[245]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[245]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[246] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[246]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[246]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[247] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[247]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[247]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[248] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[248]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[248]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[249] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[249]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[249]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[24]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[24]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[250] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[250]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[250]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[251] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[251]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[251]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[252] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[252]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[252]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[253] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[253]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[253]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[254] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[254]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[254]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[255] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[255]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[255]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[256] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[256]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[256]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[257] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[257]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[257]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[258] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[258]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[258]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[259] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[259]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[259]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[25]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[25]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[260] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[260]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[260]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[261] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[261]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[261]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[262] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[262]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[262]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[263] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[263]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[263]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[264] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[264]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[264]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[265] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[265]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[265]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[266] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[266]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[266]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[267] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[267]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[267]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[268] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[268]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[268]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[269] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[269]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[269]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[26]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[26]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[270] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[270]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[270]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[271] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[271]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[271]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[272] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[272]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[272]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[273] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[273]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[273]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[274] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[274]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[274]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[275] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[275]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[275]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[276] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[276]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[276]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[277] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[277]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[277]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[278] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[278]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[278]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[279] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[279]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[279]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[27]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[27]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[280] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[280]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[280]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[281] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[281]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[281]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[282] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[282]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[282]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[283] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[283]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[283]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[284] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[284]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[284]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[285] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[285]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[285]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[286] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[286]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[286]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[287] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[287]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[287]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[288] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[288]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[288]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[289] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[289]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[289]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[28]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[28]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[290] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[290]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[290]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[291] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[291]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[291]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[292] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[292]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[292]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[293] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[293]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[293]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[294] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[294]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[294]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[295] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[295]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[295]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[296] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[296]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[296]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[297] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[297]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[297]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[298] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[298]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[298]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[299] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[299]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[299]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[29]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[29]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[2]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[2]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[300] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[300]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[300]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[301] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[301]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[301]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[302] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[302]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[302]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[303] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[303]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[303]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[304] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[304]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[304]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[305] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[305]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[305]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[306] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[306]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[306]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[307] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[307]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[307]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[308] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[308]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[308]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[309] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[309]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[309]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[30]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[30]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[310] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[310]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[310]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[311] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[311]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[311]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[312] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[312]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[312]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[313] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[313]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[313]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[314] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[314]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[314]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[315] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[315]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[315]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[316] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[316]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[316]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[317] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[317]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[317]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[318] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[318]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[318]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[319] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[319]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[319]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[31]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[31]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[320] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[320]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[320]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[321] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[321]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[321]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[322] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[322]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[322]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[323] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[323]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[323]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[324] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[324]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[324]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[325] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[325]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[325]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[326] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[326]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[326]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[327] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[327]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[327]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[328] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[328]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[328]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[329] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[329]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[329]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[32] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[32]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[32]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[330] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[330]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[330]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[331] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[331]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[331]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[332] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[332]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[332]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[333] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[333]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[333]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[334] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[334]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[334]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[335] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[335]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[335]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[336] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[336]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[336]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[337] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[337]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[337]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[338] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[338]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[338]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[339] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[339]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[339]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[33] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[33]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[33]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[340] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[340]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[340]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[341] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[341]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[341]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[342] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[342]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[342]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[343] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[343]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[343]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[344] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[344]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[344]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[345] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[345]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[345]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[346] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[346]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[346]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[347] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[347]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[347]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[348] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[348]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[348]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[349] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[349]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[349]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[34] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[34]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[34]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[350] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[350]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[350]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[351] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[351]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[351]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[352] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[352]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[352]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[353] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[353]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[353]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[354] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[354]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[354]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[355] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[355]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[355]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[356] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[356]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[356]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[357] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[357]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[357]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[358] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[358]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[358]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[359] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[359]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[359]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[35] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[35]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[35]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[360] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[360]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[360]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[361] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[361]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[361]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[362] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[362]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[362]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[363] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[363]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[363]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[364] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[364]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[364]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[365] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[365]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[365]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[366] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[366]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[366]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[367] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[367]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[367]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[368] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[368]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[368]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[369] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[369]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[369]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[36] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[36]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[36]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[370] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[370]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[370]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[371] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[371]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[371]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[372] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[372]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[372]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[373] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[373]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[373]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[374] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[374]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[374]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[375] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[375]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[375]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[376] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[376]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[376]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[377] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[377]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[377]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[378] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[378]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[378]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[379] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[379]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[379]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[37] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[37]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[37]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[380] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[380]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[380]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[381] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[381]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[381]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[382] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[382]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[382]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[383] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[383]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[383]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[384] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[384]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[384]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[385] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[385]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[385]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[386] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[386]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[386]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[387] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[387]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[387]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[388] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[388]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[388]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[389] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[389]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[389]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[38] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[38]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[38]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[390] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[390]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[390]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[391] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[391]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[391]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[392] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[392]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[392]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[393] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[393]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[393]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[394] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[394]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[394]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[395] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[395]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[395]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[396] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[396]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[396]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[397] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[397]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[397]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[398] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[398]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[398]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[399] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[399]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[399]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[39] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[39]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[39]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[3]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[3]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[400] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[400]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[400]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[401] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[401]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[401]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[402] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[402]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[402]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[403] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[403]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[403]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[404] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[404]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[404]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[405] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[405]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[405]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[406] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[406]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[406]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[407] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[407]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[407]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[408] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[408]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[408]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[409] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[409]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[409]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[40] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[40]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[40]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[410] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[410]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[410]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[411] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[411]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[411]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[412] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[412]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[412]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[413] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[413]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[413]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[414] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[414]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[414]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[415] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[415]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[415]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[416] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[416]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[416]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[417] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[417]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[417]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[418] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[418]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[418]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[419] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[419]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[419]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[41] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[41]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[41]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[420] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[420]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[420]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[421] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[421]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[421]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[422] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[422]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[422]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[423] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[423]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[423]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[424] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[424]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[424]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[425] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[425]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[425]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[426] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[426]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[426]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[427] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[427]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[427]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[428] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[428]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[428]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[429] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[429]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[429]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[42] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[42]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[42]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[430] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[430]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[430]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[431] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[431]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[431]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[432] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[432]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[432]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[433] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[433]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[433]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[434] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[434]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[434]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[435] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[435]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[435]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[436] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[436]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[436]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[437] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[437]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[437]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[438] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[438]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[438]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[439] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[439]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[439]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[43] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[43]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[43]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[440] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[440]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[440]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[441] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[441]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[441]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[442] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[442]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[442]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[443] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[443]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[443]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[444] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[444]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[444]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[445] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[445]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[445]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[446] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[446]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[446]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[447] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[447]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[447]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[448] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[448]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[448]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[449] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[449]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[449]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[44] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[44]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[44]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[450] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[450]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[450]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[451] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[451]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[451]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[452] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[452]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[452]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[453] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[453]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[453]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[454] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[454]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[454]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[455] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[455]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[455]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[456] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[456]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[456]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[457] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[457]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[457]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[458] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[458]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[458]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[459] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[459]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[459]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[45] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[45]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[45]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[460] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[460]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[460]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[461] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[461]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[461]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[462] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[462]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[462]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[463] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[463]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[463]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[464] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[464]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[464]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[465] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[465]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[465]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[466] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[466]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[466]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[467] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[467]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[467]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[468] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[468]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[468]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[469] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[469]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[469]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[46] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[46]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[46]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[470] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[470]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[470]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[471] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[471]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[471]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[472] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[472]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[472]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[473] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[473]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[473]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[474] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[474]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[474]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[475] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[475]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[475]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[476] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[476]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[476]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[477] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[477]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[477]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[478] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[478]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[478]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[479] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[479]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[479]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[47] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[47]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[47]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[480] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[480]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[480]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[481] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[481]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[481]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[482] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[482]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[482]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[483] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[483]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[483]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[484] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[484]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[484]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[485] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[485]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[485]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[486] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[486]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[486]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[487] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[487]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[487]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[488] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[488]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[488]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[489] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[489]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[489]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[48] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[48]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[48]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[490] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[490]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[490]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[491] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[491]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[491]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[492] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[492]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[492]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[493] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[493]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[493]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[494] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[494]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[494]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[495] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[495]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[495]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[49] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[49]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[49]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[4]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[4]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[50] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[50]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[50]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[51] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[51]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[51]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[52] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[52]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[52]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[53] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[53]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[53]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[54] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[54]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[54]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[55] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[55]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[55]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[56] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[56]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[56]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[57] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[57]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[57]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[58] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[58]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[58]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[59] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[59]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[59]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[5]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[5]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[60] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[60]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[60]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[61] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[61]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[61]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[62] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[62]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[62]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[63] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[63]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[63]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[64] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[64]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[64]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[65] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[65]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[65]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[66] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[66]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[66]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[67] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[67]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[67]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[68] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[68]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[68]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[69] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[69]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[69]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[6]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[6]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[70] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[70]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[70]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[71] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[71]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[71]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[72] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[72]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[72]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[73] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[73]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[73]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[74] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[74]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[74]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[75] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[75]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[75]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[76] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[76]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[76]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[77] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[77]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[77]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[78] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[78]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[78]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[79] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[79]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[79]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[7]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[7]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[80] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[80]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[80]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[81] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[81]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[81]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[82] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[82]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[82]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[83] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[83]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[83]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[84] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[84]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[84]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[85] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[85]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[85]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[86] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[86]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[86]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[87] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[87]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[87]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[88] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[88]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[88]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[89] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[89]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[89]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[8]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[8]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[90] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[90]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[90]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[91] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[91]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[91]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[92] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[92]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[92]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[93] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[93]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[93]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[94] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[94]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[94]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[95] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[95]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[95]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[96] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[96]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[96]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[97] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[97]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[97]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[98] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[98]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[98]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[99] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[99]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[99]),
        .R(i_fu_740));
  FDRE \shiftreg4_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readA_fu_128_A_V_ce0),
        .D(\shiftreg4_fu_66[9]_i_1_n_4 ),
        .Q(shiftreg4_fu_66[9]),
        .R(i_fu_740));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_readB
   (D,
    gmem1_RREADY,
    address0,
    B_V_address0,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[72] ,
    \j_fu_70_reg[4]_0 ,
    d0,
    Q,
    grp_matmul_Pipeline_readB_fu_136_ap_start_reg,
    ap_done_cache,
    grp_matmul_Pipeline_readA_fu_128_ap_start_reg,
    grp_matmul_Pipeline_readA_fu_128_ap_ready,
    ap_clk,
    ap_rst_n_inv,
    \gmem1_addr_read_14_reg_416_reg[31]_0 ,
    \i_fu_74_reg[0]_0 );
  output [1:0]D;
  output gmem1_RREADY;
  output [0:0]address0;
  output [6:0]B_V_address0;
  output \ap_CS_fsm_reg[71] ;
  output \ap_CS_fsm_reg[72] ;
  output [3:0]\j_fu_70_reg[4]_0 ;
  output [15:0]d0;
  input [2:0]Q;
  input grp_matmul_Pipeline_readB_fu_136_ap_start_reg;
  input ap_done_cache;
  input grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  input grp_matmul_Pipeline_readA_fu_128_ap_ready;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]\gmem1_addr_read_14_reg_416_reg[31]_0 ;
  input [0:0]\i_fu_74_reg[0]_0 ;

  wire [6:0]B_V_address0;
  wire [1:0]D;
  wire \FSM_sequential_state[1]_i_3__0_n_4 ;
  wire \FSM_sequential_state[1]_i_4__0_n_4 ;
  wire \FSM_sequential_state[1]_i_5__0_n_4 ;
  wire [2:0]Q;
  wire [12:0]add_ln45_fu_148_p2;
  wire [0:0]address0;
  wire \ap_CS_fsm[0]_i_3__0_n_4 ;
  wire \ap_CS_fsm[15]_i_1__0_n_4 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire [495:0]ap_phi_reg_pp0_iter1_empty_27_reg_106;
  wire ap_phi_reg_pp0_iter1_empty_27_reg_1060;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire gmem1_RREADY;
  wire [31:0]gmem1_addr_read_10_reg_396;
  wire gmem1_addr_read_10_reg_3960;
  wire [31:0]gmem1_addr_read_11_reg_401;
  wire gmem1_addr_read_11_reg_4010;
  wire [31:0]gmem1_addr_read_12_reg_406;
  wire gmem1_addr_read_12_reg_4060;
  wire [31:0]gmem1_addr_read_13_reg_411;
  wire gmem1_addr_read_13_reg_4110;
  wire [31:0]gmem1_addr_read_14_reg_416;
  wire gmem1_addr_read_14_reg_4160;
  wire [31:0]\gmem1_addr_read_14_reg_416_reg[31]_0 ;
  wire [31:0]gmem1_addr_read_15_reg_426;
  wire gmem1_addr_read_15_reg_4260;
  wire [31:0]gmem1_addr_read_1_reg_351;
  wire gmem1_addr_read_1_reg_3510;
  wire [31:0]gmem1_addr_read_2_reg_356;
  wire gmem1_addr_read_2_reg_3560;
  wire [31:0]gmem1_addr_read_3_reg_361;
  wire gmem1_addr_read_3_reg_3610;
  wire [31:0]gmem1_addr_read_4_reg_366;
  wire gmem1_addr_read_4_reg_3660;
  wire [31:0]gmem1_addr_read_5_reg_371;
  wire gmem1_addr_read_5_reg_3710;
  wire [31:0]gmem1_addr_read_6_reg_376;
  wire gmem1_addr_read_6_reg_3760;
  wire [31:0]gmem1_addr_read_7_reg_381;
  wire gmem1_addr_read_7_reg_3810;
  wire [31:0]gmem1_addr_read_8_reg_386;
  wire gmem1_addr_read_8_reg_3860;
  wire [31:0]gmem1_addr_read_9_reg_391;
  wire gmem1_addr_read_9_reg_3910;
  wire [31:0]gmem1_addr_read_reg_346;
  wire gmem1_addr_read_reg_3460;
  wire \gmem1_addr_read_reg_346[31]_i_2_n_4 ;
  wire grp_matmul_Pipeline_readA_fu_128_ap_ready;
  wire grp_matmul_Pipeline_readA_fu_128_ap_start_reg;
  wire [0:0]grp_matmul_Pipeline_readB_fu_136_B_V_address0;
  wire grp_matmul_Pipeline_readB_fu_136_B_V_ce0;
  wire grp_matmul_Pipeline_readB_fu_136_ap_ready;
  wire grp_matmul_Pipeline_readB_fu_136_ap_start_reg;
  wire [5:0]i_2_fu_212_p3;
  wire i_fu_740;
  wire \i_fu_74[0]_i_2__0_n_4 ;
  wire \i_fu_74[0]_i_3__0_n_4 ;
  wire [5:0]i_fu_74_reg;
  wire [0:0]\i_fu_74_reg[0]_0 ;
  wire \i_fu_74_reg[0]_i_1__0_n_10 ;
  wire \i_fu_74_reg[0]_i_1__0_n_11 ;
  wire \i_fu_74_reg[0]_i_1__0_n_4 ;
  wire \i_fu_74_reg[0]_i_1__0_n_5 ;
  wire \i_fu_74_reg[0]_i_1__0_n_6 ;
  wire \i_fu_74_reg[0]_i_1__0_n_7 ;
  wire \i_fu_74_reg[0]_i_1__0_n_8 ;
  wire \i_fu_74_reg[0]_i_1__0_n_9 ;
  wire \i_fu_74_reg[4]_i_1__0_n_10 ;
  wire \i_fu_74_reg[4]_i_1__0_n_11 ;
  wire \i_fu_74_reg[4]_i_1__0_n_7 ;
  wire icmp_ln45_reg_333_pp0_iter1_reg;
  wire \icmp_ln45_reg_333_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ;
  wire \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ;
  wire \icmp_ln45_reg_333_reg_n_4_[0] ;
  wire \icmp_ln51_reg_337[0]_i_2_n_4 ;
  wire \icmp_ln51_reg_337[0]_i_3_n_4 ;
  wire \icmp_ln51_reg_337[0]_i_4_n_4 ;
  wire icmp_ln51_reg_337_pp0_iter1_reg;
  wire \icmp_ln51_reg_337_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ;
  wire \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ;
  wire \icmp_ln51_reg_337_reg_n_4_[0] ;
  wire itr_1_fu_78;
  wire itr_1_fu_7811_out;
  wire \itr_1_fu_78[12]_i_3_n_4 ;
  wire \itr_1_fu_78_reg_n_4_[0] ;
  wire \itr_1_fu_78_reg_n_4_[10] ;
  wire \itr_1_fu_78_reg_n_4_[11] ;
  wire \itr_1_fu_78_reg_n_4_[12] ;
  wire \itr_1_fu_78_reg_n_4_[1] ;
  wire \itr_1_fu_78_reg_n_4_[2] ;
  wire \itr_1_fu_78_reg_n_4_[3] ;
  wire \itr_1_fu_78_reg_n_4_[4] ;
  wire \itr_1_fu_78_reg_n_4_[5] ;
  wire \itr_1_fu_78_reg_n_4_[6] ;
  wire \itr_1_fu_78_reg_n_4_[7] ;
  wire \itr_1_fu_78_reg_n_4_[8] ;
  wire \itr_1_fu_78_reg_n_4_[9] ;
  wire [12:0]j_4_fu_279_p2;
  wire [12:5]j_fu_70;
  wire \j_fu_70[8]_i_2__0_n_4 ;
  wire \j_fu_70[8]_i_3_n_4 ;
  wire \j_fu_70[8]_i_4_n_4 ;
  wire \j_fu_70[8]_i_5_n_4 ;
  wire \j_fu_70_reg[12]_i_3__0_n_5 ;
  wire \j_fu_70_reg[12]_i_3__0_n_6 ;
  wire \j_fu_70_reg[12]_i_3__0_n_7 ;
  wire [3:0]\j_fu_70_reg[4]_0 ;
  wire \j_fu_70_reg[4]_i_1__0_n_4 ;
  wire \j_fu_70_reg[4]_i_1__0_n_5 ;
  wire \j_fu_70_reg[4]_i_1__0_n_6 ;
  wire \j_fu_70_reg[4]_i_1__0_n_7 ;
  wire \j_fu_70_reg[8]_i_1__0_n_4 ;
  wire \j_fu_70_reg[8]_i_1__0_n_5 ;
  wire \j_fu_70_reg[8]_i_1__0_n_6 ;
  wire \j_fu_70_reg[8]_i_1__0_n_7 ;
  wire ram0_reg_0_i_42_n_6;
  wire ram0_reg_0_i_42_n_7;
  wire ram0_reg_0_i_43_n_4;
  wire ram0_reg_0_i_43_n_5;
  wire ram0_reg_0_i_43_n_6;
  wire ram0_reg_0_i_43_n_7;
  wire ram0_reg_0_i_60_n_7;
  wire ram0_reg_0_i_61_n_4;
  wire ram0_reg_0_i_61_n_5;
  wire ram0_reg_0_i_61_n_6;
  wire ram0_reg_0_i_61_n_7;
  wire ram0_reg_0_i_62_n_4;
  wire ram0_reg_0_i_63_n_4;
  wire ram0_reg_0_i_64_n_4;
  wire ram0_reg_0_i_65_n_4;
  wire ram0_reg_0_i_66_n_4;
  wire ram0_reg_0_i_67_n_4;
  wire ram0_reg_0_i_76_n_4;
  wire [495:0]shiftreg2_fu_66;
  wire \shiftreg2_fu_66[0]_i_1_n_4 ;
  wire \shiftreg2_fu_66[100]_i_1_n_4 ;
  wire \shiftreg2_fu_66[101]_i_1_n_4 ;
  wire \shiftreg2_fu_66[102]_i_1_n_4 ;
  wire \shiftreg2_fu_66[103]_i_1_n_4 ;
  wire \shiftreg2_fu_66[104]_i_1_n_4 ;
  wire \shiftreg2_fu_66[105]_i_1_n_4 ;
  wire \shiftreg2_fu_66[106]_i_1_n_4 ;
  wire \shiftreg2_fu_66[107]_i_1_n_4 ;
  wire \shiftreg2_fu_66[108]_i_1_n_4 ;
  wire \shiftreg2_fu_66[109]_i_1_n_4 ;
  wire \shiftreg2_fu_66[10]_i_1_n_4 ;
  wire \shiftreg2_fu_66[110]_i_1_n_4 ;
  wire \shiftreg2_fu_66[111]_i_1_n_4 ;
  wire \shiftreg2_fu_66[112]_i_1_n_4 ;
  wire \shiftreg2_fu_66[113]_i_1_n_4 ;
  wire \shiftreg2_fu_66[114]_i_1_n_4 ;
  wire \shiftreg2_fu_66[115]_i_1_n_4 ;
  wire \shiftreg2_fu_66[116]_i_1_n_4 ;
  wire \shiftreg2_fu_66[117]_i_1_n_4 ;
  wire \shiftreg2_fu_66[118]_i_1_n_4 ;
  wire \shiftreg2_fu_66[119]_i_1_n_4 ;
  wire \shiftreg2_fu_66[11]_i_1_n_4 ;
  wire \shiftreg2_fu_66[120]_i_1_n_4 ;
  wire \shiftreg2_fu_66[121]_i_1_n_4 ;
  wire \shiftreg2_fu_66[122]_i_1_n_4 ;
  wire \shiftreg2_fu_66[123]_i_1_n_4 ;
  wire \shiftreg2_fu_66[124]_i_1_n_4 ;
  wire \shiftreg2_fu_66[125]_i_1_n_4 ;
  wire \shiftreg2_fu_66[126]_i_1_n_4 ;
  wire \shiftreg2_fu_66[127]_i_1_n_4 ;
  wire \shiftreg2_fu_66[128]_i_1_n_4 ;
  wire \shiftreg2_fu_66[129]_i_1_n_4 ;
  wire \shiftreg2_fu_66[12]_i_1_n_4 ;
  wire \shiftreg2_fu_66[130]_i_1_n_4 ;
  wire \shiftreg2_fu_66[131]_i_1_n_4 ;
  wire \shiftreg2_fu_66[132]_i_1_n_4 ;
  wire \shiftreg2_fu_66[133]_i_1_n_4 ;
  wire \shiftreg2_fu_66[134]_i_1_n_4 ;
  wire \shiftreg2_fu_66[135]_i_1_n_4 ;
  wire \shiftreg2_fu_66[136]_i_1_n_4 ;
  wire \shiftreg2_fu_66[137]_i_1_n_4 ;
  wire \shiftreg2_fu_66[138]_i_1_n_4 ;
  wire \shiftreg2_fu_66[139]_i_1_n_4 ;
  wire \shiftreg2_fu_66[13]_i_1_n_4 ;
  wire \shiftreg2_fu_66[140]_i_1_n_4 ;
  wire \shiftreg2_fu_66[141]_i_1_n_4 ;
  wire \shiftreg2_fu_66[142]_i_1_n_4 ;
  wire \shiftreg2_fu_66[143]_i_1_n_4 ;
  wire \shiftreg2_fu_66[144]_i_1_n_4 ;
  wire \shiftreg2_fu_66[145]_i_1_n_4 ;
  wire \shiftreg2_fu_66[146]_i_1_n_4 ;
  wire \shiftreg2_fu_66[147]_i_1_n_4 ;
  wire \shiftreg2_fu_66[148]_i_1_n_4 ;
  wire \shiftreg2_fu_66[149]_i_1_n_4 ;
  wire \shiftreg2_fu_66[14]_i_1_n_4 ;
  wire \shiftreg2_fu_66[150]_i_1_n_4 ;
  wire \shiftreg2_fu_66[151]_i_1_n_4 ;
  wire \shiftreg2_fu_66[152]_i_1_n_4 ;
  wire \shiftreg2_fu_66[153]_i_1_n_4 ;
  wire \shiftreg2_fu_66[154]_i_1_n_4 ;
  wire \shiftreg2_fu_66[155]_i_1_n_4 ;
  wire \shiftreg2_fu_66[156]_i_1_n_4 ;
  wire \shiftreg2_fu_66[157]_i_1_n_4 ;
  wire \shiftreg2_fu_66[158]_i_1_n_4 ;
  wire \shiftreg2_fu_66[159]_i_1_n_4 ;
  wire \shiftreg2_fu_66[15]_i_1_n_4 ;
  wire \shiftreg2_fu_66[160]_i_1_n_4 ;
  wire \shiftreg2_fu_66[161]_i_1_n_4 ;
  wire \shiftreg2_fu_66[162]_i_1_n_4 ;
  wire \shiftreg2_fu_66[163]_i_1_n_4 ;
  wire \shiftreg2_fu_66[164]_i_1_n_4 ;
  wire \shiftreg2_fu_66[165]_i_1_n_4 ;
  wire \shiftreg2_fu_66[166]_i_1_n_4 ;
  wire \shiftreg2_fu_66[167]_i_1_n_4 ;
  wire \shiftreg2_fu_66[168]_i_1_n_4 ;
  wire \shiftreg2_fu_66[169]_i_1_n_4 ;
  wire \shiftreg2_fu_66[16]_i_1_n_4 ;
  wire \shiftreg2_fu_66[170]_i_1_n_4 ;
  wire \shiftreg2_fu_66[171]_i_1_n_4 ;
  wire \shiftreg2_fu_66[172]_i_1_n_4 ;
  wire \shiftreg2_fu_66[173]_i_1_n_4 ;
  wire \shiftreg2_fu_66[174]_i_1_n_4 ;
  wire \shiftreg2_fu_66[175]_i_1_n_4 ;
  wire \shiftreg2_fu_66[176]_i_1_n_4 ;
  wire \shiftreg2_fu_66[177]_i_1_n_4 ;
  wire \shiftreg2_fu_66[178]_i_1_n_4 ;
  wire \shiftreg2_fu_66[179]_i_1_n_4 ;
  wire \shiftreg2_fu_66[17]_i_1_n_4 ;
  wire \shiftreg2_fu_66[180]_i_1_n_4 ;
  wire \shiftreg2_fu_66[181]_i_1_n_4 ;
  wire \shiftreg2_fu_66[182]_i_1_n_4 ;
  wire \shiftreg2_fu_66[183]_i_1_n_4 ;
  wire \shiftreg2_fu_66[184]_i_1_n_4 ;
  wire \shiftreg2_fu_66[185]_i_1_n_4 ;
  wire \shiftreg2_fu_66[186]_i_1_n_4 ;
  wire \shiftreg2_fu_66[187]_i_1_n_4 ;
  wire \shiftreg2_fu_66[188]_i_1_n_4 ;
  wire \shiftreg2_fu_66[189]_i_1_n_4 ;
  wire \shiftreg2_fu_66[18]_i_1_n_4 ;
  wire \shiftreg2_fu_66[190]_i_1_n_4 ;
  wire \shiftreg2_fu_66[191]_i_1_n_4 ;
  wire \shiftreg2_fu_66[192]_i_1_n_4 ;
  wire \shiftreg2_fu_66[193]_i_1_n_4 ;
  wire \shiftreg2_fu_66[194]_i_1_n_4 ;
  wire \shiftreg2_fu_66[195]_i_1_n_4 ;
  wire \shiftreg2_fu_66[196]_i_1_n_4 ;
  wire \shiftreg2_fu_66[197]_i_1_n_4 ;
  wire \shiftreg2_fu_66[198]_i_1_n_4 ;
  wire \shiftreg2_fu_66[199]_i_1_n_4 ;
  wire \shiftreg2_fu_66[19]_i_1_n_4 ;
  wire \shiftreg2_fu_66[1]_i_1_n_4 ;
  wire \shiftreg2_fu_66[200]_i_1_n_4 ;
  wire \shiftreg2_fu_66[201]_i_1_n_4 ;
  wire \shiftreg2_fu_66[202]_i_1_n_4 ;
  wire \shiftreg2_fu_66[203]_i_1_n_4 ;
  wire \shiftreg2_fu_66[204]_i_1_n_4 ;
  wire \shiftreg2_fu_66[205]_i_1_n_4 ;
  wire \shiftreg2_fu_66[206]_i_1_n_4 ;
  wire \shiftreg2_fu_66[207]_i_1_n_4 ;
  wire \shiftreg2_fu_66[208]_i_1_n_4 ;
  wire \shiftreg2_fu_66[209]_i_1_n_4 ;
  wire \shiftreg2_fu_66[20]_i_1_n_4 ;
  wire \shiftreg2_fu_66[210]_i_1_n_4 ;
  wire \shiftreg2_fu_66[211]_i_1_n_4 ;
  wire \shiftreg2_fu_66[212]_i_1_n_4 ;
  wire \shiftreg2_fu_66[213]_i_1_n_4 ;
  wire \shiftreg2_fu_66[214]_i_1_n_4 ;
  wire \shiftreg2_fu_66[215]_i_1_n_4 ;
  wire \shiftreg2_fu_66[216]_i_1_n_4 ;
  wire \shiftreg2_fu_66[217]_i_1_n_4 ;
  wire \shiftreg2_fu_66[218]_i_1_n_4 ;
  wire \shiftreg2_fu_66[219]_i_1_n_4 ;
  wire \shiftreg2_fu_66[21]_i_1_n_4 ;
  wire \shiftreg2_fu_66[220]_i_1_n_4 ;
  wire \shiftreg2_fu_66[221]_i_1_n_4 ;
  wire \shiftreg2_fu_66[222]_i_1_n_4 ;
  wire \shiftreg2_fu_66[223]_i_1_n_4 ;
  wire \shiftreg2_fu_66[224]_i_1_n_4 ;
  wire \shiftreg2_fu_66[225]_i_1_n_4 ;
  wire \shiftreg2_fu_66[226]_i_1_n_4 ;
  wire \shiftreg2_fu_66[227]_i_1_n_4 ;
  wire \shiftreg2_fu_66[228]_i_1_n_4 ;
  wire \shiftreg2_fu_66[229]_i_1_n_4 ;
  wire \shiftreg2_fu_66[22]_i_1_n_4 ;
  wire \shiftreg2_fu_66[230]_i_1_n_4 ;
  wire \shiftreg2_fu_66[231]_i_1_n_4 ;
  wire \shiftreg2_fu_66[232]_i_1_n_4 ;
  wire \shiftreg2_fu_66[233]_i_1_n_4 ;
  wire \shiftreg2_fu_66[234]_i_1_n_4 ;
  wire \shiftreg2_fu_66[235]_i_1_n_4 ;
  wire \shiftreg2_fu_66[236]_i_1_n_4 ;
  wire \shiftreg2_fu_66[237]_i_1_n_4 ;
  wire \shiftreg2_fu_66[238]_i_1_n_4 ;
  wire \shiftreg2_fu_66[239]_i_1_n_4 ;
  wire \shiftreg2_fu_66[23]_i_1_n_4 ;
  wire \shiftreg2_fu_66[240]_i_1_n_4 ;
  wire \shiftreg2_fu_66[241]_i_1_n_4 ;
  wire \shiftreg2_fu_66[242]_i_1_n_4 ;
  wire \shiftreg2_fu_66[243]_i_1_n_4 ;
  wire \shiftreg2_fu_66[244]_i_1_n_4 ;
  wire \shiftreg2_fu_66[245]_i_1_n_4 ;
  wire \shiftreg2_fu_66[246]_i_1_n_4 ;
  wire \shiftreg2_fu_66[247]_i_1_n_4 ;
  wire \shiftreg2_fu_66[248]_i_1_n_4 ;
  wire \shiftreg2_fu_66[249]_i_1_n_4 ;
  wire \shiftreg2_fu_66[24]_i_1_n_4 ;
  wire \shiftreg2_fu_66[250]_i_1_n_4 ;
  wire \shiftreg2_fu_66[251]_i_1_n_4 ;
  wire \shiftreg2_fu_66[252]_i_1_n_4 ;
  wire \shiftreg2_fu_66[253]_i_1_n_4 ;
  wire \shiftreg2_fu_66[254]_i_1_n_4 ;
  wire \shiftreg2_fu_66[255]_i_1_n_4 ;
  wire \shiftreg2_fu_66[256]_i_1_n_4 ;
  wire \shiftreg2_fu_66[257]_i_1_n_4 ;
  wire \shiftreg2_fu_66[258]_i_1_n_4 ;
  wire \shiftreg2_fu_66[259]_i_1_n_4 ;
  wire \shiftreg2_fu_66[25]_i_1_n_4 ;
  wire \shiftreg2_fu_66[260]_i_1_n_4 ;
  wire \shiftreg2_fu_66[261]_i_1_n_4 ;
  wire \shiftreg2_fu_66[262]_i_1_n_4 ;
  wire \shiftreg2_fu_66[263]_i_1_n_4 ;
  wire \shiftreg2_fu_66[264]_i_1_n_4 ;
  wire \shiftreg2_fu_66[265]_i_1_n_4 ;
  wire \shiftreg2_fu_66[266]_i_1_n_4 ;
  wire \shiftreg2_fu_66[267]_i_1_n_4 ;
  wire \shiftreg2_fu_66[268]_i_1_n_4 ;
  wire \shiftreg2_fu_66[269]_i_1_n_4 ;
  wire \shiftreg2_fu_66[26]_i_1_n_4 ;
  wire \shiftreg2_fu_66[270]_i_1_n_4 ;
  wire \shiftreg2_fu_66[271]_i_1_n_4 ;
  wire \shiftreg2_fu_66[272]_i_1_n_4 ;
  wire \shiftreg2_fu_66[273]_i_1_n_4 ;
  wire \shiftreg2_fu_66[274]_i_1_n_4 ;
  wire \shiftreg2_fu_66[275]_i_1_n_4 ;
  wire \shiftreg2_fu_66[276]_i_1_n_4 ;
  wire \shiftreg2_fu_66[277]_i_1_n_4 ;
  wire \shiftreg2_fu_66[278]_i_1_n_4 ;
  wire \shiftreg2_fu_66[279]_i_1_n_4 ;
  wire \shiftreg2_fu_66[27]_i_1_n_4 ;
  wire \shiftreg2_fu_66[280]_i_1_n_4 ;
  wire \shiftreg2_fu_66[281]_i_1_n_4 ;
  wire \shiftreg2_fu_66[282]_i_1_n_4 ;
  wire \shiftreg2_fu_66[283]_i_1_n_4 ;
  wire \shiftreg2_fu_66[284]_i_1_n_4 ;
  wire \shiftreg2_fu_66[285]_i_1_n_4 ;
  wire \shiftreg2_fu_66[286]_i_1_n_4 ;
  wire \shiftreg2_fu_66[287]_i_1_n_4 ;
  wire \shiftreg2_fu_66[288]_i_1_n_4 ;
  wire \shiftreg2_fu_66[289]_i_1_n_4 ;
  wire \shiftreg2_fu_66[28]_i_1_n_4 ;
  wire \shiftreg2_fu_66[290]_i_1_n_4 ;
  wire \shiftreg2_fu_66[291]_i_1_n_4 ;
  wire \shiftreg2_fu_66[292]_i_1_n_4 ;
  wire \shiftreg2_fu_66[293]_i_1_n_4 ;
  wire \shiftreg2_fu_66[294]_i_1_n_4 ;
  wire \shiftreg2_fu_66[295]_i_1_n_4 ;
  wire \shiftreg2_fu_66[296]_i_1_n_4 ;
  wire \shiftreg2_fu_66[297]_i_1_n_4 ;
  wire \shiftreg2_fu_66[298]_i_1_n_4 ;
  wire \shiftreg2_fu_66[299]_i_1_n_4 ;
  wire \shiftreg2_fu_66[29]_i_1_n_4 ;
  wire \shiftreg2_fu_66[2]_i_1_n_4 ;
  wire \shiftreg2_fu_66[300]_i_1_n_4 ;
  wire \shiftreg2_fu_66[301]_i_1_n_4 ;
  wire \shiftreg2_fu_66[302]_i_1_n_4 ;
  wire \shiftreg2_fu_66[303]_i_1_n_4 ;
  wire \shiftreg2_fu_66[304]_i_1_n_4 ;
  wire \shiftreg2_fu_66[305]_i_1_n_4 ;
  wire \shiftreg2_fu_66[306]_i_1_n_4 ;
  wire \shiftreg2_fu_66[307]_i_1_n_4 ;
  wire \shiftreg2_fu_66[308]_i_1_n_4 ;
  wire \shiftreg2_fu_66[309]_i_1_n_4 ;
  wire \shiftreg2_fu_66[30]_i_1_n_4 ;
  wire \shiftreg2_fu_66[310]_i_1_n_4 ;
  wire \shiftreg2_fu_66[311]_i_1_n_4 ;
  wire \shiftreg2_fu_66[312]_i_1_n_4 ;
  wire \shiftreg2_fu_66[313]_i_1_n_4 ;
  wire \shiftreg2_fu_66[314]_i_1_n_4 ;
  wire \shiftreg2_fu_66[315]_i_1_n_4 ;
  wire \shiftreg2_fu_66[316]_i_1_n_4 ;
  wire \shiftreg2_fu_66[317]_i_1_n_4 ;
  wire \shiftreg2_fu_66[318]_i_1_n_4 ;
  wire \shiftreg2_fu_66[319]_i_1_n_4 ;
  wire \shiftreg2_fu_66[31]_i_1_n_4 ;
  wire \shiftreg2_fu_66[320]_i_1_n_4 ;
  wire \shiftreg2_fu_66[321]_i_1_n_4 ;
  wire \shiftreg2_fu_66[322]_i_1_n_4 ;
  wire \shiftreg2_fu_66[323]_i_1_n_4 ;
  wire \shiftreg2_fu_66[324]_i_1_n_4 ;
  wire \shiftreg2_fu_66[325]_i_1_n_4 ;
  wire \shiftreg2_fu_66[326]_i_1_n_4 ;
  wire \shiftreg2_fu_66[327]_i_1_n_4 ;
  wire \shiftreg2_fu_66[328]_i_1_n_4 ;
  wire \shiftreg2_fu_66[329]_i_1_n_4 ;
  wire \shiftreg2_fu_66[32]_i_1_n_4 ;
  wire \shiftreg2_fu_66[330]_i_1_n_4 ;
  wire \shiftreg2_fu_66[331]_i_1_n_4 ;
  wire \shiftreg2_fu_66[332]_i_1_n_4 ;
  wire \shiftreg2_fu_66[333]_i_1_n_4 ;
  wire \shiftreg2_fu_66[334]_i_1_n_4 ;
  wire \shiftreg2_fu_66[335]_i_1_n_4 ;
  wire \shiftreg2_fu_66[336]_i_1_n_4 ;
  wire \shiftreg2_fu_66[337]_i_1_n_4 ;
  wire \shiftreg2_fu_66[338]_i_1_n_4 ;
  wire \shiftreg2_fu_66[339]_i_1_n_4 ;
  wire \shiftreg2_fu_66[33]_i_1_n_4 ;
  wire \shiftreg2_fu_66[340]_i_1_n_4 ;
  wire \shiftreg2_fu_66[341]_i_1_n_4 ;
  wire \shiftreg2_fu_66[342]_i_1_n_4 ;
  wire \shiftreg2_fu_66[343]_i_1_n_4 ;
  wire \shiftreg2_fu_66[344]_i_1_n_4 ;
  wire \shiftreg2_fu_66[345]_i_1_n_4 ;
  wire \shiftreg2_fu_66[346]_i_1_n_4 ;
  wire \shiftreg2_fu_66[347]_i_1_n_4 ;
  wire \shiftreg2_fu_66[348]_i_1_n_4 ;
  wire \shiftreg2_fu_66[349]_i_1_n_4 ;
  wire \shiftreg2_fu_66[34]_i_1_n_4 ;
  wire \shiftreg2_fu_66[350]_i_1_n_4 ;
  wire \shiftreg2_fu_66[351]_i_1_n_4 ;
  wire \shiftreg2_fu_66[352]_i_1_n_4 ;
  wire \shiftreg2_fu_66[353]_i_1_n_4 ;
  wire \shiftreg2_fu_66[354]_i_1_n_4 ;
  wire \shiftreg2_fu_66[355]_i_1_n_4 ;
  wire \shiftreg2_fu_66[356]_i_1_n_4 ;
  wire \shiftreg2_fu_66[357]_i_1_n_4 ;
  wire \shiftreg2_fu_66[358]_i_1_n_4 ;
  wire \shiftreg2_fu_66[359]_i_1_n_4 ;
  wire \shiftreg2_fu_66[35]_i_1_n_4 ;
  wire \shiftreg2_fu_66[360]_i_1_n_4 ;
  wire \shiftreg2_fu_66[361]_i_1_n_4 ;
  wire \shiftreg2_fu_66[362]_i_1_n_4 ;
  wire \shiftreg2_fu_66[363]_i_1_n_4 ;
  wire \shiftreg2_fu_66[364]_i_1_n_4 ;
  wire \shiftreg2_fu_66[365]_i_1_n_4 ;
  wire \shiftreg2_fu_66[366]_i_1_n_4 ;
  wire \shiftreg2_fu_66[367]_i_1_n_4 ;
  wire \shiftreg2_fu_66[368]_i_1_n_4 ;
  wire \shiftreg2_fu_66[369]_i_1_n_4 ;
  wire \shiftreg2_fu_66[36]_i_1_n_4 ;
  wire \shiftreg2_fu_66[370]_i_1_n_4 ;
  wire \shiftreg2_fu_66[371]_i_1_n_4 ;
  wire \shiftreg2_fu_66[372]_i_1_n_4 ;
  wire \shiftreg2_fu_66[373]_i_1_n_4 ;
  wire \shiftreg2_fu_66[374]_i_1_n_4 ;
  wire \shiftreg2_fu_66[375]_i_1_n_4 ;
  wire \shiftreg2_fu_66[376]_i_1_n_4 ;
  wire \shiftreg2_fu_66[377]_i_1_n_4 ;
  wire \shiftreg2_fu_66[378]_i_1_n_4 ;
  wire \shiftreg2_fu_66[379]_i_1_n_4 ;
  wire \shiftreg2_fu_66[37]_i_1_n_4 ;
  wire \shiftreg2_fu_66[380]_i_1_n_4 ;
  wire \shiftreg2_fu_66[381]_i_1_n_4 ;
  wire \shiftreg2_fu_66[382]_i_1_n_4 ;
  wire \shiftreg2_fu_66[383]_i_1_n_4 ;
  wire \shiftreg2_fu_66[384]_i_1_n_4 ;
  wire \shiftreg2_fu_66[385]_i_1_n_4 ;
  wire \shiftreg2_fu_66[386]_i_1_n_4 ;
  wire \shiftreg2_fu_66[387]_i_1_n_4 ;
  wire \shiftreg2_fu_66[388]_i_1_n_4 ;
  wire \shiftreg2_fu_66[389]_i_1_n_4 ;
  wire \shiftreg2_fu_66[38]_i_1_n_4 ;
  wire \shiftreg2_fu_66[390]_i_1_n_4 ;
  wire \shiftreg2_fu_66[391]_i_1_n_4 ;
  wire \shiftreg2_fu_66[392]_i_1_n_4 ;
  wire \shiftreg2_fu_66[393]_i_1_n_4 ;
  wire \shiftreg2_fu_66[394]_i_1_n_4 ;
  wire \shiftreg2_fu_66[395]_i_1_n_4 ;
  wire \shiftreg2_fu_66[396]_i_1_n_4 ;
  wire \shiftreg2_fu_66[397]_i_1_n_4 ;
  wire \shiftreg2_fu_66[398]_i_1_n_4 ;
  wire \shiftreg2_fu_66[399]_i_1_n_4 ;
  wire \shiftreg2_fu_66[39]_i_1_n_4 ;
  wire \shiftreg2_fu_66[3]_i_1_n_4 ;
  wire \shiftreg2_fu_66[400]_i_1_n_4 ;
  wire \shiftreg2_fu_66[401]_i_1_n_4 ;
  wire \shiftreg2_fu_66[402]_i_1_n_4 ;
  wire \shiftreg2_fu_66[403]_i_1_n_4 ;
  wire \shiftreg2_fu_66[404]_i_1_n_4 ;
  wire \shiftreg2_fu_66[405]_i_1_n_4 ;
  wire \shiftreg2_fu_66[406]_i_1_n_4 ;
  wire \shiftreg2_fu_66[407]_i_1_n_4 ;
  wire \shiftreg2_fu_66[408]_i_1_n_4 ;
  wire \shiftreg2_fu_66[409]_i_1_n_4 ;
  wire \shiftreg2_fu_66[40]_i_1_n_4 ;
  wire \shiftreg2_fu_66[410]_i_1_n_4 ;
  wire \shiftreg2_fu_66[411]_i_1_n_4 ;
  wire \shiftreg2_fu_66[412]_i_1_n_4 ;
  wire \shiftreg2_fu_66[413]_i_1_n_4 ;
  wire \shiftreg2_fu_66[414]_i_1_n_4 ;
  wire \shiftreg2_fu_66[415]_i_1_n_4 ;
  wire \shiftreg2_fu_66[416]_i_1_n_4 ;
  wire \shiftreg2_fu_66[417]_i_1_n_4 ;
  wire \shiftreg2_fu_66[418]_i_1_n_4 ;
  wire \shiftreg2_fu_66[419]_i_1_n_4 ;
  wire \shiftreg2_fu_66[41]_i_1_n_4 ;
  wire \shiftreg2_fu_66[420]_i_1_n_4 ;
  wire \shiftreg2_fu_66[421]_i_1_n_4 ;
  wire \shiftreg2_fu_66[422]_i_1_n_4 ;
  wire \shiftreg2_fu_66[423]_i_1_n_4 ;
  wire \shiftreg2_fu_66[424]_i_1_n_4 ;
  wire \shiftreg2_fu_66[425]_i_1_n_4 ;
  wire \shiftreg2_fu_66[426]_i_1_n_4 ;
  wire \shiftreg2_fu_66[427]_i_1_n_4 ;
  wire \shiftreg2_fu_66[428]_i_1_n_4 ;
  wire \shiftreg2_fu_66[429]_i_1_n_4 ;
  wire \shiftreg2_fu_66[42]_i_1_n_4 ;
  wire \shiftreg2_fu_66[430]_i_1_n_4 ;
  wire \shiftreg2_fu_66[431]_i_1_n_4 ;
  wire \shiftreg2_fu_66[432]_i_1_n_4 ;
  wire \shiftreg2_fu_66[433]_i_1_n_4 ;
  wire \shiftreg2_fu_66[434]_i_1_n_4 ;
  wire \shiftreg2_fu_66[435]_i_1_n_4 ;
  wire \shiftreg2_fu_66[436]_i_1_n_4 ;
  wire \shiftreg2_fu_66[437]_i_1_n_4 ;
  wire \shiftreg2_fu_66[438]_i_1_n_4 ;
  wire \shiftreg2_fu_66[439]_i_1_n_4 ;
  wire \shiftreg2_fu_66[43]_i_1_n_4 ;
  wire \shiftreg2_fu_66[440]_i_1_n_4 ;
  wire \shiftreg2_fu_66[441]_i_1_n_4 ;
  wire \shiftreg2_fu_66[442]_i_1_n_4 ;
  wire \shiftreg2_fu_66[443]_i_1_n_4 ;
  wire \shiftreg2_fu_66[444]_i_1_n_4 ;
  wire \shiftreg2_fu_66[445]_i_1_n_4 ;
  wire \shiftreg2_fu_66[446]_i_1_n_4 ;
  wire \shiftreg2_fu_66[447]_i_1_n_4 ;
  wire \shiftreg2_fu_66[448]_i_1_n_4 ;
  wire \shiftreg2_fu_66[449]_i_1_n_4 ;
  wire \shiftreg2_fu_66[44]_i_1_n_4 ;
  wire \shiftreg2_fu_66[450]_i_1_n_4 ;
  wire \shiftreg2_fu_66[451]_i_1_n_4 ;
  wire \shiftreg2_fu_66[452]_i_1_n_4 ;
  wire \shiftreg2_fu_66[453]_i_1_n_4 ;
  wire \shiftreg2_fu_66[454]_i_1_n_4 ;
  wire \shiftreg2_fu_66[455]_i_1_n_4 ;
  wire \shiftreg2_fu_66[456]_i_1_n_4 ;
  wire \shiftreg2_fu_66[457]_i_1_n_4 ;
  wire \shiftreg2_fu_66[458]_i_1_n_4 ;
  wire \shiftreg2_fu_66[459]_i_1_n_4 ;
  wire \shiftreg2_fu_66[45]_i_1_n_4 ;
  wire \shiftreg2_fu_66[460]_i_1_n_4 ;
  wire \shiftreg2_fu_66[461]_i_1_n_4 ;
  wire \shiftreg2_fu_66[462]_i_1_n_4 ;
  wire \shiftreg2_fu_66[463]_i_1_n_4 ;
  wire \shiftreg2_fu_66[464]_i_1_n_4 ;
  wire \shiftreg2_fu_66[465]_i_1_n_4 ;
  wire \shiftreg2_fu_66[466]_i_1_n_4 ;
  wire \shiftreg2_fu_66[467]_i_1_n_4 ;
  wire \shiftreg2_fu_66[468]_i_1_n_4 ;
  wire \shiftreg2_fu_66[469]_i_1_n_4 ;
  wire \shiftreg2_fu_66[46]_i_1_n_4 ;
  wire \shiftreg2_fu_66[470]_i_1_n_4 ;
  wire \shiftreg2_fu_66[471]_i_1_n_4 ;
  wire \shiftreg2_fu_66[472]_i_1_n_4 ;
  wire \shiftreg2_fu_66[473]_i_1_n_4 ;
  wire \shiftreg2_fu_66[474]_i_1_n_4 ;
  wire \shiftreg2_fu_66[475]_i_1_n_4 ;
  wire \shiftreg2_fu_66[476]_i_1_n_4 ;
  wire \shiftreg2_fu_66[477]_i_1_n_4 ;
  wire \shiftreg2_fu_66[478]_i_1_n_4 ;
  wire \shiftreg2_fu_66[479]_i_1_n_4 ;
  wire \shiftreg2_fu_66[47]_i_1_n_4 ;
  wire \shiftreg2_fu_66[480]_i_1_n_4 ;
  wire \shiftreg2_fu_66[481]_i_1_n_4 ;
  wire \shiftreg2_fu_66[482]_i_1_n_4 ;
  wire \shiftreg2_fu_66[483]_i_1_n_4 ;
  wire \shiftreg2_fu_66[484]_i_1_n_4 ;
  wire \shiftreg2_fu_66[485]_i_1_n_4 ;
  wire \shiftreg2_fu_66[486]_i_1_n_4 ;
  wire \shiftreg2_fu_66[487]_i_1_n_4 ;
  wire \shiftreg2_fu_66[488]_i_1_n_4 ;
  wire \shiftreg2_fu_66[489]_i_1_n_4 ;
  wire \shiftreg2_fu_66[48]_i_1_n_4 ;
  wire \shiftreg2_fu_66[490]_i_1_n_4 ;
  wire \shiftreg2_fu_66[491]_i_1_n_4 ;
  wire \shiftreg2_fu_66[492]_i_1_n_4 ;
  wire \shiftreg2_fu_66[493]_i_1_n_4 ;
  wire \shiftreg2_fu_66[494]_i_1_n_4 ;
  wire \shiftreg2_fu_66[495]_i_1_n_4 ;
  wire \shiftreg2_fu_66[49]_i_1_n_4 ;
  wire \shiftreg2_fu_66[4]_i_1_n_4 ;
  wire \shiftreg2_fu_66[50]_i_1_n_4 ;
  wire \shiftreg2_fu_66[51]_i_1_n_4 ;
  wire \shiftreg2_fu_66[52]_i_1_n_4 ;
  wire \shiftreg2_fu_66[53]_i_1_n_4 ;
  wire \shiftreg2_fu_66[54]_i_1_n_4 ;
  wire \shiftreg2_fu_66[55]_i_1_n_4 ;
  wire \shiftreg2_fu_66[56]_i_1_n_4 ;
  wire \shiftreg2_fu_66[57]_i_1_n_4 ;
  wire \shiftreg2_fu_66[58]_i_1_n_4 ;
  wire \shiftreg2_fu_66[59]_i_1_n_4 ;
  wire \shiftreg2_fu_66[5]_i_1_n_4 ;
  wire \shiftreg2_fu_66[60]_i_1_n_4 ;
  wire \shiftreg2_fu_66[61]_i_1_n_4 ;
  wire \shiftreg2_fu_66[62]_i_1_n_4 ;
  wire \shiftreg2_fu_66[63]_i_1_n_4 ;
  wire \shiftreg2_fu_66[64]_i_1_n_4 ;
  wire \shiftreg2_fu_66[65]_i_1_n_4 ;
  wire \shiftreg2_fu_66[66]_i_1_n_4 ;
  wire \shiftreg2_fu_66[67]_i_1_n_4 ;
  wire \shiftreg2_fu_66[68]_i_1_n_4 ;
  wire \shiftreg2_fu_66[69]_i_1_n_4 ;
  wire \shiftreg2_fu_66[6]_i_1_n_4 ;
  wire \shiftreg2_fu_66[70]_i_1_n_4 ;
  wire \shiftreg2_fu_66[71]_i_1_n_4 ;
  wire \shiftreg2_fu_66[72]_i_1_n_4 ;
  wire \shiftreg2_fu_66[73]_i_1_n_4 ;
  wire \shiftreg2_fu_66[74]_i_1_n_4 ;
  wire \shiftreg2_fu_66[75]_i_1_n_4 ;
  wire \shiftreg2_fu_66[76]_i_1_n_4 ;
  wire \shiftreg2_fu_66[77]_i_1_n_4 ;
  wire \shiftreg2_fu_66[78]_i_1_n_4 ;
  wire \shiftreg2_fu_66[79]_i_1_n_4 ;
  wire \shiftreg2_fu_66[7]_i_1_n_4 ;
  wire \shiftreg2_fu_66[80]_i_1_n_4 ;
  wire \shiftreg2_fu_66[81]_i_1_n_4 ;
  wire \shiftreg2_fu_66[82]_i_1_n_4 ;
  wire \shiftreg2_fu_66[83]_i_1_n_4 ;
  wire \shiftreg2_fu_66[84]_i_1_n_4 ;
  wire \shiftreg2_fu_66[85]_i_1_n_4 ;
  wire \shiftreg2_fu_66[86]_i_1_n_4 ;
  wire \shiftreg2_fu_66[87]_i_1_n_4 ;
  wire \shiftreg2_fu_66[88]_i_1_n_4 ;
  wire \shiftreg2_fu_66[89]_i_1_n_4 ;
  wire \shiftreg2_fu_66[8]_i_1_n_4 ;
  wire \shiftreg2_fu_66[90]_i_1_n_4 ;
  wire \shiftreg2_fu_66[91]_i_1_n_4 ;
  wire \shiftreg2_fu_66[92]_i_1_n_4 ;
  wire \shiftreg2_fu_66[93]_i_1_n_4 ;
  wire \shiftreg2_fu_66[94]_i_1_n_4 ;
  wire \shiftreg2_fu_66[95]_i_1_n_4 ;
  wire \shiftreg2_fu_66[96]_i_1_n_4 ;
  wire \shiftreg2_fu_66[97]_i_1_n_4 ;
  wire \shiftreg2_fu_66[98]_i_1_n_4 ;
  wire \shiftreg2_fu_66[99]_i_1_n_4 ;
  wire \shiftreg2_fu_66[9]_i_1_n_4 ;
  wire [3:1]\NLW_i_fu_74_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_74_reg[4]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_70_reg[12]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]NLW_ram0_reg_0_i_42_CO_UNCONNECTED;
  wire [3:3]NLW_ram0_reg_0_i_42_O_UNCONNECTED;
  wire [3:1]NLW_ram0_reg_0_i_60_CO_UNCONNECTED;
  wire [3:2]NLW_ram0_reg_0_i_60_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state[1]_i_3__0_n_4 ),
        .I3(\FSM_sequential_state[1]_i_4__0_n_4 ),
        .I4(gmem1_addr_read_15_reg_4260),
        .I5(\FSM_sequential_state[1]_i_5__0_n_4 ),
        .O(gmem1_RREADY));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\FSM_sequential_state[1]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(\FSM_sequential_state[1]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \FSM_sequential_state[1]_i_5__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\FSM_sequential_state[1]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_matmul_Pipeline_readB_fu_136_ap_ready),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_8),
        .I5(\ap_CS_fsm[0]_i_3__0_n_4 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h10101F10)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[0]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFFFFFEFFF)) 
    \ap_CS_fsm[15]_i_1__0 
       (.I0(\i_fu_74_reg[0]_0 ),
        .I1(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I2(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .O(\ap_CS_fsm[15]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCCC0A2E2CCC080C0)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_8),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0B0AAAAA080AAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\i_fu_74_reg[0]_0 ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0055400045554000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp0_iter1_empty_27_reg_106[495]_i_1 
       (.I0(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I1(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_phi_reg_pp0_iter1_empty_27_reg_1060));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[0]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[100] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[100]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[100]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[101] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[101]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[101]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[102] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[102]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[102]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[103] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[103]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[103]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[104] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[104]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[104]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[105] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[105]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[105]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[106] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[106]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[106]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[107] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[107]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[107]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[108] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[108]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[108]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[109] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[109]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[109]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[10]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[110] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[110]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[110]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[111] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[111]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[111]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[112] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[112]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[112]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[113] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[113]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[113]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[114] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[114]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[114]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[115] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[115]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[115]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[116] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[116]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[116]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[117] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[117]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[117]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[118] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[118]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[118]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[119] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[119]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[119]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[11]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[120] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[120]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[120]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[121] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[121]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[121]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[122] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[122]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[122]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[123] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[123]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[123]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[124] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[124]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[124]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[125] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[125]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[125]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[126] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[126]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[126]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[127] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[127]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[127]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[128] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[128]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[128]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[129] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[129]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[129]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[12]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[130] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[130]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[130]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[131] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[131]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[131]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[132] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[132]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[132]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[133] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[133]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[133]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[134] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[134]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[134]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[135] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[135]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[135]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[136] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[136]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[136]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[137] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[137]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[137]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[138] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[138]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[138]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[139] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[139]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[139]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[13]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[140] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[140]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[140]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[141] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[141]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[141]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[142] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[142]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[142]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[143] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[143]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[143]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[144] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[144]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[144]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[145] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[145]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[145]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[146] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[146]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[146]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[147] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[147]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[147]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[148] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[148]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[148]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[149] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[149]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[149]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[14]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[150] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[150]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[150]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[151] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[151]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[151]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[152] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[152]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[152]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[153] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[153]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[153]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[154] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[154]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[154]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[155] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[155]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[155]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[156] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[156]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[156]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[157] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[157]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[157]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[158] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[158]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[158]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[159] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[159]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[159]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[15]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[160] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[160]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[160]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[161] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[161]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[161]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[162] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[162]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[162]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[163] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[163]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[163]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[164] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[164]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[164]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[165] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[165]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[165]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[166] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[166]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[166]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[167] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[167]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[167]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[168] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[168]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[168]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[169] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[169]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[169]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[16]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[170] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[170]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[170]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[171] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[171]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[171]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[172] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[172]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[172]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[173] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[173]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[173]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[174] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[174]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[174]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[175] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[175]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[175]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[176] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[176]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[176]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[177] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[177]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[177]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[178] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[178]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[178]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[179] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[179]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[179]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[17]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[180] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[180]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[180]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[181] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[181]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[181]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[182] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[182]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[182]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[183] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[183]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[183]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[184] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[184]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[184]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[185] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[185]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[185]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[186] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[186]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[186]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[187] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[187]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[187]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[188] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[188]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[188]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[189] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[189]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[189]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[18]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[190] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[190]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[190]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[191] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[191]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[191]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[192] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[192]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[192]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[193] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[193]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[193]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[194] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[194]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[194]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[195] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[195]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[195]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[196] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[196]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[196]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[197] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[197]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[197]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[198] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[198]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[198]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[199] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[199]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[199]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[19]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[1]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[200] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[200]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[200]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[201] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[201]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[201]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[202] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[202]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[202]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[203] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[203]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[203]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[204] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[204]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[204]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[205] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[205]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[205]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[206] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[206]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[206]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[207] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[207]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[207]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[208] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[208]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[208]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[209] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[209]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[209]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[20]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[210] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[210]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[210]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[211] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[211]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[211]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[212] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[212]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[212]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[213] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[213]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[213]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[214] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[214]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[214]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[215] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[215]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[215]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[216] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[216]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[216]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[217] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[217]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[217]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[218] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[218]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[218]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[219] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[219]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[219]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[21]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[220] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[220]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[220]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[221] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[221]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[221]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[222] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[222]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[222]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[223] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[223]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[223]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[224] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[224]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[224]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[225] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[225]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[225]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[226] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[226]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[226]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[227] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[227]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[227]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[228] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[228]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[228]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[229] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[229]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[229]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[22]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[230] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[230]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[230]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[231] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[231]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[231]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[232] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[232]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[232]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[233] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[233]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[233]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[234] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[234]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[234]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[235] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[235]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[235]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[236] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[236]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[236]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[237] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[237]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[237]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[238] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[238]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[238]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[239] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[239]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[239]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[23]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[240] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[240]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[240]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[241] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[241]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[241]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[242] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[242]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[242]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[243] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[243]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[243]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[244] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[244]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[244]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[245] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[245]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[245]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[246] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[246]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[246]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[247] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[247]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[247]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[248] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[248]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[248]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[249] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[249]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[249]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[24]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[250] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[250]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[250]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[251] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[251]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[251]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[252] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[252]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[252]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[253] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[253]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[253]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[254] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[254]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[254]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[255] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[255]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[255]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[256] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[256]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[256]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[257] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[257]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[257]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[258] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[258]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[258]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[259] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[259]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[259]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[25]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[260] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[260]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[260]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[261] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[261]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[261]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[262] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[262]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[262]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[263] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[263]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[263]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[264] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[264]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[264]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[265] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[265]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[265]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[266] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[266]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[266]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[267] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[267]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[267]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[268] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[268]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[268]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[269] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[269]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[269]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[26]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[270] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[270]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[270]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[271] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[271]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[271]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[272] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[272]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[272]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[273] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[273]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[273]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[274] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[274]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[274]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[275] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[275]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[275]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[276] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[276]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[276]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[277] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[277]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[277]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[278] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[278]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[278]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[279] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[279]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[279]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[27]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[280] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[280]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[280]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[281] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[281]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[281]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[282] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[282]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[282]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[283] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[283]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[283]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[284] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[284]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[284]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[285] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[285]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[285]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[286] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[286]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[286]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[287] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[287]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[287]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[288] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[288]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[288]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[289] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[289]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[289]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[28]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[290] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[290]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[290]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[291] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[291]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[291]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[292] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[292]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[292]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[293] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[293]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[293]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[294] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[294]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[294]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[295] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[295]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[295]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[296] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[296]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[296]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[297] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[297]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[297]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[298] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[298]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[298]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[299] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[299]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[299]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[29]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[2]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[300] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[300]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[300]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[301] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[301]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[301]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[302] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[302]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[302]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[303] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[303]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[303]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[304] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[304]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[304]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[305] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[305]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[305]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[306] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[306]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[306]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[307] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[307]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[307]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[308] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[308]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[308]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[309] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[309]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[309]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[30]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[310] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[310]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[310]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[311] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[311]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[311]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[312] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[312]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[312]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[313] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[313]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[313]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[314] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[314]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[314]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[315] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[315]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[315]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[316] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[316]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[316]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[317] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[317]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[317]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[318] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[318]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[318]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[319] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[319]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[319]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[31]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[320] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[320]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[320]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[321] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[321]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[321]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[322] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[322]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[322]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[323] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[323]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[323]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[324] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[324]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[324]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[325] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[325]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[325]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[326] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[326]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[326]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[327] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[327]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[327]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[328] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[328]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[328]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[329] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[329]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[329]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[32] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[32]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[32]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[330] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[330]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[330]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[331] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[331]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[331]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[332] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[332]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[332]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[333] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[333]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[333]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[334] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[334]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[334]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[335] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[335]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[335]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[336] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[336]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[336]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[337] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[337]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[337]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[338] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[338]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[338]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[339] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[339]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[339]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[33] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[33]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[33]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[340] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[340]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[340]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[341] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[341]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[341]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[342] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[342]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[342]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[343] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[343]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[343]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[344] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[344]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[344]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[345] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[345]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[345]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[346] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[346]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[346]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[347] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[347]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[347]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[348] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[348]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[348]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[349] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[349]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[349]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[34] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[34]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[34]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[350] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[350]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[350]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[351] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[351]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[351]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[352] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[352]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[352]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[353] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[353]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[353]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[354] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[354]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[354]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[355] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[355]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[355]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[356] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[356]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[356]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[357] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[357]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[357]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[358] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[358]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[358]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[359] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[359]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[359]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[35] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[35]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[35]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[360] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[360]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[360]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[361] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[361]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[361]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[362] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[362]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[362]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[363] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[363]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[363]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[364] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[364]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[364]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[365] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[365]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[365]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[366] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[366]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[366]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[367] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[367]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[367]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[368] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[368]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[368]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[369] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[369]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[369]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[36] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[36]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[36]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[370] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[370]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[370]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[371] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[371]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[371]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[372] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[372]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[372]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[373] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[373]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[373]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[374] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[374]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[374]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[375] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[375]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[375]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[376] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[376]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[376]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[377] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[377]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[377]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[378] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[378]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[378]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[379] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[379]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[379]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[37] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[37]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[37]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[380] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[380]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[380]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[381] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[381]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[381]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[382] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[382]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[382]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[383] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[383]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[383]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[384] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[384]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[384]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[385] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[385]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[385]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[386] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[386]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[386]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[387] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[387]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[387]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[388] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[388]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[388]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[389] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[389]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[389]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[38] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[38]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[38]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[390] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[390]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[390]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[391] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[391]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[391]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[392] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[392]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[392]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[393] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[393]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[393]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[394] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[394]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[394]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[395] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[395]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[395]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[396] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[396]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[396]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[397] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[397]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[397]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[398] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[398]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[398]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[399] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[399]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[399]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[39] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[39]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[39]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[3]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[400] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[400]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[400]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[401] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[401]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[401]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[402] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[402]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[402]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[403] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[403]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[403]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[404] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[404]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[404]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[405] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[405]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[405]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[406] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[406]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[406]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[407] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[407]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[407]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[408] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[408]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[408]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[409] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[409]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[409]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[40] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[40]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[40]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[410] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[410]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[410]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[411] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[411]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[411]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[412] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[412]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[412]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[413] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[413]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[413]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[414] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[414]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[414]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[415] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[415]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[415]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[416] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[416]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[416]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[417] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[417]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[417]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[418] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[418]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[418]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[419] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[419]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[419]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[41] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[41]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[41]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[420] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[420]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[420]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[421] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[421]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[421]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[422] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[422]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[422]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[423] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[423]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[423]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[424] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[424]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[424]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[425] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[425]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[425]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[426] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[426]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[426]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[427] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[427]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[427]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[428] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[428]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[428]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[429] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[429]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[429]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[42] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[42]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[42]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[430] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[430]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[430]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[431] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[431]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[431]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[432] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[432]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[432]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[433] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[433]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[433]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[434] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[434]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[434]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[435] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[435]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[435]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[436] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[436]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[436]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[437] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[437]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[437]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[438] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[438]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[438]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[439] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[439]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[439]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[43] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[43]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[43]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[440] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[440]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[440]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[441] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[441]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[441]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[442] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[442]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[442]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[443] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[443]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[443]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[444] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[444]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[444]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[445] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[445]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[445]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[446] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[446]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[446]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[447] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[447]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[447]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[448] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[448]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[448]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[449] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[449]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[449]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[44] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[44]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[44]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[450] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[450]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[450]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[451] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[451]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[451]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[452] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[452]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[452]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[453] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[453]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[453]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[454] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[454]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[454]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[455] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[455]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[455]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[456] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[456]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[456]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[457] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[457]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[457]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[458] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[458]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[458]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[459] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[459]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[459]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[45] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[45]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[45]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[460] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[460]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[460]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[461] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[461]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[461]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[462] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[462]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[462]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[463] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[463]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[463]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[464] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[464]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[464]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[465] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[465]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[465]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[466] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[466]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[466]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[467] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[467]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[467]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[468] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[468]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[468]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[469] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[469]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[469]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[46] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[46]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[46]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[470] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[470]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[470]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[471] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[471]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[471]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[472] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[472]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[472]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[473] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[473]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[473]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[474] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[474]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[474]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[475] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[475]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[475]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[476] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[476]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[476]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[477] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[477]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[477]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[478] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[478]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[478]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[479] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[479]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[479]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[47] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[47]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[47]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[480] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[480]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[480]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[481] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[481]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[481]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[482] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[482]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[482]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[483] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[483]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[483]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[484] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[484]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[484]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[485] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[485]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[485]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[486] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[486]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[486]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[487] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[487]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[487]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[488] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[488]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[488]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[489] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[489]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[489]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[48] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[48]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[48]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[490] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[490]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[490]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[491] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[491]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[491]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[492] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[492]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[492]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[493] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[493]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[493]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[494] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[494]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[494]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[495] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[495]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[495]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[49] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[49]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[49]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[4]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[50] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[50]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[50]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[51] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[51]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[51]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[52] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[52]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[52]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[53] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[53]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[53]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[54] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[54]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[54]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[55] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[55]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[55]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[56] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[56]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[56]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[57] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[57]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[57]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[58] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[58]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[58]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[59] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[59]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[59]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[5]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[60] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[60]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[60]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[61] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[61]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[61]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[62] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[62]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[62]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[63] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[63]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[63]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[64] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[64]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[64]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[65] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[65]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[65]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[66] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[66]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[66]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[67] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[67]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[67]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[68] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[68]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[68]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[69] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[69]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[69]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[6]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[70] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[70]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[70]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[71] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[71]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[71]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[72] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[72]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[72]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[73] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[73]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[73]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[74] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[74]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[74]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[75] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[75]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[75]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[76] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[76]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[76]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[77] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[77]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[77]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[78] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[78]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[78]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[79] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[79]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[79]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[7]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[80] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[80]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[80]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[81] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[81]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[81]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[82] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[82]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[82]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[83] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[83]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[83]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[84] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[84]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[84]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[85] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[85]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[85]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[86] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[86]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[86]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[87] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[87]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[87]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[88] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[88]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[88]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[89] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[89]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[89]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[8]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[90] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[90]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[90]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[91] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[91]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[91]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[92] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[92]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[92]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[93] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[93]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[93]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[94] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[94]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[94]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[95] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[95]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[95]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[96] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[96]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[96]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[97] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[97]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[97]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[98] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[98]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[98]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[99] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[99]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[99]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_empty_27_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_empty_27_reg_1060),
        .D(shiftreg2_fu_66[9]),
        .Q(ap_phi_reg_pp0_iter1_empty_27_reg_106[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln45_fu_148_p2(add_ln45_fu_148_p2),
        .ap_CS_fsm_pp0_stage15(ap_CS_fsm_pp0_stage15),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_4_[0] }),
        .ap_done_cache_reg_1(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_25),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matmul_Pipeline_readA_fu_128_ap_ready(grp_matmul_Pipeline_readA_fu_128_ap_ready),
        .grp_matmul_Pipeline_readA_fu_128_ap_start_reg(grp_matmul_Pipeline_readA_fu_128_ap_start_reg),
        .grp_matmul_Pipeline_readB_fu_136_ap_ready(grp_matmul_Pipeline_readB_fu_136_ap_ready),
        .grp_matmul_Pipeline_readB_fu_136_ap_start_reg(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .i_fu_740(i_fu_740),
        .\i_fu_74_reg[0] (\i_fu_74_reg[0]_0 ),
        .\icmp_ln51_reg_337_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\icmp_ln51_reg_337_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_11),
        .\icmp_ln51_reg_337_reg[0]_1 (\icmp_ln51_reg_337_reg_n_4_[0] ),
        .\icmp_ln51_reg_337_reg[0]_2 (\icmp_ln51_reg_337[0]_i_2_n_4 ),
        .\icmp_ln51_reg_337_reg[0]_3 (\icmp_ln51_reg_337[0]_i_3_n_4 ),
        .itr_1_fu_78(itr_1_fu_78),
        .itr_1_fu_7811_out(itr_1_fu_7811_out),
        .\itr_1_fu_78_reg[0] (\itr_1_fu_78[12]_i_3_n_4 ),
        .\itr_1_fu_78_reg[0]_0 (\itr_1_fu_78_reg_n_4_[0] ),
        .\itr_1_fu_78_reg[12] (\itr_1_fu_78_reg_n_4_[9] ),
        .\itr_1_fu_78_reg[12]_0 (\itr_1_fu_78_reg_n_4_[10] ),
        .\itr_1_fu_78_reg[12]_1 (\itr_1_fu_78_reg_n_4_[11] ),
        .\itr_1_fu_78_reg[12]_2 (\itr_1_fu_78_reg_n_4_[12] ),
        .\itr_1_fu_78_reg[4] (\itr_1_fu_78_reg_n_4_[1] ),
        .\itr_1_fu_78_reg[4]_0 (\itr_1_fu_78_reg_n_4_[2] ),
        .\itr_1_fu_78_reg[4]_1 (\itr_1_fu_78_reg_n_4_[3] ),
        .\itr_1_fu_78_reg[4]_2 (\itr_1_fu_78_reg_n_4_[4] ),
        .\itr_1_fu_78_reg[8] (\itr_1_fu_78_reg_n_4_[5] ),
        .\itr_1_fu_78_reg[8]_0 (\itr_1_fu_78_reg_n_4_[6] ),
        .\itr_1_fu_78_reg[8]_1 (\itr_1_fu_78_reg_n_4_[7] ),
        .\itr_1_fu_78_reg[8]_2 (\itr_1_fu_78_reg_n_4_[8] ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_10_reg_396[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage11),
        .O(gmem1_addr_read_10_reg_3960));
  FDRE \gmem1_addr_read_10_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_10_reg_396[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_10_reg_396[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_10_reg_396[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_10_reg_396[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_10_reg_396[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_10_reg_396[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_10_reg_396[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_10_reg_396[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_10_reg_396[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_10_reg_396[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_10_reg_396[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_10_reg_396[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_10_reg_396[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_10_reg_396[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_10_reg_396[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_10_reg_396[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_10_reg_396[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_10_reg_396[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_10_reg_396[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_10_reg_396[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_10_reg_396[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_10_reg_396[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_10_reg_396[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_10_reg_396[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_10_reg_396[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_10_reg_396[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_10_reg_396[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_10_reg_396[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_10_reg_396[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_10_reg_396[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_10_reg_396[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_10_reg_396_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_10_reg_3960),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_10_reg_396[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_11_reg_401[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage12),
        .O(gmem1_addr_read_11_reg_4010));
  FDRE \gmem1_addr_read_11_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_11_reg_401[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_11_reg_401[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_11_reg_401[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_11_reg_401[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_11_reg_401[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_11_reg_401[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_11_reg_401[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_11_reg_401[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_11_reg_401[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_11_reg_401[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_11_reg_401[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_11_reg_401[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_11_reg_401[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_11_reg_401[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_11_reg_401[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_11_reg_401[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_11_reg_401[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_11_reg_401[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_11_reg_401[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_11_reg_401[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_11_reg_401[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_11_reg_401[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_11_reg_401[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_11_reg_401[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_11_reg_401[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_11_reg_401[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_11_reg_401[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_11_reg_401[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_11_reg_401[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_11_reg_401[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_11_reg_401[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_11_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_11_reg_4010),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_11_reg_401[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_12_reg_406[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(gmem1_addr_read_12_reg_4060));
  FDRE \gmem1_addr_read_12_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_12_reg_406[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_12_reg_406[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_12_reg_406[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_12_reg_406[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_12_reg_406[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_12_reg_406[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_12_reg_406[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_12_reg_406[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_12_reg_406[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_12_reg_406[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_12_reg_406[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_12_reg_406[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_12_reg_406[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_12_reg_406[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_12_reg_406[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_12_reg_406[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_12_reg_406[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_12_reg_406[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_12_reg_406[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_12_reg_406[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_12_reg_406[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_12_reg_406[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_12_reg_406[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_12_reg_406[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_12_reg_406[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_12_reg_406[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_12_reg_406[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_12_reg_406[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_12_reg_406[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_12_reg_406[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_12_reg_406[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_12_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_12_reg_4060),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_12_reg_406[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_13_reg_411[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage14),
        .O(gmem1_addr_read_13_reg_4110));
  FDRE \gmem1_addr_read_13_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_13_reg_411[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_13_reg_411[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_13_reg_411[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_13_reg_411[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_13_reg_411[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_13_reg_411[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_13_reg_411[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_13_reg_411[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_13_reg_411[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_13_reg_411[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_13_reg_411[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_13_reg_411[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_13_reg_411[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_13_reg_411[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_13_reg_411[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_13_reg_411[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_13_reg_411[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_13_reg_411[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_13_reg_411[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_13_reg_411[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_13_reg_411[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_13_reg_411[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_13_reg_411[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_13_reg_411[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_13_reg_411[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_13_reg_411[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_13_reg_411[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_13_reg_411[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_13_reg_411[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_13_reg_411[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_13_reg_411[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_13_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_13_reg_4110),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_13_reg_411[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_14_reg_416[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage15),
        .O(gmem1_addr_read_14_reg_4160));
  FDRE \gmem1_addr_read_14_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_14_reg_416[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_14_reg_416[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_14_reg_416[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_14_reg_416[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_14_reg_416[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_14_reg_416[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_14_reg_416[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_14_reg_416[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_14_reg_416[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_14_reg_416[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_14_reg_416[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_14_reg_416[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_14_reg_416[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_14_reg_416[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_14_reg_416[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_14_reg_416[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_14_reg_416[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_14_reg_416[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_14_reg_416[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_14_reg_416[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_14_reg_416[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_14_reg_416[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_14_reg_416[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_14_reg_416[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_14_reg_416[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_14_reg_416[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_14_reg_416[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_14_reg_416[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_14_reg_416[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_14_reg_416[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_14_reg_416[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_14_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_14_reg_4160),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_14_reg_416[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \gmem1_addr_read_15_reg_426[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I4(\i_fu_74_reg[0]_0 ),
        .O(gmem1_addr_read_15_reg_4260));
  FDRE \gmem1_addr_read_15_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_15_reg_426[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_15_reg_426[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_15_reg_426[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_15_reg_426[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_15_reg_426[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_15_reg_426[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_15_reg_426[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_15_reg_426[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_15_reg_426[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_15_reg_426[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_15_reg_426[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_15_reg_426[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_15_reg_426[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_15_reg_426[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_15_reg_426[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_15_reg_426[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_15_reg_426[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_15_reg_426[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_15_reg_426[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_15_reg_426[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_15_reg_426[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_15_reg_426[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_15_reg_426[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_15_reg_426[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_15_reg_426[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_15_reg_426[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_15_reg_426[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_15_reg_426[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_15_reg_426[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_15_reg_426[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_15_reg_426[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_15_reg_426_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_15_reg_4260),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_15_reg_426[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_1_reg_351[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(gmem1_addr_read_1_reg_3510));
  FDRE \gmem1_addr_read_1_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_1_reg_351[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_1_reg_351[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_1_reg_351[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_1_reg_351[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_1_reg_351[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_1_reg_351[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_1_reg_351[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_1_reg_351[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_1_reg_351[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_1_reg_351[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_1_reg_351[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_1_reg_351[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_1_reg_351[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_1_reg_351[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_1_reg_351[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_1_reg_351[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_1_reg_351[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_1_reg_351[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_1_reg_351[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_1_reg_351[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_1_reg_351[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_1_reg_351[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_1_reg_351[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_1_reg_351[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_1_reg_351[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_1_reg_351[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_1_reg_351[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_1_reg_351[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_1_reg_351[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_1_reg_351[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_1_reg_351[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_1_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_1_reg_3510),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_1_reg_351[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_2_reg_356[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(gmem1_addr_read_2_reg_3560));
  FDRE \gmem1_addr_read_2_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_2_reg_356[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_2_reg_356[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_2_reg_356[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_2_reg_356[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_2_reg_356[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_2_reg_356[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_2_reg_356[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_2_reg_356[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_2_reg_356[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_2_reg_356[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_2_reg_356[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_2_reg_356[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_2_reg_356[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_2_reg_356[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_2_reg_356[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_2_reg_356[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_2_reg_356[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_2_reg_356[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_2_reg_356[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_2_reg_356[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_2_reg_356[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_2_reg_356[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_2_reg_356[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_2_reg_356[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_2_reg_356[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_2_reg_356[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_2_reg_356[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_2_reg_356[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_2_reg_356[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_2_reg_356[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_2_reg_356[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_2_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_2_reg_3560),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_2_reg_356[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_3_reg_361[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(gmem1_addr_read_3_reg_3610));
  FDRE \gmem1_addr_read_3_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_3_reg_361[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_3_reg_361[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_3_reg_361[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_3_reg_361[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_3_reg_361[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_3_reg_361[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_3_reg_361[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_3_reg_361[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_3_reg_361[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_3_reg_361[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_3_reg_361[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_3_reg_361[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_3_reg_361[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_3_reg_361[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_3_reg_361[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_3_reg_361[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_3_reg_361[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_3_reg_361[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_3_reg_361[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_3_reg_361[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_3_reg_361[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_3_reg_361[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_3_reg_361[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_3_reg_361[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_3_reg_361[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_3_reg_361[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_3_reg_361[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_3_reg_361[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_3_reg_361[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_3_reg_361[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_3_reg_361[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_3_reg_361_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_3_reg_3610),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_3_reg_361[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_4_reg_366[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage5),
        .O(gmem1_addr_read_4_reg_3660));
  FDRE \gmem1_addr_read_4_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_4_reg_366[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_4_reg_366[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_4_reg_366[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_4_reg_366[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_4_reg_366[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_4_reg_366[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_4_reg_366[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_4_reg_366[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_4_reg_366[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_4_reg_366[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_4_reg_366[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_4_reg_366[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_4_reg_366[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_4_reg_366[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_4_reg_366[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_4_reg_366[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_4_reg_366[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_4_reg_366[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_4_reg_366[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_4_reg_366[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_4_reg_366[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_4_reg_366[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_4_reg_366[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_4_reg_366[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_4_reg_366[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_4_reg_366[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_4_reg_366[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_4_reg_366[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_4_reg_366[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_4_reg_366[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_4_reg_366[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_4_reg_366_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_4_reg_3660),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_4_reg_366[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_5_reg_371[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage6),
        .O(gmem1_addr_read_5_reg_3710));
  FDRE \gmem1_addr_read_5_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_5_reg_371[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_5_reg_371[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_5_reg_371[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_5_reg_371[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_5_reg_371[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_5_reg_371[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_5_reg_371[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_5_reg_371[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_5_reg_371[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_5_reg_371[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_5_reg_371[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_5_reg_371[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_5_reg_371[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_5_reg_371[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_5_reg_371[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_5_reg_371[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_5_reg_371[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_5_reg_371[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_5_reg_371[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_5_reg_371[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_5_reg_371[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_5_reg_371[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_5_reg_371[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_5_reg_371[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_5_reg_371[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_5_reg_371[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_5_reg_371[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_5_reg_371[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_5_reg_371[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_5_reg_371[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_5_reg_371[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_5_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_5_reg_3710),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_5_reg_371[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_6_reg_376[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage7),
        .O(gmem1_addr_read_6_reg_3760));
  FDRE \gmem1_addr_read_6_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_6_reg_376[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_6_reg_376[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_6_reg_376[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_6_reg_376[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_6_reg_376[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_6_reg_376[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_6_reg_376[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_6_reg_376[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_6_reg_376[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_6_reg_376[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_6_reg_376[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_6_reg_376[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_6_reg_376[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_6_reg_376[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_6_reg_376[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_6_reg_376[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_6_reg_376[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_6_reg_376[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_6_reg_376[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_6_reg_376[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_6_reg_376[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_6_reg_376[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_6_reg_376[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_6_reg_376[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_6_reg_376[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_6_reg_376[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_6_reg_376[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_6_reg_376[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_6_reg_376[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_6_reg_376[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_6_reg_376[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_6_reg_376_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_6_reg_3760),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_6_reg_376[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_7_reg_381[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .O(gmem1_addr_read_7_reg_3810));
  FDRE \gmem1_addr_read_7_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_7_reg_381[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_7_reg_381[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_7_reg_381[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_7_reg_381[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_7_reg_381[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_7_reg_381[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_7_reg_381[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_7_reg_381[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_7_reg_381[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_7_reg_381[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_7_reg_381[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_7_reg_381[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_7_reg_381[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_7_reg_381[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_7_reg_381[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_7_reg_381[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_7_reg_381[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_7_reg_381[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_7_reg_381[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_7_reg_381[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_7_reg_381[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_7_reg_381[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_7_reg_381[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_7_reg_381[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_7_reg_381[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_7_reg_381[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_7_reg_381[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_7_reg_381[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_7_reg_381[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_7_reg_381[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_7_reg_381[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_7_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_7_reg_3810),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_7_reg_381[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_8_reg_386[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(gmem1_addr_read_8_reg_3860));
  FDRE \gmem1_addr_read_8_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_8_reg_386[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_8_reg_386[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_8_reg_386[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_8_reg_386[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_8_reg_386[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_8_reg_386[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_8_reg_386[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_8_reg_386[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_8_reg_386[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_8_reg_386[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_8_reg_386[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_8_reg_386[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_8_reg_386[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_8_reg_386[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_8_reg_386[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_8_reg_386[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_8_reg_386[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_8_reg_386[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_8_reg_386[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_8_reg_386[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_8_reg_386[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_8_reg_386[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_8_reg_386[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_8_reg_386[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_8_reg_386[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_8_reg_386[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_8_reg_386[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_8_reg_386[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_8_reg_386[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_8_reg_386[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_8_reg_386[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_8_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_8_reg_3860),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_8_reg_386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_9_reg_391[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage10),
        .O(gmem1_addr_read_9_reg_3910));
  FDRE \gmem1_addr_read_9_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_9_reg_391[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_9_reg_391[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_9_reg_391[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_9_reg_391[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_9_reg_391[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_9_reg_391[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_9_reg_391[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_9_reg_391[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_9_reg_391[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_9_reg_391[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_9_reg_391[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_9_reg_391[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_9_reg_391[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_9_reg_391[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_9_reg_391[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_9_reg_391[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_9_reg_391[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_9_reg_391[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_9_reg_391[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_9_reg_391[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_9_reg_391[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_9_reg_391[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_9_reg_391[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_9_reg_391[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_9_reg_391[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_9_reg_391[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_9_reg_391[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_9_reg_391[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_9_reg_391[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_9_reg_391[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_9_reg_391[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_9_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_9_reg_3910),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_9_reg_391[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_read_reg_346[31]_i_1 
       (.I0(\gmem1_addr_read_reg_346[31]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(gmem1_addr_read_reg_3460));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \gmem1_addr_read_reg_346[31]_i_2 
       (.I0(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\i_fu_74_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .O(\gmem1_addr_read_reg_346[31]_i_2_n_4 ));
  FDRE \gmem1_addr_read_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [0]),
        .Q(gmem1_addr_read_reg_346[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [10]),
        .Q(gmem1_addr_read_reg_346[10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [11]),
        .Q(gmem1_addr_read_reg_346[11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [12]),
        .Q(gmem1_addr_read_reg_346[12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [13]),
        .Q(gmem1_addr_read_reg_346[13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [14]),
        .Q(gmem1_addr_read_reg_346[14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [15]),
        .Q(gmem1_addr_read_reg_346[15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [16]),
        .Q(gmem1_addr_read_reg_346[16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [17]),
        .Q(gmem1_addr_read_reg_346[17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [18]),
        .Q(gmem1_addr_read_reg_346[18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [19]),
        .Q(gmem1_addr_read_reg_346[19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [1]),
        .Q(gmem1_addr_read_reg_346[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [20]),
        .Q(gmem1_addr_read_reg_346[20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [21]),
        .Q(gmem1_addr_read_reg_346[21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [22]),
        .Q(gmem1_addr_read_reg_346[22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [23]),
        .Q(gmem1_addr_read_reg_346[23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [24]),
        .Q(gmem1_addr_read_reg_346[24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [25]),
        .Q(gmem1_addr_read_reg_346[25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [26]),
        .Q(gmem1_addr_read_reg_346[26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [27]),
        .Q(gmem1_addr_read_reg_346[27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [28]),
        .Q(gmem1_addr_read_reg_346[28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [29]),
        .Q(gmem1_addr_read_reg_346[29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [2]),
        .Q(gmem1_addr_read_reg_346[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [30]),
        .Q(gmem1_addr_read_reg_346[30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [31]),
        .Q(gmem1_addr_read_reg_346[31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [3]),
        .Q(gmem1_addr_read_reg_346[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [4]),
        .Q(gmem1_addr_read_reg_346[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [5]),
        .Q(gmem1_addr_read_reg_346[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [6]),
        .Q(gmem1_addr_read_reg_346[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [7]),
        .Q(gmem1_addr_read_reg_346[7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [8]),
        .Q(gmem1_addr_read_reg_346[8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_3460),
        .D(\gmem1_addr_read_14_reg_416_reg[31]_0 [9]),
        .Q(gmem1_addr_read_reg_346[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFAABFAABFAAFFAA)) 
    grp_matmul_Pipeline_readB_fu_136_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_readB_fu_136_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[71] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_74[0]_i_2__0 
       (.I0(j_fu_70[6]),
        .I1(\j_fu_70[8]_i_3_n_4 ),
        .O(\i_fu_74[0]_i_2__0_n_4 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_74[0]_i_3__0 
       (.I0(j_fu_70[6]),
        .I1(\j_fu_70[8]_i_3_n_4 ),
        .I2(i_fu_74_reg[0]),
        .O(\i_fu_74[0]_i_3__0_n_4 ));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[0]_i_1__0_n_11 ),
        .Q(i_fu_74_reg[0]),
        .R(i_fu_740));
  CARRY4 \i_fu_74_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\i_fu_74_reg[0]_i_1__0_n_4 ,\i_fu_74_reg[0]_i_1__0_n_5 ,\i_fu_74_reg[0]_i_1__0_n_6 ,\i_fu_74_reg[0]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\i_fu_74[0]_i_2__0_n_4 }),
        .O({\i_fu_74_reg[0]_i_1__0_n_8 ,\i_fu_74_reg[0]_i_1__0_n_9 ,\i_fu_74_reg[0]_i_1__0_n_10 ,\i_fu_74_reg[0]_i_1__0_n_11 }),
        .S({i_fu_74_reg[3:1],\i_fu_74[0]_i_3__0_n_4 }));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[0]_i_1__0_n_10 ),
        .Q(i_fu_74_reg[1]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[0]_i_1__0_n_9 ),
        .Q(i_fu_74_reg[2]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[0]_i_1__0_n_8 ),
        .Q(i_fu_74_reg[3]),
        .R(i_fu_740));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[4]_i_1__0_n_11 ),
        .Q(i_fu_74_reg[4]),
        .R(i_fu_740));
  CARRY4 \i_fu_74_reg[4]_i_1__0 
       (.CI(\i_fu_74_reg[0]_i_1__0_n_4 ),
        .CO({\NLW_i_fu_74_reg[4]_i_1__0_CO_UNCONNECTED [3:1],\i_fu_74_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_74_reg[4]_i_1__0_O_UNCONNECTED [3:2],\i_fu_74_reg[4]_i_1__0_n_10 ,\i_fu_74_reg[4]_i_1__0_n_11 }),
        .S({1'b0,1'b0,i_fu_74_reg[5:4]}));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\i_fu_74_reg[4]_i_1__0_n_10 ),
        .Q(i_fu_74_reg[5]),
        .R(i_fu_740));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \icmp_ln45_reg_333[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(itr_1_fu_7811_out));
  LUT6 #(
    .INIT(64'hF0F8FFFFF0F00000)) 
    \icmp_ln45_reg_333_pp0_iter1_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln45_reg_333_pp0_iter1_reg),
        .O(\icmp_ln45_reg_333_pp0_iter1_reg[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F8FFFFF0F00000)) 
    \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln45_reg_333_pp0_iter1_reg),
        .O(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F8FFFFF0F00000)) 
    \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln45_reg_333_pp0_iter1_reg),
        .O(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hF0F8FFFFF0F00000)) 
    \icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln45_reg_333_pp0_iter1_reg),
        .O(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ));
  (* ORIG_CELL_NAME = "icmp_ln45_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln45_reg_333_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_333_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(icmp_ln45_reg_333_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln45_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1_n_4 ),
        .Q(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln45_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__0_n_4 ),
        .Q(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln45_reg_333_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_333_pp0_iter1_reg[0]_rep_i_1__1_n_4 ),
        .Q(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .R(1'b0));
  FDRE \icmp_ln45_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln51_reg_337[0]_i_2 
       (.I0(\itr_1_fu_78_reg_n_4_[7] ),
        .I1(\itr_1_fu_78_reg_n_4_[8] ),
        .I2(\itr_1_fu_78_reg_n_4_[5] ),
        .I3(\itr_1_fu_78_reg_n_4_[6] ),
        .I4(\icmp_ln51_reg_337[0]_i_4_n_4 ),
        .O(\icmp_ln51_reg_337[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln51_reg_337[0]_i_3 
       (.I0(\itr_1_fu_78_reg_n_4_[0] ),
        .I1(\itr_1_fu_78_reg_n_4_[3] ),
        .I2(\itr_1_fu_78_reg_n_4_[4] ),
        .I3(\itr_1_fu_78_reg_n_4_[2] ),
        .I4(\itr_1_fu_78_reg_n_4_[1] ),
        .O(\icmp_ln51_reg_337[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln51_reg_337[0]_i_4 
       (.I0(\itr_1_fu_78_reg_n_4_[10] ),
        .I1(\itr_1_fu_78_reg_n_4_[9] ),
        .I2(\itr_1_fu_78_reg_n_4_[12] ),
        .I3(\itr_1_fu_78_reg_n_4_[11] ),
        .O(\icmp_ln51_reg_337[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCCC40000)) 
    \icmp_ln51_reg_337_pp0_iter1_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln51_reg_337_pp0_iter1_reg),
        .O(\icmp_ln51_reg_337_pp0_iter1_reg[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCCC40000)) 
    \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln51_reg_337_pp0_iter1_reg),
        .O(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCCC40000)) 
    \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln51_reg_337_pp0_iter1_reg),
        .O(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCCC40000)) 
    \icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .I2(\icmp_ln45_reg_333_reg_n_4_[0] ),
        .I3(\i_fu_74_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(icmp_ln51_reg_337_pp0_iter1_reg),
        .O(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ));
  (* ORIG_CELL_NAME = "icmp_ln51_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln51_reg_337_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln51_reg_337_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(icmp_ln51_reg_337_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln51_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1_n_4 ),
        .Q(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln51_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__0_n_4 ),
        .Q(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln51_reg_337_pp0_iter1_reg_reg[0]" *) 
  FDRE \icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln51_reg_337_pp0_iter1_reg[0]_rep_i_1__1_n_4 ),
        .Q(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .R(1'b0));
  FDRE \icmp_ln51_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\icmp_ln51_reg_337_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \itr_1_fu_78[12]_i_3 
       (.I0(\icmp_ln51_reg_337[0]_i_2_n_4 ),
        .I1(\itr_1_fu_78_reg_n_4_[1] ),
        .I2(\itr_1_fu_78_reg_n_4_[2] ),
        .I3(\itr_1_fu_78_reg_n_4_[4] ),
        .I4(\itr_1_fu_78_reg_n_4_[3] ),
        .I5(\itr_1_fu_78_reg_n_4_[0] ),
        .O(\itr_1_fu_78[12]_i_3_n_4 ));
  FDRE \itr_1_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[0]),
        .Q(\itr_1_fu_78_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[10]),
        .Q(\itr_1_fu_78_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[11] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[11]),
        .Q(\itr_1_fu_78_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[12] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[12]),
        .Q(\itr_1_fu_78_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[1]),
        .Q(\itr_1_fu_78_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[2]),
        .Q(\itr_1_fu_78_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[3]),
        .Q(\itr_1_fu_78_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[4]),
        .Q(\itr_1_fu_78_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[5]),
        .Q(\itr_1_fu_78_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[6]),
        .Q(\itr_1_fu_78_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[7]),
        .Q(\itr_1_fu_78_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[8]),
        .Q(\itr_1_fu_78_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \itr_1_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(itr_1_fu_78),
        .D(add_ln45_fu_148_p2[9]),
        .Q(\itr_1_fu_78_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_70[0]_i_1__0 
       (.I0(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .O(j_4_fu_279_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_70[12]_i_2__0 
       (.I0(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(grp_matmul_Pipeline_readB_fu_136_B_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_70[8]_i_2__0 
       (.I0(\j_fu_70[8]_i_3_n_4 ),
        .I1(j_fu_70[6]),
        .O(\j_fu_70[8]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \j_fu_70[8]_i_3 
       (.I0(\j_fu_70[8]_i_4_n_4 ),
        .I1(j_fu_70[5]),
        .I2(\j_fu_70_reg[4]_0 [3]),
        .I3(j_fu_70[8]),
        .I4(j_fu_70[7]),
        .I5(\j_fu_70[8]_i_5_n_4 ),
        .O(\j_fu_70[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_70[8]_i_4 
       (.I0(j_fu_70[10]),
        .I1(j_fu_70[9]),
        .I2(j_fu_70[12]),
        .I3(j_fu_70[11]),
        .O(\j_fu_70[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_70[8]_i_5 
       (.I0(\j_fu_70_reg[4]_0 [0]),
        .I1(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .I2(\j_fu_70_reg[4]_0 [2]),
        .I3(\j_fu_70_reg[4]_0 [1]),
        .O(\j_fu_70[8]_i_5_n_4 ));
  FDRE \j_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[0]),
        .Q(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[10]),
        .Q(j_fu_70[10]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[11]),
        .Q(j_fu_70[11]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[12]),
        .Q(j_fu_70[12]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[12]_i_3__0 
       (.CI(\j_fu_70_reg[8]_i_1__0_n_4 ),
        .CO({\NLW_j_fu_70_reg[12]_i_3__0_CO_UNCONNECTED [3],\j_fu_70_reg[12]_i_3__0_n_5 ,\j_fu_70_reg[12]_i_3__0_n_6 ,\j_fu_70_reg[12]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_279_p2[12:9]),
        .S(j_fu_70[12:9]));
  FDRE \j_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[1]),
        .Q(\j_fu_70_reg[4]_0 [0]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[2]),
        .Q(\j_fu_70_reg[4]_0 [1]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[3]),
        .Q(\j_fu_70_reg[4]_0 [2]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[4]),
        .Q(\j_fu_70_reg[4]_0 [3]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\j_fu_70_reg[4]_i_1__0_n_4 ,\j_fu_70_reg[4]_i_1__0_n_5 ,\j_fu_70_reg[4]_i_1__0_n_6 ,\j_fu_70_reg[4]_i_1__0_n_7 }),
        .CYINIT(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_279_p2[4:1]),
        .S(\j_fu_70_reg[4]_0 ));
  FDRE \j_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[5]),
        .Q(j_fu_70[5]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[6]),
        .Q(j_fu_70[6]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[7]),
        .Q(j_fu_70[7]),
        .R(i_fu_740));
  FDRE \j_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[8]),
        .Q(j_fu_70[8]),
        .R(i_fu_740));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_70_reg[8]_i_1__0 
       (.CI(\j_fu_70_reg[4]_i_1__0_n_4 ),
        .CO({\j_fu_70_reg[8]_i_1__0_n_4 ,\j_fu_70_reg[8]_i_1__0_n_5 ,\j_fu_70_reg[8]_i_1__0_n_6 ,\j_fu_70_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_279_p2[8:5]),
        .S({j_fu_70[8:7],\j_fu_70[8]_i_2__0_n_4 ,j_fu_70[5]}));
  FDRE \j_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(j_4_fu_279_p2[9]),
        .Q(j_fu_70[9]),
        .R(i_fu_740));
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_0_i_14
       (.I0(Q[2]),
        .I1(grp_matmul_Pipeline_readB_fu_136_B_V_address0),
        .O(address0));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_26
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[7]),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_27
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[6]),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_28
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[5]),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_29
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[4]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_30
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[3]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_31
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[2]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_32
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[1]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_33
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[0]),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_0_i_34
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[8]),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_0_i_35
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[15]_i_1__0_n_4 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[72] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_0_i_42
       (.CI(ram0_reg_0_i_43_n_4),
        .CO({NLW_ram0_reg_0_i_42_CO_UNCONNECTED[3:2],ram0_reg_0_i_42_n_6,ram0_reg_0_i_42_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_2_fu_212_p3[4:3]}),
        .O({NLW_ram0_reg_0_i_42_O_UNCONNECTED[3],B_V_address0[6:4]}),
        .S({1'b0,ram0_reg_0_i_62_n_4,ram0_reg_0_i_63_n_4,ram0_reg_0_i_64_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_0_i_43
       (.CI(1'b0),
        .CO({ram0_reg_0_i_43_n_4,ram0_reg_0_i_43_n_5,ram0_reg_0_i_43_n_6,ram0_reg_0_i_43_n_7}),
        .CYINIT(1'b0),
        .DI({i_2_fu_212_p3[2:0],1'b0}),
        .O(B_V_address0[3:0]),
        .S({ram0_reg_0_i_65_n_4,ram0_reg_0_i_66_n_4,ram0_reg_0_i_67_n_4,j_fu_70[5]}));
  CARRY4 ram0_reg_0_i_60
       (.CI(ram0_reg_0_i_61_n_4),
        .CO({NLW_ram0_reg_0_i_60_CO_UNCONNECTED[3:1],ram0_reg_0_i_60_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram0_reg_0_i_60_O_UNCONNECTED[3:2],i_2_fu_212_p3[5:4]}),
        .S({1'b0,1'b0,i_fu_74_reg[5:4]}));
  CARRY4 ram0_reg_0_i_61
       (.CI(1'b0),
        .CO({ram0_reg_0_i_61_n_4,ram0_reg_0_i_61_n_5,ram0_reg_0_i_61_n_6,ram0_reg_0_i_61_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_fu_74_reg[0]}),
        .O(i_2_fu_212_p3[3:0]),
        .S({i_fu_74_reg[3:1],ram0_reg_0_i_76_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_0_i_62
       (.I0(i_2_fu_212_p3[5]),
        .I1(j_fu_70[11]),
        .O(ram0_reg_0_i_62_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_0_i_63
       (.I0(i_2_fu_212_p3[4]),
        .I1(j_fu_70[10]),
        .O(ram0_reg_0_i_63_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_0_i_64
       (.I0(i_2_fu_212_p3[3]),
        .I1(j_fu_70[9]),
        .O(ram0_reg_0_i_64_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_0_i_65
       (.I0(i_2_fu_212_p3[2]),
        .I1(j_fu_70[8]),
        .O(ram0_reg_0_i_65_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_0_i_66
       (.I0(i_2_fu_212_p3[1]),
        .I1(j_fu_70[7]),
        .O(ram0_reg_0_i_66_n_4));
  LUT3 #(
    .INIT(8'h78)) 
    ram0_reg_0_i_67
       (.I0(\j_fu_70[8]_i_3_n_4 ),
        .I1(j_fu_70[6]),
        .I2(i_2_fu_212_p3[0]),
        .O(ram0_reg_0_i_67_n_4));
  LUT3 #(
    .INIT(8'hD2)) 
    ram0_reg_0_i_76
       (.I0(j_fu_70[6]),
        .I1(\j_fu_70[8]_i_3_n_4 ),
        .I2(i_fu_74_reg[0]),
        .O(ram0_reg_0_i_76_n_4));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_1
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_2
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[14]),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_3
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[13]),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_4
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[12]),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_5
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[11]),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_6
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[10]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram0_reg_1_i_7
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[9]),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[0]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[16]),
        .O(\shiftreg2_fu_66[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[100]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[116]),
        .O(\shiftreg2_fu_66[100]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[101]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[117]),
        .O(\shiftreg2_fu_66[101]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[102]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[118]),
        .O(\shiftreg2_fu_66[102]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[103]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[119]),
        .O(\shiftreg2_fu_66[103]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[104]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[120]),
        .O(\shiftreg2_fu_66[104]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[105]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[121]),
        .O(\shiftreg2_fu_66[105]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[106]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[122]),
        .O(\shiftreg2_fu_66[106]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[107]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[123]),
        .O(\shiftreg2_fu_66[107]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[108]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[124]),
        .O(\shiftreg2_fu_66[108]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[109]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[125]),
        .O(\shiftreg2_fu_66[109]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[10]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[26]),
        .O(\shiftreg2_fu_66[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[110]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[126]),
        .O(\shiftreg2_fu_66[110]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[111]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[127]),
        .O(\shiftreg2_fu_66[111]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[112]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[128]),
        .O(\shiftreg2_fu_66[112]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[113]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[129]),
        .O(\shiftreg2_fu_66[113]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[114]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[130]),
        .O(\shiftreg2_fu_66[114]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[115]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[131]),
        .O(\shiftreg2_fu_66[115]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[116]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[132]),
        .O(\shiftreg2_fu_66[116]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[117]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[133]),
        .O(\shiftreg2_fu_66[117]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[118]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[134]),
        .O(\shiftreg2_fu_66[118]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[119]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[135]),
        .O(\shiftreg2_fu_66[119]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[11]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[27]),
        .O(\shiftreg2_fu_66[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[120]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[136]),
        .O(\shiftreg2_fu_66[120]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[121]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[137]),
        .O(\shiftreg2_fu_66[121]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[122]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[138]),
        .O(\shiftreg2_fu_66[122]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[123]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[139]),
        .O(\shiftreg2_fu_66[123]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[124]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[140]),
        .O(\shiftreg2_fu_66[124]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[125]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[141]),
        .O(\shiftreg2_fu_66[125]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[126]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[142]),
        .O(\shiftreg2_fu_66[126]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[127]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[143]),
        .O(\shiftreg2_fu_66[127]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[128]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[144]),
        .O(\shiftreg2_fu_66[128]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[129]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[145]),
        .O(\shiftreg2_fu_66[129]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[12]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[28]),
        .O(\shiftreg2_fu_66[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[130]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[146]),
        .O(\shiftreg2_fu_66[130]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[131]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[147]),
        .O(\shiftreg2_fu_66[131]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[132]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[148]),
        .O(\shiftreg2_fu_66[132]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[133]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[149]),
        .O(\shiftreg2_fu_66[133]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[134]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[150]),
        .O(\shiftreg2_fu_66[134]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[135]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[151]),
        .O(\shiftreg2_fu_66[135]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[136]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[152]),
        .O(\shiftreg2_fu_66[136]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[137]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[153]),
        .O(\shiftreg2_fu_66[137]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[138]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[154]),
        .O(\shiftreg2_fu_66[138]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[139]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[155]),
        .O(\shiftreg2_fu_66[139]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[13]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[29]),
        .O(\shiftreg2_fu_66[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[140]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[156]),
        .O(\shiftreg2_fu_66[140]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[141]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[157]),
        .O(\shiftreg2_fu_66[141]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[142]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[158]),
        .O(\shiftreg2_fu_66[142]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[143]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_4_reg_366[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[159]),
        .O(\shiftreg2_fu_66[143]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[144]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[160]),
        .O(\shiftreg2_fu_66[144]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[145]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[161]),
        .O(\shiftreg2_fu_66[145]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[146]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[162]),
        .O(\shiftreg2_fu_66[146]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[147]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[163]),
        .O(\shiftreg2_fu_66[147]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[148]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[164]),
        .O(\shiftreg2_fu_66[148]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[149]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[165]),
        .O(\shiftreg2_fu_66[149]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[14]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[30]),
        .O(\shiftreg2_fu_66[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[150]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[166]),
        .O(\shiftreg2_fu_66[150]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[151]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[167]),
        .O(\shiftreg2_fu_66[151]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[152]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[168]),
        .O(\shiftreg2_fu_66[152]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[153]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[169]),
        .O(\shiftreg2_fu_66[153]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[154]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[170]),
        .O(\shiftreg2_fu_66[154]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[155]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[171]),
        .O(\shiftreg2_fu_66[155]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[156]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[172]),
        .O(\shiftreg2_fu_66[156]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[157]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[173]),
        .O(\shiftreg2_fu_66[157]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[158]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[174]),
        .O(\shiftreg2_fu_66[158]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[159]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[175]),
        .O(\shiftreg2_fu_66[159]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[15]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[31]),
        .O(\shiftreg2_fu_66[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[160]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[176]),
        .O(\shiftreg2_fu_66[160]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[161]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[177]),
        .O(\shiftreg2_fu_66[161]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[162]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[178]),
        .O(\shiftreg2_fu_66[162]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[163]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[179]),
        .O(\shiftreg2_fu_66[163]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[164]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[180]),
        .O(\shiftreg2_fu_66[164]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[165]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[181]),
        .O(\shiftreg2_fu_66[165]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[166]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[182]),
        .O(\shiftreg2_fu_66[166]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[167]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[183]),
        .O(\shiftreg2_fu_66[167]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[168]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[184]),
        .O(\shiftreg2_fu_66[168]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[169]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[185]),
        .O(\shiftreg2_fu_66[169]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[16]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[32]),
        .O(\shiftreg2_fu_66[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[170]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[186]),
        .O(\shiftreg2_fu_66[170]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[171]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[187]),
        .O(\shiftreg2_fu_66[171]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[172]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[188]),
        .O(\shiftreg2_fu_66[172]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[173]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[189]),
        .O(\shiftreg2_fu_66[173]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[174]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[190]),
        .O(\shiftreg2_fu_66[174]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[175]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_5_reg_371[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[191]),
        .O(\shiftreg2_fu_66[175]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[176]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[192]),
        .O(\shiftreg2_fu_66[176]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[177]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[193]),
        .O(\shiftreg2_fu_66[177]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[178]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[194]),
        .O(\shiftreg2_fu_66[178]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[179]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[195]),
        .O(\shiftreg2_fu_66[179]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[17]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[33]),
        .O(\shiftreg2_fu_66[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[180]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[196]),
        .O(\shiftreg2_fu_66[180]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[181]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[197]),
        .O(\shiftreg2_fu_66[181]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[182]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[198]),
        .O(\shiftreg2_fu_66[182]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[183]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[199]),
        .O(\shiftreg2_fu_66[183]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[184]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[200]),
        .O(\shiftreg2_fu_66[184]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[185]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[201]),
        .O(\shiftreg2_fu_66[185]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[186]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[202]),
        .O(\shiftreg2_fu_66[186]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[187]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[203]),
        .O(\shiftreg2_fu_66[187]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[188]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[204]),
        .O(\shiftreg2_fu_66[188]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[189]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[205]),
        .O(\shiftreg2_fu_66[189]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[18]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[34]),
        .O(\shiftreg2_fu_66[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[190]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[206]),
        .O(\shiftreg2_fu_66[190]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[191]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[207]),
        .O(\shiftreg2_fu_66[191]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[192]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[208]),
        .O(\shiftreg2_fu_66[192]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[193]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[209]),
        .O(\shiftreg2_fu_66[193]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[194]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[210]),
        .O(\shiftreg2_fu_66[194]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[195]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[211]),
        .O(\shiftreg2_fu_66[195]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[196]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[212]),
        .O(\shiftreg2_fu_66[196]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[197]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[213]),
        .O(\shiftreg2_fu_66[197]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[198]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[214]),
        .O(\shiftreg2_fu_66[198]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[199]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[215]),
        .O(\shiftreg2_fu_66[199]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[19]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[35]),
        .O(\shiftreg2_fu_66[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[1]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[17]),
        .O(\shiftreg2_fu_66[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[200]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[216]),
        .O(\shiftreg2_fu_66[200]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[201]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[217]),
        .O(\shiftreg2_fu_66[201]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[202]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[218]),
        .O(\shiftreg2_fu_66[202]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[203]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[219]),
        .O(\shiftreg2_fu_66[203]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[204]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[220]),
        .O(\shiftreg2_fu_66[204]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[205]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[221]),
        .O(\shiftreg2_fu_66[205]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[206]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[222]),
        .O(\shiftreg2_fu_66[206]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[207]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_6_reg_376[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[223]),
        .O(\shiftreg2_fu_66[207]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[208]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[224]),
        .O(\shiftreg2_fu_66[208]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[209]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[225]),
        .O(\shiftreg2_fu_66[209]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[20]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[36]),
        .O(\shiftreg2_fu_66[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[210]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[226]),
        .O(\shiftreg2_fu_66[210]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[211]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[227]),
        .O(\shiftreg2_fu_66[211]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[212]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[228]),
        .O(\shiftreg2_fu_66[212]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[213]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[229]),
        .O(\shiftreg2_fu_66[213]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[214]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[230]),
        .O(\shiftreg2_fu_66[214]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[215]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[231]),
        .O(\shiftreg2_fu_66[215]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[216]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[232]),
        .O(\shiftreg2_fu_66[216]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[217]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[233]),
        .O(\shiftreg2_fu_66[217]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[218]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[234]),
        .O(\shiftreg2_fu_66[218]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[219]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[235]),
        .O(\shiftreg2_fu_66[219]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[21]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[37]),
        .O(\shiftreg2_fu_66[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[220]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[236]),
        .O(\shiftreg2_fu_66[220]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[221]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[237]),
        .O(\shiftreg2_fu_66[221]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[222]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[238]),
        .O(\shiftreg2_fu_66[222]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[223]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[239]),
        .O(\shiftreg2_fu_66[223]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[224]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[240]),
        .O(\shiftreg2_fu_66[224]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[225]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[241]),
        .O(\shiftreg2_fu_66[225]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[226]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[242]),
        .O(\shiftreg2_fu_66[226]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[227]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[243]),
        .O(\shiftreg2_fu_66[227]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[228]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[244]),
        .O(\shiftreg2_fu_66[228]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[229]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[245]),
        .O(\shiftreg2_fu_66[229]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[22]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[38]),
        .O(\shiftreg2_fu_66[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[230]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[246]),
        .O(\shiftreg2_fu_66[230]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[231]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[247]),
        .O(\shiftreg2_fu_66[231]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[232]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[248]),
        .O(\shiftreg2_fu_66[232]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[233]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[249]),
        .O(\shiftreg2_fu_66[233]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[234]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[250]),
        .O(\shiftreg2_fu_66[234]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[235]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[251]),
        .O(\shiftreg2_fu_66[235]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[236]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[252]),
        .O(\shiftreg2_fu_66[236]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[237]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[253]),
        .O(\shiftreg2_fu_66[237]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[238]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[254]),
        .O(\shiftreg2_fu_66[238]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[239]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__0_n_4 ),
        .I2(gmem1_addr_read_7_reg_381[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[255]),
        .O(\shiftreg2_fu_66[239]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[23]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[39]),
        .O(\shiftreg2_fu_66[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[240]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[256]),
        .O(\shiftreg2_fu_66[240]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[241]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[257]),
        .O(\shiftreg2_fu_66[241]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[242]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[258]),
        .O(\shiftreg2_fu_66[242]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[243]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[259]),
        .O(\shiftreg2_fu_66[243]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[244]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[260]),
        .O(\shiftreg2_fu_66[244]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[245]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[261]),
        .O(\shiftreg2_fu_66[245]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[246]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[262]),
        .O(\shiftreg2_fu_66[246]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[247]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[263]),
        .O(\shiftreg2_fu_66[247]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[248]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[264]),
        .O(\shiftreg2_fu_66[248]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[249]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[265]),
        .O(\shiftreg2_fu_66[249]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[24]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[40]),
        .O(\shiftreg2_fu_66[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[250]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[266]),
        .O(\shiftreg2_fu_66[250]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[251]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[267]),
        .O(\shiftreg2_fu_66[251]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[252]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[268]),
        .O(\shiftreg2_fu_66[252]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[253]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[269]),
        .O(\shiftreg2_fu_66[253]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[254]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[270]),
        .O(\shiftreg2_fu_66[254]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[255]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[271]),
        .O(\shiftreg2_fu_66[255]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[256]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[272]),
        .O(\shiftreg2_fu_66[256]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[257]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[273]),
        .O(\shiftreg2_fu_66[257]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[258]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[274]),
        .O(\shiftreg2_fu_66[258]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[259]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[275]),
        .O(\shiftreg2_fu_66[259]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[25]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[41]),
        .O(\shiftreg2_fu_66[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[260]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[276]),
        .O(\shiftreg2_fu_66[260]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[261]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[277]),
        .O(\shiftreg2_fu_66[261]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[262]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[278]),
        .O(\shiftreg2_fu_66[262]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[263]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[279]),
        .O(\shiftreg2_fu_66[263]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[264]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[280]),
        .O(\shiftreg2_fu_66[264]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[265]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[281]),
        .O(\shiftreg2_fu_66[265]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[266]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[282]),
        .O(\shiftreg2_fu_66[266]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[267]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[283]),
        .O(\shiftreg2_fu_66[267]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[268]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[284]),
        .O(\shiftreg2_fu_66[268]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[269]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[285]),
        .O(\shiftreg2_fu_66[269]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[26]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[42]),
        .O(\shiftreg2_fu_66[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[270]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[286]),
        .O(\shiftreg2_fu_66[270]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[271]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_8_reg_386[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[287]),
        .O(\shiftreg2_fu_66[271]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[272]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[288]),
        .O(\shiftreg2_fu_66[272]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[273]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[289]),
        .O(\shiftreg2_fu_66[273]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[274]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[290]),
        .O(\shiftreg2_fu_66[274]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[275]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[291]),
        .O(\shiftreg2_fu_66[275]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[276]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[292]),
        .O(\shiftreg2_fu_66[276]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[277]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[293]),
        .O(\shiftreg2_fu_66[277]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[278]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[294]),
        .O(\shiftreg2_fu_66[278]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[279]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[295]),
        .O(\shiftreg2_fu_66[279]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[27]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[43]),
        .O(\shiftreg2_fu_66[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[280]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[296]),
        .O(\shiftreg2_fu_66[280]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[281]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[297]),
        .O(\shiftreg2_fu_66[281]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[282]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[298]),
        .O(\shiftreg2_fu_66[282]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[283]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[299]),
        .O(\shiftreg2_fu_66[283]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[284]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[300]),
        .O(\shiftreg2_fu_66[284]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[285]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[301]),
        .O(\shiftreg2_fu_66[285]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[286]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[302]),
        .O(\shiftreg2_fu_66[286]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[287]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[303]),
        .O(\shiftreg2_fu_66[287]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[288]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[304]),
        .O(\shiftreg2_fu_66[288]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[289]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[305]),
        .O(\shiftreg2_fu_66[289]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[28]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[44]),
        .O(\shiftreg2_fu_66[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[290]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[306]),
        .O(\shiftreg2_fu_66[290]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[291]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[307]),
        .O(\shiftreg2_fu_66[291]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[292]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[308]),
        .O(\shiftreg2_fu_66[292]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[293]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[309]),
        .O(\shiftreg2_fu_66[293]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[294]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[310]),
        .O(\shiftreg2_fu_66[294]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[295]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[311]),
        .O(\shiftreg2_fu_66[295]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[296]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[312]),
        .O(\shiftreg2_fu_66[296]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[297]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[313]),
        .O(\shiftreg2_fu_66[297]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[298]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[314]),
        .O(\shiftreg2_fu_66[298]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[299]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[315]),
        .O(\shiftreg2_fu_66[299]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[29]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[45]),
        .O(\shiftreg2_fu_66[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[2]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[18]),
        .O(\shiftreg2_fu_66[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[300]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[316]),
        .O(\shiftreg2_fu_66[300]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[301]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[317]),
        .O(\shiftreg2_fu_66[301]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[302]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[318]),
        .O(\shiftreg2_fu_66[302]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[303]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_9_reg_391[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[319]),
        .O(\shiftreg2_fu_66[303]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[304]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[320]),
        .O(\shiftreg2_fu_66[304]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[305]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[321]),
        .O(\shiftreg2_fu_66[305]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[306]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[322]),
        .O(\shiftreg2_fu_66[306]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[307]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[323]),
        .O(\shiftreg2_fu_66[307]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[308]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[324]),
        .O(\shiftreg2_fu_66[308]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[309]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[325]),
        .O(\shiftreg2_fu_66[309]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[30]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[46]),
        .O(\shiftreg2_fu_66[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[310]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[326]),
        .O(\shiftreg2_fu_66[310]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[311]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[327]),
        .O(\shiftreg2_fu_66[311]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[312]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[328]),
        .O(\shiftreg2_fu_66[312]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[313]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[329]),
        .O(\shiftreg2_fu_66[313]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[314]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[330]),
        .O(\shiftreg2_fu_66[314]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[315]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[331]),
        .O(\shiftreg2_fu_66[315]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[316]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[332]),
        .O(\shiftreg2_fu_66[316]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[317]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[333]),
        .O(\shiftreg2_fu_66[317]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[318]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[334]),
        .O(\shiftreg2_fu_66[318]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[319]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[335]),
        .O(\shiftreg2_fu_66[319]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[31]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[47]),
        .O(\shiftreg2_fu_66[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[320]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[336]),
        .O(\shiftreg2_fu_66[320]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[321]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[337]),
        .O(\shiftreg2_fu_66[321]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[322]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[338]),
        .O(\shiftreg2_fu_66[322]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[323]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[339]),
        .O(\shiftreg2_fu_66[323]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[324]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[340]),
        .O(\shiftreg2_fu_66[324]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[325]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[341]),
        .O(\shiftreg2_fu_66[325]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[326]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[342]),
        .O(\shiftreg2_fu_66[326]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[327]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[343]),
        .O(\shiftreg2_fu_66[327]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[328]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[344]),
        .O(\shiftreg2_fu_66[328]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[329]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[345]),
        .O(\shiftreg2_fu_66[329]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[32]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[48]),
        .O(\shiftreg2_fu_66[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[330]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[346]),
        .O(\shiftreg2_fu_66[330]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[331]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[347]),
        .O(\shiftreg2_fu_66[331]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[332]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[348]),
        .O(\shiftreg2_fu_66[332]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[333]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[349]),
        .O(\shiftreg2_fu_66[333]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[334]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[350]),
        .O(\shiftreg2_fu_66[334]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[335]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_10_reg_396[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[351]),
        .O(\shiftreg2_fu_66[335]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[336]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[352]),
        .O(\shiftreg2_fu_66[336]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[337]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[353]),
        .O(\shiftreg2_fu_66[337]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[338]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[354]),
        .O(\shiftreg2_fu_66[338]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[339]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[355]),
        .O(\shiftreg2_fu_66[339]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[33]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[49]),
        .O(\shiftreg2_fu_66[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[340]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[356]),
        .O(\shiftreg2_fu_66[340]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[341]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[357]),
        .O(\shiftreg2_fu_66[341]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[342]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[358]),
        .O(\shiftreg2_fu_66[342]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[343]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[359]),
        .O(\shiftreg2_fu_66[343]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[344]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[360]),
        .O(\shiftreg2_fu_66[344]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[345]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[361]),
        .O(\shiftreg2_fu_66[345]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[346]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[362]),
        .O(\shiftreg2_fu_66[346]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[347]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[363]),
        .O(\shiftreg2_fu_66[347]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[348]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[364]),
        .O(\shiftreg2_fu_66[348]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[349]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[365]),
        .O(\shiftreg2_fu_66[349]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[34]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[50]),
        .O(\shiftreg2_fu_66[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[350]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[366]),
        .O(\shiftreg2_fu_66[350]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[351]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[367]),
        .O(\shiftreg2_fu_66[351]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[352]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[368]),
        .O(\shiftreg2_fu_66[352]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[353]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[369]),
        .O(\shiftreg2_fu_66[353]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[354]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[370]),
        .O(\shiftreg2_fu_66[354]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[355]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[371]),
        .O(\shiftreg2_fu_66[355]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[356]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[372]),
        .O(\shiftreg2_fu_66[356]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[357]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[373]),
        .O(\shiftreg2_fu_66[357]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[358]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[374]),
        .O(\shiftreg2_fu_66[358]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[359]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[375]),
        .O(\shiftreg2_fu_66[359]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[35]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[51]),
        .O(\shiftreg2_fu_66[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[360]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[376]),
        .O(\shiftreg2_fu_66[360]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[361]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[377]),
        .O(\shiftreg2_fu_66[361]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[362]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[378]),
        .O(\shiftreg2_fu_66[362]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[363]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[379]),
        .O(\shiftreg2_fu_66[363]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[364]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[380]),
        .O(\shiftreg2_fu_66[364]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[365]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[381]),
        .O(\shiftreg2_fu_66[365]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[366]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[382]),
        .O(\shiftreg2_fu_66[366]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[367]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep_n_4 ),
        .I2(gmem1_addr_read_11_reg_401[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[383]),
        .O(\shiftreg2_fu_66[367]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[368]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[384]),
        .O(\shiftreg2_fu_66[368]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[369]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[385]),
        .O(\shiftreg2_fu_66[369]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[36]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[52]),
        .O(\shiftreg2_fu_66[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[370]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[386]),
        .O(\shiftreg2_fu_66[370]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[371]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[387]),
        .O(\shiftreg2_fu_66[371]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[372]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[388]),
        .O(\shiftreg2_fu_66[372]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[373]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[389]),
        .O(\shiftreg2_fu_66[373]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[374]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[390]),
        .O(\shiftreg2_fu_66[374]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[375]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[391]),
        .O(\shiftreg2_fu_66[375]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[376]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[392]),
        .O(\shiftreg2_fu_66[376]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[377]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[393]),
        .O(\shiftreg2_fu_66[377]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[378]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[394]),
        .O(\shiftreg2_fu_66[378]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[379]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[395]),
        .O(\shiftreg2_fu_66[379]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[37]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[53]),
        .O(\shiftreg2_fu_66[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[380]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[396]),
        .O(\shiftreg2_fu_66[380]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[381]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[397]),
        .O(\shiftreg2_fu_66[381]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[382]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[398]),
        .O(\shiftreg2_fu_66[382]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[383]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[399]),
        .O(\shiftreg2_fu_66[383]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[384]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[400]),
        .O(\shiftreg2_fu_66[384]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[385]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[401]),
        .O(\shiftreg2_fu_66[385]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[386]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[402]),
        .O(\shiftreg2_fu_66[386]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[387]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[403]),
        .O(\shiftreg2_fu_66[387]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[388]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[404]),
        .O(\shiftreg2_fu_66[388]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[389]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[405]),
        .O(\shiftreg2_fu_66[389]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[38]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[54]),
        .O(\shiftreg2_fu_66[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[390]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[406]),
        .O(\shiftreg2_fu_66[390]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[391]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[407]),
        .O(\shiftreg2_fu_66[391]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[392]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[408]),
        .O(\shiftreg2_fu_66[392]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[393]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[409]),
        .O(\shiftreg2_fu_66[393]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[394]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[410]),
        .O(\shiftreg2_fu_66[394]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[395]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[411]),
        .O(\shiftreg2_fu_66[395]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[396]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[412]),
        .O(\shiftreg2_fu_66[396]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[397]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[413]),
        .O(\shiftreg2_fu_66[397]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[398]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[414]),
        .O(\shiftreg2_fu_66[398]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[399]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_12_reg_406[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[415]),
        .O(\shiftreg2_fu_66[399]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[39]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[55]),
        .O(\shiftreg2_fu_66[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[3]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[19]),
        .O(\shiftreg2_fu_66[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[400]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[416]),
        .O(\shiftreg2_fu_66[400]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[401]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[417]),
        .O(\shiftreg2_fu_66[401]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[402]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[418]),
        .O(\shiftreg2_fu_66[402]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[403]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[419]),
        .O(\shiftreg2_fu_66[403]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[404]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[420]),
        .O(\shiftreg2_fu_66[404]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[405]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[421]),
        .O(\shiftreg2_fu_66[405]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[406]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[422]),
        .O(\shiftreg2_fu_66[406]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[407]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[423]),
        .O(\shiftreg2_fu_66[407]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[408]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[424]),
        .O(\shiftreg2_fu_66[408]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[409]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[425]),
        .O(\shiftreg2_fu_66[409]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[40]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[56]),
        .O(\shiftreg2_fu_66[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[410]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[426]),
        .O(\shiftreg2_fu_66[410]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[411]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[427]),
        .O(\shiftreg2_fu_66[411]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[412]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[428]),
        .O(\shiftreg2_fu_66[412]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[413]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[429]),
        .O(\shiftreg2_fu_66[413]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[414]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[430]),
        .O(\shiftreg2_fu_66[414]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[415]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[431]),
        .O(\shiftreg2_fu_66[415]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[416]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[432]),
        .O(\shiftreg2_fu_66[416]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[417]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[433]),
        .O(\shiftreg2_fu_66[417]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[418]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[434]),
        .O(\shiftreg2_fu_66[418]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[419]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[435]),
        .O(\shiftreg2_fu_66[419]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[41]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[57]),
        .O(\shiftreg2_fu_66[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[420]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[436]),
        .O(\shiftreg2_fu_66[420]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[421]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[437]),
        .O(\shiftreg2_fu_66[421]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[422]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[438]),
        .O(\shiftreg2_fu_66[422]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[423]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[439]),
        .O(\shiftreg2_fu_66[423]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[424]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[440]),
        .O(\shiftreg2_fu_66[424]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[425]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[441]),
        .O(\shiftreg2_fu_66[425]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[426]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[442]),
        .O(\shiftreg2_fu_66[426]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[427]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[443]),
        .O(\shiftreg2_fu_66[427]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[428]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[444]),
        .O(\shiftreg2_fu_66[428]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[429]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[445]),
        .O(\shiftreg2_fu_66[429]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[42]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[58]),
        .O(\shiftreg2_fu_66[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[430]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[446]),
        .O(\shiftreg2_fu_66[430]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[431]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_13_reg_411[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[447]),
        .O(\shiftreg2_fu_66[431]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[432]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[448]),
        .O(\shiftreg2_fu_66[432]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[433]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[449]),
        .O(\shiftreg2_fu_66[433]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[434]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[450]),
        .O(\shiftreg2_fu_66[434]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[435]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[451]),
        .O(\shiftreg2_fu_66[435]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[436]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[452]),
        .O(\shiftreg2_fu_66[436]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[437]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[453]),
        .O(\shiftreg2_fu_66[437]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[438]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[454]),
        .O(\shiftreg2_fu_66[438]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[439]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[455]),
        .O(\shiftreg2_fu_66[439]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[43]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[59]),
        .O(\shiftreg2_fu_66[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[440]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[456]),
        .O(\shiftreg2_fu_66[440]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[441]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[457]),
        .O(\shiftreg2_fu_66[441]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[442]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[458]),
        .O(\shiftreg2_fu_66[442]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[443]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[459]),
        .O(\shiftreg2_fu_66[443]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[444]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[460]),
        .O(\shiftreg2_fu_66[444]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[445]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[461]),
        .O(\shiftreg2_fu_66[445]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[446]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[462]),
        .O(\shiftreg2_fu_66[446]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[447]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[463]),
        .O(\shiftreg2_fu_66[447]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[448]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[464]),
        .O(\shiftreg2_fu_66[448]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[449]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[465]),
        .O(\shiftreg2_fu_66[449]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[44]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[60]),
        .O(\shiftreg2_fu_66[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[450]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[466]),
        .O(\shiftreg2_fu_66[450]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[451]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[467]),
        .O(\shiftreg2_fu_66[451]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[452]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[468]),
        .O(\shiftreg2_fu_66[452]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[453]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[469]),
        .O(\shiftreg2_fu_66[453]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[454]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[470]),
        .O(\shiftreg2_fu_66[454]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[455]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[471]),
        .O(\shiftreg2_fu_66[455]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[456]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[472]),
        .O(\shiftreg2_fu_66[456]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[457]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[473]),
        .O(\shiftreg2_fu_66[457]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[458]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[474]),
        .O(\shiftreg2_fu_66[458]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[459]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[475]),
        .O(\shiftreg2_fu_66[459]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[45]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[61]),
        .O(\shiftreg2_fu_66[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[460]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[476]),
        .O(\shiftreg2_fu_66[460]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[461]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[477]),
        .O(\shiftreg2_fu_66[461]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[462]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[478]),
        .O(\shiftreg2_fu_66[462]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[463]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_14_reg_416[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[479]),
        .O(\shiftreg2_fu_66[463]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[464]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[480]),
        .O(\shiftreg2_fu_66[464]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[465]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[481]),
        .O(\shiftreg2_fu_66[465]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[466]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[482]),
        .O(\shiftreg2_fu_66[466]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[467]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[483]),
        .O(\shiftreg2_fu_66[467]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[468]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[484]),
        .O(\shiftreg2_fu_66[468]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[469]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[485]),
        .O(\shiftreg2_fu_66[469]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[46]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[62]),
        .O(\shiftreg2_fu_66[46]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[470]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[486]),
        .O(\shiftreg2_fu_66[470]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[471]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[487]),
        .O(\shiftreg2_fu_66[471]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[472]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[488]),
        .O(\shiftreg2_fu_66[472]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[473]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[489]),
        .O(\shiftreg2_fu_66[473]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[474]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[490]),
        .O(\shiftreg2_fu_66[474]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[475]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[491]),
        .O(\shiftreg2_fu_66[475]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[476]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[492]),
        .O(\shiftreg2_fu_66[476]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[477]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[493]),
        .O(\shiftreg2_fu_66[477]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[478]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[494]),
        .O(\shiftreg2_fu_66[478]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[479]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[495]),
        .O(\shiftreg2_fu_66[479]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[47]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_1_reg_351[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[63]),
        .O(\shiftreg2_fu_66[47]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[480]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[16]),
        .O(\shiftreg2_fu_66[480]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[481]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[17]),
        .O(\shiftreg2_fu_66[481]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[482]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[18]),
        .O(\shiftreg2_fu_66[482]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[483]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[19]),
        .O(\shiftreg2_fu_66[483]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[484]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[20]),
        .O(\shiftreg2_fu_66[484]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[485]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[21]),
        .O(\shiftreg2_fu_66[485]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[486]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[22]),
        .O(\shiftreg2_fu_66[486]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[487]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[23]),
        .O(\shiftreg2_fu_66[487]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[488]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[24]),
        .O(\shiftreg2_fu_66[488]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[489]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[25]),
        .O(\shiftreg2_fu_66[489]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[48]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[64]),
        .O(\shiftreg2_fu_66[48]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[490]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[26]),
        .O(\shiftreg2_fu_66[490]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[491]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[27]),
        .O(\shiftreg2_fu_66[491]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[492]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[28]),
        .O(\shiftreg2_fu_66[492]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[493]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[29]),
        .O(\shiftreg2_fu_66[493]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[494]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[30]),
        .O(\shiftreg2_fu_66[494]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \shiftreg2_fu_66[495]_i_1 
       (.I0(icmp_ln51_reg_337_pp0_iter1_reg),
        .I1(icmp_ln45_reg_333_pp0_iter1_reg),
        .I2(gmem1_addr_read_15_reg_426[31]),
        .O(\shiftreg2_fu_66[495]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[49]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[65]),
        .O(\shiftreg2_fu_66[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[4]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[20]),
        .O(\shiftreg2_fu_66[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[50]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[66]),
        .O(\shiftreg2_fu_66[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[51]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[67]),
        .O(\shiftreg2_fu_66[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[52]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[68]),
        .O(\shiftreg2_fu_66[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[53]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[69]),
        .O(\shiftreg2_fu_66[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[54]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[70]),
        .O(\shiftreg2_fu_66[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[55]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[71]),
        .O(\shiftreg2_fu_66[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[56]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[72]),
        .O(\shiftreg2_fu_66[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[57]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[73]),
        .O(\shiftreg2_fu_66[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[58]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[74]),
        .O(\shiftreg2_fu_66[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[59]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[75]),
        .O(\shiftreg2_fu_66[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[5]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[21]),
        .O(\shiftreg2_fu_66[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[60]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[76]),
        .O(\shiftreg2_fu_66[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[61]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[77]),
        .O(\shiftreg2_fu_66[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[62]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[78]),
        .O(\shiftreg2_fu_66[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[63]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[79]),
        .O(\shiftreg2_fu_66[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[64]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[80]),
        .O(\shiftreg2_fu_66[64]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[65]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[81]),
        .O(\shiftreg2_fu_66[65]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[66]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[82]),
        .O(\shiftreg2_fu_66[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[67]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[83]),
        .O(\shiftreg2_fu_66[67]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[68]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[20]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[84]),
        .O(\shiftreg2_fu_66[68]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[69]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[21]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[85]),
        .O(\shiftreg2_fu_66[69]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[6]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[22]),
        .O(\shiftreg2_fu_66[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[70]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[22]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[86]),
        .O(\shiftreg2_fu_66[70]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[71]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[87]),
        .O(\shiftreg2_fu_66[71]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[72]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[88]),
        .O(\shiftreg2_fu_66[72]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[73]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[89]),
        .O(\shiftreg2_fu_66[73]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[74]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[26]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[90]),
        .O(\shiftreg2_fu_66[74]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[75]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[27]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[91]),
        .O(\shiftreg2_fu_66[75]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[76]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[28]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[92]),
        .O(\shiftreg2_fu_66[76]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[77]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[29]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[93]),
        .O(\shiftreg2_fu_66[77]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[78]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[30]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[94]),
        .O(\shiftreg2_fu_66[78]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[79]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_2_reg_356[31]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[95]),
        .O(\shiftreg2_fu_66[79]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[7]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[23]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[23]),
        .O(\shiftreg2_fu_66[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[80]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[0]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[96]),
        .O(\shiftreg2_fu_66[80]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[81]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[1]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[97]),
        .O(\shiftreg2_fu_66[81]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[82]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[2]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[98]),
        .O(\shiftreg2_fu_66[82]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[83]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[3]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[99]),
        .O(\shiftreg2_fu_66[83]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[84]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[4]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[100]),
        .O(\shiftreg2_fu_66[84]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[85]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[5]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[101]),
        .O(\shiftreg2_fu_66[85]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[86]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[6]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[102]),
        .O(\shiftreg2_fu_66[86]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[87]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[7]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[103]),
        .O(\shiftreg2_fu_66[87]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[88]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[8]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[104]),
        .O(\shiftreg2_fu_66[88]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[89]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[9]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[105]),
        .O(\shiftreg2_fu_66[89]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[8]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[24]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[24]),
        .O(\shiftreg2_fu_66[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[90]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[10]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[106]),
        .O(\shiftreg2_fu_66[90]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[91]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[11]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[107]),
        .O(\shiftreg2_fu_66[91]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[92]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[12]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[108]),
        .O(\shiftreg2_fu_66[92]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[93]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[13]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[109]),
        .O(\shiftreg2_fu_66[93]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[94]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[14]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[110]),
        .O(\shiftreg2_fu_66[94]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[95]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[15]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[111]),
        .O(\shiftreg2_fu_66[95]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[96]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[16]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[112]),
        .O(\shiftreg2_fu_66[96]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[97]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[17]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[113]),
        .O(\shiftreg2_fu_66[97]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[98]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[18]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[114]),
        .O(\shiftreg2_fu_66[98]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[99]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_3_reg_361[19]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[115]),
        .O(\shiftreg2_fu_66[99]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \shiftreg2_fu_66[9]_i_1 
       (.I0(\icmp_ln51_reg_337_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I1(\icmp_ln45_reg_333_pp0_iter1_reg_reg[0]_rep__1_n_4 ),
        .I2(gmem1_addr_read_reg_346[25]),
        .I3(ap_phi_reg_pp0_iter1_empty_27_reg_106[25]),
        .O(\shiftreg2_fu_66[9]_i_1_n_4 ));
  FDRE \shiftreg2_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[0]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[0]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[100] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[100]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[100]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[101] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[101]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[101]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[102] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[102]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[102]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[103] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[103]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[103]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[104] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[104]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[104]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[105] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[105]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[105]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[106] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[106]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[106]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[107] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[107]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[107]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[108] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[108]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[108]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[109] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[109]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[109]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[10]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[10]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[110] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[110]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[110]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[111] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[111]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[111]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[112] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[112]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[112]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[113] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[113]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[113]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[114] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[114]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[114]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[115] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[115]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[115]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[116] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[116]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[116]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[117] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[117]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[117]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[118] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[118]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[118]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[119] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[119]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[119]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[11]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[11]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[120] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[120]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[120]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[121] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[121]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[121]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[122] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[122]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[122]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[123] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[123]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[123]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[124] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[124]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[124]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[125] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[125]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[125]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[126] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[126]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[126]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[127] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[127]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[127]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[128] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[128]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[128]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[129] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[129]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[129]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[12]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[12]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[130] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[130]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[130]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[131] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[131]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[131]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[132] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[132]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[132]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[133] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[133]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[133]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[134] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[134]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[134]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[135] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[135]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[135]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[136] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[136]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[136]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[137] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[137]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[137]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[138] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[138]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[138]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[139] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[139]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[139]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[13]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[13]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[140] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[140]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[140]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[141] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[141]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[141]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[142] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[142]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[142]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[143] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[143]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[143]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[144] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[144]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[144]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[145] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[145]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[145]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[146] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[146]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[146]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[147] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[147]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[147]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[148] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[148]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[148]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[149] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[149]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[149]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[14]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[14]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[150] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[150]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[150]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[151] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[151]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[151]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[152] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[152]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[152]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[153] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[153]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[153]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[154] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[154]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[154]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[155] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[155]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[155]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[156] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[156]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[156]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[157] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[157]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[157]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[158] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[158]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[158]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[159] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[159]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[159]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[15]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[15]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[160] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[160]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[160]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[161] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[161]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[161]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[162] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[162]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[162]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[163] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[163]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[163]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[164] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[164]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[164]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[165] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[165]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[165]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[166] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[166]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[166]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[167] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[167]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[167]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[168] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[168]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[168]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[169] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[169]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[169]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[16]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[16]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[170] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[170]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[170]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[171] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[171]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[171]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[172] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[172]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[172]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[173] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[173]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[173]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[174] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[174]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[174]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[175] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[175]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[175]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[176] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[176]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[176]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[177] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[177]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[177]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[178] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[178]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[178]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[179] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[179]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[179]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[17]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[17]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[180] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[180]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[180]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[181] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[181]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[181]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[182] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[182]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[182]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[183] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[183]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[183]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[184] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[184]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[184]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[185] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[185]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[185]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[186] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[186]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[186]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[187] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[187]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[187]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[188] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[188]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[188]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[189] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[189]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[189]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[18]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[18]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[190] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[190]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[190]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[191] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[191]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[191]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[192] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[192]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[192]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[193] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[193]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[193]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[194] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[194]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[194]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[195] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[195]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[195]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[196] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[196]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[196]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[197] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[197]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[197]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[198] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[198]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[198]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[199] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[199]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[199]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[19]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[19]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[1]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[1]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[200] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[200]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[200]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[201] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[201]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[201]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[202] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[202]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[202]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[203] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[203]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[203]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[204] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[204]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[204]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[205] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[205]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[205]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[206] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[206]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[206]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[207] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[207]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[207]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[208] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[208]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[208]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[209] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[209]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[209]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[20]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[20]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[210] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[210]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[210]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[211] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[211]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[211]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[212] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[212]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[212]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[213] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[213]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[213]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[214] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[214]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[214]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[215] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[215]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[215]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[216] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[216]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[216]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[217] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[217]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[217]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[218] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[218]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[218]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[219] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[219]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[219]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[21]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[21]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[220] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[220]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[220]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[221] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[221]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[221]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[222] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[222]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[222]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[223] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[223]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[223]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[224] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[224]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[224]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[225] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[225]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[225]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[226] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[226]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[226]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[227] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[227]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[227]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[228] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[228]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[228]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[229] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[229]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[229]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[22]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[22]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[230] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[230]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[230]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[231] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[231]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[231]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[232] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[232]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[232]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[233] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[233]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[233]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[234] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[234]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[234]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[235] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[235]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[235]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[236] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[236]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[236]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[237] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[237]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[237]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[238] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[238]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[238]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[239] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[239]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[239]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[23]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[23]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[240] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[240]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[240]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[241] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[241]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[241]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[242] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[242]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[242]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[243] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[243]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[243]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[244] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[244]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[244]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[245] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[245]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[245]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[246] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[246]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[246]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[247] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[247]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[247]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[248] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[248]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[248]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[249] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[249]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[249]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[24]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[24]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[250] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[250]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[250]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[251] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[251]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[251]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[252] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[252]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[252]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[253] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[253]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[253]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[254] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[254]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[254]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[255] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[255]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[255]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[256] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[256]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[256]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[257] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[257]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[257]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[258] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[258]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[258]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[259] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[259]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[259]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[25]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[25]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[260] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[260]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[260]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[261] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[261]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[261]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[262] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[262]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[262]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[263] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[263]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[263]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[264] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[264]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[264]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[265] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[265]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[265]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[266] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[266]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[266]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[267] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[267]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[267]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[268] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[268]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[268]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[269] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[269]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[269]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[26]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[26]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[270] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[270]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[270]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[271] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[271]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[271]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[272] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[272]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[272]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[273] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[273]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[273]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[274] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[274]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[274]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[275] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[275]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[275]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[276] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[276]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[276]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[277] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[277]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[277]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[278] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[278]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[278]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[279] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[279]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[279]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[27]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[27]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[280] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[280]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[280]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[281] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[281]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[281]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[282] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[282]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[282]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[283] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[283]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[283]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[284] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[284]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[284]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[285] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[285]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[285]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[286] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[286]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[286]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[287] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[287]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[287]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[288] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[288]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[288]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[289] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[289]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[289]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[28]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[28]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[290] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[290]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[290]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[291] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[291]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[291]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[292] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[292]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[292]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[293] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[293]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[293]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[294] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[294]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[294]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[295] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[295]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[295]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[296] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[296]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[296]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[297] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[297]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[297]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[298] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[298]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[298]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[299] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[299]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[299]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[29]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[29]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[2]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[2]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[300] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[300]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[300]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[301] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[301]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[301]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[302] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[302]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[302]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[303] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[303]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[303]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[304] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[304]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[304]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[305] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[305]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[305]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[306] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[306]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[306]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[307] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[307]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[307]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[308] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[308]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[308]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[309] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[309]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[309]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[30]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[30]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[310] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[310]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[310]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[311] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[311]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[311]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[312] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[312]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[312]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[313] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[313]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[313]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[314] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[314]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[314]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[315] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[315]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[315]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[316] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[316]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[316]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[317] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[317]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[317]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[318] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[318]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[318]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[319] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[319]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[319]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[31]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[31]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[320] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[320]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[320]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[321] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[321]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[321]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[322] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[322]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[322]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[323] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[323]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[323]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[324] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[324]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[324]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[325] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[325]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[325]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[326] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[326]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[326]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[327] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[327]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[327]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[328] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[328]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[328]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[329] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[329]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[329]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[32] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[32]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[32]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[330] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[330]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[330]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[331] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[331]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[331]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[332] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[332]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[332]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[333] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[333]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[333]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[334] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[334]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[334]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[335] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[335]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[335]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[336] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[336]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[336]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[337] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[337]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[337]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[338] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[338]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[338]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[339] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[339]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[339]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[33] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[33]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[33]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[340] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[340]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[340]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[341] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[341]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[341]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[342] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[342]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[342]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[343] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[343]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[343]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[344] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[344]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[344]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[345] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[345]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[345]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[346] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[346]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[346]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[347] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[347]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[347]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[348] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[348]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[348]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[349] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[349]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[349]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[34] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[34]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[34]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[350] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[350]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[350]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[351] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[351]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[351]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[352] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[352]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[352]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[353] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[353]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[353]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[354] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[354]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[354]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[355] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[355]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[355]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[356] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[356]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[356]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[357] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[357]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[357]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[358] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[358]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[358]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[359] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[359]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[359]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[35] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[35]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[35]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[360] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[360]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[360]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[361] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[361]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[361]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[362] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[362]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[362]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[363] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[363]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[363]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[364] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[364]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[364]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[365] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[365]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[365]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[366] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[366]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[366]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[367] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[367]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[367]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[368] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[368]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[368]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[369] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[369]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[369]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[36] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[36]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[36]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[370] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[370]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[370]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[371] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[371]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[371]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[372] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[372]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[372]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[373] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[373]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[373]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[374] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[374]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[374]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[375] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[375]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[375]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[376] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[376]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[376]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[377] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[377]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[377]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[378] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[378]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[378]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[379] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[379]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[379]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[37] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[37]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[37]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[380] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[380]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[380]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[381] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[381]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[381]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[382] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[382]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[382]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[383] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[383]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[383]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[384] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[384]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[384]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[385] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[385]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[385]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[386] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[386]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[386]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[387] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[387]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[387]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[388] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[388]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[388]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[389] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[389]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[389]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[38] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[38]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[38]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[390] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[390]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[390]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[391] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[391]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[391]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[392] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[392]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[392]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[393] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[393]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[393]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[394] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[394]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[394]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[395] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[395]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[395]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[396] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[396]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[396]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[397] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[397]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[397]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[398] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[398]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[398]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[399] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[399]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[399]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[39] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[39]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[39]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[3]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[3]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[400] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[400]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[400]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[401] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[401]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[401]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[402] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[402]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[402]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[403] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[403]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[403]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[404] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[404]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[404]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[405] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[405]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[405]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[406] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[406]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[406]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[407] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[407]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[407]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[408] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[408]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[408]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[409] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[409]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[409]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[40] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[40]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[40]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[410] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[410]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[410]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[411] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[411]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[411]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[412] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[412]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[412]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[413] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[413]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[413]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[414] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[414]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[414]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[415] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[415]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[415]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[416] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[416]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[416]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[417] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[417]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[417]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[418] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[418]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[418]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[419] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[419]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[419]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[41] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[41]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[41]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[420] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[420]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[420]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[421] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[421]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[421]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[422] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[422]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[422]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[423] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[423]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[423]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[424] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[424]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[424]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[425] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[425]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[425]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[426] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[426]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[426]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[427] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[427]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[427]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[428] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[428]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[428]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[429] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[429]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[429]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[42] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[42]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[42]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[430] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[430]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[430]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[431] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[431]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[431]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[432] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[432]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[432]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[433] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[433]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[433]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[434] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[434]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[434]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[435] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[435]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[435]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[436] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[436]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[436]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[437] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[437]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[437]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[438] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[438]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[438]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[439] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[439]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[439]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[43] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[43]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[43]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[440] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[440]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[440]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[441] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[441]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[441]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[442] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[442]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[442]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[443] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[443]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[443]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[444] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[444]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[444]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[445] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[445]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[445]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[446] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[446]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[446]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[447] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[447]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[447]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[448] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[448]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[448]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[449] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[449]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[449]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[44] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[44]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[44]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[450] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[450]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[450]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[451] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[451]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[451]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[452] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[452]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[452]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[453] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[453]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[453]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[454] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[454]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[454]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[455] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[455]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[455]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[456] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[456]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[456]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[457] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[457]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[457]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[458] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[458]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[458]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[459] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[459]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[459]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[45] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[45]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[45]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[460] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[460]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[460]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[461] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[461]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[461]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[462] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[462]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[462]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[463] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[463]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[463]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[464] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[464]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[464]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[465] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[465]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[465]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[466] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[466]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[466]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[467] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[467]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[467]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[468] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[468]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[468]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[469] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[469]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[469]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[46] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[46]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[46]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[470] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[470]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[470]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[471] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[471]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[471]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[472] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[472]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[472]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[473] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[473]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[473]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[474] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[474]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[474]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[475] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[475]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[475]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[476] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[476]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[476]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[477] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[477]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[477]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[478] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[478]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[478]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[479] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[479]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[479]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[47] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[47]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[47]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[480] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[480]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[480]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[481] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[481]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[481]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[482] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[482]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[482]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[483] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[483]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[483]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[484] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[484]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[484]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[485] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[485]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[485]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[486] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[486]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[486]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[487] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[487]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[487]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[488] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[488]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[488]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[489] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[489]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[489]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[48] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[48]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[48]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[490] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[490]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[490]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[491] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[491]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[491]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[492] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[492]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[492]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[493] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[493]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[493]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[494] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[494]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[494]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[495] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[495]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[495]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[49] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[49]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[49]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[4]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[4]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[50] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[50]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[50]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[51] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[51]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[51]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[52] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[52]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[52]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[53] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[53]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[53]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[54] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[54]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[54]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[55] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[55]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[55]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[56] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[56]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[56]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[57] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[57]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[57]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[58] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[58]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[58]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[59] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[59]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[59]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[5]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[5]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[60] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[60]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[60]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[61] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[61]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[61]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[62] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[62]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[62]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[63] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[63]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[63]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[64] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[64]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[64]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[65] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[65]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[65]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[66] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[66]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[66]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[67] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[67]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[67]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[68] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[68]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[68]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[69] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[69]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[69]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[6]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[6]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[70] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[70]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[70]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[71] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[71]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[71]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[72] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[72]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[72]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[73] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[73]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[73]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[74] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[74]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[74]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[75] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[75]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[75]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[76] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[76]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[76]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[77] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[77]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[77]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[78] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[78]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[78]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[79] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[79]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[79]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[7]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[7]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[80] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[80]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[80]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[81] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[81]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[81]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[82] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[82]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[82]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[83] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[83]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[83]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[84] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[84]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[84]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[85] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[85]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[85]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[86] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[86]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[86]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[87] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[87]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[87]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[88] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[88]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[88]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[89] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[89]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[89]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[8]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[8]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[90] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[90]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[90]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[91] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[91]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[91]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[92] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[92]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[92]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[93] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[93]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[93]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[94] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[94]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[94]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[95] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[95]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[95]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[96] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[96]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[96]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[97] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[97]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[97]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[98] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[98]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[98]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[99] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[99]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[99]),
        .R(i_fu_740));
  FDRE \shiftreg2_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(grp_matmul_Pipeline_readB_fu_136_B_V_ce0),
        .D(\shiftreg2_fu_66[9]_i_1_n_4 ),
        .Q(shiftreg2_fu_66[9]),
        .R(i_fu_740));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_writeC
   (push,
    WEBWE,
    address0,
    ce0,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \trunc_ln96_5_reg_714_reg[31]_0 ,
    C_V_address0,
    gmem0_WREADY,
    Q,
    ram_reg_1,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg,
    ram_reg_1_0,
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    \phi_ln96_fu_128_reg[495]_0 );
  output push;
  output [0:0]WEBWE;
  output [4:0]address0;
  output ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [31:0]\trunc_ln96_5_reg_714_reg[31]_0 ;
  output [6:0]C_V_address0;
  input gmem0_WREADY;
  input [1:0]Q;
  input [3:0]ram_reg_1;
  input grp_matmul_Pipeline_writeC_fu_151_ap_start_reg;
  input [0:0]ram_reg_1_0;
  input [0:0]grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]\phi_ln96_fu_128_reg[495]_0 ;

  wire [6:0]C_V_address0;
  wire \C_V_load_reg_689[15]_i_1_n_4 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire [4:0]address0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [15:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_1100116_out;
  wire ap_block_pp0_stage2_1100168_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_2_n_4;
  wire ap_enable_reg_pp0_iter1_i_3_n_4;
  wire ap_rst_n_inv;
  wire ce0;
  wire [31:0]data0;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_WREADY;
  wire [4:0]grp_matmul_Pipeline_writeC_fu_151_C_V_address0;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_ready;
  wire grp_matmul_Pipeline_writeC_fu_151_ap_start_reg;
  wire [0:0]grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg;
  wire [5:0]i_1_fu_355_p3;
  wire \i_fu_132[0]_i_2_n_4 ;
  wire [5:0]i_fu_132_reg;
  wire \i_fu_132_reg[0]_i_1_n_10 ;
  wire \i_fu_132_reg[0]_i_1_n_11 ;
  wire \i_fu_132_reg[0]_i_1_n_4 ;
  wire \i_fu_132_reg[0]_i_1_n_5 ;
  wire \i_fu_132_reg[0]_i_1_n_6 ;
  wire \i_fu_132_reg[0]_i_1_n_7 ;
  wire \i_fu_132_reg[0]_i_1_n_8 ;
  wire \i_fu_132_reg[0]_i_1_n_9 ;
  wire \i_fu_132_reg[4]_i_1_n_10 ;
  wire \i_fu_132_reg[4]_i_1_n_11 ;
  wire \i_fu_132_reg[4]_i_1_n_7 ;
  wire icmp_ln90_fu_321_p2;
  wire \icmp_ln90_reg_656[0]_i_1_n_4 ;
  wire \icmp_ln90_reg_656_reg_n_4_[0] ;
  wire icmp_ln92_fu_343_p2;
  wire icmp_ln96_fu_398_p2;
  wire \icmp_ln96_reg_665[0]_i_1_n_4 ;
  wire \icmp_ln96_reg_665_reg_n_4_[0] ;
  wire \itr_fu_140[0]_i_2_n_4 ;
  wire [4:0]itr_fu_140_reg;
  wire \itr_fu_140_reg[0]_i_1_n_10 ;
  wire \itr_fu_140_reg[0]_i_1_n_11 ;
  wire \itr_fu_140_reg[0]_i_1_n_4 ;
  wire \itr_fu_140_reg[0]_i_1_n_5 ;
  wire \itr_fu_140_reg[0]_i_1_n_6 ;
  wire \itr_fu_140_reg[0]_i_1_n_7 ;
  wire \itr_fu_140_reg[0]_i_1_n_8 ;
  wire \itr_fu_140_reg[0]_i_1_n_9 ;
  wire \itr_fu_140_reg[12]_i_1_n_11 ;
  wire \itr_fu_140_reg[4]_i_1_n_10 ;
  wire \itr_fu_140_reg[4]_i_1_n_11 ;
  wire \itr_fu_140_reg[4]_i_1_n_4 ;
  wire \itr_fu_140_reg[4]_i_1_n_5 ;
  wire \itr_fu_140_reg[4]_i_1_n_6 ;
  wire \itr_fu_140_reg[4]_i_1_n_7 ;
  wire \itr_fu_140_reg[4]_i_1_n_8 ;
  wire \itr_fu_140_reg[4]_i_1_n_9 ;
  wire \itr_fu_140_reg[8]_i_1_n_10 ;
  wire \itr_fu_140_reg[8]_i_1_n_11 ;
  wire \itr_fu_140_reg[8]_i_1_n_4 ;
  wire \itr_fu_140_reg[8]_i_1_n_5 ;
  wire \itr_fu_140_reg[8]_i_1_n_6 ;
  wire \itr_fu_140_reg[8]_i_1_n_7 ;
  wire \itr_fu_140_reg[8]_i_1_n_8 ;
  wire \itr_fu_140_reg[8]_i_1_n_9 ;
  wire [12:5]itr_fu_140_reg__0;
  wire [31:5]j_1_fu_375_p3;
  wire [31:0]j_2_fu_404_p2;
  wire [31:0]j_fu_136;
  wire \j_fu_136[31]_i_10_n_4 ;
  wire \j_fu_136[31]_i_2_n_4 ;
  wire \j_fu_136[31]_i_4_n_4 ;
  wire \j_fu_136[31]_i_9_n_4 ;
  wire \j_fu_136[8]_i_5_n_4 ;
  wire \j_fu_136_reg[12]_i_1_n_4 ;
  wire \j_fu_136_reg[12]_i_1_n_5 ;
  wire \j_fu_136_reg[12]_i_1_n_6 ;
  wire \j_fu_136_reg[12]_i_1_n_7 ;
  wire \j_fu_136_reg[16]_i_1_n_4 ;
  wire \j_fu_136_reg[16]_i_1_n_5 ;
  wire \j_fu_136_reg[16]_i_1_n_6 ;
  wire \j_fu_136_reg[16]_i_1_n_7 ;
  wire \j_fu_136_reg[20]_i_1_n_4 ;
  wire \j_fu_136_reg[20]_i_1_n_5 ;
  wire \j_fu_136_reg[20]_i_1_n_6 ;
  wire \j_fu_136_reg[20]_i_1_n_7 ;
  wire \j_fu_136_reg[24]_i_1_n_4 ;
  wire \j_fu_136_reg[24]_i_1_n_5 ;
  wire \j_fu_136_reg[24]_i_1_n_6 ;
  wire \j_fu_136_reg[24]_i_1_n_7 ;
  wire \j_fu_136_reg[28]_i_1_n_4 ;
  wire \j_fu_136_reg[28]_i_1_n_5 ;
  wire \j_fu_136_reg[28]_i_1_n_6 ;
  wire \j_fu_136_reg[28]_i_1_n_7 ;
  wire \j_fu_136_reg[31]_i_3_n_6 ;
  wire \j_fu_136_reg[31]_i_3_n_7 ;
  wire \j_fu_136_reg[4]_i_1_n_4 ;
  wire \j_fu_136_reg[4]_i_1_n_5 ;
  wire \j_fu_136_reg[4]_i_1_n_6 ;
  wire \j_fu_136_reg[4]_i_1_n_7 ;
  wire \j_fu_136_reg[8]_i_1_n_4 ;
  wire \j_fu_136_reg[8]_i_1_n_5 ;
  wire \j_fu_136_reg[8]_i_1_n_6 ;
  wire \j_fu_136_reg[8]_i_1_n_7 ;
  wire mem_reg_i_100_n_4;
  wire mem_reg_i_101_n_4;
  wire mem_reg_i_102_n_4;
  wire mem_reg_i_103_n_4;
  wire mem_reg_i_104_n_4;
  wire mem_reg_i_105_n_4;
  wire mem_reg_i_106_n_4;
  wire mem_reg_i_107_n_4;
  wire mem_reg_i_108_n_4;
  wire mem_reg_i_109_n_4;
  wire mem_reg_i_110_n_4;
  wire mem_reg_i_111_n_4;
  wire mem_reg_i_112_n_4;
  wire mem_reg_i_113_n_4;
  wire mem_reg_i_114_n_4;
  wire mem_reg_i_115_n_4;
  wire mem_reg_i_116_n_4;
  wire mem_reg_i_117_n_4;
  wire mem_reg_i_118_n_4;
  wire mem_reg_i_119_n_4;
  wire mem_reg_i_120_n_4;
  wire mem_reg_i_121_n_4;
  wire mem_reg_i_122_n_4;
  wire mem_reg_i_123_n_4;
  wire mem_reg_i_124_n_4;
  wire mem_reg_i_125_n_4;
  wire mem_reg_i_126_n_4;
  wire mem_reg_i_127_n_4;
  wire mem_reg_i_128_n_4;
  wire mem_reg_i_129_n_4;
  wire mem_reg_i_130_n_4;
  wire mem_reg_i_131_n_4;
  wire mem_reg_i_132_n_4;
  wire mem_reg_i_133_n_4;
  wire mem_reg_i_134_n_4;
  wire mem_reg_i_135_n_4;
  wire mem_reg_i_136_n_4;
  wire mem_reg_i_137_n_4;
  wire mem_reg_i_138_n_4;
  wire mem_reg_i_139_n_4;
  wire mem_reg_i_140_n_4;
  wire mem_reg_i_141_n_4;
  wire mem_reg_i_142_n_4;
  wire mem_reg_i_143_n_4;
  wire mem_reg_i_144_n_4;
  wire mem_reg_i_145_n_4;
  wire mem_reg_i_146_n_4;
  wire mem_reg_i_147_n_4;
  wire mem_reg_i_148_n_4;
  wire mem_reg_i_149_n_4;
  wire mem_reg_i_150_n_4;
  wire mem_reg_i_151_n_4;
  wire mem_reg_i_152_n_4;
  wire mem_reg_i_153_n_4;
  wire mem_reg_i_154_n_4;
  wire mem_reg_i_155_n_4;
  wire mem_reg_i_156_n_4;
  wire mem_reg_i_157_n_4;
  wire mem_reg_i_158_n_4;
  wire mem_reg_i_159_n_4;
  wire mem_reg_i_160_n_4;
  wire mem_reg_i_161_n_4;
  wire mem_reg_i_162_n_4;
  wire mem_reg_i_163_n_4;
  wire mem_reg_i_164_n_4;
  wire mem_reg_i_165_n_4;
  wire mem_reg_i_166_n_4;
  wire mem_reg_i_167_n_4;
  wire mem_reg_i_168_n_4;
  wire mem_reg_i_169_n_4;
  wire mem_reg_i_170_n_4;
  wire mem_reg_i_171_n_4;
  wire mem_reg_i_172_n_4;
  wire mem_reg_i_173_n_4;
  wire mem_reg_i_174_n_4;
  wire mem_reg_i_175_n_4;
  wire mem_reg_i_176_n_4;
  wire mem_reg_i_177_n_4;
  wire mem_reg_i_186_n_4;
  wire mem_reg_i_190_n_4;
  wire mem_reg_i_191_n_4;
  wire mem_reg_i_192_n_4;
  wire mem_reg_i_193_n_4;
  wire mem_reg_i_194_n_4;
  wire mem_reg_i_195_n_4;
  wire mem_reg_i_196_n_4;
  wire mem_reg_i_197_n_4;
  wire mem_reg_i_198_n_4;
  wire mem_reg_i_199_n_4;
  wire mem_reg_i_200_n_4;
  wire mem_reg_i_201_n_4;
  wire mem_reg_i_202_n_4;
  wire mem_reg_i_203_n_4;
  wire mem_reg_i_204_n_4;
  wire mem_reg_i_205_n_4;
  wire mem_reg_i_206_n_4;
  wire mem_reg_i_207_n_4;
  wire mem_reg_i_208_n_4;
  wire mem_reg_i_209_n_4;
  wire mem_reg_i_210_n_4;
  wire mem_reg_i_211_n_4;
  wire mem_reg_i_212_n_4;
  wire mem_reg_i_213_n_4;
  wire mem_reg_i_214_n_4;
  wire mem_reg_i_215_n_4;
  wire mem_reg_i_216_n_4;
  wire mem_reg_i_217_n_4;
  wire mem_reg_i_218_n_4;
  wire mem_reg_i_219_n_4;
  wire mem_reg_i_220_n_4;
  wire mem_reg_i_221_n_4;
  wire mem_reg_i_222_n_4;
  wire mem_reg_i_223_n_4;
  wire mem_reg_i_224_n_4;
  wire mem_reg_i_225_n_4;
  wire mem_reg_i_226_n_4;
  wire mem_reg_i_227_n_4;
  wire mem_reg_i_228_n_4;
  wire mem_reg_i_229_n_4;
  wire mem_reg_i_230_n_4;
  wire mem_reg_i_231_n_4;
  wire mem_reg_i_232_n_4;
  wire mem_reg_i_233_n_4;
  wire mem_reg_i_234_n_4;
  wire mem_reg_i_235_n_4;
  wire mem_reg_i_236_n_4;
  wire mem_reg_i_237_n_4;
  wire mem_reg_i_238_n_4;
  wire mem_reg_i_239_n_4;
  wire mem_reg_i_240_n_4;
  wire mem_reg_i_241_n_4;
  wire mem_reg_i_242_n_4;
  wire mem_reg_i_243_n_4;
  wire mem_reg_i_244_n_4;
  wire mem_reg_i_245_n_4;
  wire mem_reg_i_246_n_4;
  wire mem_reg_i_247_n_4;
  wire mem_reg_i_248_n_4;
  wire mem_reg_i_249_n_4;
  wire mem_reg_i_250_n_4;
  wire mem_reg_i_251_n_4;
  wire mem_reg_i_252_n_4;
  wire mem_reg_i_253_n_4;
  wire mem_reg_i_254_n_4;
  wire mem_reg_i_255_n_4;
  wire mem_reg_i_256_n_4;
  wire mem_reg_i_257_n_4;
  wire mem_reg_i_44_n_4;
  wire mem_reg_i_45_n_4;
  wire mem_reg_i_46_n_4;
  wire mem_reg_i_47_n_4;
  wire mem_reg_i_48_n_4;
  wire mem_reg_i_49_n_4;
  wire mem_reg_i_50_n_4;
  wire mem_reg_i_51_n_4;
  wire mem_reg_i_52_n_4;
  wire mem_reg_i_53_n_4;
  wire mem_reg_i_54_n_4;
  wire mem_reg_i_55_n_4;
  wire mem_reg_i_56_n_4;
  wire mem_reg_i_57_n_4;
  wire mem_reg_i_58_n_4;
  wire mem_reg_i_59_n_4;
  wire mem_reg_i_60_n_4;
  wire mem_reg_i_61_n_4;
  wire mem_reg_i_62_n_4;
  wire mem_reg_i_63_n_4;
  wire mem_reg_i_64_n_4;
  wire mem_reg_i_65_n_4;
  wire mem_reg_i_66_n_4;
  wire mem_reg_i_67_n_4;
  wire mem_reg_i_68_n_4;
  wire mem_reg_i_69_n_4;
  wire mem_reg_i_70_n_4;
  wire mem_reg_i_71_n_4;
  wire mem_reg_i_72_n_4;
  wire mem_reg_i_73_n_4;
  wire mem_reg_i_74_n_4;
  wire mem_reg_i_75_n_4;
  wire mem_reg_i_76_n_4;
  wire mem_reg_i_77_n_4;
  wire mem_reg_i_78_n_4;
  wire mem_reg_i_79_n_4;
  wire mem_reg_i_80_n_4;
  wire mem_reg_i_81_n_4;
  wire mem_reg_i_82_n_4;
  wire mem_reg_i_83_n_4;
  wire mem_reg_i_84_n_4;
  wire mem_reg_i_85_n_4;
  wire mem_reg_i_86_n_4;
  wire mem_reg_i_87_n_4;
  wire mem_reg_i_88_n_4;
  wire mem_reg_i_89_n_4;
  wire mem_reg_i_90_n_4;
  wire mem_reg_i_91_n_4;
  wire mem_reg_i_92_n_4;
  wire mem_reg_i_93_n_4;
  wire mem_reg_i_94_n_4;
  wire mem_reg_i_95_n_4;
  wire mem_reg_i_96_n_4;
  wire mem_reg_i_97_n_4;
  wire mem_reg_i_98_n_4;
  wire mem_reg_i_99_n_4;
  wire [15:0]p_0_in;
  wire p_32_in;
  wire p_37_in;
  wire p_38_in;
  wire p_40_in;
  wire p_42_in;
  wire p_44_in;
  wire p_46_in;
  wire p_48_in;
  wire p_50_in;
  wire p_52_in;
  wire p_54_in;
  wire p_56_in;
  wire p_58_in;
  wire p_60_in;
  wire \phi_ln96_fu_128[495]_i_2_n_4 ;
  wire [15:0]\phi_ln96_fu_128_reg[495]_0 ;
  wire \phi_ln96_fu_128_reg_n_4_[0] ;
  wire \phi_ln96_fu_128_reg_n_4_[100] ;
  wire \phi_ln96_fu_128_reg_n_4_[101] ;
  wire \phi_ln96_fu_128_reg_n_4_[102] ;
  wire \phi_ln96_fu_128_reg_n_4_[103] ;
  wire \phi_ln96_fu_128_reg_n_4_[104] ;
  wire \phi_ln96_fu_128_reg_n_4_[105] ;
  wire \phi_ln96_fu_128_reg_n_4_[106] ;
  wire \phi_ln96_fu_128_reg_n_4_[107] ;
  wire \phi_ln96_fu_128_reg_n_4_[108] ;
  wire \phi_ln96_fu_128_reg_n_4_[109] ;
  wire \phi_ln96_fu_128_reg_n_4_[10] ;
  wire \phi_ln96_fu_128_reg_n_4_[110] ;
  wire \phi_ln96_fu_128_reg_n_4_[111] ;
  wire \phi_ln96_fu_128_reg_n_4_[112] ;
  wire \phi_ln96_fu_128_reg_n_4_[113] ;
  wire \phi_ln96_fu_128_reg_n_4_[114] ;
  wire \phi_ln96_fu_128_reg_n_4_[115] ;
  wire \phi_ln96_fu_128_reg_n_4_[116] ;
  wire \phi_ln96_fu_128_reg_n_4_[117] ;
  wire \phi_ln96_fu_128_reg_n_4_[118] ;
  wire \phi_ln96_fu_128_reg_n_4_[119] ;
  wire \phi_ln96_fu_128_reg_n_4_[11] ;
  wire \phi_ln96_fu_128_reg_n_4_[120] ;
  wire \phi_ln96_fu_128_reg_n_4_[121] ;
  wire \phi_ln96_fu_128_reg_n_4_[122] ;
  wire \phi_ln96_fu_128_reg_n_4_[123] ;
  wire \phi_ln96_fu_128_reg_n_4_[124] ;
  wire \phi_ln96_fu_128_reg_n_4_[125] ;
  wire \phi_ln96_fu_128_reg_n_4_[126] ;
  wire \phi_ln96_fu_128_reg_n_4_[127] ;
  wire \phi_ln96_fu_128_reg_n_4_[128] ;
  wire \phi_ln96_fu_128_reg_n_4_[129] ;
  wire \phi_ln96_fu_128_reg_n_4_[12] ;
  wire \phi_ln96_fu_128_reg_n_4_[130] ;
  wire \phi_ln96_fu_128_reg_n_4_[131] ;
  wire \phi_ln96_fu_128_reg_n_4_[132] ;
  wire \phi_ln96_fu_128_reg_n_4_[133] ;
  wire \phi_ln96_fu_128_reg_n_4_[134] ;
  wire \phi_ln96_fu_128_reg_n_4_[135] ;
  wire \phi_ln96_fu_128_reg_n_4_[136] ;
  wire \phi_ln96_fu_128_reg_n_4_[137] ;
  wire \phi_ln96_fu_128_reg_n_4_[138] ;
  wire \phi_ln96_fu_128_reg_n_4_[139] ;
  wire \phi_ln96_fu_128_reg_n_4_[13] ;
  wire \phi_ln96_fu_128_reg_n_4_[140] ;
  wire \phi_ln96_fu_128_reg_n_4_[141] ;
  wire \phi_ln96_fu_128_reg_n_4_[142] ;
  wire \phi_ln96_fu_128_reg_n_4_[143] ;
  wire \phi_ln96_fu_128_reg_n_4_[144] ;
  wire \phi_ln96_fu_128_reg_n_4_[145] ;
  wire \phi_ln96_fu_128_reg_n_4_[146] ;
  wire \phi_ln96_fu_128_reg_n_4_[147] ;
  wire \phi_ln96_fu_128_reg_n_4_[148] ;
  wire \phi_ln96_fu_128_reg_n_4_[149] ;
  wire \phi_ln96_fu_128_reg_n_4_[14] ;
  wire \phi_ln96_fu_128_reg_n_4_[150] ;
  wire \phi_ln96_fu_128_reg_n_4_[151] ;
  wire \phi_ln96_fu_128_reg_n_4_[152] ;
  wire \phi_ln96_fu_128_reg_n_4_[153] ;
  wire \phi_ln96_fu_128_reg_n_4_[154] ;
  wire \phi_ln96_fu_128_reg_n_4_[155] ;
  wire \phi_ln96_fu_128_reg_n_4_[156] ;
  wire \phi_ln96_fu_128_reg_n_4_[157] ;
  wire \phi_ln96_fu_128_reg_n_4_[158] ;
  wire \phi_ln96_fu_128_reg_n_4_[159] ;
  wire \phi_ln96_fu_128_reg_n_4_[15] ;
  wire \phi_ln96_fu_128_reg_n_4_[160] ;
  wire \phi_ln96_fu_128_reg_n_4_[161] ;
  wire \phi_ln96_fu_128_reg_n_4_[162] ;
  wire \phi_ln96_fu_128_reg_n_4_[163] ;
  wire \phi_ln96_fu_128_reg_n_4_[164] ;
  wire \phi_ln96_fu_128_reg_n_4_[165] ;
  wire \phi_ln96_fu_128_reg_n_4_[166] ;
  wire \phi_ln96_fu_128_reg_n_4_[167] ;
  wire \phi_ln96_fu_128_reg_n_4_[168] ;
  wire \phi_ln96_fu_128_reg_n_4_[169] ;
  wire \phi_ln96_fu_128_reg_n_4_[16] ;
  wire \phi_ln96_fu_128_reg_n_4_[170] ;
  wire \phi_ln96_fu_128_reg_n_4_[171] ;
  wire \phi_ln96_fu_128_reg_n_4_[172] ;
  wire \phi_ln96_fu_128_reg_n_4_[173] ;
  wire \phi_ln96_fu_128_reg_n_4_[174] ;
  wire \phi_ln96_fu_128_reg_n_4_[175] ;
  wire \phi_ln96_fu_128_reg_n_4_[176] ;
  wire \phi_ln96_fu_128_reg_n_4_[177] ;
  wire \phi_ln96_fu_128_reg_n_4_[178] ;
  wire \phi_ln96_fu_128_reg_n_4_[179] ;
  wire \phi_ln96_fu_128_reg_n_4_[17] ;
  wire \phi_ln96_fu_128_reg_n_4_[180] ;
  wire \phi_ln96_fu_128_reg_n_4_[181] ;
  wire \phi_ln96_fu_128_reg_n_4_[182] ;
  wire \phi_ln96_fu_128_reg_n_4_[183] ;
  wire \phi_ln96_fu_128_reg_n_4_[184] ;
  wire \phi_ln96_fu_128_reg_n_4_[185] ;
  wire \phi_ln96_fu_128_reg_n_4_[186] ;
  wire \phi_ln96_fu_128_reg_n_4_[187] ;
  wire \phi_ln96_fu_128_reg_n_4_[188] ;
  wire \phi_ln96_fu_128_reg_n_4_[189] ;
  wire \phi_ln96_fu_128_reg_n_4_[18] ;
  wire \phi_ln96_fu_128_reg_n_4_[190] ;
  wire \phi_ln96_fu_128_reg_n_4_[191] ;
  wire \phi_ln96_fu_128_reg_n_4_[192] ;
  wire \phi_ln96_fu_128_reg_n_4_[193] ;
  wire \phi_ln96_fu_128_reg_n_4_[194] ;
  wire \phi_ln96_fu_128_reg_n_4_[195] ;
  wire \phi_ln96_fu_128_reg_n_4_[196] ;
  wire \phi_ln96_fu_128_reg_n_4_[197] ;
  wire \phi_ln96_fu_128_reg_n_4_[198] ;
  wire \phi_ln96_fu_128_reg_n_4_[199] ;
  wire \phi_ln96_fu_128_reg_n_4_[19] ;
  wire \phi_ln96_fu_128_reg_n_4_[1] ;
  wire \phi_ln96_fu_128_reg_n_4_[200] ;
  wire \phi_ln96_fu_128_reg_n_4_[201] ;
  wire \phi_ln96_fu_128_reg_n_4_[202] ;
  wire \phi_ln96_fu_128_reg_n_4_[203] ;
  wire \phi_ln96_fu_128_reg_n_4_[204] ;
  wire \phi_ln96_fu_128_reg_n_4_[205] ;
  wire \phi_ln96_fu_128_reg_n_4_[206] ;
  wire \phi_ln96_fu_128_reg_n_4_[207] ;
  wire \phi_ln96_fu_128_reg_n_4_[208] ;
  wire \phi_ln96_fu_128_reg_n_4_[209] ;
  wire \phi_ln96_fu_128_reg_n_4_[20] ;
  wire \phi_ln96_fu_128_reg_n_4_[210] ;
  wire \phi_ln96_fu_128_reg_n_4_[211] ;
  wire \phi_ln96_fu_128_reg_n_4_[212] ;
  wire \phi_ln96_fu_128_reg_n_4_[213] ;
  wire \phi_ln96_fu_128_reg_n_4_[214] ;
  wire \phi_ln96_fu_128_reg_n_4_[215] ;
  wire \phi_ln96_fu_128_reg_n_4_[216] ;
  wire \phi_ln96_fu_128_reg_n_4_[217] ;
  wire \phi_ln96_fu_128_reg_n_4_[218] ;
  wire \phi_ln96_fu_128_reg_n_4_[219] ;
  wire \phi_ln96_fu_128_reg_n_4_[21] ;
  wire \phi_ln96_fu_128_reg_n_4_[220] ;
  wire \phi_ln96_fu_128_reg_n_4_[221] ;
  wire \phi_ln96_fu_128_reg_n_4_[222] ;
  wire \phi_ln96_fu_128_reg_n_4_[223] ;
  wire \phi_ln96_fu_128_reg_n_4_[224] ;
  wire \phi_ln96_fu_128_reg_n_4_[225] ;
  wire \phi_ln96_fu_128_reg_n_4_[226] ;
  wire \phi_ln96_fu_128_reg_n_4_[227] ;
  wire \phi_ln96_fu_128_reg_n_4_[228] ;
  wire \phi_ln96_fu_128_reg_n_4_[229] ;
  wire \phi_ln96_fu_128_reg_n_4_[22] ;
  wire \phi_ln96_fu_128_reg_n_4_[230] ;
  wire \phi_ln96_fu_128_reg_n_4_[231] ;
  wire \phi_ln96_fu_128_reg_n_4_[232] ;
  wire \phi_ln96_fu_128_reg_n_4_[233] ;
  wire \phi_ln96_fu_128_reg_n_4_[234] ;
  wire \phi_ln96_fu_128_reg_n_4_[235] ;
  wire \phi_ln96_fu_128_reg_n_4_[236] ;
  wire \phi_ln96_fu_128_reg_n_4_[237] ;
  wire \phi_ln96_fu_128_reg_n_4_[238] ;
  wire \phi_ln96_fu_128_reg_n_4_[239] ;
  wire \phi_ln96_fu_128_reg_n_4_[23] ;
  wire \phi_ln96_fu_128_reg_n_4_[240] ;
  wire \phi_ln96_fu_128_reg_n_4_[241] ;
  wire \phi_ln96_fu_128_reg_n_4_[242] ;
  wire \phi_ln96_fu_128_reg_n_4_[243] ;
  wire \phi_ln96_fu_128_reg_n_4_[244] ;
  wire \phi_ln96_fu_128_reg_n_4_[245] ;
  wire \phi_ln96_fu_128_reg_n_4_[246] ;
  wire \phi_ln96_fu_128_reg_n_4_[247] ;
  wire \phi_ln96_fu_128_reg_n_4_[248] ;
  wire \phi_ln96_fu_128_reg_n_4_[249] ;
  wire \phi_ln96_fu_128_reg_n_4_[24] ;
  wire \phi_ln96_fu_128_reg_n_4_[250] ;
  wire \phi_ln96_fu_128_reg_n_4_[251] ;
  wire \phi_ln96_fu_128_reg_n_4_[252] ;
  wire \phi_ln96_fu_128_reg_n_4_[253] ;
  wire \phi_ln96_fu_128_reg_n_4_[254] ;
  wire \phi_ln96_fu_128_reg_n_4_[255] ;
  wire \phi_ln96_fu_128_reg_n_4_[256] ;
  wire \phi_ln96_fu_128_reg_n_4_[257] ;
  wire \phi_ln96_fu_128_reg_n_4_[258] ;
  wire \phi_ln96_fu_128_reg_n_4_[259] ;
  wire \phi_ln96_fu_128_reg_n_4_[25] ;
  wire \phi_ln96_fu_128_reg_n_4_[260] ;
  wire \phi_ln96_fu_128_reg_n_4_[261] ;
  wire \phi_ln96_fu_128_reg_n_4_[262] ;
  wire \phi_ln96_fu_128_reg_n_4_[263] ;
  wire \phi_ln96_fu_128_reg_n_4_[264] ;
  wire \phi_ln96_fu_128_reg_n_4_[265] ;
  wire \phi_ln96_fu_128_reg_n_4_[266] ;
  wire \phi_ln96_fu_128_reg_n_4_[267] ;
  wire \phi_ln96_fu_128_reg_n_4_[268] ;
  wire \phi_ln96_fu_128_reg_n_4_[269] ;
  wire \phi_ln96_fu_128_reg_n_4_[26] ;
  wire \phi_ln96_fu_128_reg_n_4_[270] ;
  wire \phi_ln96_fu_128_reg_n_4_[271] ;
  wire \phi_ln96_fu_128_reg_n_4_[272] ;
  wire \phi_ln96_fu_128_reg_n_4_[273] ;
  wire \phi_ln96_fu_128_reg_n_4_[274] ;
  wire \phi_ln96_fu_128_reg_n_4_[275] ;
  wire \phi_ln96_fu_128_reg_n_4_[276] ;
  wire \phi_ln96_fu_128_reg_n_4_[277] ;
  wire \phi_ln96_fu_128_reg_n_4_[278] ;
  wire \phi_ln96_fu_128_reg_n_4_[279] ;
  wire \phi_ln96_fu_128_reg_n_4_[27] ;
  wire \phi_ln96_fu_128_reg_n_4_[280] ;
  wire \phi_ln96_fu_128_reg_n_4_[281] ;
  wire \phi_ln96_fu_128_reg_n_4_[282] ;
  wire \phi_ln96_fu_128_reg_n_4_[283] ;
  wire \phi_ln96_fu_128_reg_n_4_[284] ;
  wire \phi_ln96_fu_128_reg_n_4_[285] ;
  wire \phi_ln96_fu_128_reg_n_4_[286] ;
  wire \phi_ln96_fu_128_reg_n_4_[287] ;
  wire \phi_ln96_fu_128_reg_n_4_[288] ;
  wire \phi_ln96_fu_128_reg_n_4_[289] ;
  wire \phi_ln96_fu_128_reg_n_4_[28] ;
  wire \phi_ln96_fu_128_reg_n_4_[290] ;
  wire \phi_ln96_fu_128_reg_n_4_[291] ;
  wire \phi_ln96_fu_128_reg_n_4_[292] ;
  wire \phi_ln96_fu_128_reg_n_4_[293] ;
  wire \phi_ln96_fu_128_reg_n_4_[294] ;
  wire \phi_ln96_fu_128_reg_n_4_[295] ;
  wire \phi_ln96_fu_128_reg_n_4_[296] ;
  wire \phi_ln96_fu_128_reg_n_4_[297] ;
  wire \phi_ln96_fu_128_reg_n_4_[298] ;
  wire \phi_ln96_fu_128_reg_n_4_[299] ;
  wire \phi_ln96_fu_128_reg_n_4_[29] ;
  wire \phi_ln96_fu_128_reg_n_4_[2] ;
  wire \phi_ln96_fu_128_reg_n_4_[300] ;
  wire \phi_ln96_fu_128_reg_n_4_[301] ;
  wire \phi_ln96_fu_128_reg_n_4_[302] ;
  wire \phi_ln96_fu_128_reg_n_4_[303] ;
  wire \phi_ln96_fu_128_reg_n_4_[304] ;
  wire \phi_ln96_fu_128_reg_n_4_[305] ;
  wire \phi_ln96_fu_128_reg_n_4_[306] ;
  wire \phi_ln96_fu_128_reg_n_4_[307] ;
  wire \phi_ln96_fu_128_reg_n_4_[308] ;
  wire \phi_ln96_fu_128_reg_n_4_[309] ;
  wire \phi_ln96_fu_128_reg_n_4_[30] ;
  wire \phi_ln96_fu_128_reg_n_4_[310] ;
  wire \phi_ln96_fu_128_reg_n_4_[311] ;
  wire \phi_ln96_fu_128_reg_n_4_[312] ;
  wire \phi_ln96_fu_128_reg_n_4_[313] ;
  wire \phi_ln96_fu_128_reg_n_4_[314] ;
  wire \phi_ln96_fu_128_reg_n_4_[315] ;
  wire \phi_ln96_fu_128_reg_n_4_[316] ;
  wire \phi_ln96_fu_128_reg_n_4_[317] ;
  wire \phi_ln96_fu_128_reg_n_4_[318] ;
  wire \phi_ln96_fu_128_reg_n_4_[319] ;
  wire \phi_ln96_fu_128_reg_n_4_[31] ;
  wire \phi_ln96_fu_128_reg_n_4_[320] ;
  wire \phi_ln96_fu_128_reg_n_4_[321] ;
  wire \phi_ln96_fu_128_reg_n_4_[322] ;
  wire \phi_ln96_fu_128_reg_n_4_[323] ;
  wire \phi_ln96_fu_128_reg_n_4_[324] ;
  wire \phi_ln96_fu_128_reg_n_4_[325] ;
  wire \phi_ln96_fu_128_reg_n_4_[326] ;
  wire \phi_ln96_fu_128_reg_n_4_[327] ;
  wire \phi_ln96_fu_128_reg_n_4_[328] ;
  wire \phi_ln96_fu_128_reg_n_4_[329] ;
  wire \phi_ln96_fu_128_reg_n_4_[32] ;
  wire \phi_ln96_fu_128_reg_n_4_[330] ;
  wire \phi_ln96_fu_128_reg_n_4_[331] ;
  wire \phi_ln96_fu_128_reg_n_4_[332] ;
  wire \phi_ln96_fu_128_reg_n_4_[333] ;
  wire \phi_ln96_fu_128_reg_n_4_[334] ;
  wire \phi_ln96_fu_128_reg_n_4_[335] ;
  wire \phi_ln96_fu_128_reg_n_4_[336] ;
  wire \phi_ln96_fu_128_reg_n_4_[337] ;
  wire \phi_ln96_fu_128_reg_n_4_[338] ;
  wire \phi_ln96_fu_128_reg_n_4_[339] ;
  wire \phi_ln96_fu_128_reg_n_4_[33] ;
  wire \phi_ln96_fu_128_reg_n_4_[340] ;
  wire \phi_ln96_fu_128_reg_n_4_[341] ;
  wire \phi_ln96_fu_128_reg_n_4_[342] ;
  wire \phi_ln96_fu_128_reg_n_4_[343] ;
  wire \phi_ln96_fu_128_reg_n_4_[344] ;
  wire \phi_ln96_fu_128_reg_n_4_[345] ;
  wire \phi_ln96_fu_128_reg_n_4_[346] ;
  wire \phi_ln96_fu_128_reg_n_4_[347] ;
  wire \phi_ln96_fu_128_reg_n_4_[348] ;
  wire \phi_ln96_fu_128_reg_n_4_[349] ;
  wire \phi_ln96_fu_128_reg_n_4_[34] ;
  wire \phi_ln96_fu_128_reg_n_4_[350] ;
  wire \phi_ln96_fu_128_reg_n_4_[351] ;
  wire \phi_ln96_fu_128_reg_n_4_[352] ;
  wire \phi_ln96_fu_128_reg_n_4_[353] ;
  wire \phi_ln96_fu_128_reg_n_4_[354] ;
  wire \phi_ln96_fu_128_reg_n_4_[355] ;
  wire \phi_ln96_fu_128_reg_n_4_[356] ;
  wire \phi_ln96_fu_128_reg_n_4_[357] ;
  wire \phi_ln96_fu_128_reg_n_4_[358] ;
  wire \phi_ln96_fu_128_reg_n_4_[359] ;
  wire \phi_ln96_fu_128_reg_n_4_[35] ;
  wire \phi_ln96_fu_128_reg_n_4_[360] ;
  wire \phi_ln96_fu_128_reg_n_4_[361] ;
  wire \phi_ln96_fu_128_reg_n_4_[362] ;
  wire \phi_ln96_fu_128_reg_n_4_[363] ;
  wire \phi_ln96_fu_128_reg_n_4_[364] ;
  wire \phi_ln96_fu_128_reg_n_4_[365] ;
  wire \phi_ln96_fu_128_reg_n_4_[366] ;
  wire \phi_ln96_fu_128_reg_n_4_[367] ;
  wire \phi_ln96_fu_128_reg_n_4_[368] ;
  wire \phi_ln96_fu_128_reg_n_4_[369] ;
  wire \phi_ln96_fu_128_reg_n_4_[36] ;
  wire \phi_ln96_fu_128_reg_n_4_[370] ;
  wire \phi_ln96_fu_128_reg_n_4_[371] ;
  wire \phi_ln96_fu_128_reg_n_4_[372] ;
  wire \phi_ln96_fu_128_reg_n_4_[373] ;
  wire \phi_ln96_fu_128_reg_n_4_[374] ;
  wire \phi_ln96_fu_128_reg_n_4_[375] ;
  wire \phi_ln96_fu_128_reg_n_4_[376] ;
  wire \phi_ln96_fu_128_reg_n_4_[377] ;
  wire \phi_ln96_fu_128_reg_n_4_[378] ;
  wire \phi_ln96_fu_128_reg_n_4_[379] ;
  wire \phi_ln96_fu_128_reg_n_4_[37] ;
  wire \phi_ln96_fu_128_reg_n_4_[380] ;
  wire \phi_ln96_fu_128_reg_n_4_[381] ;
  wire \phi_ln96_fu_128_reg_n_4_[382] ;
  wire \phi_ln96_fu_128_reg_n_4_[383] ;
  wire \phi_ln96_fu_128_reg_n_4_[384] ;
  wire \phi_ln96_fu_128_reg_n_4_[385] ;
  wire \phi_ln96_fu_128_reg_n_4_[386] ;
  wire \phi_ln96_fu_128_reg_n_4_[387] ;
  wire \phi_ln96_fu_128_reg_n_4_[388] ;
  wire \phi_ln96_fu_128_reg_n_4_[389] ;
  wire \phi_ln96_fu_128_reg_n_4_[38] ;
  wire \phi_ln96_fu_128_reg_n_4_[390] ;
  wire \phi_ln96_fu_128_reg_n_4_[391] ;
  wire \phi_ln96_fu_128_reg_n_4_[392] ;
  wire \phi_ln96_fu_128_reg_n_4_[393] ;
  wire \phi_ln96_fu_128_reg_n_4_[394] ;
  wire \phi_ln96_fu_128_reg_n_4_[395] ;
  wire \phi_ln96_fu_128_reg_n_4_[396] ;
  wire \phi_ln96_fu_128_reg_n_4_[397] ;
  wire \phi_ln96_fu_128_reg_n_4_[398] ;
  wire \phi_ln96_fu_128_reg_n_4_[399] ;
  wire \phi_ln96_fu_128_reg_n_4_[39] ;
  wire \phi_ln96_fu_128_reg_n_4_[3] ;
  wire \phi_ln96_fu_128_reg_n_4_[400] ;
  wire \phi_ln96_fu_128_reg_n_4_[401] ;
  wire \phi_ln96_fu_128_reg_n_4_[402] ;
  wire \phi_ln96_fu_128_reg_n_4_[403] ;
  wire \phi_ln96_fu_128_reg_n_4_[404] ;
  wire \phi_ln96_fu_128_reg_n_4_[405] ;
  wire \phi_ln96_fu_128_reg_n_4_[406] ;
  wire \phi_ln96_fu_128_reg_n_4_[407] ;
  wire \phi_ln96_fu_128_reg_n_4_[408] ;
  wire \phi_ln96_fu_128_reg_n_4_[409] ;
  wire \phi_ln96_fu_128_reg_n_4_[40] ;
  wire \phi_ln96_fu_128_reg_n_4_[410] ;
  wire \phi_ln96_fu_128_reg_n_4_[411] ;
  wire \phi_ln96_fu_128_reg_n_4_[412] ;
  wire \phi_ln96_fu_128_reg_n_4_[413] ;
  wire \phi_ln96_fu_128_reg_n_4_[414] ;
  wire \phi_ln96_fu_128_reg_n_4_[415] ;
  wire \phi_ln96_fu_128_reg_n_4_[416] ;
  wire \phi_ln96_fu_128_reg_n_4_[417] ;
  wire \phi_ln96_fu_128_reg_n_4_[418] ;
  wire \phi_ln96_fu_128_reg_n_4_[419] ;
  wire \phi_ln96_fu_128_reg_n_4_[41] ;
  wire \phi_ln96_fu_128_reg_n_4_[420] ;
  wire \phi_ln96_fu_128_reg_n_4_[421] ;
  wire \phi_ln96_fu_128_reg_n_4_[422] ;
  wire \phi_ln96_fu_128_reg_n_4_[423] ;
  wire \phi_ln96_fu_128_reg_n_4_[424] ;
  wire \phi_ln96_fu_128_reg_n_4_[425] ;
  wire \phi_ln96_fu_128_reg_n_4_[426] ;
  wire \phi_ln96_fu_128_reg_n_4_[427] ;
  wire \phi_ln96_fu_128_reg_n_4_[428] ;
  wire \phi_ln96_fu_128_reg_n_4_[429] ;
  wire \phi_ln96_fu_128_reg_n_4_[42] ;
  wire \phi_ln96_fu_128_reg_n_4_[430] ;
  wire \phi_ln96_fu_128_reg_n_4_[431] ;
  wire \phi_ln96_fu_128_reg_n_4_[432] ;
  wire \phi_ln96_fu_128_reg_n_4_[433] ;
  wire \phi_ln96_fu_128_reg_n_4_[434] ;
  wire \phi_ln96_fu_128_reg_n_4_[435] ;
  wire \phi_ln96_fu_128_reg_n_4_[436] ;
  wire \phi_ln96_fu_128_reg_n_4_[437] ;
  wire \phi_ln96_fu_128_reg_n_4_[438] ;
  wire \phi_ln96_fu_128_reg_n_4_[439] ;
  wire \phi_ln96_fu_128_reg_n_4_[43] ;
  wire \phi_ln96_fu_128_reg_n_4_[440] ;
  wire \phi_ln96_fu_128_reg_n_4_[441] ;
  wire \phi_ln96_fu_128_reg_n_4_[442] ;
  wire \phi_ln96_fu_128_reg_n_4_[443] ;
  wire \phi_ln96_fu_128_reg_n_4_[444] ;
  wire \phi_ln96_fu_128_reg_n_4_[445] ;
  wire \phi_ln96_fu_128_reg_n_4_[446] ;
  wire \phi_ln96_fu_128_reg_n_4_[447] ;
  wire \phi_ln96_fu_128_reg_n_4_[448] ;
  wire \phi_ln96_fu_128_reg_n_4_[449] ;
  wire \phi_ln96_fu_128_reg_n_4_[44] ;
  wire \phi_ln96_fu_128_reg_n_4_[450] ;
  wire \phi_ln96_fu_128_reg_n_4_[451] ;
  wire \phi_ln96_fu_128_reg_n_4_[452] ;
  wire \phi_ln96_fu_128_reg_n_4_[453] ;
  wire \phi_ln96_fu_128_reg_n_4_[454] ;
  wire \phi_ln96_fu_128_reg_n_4_[455] ;
  wire \phi_ln96_fu_128_reg_n_4_[456] ;
  wire \phi_ln96_fu_128_reg_n_4_[457] ;
  wire \phi_ln96_fu_128_reg_n_4_[458] ;
  wire \phi_ln96_fu_128_reg_n_4_[459] ;
  wire \phi_ln96_fu_128_reg_n_4_[45] ;
  wire \phi_ln96_fu_128_reg_n_4_[460] ;
  wire \phi_ln96_fu_128_reg_n_4_[461] ;
  wire \phi_ln96_fu_128_reg_n_4_[462] ;
  wire \phi_ln96_fu_128_reg_n_4_[463] ;
  wire \phi_ln96_fu_128_reg_n_4_[464] ;
  wire \phi_ln96_fu_128_reg_n_4_[465] ;
  wire \phi_ln96_fu_128_reg_n_4_[466] ;
  wire \phi_ln96_fu_128_reg_n_4_[467] ;
  wire \phi_ln96_fu_128_reg_n_4_[468] ;
  wire \phi_ln96_fu_128_reg_n_4_[469] ;
  wire \phi_ln96_fu_128_reg_n_4_[46] ;
  wire \phi_ln96_fu_128_reg_n_4_[470] ;
  wire \phi_ln96_fu_128_reg_n_4_[471] ;
  wire \phi_ln96_fu_128_reg_n_4_[472] ;
  wire \phi_ln96_fu_128_reg_n_4_[473] ;
  wire \phi_ln96_fu_128_reg_n_4_[474] ;
  wire \phi_ln96_fu_128_reg_n_4_[475] ;
  wire \phi_ln96_fu_128_reg_n_4_[476] ;
  wire \phi_ln96_fu_128_reg_n_4_[477] ;
  wire \phi_ln96_fu_128_reg_n_4_[478] ;
  wire \phi_ln96_fu_128_reg_n_4_[479] ;
  wire \phi_ln96_fu_128_reg_n_4_[47] ;
  wire \phi_ln96_fu_128_reg_n_4_[48] ;
  wire \phi_ln96_fu_128_reg_n_4_[49] ;
  wire \phi_ln96_fu_128_reg_n_4_[4] ;
  wire \phi_ln96_fu_128_reg_n_4_[50] ;
  wire \phi_ln96_fu_128_reg_n_4_[51] ;
  wire \phi_ln96_fu_128_reg_n_4_[52] ;
  wire \phi_ln96_fu_128_reg_n_4_[53] ;
  wire \phi_ln96_fu_128_reg_n_4_[54] ;
  wire \phi_ln96_fu_128_reg_n_4_[55] ;
  wire \phi_ln96_fu_128_reg_n_4_[56] ;
  wire \phi_ln96_fu_128_reg_n_4_[57] ;
  wire \phi_ln96_fu_128_reg_n_4_[58] ;
  wire \phi_ln96_fu_128_reg_n_4_[59] ;
  wire \phi_ln96_fu_128_reg_n_4_[5] ;
  wire \phi_ln96_fu_128_reg_n_4_[60] ;
  wire \phi_ln96_fu_128_reg_n_4_[61] ;
  wire \phi_ln96_fu_128_reg_n_4_[62] ;
  wire \phi_ln96_fu_128_reg_n_4_[63] ;
  wire \phi_ln96_fu_128_reg_n_4_[64] ;
  wire \phi_ln96_fu_128_reg_n_4_[65] ;
  wire \phi_ln96_fu_128_reg_n_4_[66] ;
  wire \phi_ln96_fu_128_reg_n_4_[67] ;
  wire \phi_ln96_fu_128_reg_n_4_[68] ;
  wire \phi_ln96_fu_128_reg_n_4_[69] ;
  wire \phi_ln96_fu_128_reg_n_4_[6] ;
  wire \phi_ln96_fu_128_reg_n_4_[70] ;
  wire \phi_ln96_fu_128_reg_n_4_[71] ;
  wire \phi_ln96_fu_128_reg_n_4_[72] ;
  wire \phi_ln96_fu_128_reg_n_4_[73] ;
  wire \phi_ln96_fu_128_reg_n_4_[74] ;
  wire \phi_ln96_fu_128_reg_n_4_[75] ;
  wire \phi_ln96_fu_128_reg_n_4_[76] ;
  wire \phi_ln96_fu_128_reg_n_4_[77] ;
  wire \phi_ln96_fu_128_reg_n_4_[78] ;
  wire \phi_ln96_fu_128_reg_n_4_[79] ;
  wire \phi_ln96_fu_128_reg_n_4_[7] ;
  wire \phi_ln96_fu_128_reg_n_4_[80] ;
  wire \phi_ln96_fu_128_reg_n_4_[81] ;
  wire \phi_ln96_fu_128_reg_n_4_[82] ;
  wire \phi_ln96_fu_128_reg_n_4_[83] ;
  wire \phi_ln96_fu_128_reg_n_4_[84] ;
  wire \phi_ln96_fu_128_reg_n_4_[85] ;
  wire \phi_ln96_fu_128_reg_n_4_[86] ;
  wire \phi_ln96_fu_128_reg_n_4_[87] ;
  wire \phi_ln96_fu_128_reg_n_4_[88] ;
  wire \phi_ln96_fu_128_reg_n_4_[89] ;
  wire \phi_ln96_fu_128_reg_n_4_[8] ;
  wire \phi_ln96_fu_128_reg_n_4_[90] ;
  wire \phi_ln96_fu_128_reg_n_4_[91] ;
  wire \phi_ln96_fu_128_reg_n_4_[92] ;
  wire \phi_ln96_fu_128_reg_n_4_[93] ;
  wire \phi_ln96_fu_128_reg_n_4_[94] ;
  wire \phi_ln96_fu_128_reg_n_4_[95] ;
  wire \phi_ln96_fu_128_reg_n_4_[96] ;
  wire \phi_ln96_fu_128_reg_n_4_[97] ;
  wire \phi_ln96_fu_128_reg_n_4_[98] ;
  wire \phi_ln96_fu_128_reg_n_4_[99] ;
  wire \phi_ln96_fu_128_reg_n_4_[9] ;
  wire push;
  wire ram_reg_0_i_157_n_7;
  wire ram_reg_0_i_158_n_4;
  wire ram_reg_0_i_158_n_5;
  wire ram_reg_0_i_158_n_6;
  wire ram_reg_0_i_158_n_7;
  wire ram_reg_0_i_159_n_4;
  wire ram_reg_0_i_160_n_4;
  wire ram_reg_0_i_161_n_4;
  wire ram_reg_0_i_164_n_4;
  wire ram_reg_0_i_165_n_4;
  wire ram_reg_0_i_166_n_4;
  wire ram_reg_0_i_168_n_4;
  wire ram_reg_0_i_169_n_4;
  wire ram_reg_0_i_170_n_4;
  wire ram_reg_0_i_171_n_4;
  wire ram_reg_0_i_356_n_4;
  wire ram_reg_0_i_357_n_4;
  wire ram_reg_0_i_358_n_4;
  wire ram_reg_0_i_359_n_4;
  wire ram_reg_0_i_360_n_4;
  wire ram_reg_0_i_45_n_4;
  wire ram_reg_0_i_47_n_6;
  wire ram_reg_0_i_47_n_7;
  wire ram_reg_0_i_49_n_4;
  wire ram_reg_0_i_49_n_5;
  wire ram_reg_0_i_49_n_6;
  wire ram_reg_0_i_49_n_7;
  wire [3:0]ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire tmp_s_reg_7640;
  wire [31:0]trunc_ln96_10_reg_744;
  wire [31:0]trunc_ln96_11_reg_749;
  wire [31:0]trunc_ln96_12_reg_754;
  wire [31:0]trunc_ln96_13_reg_759;
  wire [31:0]trunc_ln96_1_reg_694;
  wire [31:0]trunc_ln96_2_reg_699;
  wire [31:0]trunc_ln96_3_reg_704;
  wire [31:0]trunc_ln96_4_reg_709;
  wire [31:0]trunc_ln96_5_reg_714;
  wire [31:0]\trunc_ln96_5_reg_714_reg[31]_0 ;
  wire [31:0]trunc_ln96_6_reg_719;
  wire [31:0]trunc_ln96_7_reg_724;
  wire [31:0]trunc_ln96_8_reg_729;
  wire [31:0]trunc_ln96_9_reg_734;
  wire [31:0]trunc_ln96_s_reg_739;
  wire [3:1]\NLW_i_fu_132_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_132_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_itr_fu_140_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_itr_fu_140_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_fu_136_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_136_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_157_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_157_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_47_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_47_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h04)) 
    \C_V_load_reg_689[15]_i_1 
       (.I0(ap_block_pp0_stage2_1100168_out),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(\C_V_load_reg_689[15]_i_1_n_4 ));
  FDRE \C_V_load_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [0]),
        .Q(data0[16]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [10]),
        .Q(data0[26]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[11] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [11]),
        .Q(data0[27]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[12] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [12]),
        .Q(data0[28]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[13] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [13]),
        .Q(data0[29]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[14] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [14]),
        .Q(data0[30]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[15] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [15]),
        .Q(data0[31]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [1]),
        .Q(data0[17]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [2]),
        .Q(data0[18]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [3]),
        .Q(data0[19]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [4]),
        .Q(data0[20]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [5]),
        .Q(data0[21]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [6]),
        .Q(data0[22]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [7]),
        .Q(data0[23]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [8]),
        .Q(data0[24]),
        .R(1'b0));
  FDRE \C_V_load_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(\C_V_load_reg_689[15]_i_1_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [9]),
        .Q(data0[25]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_ready),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_NS_fsm1),
        .I4(ap_block_pp0_stage2_1100168_out),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .I5(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .O(grp_matmul_Pipeline_writeC_fu_151_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage10),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage11),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage12),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage13),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage14),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[15]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem0_WREADY),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFBFBFF00)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I1(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I2(gmem0_WREADY),
        .I3(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ram_reg_0_i_45_n_4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I3(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I4(gmem0_WREADY),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h2222AEAA2222A2AA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(gmem0_WREADY),
        .I3(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I4(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage7),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage8),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(ap_CS_fsm_pp0_stage9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    ap_enable_reg_pp0_iter0_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000DD880D88)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_i_2_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter1_i_3_n_4),
        .I5(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_block_pp0_stage2_1100168_out),
        .O(ap_enable_reg_pp0_iter1_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem0_WREADY),
        .O(ap_enable_reg_pp0_iter1_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_4_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .\ap_CS_fsm_reg[76] (Q),
        .ap_block_pp0_stage2_1100168_out(ap_block_pp0_stage2_1100168_out),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_matmul_Pipeline_writeC_fu_151_ap_ready(grp_matmul_Pipeline_writeC_fu_151_ap_ready),
        .grp_matmul_Pipeline_writeC_fu_151_ap_start_reg(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .\icmp_ln96_reg_665_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\j_fu_136_reg[31] (\j_fu_136[31]_i_4_n_4 ),
        .\phi_ln96_fu_128_reg[0] (\icmp_ln96_reg_665_reg_n_4_[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_i_1
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_block_pp0_stage2_1100168_out),
        .I4(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I5(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_132[0]_i_2 
       (.I0(icmp_ln92_fu_343_p2),
        .I1(i_fu_132_reg[0]),
        .O(\i_fu_132[0]_i_2_n_4 ));
  FDRE \i_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[0]_i_1_n_11 ),
        .Q(i_fu_132_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \i_fu_132_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_132_reg[0]_i_1_n_4 ,\i_fu_132_reg[0]_i_1_n_5 ,\i_fu_132_reg[0]_i_1_n_6 ,\i_fu_132_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_fu_132_reg[0]}),
        .O({\i_fu_132_reg[0]_i_1_n_8 ,\i_fu_132_reg[0]_i_1_n_9 ,\i_fu_132_reg[0]_i_1_n_10 ,\i_fu_132_reg[0]_i_1_n_11 }),
        .S({i_fu_132_reg[3:1],\i_fu_132[0]_i_2_n_4 }));
  FDRE \i_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[0]_i_1_n_10 ),
        .Q(i_fu_132_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \i_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[0]_i_1_n_9 ),
        .Q(i_fu_132_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \i_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[0]_i_1_n_8 ),
        .Q(i_fu_132_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \i_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[4]_i_1_n_11 ),
        .Q(i_fu_132_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \i_fu_132_reg[4]_i_1 
       (.CI(\i_fu_132_reg[0]_i_1_n_4 ),
        .CO({\NLW_i_fu_132_reg[4]_i_1_CO_UNCONNECTED [3:1],\i_fu_132_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_132_reg[4]_i_1_O_UNCONNECTED [3:2],\i_fu_132_reg[4]_i_1_n_10 ,\i_fu_132_reg[4]_i_1_n_11 }),
        .S({1'b0,1'b0,i_fu_132_reg[5:4]}));
  FDRE \i_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\i_fu_132_reg[4]_i_1_n_10 ),
        .Q(i_fu_132_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \icmp_ln90_reg_656[0]_i_1 
       (.I0(icmp_ln90_fu_321_p2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(\icmp_ln90_reg_656[0]_i_1_n_4 ));
  FDRE \icmp_ln90_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln90_reg_656[0]_i_1_n_4 ),
        .Q(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAFFAAAAAA08AA)) 
    \icmp_ln96_reg_665[0]_i_1 
       (.I0(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem0_WREADY),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln90_fu_321_p2),
        .I5(icmp_ln96_fu_398_p2),
        .O(\icmp_ln96_reg_665[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \icmp_ln96_reg_665[0]_i_2 
       (.I0(itr_fu_140_reg[3]),
        .I1(itr_fu_140_reg[1]),
        .I2(itr_fu_140_reg[0]),
        .I3(itr_fu_140_reg[4]),
        .I4(itr_fu_140_reg[2]),
        .O(icmp_ln96_fu_398_p2));
  FDRE \icmp_ln96_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln96_reg_665[0]_i_1_n_4 ),
        .Q(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \itr_fu_140[0]_i_2 
       (.I0(itr_fu_140_reg[0]),
        .O(\itr_fu_140[0]_i_2_n_4 ));
  FDRE \itr_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[0]_i_1_n_11 ),
        .Q(itr_fu_140_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \itr_fu_140_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\itr_fu_140_reg[0]_i_1_n_4 ,\itr_fu_140_reg[0]_i_1_n_5 ,\itr_fu_140_reg[0]_i_1_n_6 ,\itr_fu_140_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\itr_fu_140_reg[0]_i_1_n_8 ,\itr_fu_140_reg[0]_i_1_n_9 ,\itr_fu_140_reg[0]_i_1_n_10 ,\itr_fu_140_reg[0]_i_1_n_11 }),
        .S({itr_fu_140_reg[3:1],\itr_fu_140[0]_i_2_n_4 }));
  FDRE \itr_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[8]_i_1_n_9 ),
        .Q(itr_fu_140_reg__0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[8]_i_1_n_8 ),
        .Q(itr_fu_140_reg__0[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[12]_i_1_n_11 ),
        .Q(itr_fu_140_reg__0[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \itr_fu_140_reg[12]_i_1 
       (.CI(\itr_fu_140_reg[8]_i_1_n_4 ),
        .CO(\NLW_itr_fu_140_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_itr_fu_140_reg[12]_i_1_O_UNCONNECTED [3:1],\itr_fu_140_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,itr_fu_140_reg__0[12]}));
  FDRE \itr_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[0]_i_1_n_10 ),
        .Q(itr_fu_140_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[0]_i_1_n_9 ),
        .Q(itr_fu_140_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[0]_i_1_n_8 ),
        .Q(itr_fu_140_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[4]_i_1_n_11 ),
        .Q(itr_fu_140_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \itr_fu_140_reg[4]_i_1 
       (.CI(\itr_fu_140_reg[0]_i_1_n_4 ),
        .CO({\itr_fu_140_reg[4]_i_1_n_4 ,\itr_fu_140_reg[4]_i_1_n_5 ,\itr_fu_140_reg[4]_i_1_n_6 ,\itr_fu_140_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\itr_fu_140_reg[4]_i_1_n_8 ,\itr_fu_140_reg[4]_i_1_n_9 ,\itr_fu_140_reg[4]_i_1_n_10 ,\itr_fu_140_reg[4]_i_1_n_11 }),
        .S({itr_fu_140_reg__0[7:5],itr_fu_140_reg[4]}));
  FDRE \itr_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[4]_i_1_n_10 ),
        .Q(itr_fu_140_reg__0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[4]_i_1_n_9 ),
        .Q(itr_fu_140_reg__0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[4]_i_1_n_8 ),
        .Q(itr_fu_140_reg__0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \itr_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[8]_i_1_n_11 ),
        .Q(itr_fu_140_reg__0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \itr_fu_140_reg[8]_i_1 
       (.CI(\itr_fu_140_reg[4]_i_1_n_4 ),
        .CO({\itr_fu_140_reg[8]_i_1_n_4 ,\itr_fu_140_reg[8]_i_1_n_5 ,\itr_fu_140_reg[8]_i_1_n_6 ,\itr_fu_140_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\itr_fu_140_reg[8]_i_1_n_8 ,\itr_fu_140_reg[8]_i_1_n_9 ,\itr_fu_140_reg[8]_i_1_n_10 ,\itr_fu_140_reg[8]_i_1_n_11 }),
        .S(itr_fu_140_reg__0[11:8]));
  FDRE \itr_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(\itr_fu_140_reg[8]_i_1_n_10 ),
        .Q(itr_fu_140_reg__0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_136[0]_i_1 
       (.I0(icmp_ln92_fu_343_p2),
        .I1(j_fu_136[0]),
        .O(j_2_fu_404_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[12]_i_2 
       (.I0(j_fu_136[12]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[12]_i_3 
       (.I0(j_fu_136[11]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[12]_i_4 
       (.I0(j_fu_136[10]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[12]_i_5 
       (.I0(j_fu_136[9]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[16]_i_2 
       (.I0(j_fu_136[16]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[16]_i_3 
       (.I0(j_fu_136[15]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[16]_i_4 
       (.I0(j_fu_136[14]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[16]_i_5 
       (.I0(j_fu_136[13]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[20]_i_2 
       (.I0(j_fu_136[20]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[20]_i_3 
       (.I0(j_fu_136[19]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[20]_i_4 
       (.I0(j_fu_136[18]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[20]_i_5 
       (.I0(j_fu_136[17]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[24]_i_2 
       (.I0(j_fu_136[24]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[24]_i_3 
       (.I0(j_fu_136[23]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[24]_i_4 
       (.I0(j_fu_136[22]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[24]_i_5 
       (.I0(j_fu_136[21]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[28]_i_2 
       (.I0(j_fu_136[28]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[28]_i_3 
       (.I0(j_fu_136[27]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[28]_i_4 
       (.I0(j_fu_136[26]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[28]_i_5 
       (.I0(j_fu_136[25]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \j_fu_136[31]_i_10 
       (.I0(itr_fu_140_reg[3]),
        .I1(itr_fu_140_reg[4]),
        .I2(itr_fu_140_reg[1]),
        .I3(itr_fu_140_reg[2]),
        .O(\j_fu_136[31]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0000000080888888)) 
    \j_fu_136[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(icmp_ln90_fu_321_p2),
        .O(\j_fu_136[31]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[31]_i_4 
       (.I0(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I1(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(\j_fu_136[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \j_fu_136[31]_i_5 
       (.I0(\j_fu_136[31]_i_9_n_4 ),
        .I1(\j_fu_136[31]_i_10_n_4 ),
        .I2(itr_fu_140_reg__0[7]),
        .I3(itr_fu_140_reg__0[8]),
        .I4(itr_fu_140_reg__0[5]),
        .I5(itr_fu_140_reg__0[6]),
        .O(icmp_ln90_fu_321_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[31]_i_6 
       (.I0(j_fu_136[31]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[31]_i_7 
       (.I0(j_fu_136[30]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[31]_i_8 
       (.I0(j_fu_136[29]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[29]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \j_fu_136[31]_i_9 
       (.I0(itr_fu_140_reg__0[12]),
        .I1(itr_fu_140_reg__0[10]),
        .I2(itr_fu_140_reg__0[9]),
        .I3(itr_fu_140_reg__0[11]),
        .I4(itr_fu_140_reg[0]),
        .O(\j_fu_136[31]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[4]_i_2 
       (.I0(j_fu_136[0]),
        .I1(icmp_ln92_fu_343_p2),
        .O(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[4]_i_3 
       (.I0(j_fu_136[4]),
        .I1(icmp_ln92_fu_343_p2),
        .O(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[4]_i_4 
       (.I0(j_fu_136[3]),
        .I1(icmp_ln92_fu_343_p2),
        .O(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[4]_i_5 
       (.I0(j_fu_136[2]),
        .I1(icmp_ln92_fu_343_p2),
        .O(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[4]_i_6 
       (.I0(j_fu_136[1]),
        .I1(icmp_ln92_fu_343_p2),
        .O(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[8]_i_2 
       (.I0(j_fu_136[8]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[8]_i_3 
       (.I0(j_fu_136[7]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[8]_i_4 
       (.I0(j_fu_136[6]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_136[8]_i_5 
       (.I0(j_fu_136[5]),
        .I1(icmp_ln92_fu_343_p2),
        .O(\j_fu_136[8]_i_5_n_4 ));
  FDRE \j_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[0]),
        .Q(j_fu_136[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[10]),
        .Q(j_fu_136[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[11]),
        .Q(j_fu_136[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[12]),
        .Q(j_fu_136[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[12]_i_1 
       (.CI(\j_fu_136_reg[8]_i_1_n_4 ),
        .CO({\j_fu_136_reg[12]_i_1_n_4 ,\j_fu_136_reg[12]_i_1_n_5 ,\j_fu_136_reg[12]_i_1_n_6 ,\j_fu_136_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[12:9]),
        .S(j_1_fu_375_p3[12:9]));
  FDRE \j_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[13]),
        .Q(j_fu_136[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[14]),
        .Q(j_fu_136[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[15]),
        .Q(j_fu_136[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[16]),
        .Q(j_fu_136[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[16]_i_1 
       (.CI(\j_fu_136_reg[12]_i_1_n_4 ),
        .CO({\j_fu_136_reg[16]_i_1_n_4 ,\j_fu_136_reg[16]_i_1_n_5 ,\j_fu_136_reg[16]_i_1_n_6 ,\j_fu_136_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[16:13]),
        .S(j_1_fu_375_p3[16:13]));
  FDRE \j_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[17]),
        .Q(j_fu_136[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[18]),
        .Q(j_fu_136[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[19]),
        .Q(j_fu_136[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[1]),
        .Q(j_fu_136[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[20]),
        .Q(j_fu_136[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[20]_i_1 
       (.CI(\j_fu_136_reg[16]_i_1_n_4 ),
        .CO({\j_fu_136_reg[20]_i_1_n_4 ,\j_fu_136_reg[20]_i_1_n_5 ,\j_fu_136_reg[20]_i_1_n_6 ,\j_fu_136_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[20:17]),
        .S(j_1_fu_375_p3[20:17]));
  FDRE \j_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[21]),
        .Q(j_fu_136[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[22]),
        .Q(j_fu_136[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[23]),
        .Q(j_fu_136[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[24] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[24]),
        .Q(j_fu_136[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[24]_i_1 
       (.CI(\j_fu_136_reg[20]_i_1_n_4 ),
        .CO({\j_fu_136_reg[24]_i_1_n_4 ,\j_fu_136_reg[24]_i_1_n_5 ,\j_fu_136_reg[24]_i_1_n_6 ,\j_fu_136_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[24:21]),
        .S(j_1_fu_375_p3[24:21]));
  FDRE \j_fu_136_reg[25] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[25]),
        .Q(j_fu_136[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[26] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[26]),
        .Q(j_fu_136[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[27] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[27]),
        .Q(j_fu_136[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[28] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[28]),
        .Q(j_fu_136[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[28]_i_1 
       (.CI(\j_fu_136_reg[24]_i_1_n_4 ),
        .CO({\j_fu_136_reg[28]_i_1_n_4 ,\j_fu_136_reg[28]_i_1_n_5 ,\j_fu_136_reg[28]_i_1_n_6 ,\j_fu_136_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[28:25]),
        .S(j_1_fu_375_p3[28:25]));
  FDRE \j_fu_136_reg[29] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[29]),
        .Q(j_fu_136[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[2]),
        .Q(j_fu_136[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[30] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[30]),
        .Q(j_fu_136[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[31] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[31]),
        .Q(j_fu_136[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[31]_i_3 
       (.CI(\j_fu_136_reg[28]_i_1_n_4 ),
        .CO({\NLW_j_fu_136_reg[31]_i_3_CO_UNCONNECTED [3:2],\j_fu_136_reg[31]_i_3_n_6 ,\j_fu_136_reg[31]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_136_reg[31]_i_3_O_UNCONNECTED [3],j_2_fu_404_p2[31:29]}),
        .S({1'b0,j_1_fu_375_p3[31:29]}));
  FDRE \j_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[3]),
        .Q(j_fu_136[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[4]),
        .Q(j_fu_136[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_136_reg[4]_i_1_n_4 ,\j_fu_136_reg[4]_i_1_n_5 ,\j_fu_136_reg[4]_i_1_n_6 ,\j_fu_136_reg[4]_i_1_n_7 }),
        .CYINIT(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[4:1]),
        .S(grp_matmul_Pipeline_writeC_fu_151_C_V_address0[4:1]));
  FDRE \j_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[5]),
        .Q(j_fu_136[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[6]),
        .Q(j_fu_136[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[7]),
        .Q(j_fu_136[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \j_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[8]),
        .Q(j_fu_136[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_136_reg[8]_i_1 
       (.CI(\j_fu_136_reg[4]_i_1_n_4 ),
        .CO({\j_fu_136_reg[8]_i_1_n_4 ,\j_fu_136_reg[8]_i_1_n_5 ,\j_fu_136_reg[8]_i_1_n_6 ,\j_fu_136_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_404_p2[8:5]),
        .S({j_1_fu_375_p3[8:6],\j_fu_136[8]_i_5_n_4 }));
  FDRE \j_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(\j_fu_136[31]_i_2_n_4 ),
        .D(j_2_fu_404_p2[9]),
        .Q(j_fu_136[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_10
       (.I0(mem_reg_i_50_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_51_n_4),
        .I3(mem_reg_i_52_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_53_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_100
       (.I0(trunc_ln96_8_reg_729[2]),
        .I1(trunc_ln96_6_reg_719[2]),
        .I2(trunc_ln96_7_reg_724[2]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_100_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_101
       (.I0(mem_reg_i_218_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_219_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[2]),
        .O(mem_reg_i_101_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_102
       (.I0(trunc_ln96_5_reg_714[1]),
        .I1(trunc_ln96_3_reg_704[1]),
        .I2(trunc_ln96_4_reg_709[1]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_102_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_103
       (.I0(trunc_ln96_2_reg_699[1]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[1] ),
        .I3(trunc_ln96_1_reg_694[1]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_103_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_104
       (.I0(trunc_ln96_8_reg_729[1]),
        .I1(trunc_ln96_6_reg_719[1]),
        .I2(trunc_ln96_7_reg_724[1]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_104_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_105
       (.I0(mem_reg_i_220_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_221_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[1]),
        .O(mem_reg_i_105_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_106
       (.I0(trunc_ln96_5_reg_714[0]),
        .I1(trunc_ln96_3_reg_704[0]),
        .I2(trunc_ln96_4_reg_709[0]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_106_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_107
       (.I0(trunc_ln96_2_reg_699[0]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[0] ),
        .I3(trunc_ln96_1_reg_694[0]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_107_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_108
       (.I0(trunc_ln96_8_reg_729[0]),
        .I1(trunc_ln96_6_reg_719[0]),
        .I2(trunc_ln96_7_reg_724[0]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_108_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_109
       (.I0(mem_reg_i_222_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_223_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[0]),
        .O(mem_reg_i_109_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_11
       (.I0(mem_reg_i_54_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_55_n_4),
        .I3(mem_reg_i_56_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_57_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_110
       (.I0(trunc_ln96_5_reg_714[31]),
        .I1(trunc_ln96_3_reg_704[31]),
        .I2(trunc_ln96_4_reg_709[31]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_110_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_111
       (.I0(trunc_ln96_2_reg_699[31]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[31] ),
        .I3(trunc_ln96_1_reg_694[31]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_111_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_112
       (.I0(trunc_ln96_8_reg_729[31]),
        .I1(trunc_ln96_6_reg_719[31]),
        .I2(trunc_ln96_7_reg_724[31]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_112_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_113
       (.I0(mem_reg_i_224_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_225_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[31]),
        .O(mem_reg_i_113_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_114
       (.I0(trunc_ln96_5_reg_714[30]),
        .I1(trunc_ln96_3_reg_704[30]),
        .I2(trunc_ln96_4_reg_709[30]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_114_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_115
       (.I0(trunc_ln96_2_reg_699[30]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[30] ),
        .I3(trunc_ln96_1_reg_694[30]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_115_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_116
       (.I0(trunc_ln96_8_reg_729[30]),
        .I1(trunc_ln96_6_reg_719[30]),
        .I2(trunc_ln96_7_reg_724[30]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_116_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_117
       (.I0(mem_reg_i_226_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_227_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[30]),
        .O(mem_reg_i_117_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_118
       (.I0(trunc_ln96_5_reg_714[29]),
        .I1(trunc_ln96_3_reg_704[29]),
        .I2(trunc_ln96_4_reg_709[29]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_118_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_119
       (.I0(trunc_ln96_2_reg_699[29]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[29] ),
        .I3(trunc_ln96_1_reg_694[29]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_119_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_12
       (.I0(mem_reg_i_58_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_59_n_4),
        .I3(mem_reg_i_60_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_61_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_120
       (.I0(trunc_ln96_8_reg_729[29]),
        .I1(trunc_ln96_6_reg_719[29]),
        .I2(trunc_ln96_7_reg_724[29]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_120_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_121
       (.I0(mem_reg_i_228_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_229_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[29]),
        .O(mem_reg_i_121_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_122
       (.I0(trunc_ln96_5_reg_714[28]),
        .I1(trunc_ln96_3_reg_704[28]),
        .I2(trunc_ln96_4_reg_709[28]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_122_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_123
       (.I0(trunc_ln96_2_reg_699[28]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[28] ),
        .I3(trunc_ln96_1_reg_694[28]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_123_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_124
       (.I0(trunc_ln96_8_reg_729[28]),
        .I1(trunc_ln96_6_reg_719[28]),
        .I2(trunc_ln96_7_reg_724[28]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_124_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_125
       (.I0(mem_reg_i_230_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_231_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[28]),
        .O(mem_reg_i_125_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_126
       (.I0(trunc_ln96_5_reg_714[27]),
        .I1(trunc_ln96_3_reg_704[27]),
        .I2(trunc_ln96_4_reg_709[27]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_126_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_127
       (.I0(trunc_ln96_2_reg_699[27]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[27] ),
        .I3(trunc_ln96_1_reg_694[27]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_127_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_128
       (.I0(trunc_ln96_8_reg_729[27]),
        .I1(trunc_ln96_6_reg_719[27]),
        .I2(trunc_ln96_7_reg_724[27]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_128_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_129
       (.I0(mem_reg_i_232_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_233_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[27]),
        .O(mem_reg_i_129_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_13
       (.I0(mem_reg_i_62_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_63_n_4),
        .I3(mem_reg_i_64_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_65_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_130
       (.I0(trunc_ln96_5_reg_714[26]),
        .I1(trunc_ln96_3_reg_704[26]),
        .I2(trunc_ln96_4_reg_709[26]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_130_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_131
       (.I0(trunc_ln96_2_reg_699[26]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[26] ),
        .I3(trunc_ln96_1_reg_694[26]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_131_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_132
       (.I0(trunc_ln96_8_reg_729[26]),
        .I1(trunc_ln96_6_reg_719[26]),
        .I2(trunc_ln96_7_reg_724[26]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_132_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_133
       (.I0(mem_reg_i_234_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_235_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[26]),
        .O(mem_reg_i_133_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_134
       (.I0(trunc_ln96_5_reg_714[25]),
        .I1(trunc_ln96_3_reg_704[25]),
        .I2(trunc_ln96_4_reg_709[25]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_134_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_135
       (.I0(trunc_ln96_2_reg_699[25]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[25] ),
        .I3(trunc_ln96_1_reg_694[25]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_135_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_136
       (.I0(trunc_ln96_8_reg_729[25]),
        .I1(trunc_ln96_6_reg_719[25]),
        .I2(trunc_ln96_7_reg_724[25]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_136_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_137
       (.I0(mem_reg_i_236_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_237_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[25]),
        .O(mem_reg_i_137_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_138
       (.I0(trunc_ln96_5_reg_714[24]),
        .I1(trunc_ln96_3_reg_704[24]),
        .I2(trunc_ln96_4_reg_709[24]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_138_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_139
       (.I0(trunc_ln96_2_reg_699[24]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[24] ),
        .I3(trunc_ln96_1_reg_694[24]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_139_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_14
       (.I0(mem_reg_i_66_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_67_n_4),
        .I3(mem_reg_i_68_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_69_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_140
       (.I0(trunc_ln96_8_reg_729[24]),
        .I1(trunc_ln96_6_reg_719[24]),
        .I2(trunc_ln96_7_reg_724[24]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_140_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_141
       (.I0(mem_reg_i_238_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_239_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[24]),
        .O(mem_reg_i_141_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_142
       (.I0(trunc_ln96_5_reg_714[23]),
        .I1(trunc_ln96_3_reg_704[23]),
        .I2(trunc_ln96_4_reg_709[23]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_142_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_143
       (.I0(trunc_ln96_2_reg_699[23]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[23] ),
        .I3(trunc_ln96_1_reg_694[23]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_143_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_144
       (.I0(trunc_ln96_8_reg_729[23]),
        .I1(trunc_ln96_6_reg_719[23]),
        .I2(trunc_ln96_7_reg_724[23]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_144_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_145
       (.I0(mem_reg_i_240_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_241_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[23]),
        .O(mem_reg_i_145_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_146
       (.I0(trunc_ln96_5_reg_714[22]),
        .I1(trunc_ln96_3_reg_704[22]),
        .I2(trunc_ln96_4_reg_709[22]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_146_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_147
       (.I0(trunc_ln96_2_reg_699[22]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[22] ),
        .I3(trunc_ln96_1_reg_694[22]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_147_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_148
       (.I0(trunc_ln96_8_reg_729[22]),
        .I1(trunc_ln96_6_reg_719[22]),
        .I2(trunc_ln96_7_reg_724[22]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_148_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_149
       (.I0(mem_reg_i_242_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_243_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[22]),
        .O(mem_reg_i_149_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_15
       (.I0(mem_reg_i_70_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_71_n_4),
        .I3(mem_reg_i_72_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_73_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_150
       (.I0(trunc_ln96_5_reg_714[21]),
        .I1(trunc_ln96_3_reg_704[21]),
        .I2(trunc_ln96_4_reg_709[21]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_150_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_151
       (.I0(trunc_ln96_2_reg_699[21]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[21] ),
        .I3(trunc_ln96_1_reg_694[21]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_151_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_152
       (.I0(trunc_ln96_8_reg_729[21]),
        .I1(trunc_ln96_6_reg_719[21]),
        .I2(trunc_ln96_7_reg_724[21]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_152_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_153
       (.I0(mem_reg_i_244_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_245_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[21]),
        .O(mem_reg_i_153_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_154
       (.I0(trunc_ln96_5_reg_714[20]),
        .I1(trunc_ln96_3_reg_704[20]),
        .I2(trunc_ln96_4_reg_709[20]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_154_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_155
       (.I0(trunc_ln96_2_reg_699[20]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[20] ),
        .I3(trunc_ln96_1_reg_694[20]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_155_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_156
       (.I0(trunc_ln96_8_reg_729[20]),
        .I1(trunc_ln96_6_reg_719[20]),
        .I2(trunc_ln96_7_reg_724[20]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_156_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_157
       (.I0(mem_reg_i_246_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_247_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[20]),
        .O(mem_reg_i_157_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_158
       (.I0(trunc_ln96_5_reg_714[19]),
        .I1(trunc_ln96_3_reg_704[19]),
        .I2(trunc_ln96_4_reg_709[19]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_158_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_159
       (.I0(trunc_ln96_2_reg_699[19]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[19] ),
        .I3(trunc_ln96_1_reg_694[19]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_159_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_16
       (.I0(mem_reg_i_74_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_75_n_4),
        .I3(mem_reg_i_76_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_77_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_160
       (.I0(trunc_ln96_8_reg_729[19]),
        .I1(trunc_ln96_6_reg_719[19]),
        .I2(trunc_ln96_7_reg_724[19]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_160_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_161
       (.I0(mem_reg_i_248_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_249_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[19]),
        .O(mem_reg_i_161_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_162
       (.I0(trunc_ln96_5_reg_714[18]),
        .I1(trunc_ln96_3_reg_704[18]),
        .I2(trunc_ln96_4_reg_709[18]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_162_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_163
       (.I0(trunc_ln96_2_reg_699[18]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[18] ),
        .I3(trunc_ln96_1_reg_694[18]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_163_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_164
       (.I0(trunc_ln96_8_reg_729[18]),
        .I1(trunc_ln96_6_reg_719[18]),
        .I2(trunc_ln96_7_reg_724[18]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_164_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_165
       (.I0(mem_reg_i_250_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_251_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[18]),
        .O(mem_reg_i_165_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_166
       (.I0(trunc_ln96_5_reg_714[17]),
        .I1(trunc_ln96_3_reg_704[17]),
        .I2(trunc_ln96_4_reg_709[17]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_166_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_167
       (.I0(trunc_ln96_2_reg_699[17]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[17] ),
        .I3(trunc_ln96_1_reg_694[17]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_167_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_168
       (.I0(trunc_ln96_8_reg_729[17]),
        .I1(trunc_ln96_6_reg_719[17]),
        .I2(trunc_ln96_7_reg_724[17]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_168_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_169
       (.I0(mem_reg_i_252_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_253_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[17]),
        .O(mem_reg_i_169_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_17
       (.I0(mem_reg_i_78_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_79_n_4),
        .I3(mem_reg_i_80_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_81_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_170
       (.I0(trunc_ln96_5_reg_714[16]),
        .I1(trunc_ln96_3_reg_704[16]),
        .I2(trunc_ln96_4_reg_709[16]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_170_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_171
       (.I0(trunc_ln96_2_reg_699[16]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[16] ),
        .I3(trunc_ln96_1_reg_694[16]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_171_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_172
       (.I0(trunc_ln96_8_reg_729[16]),
        .I1(trunc_ln96_6_reg_719[16]),
        .I2(trunc_ln96_7_reg_724[16]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_172_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_173
       (.I0(mem_reg_i_254_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_255_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[16]),
        .O(mem_reg_i_173_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    mem_reg_i_174
       (.I0(p_48_in),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(p_50_in),
        .I3(p_44_in),
        .I4(p_46_in),
        .I5(mem_reg_i_256_n_4),
        .O(mem_reg_i_174_n_4));
  LUT6 #(
    .INIT(64'hF222000022220000)) 
    mem_reg_i_175
       (.I0(mem_reg_i_257_n_4),
        .I1(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(mem_reg_i_175_n_4));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h32)) 
    mem_reg_i_176
       (.I0(p_60_in),
        .I1(ap_block_pp0_stage2_1100168_out),
        .I2(p_32_in),
        .O(mem_reg_i_176_n_4));
  LUT6 #(
    .INIT(64'h0C0CFFFF0C0CFFAE)) 
    mem_reg_i_177
       (.I0(p_38_in),
        .I1(p_37_in),
        .I2(ap_block_pp0_stage0_1100116_out),
        .I3(p_42_in),
        .I4(ap_block_pp0_stage2_1100168_out),
        .I5(p_40_in),
        .O(mem_reg_i_177_n_4));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_178
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_46_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_179
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_42_in));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_18
       (.I0(mem_reg_i_82_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_83_n_4),
        .I3(mem_reg_i_84_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_85_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_180
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_44_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_181
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_50_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_182
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_48_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_183
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_52_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_184
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_40_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_185
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_38_in));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_186
       (.I0(p_44_in),
        .I1(p_42_in),
        .I2(p_46_in),
        .O(mem_reg_i_186_n_4));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_187
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_56_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_188
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_189
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_58_in));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_19
       (.I0(mem_reg_i_86_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_87_n_4),
        .I3(mem_reg_i_88_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_89_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    mem_reg_i_190
       (.I0(p_32_in),
        .I1(p_60_in),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(mem_reg_i_190_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_191
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .O(mem_reg_i_191_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_192
       (.I0(trunc_ln96_13_reg_759[15]),
        .I1(trunc_ln96_11_reg_749[15]),
        .I2(trunc_ln96_12_reg_754[15]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_192_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_193
       (.I0(trunc_ln96_10_reg_744[15]),
        .I1(trunc_ln96_9_reg_734[15]),
        .I2(trunc_ln96_s_reg_739[15]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_193_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_194
       (.I0(trunc_ln96_13_reg_759[14]),
        .I1(trunc_ln96_11_reg_749[14]),
        .I2(trunc_ln96_12_reg_754[14]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_194_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_195
       (.I0(trunc_ln96_10_reg_744[14]),
        .I1(trunc_ln96_9_reg_734[14]),
        .I2(trunc_ln96_s_reg_739[14]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_195_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_196
       (.I0(trunc_ln96_13_reg_759[13]),
        .I1(trunc_ln96_11_reg_749[13]),
        .I2(trunc_ln96_12_reg_754[13]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_196_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_197
       (.I0(trunc_ln96_10_reg_744[13]),
        .I1(trunc_ln96_9_reg_734[13]),
        .I2(trunc_ln96_s_reg_739[13]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_197_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_198
       (.I0(trunc_ln96_13_reg_759[12]),
        .I1(trunc_ln96_11_reg_749[12]),
        .I2(trunc_ln96_12_reg_754[12]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_198_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_199
       (.I0(trunc_ln96_10_reg_744[12]),
        .I1(trunc_ln96_9_reg_734[12]),
        .I2(trunc_ln96_s_reg_739[12]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_199_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_20
       (.I0(mem_reg_i_90_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_91_n_4),
        .I3(mem_reg_i_92_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_93_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_200
       (.I0(trunc_ln96_13_reg_759[11]),
        .I1(trunc_ln96_11_reg_749[11]),
        .I2(trunc_ln96_12_reg_754[11]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_200_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_201
       (.I0(trunc_ln96_10_reg_744[11]),
        .I1(trunc_ln96_9_reg_734[11]),
        .I2(trunc_ln96_s_reg_739[11]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_201_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_202
       (.I0(trunc_ln96_13_reg_759[10]),
        .I1(trunc_ln96_11_reg_749[10]),
        .I2(trunc_ln96_12_reg_754[10]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_202_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_203
       (.I0(trunc_ln96_10_reg_744[10]),
        .I1(trunc_ln96_9_reg_734[10]),
        .I2(trunc_ln96_s_reg_739[10]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_203_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_204
       (.I0(trunc_ln96_13_reg_759[9]),
        .I1(trunc_ln96_11_reg_749[9]),
        .I2(trunc_ln96_12_reg_754[9]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_204_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_205
       (.I0(trunc_ln96_10_reg_744[9]),
        .I1(trunc_ln96_9_reg_734[9]),
        .I2(trunc_ln96_s_reg_739[9]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_205_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_206
       (.I0(trunc_ln96_13_reg_759[8]),
        .I1(trunc_ln96_11_reg_749[8]),
        .I2(trunc_ln96_12_reg_754[8]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_206_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_207
       (.I0(trunc_ln96_10_reg_744[8]),
        .I1(trunc_ln96_9_reg_734[8]),
        .I2(trunc_ln96_s_reg_739[8]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_207_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_208
       (.I0(trunc_ln96_13_reg_759[7]),
        .I1(trunc_ln96_11_reg_749[7]),
        .I2(trunc_ln96_12_reg_754[7]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_208_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_209
       (.I0(trunc_ln96_10_reg_744[7]),
        .I1(trunc_ln96_9_reg_734[7]),
        .I2(trunc_ln96_s_reg_739[7]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_209_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_21
       (.I0(mem_reg_i_94_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_95_n_4),
        .I3(mem_reg_i_96_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_97_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_210
       (.I0(trunc_ln96_13_reg_759[6]),
        .I1(trunc_ln96_11_reg_749[6]),
        .I2(trunc_ln96_12_reg_754[6]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_210_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_211
       (.I0(trunc_ln96_10_reg_744[6]),
        .I1(trunc_ln96_9_reg_734[6]),
        .I2(trunc_ln96_s_reg_739[6]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_211_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_212
       (.I0(trunc_ln96_13_reg_759[5]),
        .I1(trunc_ln96_11_reg_749[5]),
        .I2(trunc_ln96_12_reg_754[5]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_212_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_213
       (.I0(trunc_ln96_10_reg_744[5]),
        .I1(trunc_ln96_9_reg_734[5]),
        .I2(trunc_ln96_s_reg_739[5]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_213_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_214
       (.I0(trunc_ln96_13_reg_759[4]),
        .I1(trunc_ln96_11_reg_749[4]),
        .I2(trunc_ln96_12_reg_754[4]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_214_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_215
       (.I0(trunc_ln96_10_reg_744[4]),
        .I1(trunc_ln96_9_reg_734[4]),
        .I2(trunc_ln96_s_reg_739[4]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_215_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_216
       (.I0(trunc_ln96_13_reg_759[3]),
        .I1(trunc_ln96_11_reg_749[3]),
        .I2(trunc_ln96_12_reg_754[3]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_216_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_217
       (.I0(trunc_ln96_10_reg_744[3]),
        .I1(trunc_ln96_9_reg_734[3]),
        .I2(trunc_ln96_s_reg_739[3]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_217_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_218
       (.I0(trunc_ln96_13_reg_759[2]),
        .I1(trunc_ln96_11_reg_749[2]),
        .I2(trunc_ln96_12_reg_754[2]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_218_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_219
       (.I0(trunc_ln96_10_reg_744[2]),
        .I1(trunc_ln96_9_reg_734[2]),
        .I2(trunc_ln96_s_reg_739[2]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_219_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_22
       (.I0(mem_reg_i_98_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_99_n_4),
        .I3(mem_reg_i_100_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_101_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_220
       (.I0(trunc_ln96_13_reg_759[1]),
        .I1(trunc_ln96_11_reg_749[1]),
        .I2(trunc_ln96_12_reg_754[1]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_220_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_221
       (.I0(trunc_ln96_10_reg_744[1]),
        .I1(trunc_ln96_9_reg_734[1]),
        .I2(trunc_ln96_s_reg_739[1]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_221_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_222
       (.I0(trunc_ln96_13_reg_759[0]),
        .I1(trunc_ln96_11_reg_749[0]),
        .I2(trunc_ln96_12_reg_754[0]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_222_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_223
       (.I0(trunc_ln96_10_reg_744[0]),
        .I1(trunc_ln96_9_reg_734[0]),
        .I2(trunc_ln96_s_reg_739[0]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_223_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_224
       (.I0(trunc_ln96_13_reg_759[31]),
        .I1(trunc_ln96_11_reg_749[31]),
        .I2(trunc_ln96_12_reg_754[31]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_224_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_225
       (.I0(trunc_ln96_10_reg_744[31]),
        .I1(trunc_ln96_9_reg_734[31]),
        .I2(trunc_ln96_s_reg_739[31]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_225_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_226
       (.I0(trunc_ln96_13_reg_759[30]),
        .I1(trunc_ln96_11_reg_749[30]),
        .I2(trunc_ln96_12_reg_754[30]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_226_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_227
       (.I0(trunc_ln96_10_reg_744[30]),
        .I1(trunc_ln96_9_reg_734[30]),
        .I2(trunc_ln96_s_reg_739[30]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_227_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_228
       (.I0(trunc_ln96_13_reg_759[29]),
        .I1(trunc_ln96_11_reg_749[29]),
        .I2(trunc_ln96_12_reg_754[29]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_228_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_229
       (.I0(trunc_ln96_10_reg_744[29]),
        .I1(trunc_ln96_9_reg_734[29]),
        .I2(trunc_ln96_s_reg_739[29]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_229_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_23
       (.I0(mem_reg_i_102_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_103_n_4),
        .I3(mem_reg_i_104_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_105_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_230
       (.I0(trunc_ln96_13_reg_759[28]),
        .I1(trunc_ln96_11_reg_749[28]),
        .I2(trunc_ln96_12_reg_754[28]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_230_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_231
       (.I0(trunc_ln96_10_reg_744[28]),
        .I1(trunc_ln96_9_reg_734[28]),
        .I2(trunc_ln96_s_reg_739[28]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_231_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_232
       (.I0(trunc_ln96_13_reg_759[27]),
        .I1(trunc_ln96_11_reg_749[27]),
        .I2(trunc_ln96_12_reg_754[27]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_232_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_233
       (.I0(trunc_ln96_10_reg_744[27]),
        .I1(trunc_ln96_9_reg_734[27]),
        .I2(trunc_ln96_s_reg_739[27]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_233_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_234
       (.I0(trunc_ln96_13_reg_759[26]),
        .I1(trunc_ln96_11_reg_749[26]),
        .I2(trunc_ln96_12_reg_754[26]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_234_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_235
       (.I0(trunc_ln96_10_reg_744[26]),
        .I1(trunc_ln96_9_reg_734[26]),
        .I2(trunc_ln96_s_reg_739[26]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_235_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_236
       (.I0(trunc_ln96_13_reg_759[25]),
        .I1(trunc_ln96_11_reg_749[25]),
        .I2(trunc_ln96_12_reg_754[25]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_236_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_237
       (.I0(trunc_ln96_10_reg_744[25]),
        .I1(trunc_ln96_9_reg_734[25]),
        .I2(trunc_ln96_s_reg_739[25]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_237_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_238
       (.I0(trunc_ln96_13_reg_759[24]),
        .I1(trunc_ln96_11_reg_749[24]),
        .I2(trunc_ln96_12_reg_754[24]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_238_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_239
       (.I0(trunc_ln96_10_reg_744[24]),
        .I1(trunc_ln96_9_reg_734[24]),
        .I2(trunc_ln96_s_reg_739[24]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_239_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_24
       (.I0(mem_reg_i_106_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_107_n_4),
        .I3(mem_reg_i_108_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_109_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_240
       (.I0(trunc_ln96_13_reg_759[23]),
        .I1(trunc_ln96_11_reg_749[23]),
        .I2(trunc_ln96_12_reg_754[23]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_240_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_241
       (.I0(trunc_ln96_10_reg_744[23]),
        .I1(trunc_ln96_9_reg_734[23]),
        .I2(trunc_ln96_s_reg_739[23]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_241_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_242
       (.I0(trunc_ln96_13_reg_759[22]),
        .I1(trunc_ln96_11_reg_749[22]),
        .I2(trunc_ln96_12_reg_754[22]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_242_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_243
       (.I0(trunc_ln96_10_reg_744[22]),
        .I1(trunc_ln96_9_reg_734[22]),
        .I2(trunc_ln96_s_reg_739[22]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_243_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_244
       (.I0(trunc_ln96_13_reg_759[21]),
        .I1(trunc_ln96_11_reg_749[21]),
        .I2(trunc_ln96_12_reg_754[21]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_244_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_245
       (.I0(trunc_ln96_10_reg_744[21]),
        .I1(trunc_ln96_9_reg_734[21]),
        .I2(trunc_ln96_s_reg_739[21]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_245_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_246
       (.I0(trunc_ln96_13_reg_759[20]),
        .I1(trunc_ln96_11_reg_749[20]),
        .I2(trunc_ln96_12_reg_754[20]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_246_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_247
       (.I0(trunc_ln96_10_reg_744[20]),
        .I1(trunc_ln96_9_reg_734[20]),
        .I2(trunc_ln96_s_reg_739[20]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_247_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_248
       (.I0(trunc_ln96_13_reg_759[19]),
        .I1(trunc_ln96_11_reg_749[19]),
        .I2(trunc_ln96_12_reg_754[19]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_248_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_249
       (.I0(trunc_ln96_10_reg_744[19]),
        .I1(trunc_ln96_9_reg_734[19]),
        .I2(trunc_ln96_s_reg_739[19]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_249_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_25
       (.I0(mem_reg_i_110_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_111_n_4),
        .I3(mem_reg_i_112_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_113_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_250
       (.I0(trunc_ln96_13_reg_759[18]),
        .I1(trunc_ln96_11_reg_749[18]),
        .I2(trunc_ln96_12_reg_754[18]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_250_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_251
       (.I0(trunc_ln96_10_reg_744[18]),
        .I1(trunc_ln96_9_reg_734[18]),
        .I2(trunc_ln96_s_reg_739[18]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_251_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_252
       (.I0(trunc_ln96_13_reg_759[17]),
        .I1(trunc_ln96_11_reg_749[17]),
        .I2(trunc_ln96_12_reg_754[17]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_252_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_253
       (.I0(trunc_ln96_10_reg_744[17]),
        .I1(trunc_ln96_9_reg_734[17]),
        .I2(trunc_ln96_s_reg_739[17]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_253_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_254
       (.I0(trunc_ln96_13_reg_759[16]),
        .I1(trunc_ln96_11_reg_749[16]),
        .I2(trunc_ln96_12_reg_754[16]),
        .I3(p_37_in),
        .I4(p_60_in),
        .I5(p_32_in),
        .O(mem_reg_i_254_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_255
       (.I0(trunc_ln96_10_reg_744[16]),
        .I1(trunc_ln96_9_reg_734[16]),
        .I2(trunc_ln96_s_reg_739[16]),
        .I3(p_58_in),
        .I4(p_54_in),
        .I5(p_56_in),
        .O(mem_reg_i_255_n_4));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    mem_reg_i_256
       (.I0(p_54_in),
        .I1(p_52_in),
        .I2(p_58_in),
        .I3(ap_block_pp0_stage2_1100168_out),
        .I4(p_56_in),
        .O(mem_reg_i_256_n_4));
  LUT5 #(
    .INIT(32'h0000B800)) 
    mem_reg_i_257
       (.I0(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_block_pp0_stage2_1100168_out),
        .O(mem_reg_i_257_n_4));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    mem_reg_i_258
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(p_60_in));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    mem_reg_i_259
       (.I0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I1(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I2(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(p_32_in));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_26
       (.I0(mem_reg_i_114_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_115_n_4),
        .I3(mem_reg_i_116_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_117_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [30]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_260
       (.I0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I1(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(p_37_in));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    mem_reg_i_261
       (.I0(gmem0_WREADY),
        .I1(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I2(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_1100116_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_27
       (.I0(mem_reg_i_118_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_119_n_4),
        .I3(mem_reg_i_120_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_121_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_28
       (.I0(mem_reg_i_122_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_123_n_4),
        .I3(mem_reg_i_124_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_125_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_29
       (.I0(mem_reg_i_126_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_127_n_4),
        .I3(mem_reg_i_128_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_129_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_30
       (.I0(mem_reg_i_130_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_131_n_4),
        .I3(mem_reg_i_132_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_133_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_31
       (.I0(mem_reg_i_134_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_135_n_4),
        .I3(mem_reg_i_136_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_137_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_32
       (.I0(mem_reg_i_138_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_139_n_4),
        .I3(mem_reg_i_140_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_141_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_33
       (.I0(mem_reg_i_142_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_143_n_4),
        .I3(mem_reg_i_144_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_145_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_34
       (.I0(mem_reg_i_146_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_147_n_4),
        .I3(mem_reg_i_148_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_149_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_35
       (.I0(mem_reg_i_150_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_151_n_4),
        .I3(mem_reg_i_152_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_153_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_36
       (.I0(mem_reg_i_154_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_155_n_4),
        .I3(mem_reg_i_156_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_157_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_37
       (.I0(mem_reg_i_158_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_159_n_4),
        .I3(mem_reg_i_160_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_161_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_38
       (.I0(mem_reg_i_162_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_163_n_4),
        .I3(mem_reg_i_164_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_165_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_39
       (.I0(mem_reg_i_166_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_167_n_4),
        .I3(mem_reg_i_168_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_169_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_40
       (.I0(mem_reg_i_170_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_171_n_4),
        .I3(mem_reg_i_172_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_173_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    mem_reg_i_41
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mem_reg_i_174_n_4),
        .I3(mem_reg_i_175_n_4),
        .I4(mem_reg_i_176_n_4),
        .I5(mem_reg_i_177_n_4),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_44
       (.I0(trunc_ln96_5_reg_714[15]),
        .I1(trunc_ln96_3_reg_704[15]),
        .I2(trunc_ln96_4_reg_709[15]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_44_n_4));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_45
       (.I0(p_50_in),
        .I1(p_48_in),
        .I2(p_52_in),
        .O(mem_reg_i_45_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_46
       (.I0(trunc_ln96_2_reg_699[15]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[15] ),
        .I3(trunc_ln96_1_reg_694[15]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_46_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_47
       (.I0(trunc_ln96_8_reg_729[15]),
        .I1(trunc_ln96_6_reg_719[15]),
        .I2(trunc_ln96_7_reg_724[15]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_47_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_48
       (.I0(p_56_in),
        .I1(p_54_in),
        .I2(p_58_in),
        .I3(mem_reg_i_190_n_4),
        .I4(mem_reg_i_191_n_4),
        .O(mem_reg_i_48_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_49
       (.I0(mem_reg_i_192_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_193_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[15]),
        .O(mem_reg_i_49_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_50
       (.I0(trunc_ln96_5_reg_714[14]),
        .I1(trunc_ln96_3_reg_704[14]),
        .I2(trunc_ln96_4_reg_709[14]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_50_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_51
       (.I0(trunc_ln96_2_reg_699[14]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[14] ),
        .I3(trunc_ln96_1_reg_694[14]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_51_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_52
       (.I0(trunc_ln96_8_reg_729[14]),
        .I1(trunc_ln96_6_reg_719[14]),
        .I2(trunc_ln96_7_reg_724[14]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_52_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_53
       (.I0(mem_reg_i_194_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_195_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[14]),
        .O(mem_reg_i_53_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_54
       (.I0(trunc_ln96_5_reg_714[13]),
        .I1(trunc_ln96_3_reg_704[13]),
        .I2(trunc_ln96_4_reg_709[13]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_54_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_55
       (.I0(trunc_ln96_2_reg_699[13]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[13] ),
        .I3(trunc_ln96_1_reg_694[13]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_55_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_56
       (.I0(trunc_ln96_8_reg_729[13]),
        .I1(trunc_ln96_6_reg_719[13]),
        .I2(trunc_ln96_7_reg_724[13]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_56_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_57
       (.I0(mem_reg_i_196_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_197_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[13]),
        .O(mem_reg_i_57_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_58
       (.I0(trunc_ln96_5_reg_714[12]),
        .I1(trunc_ln96_3_reg_704[12]),
        .I2(trunc_ln96_4_reg_709[12]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_58_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_59
       (.I0(trunc_ln96_2_reg_699[12]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[12] ),
        .I3(trunc_ln96_1_reg_694[12]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_59_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_60
       (.I0(trunc_ln96_8_reg_729[12]),
        .I1(trunc_ln96_6_reg_719[12]),
        .I2(trunc_ln96_7_reg_724[12]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_60_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_61
       (.I0(mem_reg_i_198_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_199_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[12]),
        .O(mem_reg_i_61_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_62
       (.I0(trunc_ln96_5_reg_714[11]),
        .I1(trunc_ln96_3_reg_704[11]),
        .I2(trunc_ln96_4_reg_709[11]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_62_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_63
       (.I0(trunc_ln96_2_reg_699[11]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[11] ),
        .I3(trunc_ln96_1_reg_694[11]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_63_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_64
       (.I0(trunc_ln96_8_reg_729[11]),
        .I1(trunc_ln96_6_reg_719[11]),
        .I2(trunc_ln96_7_reg_724[11]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_64_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_65
       (.I0(mem_reg_i_200_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_201_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[11]),
        .O(mem_reg_i_65_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_66
       (.I0(trunc_ln96_5_reg_714[10]),
        .I1(trunc_ln96_3_reg_704[10]),
        .I2(trunc_ln96_4_reg_709[10]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_66_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_67
       (.I0(trunc_ln96_2_reg_699[10]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[10] ),
        .I3(trunc_ln96_1_reg_694[10]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_67_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_68
       (.I0(trunc_ln96_8_reg_729[10]),
        .I1(trunc_ln96_6_reg_719[10]),
        .I2(trunc_ln96_7_reg_724[10]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_68_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_69
       (.I0(mem_reg_i_202_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_203_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[10]),
        .O(mem_reg_i_69_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_70
       (.I0(trunc_ln96_5_reg_714[9]),
        .I1(trunc_ln96_3_reg_704[9]),
        .I2(trunc_ln96_4_reg_709[9]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_70_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_71
       (.I0(trunc_ln96_2_reg_699[9]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[9] ),
        .I3(trunc_ln96_1_reg_694[9]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_71_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_72
       (.I0(trunc_ln96_8_reg_729[9]),
        .I1(trunc_ln96_6_reg_719[9]),
        .I2(trunc_ln96_7_reg_724[9]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_72_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_73
       (.I0(mem_reg_i_204_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_205_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[9]),
        .O(mem_reg_i_73_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_74
       (.I0(trunc_ln96_5_reg_714[8]),
        .I1(trunc_ln96_3_reg_704[8]),
        .I2(trunc_ln96_4_reg_709[8]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_74_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_75
       (.I0(trunc_ln96_2_reg_699[8]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[8] ),
        .I3(trunc_ln96_1_reg_694[8]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_75_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_76
       (.I0(trunc_ln96_8_reg_729[8]),
        .I1(trunc_ln96_6_reg_719[8]),
        .I2(trunc_ln96_7_reg_724[8]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_76_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_77
       (.I0(mem_reg_i_206_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_207_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[8]),
        .O(mem_reg_i_77_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_78
       (.I0(trunc_ln96_5_reg_714[7]),
        .I1(trunc_ln96_3_reg_704[7]),
        .I2(trunc_ln96_4_reg_709[7]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_78_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_79
       (.I0(trunc_ln96_2_reg_699[7]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[7] ),
        .I3(trunc_ln96_1_reg_694[7]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_79_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_80
       (.I0(trunc_ln96_8_reg_729[7]),
        .I1(trunc_ln96_6_reg_719[7]),
        .I2(trunc_ln96_7_reg_724[7]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_80_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_81
       (.I0(mem_reg_i_208_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_209_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[7]),
        .O(mem_reg_i_81_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_82
       (.I0(trunc_ln96_5_reg_714[6]),
        .I1(trunc_ln96_3_reg_704[6]),
        .I2(trunc_ln96_4_reg_709[6]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_82_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_83
       (.I0(trunc_ln96_2_reg_699[6]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[6] ),
        .I3(trunc_ln96_1_reg_694[6]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_83_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_84
       (.I0(trunc_ln96_8_reg_729[6]),
        .I1(trunc_ln96_6_reg_719[6]),
        .I2(trunc_ln96_7_reg_724[6]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_84_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_85
       (.I0(mem_reg_i_210_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_211_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[6]),
        .O(mem_reg_i_85_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_86
       (.I0(trunc_ln96_5_reg_714[5]),
        .I1(trunc_ln96_3_reg_704[5]),
        .I2(trunc_ln96_4_reg_709[5]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_86_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_87
       (.I0(trunc_ln96_2_reg_699[5]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[5] ),
        .I3(trunc_ln96_1_reg_694[5]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_87_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_88
       (.I0(trunc_ln96_8_reg_729[5]),
        .I1(trunc_ln96_6_reg_719[5]),
        .I2(trunc_ln96_7_reg_724[5]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_88_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_89
       (.I0(mem_reg_i_212_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_213_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[5]),
        .O(mem_reg_i_89_n_4));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_9
       (.I0(mem_reg_i_44_n_4),
        .I1(mem_reg_i_45_n_4),
        .I2(mem_reg_i_46_n_4),
        .I3(mem_reg_i_47_n_4),
        .I4(mem_reg_i_48_n_4),
        .I5(mem_reg_i_49_n_4),
        .O(\trunc_ln96_5_reg_714_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_90
       (.I0(trunc_ln96_5_reg_714[4]),
        .I1(trunc_ln96_3_reg_704[4]),
        .I2(trunc_ln96_4_reg_709[4]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_90_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_91
       (.I0(trunc_ln96_2_reg_699[4]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[4] ),
        .I3(trunc_ln96_1_reg_694[4]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_91_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_92
       (.I0(trunc_ln96_8_reg_729[4]),
        .I1(trunc_ln96_6_reg_719[4]),
        .I2(trunc_ln96_7_reg_724[4]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_92_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_93
       (.I0(mem_reg_i_214_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_215_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[4]),
        .O(mem_reg_i_93_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_94
       (.I0(trunc_ln96_5_reg_714[3]),
        .I1(trunc_ln96_3_reg_704[3]),
        .I2(trunc_ln96_4_reg_709[3]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_94_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_95
       (.I0(trunc_ln96_2_reg_699[3]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[3] ),
        .I3(trunc_ln96_1_reg_694[3]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_95_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_96
       (.I0(trunc_ln96_8_reg_729[3]),
        .I1(trunc_ln96_6_reg_719[3]),
        .I2(trunc_ln96_7_reg_724[3]),
        .I3(p_52_in),
        .I4(p_48_in),
        .I5(p_50_in),
        .O(mem_reg_i_96_n_4));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_97
       (.I0(mem_reg_i_216_n_4),
        .I1(mem_reg_i_190_n_4),
        .I2(mem_reg_i_217_n_4),
        .I3(mem_reg_i_191_n_4),
        .I4(data0[3]),
        .O(mem_reg_i_97_n_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_98
       (.I0(trunc_ln96_5_reg_714[2]),
        .I1(trunc_ln96_3_reg_704[2]),
        .I2(trunc_ln96_4_reg_709[2]),
        .I3(p_46_in),
        .I4(p_42_in),
        .I5(p_44_in),
        .O(mem_reg_i_98_n_4));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_99
       (.I0(trunc_ln96_2_reg_699[2]),
        .I1(p_40_in),
        .I2(\phi_ln96_fu_128_reg_n_4_[2] ),
        .I3(trunc_ln96_1_reg_694[2]),
        .I4(p_38_in),
        .I5(mem_reg_i_186_n_4),
        .O(mem_reg_i_99_n_4));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    \phi_ln96_fu_128[495]_i_2 
       (.I0(ap_block_pp0_stage2_1100168_out),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I5(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .O(\phi_ln96_fu_128[495]_i_2_n_4 ));
  FDRE \phi_ln96_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[16] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[100] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[116] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[100] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[101] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[117] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[101] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[102] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[118] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[102] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[103] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[119] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[103] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[104] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[120] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[104] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[105] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[121] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[105] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[106] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[122] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[106] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[107] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[123] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[107] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[108] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[124] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[108] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[109] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[125] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[109] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[26] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[110] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[126] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[110] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[111] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[127] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[111] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[112] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[128] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[112] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[113] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[129] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[113] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[114] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[130] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[114] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[115] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[131] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[115] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[116] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[132] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[116] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[117] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[133] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[117] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[118] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[134] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[118] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[119] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[135] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[119] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[27] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[120] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[136] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[120] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[121] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[137] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[121] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[122] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[138] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[122] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[123] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[139] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[123] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[124] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[140] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[124] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[125] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[141] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[125] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[126] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[142] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[126] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[127] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[143] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[127] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[128] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[144] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[128] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[129] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[145] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[129] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[28] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[130] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[146] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[130] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[131] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[147] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[131] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[132] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[148] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[132] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[133] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[149] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[133] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[134] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[150] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[134] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[135] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[151] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[135] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[136] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[152] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[136] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[137] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[153] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[137] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[138] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[154] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[138] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[139] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[155] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[139] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[29] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[140] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[156] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[140] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[141] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[157] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[141] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[142] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[158] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[142] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[143] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[159] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[143] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[144] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[160] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[144] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[145] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[161] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[145] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[146] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[162] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[146] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[147] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[163] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[147] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[148] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[164] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[148] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[149] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[165] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[149] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[30] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[150] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[166] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[150] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[151] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[167] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[151] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[152] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[168] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[152] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[153] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[169] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[153] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[154] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[170] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[154] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[155] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[171] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[155] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[156] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[172] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[156] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[157] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[173] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[157] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[158] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[174] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[158] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[159] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[175] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[159] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[31] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[160] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[176] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[160] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[161] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[177] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[161] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[162] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[178] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[162] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[163] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[179] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[163] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[164] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[180] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[164] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[165] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[181] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[165] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[166] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[182] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[166] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[167] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[183] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[167] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[168] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[184] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[168] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[169] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[185] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[169] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[32] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[170] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[186] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[170] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[171] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[187] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[171] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[172] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[188] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[172] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[173] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[189] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[173] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[174] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[190] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[174] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[175] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[191] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[175] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[176] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[192] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[176] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[177] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[193] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[177] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[178] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[194] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[178] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[179] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[195] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[179] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[33] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[180] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[196] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[180] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[181] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[197] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[181] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[182] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[198] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[182] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[183] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[199] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[183] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[184] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[200] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[184] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[185] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[201] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[185] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[186] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[202] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[186] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[187] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[203] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[187] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[188] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[204] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[188] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[189] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[205] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[189] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[34] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[190] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[206] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[190] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[191] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[207] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[191] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[192] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[208] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[192] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[193] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[209] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[193] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[194] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[210] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[194] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[195] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[211] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[195] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[196] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[212] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[196] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[197] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[213] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[197] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[198] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[214] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[198] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[199] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[215] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[199] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[35] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[17] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[200] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[216] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[200] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[201] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[217] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[201] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[202] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[218] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[202] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[203] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[219] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[203] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[204] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[220] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[204] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[205] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[221] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[205] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[206] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[222] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[206] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[207] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[223] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[207] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[208] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[224] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[208] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[209] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[225] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[209] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[36] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[210] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[226] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[210] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[211] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[227] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[211] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[212] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[228] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[212] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[213] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[229] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[213] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[214] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[230] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[214] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[215] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[231] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[215] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[216] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[232] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[216] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[217] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[233] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[217] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[218] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[234] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[218] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[219] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[235] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[219] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[37] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[220] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[236] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[220] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[221] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[237] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[221] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[222] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[238] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[222] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[223] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[239] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[223] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[224] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[240] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[224] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[225] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[241] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[225] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[226] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[242] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[226] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[227] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[243] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[227] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[228] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[244] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[228] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[229] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[245] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[229] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[38] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[230] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[246] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[230] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[231] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[247] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[231] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[232] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[248] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[232] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[233] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[249] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[233] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[234] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[250] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[234] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[235] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[251] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[235] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[236] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[252] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[236] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[237] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[253] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[237] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[238] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[254] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[238] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[239] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[255] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[239] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[39] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[240] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[256] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[240] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[241] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[257] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[241] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[242] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[258] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[242] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[243] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[259] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[243] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[244] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[260] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[244] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[245] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[261] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[245] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[246] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[262] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[246] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[247] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[263] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[247] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[248] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[264] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[248] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[249] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[265] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[249] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[24] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[40] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[250] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[266] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[250] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[251] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[267] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[251] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[252] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[268] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[252] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[253] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[269] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[253] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[254] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[270] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[254] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[255] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[271] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[255] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[256] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[272] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[256] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[257] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[273] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[257] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[258] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[274] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[258] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[259] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[275] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[259] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[25] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[41] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[260] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[276] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[260] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[261] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[277] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[261] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[262] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[278] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[262] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[263] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[279] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[263] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[264] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[280] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[264] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[265] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[281] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[265] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[266] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[282] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[266] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[267] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[283] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[267] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[268] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[284] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[268] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[269] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[285] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[269] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[26] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[42] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[270] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[286] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[270] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[271] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[287] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[271] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[272] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[288] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[272] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[273] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[289] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[273] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[274] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[290] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[274] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[275] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[291] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[275] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[276] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[292] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[276] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[277] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[293] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[277] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[278] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[294] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[278] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[279] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[295] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[279] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[27] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[43] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[280] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[296] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[280] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[281] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[297] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[281] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[282] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[298] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[282] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[283] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[299] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[283] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[284] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[300] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[284] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[285] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[301] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[285] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[286] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[302] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[286] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[287] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[303] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[287] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[288] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[304] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[288] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[289] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[305] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[289] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[28] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[44] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[290] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[306] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[290] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[291] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[307] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[291] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[292] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[308] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[292] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[293] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[309] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[293] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[294] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[310] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[294] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[295] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[311] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[295] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[296] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[312] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[296] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[297] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[313] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[297] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[298] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[314] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[298] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[299] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[315] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[299] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[29] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[45] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[18] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[300] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[316] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[300] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[301] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[317] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[301] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[302] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[318] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[302] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[303] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[319] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[303] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[304] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[320] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[304] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[305] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[321] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[305] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[306] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[322] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[306] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[307] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[323] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[307] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[308] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[324] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[308] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[309] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[325] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[309] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[30] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[46] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[310] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[326] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[310] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[311] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[327] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[311] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[312] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[328] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[312] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[313] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[329] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[313] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[314] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[330] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[314] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[315] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[331] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[315] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[316] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[332] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[316] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[317] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[333] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[317] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[318] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[334] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[318] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[319] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[335] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[319] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[31] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[47] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[320] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[336] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[320] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[321] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[337] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[321] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[322] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[338] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[322] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[323] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[339] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[323] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[324] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[340] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[324] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[325] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[341] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[325] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[326] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[342] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[326] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[327] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[343] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[327] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[328] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[344] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[328] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[329] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[345] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[329] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[32] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[48] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[32] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[330] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[346] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[330] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[331] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[347] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[331] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[332] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[348] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[332] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[333] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[349] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[333] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[334] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[350] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[334] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[335] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[351] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[335] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[336] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[352] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[336] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[337] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[353] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[337] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[338] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[354] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[338] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[339] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[355] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[339] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[33] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[49] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[33] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[340] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[356] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[340] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[341] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[357] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[341] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[342] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[358] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[342] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[343] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[359] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[343] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[344] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[360] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[344] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[345] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[361] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[345] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[346] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[362] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[346] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[347] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[363] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[347] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[348] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[364] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[348] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[349] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[365] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[349] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[34] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[50] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[34] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[350] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[366] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[350] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[351] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[367] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[351] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[352] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[368] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[352] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[353] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[369] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[353] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[354] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[370] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[354] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[355] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[371] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[355] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[356] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[372] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[356] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[357] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[373] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[357] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[358] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[374] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[358] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[359] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[375] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[359] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[35] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[51] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[35] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[360] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[376] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[360] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[361] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[377] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[361] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[362] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[378] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[362] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[363] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[379] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[363] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[364] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[380] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[364] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[365] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[381] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[365] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[366] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[382] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[366] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[367] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[383] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[367] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[368] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[384] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[368] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[369] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[385] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[369] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[36] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[52] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[36] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[370] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[386] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[370] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[371] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[387] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[371] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[372] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[388] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[372] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[373] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[389] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[373] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[374] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[390] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[374] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[375] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[391] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[375] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[376] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[392] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[376] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[377] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[393] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[377] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[378] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[394] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[378] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[379] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[395] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[379] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[37] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[53] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[37] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[380] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[396] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[380] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[381] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[397] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[381] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[382] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[398] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[382] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[383] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[399] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[383] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[384] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[400] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[384] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[385] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[401] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[385] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[386] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[402] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[386] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[387] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[403] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[387] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[388] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[404] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[388] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[389] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[405] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[389] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[38] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[54] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[38] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[390] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[406] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[390] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[391] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[407] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[391] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[392] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[408] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[392] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[393] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[409] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[393] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[394] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[410] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[394] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[395] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[411] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[395] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[396] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[412] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[396] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[397] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[413] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[397] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[398] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[414] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[398] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[399] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[415] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[399] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[39] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[55] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[39] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[19] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[400] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[416] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[400] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[401] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[417] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[401] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[402] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[418] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[402] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[403] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[419] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[403] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[404] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[420] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[404] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[405] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[421] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[405] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[406] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[422] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[406] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[407] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[423] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[407] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[408] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[424] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[408] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[409] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[425] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[409] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[40] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[56] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[40] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[410] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[426] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[410] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[411] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[427] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[411] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[412] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[428] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[412] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[413] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[429] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[413] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[414] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[430] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[414] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[415] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[431] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[415] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[416] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[432] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[416] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[417] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[433] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[417] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[418] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[434] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[418] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[419] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[435] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[419] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[41] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[57] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[41] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[420] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[436] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[420] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[421] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[437] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[421] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[422] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[438] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[422] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[423] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[439] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[423] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[424] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[440] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[424] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[425] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[441] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[425] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[426] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[442] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[426] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[427] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[443] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[427] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[428] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[444] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[428] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[429] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[445] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[429] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[42] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[58] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[42] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[430] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[446] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[430] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[431] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[447] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[431] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[432] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[448] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[432] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[433] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[449] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[433] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[434] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[450] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[434] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[435] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[451] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[435] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[436] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[452] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[436] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[437] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[453] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[437] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[438] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[454] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[438] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[439] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[455] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[439] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[43] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[59] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[43] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[440] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[456] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[440] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[441] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[457] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[441] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[442] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[458] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[442] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[443] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[459] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[443] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[444] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[460] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[444] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[445] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[461] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[445] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[446] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[462] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[446] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[447] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[463] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[447] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[448] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[464] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[448] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[449] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[465] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[449] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[44] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[60] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[44] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[450] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[466] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[450] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[451] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[467] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[451] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[452] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[468] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[452] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[453] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[469] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[453] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[454] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[470] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[454] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[455] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[471] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[455] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[456] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[472] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[456] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[457] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[473] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[457] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[458] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[474] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[458] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[459] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[475] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[459] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[45] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[61] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[45] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[460] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[476] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[460] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[461] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[477] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[461] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[462] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[478] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[462] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[463] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[479] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[463] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[464] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[0]),
        .Q(\phi_ln96_fu_128_reg_n_4_[464] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[465] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[1]),
        .Q(\phi_ln96_fu_128_reg_n_4_[465] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[466] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[2]),
        .Q(\phi_ln96_fu_128_reg_n_4_[466] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[467] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[3]),
        .Q(\phi_ln96_fu_128_reg_n_4_[467] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[468] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[4]),
        .Q(\phi_ln96_fu_128_reg_n_4_[468] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[469] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[5]),
        .Q(\phi_ln96_fu_128_reg_n_4_[469] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[46] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[62] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[46] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[470] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[6]),
        .Q(\phi_ln96_fu_128_reg_n_4_[470] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[471] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[7]),
        .Q(\phi_ln96_fu_128_reg_n_4_[471] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[472] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[8]),
        .Q(\phi_ln96_fu_128_reg_n_4_[472] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[473] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[9]),
        .Q(\phi_ln96_fu_128_reg_n_4_[473] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[474] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[10]),
        .Q(\phi_ln96_fu_128_reg_n_4_[474] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[475] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[11]),
        .Q(\phi_ln96_fu_128_reg_n_4_[475] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[476] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[12]),
        .Q(\phi_ln96_fu_128_reg_n_4_[476] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[477] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[13]),
        .Q(\phi_ln96_fu_128_reg_n_4_[477] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[478] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[14]),
        .Q(\phi_ln96_fu_128_reg_n_4_[478] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[479] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(p_0_in[15]),
        .Q(\phi_ln96_fu_128_reg_n_4_[479] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[47] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[63] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[47] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[480] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [0]),
        .Q(p_0_in[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[481] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [1]),
        .Q(p_0_in[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[482] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [2]),
        .Q(p_0_in[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[483] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [3]),
        .Q(p_0_in[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[484] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [4]),
        .Q(p_0_in[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[485] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [5]),
        .Q(p_0_in[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[486] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [6]),
        .Q(p_0_in[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[487] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [7]),
        .Q(p_0_in[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[488] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [8]),
        .Q(p_0_in[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[489] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [9]),
        .Q(p_0_in[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[48] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[64] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[48] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[490] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [10]),
        .Q(p_0_in[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[491] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [11]),
        .Q(p_0_in[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[492] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [12]),
        .Q(p_0_in[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[493] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [13]),
        .Q(p_0_in[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[494] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [14]),
        .Q(p_0_in[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[495] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg[495]_0 [15]),
        .Q(p_0_in[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[49] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[65] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[49] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[20] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[50] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[66] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[50] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[51] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[67] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[51] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[52] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[68] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[52] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[53] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[69] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[53] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[54] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[70] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[54] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[55] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[71] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[55] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[56] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[72] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[56] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[57] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[73] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[57] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[58] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[74] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[58] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[59] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[75] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[59] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[21] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[60] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[76] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[60] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[61] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[77] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[61] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[62] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[78] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[62] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[63] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[79] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[63] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[64] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[80] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[64] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[65] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[81] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[65] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[66] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[82] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[66] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[67] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[83] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[67] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[68] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[84] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[68] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[69] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[85] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[69] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[22] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[70] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[86] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[70] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[71] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[87] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[71] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[72] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[88] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[72] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[73] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[89] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[73] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[74] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[90] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[74] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[75] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[91] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[75] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[76] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[92] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[76] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[77] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[93] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[77] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[78] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[94] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[78] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[79] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[95] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[79] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[23] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[80] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[96] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[80] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[81] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[97] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[81] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[82] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[98] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[82] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[83] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[99] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[83] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[84] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[100] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[84] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[85] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[101] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[85] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[86] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[102] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[86] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[87] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[103] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[87] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[88] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[104] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[88] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[89] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[105] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[89] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[24] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[90] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[106] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[90] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[91] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[107] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[91] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[92] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[108] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[92] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[93] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[109] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[93] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[94] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[110] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[94] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[95] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[111] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[95] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[96] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[112] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[96] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[97] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[113] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[97] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[98] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[114] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[98] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[99] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[115] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[99] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \phi_ln96_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(\phi_ln96_fu_128[495]_i_2_n_4 ),
        .D(\phi_ln96_fu_128_reg_n_4_[25] ),
        .Q(\phi_ln96_fu_128_reg_n_4_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_0_i_10
       (.I0(j_fu_136[4]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(Q[1]),
        .I3(ram_reg_1[3]),
        .O(address0[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_0_i_11
       (.I0(j_fu_136[3]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(Q[1]),
        .I3(ram_reg_1[2]),
        .O(address0[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_0_i_12
       (.I0(j_fu_136[2]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(Q[1]),
        .I3(ram_reg_1[1]),
        .O(address0[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_0_i_13
       (.I0(j_fu_136[1]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(Q[1]),
        .I3(ram_reg_1[0]),
        .O(address0[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_i_14
       (.I0(icmp_ln92_fu_343_p2),
        .I1(j_fu_136[0]),
        .I2(Q[1]),
        .O(address0[0]));
  CARRY4 ram_reg_0_i_157
       (.CI(ram_reg_0_i_158_n_4),
        .CO({NLW_ram_reg_0_i_157_CO_UNCONNECTED[3:1],ram_reg_0_i_157_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_157_O_UNCONNECTED[3:2],i_1_fu_355_p3[5:4]}),
        .S({1'b0,1'b0,i_fu_132_reg[5:4]}));
  CARRY4 ram_reg_0_i_158
       (.CI(1'b0),
        .CO({ram_reg_0_i_158_n_4,ram_reg_0_i_158_n_5,ram_reg_0_i_158_n_6,ram_reg_0_i_158_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_fu_132_reg[0]}),
        .O(i_1_fu_355_p3[3:0]),
        .S({i_fu_132_reg[3:1],ram_reg_0_i_356_n_4}));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_159
       (.I0(i_1_fu_355_p3[5]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[11]),
        .O(ram_reg_0_i_159_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_160
       (.I0(i_1_fu_355_p3[4]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[10]),
        .O(ram_reg_0_i_160_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_161
       (.I0(i_1_fu_355_p3[3]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[9]),
        .O(ram_reg_0_i_161_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_164
       (.I0(i_1_fu_355_p3[2]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[8]),
        .O(ram_reg_0_i_164_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_165
       (.I0(i_1_fu_355_p3[1]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[7]),
        .O(ram_reg_0_i_165_n_4));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_i_166
       (.I0(i_1_fu_355_p3[0]),
        .I1(icmp_ln92_fu_343_p2),
        .I2(j_fu_136[6]),
        .O(ram_reg_0_i_166_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_167
       (.I0(j_fu_136[5]),
        .I1(icmp_ln92_fu_343_p2),
        .O(j_1_fu_375_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_168
       (.I0(j_fu_136[21]),
        .I1(j_fu_136[20]),
        .I2(j_fu_136[23]),
        .I3(j_fu_136[22]),
        .I4(ram_reg_0_i_357_n_4),
        .O(ram_reg_0_i_168_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_169
       (.I0(j_fu_136[29]),
        .I1(j_fu_136[28]),
        .I2(j_fu_136[30]),
        .I3(j_fu_136[31]),
        .I4(ram_reg_0_i_358_n_4),
        .O(ram_reg_0_i_169_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_170
       (.I0(j_fu_136[5]),
        .I1(j_fu_136[4]),
        .I2(j_fu_136[7]),
        .I3(j_fu_136[0]),
        .I4(ram_reg_0_i_359_n_4),
        .O(ram_reg_0_i_170_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_171
       (.I0(j_fu_136[13]),
        .I1(j_fu_136[12]),
        .I2(j_fu_136[15]),
        .I3(j_fu_136[14]),
        .I4(ram_reg_0_i_360_n_4),
        .O(ram_reg_0_i_171_n_4));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_i_45_n_4),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_matmul_Pipeline_writeC_fu_151_ap_start_reg),
        .I4(Q[1]),
        .I5(ram_reg_1_0),
        .O(ce0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_356
       (.I0(i_fu_132_reg[0]),
        .I1(icmp_ln92_fu_343_p2),
        .O(ram_reg_0_i_356_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_357
       (.I0(j_fu_136[18]),
        .I1(j_fu_136[19]),
        .I2(j_fu_136[16]),
        .I3(j_fu_136[17]),
        .O(ram_reg_0_i_357_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_358
       (.I0(j_fu_136[26]),
        .I1(j_fu_136[27]),
        .I2(j_fu_136[24]),
        .I3(j_fu_136[25]),
        .O(ram_reg_0_i_358_n_4));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_0_i_359
       (.I0(j_fu_136[2]),
        .I1(j_fu_136[3]),
        .I2(j_fu_136[6]),
        .I3(j_fu_136[1]),
        .O(ram_reg_0_i_359_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_360
       (.I0(j_fu_136[10]),
        .I1(j_fu_136[11]),
        .I2(j_fu_136[8]),
        .I3(j_fu_136[9]),
        .O(ram_reg_0_i_360_n_4));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    ram_reg_0_i_45
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem0_WREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .O(ram_reg_0_i_45_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_47
       (.CI(ram_reg_0_i_49_n_4),
        .CO({NLW_ram_reg_0_i_47_CO_UNCONNECTED[3:2],ram_reg_0_i_47_n_6,ram_reg_0_i_47_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_fu_355_p3[4:3]}),
        .O({NLW_ram_reg_0_i_47_O_UNCONNECTED[3],C_V_address0[6:4]}),
        .S({1'b0,ram_reg_0_i_159_n_4,ram_reg_0_i_160_n_4,ram_reg_0_i_161_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_49
       (.CI(1'b0),
        .CO({ram_reg_0_i_49_n_4,ram_reg_0_i_49_n_5,ram_reg_0_i_49_n_6,ram_reg_0_i_49_n_7}),
        .CYINIT(1'b0),
        .DI({i_1_fu_355_p3[2:0],1'b0}),
        .O(C_V_address0[3:0]),
        .S({ram_reg_0_i_164_n_4,ram_reg_0_i_165_n_4,ram_reg_0_i_166_n_4,j_1_fu_375_p3[5]}));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_51
       (.I0(ram_reg_0_i_168_n_4),
        .I1(ram_reg_0_i_169_n_4),
        .I2(ram_reg_0_i_170_n_4),
        .I3(ram_reg_0_i_171_n_4),
        .O(icmp_ln92_fu_343_p2));
  LUT4 #(
    .INIT(16'h0400)) 
    \tmp_s_reg_764[15]_i_1 
       (.I0(\icmp_ln90_reg_656_reg_n_4_[0] ),
        .I1(\icmp_ln96_reg_665_reg_n_4_[0] ),
        .I2(ap_block_pp0_stage2_1100168_out),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(tmp_s_reg_7640));
  FDRE \tmp_s_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[0]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[10]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[11]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[12]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[13]),
        .Q(data0[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[14]),
        .Q(data0[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[15]),
        .Q(data0[15]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[1]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[2]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[3]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[4]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[5]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[6]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[7]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[8]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_764_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(p_0_in[9]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[352] ),
        .Q(trunc_ln96_10_reg_744[0]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[362] ),
        .Q(trunc_ln96_10_reg_744[10]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[363] ),
        .Q(trunc_ln96_10_reg_744[11]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[364] ),
        .Q(trunc_ln96_10_reg_744[12]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[365] ),
        .Q(trunc_ln96_10_reg_744[13]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[366] ),
        .Q(trunc_ln96_10_reg_744[14]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[367] ),
        .Q(trunc_ln96_10_reg_744[15]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[368] ),
        .Q(trunc_ln96_10_reg_744[16]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[369] ),
        .Q(trunc_ln96_10_reg_744[17]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[370] ),
        .Q(trunc_ln96_10_reg_744[18]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[371] ),
        .Q(trunc_ln96_10_reg_744[19]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[353] ),
        .Q(trunc_ln96_10_reg_744[1]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[372] ),
        .Q(trunc_ln96_10_reg_744[20]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[373] ),
        .Q(trunc_ln96_10_reg_744[21]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[374] ),
        .Q(trunc_ln96_10_reg_744[22]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[375] ),
        .Q(trunc_ln96_10_reg_744[23]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[376] ),
        .Q(trunc_ln96_10_reg_744[24]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[377] ),
        .Q(trunc_ln96_10_reg_744[25]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[378] ),
        .Q(trunc_ln96_10_reg_744[26]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[379] ),
        .Q(trunc_ln96_10_reg_744[27]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[380] ),
        .Q(trunc_ln96_10_reg_744[28]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[381] ),
        .Q(trunc_ln96_10_reg_744[29]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[354] ),
        .Q(trunc_ln96_10_reg_744[2]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[382] ),
        .Q(trunc_ln96_10_reg_744[30]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[383] ),
        .Q(trunc_ln96_10_reg_744[31]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[355] ),
        .Q(trunc_ln96_10_reg_744[3]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[356] ),
        .Q(trunc_ln96_10_reg_744[4]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[357] ),
        .Q(trunc_ln96_10_reg_744[5]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[358] ),
        .Q(trunc_ln96_10_reg_744[6]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[359] ),
        .Q(trunc_ln96_10_reg_744[7]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[360] ),
        .Q(trunc_ln96_10_reg_744[8]),
        .R(1'b0));
  FDRE \trunc_ln96_10_reg_744_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[361] ),
        .Q(trunc_ln96_10_reg_744[9]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[384] ),
        .Q(trunc_ln96_11_reg_749[0]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[394] ),
        .Q(trunc_ln96_11_reg_749[10]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[395] ),
        .Q(trunc_ln96_11_reg_749[11]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[396] ),
        .Q(trunc_ln96_11_reg_749[12]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[397] ),
        .Q(trunc_ln96_11_reg_749[13]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[398] ),
        .Q(trunc_ln96_11_reg_749[14]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[399] ),
        .Q(trunc_ln96_11_reg_749[15]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[400] ),
        .Q(trunc_ln96_11_reg_749[16]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[401] ),
        .Q(trunc_ln96_11_reg_749[17]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[402] ),
        .Q(trunc_ln96_11_reg_749[18]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[403] ),
        .Q(trunc_ln96_11_reg_749[19]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[385] ),
        .Q(trunc_ln96_11_reg_749[1]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[404] ),
        .Q(trunc_ln96_11_reg_749[20]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[405] ),
        .Q(trunc_ln96_11_reg_749[21]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[406] ),
        .Q(trunc_ln96_11_reg_749[22]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[407] ),
        .Q(trunc_ln96_11_reg_749[23]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[408] ),
        .Q(trunc_ln96_11_reg_749[24]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[409] ),
        .Q(trunc_ln96_11_reg_749[25]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[410] ),
        .Q(trunc_ln96_11_reg_749[26]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[411] ),
        .Q(trunc_ln96_11_reg_749[27]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[412] ),
        .Q(trunc_ln96_11_reg_749[28]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[413] ),
        .Q(trunc_ln96_11_reg_749[29]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[386] ),
        .Q(trunc_ln96_11_reg_749[2]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[414] ),
        .Q(trunc_ln96_11_reg_749[30]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[415] ),
        .Q(trunc_ln96_11_reg_749[31]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[387] ),
        .Q(trunc_ln96_11_reg_749[3]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[388] ),
        .Q(trunc_ln96_11_reg_749[4]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[389] ),
        .Q(trunc_ln96_11_reg_749[5]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[390] ),
        .Q(trunc_ln96_11_reg_749[6]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[391] ),
        .Q(trunc_ln96_11_reg_749[7]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[392] ),
        .Q(trunc_ln96_11_reg_749[8]),
        .R(1'b0));
  FDRE \trunc_ln96_11_reg_749_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[393] ),
        .Q(trunc_ln96_11_reg_749[9]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[416] ),
        .Q(trunc_ln96_12_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[426] ),
        .Q(trunc_ln96_12_reg_754[10]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[427] ),
        .Q(trunc_ln96_12_reg_754[11]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[428] ),
        .Q(trunc_ln96_12_reg_754[12]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[429] ),
        .Q(trunc_ln96_12_reg_754[13]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[430] ),
        .Q(trunc_ln96_12_reg_754[14]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[431] ),
        .Q(trunc_ln96_12_reg_754[15]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[432] ),
        .Q(trunc_ln96_12_reg_754[16]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[433] ),
        .Q(trunc_ln96_12_reg_754[17]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[434] ),
        .Q(trunc_ln96_12_reg_754[18]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[435] ),
        .Q(trunc_ln96_12_reg_754[19]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[417] ),
        .Q(trunc_ln96_12_reg_754[1]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[436] ),
        .Q(trunc_ln96_12_reg_754[20]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[437] ),
        .Q(trunc_ln96_12_reg_754[21]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[438] ),
        .Q(trunc_ln96_12_reg_754[22]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[439] ),
        .Q(trunc_ln96_12_reg_754[23]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[440] ),
        .Q(trunc_ln96_12_reg_754[24]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[441] ),
        .Q(trunc_ln96_12_reg_754[25]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[442] ),
        .Q(trunc_ln96_12_reg_754[26]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[443] ),
        .Q(trunc_ln96_12_reg_754[27]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[444] ),
        .Q(trunc_ln96_12_reg_754[28]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[445] ),
        .Q(trunc_ln96_12_reg_754[29]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[418] ),
        .Q(trunc_ln96_12_reg_754[2]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[446] ),
        .Q(trunc_ln96_12_reg_754[30]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[447] ),
        .Q(trunc_ln96_12_reg_754[31]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[419] ),
        .Q(trunc_ln96_12_reg_754[3]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[420] ),
        .Q(trunc_ln96_12_reg_754[4]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[421] ),
        .Q(trunc_ln96_12_reg_754[5]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[422] ),
        .Q(trunc_ln96_12_reg_754[6]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[423] ),
        .Q(trunc_ln96_12_reg_754[7]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[424] ),
        .Q(trunc_ln96_12_reg_754[8]),
        .R(1'b0));
  FDRE \trunc_ln96_12_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[425] ),
        .Q(trunc_ln96_12_reg_754[9]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[448] ),
        .Q(trunc_ln96_13_reg_759[0]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[458] ),
        .Q(trunc_ln96_13_reg_759[10]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[459] ),
        .Q(trunc_ln96_13_reg_759[11]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[460] ),
        .Q(trunc_ln96_13_reg_759[12]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[461] ),
        .Q(trunc_ln96_13_reg_759[13]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[462] ),
        .Q(trunc_ln96_13_reg_759[14]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[463] ),
        .Q(trunc_ln96_13_reg_759[15]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[464] ),
        .Q(trunc_ln96_13_reg_759[16]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[465] ),
        .Q(trunc_ln96_13_reg_759[17]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[466] ),
        .Q(trunc_ln96_13_reg_759[18]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[467] ),
        .Q(trunc_ln96_13_reg_759[19]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[449] ),
        .Q(trunc_ln96_13_reg_759[1]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[468] ),
        .Q(trunc_ln96_13_reg_759[20]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[469] ),
        .Q(trunc_ln96_13_reg_759[21]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[470] ),
        .Q(trunc_ln96_13_reg_759[22]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[471] ),
        .Q(trunc_ln96_13_reg_759[23]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[472] ),
        .Q(trunc_ln96_13_reg_759[24]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[473] ),
        .Q(trunc_ln96_13_reg_759[25]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[474] ),
        .Q(trunc_ln96_13_reg_759[26]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[475] ),
        .Q(trunc_ln96_13_reg_759[27]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[476] ),
        .Q(trunc_ln96_13_reg_759[28]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[477] ),
        .Q(trunc_ln96_13_reg_759[29]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[450] ),
        .Q(trunc_ln96_13_reg_759[2]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[478] ),
        .Q(trunc_ln96_13_reg_759[30]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[479] ),
        .Q(trunc_ln96_13_reg_759[31]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[451] ),
        .Q(trunc_ln96_13_reg_759[3]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[452] ),
        .Q(trunc_ln96_13_reg_759[4]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[453] ),
        .Q(trunc_ln96_13_reg_759[5]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[454] ),
        .Q(trunc_ln96_13_reg_759[6]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[455] ),
        .Q(trunc_ln96_13_reg_759[7]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[456] ),
        .Q(trunc_ln96_13_reg_759[8]),
        .R(1'b0));
  FDRE \trunc_ln96_13_reg_759_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[457] ),
        .Q(trunc_ln96_13_reg_759[9]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[32] ),
        .Q(trunc_ln96_1_reg_694[0]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[42] ),
        .Q(trunc_ln96_1_reg_694[10]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[43] ),
        .Q(trunc_ln96_1_reg_694[11]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[44] ),
        .Q(trunc_ln96_1_reg_694[12]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[45] ),
        .Q(trunc_ln96_1_reg_694[13]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[46] ),
        .Q(trunc_ln96_1_reg_694[14]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[47] ),
        .Q(trunc_ln96_1_reg_694[15]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[48] ),
        .Q(trunc_ln96_1_reg_694[16]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[49] ),
        .Q(trunc_ln96_1_reg_694[17]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[50] ),
        .Q(trunc_ln96_1_reg_694[18]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[51] ),
        .Q(trunc_ln96_1_reg_694[19]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[33] ),
        .Q(trunc_ln96_1_reg_694[1]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[52] ),
        .Q(trunc_ln96_1_reg_694[20]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[53] ),
        .Q(trunc_ln96_1_reg_694[21]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[54] ),
        .Q(trunc_ln96_1_reg_694[22]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[55] ),
        .Q(trunc_ln96_1_reg_694[23]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[56] ),
        .Q(trunc_ln96_1_reg_694[24]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[57] ),
        .Q(trunc_ln96_1_reg_694[25]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[58] ),
        .Q(trunc_ln96_1_reg_694[26]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[59] ),
        .Q(trunc_ln96_1_reg_694[27]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[60] ),
        .Q(trunc_ln96_1_reg_694[28]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[61] ),
        .Q(trunc_ln96_1_reg_694[29]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[34] ),
        .Q(trunc_ln96_1_reg_694[2]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[62] ),
        .Q(trunc_ln96_1_reg_694[30]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[63] ),
        .Q(trunc_ln96_1_reg_694[31]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[35] ),
        .Q(trunc_ln96_1_reg_694[3]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[36] ),
        .Q(trunc_ln96_1_reg_694[4]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[37] ),
        .Q(trunc_ln96_1_reg_694[5]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[38] ),
        .Q(trunc_ln96_1_reg_694[6]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[39] ),
        .Q(trunc_ln96_1_reg_694[7]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[40] ),
        .Q(trunc_ln96_1_reg_694[8]),
        .R(1'b0));
  FDRE \trunc_ln96_1_reg_694_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[41] ),
        .Q(trunc_ln96_1_reg_694[9]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[64] ),
        .Q(trunc_ln96_2_reg_699[0]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[74] ),
        .Q(trunc_ln96_2_reg_699[10]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[75] ),
        .Q(trunc_ln96_2_reg_699[11]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[76] ),
        .Q(trunc_ln96_2_reg_699[12]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[77] ),
        .Q(trunc_ln96_2_reg_699[13]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[78] ),
        .Q(trunc_ln96_2_reg_699[14]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[79] ),
        .Q(trunc_ln96_2_reg_699[15]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[80] ),
        .Q(trunc_ln96_2_reg_699[16]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[81] ),
        .Q(trunc_ln96_2_reg_699[17]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[82] ),
        .Q(trunc_ln96_2_reg_699[18]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[83] ),
        .Q(trunc_ln96_2_reg_699[19]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[65] ),
        .Q(trunc_ln96_2_reg_699[1]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[84] ),
        .Q(trunc_ln96_2_reg_699[20]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[85] ),
        .Q(trunc_ln96_2_reg_699[21]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[86] ),
        .Q(trunc_ln96_2_reg_699[22]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[87] ),
        .Q(trunc_ln96_2_reg_699[23]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[88] ),
        .Q(trunc_ln96_2_reg_699[24]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[89] ),
        .Q(trunc_ln96_2_reg_699[25]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[90] ),
        .Q(trunc_ln96_2_reg_699[26]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[91] ),
        .Q(trunc_ln96_2_reg_699[27]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[92] ),
        .Q(trunc_ln96_2_reg_699[28]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[93] ),
        .Q(trunc_ln96_2_reg_699[29]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[66] ),
        .Q(trunc_ln96_2_reg_699[2]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[94] ),
        .Q(trunc_ln96_2_reg_699[30]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[95] ),
        .Q(trunc_ln96_2_reg_699[31]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[67] ),
        .Q(trunc_ln96_2_reg_699[3]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[68] ),
        .Q(trunc_ln96_2_reg_699[4]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[69] ),
        .Q(trunc_ln96_2_reg_699[5]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[70] ),
        .Q(trunc_ln96_2_reg_699[6]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[71] ),
        .Q(trunc_ln96_2_reg_699[7]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[72] ),
        .Q(trunc_ln96_2_reg_699[8]),
        .R(1'b0));
  FDRE \trunc_ln96_2_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[73] ),
        .Q(trunc_ln96_2_reg_699[9]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[96] ),
        .Q(trunc_ln96_3_reg_704[0]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[106] ),
        .Q(trunc_ln96_3_reg_704[10]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[107] ),
        .Q(trunc_ln96_3_reg_704[11]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[108] ),
        .Q(trunc_ln96_3_reg_704[12]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[109] ),
        .Q(trunc_ln96_3_reg_704[13]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[110] ),
        .Q(trunc_ln96_3_reg_704[14]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[111] ),
        .Q(trunc_ln96_3_reg_704[15]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[112] ),
        .Q(trunc_ln96_3_reg_704[16]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[113] ),
        .Q(trunc_ln96_3_reg_704[17]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[114] ),
        .Q(trunc_ln96_3_reg_704[18]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[115] ),
        .Q(trunc_ln96_3_reg_704[19]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[97] ),
        .Q(trunc_ln96_3_reg_704[1]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[116] ),
        .Q(trunc_ln96_3_reg_704[20]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[117] ),
        .Q(trunc_ln96_3_reg_704[21]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[118] ),
        .Q(trunc_ln96_3_reg_704[22]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[119] ),
        .Q(trunc_ln96_3_reg_704[23]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[120] ),
        .Q(trunc_ln96_3_reg_704[24]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[121] ),
        .Q(trunc_ln96_3_reg_704[25]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[122] ),
        .Q(trunc_ln96_3_reg_704[26]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[123] ),
        .Q(trunc_ln96_3_reg_704[27]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[124] ),
        .Q(trunc_ln96_3_reg_704[28]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[125] ),
        .Q(trunc_ln96_3_reg_704[29]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[98] ),
        .Q(trunc_ln96_3_reg_704[2]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[126] ),
        .Q(trunc_ln96_3_reg_704[30]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[127] ),
        .Q(trunc_ln96_3_reg_704[31]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[99] ),
        .Q(trunc_ln96_3_reg_704[3]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[100] ),
        .Q(trunc_ln96_3_reg_704[4]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[101] ),
        .Q(trunc_ln96_3_reg_704[5]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[102] ),
        .Q(trunc_ln96_3_reg_704[6]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[103] ),
        .Q(trunc_ln96_3_reg_704[7]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[104] ),
        .Q(trunc_ln96_3_reg_704[8]),
        .R(1'b0));
  FDRE \trunc_ln96_3_reg_704_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[105] ),
        .Q(trunc_ln96_3_reg_704[9]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[128] ),
        .Q(trunc_ln96_4_reg_709[0]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[138] ),
        .Q(trunc_ln96_4_reg_709[10]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[139] ),
        .Q(trunc_ln96_4_reg_709[11]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[140] ),
        .Q(trunc_ln96_4_reg_709[12]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[141] ),
        .Q(trunc_ln96_4_reg_709[13]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[142] ),
        .Q(trunc_ln96_4_reg_709[14]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[143] ),
        .Q(trunc_ln96_4_reg_709[15]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[144] ),
        .Q(trunc_ln96_4_reg_709[16]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[145] ),
        .Q(trunc_ln96_4_reg_709[17]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[146] ),
        .Q(trunc_ln96_4_reg_709[18]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[147] ),
        .Q(trunc_ln96_4_reg_709[19]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[129] ),
        .Q(trunc_ln96_4_reg_709[1]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[148] ),
        .Q(trunc_ln96_4_reg_709[20]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[149] ),
        .Q(trunc_ln96_4_reg_709[21]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[150] ),
        .Q(trunc_ln96_4_reg_709[22]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[151] ),
        .Q(trunc_ln96_4_reg_709[23]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[152] ),
        .Q(trunc_ln96_4_reg_709[24]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[153] ),
        .Q(trunc_ln96_4_reg_709[25]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[154] ),
        .Q(trunc_ln96_4_reg_709[26]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[155] ),
        .Q(trunc_ln96_4_reg_709[27]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[156] ),
        .Q(trunc_ln96_4_reg_709[28]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[157] ),
        .Q(trunc_ln96_4_reg_709[29]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[130] ),
        .Q(trunc_ln96_4_reg_709[2]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[158] ),
        .Q(trunc_ln96_4_reg_709[30]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[159] ),
        .Q(trunc_ln96_4_reg_709[31]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[131] ),
        .Q(trunc_ln96_4_reg_709[3]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[132] ),
        .Q(trunc_ln96_4_reg_709[4]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[133] ),
        .Q(trunc_ln96_4_reg_709[5]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[134] ),
        .Q(trunc_ln96_4_reg_709[6]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[135] ),
        .Q(trunc_ln96_4_reg_709[7]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[136] ),
        .Q(trunc_ln96_4_reg_709[8]),
        .R(1'b0));
  FDRE \trunc_ln96_4_reg_709_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[137] ),
        .Q(trunc_ln96_4_reg_709[9]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[160] ),
        .Q(trunc_ln96_5_reg_714[0]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[170] ),
        .Q(trunc_ln96_5_reg_714[10]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[171] ),
        .Q(trunc_ln96_5_reg_714[11]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[172] ),
        .Q(trunc_ln96_5_reg_714[12]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[173] ),
        .Q(trunc_ln96_5_reg_714[13]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[174] ),
        .Q(trunc_ln96_5_reg_714[14]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[175] ),
        .Q(trunc_ln96_5_reg_714[15]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[176] ),
        .Q(trunc_ln96_5_reg_714[16]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[177] ),
        .Q(trunc_ln96_5_reg_714[17]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[178] ),
        .Q(trunc_ln96_5_reg_714[18]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[179] ),
        .Q(trunc_ln96_5_reg_714[19]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[161] ),
        .Q(trunc_ln96_5_reg_714[1]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[180] ),
        .Q(trunc_ln96_5_reg_714[20]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[181] ),
        .Q(trunc_ln96_5_reg_714[21]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[182] ),
        .Q(trunc_ln96_5_reg_714[22]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[183] ),
        .Q(trunc_ln96_5_reg_714[23]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[184] ),
        .Q(trunc_ln96_5_reg_714[24]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[185] ),
        .Q(trunc_ln96_5_reg_714[25]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[186] ),
        .Q(trunc_ln96_5_reg_714[26]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[187] ),
        .Q(trunc_ln96_5_reg_714[27]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[188] ),
        .Q(trunc_ln96_5_reg_714[28]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[189] ),
        .Q(trunc_ln96_5_reg_714[29]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[162] ),
        .Q(trunc_ln96_5_reg_714[2]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[190] ),
        .Q(trunc_ln96_5_reg_714[30]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[191] ),
        .Q(trunc_ln96_5_reg_714[31]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[163] ),
        .Q(trunc_ln96_5_reg_714[3]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[164] ),
        .Q(trunc_ln96_5_reg_714[4]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[165] ),
        .Q(trunc_ln96_5_reg_714[5]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[166] ),
        .Q(trunc_ln96_5_reg_714[6]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[167] ),
        .Q(trunc_ln96_5_reg_714[7]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[168] ),
        .Q(trunc_ln96_5_reg_714[8]),
        .R(1'b0));
  FDRE \trunc_ln96_5_reg_714_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[169] ),
        .Q(trunc_ln96_5_reg_714[9]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[192] ),
        .Q(trunc_ln96_6_reg_719[0]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[202] ),
        .Q(trunc_ln96_6_reg_719[10]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[203] ),
        .Q(trunc_ln96_6_reg_719[11]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[204] ),
        .Q(trunc_ln96_6_reg_719[12]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[205] ),
        .Q(trunc_ln96_6_reg_719[13]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[206] ),
        .Q(trunc_ln96_6_reg_719[14]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[207] ),
        .Q(trunc_ln96_6_reg_719[15]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[208] ),
        .Q(trunc_ln96_6_reg_719[16]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[209] ),
        .Q(trunc_ln96_6_reg_719[17]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[210] ),
        .Q(trunc_ln96_6_reg_719[18]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[211] ),
        .Q(trunc_ln96_6_reg_719[19]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[193] ),
        .Q(trunc_ln96_6_reg_719[1]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[212] ),
        .Q(trunc_ln96_6_reg_719[20]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[213] ),
        .Q(trunc_ln96_6_reg_719[21]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[214] ),
        .Q(trunc_ln96_6_reg_719[22]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[215] ),
        .Q(trunc_ln96_6_reg_719[23]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[216] ),
        .Q(trunc_ln96_6_reg_719[24]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[217] ),
        .Q(trunc_ln96_6_reg_719[25]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[218] ),
        .Q(trunc_ln96_6_reg_719[26]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[219] ),
        .Q(trunc_ln96_6_reg_719[27]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[220] ),
        .Q(trunc_ln96_6_reg_719[28]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[221] ),
        .Q(trunc_ln96_6_reg_719[29]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[194] ),
        .Q(trunc_ln96_6_reg_719[2]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[222] ),
        .Q(trunc_ln96_6_reg_719[30]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[223] ),
        .Q(trunc_ln96_6_reg_719[31]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[195] ),
        .Q(trunc_ln96_6_reg_719[3]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[196] ),
        .Q(trunc_ln96_6_reg_719[4]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[197] ),
        .Q(trunc_ln96_6_reg_719[5]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[198] ),
        .Q(trunc_ln96_6_reg_719[6]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[199] ),
        .Q(trunc_ln96_6_reg_719[7]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[200] ),
        .Q(trunc_ln96_6_reg_719[8]),
        .R(1'b0));
  FDRE \trunc_ln96_6_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[201] ),
        .Q(trunc_ln96_6_reg_719[9]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[224] ),
        .Q(trunc_ln96_7_reg_724[0]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[234] ),
        .Q(trunc_ln96_7_reg_724[10]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[235] ),
        .Q(trunc_ln96_7_reg_724[11]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[236] ),
        .Q(trunc_ln96_7_reg_724[12]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[237] ),
        .Q(trunc_ln96_7_reg_724[13]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[238] ),
        .Q(trunc_ln96_7_reg_724[14]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[239] ),
        .Q(trunc_ln96_7_reg_724[15]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[240] ),
        .Q(trunc_ln96_7_reg_724[16]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[241] ),
        .Q(trunc_ln96_7_reg_724[17]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[242] ),
        .Q(trunc_ln96_7_reg_724[18]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[243] ),
        .Q(trunc_ln96_7_reg_724[19]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[225] ),
        .Q(trunc_ln96_7_reg_724[1]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[244] ),
        .Q(trunc_ln96_7_reg_724[20]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[245] ),
        .Q(trunc_ln96_7_reg_724[21]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[246] ),
        .Q(trunc_ln96_7_reg_724[22]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[247] ),
        .Q(trunc_ln96_7_reg_724[23]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[248] ),
        .Q(trunc_ln96_7_reg_724[24]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[249] ),
        .Q(trunc_ln96_7_reg_724[25]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[250] ),
        .Q(trunc_ln96_7_reg_724[26]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[251] ),
        .Q(trunc_ln96_7_reg_724[27]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[252] ),
        .Q(trunc_ln96_7_reg_724[28]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[253] ),
        .Q(trunc_ln96_7_reg_724[29]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[226] ),
        .Q(trunc_ln96_7_reg_724[2]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[254] ),
        .Q(trunc_ln96_7_reg_724[30]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[255] ),
        .Q(trunc_ln96_7_reg_724[31]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[227] ),
        .Q(trunc_ln96_7_reg_724[3]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[228] ),
        .Q(trunc_ln96_7_reg_724[4]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[229] ),
        .Q(trunc_ln96_7_reg_724[5]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[230] ),
        .Q(trunc_ln96_7_reg_724[6]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[231] ),
        .Q(trunc_ln96_7_reg_724[7]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[232] ),
        .Q(trunc_ln96_7_reg_724[8]),
        .R(1'b0));
  FDRE \trunc_ln96_7_reg_724_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[233] ),
        .Q(trunc_ln96_7_reg_724[9]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[256] ),
        .Q(trunc_ln96_8_reg_729[0]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[266] ),
        .Q(trunc_ln96_8_reg_729[10]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[267] ),
        .Q(trunc_ln96_8_reg_729[11]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[268] ),
        .Q(trunc_ln96_8_reg_729[12]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[269] ),
        .Q(trunc_ln96_8_reg_729[13]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[270] ),
        .Q(trunc_ln96_8_reg_729[14]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[271] ),
        .Q(trunc_ln96_8_reg_729[15]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[272] ),
        .Q(trunc_ln96_8_reg_729[16]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[273] ),
        .Q(trunc_ln96_8_reg_729[17]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[274] ),
        .Q(trunc_ln96_8_reg_729[18]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[275] ),
        .Q(trunc_ln96_8_reg_729[19]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[257] ),
        .Q(trunc_ln96_8_reg_729[1]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[276] ),
        .Q(trunc_ln96_8_reg_729[20]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[277] ),
        .Q(trunc_ln96_8_reg_729[21]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[278] ),
        .Q(trunc_ln96_8_reg_729[22]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[279] ),
        .Q(trunc_ln96_8_reg_729[23]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[280] ),
        .Q(trunc_ln96_8_reg_729[24]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[281] ),
        .Q(trunc_ln96_8_reg_729[25]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[282] ),
        .Q(trunc_ln96_8_reg_729[26]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[283] ),
        .Q(trunc_ln96_8_reg_729[27]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[284] ),
        .Q(trunc_ln96_8_reg_729[28]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[285] ),
        .Q(trunc_ln96_8_reg_729[29]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[258] ),
        .Q(trunc_ln96_8_reg_729[2]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[286] ),
        .Q(trunc_ln96_8_reg_729[30]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[287] ),
        .Q(trunc_ln96_8_reg_729[31]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[259] ),
        .Q(trunc_ln96_8_reg_729[3]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[260] ),
        .Q(trunc_ln96_8_reg_729[4]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[261] ),
        .Q(trunc_ln96_8_reg_729[5]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[262] ),
        .Q(trunc_ln96_8_reg_729[6]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[263] ),
        .Q(trunc_ln96_8_reg_729[7]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[264] ),
        .Q(trunc_ln96_8_reg_729[8]),
        .R(1'b0));
  FDRE \trunc_ln96_8_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[265] ),
        .Q(trunc_ln96_8_reg_729[9]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[288] ),
        .Q(trunc_ln96_9_reg_734[0]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[298] ),
        .Q(trunc_ln96_9_reg_734[10]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[299] ),
        .Q(trunc_ln96_9_reg_734[11]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[300] ),
        .Q(trunc_ln96_9_reg_734[12]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[301] ),
        .Q(trunc_ln96_9_reg_734[13]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[302] ),
        .Q(trunc_ln96_9_reg_734[14]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[303] ),
        .Q(trunc_ln96_9_reg_734[15]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[304] ),
        .Q(trunc_ln96_9_reg_734[16]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[305] ),
        .Q(trunc_ln96_9_reg_734[17]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[306] ),
        .Q(trunc_ln96_9_reg_734[18]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[307] ),
        .Q(trunc_ln96_9_reg_734[19]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[289] ),
        .Q(trunc_ln96_9_reg_734[1]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[308] ),
        .Q(trunc_ln96_9_reg_734[20]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[309] ),
        .Q(trunc_ln96_9_reg_734[21]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[310] ),
        .Q(trunc_ln96_9_reg_734[22]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[311] ),
        .Q(trunc_ln96_9_reg_734[23]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[312] ),
        .Q(trunc_ln96_9_reg_734[24]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[313] ),
        .Q(trunc_ln96_9_reg_734[25]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[314] ),
        .Q(trunc_ln96_9_reg_734[26]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[315] ),
        .Q(trunc_ln96_9_reg_734[27]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[316] ),
        .Q(trunc_ln96_9_reg_734[28]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[317] ),
        .Q(trunc_ln96_9_reg_734[29]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[290] ),
        .Q(trunc_ln96_9_reg_734[2]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[318] ),
        .Q(trunc_ln96_9_reg_734[30]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[319] ),
        .Q(trunc_ln96_9_reg_734[31]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[291] ),
        .Q(trunc_ln96_9_reg_734[3]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[292] ),
        .Q(trunc_ln96_9_reg_734[4]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[293] ),
        .Q(trunc_ln96_9_reg_734[5]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[294] ),
        .Q(trunc_ln96_9_reg_734[6]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[295] ),
        .Q(trunc_ln96_9_reg_734[7]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[296] ),
        .Q(trunc_ln96_9_reg_734[8]),
        .R(1'b0));
  FDRE \trunc_ln96_9_reg_734_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[297] ),
        .Q(trunc_ln96_9_reg_734[9]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[320] ),
        .Q(trunc_ln96_s_reg_739[0]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[330] ),
        .Q(trunc_ln96_s_reg_739[10]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[331] ),
        .Q(trunc_ln96_s_reg_739[11]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[332] ),
        .Q(trunc_ln96_s_reg_739[12]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[333] ),
        .Q(trunc_ln96_s_reg_739[13]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[334] ),
        .Q(trunc_ln96_s_reg_739[14]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[335] ),
        .Q(trunc_ln96_s_reg_739[15]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[16] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[336] ),
        .Q(trunc_ln96_s_reg_739[16]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[17] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[337] ),
        .Q(trunc_ln96_s_reg_739[17]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[18] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[338] ),
        .Q(trunc_ln96_s_reg_739[18]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[19] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[339] ),
        .Q(trunc_ln96_s_reg_739[19]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[321] ),
        .Q(trunc_ln96_s_reg_739[1]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[20] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[340] ),
        .Q(trunc_ln96_s_reg_739[20]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[21] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[341] ),
        .Q(trunc_ln96_s_reg_739[21]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[22] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[342] ),
        .Q(trunc_ln96_s_reg_739[22]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[23] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[343] ),
        .Q(trunc_ln96_s_reg_739[23]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[24] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[344] ),
        .Q(trunc_ln96_s_reg_739[24]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[25] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[345] ),
        .Q(trunc_ln96_s_reg_739[25]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[26] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[346] ),
        .Q(trunc_ln96_s_reg_739[26]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[27] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[347] ),
        .Q(trunc_ln96_s_reg_739[27]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[28] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[348] ),
        .Q(trunc_ln96_s_reg_739[28]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[29] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[349] ),
        .Q(trunc_ln96_s_reg_739[29]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[322] ),
        .Q(trunc_ln96_s_reg_739[2]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[30] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[350] ),
        .Q(trunc_ln96_s_reg_739[30]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[31] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[351] ),
        .Q(trunc_ln96_s_reg_739[31]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[323] ),
        .Q(trunc_ln96_s_reg_739[3]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[324] ),
        .Q(trunc_ln96_s_reg_739[4]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[325] ),
        .Q(trunc_ln96_s_reg_739[5]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[326] ),
        .Q(trunc_ln96_s_reg_739[6]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[327] ),
        .Q(trunc_ln96_s_reg_739[7]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[328] ),
        .Q(trunc_ln96_s_reg_739[8]),
        .R(1'b0));
  FDRE \trunc_ln96_s_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(tmp_s_reg_7640),
        .D(\phi_ln96_fu_128_reg_n_4_[329] ),
        .Q(trunc_ln96_s_reg_739[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(WEBWE),
        .I1(gmem0_WREADY),
        .O(push));
endmodule

(* CHECK_LICENSE_TYPE = "xilinx_zc706_base_matmul_1_0,matmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matmul,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31:2] = \^m_axi_gmem0_AWADDR [31:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31:2] = \^m_axi_gmem1_ARADDR [31:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "145'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "145'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "145'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "145'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "145'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "145'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "145'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "145'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "145'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "145'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "145'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "145'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "145'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "145'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "145'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "145'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "145'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "145'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "145'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "145'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "145'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "145'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "145'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "145'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "145'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "145'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "145'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "145'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "145'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "145'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "145'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "145'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "145'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "145'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "145'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "145'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "145'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "145'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "145'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "145'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "145'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "145'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state142 = "145'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state143 = "145'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state144 = "145'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state145 = "145'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "145'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "145'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "145'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "145'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "145'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "145'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "145'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "145'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "145'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "145'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "145'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "145'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "145'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "145'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "145'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "145'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "145'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "145'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "145'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "145'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "145'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "145'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "145'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "145'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "145'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR({\^m_axi_gmem0_AWADDR ,NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN({NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_AWLEN }),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[31:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
