
*** Running vivado
    with args -log pfm_dynamic_krnl_vaddmul_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_krnl_vaddmul_3_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_krnl_vaddmul_3_0.tcl -notrace
INFO: Dispatch client connection id - 36749
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.652 ; gain = 0.023 ; free physical = 14119 ; free virtual = 491174
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_krnl_vaddmul_3_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1012166
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3517.973 ; gain = 284.668 ; free physical = 11298 ; free virtual = 488353
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_vaddmul_3_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/synth/pfm_dynamic_krnl_vaddmul_3_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/ip/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/ip/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/ip/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/ip/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_urem_32ns_29ns_29_36_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_urem_32ns_29ns_29_36_1_divider' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:52]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_urem_32ns_29ns_29_36_1_divider' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:122]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_urem_32ns_29ns_29_36_1' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_control_s_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_control_s_axi.v:331]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_control_s_axi' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized5' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized5' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized5' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized5' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' (44#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' (44#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' (51#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' (51#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' (55#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi' (56#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' (57#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_29ns_61_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_29ns_61_2_1' (58#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul' (59#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_vaddmul_3_0' (60#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/synth/pfm_dynamic_krnl_vaddmul_3_0.v:61]
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_29ns_61_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3937.473 ; gain = 704.168 ; free physical = 11948 ; free virtual = 489011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3952.316 ; gain = 719.012 ; free physical = 12302 ; free virtual = 489365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3952.316 ; gain = 719.012 ; free physical = 12302 ; free virtual = 489365
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4109.160 ; gain = 0.000 ; free physical = 11839 ; free virtual = 488902
INFO: [Netlist 29-17] Analyzing 1660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4714.941 ; gain = 0.000 ; free physical = 11123 ; free virtual = 488186
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  FDE => FDRE: 60 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4834.941 ; gain = 120.000 ; free physical = 11085 ; free virtual = 488147
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 4834.941 ; gain = 1601.637 ; free physical = 12111 ; free virtual = 489173
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '29' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '29' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_urem_32ns_29ns_29_36_1.v:51]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 4846.863 ; gain = 1613.559 ; free physical = 11586 ; free virtual = 488659
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U2/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U2/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U2/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U3/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U4/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U4/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U3/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U4/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U3/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U5/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U6/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U5/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U6/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U5/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U7/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U7/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U8/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U7/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U9/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U10/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U10/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U9/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U10/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U9/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U11/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U12/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U12/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U11/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U12/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U11/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U13/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U14/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U14/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U13/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U14/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U13/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U15/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U16/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U16/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U15/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U16/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U15/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U17/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U18/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U18/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U17/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U18/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U17/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U19/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fadd_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U20/ce_r_reg' into 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U20/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U19/din0_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fsub_32ns_32ns_32_7_full_dsp_1_U20/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_7_full_dsp_1_U19/din1_buf1_reg[31:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_fsub_32ns_32ns_32_7_full_dsp_1.v:55]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1.
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/d14a/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:24]
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U35/tmp_product, operation Mode is: (A:0x1999a)*B2.
DSP Report: register add_ln66_reg_191_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U35/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln66_reg_191_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U35/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U35/tmp_product, operation Mode is: A2*(B:0x1999a).
DSP Report: register mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U35/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_34ns_65_2_1_U35/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U35/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U35/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U35/dout_reg.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U36/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U36/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register vSize_reg_211_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U36/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U36/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: register mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/tmp_product.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U36/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register vSize_reg_211_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U36/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U36/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U36/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U36/dout_reg.
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port O5[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port gmem1_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port O9[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-7257] Removed RAM (mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element mem_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /rs_wreq/\data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[4]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[5]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[5]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /\start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/full_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1072] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_reg_slice.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:06 . Memory (MB): peak = 4862.875 ; gain = 1629.570 ; free physical = 9397 ; free virtual = 486590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:03:25 . Memory (MB): peak = 4862.875 ; gain = 1629.570 ; free physical = 8832 ; free virtual = 486075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:40 . Memory (MB): peak = 4862.875 ; gain = 1629.570 ; free physical = 8786 ; free virtual = 486030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_8' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_9' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_10' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_11' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_12' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_13' (RAMB36E2) to 'inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_8' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_9' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_10' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_11' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_12' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-223] decloning instance 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_13' (RAMB36E2) to 'inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5'
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:12 ; elapsed = 00:04:09 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8789 ; free virtual = 486040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:04:23 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8739 ; free virtual = 486025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:04:23 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8739 ; free virtual = 486025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:04:27 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8772 ; free virtual = 486058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:27 ; elapsed = 00:04:27 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8772 ; free virtual = 486058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:29 ; elapsed = 00:04:29 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8765 ; free virtual = 486051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:29 ; elapsed = 00:04:29 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8765 ; free virtual = 486051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   361|
|2     |DSP48E1         |    40|
|3     |DSP_ALU         |     8|
|4     |DSP_A_B_DATA    |     8|
|7     |DSP_C_DATA      |     8|
|8     |DSP_MULTIPLIER  |     8|
|9     |DSP_M_DATA      |     8|
|10    |DSP_OUTPUT      |     8|
|12    |DSP_PREADD      |     8|
|13    |DSP_PREADD_DATA |     8|
|14    |LUT1            |   346|
|15    |LUT2            |  2100|
|16    |LUT3            |  5644|
|17    |LUT4            |  2258|
|18    |LUT5            |  1580|
|19    |LUT6            |  1595|
|20    |MUXCY           |  1160|
|21    |MUXF7           |  1080|
|22    |MUXF8           |   357|
|23    |RAMB36E2        |    36|
|25    |SRL16E          |  3630|
|26    |SRLC32E         |  2672|
|27    |XORCY           |   340|
|28    |FDE             |    60|
|29    |FDRE            | 23223|
|30    |FDSE            |    16|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:29 ; elapsed = 00:04:29 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 8761 ; free virtual = 486047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1420 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:46 . Memory (MB): peak = 4870.879 ; gain = 754.949 ; free physical = 11543 ; free virtual = 488830
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:04:30 . Memory (MB): peak = 4870.879 ; gain = 1637.574 ; free physical = 11557 ; free virtual = 488831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4870.879 ; gain = 0.000 ; free physical = 11515 ; free virtual = 488789
INFO: [Netlist 29-17] Analyzing 3406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4870.879 ; gain = 0.000 ; free physical = 11385 ; free virtual = 488659
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  (CARRY4) => CARRY8: 200 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 60 instances

Synth Design complete, checksum: 48723c17
INFO: [Common 17-83] Releasing license: Synthesis
748 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:57 ; elapsed = 00:04:57 . Memory (MB): peak = 4870.879 ; gain = 2130.227 ; free physical = 11630 ; free virtual = 488904
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/pfm_dynamic_krnl_vaddmul_3_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 4870.879 ; gain = 0.000 ; free physical = 11560 ; free virtual = 488871
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_krnl_vaddmul_3_0, cache-ID = edde3422d9fe5222
INFO: [Coretcl 2-1174] Renamed 1774 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_3core_floataddmin_10.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/pfm_dynamic_krnl_vaddmul_3_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 4870.879 ; gain = 0.000 ; free physical = 11447 ; free virtual = 488797
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_krnl_vaddmul_3_0_utilization_synth.rpt -pb pfm_dynamic_krnl_vaddmul_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 21:44:24 2024...
