# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# fullsub1.v  transcript              
vlog fullsub1.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:47:49 on Aug 25,2025
# vlog -reportprogress 300 fullsub1.v "+acc" 
# -- Compiling module fullsub1
# ** Error (suppressible): fullsub1.v(2): (vlog-2388) 'w1' already declared in this scope (fullsub1).
# -- Compiling module fullsub1_tb
# End time: 09:47:49 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog fullsub1.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:48:17 on Aug 25,2025
# vlog -reportprogress 300 fullsub1.v "+acc" 
# -- Compiling module fullsub1
# -- Compiling module fullsub1_tb
# 
# Top level modules:
# 	fullsub1_tb
# End time: 09:48:17 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fullsub1_tb
# vsim fullsub1_tb 
# Start time: 09:48:37 on Aug 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: fullsub1.v(23): (vopt-2123) Missing argument for format specification '%t'.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 09:48:38 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vlog fullsub1.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:49:06 on Aug 25,2025
# vlog -reportprogress 300 fullsub1.v "+acc" 
# -- Compiling module fullsub1
# -- Compiling module fullsub1_tb
# 
# Top level modules:
# 	fullsub1_tb
# End time: 09:49:07 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim fullsub1_tb
# vsim fullsub1_tb 
# Start time: 09:49:08 on Aug 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fullsub1_tb(fast)
# Loading work.fullsub1(fast)
add wave *
run -all
# a=0 b=1 bin=0 diff=1 bout=1 Time=                   0
# a=1 b=1 bin=0 diff=0 bout=0 Time=                  10
# a=1 b=0 bin=0 diff=1 bout=0 Time=                  30
# a=1 b=1 bin=0 diff=0 bout=0 Time=                  40
# a=0 b=1 bin=0 diff=1 bout=1 Time=                  50
# a=1 b=0 bin=0 diff=1 bout=0 Time=                  60
# a=1 b=1 bin=0 diff=0 bout=0 Time=                  90
# End time: 09:49:41 on Aug 25,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
