Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Sep 29 16:42:39 2025
| Host         : icpc running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file ./checkpoint/implementation_sta_summary.rpt
| Design       : mcu_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (10)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: RSTN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dir_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_fpga_platform/pll_locked_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_fpga_platform/u_lsi/outclk1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.600        0.000                      0                17014        0.069        0.000                      0                17014        5.750        0.000                       0                  7891  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
hse                                  {0.000 12.500}       25.000          40.000          
jtag_tck                             {0.000 100.000}      200.000         5.000           
u_fpga_platform/u_pll0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_pll_50m                   {0.000 12.500}       25.000          40.000          
  clk_out2_pll_50m                   {0.000 10.000}       20.000          50.000          
  clk_out3_pll_50m                   {0.000 6.250}        12.500          80.000          
  clkfbout_pll_50m                   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hse                                       23.465        0.000                      0                   10        0.191        0.000                      0                   10       12.000        0.000                       0                     6  
jtag_tck                                  97.184        0.000                      0                  444        0.139        0.000                      0                  444       99.500        0.000                       0                   328  
u_fpga_platform/u_pll0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_50m                         1.600        0.000                      0                11006        0.069        0.000                      0                11006       12.000        0.000                       0                  6146  
  clk_out2_pll_50m                         8.197        0.000                      0                  785        0.118        0.000                      0                  785        9.500        0.000                       0                   432  
  clk_out3_pll_50m                         4.104        0.000                      0                 1352        0.139        0.000                      0                 1352        5.750        0.000                       0                   975  
  clkfbout_pll_50m                                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_50m   clk_out1_pll_50m        14.593        0.000                      0                 3074        0.475        0.000                      0                 3074  
**async_default**  clk_out3_pll_50m   clk_out3_pll_50m         9.869        0.000                      0                   62        0.636        0.000                      0                   62  
**async_default**  jtag_tck           jtag_tck                97.067        0.000                      0                  281        0.614        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hse
  To Clock:  hse

Setup :            0  Failing Endpoints,  Worst Slack       23.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.465ns  (required time - arrival time)
  Source:                 u_fpga_platform/pll_locked_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (hse rise@25.000ns - hse rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.538ns (39.454%)  route 0.826ns (60.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.507     2.937    u_fpga_platform/CLK
    SLICE_X96Y61         FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y61         FDCE (Prop_fdce_C_Q)         0.433     3.370 r  u_fpga_platform/pll_locked_cnt_reg[0]/Q
                         net (fo=6, routed)           0.682     4.052    u_fpga_platform/pll_locked_cnt_reg[0]
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.105     4.157 r  u_fpga_platform/pll_locked_cnt[3]_i_1/O
                         net (fo=4, routed)           0.143     4.300    u_fpga_platform/pll_locked_cnt[3]_i_1_n_0
    SLICE_X96Y61         FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)       25.000    25.000 r  
    U18                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.363    26.363 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.289    27.653    u_fpga_platform/CLK
    SLICE_X96Y61         FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
                         clock pessimism              0.284    27.937    
                         clock uncertainty           -0.035    27.901    
    SLICE_X96Y61         FDCE (Setup_fdce_C_CE)      -0.136    27.765    u_fpga_platform/pll_locked_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         27.765    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                 23.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_fpga_platform/pll_locked_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_reg/D
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hse rise@0.000ns - hse rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.605%)  route 0.188ns (47.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.810     1.076    u_fpga_platform/CLK
    SLICE_X96Y61         FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y61         FDCE (Prop_fdce_C_Q)         0.164     1.240 f  u_fpga_platform/pll_locked_cnt_reg[0]/Q
                         net (fo=6, routed)           0.188     1.429    u_fpga_platform/pll_locked_cnt_reg[0]
    SLICE_X96Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.474 r  u_fpga_platform/pll_locked/O
                         net (fo=1, routed)           0.000     1.474    u_fpga_platform/pll_locked_n_0
    SLICE_X96Y62         FDCE                                         r  u_fpga_platform/pll_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.927     1.381    u_fpga_platform/CLK
    SLICE_X96Y62         FDCE                                         r  u_fpga_platform/pll_locked_reg/C
                         clock pessimism             -0.219     1.162    
    SLICE_X96Y62         FDCE (Hold_fdce_C_D)         0.121     1.283    u_fpga_platform/pll_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hse
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X96Y61  u_fpga_platform/pll_locked_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X96Y61  u_fpga_platform/pll_locked_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X96Y61  u_fpga_platform/pll_locked_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       97.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.184ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.778ns (28.425%)  route 1.959ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 104.882 - 100.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.437     3.844    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.929 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.581     5.510    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X106Y34        FDPE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDPE (Prop_fdpe_C_Q)         0.379     5.889 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=43, routed)          1.148     7.037    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X104Y36        LUT5 (Prop_lut5_I0_O)        0.116     7.153 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_5/O
                         net (fo=1, routed)           0.811     7.964    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_5_n_0
    SLICE_X102Y36        LUT6 (Prop_lut6_I5_O)        0.283     8.247 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.247    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X102Y36        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    P19                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.341   101.341 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.103   103.444    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.521 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.361   104.882    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X102Y36        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.504   105.386    
                         clock uncertainty           -0.035   105.351    
    SLICE_X102Y36        FDCE (Setup_fdce_C_D)        0.080   105.431    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                        105.431    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 97.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.281     1.525    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.551 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.611     2.162    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X101Y40        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y40        FDCE (Prop_fdce_C_Q)         0.141     2.303 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6_reg/Q
                         net (fo=1, routed)           0.086     2.389    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nyooz6
    SLICE_X100Y40        LUT6 (Prop_lut6_I3_O)        0.045     2.434 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_i_1/O
                         net (fo=1, routed)           0.000     2.434    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mgh8v6
    SLICE_X100Y40        FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.461     1.893    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.922 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.880     2.802    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X100Y40        FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/C
                         clock pessimism             -0.627     2.175    
    SLICE_X100Y40        FDRE (Hold_fdre_C_D)         0.120     2.295    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_tck
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         200.000     198.408    BUFGCTRL_X0Y0  TCK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X88Y41   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X88Y41   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  u_fpga_platform/u_pll0/inst/clk_in1
  To Clock:  u_fpga_platform/u_pll0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_fpga_platform/u_pll0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        22.997ns  (logic 5.476ns (23.812%)  route 17.521ns (76.188%))
  Logic Levels:           30  (CARRY4=7 LUT2=6 LUT3=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.404ns = ( 22.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        1.458    -1.997    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X59Y39         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDCE (Prop_fdce_C_Q)         0.379    -1.618 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.626    -0.992    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in9_in[1]
    SLICE_X69Y36         LUT2 (Prop_lut2_I0_O)        0.105    -0.887 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_i_6/O
                         net (fo=1, routed)           0.000    -0.887    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_i_6_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.430 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.430    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_reg_i_2_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.332 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yk9g07_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.332    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yk9g07_reg_i_5_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.234 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.234    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.136 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.136    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.129 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_15/O[1]
                         net (fo=1, routed)           0.665     0.794    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[17]
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     1.501 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.501    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_9_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.766 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_6/O[1]
                         net (fo=13, routed)          1.073     2.839    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in398_in
    SLICE_X92Y26         LUT3 (Prop_lut3_I2_O)        0.250     3.089 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_297/O
                         net (fo=17, routed)          0.888     3.977    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_297_n_0
    SLICE_X99Y28         LUT6 (Prop_lut6_I1_O)        0.105     4.082 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_661/O
                         net (fo=1, routed)           0.546     4.628    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_661_n_0
    SLICE_X99Y28         LUT6 (Prop_lut6_I5_O)        0.105     4.733 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_399/O
                         net (fo=5, routed)           0.409     5.143    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_399_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I3_O)        0.105     5.248 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_159/O
                         net (fo=1, routed)           0.796     6.044    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_159_n_0
    SLICE_X94Y28         LUT6 (Prop_lut6_I1_O)        0.105     6.149 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_77/O
                         net (fo=4, routed)           1.035     7.184    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_77_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_59/O
                         net (fo=5, routed)           0.840     8.129    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_59_n_0
    SLICE_X84Y22         LUT5 (Prop_lut5_I1_O)        0.108     8.237 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_35/O
                         net (fo=9, routed)           0.720     8.957    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_35_n_0
    SLICE_X81Y18         LUT2 (Prop_lut2_I1_O)        0.267     9.224 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_27/O
                         net (fo=1, routed)           0.425     9.649    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_27_n_0
    SLICE_X81Y19         LUT6 (Prop_lut6_I5_O)        0.105     9.754 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_13/O
                         net (fo=2, routed)           0.810    10.564    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_13_n_0
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.105    10.669 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6/O
                         net (fo=1, routed)           0.498    11.167    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.105    11.272 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_3/O
                         net (fo=9, routed)           1.301    12.573    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X51Y33         LUT5 (Prop_lut5_I0_O)        0.105    12.678 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_9/O
                         net (fo=4, routed)           0.596    13.275    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_9_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.105    13.380 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_4/O
                         net (fo=4, routed)           0.492    13.872    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.105    13.977 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_6/O
                         net (fo=3, routed)           0.464    14.441    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_6_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.105    14.546 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tfzf07_i_2/O
                         net (fo=9, routed)           0.307    14.853    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tfzf07_i_2_n_0
    SLICE_X49Y36         LUT5 (Prop_lut5_I3_O)        0.105    14.958 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_2/O
                         net (fo=96, routed)          0.712    15.669    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3onv6
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.105    15.774 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_2/O
                         net (fo=13, routed)          0.711    16.485    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mqhhw6
    SLICE_X47Y40         LUT2 (Prop_lut2_I0_O)        0.105    16.590 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jxpm17_i_7/O
                         net (fo=4, routed)           0.592    17.182    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jxpm17_i_7_n_0
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.126    17.308 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltwf07_i_2/O
                         net (fo=15, routed)          0.708    18.017    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltwf07_i_2_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.267    18.284 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jxpm17_i_3/O
                         net (fo=67, routed)          0.868    19.152    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hyhhw6
    SLICE_X66Y41         LUT2 (Prop_lut2_I1_O)        0.125    19.277 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_i_2/O
                         net (fo=29, routed)          0.920    20.197    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P4ghw6
    SLICE_X70Y37         LUT3 (Prop_lut3_I2_O)        0.286    20.483 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_i_1/O
                         net (fo=1, routed)           0.517    21.000    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_i_1_n_0
    SLICE_X73Y33         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        1.303    22.596    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X73Y33         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_reg/C
                         clock pessimism              0.348    22.944    
                         clock uncertainty           -0.122    22.822    
    SLICE_X73Y33         FDCE (Setup_fdce_C_D)       -0.222    22.600    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_reg
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -21.000    
  -------------------------------------------------------------------
                         slack                                  1.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/fifo_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/r_rx_data_d_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.283ns (65.600%)  route 0.148ns (34.400%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        0.546    -0.903    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/clk_out1
    SLICE_X49Y70         FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/fifo_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.762 r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/fifo_reg[6][3]/Q
                         net (fo=1, routed)           0.148    -0.613    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/fifo_reg_n_0_[6][3]
    SLICE_X51Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.568 r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/r_rx_data_d[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.568    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/r_rx_data_d[3]_i_5_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.494 r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/r_rx_data_d_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.494    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/r_rx_data_d_reg[3]_i_2_n_0
    SLICE_X51Y71         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.471 r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_rx_fifo/r_rx_data_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/r_rx_data_d_reg[9]_0[3]
    SLICE_X51Y71         FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/r_rx_data_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        0.808    -1.338    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/clk_out1
    SLICE_X51Y71         FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/r_rx_data_d_reg[3]/C
                         clock pessimism              0.692    -0.645    
    SLICE_X51Y71         FDCE (Hold_fdce_C_D)         0.105    -0.540    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/r_rx_data_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_50m
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y2      u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X31Y46     u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X31Y46     u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_50m
  To Clock:  clk_out2_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        8.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/r0_cc1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_50m rise@20.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 0.589ns (5.149%)  route 10.851ns (94.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=430, routed)         1.450    -2.005    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/CLK
    SLICE_X89Y58         FDCE                                         r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDCE (Prop_fdce_C_Q)         0.379    -1.626 f  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=111, routed)         3.663     2.037    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/Q[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I1_O)        0.105     2.142 f  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/r0_oc1m[3]_i_2/O
                         net (fo=86, routed)          4.671     6.814    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[2]_3
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.105     6.919 r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/r0_oc1m[3]_i_1/O
                         net (fo=31, routed)          2.516     9.435    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/E[0]
    SLICE_X55Y82         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/r0_cc1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                     20.000    20.000 r  
    U18                  IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    21.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    14.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    16.216    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    16.293 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=430, routed)         1.276    17.570    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/CLK
    SLICE_X55Y82         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/r0_cc1_reg[10]/C
                         clock pessimism              0.347    17.917    
                         clock uncertainty           -0.117    17.800    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.168    17.632    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_advtim_apb_cfg/r0_cc1_reg[10]
  -------------------------------------------------------------------
                         required time                         17.632    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  8.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/A_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/Y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_50m rise@0.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=430, routed)         0.575    -0.874    u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/CLK
    SLICE_X67Y86         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/A_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.733 r  u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/A_d_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.678    u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/A_d_reg_n_0_[1]
    SLICE_X67Y86         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=430, routed)         0.843    -1.303    u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/CLK
    SLICE_X67Y86         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/Y_reg[1]/C
                         clock pessimism              0.429    -0.874    
    SLICE_X67Y86         FDCE (Hold_fdce_C_D)         0.078    -0.796    u_fp_domain/u_apb2_async_top/u_advtim/u_int1_detect/u_src_sync/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_fpga_platform/u_pll0/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X88Y58     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X88Y58     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_50m
  To Clock:  clk_out3_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/r_psc_last_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_bk1p_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_pll_50m rise@12.500ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 2.561ns (31.572%)  route 5.551ns (68.428%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.374ns = ( 10.126 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         1.440    -2.015    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/clk_out3
    SLICE_X83Y68         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/r_psc_last_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.379    -1.636 f  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/r_psc_last_reg[3]/Q
                         net (fo=2, routed)           1.022    -0.614    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/r_psc_last[3]
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.105    -0.509 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.509    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry_i_2_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    -0.177 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.177    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.079 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.079    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.186 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0_carry__1/O[1]
                         net (fo=1, routed)           0.521     0.707    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end0[10]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.250     0.957 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end_carry_i_1/O
                         net (fo=1, routed)           0.000     0.957    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.289 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end_carry/CO[3]
                         net (fo=1, routed)           0.000     1.289    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.421 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end_carry__0/CO[1]
                         net (fo=28, routed)          1.015     2.436    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/psc_flag_end
    SLICE_X59Y80         LUT6 (Prop_lut6_I3_O)        0.275     2.711 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/r_cc1_last[15]_i_2/O
                         net (fo=24, routed)          0.867     3.577    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/p_5_in
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.126     3.703 f  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_advtim_cnt_gen/Y[0]_i_1/O
                         net (fo=21, routed)          0.958     4.661    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_gen_sw_update_sync/u_des_1d/advtim_pe_gen_running
    SLICE_X84Y78         LUT2 (Prop_lut2_I1_O)        0.267     4.928 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_gen_sw_update_sync/u_des_1d/r0_ss1_i_1/O
                         net (fo=50, routed)          1.169     6.097    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_update_by_lock
    SLICE_X95Y73         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_bk1p_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                     12.500    12.500 r  
    U18                  IBUF                         0.000    12.500 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     7.262 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     8.717    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.793 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         1.332    10.126    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/clk_out3
    SLICE_X95Y73         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_bk1p_reg/C
                         clock pessimism              0.347    10.473    
                         clock uncertainty           -0.104    10.369    
    SLICE_X95Y73         FDCE (Setup_fdce_C_CE)      -0.168    10.201    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_bk1p_reg
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  4.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/A_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/Y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_50m rise@0.000ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         0.595    -0.854    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/clk_out3
    SLICE_X99Y74         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/A_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/A_d_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.626    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/A_d
    SLICE_X98Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.581 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_detect/Y[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.581    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/des_detect
    SLICE_X98Y74         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         0.862    -1.284    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/clk_out3
    SLICE_X98Y74         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/Y_reg[0]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X98Y74         FDCE (Hold_fdce_C_D)         0.120    -0.721    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/u_enc_logic_clr_sync/u_des_1d/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_50m
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y17   u_fpga_platform/u_pll0/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X82Y83     u_fp_domain/u_apb2_async_top/u_advtim/advtim_pe_cap_tim_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X82Y83     u_fp_domain/u_apb2_async_top/u_advtim/advtim_pe_cap_tim_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_50m
  To Clock:  clkfbout_pll_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   u_fpga_platform/u_pll0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       14.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 0.484ns (4.837%)  route 9.522ns (95.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.278ns = ( 22.722 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        1.512    -1.943    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X103Y29        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y29        FDCE (Prop_fdce_C_Q)         0.379    -1.564 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=3, routed)           0.588    -0.976    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ox9dt6
    SLICE_X103Y29        LUT1 (Prop_lut1_I0_O)        0.105    -0.871 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1/O
                         net (fo=906, routed)         8.934     8.063    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0
    SLICE_X108Y10        FDPE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        1.429    22.722    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X108Y10        FDPE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/C
                         clock pessimism              0.348    23.070    
                         clock uncertainty           -0.122    22.948    
    SLICE_X108Y10        FDPE (Recov_fdpe_C_PRE)     -0.292    22.656    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 14.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.952%)  route 0.260ns (67.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        0.575    -0.874    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/clk_out1
    SLICE_X64Y64         FDPE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.128    -0.746 f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/Q
                         net (fo=173, routed)         0.260    -0.485    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/r_tx_fifo_clear
    SLICE_X62Y63         FDCE                                         f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6144, routed)        0.843    -1.303    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/clk_out1
    SLICE_X62Y63         FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[1]/C
                         clock pessimism              0.463    -0.840    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.121    -0.961    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_pll_50m
  To Clock:  clk_out3_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        9.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.869ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_pll_50m rise@12.500ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.498ns (25.159%)  route 1.481ns (74.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.368ns = ( 10.132 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         1.487    -1.968    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/clk_out3
    SLICE_X91Y77         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.379    -1.589 r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[4]/Q
                         net (fo=5, routed)           0.958    -0.631    u_fpga_platform/Q[4]
    SLICE_X92Y82         LUT3 (Prop_lut3_I2_O)        0.119    -0.512 f  u_fpga_platform/dtg_cnt_reg[4]_LDC_i_2/O
                         net (fo=4, routed)           0.523     0.011    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[4]_C_0
    SLICE_X93Y82         FDCE                                         f  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                     12.500    12.500 r  
    U18                  IBUF                         0.000    12.500 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     7.262 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     8.717    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.793 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         1.338    10.132    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/clk_out3
    SLICE_X93Y82         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[4]_C/C
                         clock pessimism              0.347    10.479    
                         clock uncertainty           -0.104    10.375    
    SLICE_X93Y82         FDCE (Recov_fdce_C_CLR)     -0.494     9.881    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[4]_C
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  9.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_50m rise@0.000ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.127%)  route 0.393ns (67.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         0.597    -0.852    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/clk_out3
    SLICE_X95Y77         FDPE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.711 f  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_regs_wrap/r0_dtg_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.515    u_fpga_platform/Q[2]
    SLICE_X94Y76         LUT3 (Prop_lut3_I2_O)        0.045    -0.470 f  u_fpga_platform/dtg_cnt_reg[2]_LDC_i_1/O
                         net (fo=4, routed)           0.197    -0.273    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[2]_P_0
    SLICE_X94Y78         FDPE                                         f  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=973, routed)         0.865    -1.281    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/clk_out3
    SLICE_X94Y78         FDPE                                         r  u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[2]_P/C
                         clock pessimism              0.443    -0.838    
    SLICE_X94Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.909    u_fp_domain/u_apb2_async_top/u_advtim/u_advtim_pe_core/u_channel_ctrl/u_pwm_channel1_deadzone/dtg_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       97.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.067ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
                            (recovery check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.484ns (18.828%)  route 2.087ns (81.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 104.946 - 100.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.437     3.844    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.929 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.521     5.450    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X99Y41         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDCE (Prop_fdce_C_Q)         0.379     5.829 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.540     6.369    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X99Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.474 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         1.546     8.021    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X106Y36        FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    P19                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.341   101.341 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.103   103.444    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.521 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.425   104.946    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X106Y36        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.504   105.450    
                         clock uncertainty           -0.035   105.415    
    SLICE_X106Y36        FDCE (Recov_fdce_C_CLR)     -0.327   105.088    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 97.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eapoz6_reg/CLR
                            (removal check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.016%)  route 0.377ns (66.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.281     1.525    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.551 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.611     2.162    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X99Y41         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDCE (Prop_fdce_C_Q)         0.141     2.303 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.218     2.521    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X99Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.566 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.159     2.725    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X98Y40         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eapoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.461     1.893    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.922 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.880     2.802    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X98Y40         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eapoz6_reg/C
                         clock pessimism             -0.624     2.178    
    SLICE_X98Y40         FDCE (Remov_fdce_C_CLR)     -0.067     2.111    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eapoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.614    





