Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec  1 21:28:12 2018
| Host         : DESKTOP-24KCCOQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopWatchTop_control_sets_placed.rpt
| Design       : stopWatchTop
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |              39 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | sysReset_IBUF                     |                1 |              2 |
|  clk_IBUF_BUFG | watch1/minuteCounter[5]_i_1_n_0   | sysReset_IBUF                     |                2 |              6 |
|  clk_IBUF_BUFG | watch1/secondCounter[5]_i_1_n_0   | sysReset_IBUF                     |                2 |              6 |
|  clk_IBUF_BUFG | binToTimeBcd1/counter[17]_i_1_n_0 |                                   |                3 |              6 |
|  clk_IBUF_BUFG |                                   | binToTimeBcd1/counter[17]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG |                                   |                                   |                6 |             19 |
|  clk_IBUF_BUFG | controller/E[0]                   | sysReset_IBUF                     |               10 |             27 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 6      |                     3 |
| 16+    |                     3 |
+--------+-----------------------+


