Analysis & Synthesis report for TP2
Sun May 14 22:09:45 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated
 16. Source assignments for reg_bank:REG_BANK|altsyncram:banco_rtl_0|altsyncram_kvc1:auto_generated
 17. Source assignments for reg_bank:REG_BANK|altsyncram:banco_rtl_1|altsyncram_kvc1:auto_generated
 18. Parameter Settings for User Entity Instance: Prog_mem:ROM|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: reg_bank:REG_BANK|altsyncram:banco_rtl_0
 20. Parameter Settings for Inferred Entity Instance: reg_bank:REG_BANK|altsyncram:banco_rtl_1
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 14 22:09:45 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; TP2                                            ;
; Top-level Entity Name              ; TP2                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,499                                          ;
;     Total combinational functions  ; 1,330                                          ;
;     Dedicated logic registers      ; 249                                            ;
; Total registers                    ; 249                                            ;
; Total pins                         ; 54                                             ;
; Total virtual pins                 ; 140                                            ;
; Total memory bits                  ; 133,120                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; TP2                ; TP2                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+
; prog_mem.mif                     ; yes             ; User Memory Initialization File    ; E:/Windows/ITBA/Electronica V/Projects/TP2/prog_mem.mif                               ;         ;
; Prog_mem.v                       ; yes             ; User Wizard-Generated File         ; E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v                                 ;         ;
; TP2.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf                                    ;         ;
; ifu.v                            ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v                                      ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/decoder.v                                  ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v                                      ;         ;
; latch32.v                        ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/latch32.v                                  ;         ;
; reg_bank.v                       ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/reg_bank.v                                 ;         ;
; latchDec.v                       ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/latchDec.v                                 ;         ;
; latchAluIn.v                     ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/latchAluIn.v                               ;         ;
; latch5.v                         ; yes             ; User Verilog HDL File              ; E:/Windows/ITBA/Electronica V/Projects/TP2/latch5.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4j91.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf                     ;         ;
; db/altsyncram_kvc1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_kvc1.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,499     ;
;                                             ;           ;
; Total combinational functions               ; 1330      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 736       ;
;     -- 3 input functions                    ; 503       ;
;     -- <=2 input functions                  ; 91        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1177      ;
;     -- arithmetic mode                      ; 153       ;
;                                             ;           ;
; Total registers                             ; 249       ;
;     -- Dedicated logic registers            ; 249       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 140       ;
; I/O pins                                    ; 54        ;
; Total memory bits                           ; 133120    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 345       ;
; Total fan-out                               ; 6622      ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |TP2                                      ; 1330 (0)            ; 249 (0)                   ; 133120      ; 0            ; 0       ; 0         ; 54   ; 140          ; |TP2                                                                             ; TP2             ; work         ;
;    |Prog_mem:ROM|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|Prog_mem:ROM                                                                ; Prog_mem        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|Prog_mem:ROM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_4j91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated ; altsyncram_4j91 ; work         ;
;    |alu:ALU|                              ; 1158 (1158)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|alu:ALU                                                                     ; alu             ; work         ;
;    |decoder:DECODER|                      ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|decoder:DECODER                                                             ; decoder         ; work         ;
;    |ifu:IFU|                              ; 12 (12)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|ifu:IFU                                                                     ; ifu             ; work         ;
;    |latch32:LATCH_IFU|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch32:LATCH_IFU                                                           ; latch32         ; work         ;
;    |latch32:LATCH_busA|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch32:LATCH_busA                                                          ; latch32         ; work         ;
;    |latch32:LATCH_busB|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch32:LATCH_busB                                                          ; latch32         ; work         ;
;    |latch32:LATCH_busC|                   ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch32:LATCH_busC                                                          ; latch32         ; work         ;
;    |latch5:LATCH_rd1|                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch5:LATCH_rd1                                                            ; latch5          ; work         ;
;    |latch5:LATCH_rd22|                    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latch5:LATCH_rd22                                                           ; latch5          ; work         ;
;    |latchAluIn:LATCH_aluIn|               ; 0 (0)               ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latchAluIn:LATCH_aluIn                                                      ; latchAluIn      ; work         ;
;    |latchDec:LATCH_DEC|                   ; 8 (8)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|latchDec:LATCH_DEC                                                          ; latchDec        ; work         ;
;    |reg_bank:REG_BANK|                    ; 2 (2)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|reg_bank:REG_BANK                                                           ; reg_bank        ; work         ;
;       |altsyncram:banco_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|reg_bank:REG_BANK|altsyncram:banco_rtl_0                                    ; altsyncram      ; work         ;
;          |altsyncram_kvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|reg_bank:REG_BANK|altsyncram:banco_rtl_0|altsyncram_kvc1:auto_generated     ; altsyncram_kvc1 ; work         ;
;       |altsyncram:banco_rtl_1|            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|reg_bank:REG_BANK|altsyncram:banco_rtl_1                                    ; altsyncram      ; work         ;
;          |altsyncram_kvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2|reg_bank:REG_BANK|altsyncram:banco_rtl_1|altsyncram_kvc1:auto_generated     ; altsyncram_kvc1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; prog_mem.mif ;
; reg_bank:REG_BANK|altsyncram:banco_rtl_0|altsyncram_kvc1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None         ;
; reg_bank:REG_BANK|altsyncram:banco_rtl_1|altsyncram_kvc1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None         ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |TP2|Prog_mem:ROM ; Prog_mem.v      ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; latchDec:LATCH_DEC|selA_[5]            ; Stuck at GND due to stuck port data_in ;
; latchDec:LATCH_DEC|imm_[20..31]        ; Stuck at GND due to stuck port data_in ;
; latchAluIn:LATCH_aluIn|imm_[20..31]    ; Stuck at GND due to stuck port data_in ;
; ifu:IFU|currPC[12..31]                 ; Lost fanout                            ;
; Total Number of Removed Registers = 45 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+-----------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------+---------------------------+---------------------------------------------------------------------------------+
; latchDec:LATCH_DEC|selA_[5] ; Stuck at GND              ; ifu:IFU|currPC[12], ifu:IFU|currPC[13], ifu:IFU|currPC[14], ifu:IFU|currPC[15], ;
;                             ; due to stuck port data_in ; ifu:IFU|currPC[16], ifu:IFU|currPC[17], ifu:IFU|currPC[18], ifu:IFU|currPC[19], ;
;                             ;                           ; ifu:IFU|currPC[20], ifu:IFU|currPC[21], ifu:IFU|currPC[22], ifu:IFU|currPC[23], ;
;                             ;                           ; ifu:IFU|currPC[24], ifu:IFU|currPC[25], ifu:IFU|currPC[26], ifu:IFU|currPC[27], ;
;                             ;                           ; ifu:IFU|currPC[28], ifu:IFU|currPC[29], ifu:IFU|currPC[30], ifu:IFU|currPC[31]  ;
; latchDec:LATCH_DEC|imm_[20] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[20]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[21] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[21]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[22] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[22]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[23] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[23]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[24] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[24]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[25] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[25]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[26] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[26]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[27] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[27]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[28] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[28]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[29] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[29]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[30] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[30]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
; latchDec:LATCH_DEC|imm_[31] ; Stuck at GND              ; latchAluIn:LATCH_aluIn|imm_[31]                                                 ;
;                             ; due to stuck port data_in ;                                                                                 ;
+-----------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 249   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                 ;
+---------------------------------------+-------------------------------+------+
; Register Name                         ; Megafunction                  ; Type ;
+---------------------------------------+-------------------------------+------+
; latchDec:LATCH_DEC|selA_[0..4]        ; reg_bank:REG_BANK|banco_rtl_0 ; RAM  ;
; reg_bank:REG_BANK|banco[0..31][0..31] ; reg_bank:REG_BANK|banco_rtl_1 ; RAM  ;
; latchDec:LATCH_DEC|selB_[0..4]        ; reg_bank:REG_BANK|banco_rtl_1 ; RAM  ;
+---------------------------------------+-------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |TP2|latchDec:LATCH_DEC|imm_[9] ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TP2|latchDec:LATCH_DEC|imm_[7] ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TP2|latchDec:LATCH_DEC|imm_[3] ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TP2|latchDec:LATCH_DEC|imm_[1] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TP2|latch32:LATCH_busC|out[21] ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[18] ;
; 24:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[10] ;
; 28:1               ; 4 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[27] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[8]  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[4]  ;
; 30:1               ; 2 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[28] ;
; 28:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[7]  ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; Yes        ; |TP2|latch32:LATCH_busC|out[2]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |TP2|decoder:DECODER|Selector0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for reg_bank:REG_BANK|altsyncram:banco_rtl_0|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for reg_bank:REG_BANK|altsyncram:banco_rtl_1|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Prog_mem:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; prog_mem.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_4j91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_bank:REG_BANK|altsyncram:banco_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_bank:REG_BANK|altsyncram:banco_rtl_1 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 3                                            ;
; Entity Instance                           ; Prog_mem:ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; reg_bank:REG_BANK|altsyncram:banco_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; reg_bank:REG_BANK|altsyncram:banco_rtl_1     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 194                         ;
; cycloneiii_ff         ; 249                         ;
;     SLD               ; 5                           ;
;     plain             ; 244                         ;
; cycloneiii_lcell_comb ; 1331                        ;
;     arith             ; 153                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 133                         ;
;     normal            ; 1178                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 370                         ;
;         4 data inputs ; 736                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sun May 14 22:09:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file prog_mem.v
    Info (12023): Found entity 1: Prog_mem File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2.bdf
    Info (12023): Found entity 1: TP2
Info (12021): Found 1 design units, including 1 entities, in source file ifu.v
    Info (12023): Found entity 1: ifu File: E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: E:/Windows/ITBA/Electronica V/Projects/TP2/decoder.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file latch32.v
    Info (12023): Found entity 1: latch32 File: E:/Windows/ITBA/Electronica V/Projects/TP2/latch32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_bank.v
    Info (12023): Found entity 1: reg_bank File: E:/Windows/ITBA/Electronica V/Projects/TP2/reg_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latchdec.v
    Info (12023): Found entity 1: latchDec File: E:/Windows/ITBA/Electronica V/Projects/TP2/latchDec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latchaluin.v
    Info (12023): Found entity 1: latchAluIn File: E:/Windows/ITBA/Electronica V/Projects/TP2/latchAluIn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch5.v
    Info (12023): Found entity 1: latch5 File: E:/Windows/ITBA/Electronica V/Projects/TP2/latch5.v Line: 1
Info (12127): Elaborating entity "TP2" for the top level hierarchy
Warning (275011): Block or symbol "latchDec" of instance "LATCH_DEC" overlaps another block or symbol
Warning (275011): Block or symbol "latch32" of instance "LATCH_busA" overlaps another block or symbol
Info (12128): Elaborating entity "latch32" for hierarchy "latch32:LATCH_busA"
Info (12128): Elaborating entity "reg_bank" for hierarchy "reg_bank:REG_BANK"
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU"
Info (12128): Elaborating entity "latchAluIn" for hierarchy "latchAluIn:LATCH_aluIn"
Info (12128): Elaborating entity "latchDec" for hierarchy "latchDec:LATCH_DEC"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:DECODER"
Info (12128): Elaborating entity "ifu" for hierarchy "ifu:IFU"
Info (12128): Elaborating entity "Prog_mem" for hierarchy "Prog_mem:ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Prog_mem:ROM|altsyncram:altsyncram_component" File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
Info (12130): Elaborated megafunction instantiation "Prog_mem:ROM|altsyncram:altsyncram_component" File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
Info (12133): Instantiated megafunction "Prog_mem:ROM|altsyncram:altsyncram_component" with the following parameter: File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "prog_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4j91.tdf
    Info (12023): Found entity 1: altsyncram_4j91 File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4j91" for hierarchy "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated" File: e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "latch5" for hierarchy "latch5:LATCH_rd22"
Warning (276027): Inferred dual-clock RAM node "reg_bank:REG_BANK|banco_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "reg_bank:REG_BANK|banco_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_bank:REG_BANK|banco_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_bank:REG_BANK|banco_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "reg_bank:REG_BANK|altsyncram:banco_rtl_0"
Info (12133): Instantiated megafunction "reg_bank:REG_BANK|altsyncram:banco_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf
    Info (12023): Found entity 1: altsyncram_kvc1 File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_kvc1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "imm[31]" is stuck at GND
    Warning (13410): Pin "imm[30]" is stuck at GND
    Warning (13410): Pin "imm[29]" is stuck at GND
    Warning (13410): Pin "imm[28]" is stuck at GND
    Warning (13410): Pin "imm[27]" is stuck at GND
    Warning (13410): Pin "imm[26]" is stuck at GND
    Warning (13410): Pin "imm[25]" is stuck at GND
    Warning (13410): Pin "imm[24]" is stuck at GND
    Warning (13410): Pin "imm[23]" is stuck at GND
    Warning (13410): Pin "imm[22]" is stuck at GND
    Warning (13410): Pin "imm[21]" is stuck at GND
    Warning (13410): Pin "imm[20]" is stuck at GND
    Warning (13410): Pin "sel_Out[5]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 140 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "Alu_BusA[31]" is virtual output pin
    Info (15719): Pin "Alu_BusA[30]" is virtual output pin
    Info (15719): Pin "Alu_BusA[29]" is virtual output pin
    Info (15719): Pin "Alu_BusA[28]" is virtual output pin
    Info (15719): Pin "Alu_BusA[27]" is virtual output pin
    Info (15719): Pin "Alu_BusA[26]" is virtual output pin
    Info (15719): Pin "Alu_BusA[25]" is virtual output pin
    Info (15719): Pin "Alu_BusA[24]" is virtual output pin
    Info (15719): Pin "Alu_BusA[23]" is virtual output pin
    Info (15719): Pin "Alu_BusA[22]" is virtual output pin
    Info (15719): Pin "Alu_BusA[21]" is virtual output pin
    Info (15719): Pin "Alu_BusA[20]" is virtual output pin
    Info (15719): Pin "Alu_BusA[19]" is virtual output pin
    Info (15719): Pin "Alu_BusA[18]" is virtual output pin
    Info (15719): Pin "Alu_BusA[17]" is virtual output pin
    Info (15719): Pin "Alu_BusA[16]" is virtual output pin
    Info (15719): Pin "Alu_BusA[15]" is virtual output pin
    Info (15719): Pin "Alu_BusA[14]" is virtual output pin
    Info (15719): Pin "Alu_BusA[13]" is virtual output pin
    Info (15719): Pin "Alu_BusA[12]" is virtual output pin
    Info (15719): Pin "Alu_BusA[11]" is virtual output pin
    Info (15719): Pin "Alu_BusA[10]" is virtual output pin
    Info (15719): Pin "Alu_BusA[9]" is virtual output pin
    Info (15719): Pin "Alu_BusA[8]" is virtual output pin
    Info (15719): Pin "Alu_BusA[7]" is virtual output pin
    Info (15719): Pin "Alu_BusA[6]" is virtual output pin
    Info (15719): Pin "Alu_BusA[5]" is virtual output pin
    Info (15719): Pin "Alu_BusA[4]" is virtual output pin
    Info (15719): Pin "Alu_BusA[3]" is virtual output pin
    Info (15719): Pin "Alu_BusA[2]" is virtual output pin
    Info (15719): Pin "Alu_BusA[1]" is virtual output pin
    Info (15719): Pin "Alu_BusA[0]" is virtual output pin
    Info (15719): Pin "PC[11]" is virtual output pin
    Info (15719): Pin "PC[10]" is virtual output pin
    Info (15719): Pin "PC[9]" is virtual output pin
    Info (15719): Pin "PC[8]" is virtual output pin
    Info (15719): Pin "PC[7]" is virtual output pin
    Info (15719): Pin "PC[6]" is virtual output pin
    Info (15719): Pin "PC[5]" is virtual output pin
    Info (15719): Pin "PC[4]" is virtual output pin
    Info (15719): Pin "PC[3]" is virtual output pin
    Info (15719): Pin "PC[2]" is virtual output pin
    Info (15719): Pin "PC[1]" is virtual output pin
    Info (15719): Pin "PC[0]" is virtual output pin
    Info (15719): Pin "Alu_BusB[31]" is virtual output pin
    Info (15719): Pin "Alu_BusB[30]" is virtual output pin
    Info (15719): Pin "Alu_BusB[29]" is virtual output pin
    Info (15719): Pin "Alu_BusB[28]" is virtual output pin
    Info (15719): Pin "Alu_BusB[27]" is virtual output pin
    Info (15719): Pin "Alu_BusB[26]" is virtual output pin
    Info (15719): Pin "Alu_BusB[25]" is virtual output pin
    Info (15719): Pin "Alu_BusB[24]" is virtual output pin
    Info (15719): Pin "Alu_BusB[23]" is virtual output pin
    Info (15719): Pin "Alu_BusB[22]" is virtual output pin
    Info (15719): Pin "Alu_BusB[21]" is virtual output pin
    Info (15719): Pin "Alu_BusB[20]" is virtual output pin
    Info (15719): Pin "Alu_BusB[19]" is virtual output pin
    Info (15719): Pin "Alu_BusB[18]" is virtual output pin
    Info (15719): Pin "Alu_BusB[17]" is virtual output pin
    Info (15719): Pin "Alu_BusB[16]" is virtual output pin
    Info (15719): Pin "Alu_BusB[15]" is virtual output pin
    Info (15719): Pin "Alu_BusB[14]" is virtual output pin
    Info (15719): Pin "Alu_BusB[13]" is virtual output pin
    Info (15719): Pin "Alu_BusB[12]" is virtual output pin
    Info (15719): Pin "Alu_BusB[11]" is virtual output pin
    Info (15719): Pin "Alu_BusB[10]" is virtual output pin
    Info (15719): Pin "Alu_BusB[9]" is virtual output pin
    Info (15719): Pin "Alu_BusB[8]" is virtual output pin
    Info (15719): Pin "Alu_BusB[7]" is virtual output pin
    Info (15719): Pin "Alu_BusB[6]" is virtual output pin
    Info (15719): Pin "Alu_BusB[5]" is virtual output pin
    Info (15719): Pin "Alu_BusB[4]" is virtual output pin
    Info (15719): Pin "Alu_BusB[3]" is virtual output pin
    Info (15719): Pin "Alu_BusB[2]" is virtual output pin
    Info (15719): Pin "Alu_BusB[1]" is virtual output pin
    Info (15719): Pin "Alu_BusB[0]" is virtual output pin
    Info (15719): Pin "Alu_BusC[31]" is virtual output pin
    Info (15719): Pin "Alu_BusC[30]" is virtual output pin
    Info (15719): Pin "Alu_BusC[29]" is virtual output pin
    Info (15719): Pin "Alu_BusC[28]" is virtual output pin
    Info (15719): Pin "Alu_BusC[27]" is virtual output pin
    Info (15719): Pin "Alu_BusC[26]" is virtual output pin
    Info (15719): Pin "Alu_BusC[25]" is virtual output pin
    Info (15719): Pin "Alu_BusC[24]" is virtual output pin
    Info (15719): Pin "Alu_BusC[23]" is virtual output pin
    Info (15719): Pin "Alu_BusC[22]" is virtual output pin
    Info (15719): Pin "Alu_BusC[21]" is virtual output pin
    Info (15719): Pin "Alu_BusC[20]" is virtual output pin
    Info (15719): Pin "Alu_BusC[19]" is virtual output pin
    Info (15719): Pin "Alu_BusC[18]" is virtual output pin
    Info (15719): Pin "Alu_BusC[17]" is virtual output pin
    Info (15719): Pin "Alu_BusC[16]" is virtual output pin
    Info (15719): Pin "Alu_BusC[15]" is virtual output pin
    Info (15719): Pin "Alu_BusC[14]" is virtual output pin
    Info (15719): Pin "Alu_BusC[13]" is virtual output pin
    Info (15719): Pin "Alu_BusC[12]" is virtual output pin
    Info (15719): Pin "Alu_BusC[11]" is virtual output pin
    Info (15719): Pin "Alu_BusC[10]" is virtual output pin
    Info (15719): Pin "Alu_BusC[9]" is virtual output pin
    Info (15719): Pin "Alu_BusC[8]" is virtual output pin
    Info (15719): Pin "Alu_BusC[7]" is virtual output pin
    Info (15719): Pin "Alu_BusC[6]" is virtual output pin
    Info (15719): Pin "Alu_BusC[5]" is virtual output pin
    Info (15719): Pin "Alu_BusC[4]" is virtual output pin
    Info (15719): Pin "Alu_BusC[3]" is virtual output pin
    Info (15719): Pin "Alu_BusC[2]" is virtual output pin
    Info (15719): Pin "Alu_BusC[1]" is virtual output pin
    Info (15719): Pin "Alu_BusC[0]" is virtual output pin
    Info (15719): Pin "instruction[31]" is virtual output pin
    Info (15719): Pin "instruction[30]" is virtual output pin
    Info (15719): Pin "instruction[29]" is virtual output pin
    Info (15719): Pin "instruction[28]" is virtual output pin
    Info (15719): Pin "instruction[27]" is virtual output pin
    Info (15719): Pin "instruction[26]" is virtual output pin
    Info (15719): Pin "instruction[25]" is virtual output pin
    Info (15719): Pin "instruction[24]" is virtual output pin
    Info (15719): Pin "instruction[23]" is virtual output pin
    Info (15719): Pin "instruction[22]" is virtual output pin
    Info (15719): Pin "instruction[21]" is virtual output pin
    Info (15719): Pin "instruction[20]" is virtual output pin
    Info (15719): Pin "instruction[19]" is virtual output pin
    Info (15719): Pin "instruction[18]" is virtual output pin
    Info (15719): Pin "instruction[17]" is virtual output pin
    Info (15719): Pin "instruction[16]" is virtual output pin
    Info (15719): Pin "instruction[15]" is virtual output pin
    Info (15719): Pin "instruction[14]" is virtual output pin
    Info (15719): Pin "instruction[13]" is virtual output pin
    Info (15719): Pin "instruction[12]" is virtual output pin
    Info (15719): Pin "instruction[11]" is virtual output pin
    Info (15719): Pin "instruction[10]" is virtual output pin
    Info (15719): Pin "instruction[9]" is virtual output pin
    Info (15719): Pin "instruction[8]" is virtual output pin
    Info (15719): Pin "instruction[7]" is virtual output pin
    Info (15719): Pin "instruction[6]" is virtual output pin
    Info (15719): Pin "instruction[5]" is virtual output pin
    Info (15719): Pin "instruction[4]" is virtual output pin
    Info (15719): Pin "instruction[3]" is virtual output pin
    Info (15719): Pin "instruction[2]" is virtual output pin
    Info (15719): Pin "instruction[1]" is virtual output pin
    Info (15719): Pin "instruction[0]" is virtual output pin
Warning (15752): Ignored 36 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "PC31".
    Warning (15751): Ignored Virtual Pin assignment to "PC24".
    Warning (15751): Ignored Virtual Pin assignment to "PC16".
    Warning (15751): Ignored Virtual Pin assignment to "ifu:IFU".
    Warning (15751): Ignored Virtual Pin assignment to "PC28".
    Warning (15751): Ignored Virtual Pin assignment to "latch32:LATCH_IFU".
    Warning (15751): Ignored Virtual Pin assignment to "PC19".
    Warning (15751): Ignored Virtual Pin assignment to "PC13".
    Warning (15751): Ignored Virtual Pin assignment to "PC23".
    Warning (15751): Ignored Virtual Pin assignment to "PC12".
    Warning (15751): Ignored Virtual Pin assignment to "PC29".
    Warning (15751): Ignored Virtual Pin assignment to "alu:ALU".
    Warning (15751): Ignored Virtual Pin assignment to "latchDec:LATCH_DEC".
    Warning (15751): Ignored Virtual Pin assignment to "Prog_mem:ROM".
    Warning (15751): Ignored Virtual Pin assignment to "PC27".
    Warning (15751): Ignored Virtual Pin assignment to "PC26".
    Warning (15751): Ignored Virtual Pin assignment to "selA".
    Warning (15751): Ignored Virtual Pin assignment to "latch32:LATCH_busC".
    Warning (15751): Ignored Virtual Pin assignment to "selB".
    Warning (15751): Ignored Virtual Pin assignment to "PC17".
    Warning (15751): Ignored Virtual Pin assignment to "PC18".
    Warning (15751): Ignored Virtual Pin assignment to "latchAluIn:LATCH_aluIn".
    Warning (15751): Ignored Virtual Pin assignment to "latch32:LATCH_busA".
    Warning (15751): Ignored Virtual Pin assignment to "decoder:DECODER".
    Warning (15751): Ignored Virtual Pin assignment to "PC14".
    Warning (15751): Ignored Virtual Pin assignment to "latch5:LATCH_rd22".
    Warning (15751): Ignored Virtual Pin assignment to "latch32:LATCH_busB".
    Warning (15751): Ignored Virtual Pin assignment to "reg_bank:REG_BANK".
    Warning (15751): Ignored Virtual Pin assignment to "PC21".
    Warning (15751): Ignored Virtual Pin assignment to "selOut".
    Warning (15751): Ignored Virtual Pin assignment to "latch5:LATCH_rd1".
    Warning (15751): Ignored Virtual Pin assignment to "PC22".
    Warning (15751): Ignored Virtual Pin assignment to "PC20".
    Warning (15751): Ignored Virtual Pin assignment to "PC25".
    Warning (15751): Ignored Virtual Pin assignment to "PC30".
    Warning (15751): Ignored Virtual Pin assignment to "PC15".
Info (21057): Implemented 1794 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1644 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sun May 14 22:09:45 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:22


