{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "IIR_filter_0": "",
      "clk_wiz_0": "",
      "ila_0": ""
    },
    "ports": {
      "clk_in1_n_0": {
        "type": "clk",
        "direction": "I"
      },
      "clk_in1_p_0": {
        "type": "clk",
        "direction": "I"
      },
      "reset_n_0": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../DSP_Theory_dr_Mohamed_Moataz/MATLAB/IIR filter ref model/input_samples.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1000"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "IIR_filter_0": {
        "vlnv": "xilinx.com:module_ref:IIR_filter:1.0",
        "xci_name": "design_1_IIR_filter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IIR_filter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "261.444"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "120.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "17"
          },
          "C_PROBE2_WIDTH": {
            "value": "17"
          }
        }
      }
    },
    "nets": {
      "clk_in1_n_0_1": {
        "ports": [
          "clk_in1_n_0",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "clk_in1_p_0_1": {
        "ports": [
          "clk_in1_p_0",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "IIR_filter_0/clk",
          "blk_mem_gen_0/clka",
          "ila_0/clk"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "IIR_filter_0/data_in",
          "ila_0/probe0"
        ]
      },
      "IIR_filter_0_data_out": {
        "ports": [
          "IIR_filter_0/data_out",
          "ila_0/probe1"
        ]
      },
      "reset_n_0_1": {
        "ports": [
          "reset_n_0",
          "IIR_filter_0/reset_n"
        ]
      }
    }
  }
}