;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Echo */
Echo__0__DR EQU CYREG_GPIO_PRT1_DR
Echo__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Echo__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Echo__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Echo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Echo__0__HSIOM_MASK EQU 0x0000F000
Echo__0__HSIOM_SHIFT EQU 12
Echo__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Echo__0__INTR EQU CYREG_GPIO_PRT1_INTR
Echo__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Echo__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Echo__0__MASK EQU 0x08
Echo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Echo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Echo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Echo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Echo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Echo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Echo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Echo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Echo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Echo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Echo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Echo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Echo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Echo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Echo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Echo__0__PC EQU CYREG_GPIO_PRT1_PC
Echo__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Echo__0__PORT EQU 1
Echo__0__PS EQU CYREG_GPIO_PRT1_PS
Echo__0__SHIFT EQU 3
Echo__DR EQU CYREG_GPIO_PRT1_DR
Echo__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Echo__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Echo__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Echo__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Echo__INTR EQU CYREG_GPIO_PRT1_INTR
Echo__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Echo__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Echo__MASK EQU 0x08
Echo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Echo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Echo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Echo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Echo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Echo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Echo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Echo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Echo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Echo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Echo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Echo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Echo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Echo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Echo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Echo__PC EQU CYREG_GPIO_PRT1_PC
Echo__PC2 EQU CYREG_GPIO_PRT1_PC2
Echo__PORT EQU 1
Echo__PS EQU CYREG_GPIO_PRT1_PS
Echo__SHIFT EQU 3

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock__DIV_ID EQU 0x00000042
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock__PA_DIV_ID EQU 0x000000FF
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

/* PWM_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_3 */
PWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_A */
PWM_A__0__DR EQU CYREG_GPIO_PRT0_DR
PWM_A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_A__0__HSIOM_MASK EQU 0x0000000F
PWM_A__0__HSIOM_SHIFT EQU 0
PWM_A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_A__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_A__0__MASK EQU 0x01
PWM_A__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_A__0__OUT_SEL_SHIFT EQU 0
PWM_A__0__OUT_SEL_VAL EQU 1
PWM_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_A__0__PC EQU CYREG_GPIO_PRT0_PC
PWM_A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_A__0__PORT EQU 0
PWM_A__0__PS EQU CYREG_GPIO_PRT0_PS
PWM_A__0__SHIFT EQU 0
PWM_A__DR EQU CYREG_GPIO_PRT0_DR
PWM_A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_A__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_A__MASK EQU 0x01
PWM_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_A__PC EQU CYREG_GPIO_PRT0_PC
PWM_A__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_A__PORT EQU 0
PWM_A__PS EQU CYREG_GPIO_PRT0_PS
PWM_A__SHIFT EQU 0

/* PWM_B */
PWM_B__0__DR EQU CYREG_GPIO_PRT0_DR
PWM_B__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_B__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_B__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_B__0__HSIOM_MASK EQU 0x0000F000
PWM_B__0__HSIOM_SHIFT EQU 12
PWM_B__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_B__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_B__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_B__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_B__0__MASK EQU 0x08
PWM_B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_B__0__OUT_SEL_SHIFT EQU 6
PWM_B__0__OUT_SEL_VAL EQU 0
PWM_B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_B__0__PC EQU CYREG_GPIO_PRT0_PC
PWM_B__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_B__0__PORT EQU 0
PWM_B__0__PS EQU CYREG_GPIO_PRT0_PS
PWM_B__0__SHIFT EQU 3
PWM_B__DR EQU CYREG_GPIO_PRT0_DR
PWM_B__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_B__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_B__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_B__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_B__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_B__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_B__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_B__MASK EQU 0x08
PWM_B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_B__PC EQU CYREG_GPIO_PRT0_PC
PWM_B__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_B__PORT EQU 0
PWM_B__PS EQU CYREG_GPIO_PRT0_PS
PWM_B__SHIFT EQU 3

/* Pin_IR */
Pin_IR__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_IR__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_IR__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_IR__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_IR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_IR__0__HSIOM_MASK EQU 0x0000000F
Pin_IR__0__HSIOM_SHIFT EQU 0
Pin_IR__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_IR__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_IR__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_IR__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_IR__0__MASK EQU 0x01
Pin_IR__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_IR__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_IR__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_IR__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_IR__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_IR__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_IR__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_IR__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_IR__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_IR__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_IR__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_IR__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_IR__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_IR__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_IR__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_IR__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_IR__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_IR__0__PORT EQU 3
Pin_IR__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_IR__0__SHIFT EQU 0
Pin_IR__DR EQU CYREG_GPIO_PRT3_DR
Pin_IR__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_IR__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_IR__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_IR__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_IR__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_IR__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_IR__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_IR__MASK EQU 0x01
Pin_IR__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_IR__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_IR__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_IR__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_IR__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_IR__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_IR__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_IR__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_IR__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_IR__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_IR__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_IR__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_IR__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_IR__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_IR__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_IR__PC EQU CYREG_GPIO_PRT3_PC
Pin_IR__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_IR__PORT EQU 3
Pin_IR__PS EQU CYREG_GPIO_PRT3_PS
Pin_IR__SHIFT EQU 0

/* Counter */
Counter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Counter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Counter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Counter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Counter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Counter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Counter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Counter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Counter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Counter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Counter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Counter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Counter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Counter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2
Counter_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Counter_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Counter_Int__INTC_MASK EQU 0x20000
Counter_Int__INTC_NUMBER EQU 17
Counter_Int__INTC_PRIOR_MASK EQU 0xC000
Counter_Int__INTC_PRIOR_NUM EQU 3
Counter_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Counter_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Counter_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Trigger */
Trigger__0__DR EQU CYREG_GPIO_PRT1_DR
Trigger__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Trigger__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Trigger__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Trigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Trigger__0__HSIOM_MASK EQU 0x00000F00
Trigger__0__HSIOM_SHIFT EQU 8
Trigger__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Trigger__0__INTR EQU CYREG_GPIO_PRT1_INTR
Trigger__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Trigger__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Trigger__0__MASK EQU 0x04
Trigger__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Trigger__0__OUT_SEL_SHIFT EQU 4
Trigger__0__OUT_SEL_VAL EQU 2
Trigger__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Trigger__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Trigger__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Trigger__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Trigger__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Trigger__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Trigger__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Trigger__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Trigger__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Trigger__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Trigger__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Trigger__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Trigger__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Trigger__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Trigger__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Trigger__0__PC EQU CYREG_GPIO_PRT1_PC
Trigger__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Trigger__0__PORT EQU 1
Trigger__0__PS EQU CYREG_GPIO_PRT1_PS
Trigger__0__SHIFT EQU 2
Trigger__DR EQU CYREG_GPIO_PRT1_DR
Trigger__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Trigger__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Trigger__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Trigger__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Trigger__INTR EQU CYREG_GPIO_PRT1_INTR
Trigger__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Trigger__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Trigger__MASK EQU 0x04
Trigger__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Trigger__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Trigger__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Trigger__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Trigger__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Trigger__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Trigger__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Trigger__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Trigger__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Trigger__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Trigger__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Trigger__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Trigger__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Trigger__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Trigger__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Trigger__PC EQU CYREG_GPIO_PRT1_PC
Trigger__PC2 EQU CYREG_GPIO_PRT1_PC2
Trigger__PORT EQU 1
Trigger__PS EQU CYREG_GPIO_PRT1_PS
Trigger__SHIFT EQU 2

/* Pin_Azul */
Pin_Azul__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Azul__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Azul__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Azul__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Azul__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Azul__0__HSIOM_MASK EQU 0xF0000000
Pin_Azul__0__HSIOM_SHIFT EQU 28
Pin_Azul__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Azul__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Azul__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Azul__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Azul__0__MASK EQU 0x80
Pin_Azul__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Azul__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Azul__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Azul__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Azul__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Azul__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Azul__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Azul__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Azul__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Azul__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Azul__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Azul__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Azul__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Azul__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Azul__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Azul__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Azul__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Azul__0__PORT EQU 3
Pin_Azul__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Azul__0__SHIFT EQU 7
Pin_Azul__DR EQU CYREG_GPIO_PRT3_DR
Pin_Azul__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Azul__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Azul__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Azul__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Azul__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Azul__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Azul__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Azul__MASK EQU 0x80
Pin_Azul__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Azul__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Azul__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Azul__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Azul__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Azul__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Azul__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Azul__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Azul__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Azul__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Azul__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Azul__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Azul__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Azul__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Azul__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Azul__PC EQU CYREG_GPIO_PRT3_PC
Pin_Azul__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Azul__PORT EQU 3
Pin_Azul__PS EQU CYREG_GPIO_PRT3_PS
Pin_Azul__SHIFT EQU 7

/* Pin_Rojo */
Pin_Rojo__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Rojo__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Rojo__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Rojo__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Rojo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Rojo__0__HSIOM_MASK EQU 0x0F000000
Pin_Rojo__0__HSIOM_SHIFT EQU 24
Pin_Rojo__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Rojo__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Rojo__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Rojo__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Rojo__0__MASK EQU 0x40
Pin_Rojo__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Rojo__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Rojo__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Rojo__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Rojo__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Rojo__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Rojo__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Rojo__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Rojo__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Rojo__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Rojo__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Rojo__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Rojo__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Rojo__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Rojo__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Rojo__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Rojo__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Rojo__0__PORT EQU 2
Pin_Rojo__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Rojo__0__SHIFT EQU 6
Pin_Rojo__DR EQU CYREG_GPIO_PRT2_DR
Pin_Rojo__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Rojo__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Rojo__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Rojo__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Rojo__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Rojo__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Rojo__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Rojo__MASK EQU 0x40
Pin_Rojo__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Rojo__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Rojo__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Rojo__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Rojo__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Rojo__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Rojo__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Rojo__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Rojo__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Rojo__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Rojo__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Rojo__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Rojo__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Rojo__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Rojo__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Rojo__PC EQU CYREG_GPIO_PRT2_PC
Pin_Rojo__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Rojo__PORT EQU 2
Pin_Rojo__PS EQU CYREG_GPIO_PRT2_PS
Pin_Rojo__SHIFT EQU 6

/* Pin_Verde */
Pin_Verde__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Verde__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Verde__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Verde__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Verde__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Verde__0__HSIOM_MASK EQU 0x0F000000
Pin_Verde__0__HSIOM_SHIFT EQU 24
Pin_Verde__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Verde__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Verde__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Verde__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Verde__0__MASK EQU 0x40
Pin_Verde__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Verde__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Verde__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Verde__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Verde__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Verde__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Verde__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Verde__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Verde__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Verde__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Verde__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Verde__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Verde__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Verde__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Verde__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Verde__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Verde__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Verde__0__PORT EQU 3
Pin_Verde__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Verde__0__SHIFT EQU 6
Pin_Verde__DR EQU CYREG_GPIO_PRT3_DR
Pin_Verde__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Verde__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Verde__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Verde__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Verde__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Verde__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Verde__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Verde__MASK EQU 0x40
Pin_Verde__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Verde__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Verde__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Verde__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Verde__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Verde__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Verde__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Verde__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Verde__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Verde__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Verde__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Verde__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Verde__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Verde__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Verde__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Verde__PC EQU CYREG_GPIO_PRT3_PC
Pin_Verde__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Verde__PORT EQU 3
Pin_Verde__PS EQU CYREG_GPIO_PRT3_PS
Pin_Verde__SHIFT EQU 6

/* Pin_MotorA_A */
Pin_MotorA_A__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorA_A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorA_A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorA_A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorA_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_MotorA_A__0__HSIOM_MASK EQU 0x00000F00
Pin_MotorA_A__0__HSIOM_SHIFT EQU 8
Pin_MotorA_A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_A__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_A__0__MASK EQU 0x04
Pin_MotorA_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorA_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorA_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorA_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorA_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorA_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorA_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorA_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorA_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorA_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorA_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorA_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorA_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorA_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorA_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorA_A__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorA_A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorA_A__0__PORT EQU 0
Pin_MotorA_A__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorA_A__0__SHIFT EQU 2
Pin_MotorA_A__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorA_A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorA_A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorA_A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorA_A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_A__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_A__MASK EQU 0x04
Pin_MotorA_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorA_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorA_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorA_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorA_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorA_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorA_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorA_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorA_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorA_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorA_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorA_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorA_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorA_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorA_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorA_A__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorA_A__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorA_A__PORT EQU 0
Pin_MotorA_A__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorA_A__SHIFT EQU 2

/* Pin_MotorA_R */
Pin_MotorA_R__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorA_R__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorA_R__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorA_R__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorA_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_MotorA_R__0__HSIOM_MASK EQU 0x000000F0
Pin_MotorA_R__0__HSIOM_SHIFT EQU 4
Pin_MotorA_R__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_R__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_R__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_R__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_R__0__MASK EQU 0x02
Pin_MotorA_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorA_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorA_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorA_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorA_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorA_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorA_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorA_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorA_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorA_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorA_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorA_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorA_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorA_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorA_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorA_R__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorA_R__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorA_R__0__PORT EQU 0
Pin_MotorA_R__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorA_R__0__SHIFT EQU 1
Pin_MotorA_R__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorA_R__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorA_R__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorA_R__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorA_R__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_R__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_R__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorA_R__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorA_R__MASK EQU 0x02
Pin_MotorA_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorA_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorA_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorA_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorA_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorA_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorA_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorA_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorA_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorA_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorA_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorA_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorA_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorA_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorA_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorA_R__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorA_R__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorA_R__PORT EQU 0
Pin_MotorA_R__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorA_R__SHIFT EQU 1

/* Pin_MotorB_A */
Pin_MotorB_A__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorB_A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorB_A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorB_A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorB_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_MotorB_A__0__HSIOM_MASK EQU 0x00F00000
Pin_MotorB_A__0__HSIOM_SHIFT EQU 20
Pin_MotorB_A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_A__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_A__0__MASK EQU 0x20
Pin_MotorB_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorB_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorB_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorB_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorB_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorB_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorB_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorB_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorB_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorB_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorB_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorB_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorB_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorB_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorB_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorB_A__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorB_A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorB_A__0__PORT EQU 0
Pin_MotorB_A__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorB_A__0__SHIFT EQU 5
Pin_MotorB_A__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorB_A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorB_A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorB_A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorB_A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_A__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_A__MASK EQU 0x20
Pin_MotorB_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorB_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorB_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorB_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorB_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorB_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorB_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorB_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorB_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorB_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorB_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorB_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorB_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorB_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorB_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorB_A__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorB_A__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorB_A__PORT EQU 0
Pin_MotorB_A__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorB_A__SHIFT EQU 5

/* Pin_MotorB_R */
Pin_MotorB_R__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorB_R__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorB_R__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorB_R__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorB_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_MotorB_R__0__HSIOM_MASK EQU 0x000F0000
Pin_MotorB_R__0__HSIOM_SHIFT EQU 16
Pin_MotorB_R__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_R__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_R__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_R__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_R__0__MASK EQU 0x10
Pin_MotorB_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorB_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorB_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorB_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorB_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorB_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorB_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorB_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorB_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorB_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorB_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorB_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorB_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorB_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorB_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorB_R__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorB_R__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorB_R__0__PORT EQU 0
Pin_MotorB_R__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorB_R__0__SHIFT EQU 4
Pin_MotorB_R__DR EQU CYREG_GPIO_PRT0_DR
Pin_MotorB_R__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_MotorB_R__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_MotorB_R__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_MotorB_R__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_R__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_R__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_MotorB_R__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_MotorB_R__MASK EQU 0x10
Pin_MotorB_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_MotorB_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_MotorB_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_MotorB_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_MotorB_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_MotorB_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_MotorB_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_MotorB_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_MotorB_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_MotorB_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_MotorB_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_MotorB_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_MotorB_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_MotorB_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_MotorB_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_MotorB_R__PC EQU CYREG_GPIO_PRT0_PC
Pin_MotorB_R__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_MotorB_R__PORT EQU 0
Pin_MotorB_R__PS EQU CYREG_GPIO_PRT0_PS
Pin_MotorB_R__SHIFT EQU 4

/* Pin_Zumbador */
Pin_Zumbador__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Zumbador__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Zumbador__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Zumbador__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Zumbador__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Zumbador__0__HSIOM_MASK EQU 0x0000000F
Pin_Zumbador__0__HSIOM_SHIFT EQU 0
Pin_Zumbador__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Zumbador__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Zumbador__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Zumbador__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Zumbador__0__MASK EQU 0x01
Pin_Zumbador__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Zumbador__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Zumbador__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Zumbador__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Zumbador__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Zumbador__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Zumbador__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Zumbador__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Zumbador__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Zumbador__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Zumbador__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Zumbador__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Zumbador__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Zumbador__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Zumbador__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Zumbador__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Zumbador__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Zumbador__0__PORT EQU 1
Pin_Zumbador__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Zumbador__0__SHIFT EQU 0
Pin_Zumbador__DR EQU CYREG_GPIO_PRT1_DR
Pin_Zumbador__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Zumbador__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Zumbador__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Zumbador__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Zumbador__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Zumbador__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Zumbador__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Zumbador__MASK EQU 0x01
Pin_Zumbador__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Zumbador__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Zumbador__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Zumbador__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Zumbador__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Zumbador__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Zumbador__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Zumbador__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Zumbador__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Zumbador__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Zumbador__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Zumbador__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Zumbador__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Zumbador__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Zumbador__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Zumbador__PC EQU CYREG_GPIO_PRT1_PC
Pin_Zumbador__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Zumbador__PORT EQU 1
Pin_Zumbador__PS EQU CYREG_GPIO_PRT1_PS
Pin_Zumbador__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
