	component kernel is
		port (
			clk_clk                                : in    std_logic                     := 'X';             -- clk
			ir_receive_0_conduit_end_0_export_ir   : in    std_logic                     := 'X';             -- export_ir
			ir_receive_0_conduit_end_0_export_rr   : out   std_logic;                                        -- export_rr
			ir_receive_0_conduit_end_0_export_led  : out   std_logic;                                        -- export_led
			ir_receive_0_conduit_end_0_export_data : out   std_logic_vector(7 downto 0);                     -- export_data
			ir_receive_0_conduit_end_0_export_buf  : out   std_logic_vector(7 downto 0);                     -- export_buf
			lcd_demo_0_conduit_end_0_export_data   : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export_data
			lcd_demo_0_conduit_end_0_export_rw     : out   std_logic;                                        -- export_rw
			lcd_demo_0_conduit_end_0_export_en     : out   std_logic;                                        -- export_en
			lcd_demo_0_conduit_end_0_export_rs     : out   std_logic;                                        -- export_rs
			lcd_demo_0_conduit_end_0_export_blon   : out   std_logic;                                        -- export_blon
			lcd_demo_0_conduit_end_0_export_on     : out   std_logic;                                        -- export_on
			new_sdram_controller_0_wire_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n      : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke        : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n       : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm        : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n      : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n       : out   std_logic;                                        -- we_n
			pio_0_external_connection_export       : out   std_logic;                                        -- export
			pio_0_external_connection_1_export     : in    std_logic                     := 'X';             -- export
			reset_reset_n                          : in    std_logic                     := 'X';             -- reset_n
			user_gio_pwm_0_conduit_end_0_export    : out   std_logic                                         -- export
		);
	end component kernel;

