// Seed: 340917756
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    output logic id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    input tri id_11,
    input supply1 id_12,
    input wand id_13,
    input logic id_14,
    input tri0 id_15,
    input tri1 id_16,
    output logic id_17,
    input supply1 id_18
);
  wire id_20;
  assign id_6.id_14 = id_3;
  always begin : LABEL_0
    id_17 <= #1 -1'b0;
    id_6  <= -1'h0;
    id_2  <= 1;
  end
  wire id_21;
  wire id_22;
  ;
  module_0 modCall_1 ();
  logic id_23;
  ;
endmodule
