Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 16 18:46:28 2023
| Host         : Hh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_Top_timing_summary_routed.rpt -pb MIPS_Top_timing_summary_routed.pb -rpx MIPS_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.398       -4.372                     31                 1891        0.168        0.000                      0                 1891        3.750        0.000                       0                   297  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.398       -4.372                     31                 1891        0.168        0.000                      0                 1891        3.750        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -0.398ns,  Total Violation       -4.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 2.913ns (28.749%)  route 7.220ns (71.251%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.228    12.793    dmd/dmem/RAM_reg_0_255_2_2/A0
    SLICE_X8Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.295    13.089 r  dmd/dmem/RAM_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.089    dmd/dmem/RAM_reg_0_255_2_2/OA
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I1_O)      0.214    13.303 r  dmd/dmem/RAM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    13.303    dmd/dmem/RAM_reg_0_255_2_2/O1
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I1_O)      0.088    13.391 r  dmd/dmem/RAM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.758    14.149    mips/dp/pcreg/RD[1]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.319    14.468 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.149    14.617    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.627    15.368    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X8Y101         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.509    14.931    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y101         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.970    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 2.913ns (28.992%)  route 7.135ns (71.008%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.228    12.793    dmd/dmem/RAM_reg_0_255_2_2/A0
    SLICE_X8Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.295    13.089 r  dmd/dmem/RAM_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.089    dmd/dmem/RAM_reg_0_255_2_2/OA
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I1_O)      0.214    13.303 r  dmd/dmem/RAM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    13.303    dmd/dmem/RAM_reg_0_255_2_2/O1
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I1_O)      0.088    13.391 r  dmd/dmem/RAM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.758    14.149    mips/dp/pcreg/RD[1]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.319    14.468 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.149    14.617    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.542    15.283    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.907    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -15.283    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 2.735ns (27.552%)  route 7.191ns (72.448%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.651    13.216    dmd/dmem/RAM_reg_0_255_15_15/A0
    SLICE_X12Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.241    13.456 r  dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.456    dmd/dmem/RAM_reg_0_255_15_15/OA
    SLICE_X12Y97         MUXF7 (Prop_muxf7_I1_O)      0.214    13.670 r  dmd/dmem/RAM_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    13.670    dmd/dmem/RAM_reg_0_255_15_15/O1
    SLICE_X12Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    13.758 r  dmd/dmem/RAM_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           0.447    14.205    mips/dp/pcreg/RD[14]
    SLICE_X10Y98         LUT4 (Prop_lut4_I0_O)        0.319    14.524 r  mips/dp/pcreg/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.635    15.160    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X8Y99          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X8Y99          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y99          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.864    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 2.779ns (28.146%)  route 7.094ns (71.854%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.406    12.971    dmd/dmem/RAM_reg_0_255_5_5/A0
    SLICE_X8Y102         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    13.095 r  dmd/dmem/RAM_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.095    dmd/dmem/RAM_reg_0_255_5_5/OD
    SLICE_X8Y102         MUXF7 (Prop_muxf7_I0_O)      0.241    13.336 r  dmd/dmem/RAM_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    13.336    dmd/dmem/RAM_reg_0_255_5_5/O0
    SLICE_X8Y102         MUXF8 (Prop_muxf8_I0_O)      0.098    13.434 r  dmd/dmem/RAM_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.441    13.875    mips/dp/pcreg/RD[4]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.319    14.194 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.154    14.348    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.472 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.636    15.108    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.843    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 2.779ns (28.095%)  route 7.112ns (71.905%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.026    12.592    dmd/dmem/RAM_reg_0_255_3_3/A0
    SLICE_X2Y103         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.716 r  dmd/dmem/RAM_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.716    dmd/dmem/RAM_reg_0_255_3_3/OD
    SLICE_X2Y103         MUXF7 (Prop_muxf7_I0_O)      0.241    12.957 r  dmd/dmem/RAM_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    12.957    dmd/dmem/RAM_reg_0_255_3_3/O0
    SLICE_X2Y103         MUXF8 (Prop_muxf8_I0_O)      0.098    13.055 r  dmd/dmem/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.430    13.485    mips/dp/pcreg/RD[2]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.319    13.804 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.427    14.231    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.771    15.126    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.864    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -15.126    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 2.779ns (28.092%)  route 7.113ns (71.908%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.179    12.744    dmd/dmem/RAM_reg_0_255_4_4/A0
    SLICE_X2Y104         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.868 r  dmd/dmem/RAM_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.868    dmd/dmem/RAM_reg_0_255_4_4/OD
    SLICE_X2Y104         MUXF7 (Prop_muxf7_I0_O)      0.241    13.109 r  dmd/dmem/RAM_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    13.109    dmd/dmem/RAM_reg_0_255_4_4/O0
    SLICE_X2Y104         MUXF8 (Prop_muxf8_I0_O)      0.098    13.207 r  dmd/dmem/RAM_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.550    13.757    mips/dp/pcreg/RD[3]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.319    14.076 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.151    14.227    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.124    14.351 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.776    15.127    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.917    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -15.127    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 2.811ns (28.496%)  route 7.054ns (71.504%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.338    12.903    dmd/dmem/RAM_reg_0_255_1_1/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.317    13.220 r  dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.220    dmd/dmem/RAM_reg_0_255_1_1/OA
    SLICE_X6Y96          MUXF7 (Prop_muxf7_I1_O)      0.214    13.434 r  dmd/dmem/RAM_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    13.434    dmd/dmem/RAM_reg_0_255_1_1/O1
    SLICE_X6Y96          MUXF8 (Prop_muxf8_I1_O)      0.088    13.522 r  dmd/dmem/RAM_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.407    13.929    dmd/io/RD[0]
    SLICE_X7Y97          LUT5 (Prop_lut5_I2_O)        0.319    14.248 r  dmd/io/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.851    15.100    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X8Y101         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.509    14.931    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y101         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.897    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 2.692ns (27.262%)  route 7.182ns (72.738%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.551    13.116    dmd/dmem/RAM_reg_0_255_14_14/A0
    SLICE_X8Y95          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.198    13.314 r  dmd/dmem/RAM_reg_0_255_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.314    dmd/dmem/RAM_reg_0_255_14_14/OA
    SLICE_X8Y95          MUXF7 (Prop_muxf7_I1_O)      0.214    13.528 r  dmd/dmem/RAM_reg_0_255_14_14/F7.A/O
                         net (fo=1, routed)           0.000    13.528    dmd/dmem/RAM_reg_0_255_14_14/O1
    SLICE_X8Y95          MUXF8 (Prop_muxf8_I1_O)      0.088    13.616 r  dmd/dmem/RAM_reg_0_255_14_14/F8/O
                         net (fo=1, routed)           0.554    14.170    mips/dp/pcreg/RD[13]
    SLICE_X9Y99          LUT4 (Prop_lut4_I0_O)        0.319    14.489 r  mips/dp/pcreg/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.619    15.108    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X8Y99          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X8Y99          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y99          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.907    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 3.316ns (32.384%)  route 6.924ns (67.616%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         0.856    12.421    mips/dp/pcreg/out_reg[5]_0[0]
    SLICE_X2Y106         LUT3 (Prop_lut3_I0_O)        0.124    12.545 r  mips/dp/pcreg/y_carry_i_14_comp/O
                         net (fo=1, routed)           0.407    12.952    mips/dp/pcreg/y_carry_i_14_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    13.076 r  mips/dp/pcreg/y_carry_i_5_comp/O
                         net (fo=4, routed)           0.460    13.537    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    13.661 r  mips/dp/pcreg/y_carry_i_3_comp/O
                         net (fo=1, routed)           0.000    13.661    mips/dp/pcadder2/S[0]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.211 r  mips/dp/pcadder2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.211    mips/dp/pcadder2/y_carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.433 r  mips/dp/pcadder2/y_carry__0/O[0]
                         net (fo=1, routed)           0.742    15.175    mips/dp/pcreg/y[4]
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.299    15.474 r  mips/dp/pcreg/out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.474    mips/dp/pcreg/out[5]_i_1_n_0
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.512    14.934    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
                         clock pessimism              0.300    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.081    15.280    mips/dp/pcreg/out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 2.691ns (27.472%)  route 7.104ns (72.528%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.632     5.234    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  mips/dp/pcreg/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  mips/dp/pcreg/out_reg[5]/Q
                         net (fo=247, routed)         0.770     6.522    mips/dp/pcreg/Q[4]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.302     7.948    mips/dp/rf/rf_reg_r2_0_31_18_23/ADDRC1
    SLICE_X12Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.101 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.494     8.596    mips/dp/pcreg/RD20[22]
    SLICE_X11Y103        LUT5 (Prop_lut5_I4_O)        0.331     8.927 f  mips/dp/pcreg/out2_carry__1_i_9/O
                         net (fo=2, routed)           0.425     9.352    mips/dp/pcreg/out2_carry__1_i_9_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.476 r  mips/dp/pcreg/out2_carry__1_i_1/O
                         net (fo=1, routed)           0.808    10.283    mips/dp/alu/out2_carry__2_0[3]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.668 r  mips/dp/alu/out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips/dp/alu/out2_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  mips/dp/alu/out2_carry__2/CO[3]
                         net (fo=1, routed)           0.659    11.441    mips/dp/pcreg/CO[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=130, routed)         1.385    12.950    dmd/dmem/RAM_reg_0_255_9_9/A0
    SLICE_X2Y98          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.197    13.147 r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.147    dmd/dmem/RAM_reg_0_255_9_9/OA
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.214    13.361 r  dmd/dmem/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    13.361    dmd/dmem/RAM_reg_0_255_9_9/O1
    SLICE_X2Y98          MUXF8 (Prop_muxf8_I1_O)      0.088    13.449 r  dmd/dmem/RAM_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.407    13.856    mips/dp/pcreg/RD[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.319    14.175 r  mips/dp/pcreg/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.854    15.030    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X8Y98          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.525    14.948    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y98          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y98          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.864    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.599     1.518    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  dmd/io/led1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dmd/io/led1_reg[4]/Q
                         net (fo=1, routed)           0.110     1.769    dmd/io/led1[4]
    SLICE_X0Y100         FDRE                                         r  dmd/io/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  dmd/io/led_reg[4]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070     1.601    dmd/io/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.871%)  route 0.160ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.598     1.517    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  dmd/io/led1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dmd/io/led1_reg[7]/Q
                         net (fo=1, routed)           0.160     1.818    dmd/io/led1[7]
    SLICE_X0Y103         FDRE                                         r  dmd/io/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.871     2.036    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  dmd/io/led_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.072     1.605    dmd/io/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.631%)  route 0.431ns (75.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.605     1.524    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  dmd/io/led1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmd/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.431     2.097    dmd/io/led1[1]
    SLICE_X0Y100         FDRE                                         r  dmd/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  dmd/io/led_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.066     1.857    dmd/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.605     1.524    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  dmd/io/led1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmd/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.201     1.866    dmd/io/led1[8]
    SLICE_X0Y99          FDRE                                         r  dmd/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.878     2.043    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  dmd/io/led_reg[8]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.070     1.607    dmd/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/x7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.597     1.516    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  dmd/x7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  dmd/x7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.779    dmd/x7/clkdiv_reg_n_0_[10]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  dmd/x7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    dmd/x7/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  dmd/x7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.870     2.035    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  dmd/x7/clkdiv_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    dmd/x7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/x7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.597     1.516    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  dmd/x7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  dmd/x7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.779    dmd/x7/clkdiv_reg_n_0_[14]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  dmd/x7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    dmd/x7/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  dmd/x7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.870     2.035    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  dmd/x7/clkdiv_reg[14]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    dmd/x7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/x7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.598     1.517    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  dmd/x7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  dmd/x7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.121     1.780    dmd/x7/clkdiv_reg_n_0_[2]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  dmd/x7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    dmd/x7/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y105         FDCE                                         r  dmd/x7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.871     2.036    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  dmd/x7/clkdiv_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    dmd/x7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/x7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.598     1.517    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  dmd/x7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  dmd/x7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.780    dmd/x7/clkdiv_reg_n_0_[6]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  dmd/x7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    dmd/x7/clkdiv_reg[4]_i_1_n_5
    SLICE_X0Y106         FDCE                                         r  dmd/x7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.871     2.036    dmd/x7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  dmd/x7/clkdiv_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    dmd/x7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/out_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.810%)  route 0.483ns (72.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.570     1.489    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDCE                                         r  mips/dp/pcreg/out_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  mips/dp/pcreg/out_reg[3]_rep__0/Q
                         net (fo=163, routed)         0.235     1.865    mips/dp/pcreg/out_reg[3]_rep__0_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.248     2.158    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.847     2.012    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y97          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.880    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.967%)  route 0.230ns (62.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.599     1.518    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dmd/io/led1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dmd/io/led1_reg[6]/Q
                         net (fo=1, routed)           0.230     1.890    dmd/io/led1[6]
    SLICE_X1Y104         FDRE                                         r  dmd/io/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.871     2.036    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dmd/io/led_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.076     1.609    dmd/io/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     dmd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y103    dmd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y103    dmd/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     dmd/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y104    dmd/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y104    dmd/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y100    dmd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y104    dmd/io/led1_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y109    dmd/x7/clkdiv_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    dmd/dmem/RAM_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    dmd/dmem/RAM_reg_0_255_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    dmd/dmem/RAM_reg_0_255_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    dmd/dmem/RAM_reg_0_255_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     dmd/dmem/RAM_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y104   dmd/dmem/RAM_reg_0_255_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y99    dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y99    dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y99     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y99     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y99     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y98    dmd/dmem/RAM_reg_0_255_17_17/RAMS64E_A/CLK



