#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May 26 22:33:23 2019
# Process ID: 12956
# Current directory: D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 365.387 ; gain = 65.477
Command: synth_design -top design_1_wrapper -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 483.066 ; gain = 104.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_amount_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_amount_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_amount_0_0' (1#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_amount_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'amount_0' of module 'design_1_amount_0_0' requires 14 connections, but only 13 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6157] synthesizing module 'design_1_clock_10_1_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_clock_10_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clock_10_1_0' (2#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_clock_10_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'clock_10_1' of module 'design_1_clock_10_1_0' requires 14 connections, but only 13 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:248]
INFO: [Synth 8-6157] synthesizing module 'design_1_clock_5_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_clock_5_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clock_5_0_0' (3#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_clock_5_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnt_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnt_0_0' (4#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'cnt_0' of module 'design_1_cnt_0_0' requires 15 connections, but only 14 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:276]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnt_0_1' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnt_0_1' (5#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'cnt_1' of module 'design_1_cnt_0_1' requires 15 connections, but only 14 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:291]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnt_0_2' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnt_0_2' (6#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'cnt_2' of module 'design_1_cnt_0_2' requires 15 connections, but only 14 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnt_0_3' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnt_0_3' (7#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_cnt_0_3_stub.v:6]
WARNING: [Synth 8-350] instance 'cnt_3' of module 'design_1_cnt_0_3' requires 15 connections, but only 14 given [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:321]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_compar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_0_0' (8#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_compar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_0' (9#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_1' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_1' (10#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_2' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_2' (11#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_3' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_3' (12#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_4' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_4' (13#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_5' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_5' (14#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo2_0_6' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo2_0_6' (15#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo2_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_0' (16#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_1' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_1' (17#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_2' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_2' (18#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_3' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_3' (19#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_4' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_4' (20#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_5' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_5' (21#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huo4_0_6' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huo4_0_6' (22#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huo4_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_huotwo_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huotwo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huotwo_0_0' (23#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_huotwo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_jiepai_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_jiepai_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jiepai_0_0' (24#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_jiepai_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xishi2_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_xishi2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xishi2_0_0' (25#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_xishi2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xishi_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_xishi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xishi_0_0' (26#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_xishi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_yu4_0_0' [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_yu4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yu4_0_0' (27#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/.Xil/Vivado-12956-DESKTOP-UC8P8VC/realtime/design_1_yu4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (28#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (29#1) [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 538.148 ; gain = 159.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 538.148 ; gain = 159.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 538.148 ; gain = 159.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_0/design_1_cnt_0_0/design_1_cnt_0_0_in_context.xdc] for cell 'design_1_i/cnt_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_0/design_1_cnt_0_0/design_1_cnt_0_0_in_context.xdc] for cell 'design_1_i/cnt_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_1/design_1_cnt_0_1/design_1_cnt_0_1_in_context.xdc] for cell 'design_1_i/cnt_1'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_1/design_1_cnt_0_1/design_1_cnt_0_1_in_context.xdc] for cell 'design_1_i/cnt_1'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_2/design_1_cnt_0_2/design_1_cnt_0_2_in_context.xdc] for cell 'design_1_i/cnt_2'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_2/design_1_cnt_0_2/design_1_cnt_0_2_in_context.xdc] for cell 'design_1_i/cnt_2'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_3/design_1_cnt_0_3/design_1_cnt_0_3_in_context.xdc] for cell 'design_1_i/cnt_3'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_3/design_1_cnt_0_3/design_1_cnt_0_3_in_context.xdc] for cell 'design_1_i/cnt_3'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_xishi_0_0/design_1_xishi_0_0/design_1_xishi_0_0_in_context.xdc] for cell 'design_1_i/xishi_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_xishi_0_0/design_1_xishi_0_0/design_1_xishi_0_0_in_context.xdc] for cell 'design_1_i/xishi_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_jiepai_0_0/design_1_jiepai_0_0/design_1_jiepai_0_0_in_context.xdc] for cell 'design_1_i/jiepai_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_jiepai_0_0/design_1_jiepai_0_0/design_1_jiepai_0_0_in_context.xdc] for cell 'design_1_i/jiepai_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_0/design_1_huo4_0_0/design_1_huo4_0_0_in_context.xdc] for cell 'design_1_i/huo4_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_0/design_1_huo4_0_0/design_1_huo4_0_0_in_context.xdc] for cell 'design_1_i/huo4_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_1/design_1_huo4_0_1/design_1_huo4_0_1_in_context.xdc] for cell 'design_1_i/huo4_1'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_1/design_1_huo4_0_1/design_1_huo4_0_1_in_context.xdc] for cell 'design_1_i/huo4_1'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_2/design_1_huo4_0_2/design_1_huo4_0_2_in_context.xdc] for cell 'design_1_i/huo4_2'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_2/design_1_huo4_0_2/design_1_huo4_0_2_in_context.xdc] for cell 'design_1_i/huo4_2'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_3/design_1_huo4_0_3/design_1_huo4_0_3_in_context.xdc] for cell 'design_1_i/huo4_3'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_3/design_1_huo4_0_3/design_1_huo4_0_3_in_context.xdc] for cell 'design_1_i/huo4_3'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_4/design_1_huo4_0_4/design_1_huo4_0_4_in_context.xdc] for cell 'design_1_i/huo4_4'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_4/design_1_huo4_0_4/design_1_huo4_0_4_in_context.xdc] for cell 'design_1_i/huo4_4'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_5/design_1_huo4_0_5/design_1_huo4_0_5_in_context.xdc] for cell 'design_1_i/huo4_5'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_5/design_1_huo4_0_5/design_1_huo4_0_5_in_context.xdc] for cell 'design_1_i/huo4_5'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_6/design_1_huo4_0_6/design_1_huo4_0_6_in_context.xdc] for cell 'design_1_i/huo4_6'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo4_0_6/design_1_huo4_0_6/design_1_huo4_0_6_in_context.xdc] for cell 'design_1_i/huo4_6'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_compar_0_0/design_1_compar_0_0/design_1_compar_0_0_in_context.xdc] for cell 'design_1_i/compar_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_compar_0_0/design_1_compar_0_0/design_1_compar_0_0_in_context.xdc] for cell 'design_1_i/compar_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_xishi2_0_0/design_1_xishi2_0_0/design_1_xishi2_0_0_in_context.xdc] for cell 'design_1_i/xishi2_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_xishi2_0_0/design_1_xishi2_0_0/design_1_xishi2_0_0_in_context.xdc] for cell 'design_1_i/xishi2_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_clock_5_0_0/design_1_clock_5_0_0/design_1_clock_5_0_0_in_context.xdc] for cell 'design_1_i/clock_5_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_clock_5_0_0/design_1_clock_5_0_0/design_1_clock_5_0_0_in_context.xdc] for cell 'design_1_i/clock_5_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_0/design_1_huo2_0_0/design_1_huo2_0_0_in_context.xdc] for cell 'design_1_i/huo2_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_0/design_1_huo2_0_0/design_1_huo2_0_0_in_context.xdc] for cell 'design_1_i/huo2_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_clock_10_1_0/design_1_clock_10_1_0/design_1_clock_10_1_0_in_context.xdc] for cell 'design_1_i/clock_10_1'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_clock_10_1_0/design_1_clock_10_1_0/design_1_clock_10_1_0_in_context.xdc] for cell 'design_1_i/clock_10_1'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_1/design_1_huo2_0_1/design_1_huo2_0_1_in_context.xdc] for cell 'design_1_i/huo2_1'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_1/design_1_huo2_0_1/design_1_huo2_0_1_in_context.xdc] for cell 'design_1_i/huo2_1'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_2/design_1_huo2_0_2/design_1_huo2_0_2_in_context.xdc] for cell 'design_1_i/huo2_2'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_2/design_1_huo2_0_2/design_1_huo2_0_2_in_context.xdc] for cell 'design_1_i/huo2_2'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_3/design_1_huo2_0_3/design_1_huo2_0_3_in_context.xdc] for cell 'design_1_i/huo2_3'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_3/design_1_huo2_0_3/design_1_huo2_0_3_in_context.xdc] for cell 'design_1_i/huo2_3'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_4/design_1_huo2_0_4/design_1_huo2_0_4_in_context.xdc] for cell 'design_1_i/huo2_4'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_4/design_1_huo2_0_4/design_1_huo2_0_4_in_context.xdc] for cell 'design_1_i/huo2_4'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_5/design_1_huo2_0_5/design_1_huo2_0_5_in_context.xdc] for cell 'design_1_i/huo2_5'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_5/design_1_huo2_0_5/design_1_huo2_0_5_in_context.xdc] for cell 'design_1_i/huo2_5'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_6/design_1_huo2_0_6/design_1_huo2_0_6_in_context.xdc] for cell 'design_1_i/huo2_6'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huo2_0_6/design_1_huo2_0_6/design_1_huo2_0_6_in_context.xdc] for cell 'design_1_i/huo2_6'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_amount_0_0/design_1_amount_0_0/design_1_amount_0_0_in_context.xdc] for cell 'design_1_i/amount_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_amount_0_0/design_1_amount_0_0/design_1_amount_0_0_in_context.xdc] for cell 'design_1_i/amount_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huotwo_0_0/design_1_huotwo_0_0/design_1_huotwo_0_0_in_context.xdc] for cell 'design_1_i/huotwo_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_huotwo_0_0/design_1_huotwo_0_0/design_1_huotwo_0_0_in_context.xdc] for cell 'design_1_i/huotwo_0'
Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_yu4_0_0/design_1_yu4_0_0/design_1_yu4_0_0_in_context.xdc] for cell 'design_1_i/yu4_0'
Finished Parsing XDC File [d:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_yu4_0_0/design_1_yu4_0_0/design_1_yu4_0_0_in_context.xdc] for cell 'design_1_i/yu4_0'
Parsing XDC File [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'b'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'c'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'ce'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'd'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'd0'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'g'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'f'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'e'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'h'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'answer'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'answer'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:37]
WARNING: [Vivado 12-507] No nets matched 'd1_IBUF'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'd2_IBUF'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'd3_IBUF'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'd4_IBUF'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'enter_IBUF'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'answer1'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'answer2'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'answer3'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'answer4'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'answer5'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'answer6'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'answer7'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'answer1'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'answer2'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'answer3'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'answer4'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'answer5'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'answer6'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'answer7'. [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc:100]
Finished Parsing XDC File [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.srcs/constrs_1/new/cl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 856.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cnt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cnt_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cnt_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cnt_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xishi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jiepai_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo4_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/compar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xishi2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_10_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huo2_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/amount_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/huotwo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/yu4_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_amount_0_0   |         1|
|2     |design_1_clock_10_1_0 |         1|
|3     |design_1_clock_5_0_0  |         1|
|4     |design_1_cnt_0_0      |         1|
|5     |design_1_cnt_0_1      |         1|
|6     |design_1_cnt_0_2      |         1|
|7     |design_1_cnt_0_3      |         1|
|8     |design_1_compar_0_0   |         1|
|9     |design_1_huo2_0_0     |         1|
|10    |design_1_huo2_0_1     |         1|
|11    |design_1_huo2_0_2     |         1|
|12    |design_1_huo2_0_3     |         1|
|13    |design_1_huo2_0_4     |         1|
|14    |design_1_huo2_0_5     |         1|
|15    |design_1_huo2_0_6     |         1|
|16    |design_1_huo4_0_0     |         1|
|17    |design_1_huo4_0_1     |         1|
|18    |design_1_huo4_0_2     |         1|
|19    |design_1_huo4_0_3     |         1|
|20    |design_1_huo4_0_4     |         1|
|21    |design_1_huo4_0_5     |         1|
|22    |design_1_huo4_0_6     |         1|
|23    |design_1_huotwo_0_0   |         1|
|24    |design_1_jiepai_0_0   |         1|
|25    |design_1_xishi2_0_0   |         1|
|26    |design_1_xishi_0_0    |         1|
|27    |design_1_yu4_0_0      |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |design_1_amount_0_0   |     1|
|2     |design_1_clock_10_1_0 |     1|
|3     |design_1_clock_5_0_0  |     1|
|4     |design_1_cnt_0_0      |     1|
|5     |design_1_cnt_0_1      |     1|
|6     |design_1_cnt_0_2      |     1|
|7     |design_1_cnt_0_3      |     1|
|8     |design_1_compar_0_0   |     1|
|9     |design_1_huo2_0_0     |     1|
|10    |design_1_huo2_0_1     |     1|
|11    |design_1_huo2_0_2     |     1|
|12    |design_1_huo2_0_3     |     1|
|13    |design_1_huo2_0_4     |     1|
|14    |design_1_huo2_0_5     |     1|
|15    |design_1_huo2_0_6     |     1|
|16    |design_1_huo4_0_0     |     1|
|17    |design_1_huo4_0_1     |     1|
|18    |design_1_huo4_0_2     |     1|
|19    |design_1_huo4_0_3     |     1|
|20    |design_1_huo4_0_4     |     1|
|21    |design_1_huo4_0_5     |     1|
|22    |design_1_huo4_0_6     |     1|
|23    |design_1_huotwo_0_0   |     1|
|24    |design_1_jiepai_0_0   |     1|
|25    |design_1_xishi2_0_0   |     1|
|26    |design_1_xishi_0_0    |     1|
|27    |design_1_yu4_0_0      |     1|
|28    |IBUF                  |     8|
|29    |OBUF                  |    30|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   140|
|2     |  design_1_i |design_1 |   102|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 856.445 ; gain = 159.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.445 ; gain = 477.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 871.820 ; gain = 506.434
INFO: [Common 17-1381] The checkpoint 'D:/360MoveData/Users/Hiperwe/Desktop/coded_lock/coded_lock.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 872.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 26 22:35:35 2019...
