;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-40
	MOV -4, <-20
	DJN -1, @-20
	ADD -381, <-20
	SUB #12, @268
	SUB 10, 5
	SPL <125, -636
	JMP 0, #0
	SUB 1, 0
	MOV @12, @10
	SUB @125, -636
	MOV @12, @10
	SUB @125, -636
	MOV @12, @10
	ADD @125, 106
	ADD @125, 106
	MOV -5, <-29
	MOV -5, <-29
	MOV -5, <-29
	SLT <0, @2
	SLT <0, @2
	SPL <125, -636
	ADD @121, 103
	SPL <125, -636
	SLT <0, @2
	SUB @124, 106
	ADD 210, 31
	ADD 210, 31
	SUB @191, -103
	JMN 12, #10
	MOV -5, <-29
	SPL <125, 106
	SLT -207, -120
	SLT <0, @2
	MOV -4, <-20
	ADD 210, 31
	SUB #12, @268
	SUB @124, 106
	MOV -1, <-20
	MOV -5, <-29
	ADD 210, 31
	MOV -1, <-20
	SPL 0, <-461
	JMZ @12, #268
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-40
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -980, 600
	JMP @12, #200
	SUB 25, 7
	SUB #-900, 660
	SUB -980, 600
	ADD 10, 0
	SPL -207, @-130
	MOV -1, <-20
	SUB @127, 106
	JMN @12, #200
	SPL 0, <753
	SUB 25, 7
	SUB 1, 20
	DJN <-30, 9
	DJN <-30, 9
	SUB @201, 0
	SUB 1, 20
	SUB @201, 0
	SUB 1, 20
	JMP 12, <10
	SPL 0, <753
	SUB 0, @2
	SUB 0, @2
	MOV -1, <22
	ADD 10, -30
	DJN <-30, 9
	SUB <-127, 100
	SUB -30, 200
	SUB 600, <-340
	MOV -1, <-20
	MOV -1, <-20
	SUB -980, 600
	SUB 0, 500
	SUB 0, 500
	SUB <0, <0
	SUB @201, 0
	MOV -7, <-20
	ADD 10, 0
	SUB -980, 600
	SUB 250, 70
	SUB 0, 500
	SUB 0, @2
	SUB -207, <-130
	SPL 0, <753
	SUB 0, 500
	SUB 0, @2
	JMZ 12, #10
	DJN -1, @-20
