/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [4:0] _01_;
  reg [5:0] _02_;
  reg [13:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [20:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 14'h0000;
    else _03_ <= in_data[34:21];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 11'h000;
    else _00_ <= celloutsig_1_2z[25:15];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_3z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_14z[7:6], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_47z = - { celloutsig_0_3z[9:5], _03_ };
  assign celloutsig_0_48z = - { celloutsig_0_47z[14:10], celloutsig_0_5z };
  assign celloutsig_1_2z = - in_data[134:108];
  assign celloutsig_1_3z = - { in_data[138:137], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = - { celloutsig_0_6z[3:0], celloutsig_0_5z };
  assign celloutsig_0_12z = - celloutsig_0_11z;
  assign celloutsig_0_17z = - { celloutsig_0_3z[17:14], celloutsig_0_7z };
  assign celloutsig_0_19z = - { celloutsig_0_14z[6:1], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_21z = - { celloutsig_0_3z[14:8], celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_6z[4], celloutsig_0_12z } !== { celloutsig_0_25z[2], celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[64:60] !== _03_[5:1];
  assign celloutsig_1_1z = in_data[165:160] !== { in_data[185:183], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[1:0], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_16z } !== celloutsig_1_5z[9:3];
  assign celloutsig_0_10z = { _03_[11:9], celloutsig_0_7z, celloutsig_0_2z } !== celloutsig_0_3z[20:16];
  assign celloutsig_0_1z = in_data[75:73] !== _03_[10:8];
  assign celloutsig_0_22z = { in_data[70:47], celloutsig_0_3z } !== { celloutsig_0_6z[16:2], celloutsig_0_10z, celloutsig_0_19z, _04_, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z, _04_, celloutsig_0_21z };
  assign celloutsig_0_24z = celloutsig_0_11z[6:2] !== { _03_[13:10], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[84:74] !== _03_[12:2];
  assign celloutsig_0_3z = { in_data[17:12], celloutsig_0_2z, _03_ } >>> in_data[57:37];
  assign celloutsig_1_5z = { celloutsig_1_2z[17:9], celloutsig_1_1z } >>> { celloutsig_1_2z[12:4], celloutsig_1_1z };
  assign celloutsig_0_6z = { _03_, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } >>> { in_data[11:9], celloutsig_0_4z, _03_, celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[14:12] ^ _03_[4:2];
  assign celloutsig_1_13z = celloutsig_1_3z[2:0] ^ in_data[187:185];
  assign celloutsig_1_19z = { celloutsig_1_2z[20:15], _01_, celloutsig_1_11z } ^ { _02_, celloutsig_1_4z, _01_ };
  assign celloutsig_0_9z = celloutsig_0_3z[7:3] ^ { celloutsig_0_3z[13:10], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_6z[18:11] ^ { _03_[3:1], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_9z[4:1], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_7z } ^ { celloutsig_0_3z[11:7], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_49z = ~((celloutsig_0_34z & celloutsig_0_4z) | (celloutsig_0_18z & celloutsig_0_3z[2]));
  assign celloutsig_1_0z = ~((in_data[140] & in_data[156]) | (in_data[164] & in_data[122]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_1z) | (in_data[149] & celloutsig_1_2z[2]));
  assign celloutsig_1_6z = ~((in_data[145] & celloutsig_1_5z[6]) | (in_data[132] & celloutsig_1_3z[2]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z[2] & celloutsig_1_6z) | (_00_[10] & in_data[162]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z[0] & _01_[3]) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_1_16z = ~((_00_[6] & celloutsig_1_3z[4]) | (celloutsig_1_6z & celloutsig_1_8z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z & in_data[52]) | (celloutsig_0_2z & celloutsig_0_6z[6]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z & _03_[11]) | (celloutsig_0_7z & celloutsig_0_11z[6]));
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_4z & celloutsig_0_3z[12]));
  assign celloutsig_0_16z = ~((_03_[6] & celloutsig_0_7z) | (celloutsig_0_15z & celloutsig_0_12z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_17z[0] & celloutsig_0_6z[3]) | (celloutsig_0_1z & celloutsig_0_9z[4]));
  assign { out_data[128], out_data[107:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
