--- 
project:
  source_files:
    - toplevel_chip.v
    - chip.sv
    - mul_16.sv
    - add_16.sv
  top_module:  "toplevel_chip"

