<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dreg01AsynRst.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dreg01AsynRst.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dreg01AsynRst.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dreg01AsynRst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01AsynRst.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dreg01AsynRst.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dreg01AsynRst.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dreg01AsynRst.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dreg01AsynRst.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dreg01AsynRst.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dreg01AsynRst.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01AsynRst.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dreg01AsynRst.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dreg01AsynRst.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dreg01AsynRst.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dreg01AsynRst.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dreg01AsynRst.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dreg01AsynRst.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dreg01AsynRst.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dreg01AsynRst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01AsynRst_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dreg01AsynRst_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Dreg01AsynRst_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01AsynRst_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dreg01AsynRst_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01AsynRst_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dreg01AsynRst_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dreg01AsynRst_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01AsynRst_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dreg01AsynRst_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01AsynRst_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01AsynRst_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dreg01AsynRst_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dreg01AsynRst_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01AsynRst_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dreg01AsynRst_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dreg01AsynRst_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dreg01AsynRst_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01AsynRst_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01AsynRst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628450185" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628450185" xil_pn:in_ck="1851946037434411171" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.vhd"/>
      <outfile xil_pn:name="Dreg01AsynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628450185" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8271091029407341406" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628450185" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2518314747471779674" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628450185" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="979800281021568275" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628450185" xil_pn:in_ck="1851946037434411171" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.vhd"/>
      <outfile xil_pn:name="Dreg01AsynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628450189" xil_pn:in_ck="1851946037434411171" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4124317421116369185" xil_pn:start_ts="1628450185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst_TB_beh.prj"/>
      <outfile xil_pn:name="Dreg01AsynRst_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1628450189" xil_pn:in_ck="7654651571095307547" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6892293502979239182" xil_pn:start_ts="1628450189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5366889980317760196" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="979800281021568275" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2025675236184631308" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449401" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3234663940316605859" xil_pn:start_ts="1628449401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449612" xil_pn:in_ck="6468552112842355303" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-9203637221105816527" xil_pn:start_ts="1628449606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dreg01AsynRst.lso"/>
      <outfile xil_pn:name="Dreg01AsynRst.ngc"/>
      <outfile xil_pn:name="Dreg01AsynRst.ngr"/>
      <outfile xil_pn:name="Dreg01AsynRst.prj"/>
      <outfile xil_pn:name="Dreg01AsynRst.stx"/>
      <outfile xil_pn:name="Dreg01AsynRst.syr"/>
      <outfile xil_pn:name="Dreg01AsynRst.xst"/>
      <outfile xil_pn:name="Dreg01AsynRst_vhdl.prj"/>
      <outfile xil_pn:name="Dreg01AsynRst_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1628449414" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5667192873071795519" xil_pn:start_ts="1628449414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628449617" xil_pn:in_ck="6468552112842346557" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7248205719198678373" xil_pn:start_ts="1628449613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.bld"/>
      <outfile xil_pn:name="Dreg01AsynRst.ngd"/>
      <outfile xil_pn:name="Dreg01AsynRst_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628449620" xil_pn:in_ck="6468552112842346558" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6037968062645765743" xil_pn:start_ts="1628449617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.pcf"/>
      <outfile xil_pn:name="Dreg01AsynRst_map.map"/>
      <outfile xil_pn:name="Dreg01AsynRst_map.mrp"/>
      <outfile xil_pn:name="Dreg01AsynRst_map.ncd"/>
      <outfile xil_pn:name="Dreg01AsynRst_map.ngm"/>
      <outfile xil_pn:name="Dreg01AsynRst_map.xrpt"/>
      <outfile xil_pn:name="Dreg01AsynRst_summary.xml"/>
      <outfile xil_pn:name="Dreg01AsynRst_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628449626" xil_pn:in_ck="2586699635969019479" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1628449620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.ncd"/>
      <outfile xil_pn:name="Dreg01AsynRst.pad"/>
      <outfile xil_pn:name="Dreg01AsynRst.par"/>
      <outfile xil_pn:name="Dreg01AsynRst.ptwx"/>
      <outfile xil_pn:name="Dreg01AsynRst.unroutes"/>
      <outfile xil_pn:name="Dreg01AsynRst.xpi"/>
      <outfile xil_pn:name="Dreg01AsynRst_pad.csv"/>
      <outfile xil_pn:name="Dreg01AsynRst_pad.txt"/>
      <outfile xil_pn:name="Dreg01AsynRst_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628449626" xil_pn:in_ck="6468552112842346426" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1628449623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01AsynRst.twr"/>
      <outfile xil_pn:name="Dreg01AsynRst.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
