$date
	Wed Apr 30 11:07:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module x_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1$
#20000
0$
1#
#30000
1$
#40000
0$
0#
1"
#50000
1!
1$
#60000
0!
0$
1#
#70000
1!
1$
#80000
