#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000000011190b0 .scope module, "mux2bit2_1_tb" "mux2bit2_1_tb" 2 5;
 .timescale 0 0;
v0000000001172c80_0 .net "a", 1 0, L_0000000001171b00;  1 drivers
v0000000001172140_0 .net "b", 1 0, L_0000000001172280;  1 drivers
v0000000001172820_0 .var "in", 5 0;
v0000000001171a60_0 .net "out2Behavioral", 1 0, v0000000001109930_0;  1 drivers
v0000000001171560_0 .net "out2Data", 1 0, L_0000000001172000;  1 drivers
v00000000011725a0_0 .net "out2Gate", 1 0, L_0000000001172d20;  1 drivers
v00000000011712e0_0 .net "s", 0 0, L_0000000001171380;  1 drivers
L_0000000001171b00 .part v0000000001172820_0, 3, 2;
L_0000000001172280 .part v0000000001172820_0, 1, 2;
L_0000000001171380 .part v0000000001172820_0, 0, 1;
S_0000000001119240 .scope module, "muxBehavioral1bit2_1" "Mux2_1_2Behavioral" 2 18, 3 12 0, S_00000000011190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 2 "out";
v0000000001109c50_0 .net "d0", 1 0, L_0000000001171b00;  alias, 1 drivers
v000000000110a510_0 .net "d1", 1 0, L_0000000001172280;  alias, 1 drivers
v0000000001109930_0 .var "out", 1 0;
v0000000001109e30_0 .net "sel", 0 0, L_0000000001171380;  alias, 1 drivers
E_0000000001106ac0 .event edge, v0000000001109e30_0, v000000000110a510_0, v0000000001109c50_0;
S_000000000110dfb0 .scope module, "muxDataFlow1bit2_1" "Mux2_1_2DataFlow" 2 19, 4 12 0, S_00000000011190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 2 "out";
v0000000001109a70_0 .net "d0", 1 0, L_0000000001171b00;  alias, 1 drivers
v0000000001109f70_0 .net "d1", 1 0, L_0000000001172280;  alias, 1 drivers
v00000000011099d0_0 .net "out", 1 0, L_0000000001172000;  alias, 1 drivers
v0000000001109b10_0 .net "sel", 0 0, L_0000000001171380;  alias, 1 drivers
L_0000000001172000 .functor MUXZ 2, L_0000000001171b00, L_0000000001172280, L_0000000001171380, C4<>;
S_00000000011193d0 .scope module, "muxGate1bit2_1" "Mux2_1_2Gate" 2 17, 5 12 0, S_00000000011190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 2 "out";
L_000000000110aae0 .functor NOT 1, L_0000000001171380, C4<0>, C4<0>, C4<0>;
L_000000000110ab50 .functor AND 1, L_0000000001171ec0, L_000000000110aae0, C4<1>, C4<1>;
L_000000000110ad80 .functor AND 1, L_0000000001171d80, L_000000000110aae0, C4<1>, C4<1>;
L_000000000110adf0 .functor AND 1, L_0000000001172460, L_0000000001171380, C4<1>, C4<1>;
L_000000000110aca0 .functor AND 1, L_0000000001171100, L_0000000001171380, C4<1>, C4<1>;
L_000000000110ad10 .functor OR 1, L_0000000001172780, L_0000000001171e20, C4<0>, C4<0>;
L_000000000110ae60 .functor OR 1, L_0000000001171f60, L_00000000011717e0, C4<0>, C4<0>;
v000000000110a3d0_0 .net *"_ivl_1", 0 0, L_000000000110ab50;  1 drivers
v0000000001109bb0_0 .net *"_ivl_10", 0 0, L_000000000110adf0;  1 drivers
v0000000001109cf0_0 .net *"_ivl_13", 0 0, L_0000000001172460;  1 drivers
v0000000001109d90_0 .net *"_ivl_14", 0 0, L_000000000110aca0;  1 drivers
v000000000110a150_0 .net *"_ivl_18", 0 0, L_0000000001171100;  1 drivers
v0000000001109ed0_0 .net *"_ivl_19", 0 0, L_000000000110ad10;  1 drivers
v000000000110a0b0_0 .net *"_ivl_22", 0 0, L_0000000001172780;  1 drivers
v0000000001172500_0 .net *"_ivl_24", 0 0, L_0000000001171e20;  1 drivers
v0000000001172aa0_0 .net *"_ivl_25", 0 0, L_000000000110ae60;  1 drivers
v00000000011721e0_0 .net *"_ivl_29", 0 0, L_0000000001171f60;  1 drivers
v0000000001171c40_0 .net *"_ivl_31", 0 0, L_00000000011717e0;  1 drivers
v0000000001172b40_0 .net *"_ivl_4", 0 0, L_0000000001171ec0;  1 drivers
v0000000001172be0_0 .net *"_ivl_5", 0 0, L_000000000110ad80;  1 drivers
v00000000011720a0_0 .net *"_ivl_9", 0 0, L_0000000001171d80;  1 drivers
v0000000001171ba0_0 .net "d0", 1 0, L_0000000001171b00;  alias, 1 drivers
v0000000001171ce0_0 .net "d1", 1 0, L_0000000001172280;  alias, 1 drivers
v0000000001172640_0 .net "min0", 1 0, L_0000000001171600;  1 drivers
v00000000011716a0_0 .net "min1", 1 0, L_0000000001171740;  1 drivers
v00000000011723c0_0 .net "nSel", 0 0, L_000000000110aae0;  1 drivers
v00000000011714c0_0 .net "out", 1 0, L_0000000001172d20;  alias, 1 drivers
v00000000011726e0_0 .net "sel", 0 0, L_0000000001171380;  alias, 1 drivers
L_0000000001171ec0 .part L_0000000001171b00, 0, 1;
L_0000000001171600 .concat8 [ 1 1 0 0], L_000000000110ab50, L_000000000110ad80;
L_0000000001171d80 .part L_0000000001171b00, 1, 1;
L_0000000001172460 .part L_0000000001172280, 0, 1;
L_0000000001171740 .concat8 [ 1 1 0 0], L_000000000110adf0, L_000000000110aca0;
L_0000000001171100 .part L_0000000001172280, 1, 1;
L_0000000001172780 .part L_0000000001171600, 0, 1;
L_0000000001171e20 .part L_0000000001171740, 0, 1;
L_0000000001172d20 .concat8 [ 1 1 0 0], L_000000000110ad10, L_000000000110ae60;
L_0000000001171f60 .part L_0000000001171600, 1, 1;
L_00000000011717e0 .part L_0000000001171740, 1, 1;
    .scope S_0000000001119240;
T_0 ;
    %wait E_0000000001106ac0;
    %load/vec4 v0000000001109e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000110a510_0;
    %store/vec4 v0000000001109930_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001109c50_0;
    %store/vec4 v0000000001109930_0, 0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000011190b0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000001172820_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_00000000011190b0;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "mux2bit2_1_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000010, S_00000000011190b0 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000011190b0;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0000000001172820_0;
    %addi 1, 0, 6;
    %store/vec4 v0000000001172820_0, 0, 6;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011190b0;
T_4 ;
    %vpi_call 2 33 "$monitor", "time %t | a = %2b | b = %2b | sel = %1b | Gate = %2b | Data = %2b | Beh = %2b", $time, v0000000001172c80_0, v0000000001172140_0, v00000000011712e0_0, v00000000011725a0_0, v0000000001171560_0, v0000000001171a60_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mux2bit2_1_tb.v";
    "../Mux2_1_2Behavioral.v";
    "../Mux2_1_2DataFlow.v";
    "../Mux2_1_2Gate.v";
