library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shift_left is
    port (
        i_data : in  std_logic_vector(31 downto 0);
        o_result : out std_logic_vector(31 downto 0)
    );
end entity shift_left;

architecture behavioral of shift_left is
begin
    process(i_data)
    begin
        o_result <= i_data(30 downto 0) & '0'; -- Deslocamento para a esquerda, preenchendo o bit mais Ã  direita com 0
    end process;
end architecture behavioral;
