<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Implementation of the TargetInstrInfo class that is common to all AMD GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUInstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstrInfo_8cpp__incl.png" border="0" usemap="#AMDGPUInstrInfo_8cpp" alt=""/></div>
<map name="AMDGPUInstrInfo_8cpp" id="AMDGPUInstrInfo_8cpp">
<area shape="rect" id="node2" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="887,229,1030,256"/><area shape="rect" id="node3" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="539,311,706,338"/><area shape="rect" id="node33" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1447,80,1631,107"/><area shape="rect" id="node46" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="2000,483,2208,524"/><area shape="rect" id="node47" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="1221,304,1417,345"/><area shape="rect" id="node49" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="1751,304,1969,345"/><area shape="rect" id="node26" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="860,311,1057,338"/><area shape="rect" id="node4" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1097,490,1247,517"/><area shape="rect" id="node13" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="530,393,715,435"/><area shape="rect" id="node5" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="787,736,962,763"/><area shape="rect" id="node6" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="753,572,959,599"/><area shape="rect" id="node10" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="938,654,1129,681"/><area shape="rect" id="node7" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="2198,654,2349,681"/><area shape="rect" id="node14" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1603,490,1749,517"/><area shape="rect" id="node18" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1773,483,1976,524"/><area shape="rect" id="node21" href="MachineValueType_8h.html" title="llvm/CodeGen/MachineValue\lType.h" alt="" coords="384,483,587,524"/><area shape="rect" id="node22" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="611,490,763,517"/><area shape="rect" id="node23" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="787,490,970,517"/><area shape="rect" id="node15" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1549,572,1720,599"/><area shape="rect" id="node16" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="1394,654,1579,681"/><area shape="rect" id="node24" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1085,572,1248,599"/><area shape="rect" id="node27" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="1096,401,1248,427"/><area shape="rect" id="node28" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="739,393,970,435"/><area shape="rect" id="node29" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1374,401,1607,427"/><area shape="rect" id="node30" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="283,572,442,599"/><area shape="rect" id="node34" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1701,229,1889,256"/><area shape="rect" id="node36" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1457,229,1621,256"/><area shape="rect" id="node40" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1795,155,1951,181"/><area shape="rect" id="node42" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="2505,229,2650,256"/><area shape="rect" id="node44" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1374,490,1527,517"/><area shape="rect" id="node35" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="2056,401,2299,427"/><area shape="rect" id="node37" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="1994,311,2129,338"/><area shape="rect" id="node38" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="157,647,339,688"/><area shape="rect" id="node41" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="1913,229,2005,256"/><area shape="rect" id="node43" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="2529,490,2701,517"/><area shape="rect" id="node45" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="2373,393,2571,435"/><area shape="rect" id="node48" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1683,393,1879,435"/><area shape="rect" id="node50" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="2232,490,2403,517"/></map>
</div>
</div>
<p><a href="AMDGPUInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f11ade4c7901484baa40cab9d0d011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">GET_INSTRINFO_NAMED_OPS</a></td></tr>
<tr class="separator:a16f11ade4c7901484baa40cab9d0d011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">GET_INSTRMAP_INFO</a></td></tr>
<tr class="separator:a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a716f5e42d0d8cc3686f761545c8c20bc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a> { <a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a> = 0, 
<a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd">VI</a> = 1
 }</td></tr>
<tr class="separator:a716f5e42d0d8cc3686f761545c8c20bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3446af075ccd17f35650d8de441903e6"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">llvm::AMDGPU::getMCOpcode</a> (uint16_t Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:a3446af075ccd17f35650d8de441903e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b51786cd0392b08e1e2ae60072554e"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html#a72b51786cd0392b08e1e2ae60072554e">AMDGPUSubtargetToSISubtarget</a> (<a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:a72b51786cd0392b08e1e2ae60072554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation of the TargetInstrInfo class that is common to all AMD GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00025">25</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a16f11ade4c7901484baa40cab9d0d011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_NAMED_OPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a68cd09032654ae05bb2a11b7c60a1cdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRMAP_INFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a716f5e42d0d8cc3686f761545c8c20bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"></a>SI</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd"></a>VI</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00351">351</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a72b51786cd0392b08e1e2ae60072554e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a> AMDGPUSubtargetToSISubtarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Gen</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00356">356</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">SI</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00353">VI</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00045">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00365">llvm::AMDGPUInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
