.nh
.TH "CLASTB (SIMD&FP scalar)" "7" " "  "instruction" "sve"
.SS CLASTB (SIMD&FP scalar)
 Conditionally extract last element to SIMD&FP scalar register

 From the source vector register extract the last active element, and then zero-
 extend that element to destructively place in the destination and first source
 SIMD & floating-point scalar register. If there are no active elements then
 destructively zero-extend the least significant element-size bits of the
 destination and first source SIMD & floating-point scalar register.

 Status : Green

 Predicated : True

 takes_pred_movprfx : False



.SS SVE - A64 - clastb_v_p_z_
 
                                                                   
                                                                   
                                 16                                
                 24  22        17 |    13    10         5         0
                  |   |         | |     |     |         |         |
   0 0 0 0 0 1 0 1|. .|1 0 1 0 1|1|1 0 0|. . .|. . . . .|. . . . .|
                  |             |       |     |         |
                  `-size        `-B     `-Pg  `-Zm      `-Vdn
  
  
 
.SS SVE
 
 CLASTB  <V><dn>, <Pg>, <V><dn>, <Zm>.<T>
 
 if !HaveSVE() then UNDEFINED;
 integer esize = 8 << UInt(size);
 integer g = UInt(Pg);
 integer dn = UInt(Vdn);
 integer m = UInt(Zm);
 boolean isBefore = TRUE;
 
 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(PL) mask = P[g];
 bits(esize) operand1 = V[dn];
 bits(VL) operand2 = Z[m];
 bits(esize) result;
 integer last = LastActiveElement(mask, esize);
 
 if last < 0 then
     result = ZeroExtend(operand1);
 else
     if !isBefore then
         last = last + 1;
         if last >= elements then last = 0;
     result = Elem[operand2, last, esize];
 
 V[dn] = result;
 

.SS Assembler Symbols

 <V>
  Encoded in size
  Is a width specifier,

  size <V> 
  00   B   
  01   H   
  10   S   
  11   D   

 <dn>
  Encoded in Vdn
  Is the number [0-31] of the source and destination SIMD&FP register, encoded
  in the "Vdn" field.

 <Pg>
  Encoded in Pg
  Is the name of the governing scalable predicate register P0-P7, encoded in the
  "Pg" field.

 <Zm>
  Encoded in Zm
  Is the name of the source scalable vector register, encoded in the "Zm" field.

 <T>
  Encoded in size
  Is the size specifier,

  size <T> 
  00   B   
  01   H   
  10   S   
  11   D   



.SS Operation

 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(PL) mask = P[g];
 bits(esize) operand1 = V[dn];
 bits(VL) operand2 = Z[m];
 bits(esize) result;
 integer last = LastActiveElement(mask, esize);
 
 if last < 0 then
     result = ZeroExtend(operand1);
 else
     if !isBefore then
         last = last + 1;
         if last >= elements then last = 0;
     result = Elem[operand2, last, esize];
 
 V[dn] = result;

