// Seed: 340912961
module module_0 ();
  genvar id_1;
  supply0 id_2;
  ;
  assign id_2 = 1;
  initial
    if (1) id_1 <= 1;
    else $signed(43);
  ;
  logic id_3;
  assign id_2 = id_1;
  wire id_4, id_5[1 : -1], id_6;
  module_2 modCall_1 ();
endmodule
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_2;
  wire id_1;
  struct packed {
    time  id_2;
    logic id_3;
    logic id_4;
    logic id_5;
  } id_6;
  assign id_6.id_3 = 1 < -1 < 1;
endmodule
