<def f='linux-5.3.1/include/linux/clk-provider.h' l='373' ll='379'/>
<size>48</size>
<doc f='linux-5.3.1/include/linux/clk-provider.h' l='350'>/**
 * struct clk_gate - gating clock
 *
 * @hw:		handle between common and hardware-specific interfaces
 * @reg:	register controlling gate
 * @bit_idx:	single bit controlling gate
 * @flags:	hardware-specific flags
 * @lock:	register lock
 *
 * Clock which can gate its output.  Implements .enable &amp; .disable
 *
 * Flags:
 * CLK_GATE_SET_TO_DISABLE - by default this clock sets the bit at bit_idx to
 *	enable the clock.  Setting this flag does the opposite: setting the bit
 *	disable the clock and clearing it enables the clock
 * CLK_GATE_HIWORD_MASK - The gate settings are only in lower 16-bit
 *	of this register, and mask of gate bits are in higher 16-bit of this
 *	register.  While setting the gate bits, higher 16-bit should also be
 *	updated to indicate changing gate bits.
 * CLK_GATE_BIG_ENDIAN - by default little endian register accesses are used for
 *	the gate register.  Setting this flag makes the register accesses big
 *	endian.
 */</doc>
<mbr r='clk_gate::hw' o='0' t='struct clk_hw'/>
<mbr r='clk_gate::reg' o='192' t='void *'/>
<mbr r='clk_gate::bit_idx' o='256' t='u8'/>
<mbr r='clk_gate::flags' o='264' t='u8'/>
<mbr r='clk_gate::lock' o='320' t='spinlock_t *'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='26' c='clk_gate_readl'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='34' c='clk_gate_writel'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='57' c='clk_gate_endisable'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='57' macro='1' c='clk_gate_endisable'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='57' macro='1' c='clk_gate_endisable'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='57' macro='1' c='clk_gate_endisable'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='105' c='clk_gate_is_enabled'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='105' macro='1' c='clk_gate_is_enabled'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='105' macro='1' c='clk_gate_is_enabled'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='105' macro='1' c='clk_gate_is_enabled'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='142' c='clk_hw_register_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='200' c='clk_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='207' macro='1' c='clk_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='207' macro='1' c='clk_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='207' macro='1' c='clk_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='216' c='clk_hw_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='218' macro='1' c='clk_hw_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='218' macro='1' c='clk_hw_unregister_gate'/>
<use f='linux-5.3.1/drivers/clk/clk-gate.c' l='218' macro='1' c='clk_hw_unregister_gate'/>
<size>48</size>
