-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/media/reza/9636D17436D15639/University/Ta/Logic Circuit Lab/Fall 2023/Labs/Lab 7/add_sub/tb_adder_subtractor_4bit_delay_isim_beh.exe" -prj "/media/reza/9636D17436D15639/University/Ta/Logic Circuit Lab/Fall 2023/Labs/Lab 7/add_sub/tb_adder_subtractor_4bit_delay_beh.prj" "work.tb_adder_subtractor_4bit_delay" "work.glbl" 
