
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.36

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency count[2]$_SDFFE_PN0P_/CK ^
  -0.10 target latency memory[10][6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
    12   16.87    0.02    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.02    0.00    0.10 ^ data_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.81    0.01    0.09    0.19 v data_out[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net11 (net)
                  0.01    0.00    0.19 v _0941_/A2 (NAND3_X1)
     1    1.72    0.01    0.02    0.21 ^ _0941_/ZN (NAND3_X1)
                                         _0368_ (net)
                  0.01    0.00    0.21 ^ _0942_/A2 (NAND2_X1)
     1    1.17    0.01    0.01    0.22 v _0942_/ZN (NAND2_X1)
                                         _0014_ (net)
                  0.01    0.00    0.22 v data_out[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
    12   16.87    0.02    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.02    0.00    0.10 ^ data_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    12   21.65    0.02    0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    0.11 ^ count[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.76    0.01    0.10    0.21 v count[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net16 (net)
                  0.01    0.00    0.21 v _0582_/A (BUF_X4)
     5   13.35    0.01    0.03    0.24 v _0582_/Z (BUF_X4)
                                         _0153_ (net)
                  0.01    0.00    0.24 v _0589_/A2 (NOR2_X1)
     1    3.96    0.03    0.04    0.28 ^ _0589_/ZN (NOR2_X1)
                                         _0158_ (net)
                  0.03    0.00    0.28 ^ _0590_/A3 (NAND3_X2)
     4    8.70    0.02    0.03    0.31 v _0590_/ZN (NAND3_X2)
                                         _0159_ (net)
                  0.02    0.00    0.31 v _0592_/A2 (NAND2_X1)
     2    3.64    0.01    0.03    0.34 ^ _0592_/ZN (NAND2_X1)
                                         _0160_ (net)
                  0.01    0.00    0.34 ^ _0593_/A (CLKBUF_X3)
    10   21.69    0.02    0.05    0.38 ^ _0593_/Z (CLKBUF_X3)
                                         _0558_ (net)
                  0.02    0.00    0.39 ^ _0996_/B (HA_X1)
     3    8.33    0.02    0.05    0.44 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.44 ^ _0594_/A (INV_X2)
     5   15.75    0.01    0.02    0.46 v _0594_/ZN (INV_X2)
                                         _0572_ (net)
                  0.01    0.00    0.46 v _1002_/B (HA_X1)
     1    1.04    0.01    0.06    0.51 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.51 v _0788_/A2 (AND2_X1)
     1    3.42    0.01    0.04    0.55 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.55 v _0789_/B1 (AOI221_X2)
     1    2.68    0.04    0.07    0.61 ^ _0789_/ZN (AOI221_X2)
                                         _0224_ (net)
                  0.04    0.00    0.61 ^ _0790_/B (XOR2_X1)
     1    1.02    0.01    0.02    0.63 v _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.01    0.00    0.63 v _0792_/A (MUX2_X1)
     1    1.59    0.01    0.06    0.69 v _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.69 v _0793_/A2 (NOR2_X1)
     1    1.25    0.01    0.03    0.72 ^ _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.72 ^ count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.72   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.91    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    12   21.65    0.02    0.05    1.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    1.11 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.11   clock reconvergence pessimism
                         -0.03    1.08   library setup time
                                  1.08   data required time
-----------------------------------------------------------------------------
                                  1.08   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.91    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    12   21.65    0.02    0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    0.11 ^ count[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.76    0.01    0.10    0.21 v count[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net16 (net)
                  0.01    0.00    0.21 v _0582_/A (BUF_X4)
     5   13.35    0.01    0.03    0.24 v _0582_/Z (BUF_X4)
                                         _0153_ (net)
                  0.01    0.00    0.24 v _0589_/A2 (NOR2_X1)
     1    3.96    0.03    0.04    0.28 ^ _0589_/ZN (NOR2_X1)
                                         _0158_ (net)
                  0.03    0.00    0.28 ^ _0590_/A3 (NAND3_X2)
     4    8.70    0.02    0.03    0.31 v _0590_/ZN (NAND3_X2)
                                         _0159_ (net)
                  0.02    0.00    0.31 v _0592_/A2 (NAND2_X1)
     2    3.64    0.01    0.03    0.34 ^ _0592_/ZN (NAND2_X1)
                                         _0160_ (net)
                  0.01    0.00    0.34 ^ _0593_/A (CLKBUF_X3)
    10   21.69    0.02    0.05    0.38 ^ _0593_/Z (CLKBUF_X3)
                                         _0558_ (net)
                  0.02    0.00    0.39 ^ _0996_/B (HA_X1)
     3    8.33    0.02    0.05    0.44 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.44 ^ _0594_/A (INV_X2)
     5   15.75    0.01    0.02    0.46 v _0594_/ZN (INV_X2)
                                         _0572_ (net)
                  0.01    0.00    0.46 v _1002_/B (HA_X1)
     1    1.04    0.01    0.06    0.51 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.51 v _0788_/A2 (AND2_X1)
     1    3.42    0.01    0.04    0.55 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.55 v _0789_/B1 (AOI221_X2)
     1    2.68    0.04    0.07    0.61 ^ _0789_/ZN (AOI221_X2)
                                         _0224_ (net)
                  0.04    0.00    0.61 ^ _0790_/B (XOR2_X1)
     1    1.02    0.01    0.02    0.63 v _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.01    0.00    0.63 v _0792_/A (MUX2_X1)
     1    1.59    0.01    0.06    0.69 v _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.69 v _0793_/A2 (NOR2_X1)
     1    1.25    0.01    0.03    0.72 ^ _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.72 ^ count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.72   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.91    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.91    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    12   21.65    0.02    0.05    1.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    1.11 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.11   clock reconvergence pessimism
                         -0.03    1.08   library setup time
                                  1.08   data required time
-----------------------------------------------------------------------------
                                  1.08   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1077023595571518

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5425

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.291499137878418

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8901

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.21 v count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.24 v _0582_/Z (BUF_X4)
   0.04    0.28 ^ _0589_/ZN (NOR2_X1)
   0.03    0.31 v _0590_/ZN (NAND3_X2)
   0.03    0.34 ^ _0592_/ZN (NAND2_X1)
   0.05    0.38 ^ _0593_/Z (CLKBUF_X3)
   0.05    0.44 ^ _0996_/CO (HA_X1)
   0.02    0.46 v _0594_/ZN (INV_X2)
   0.06    0.51 v _1002_/S (HA_X1)
   0.04    0.55 v _0788_/ZN (AND2_X1)
   0.07    0.61 ^ _0789_/ZN (AOI221_X2)
   0.02    0.63 v _0790_/Z (XOR2_X1)
   0.06    0.69 v _0792_/Z (MUX2_X1)
   0.03    0.72 ^ _0793_/ZN (NOR2_X1)
   0.00    0.72 ^ count[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.72   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ data_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.19 v data_out[6]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.21 ^ _0941_/ZN (NAND3_X1)
   0.01    0.22 v _0942_/ZN (NAND2_X1)
   0.00    0.22 v data_out[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ data_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1072

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1073

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7163

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3609

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
50.383917

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-03   1.35e-04   1.17e-05   1.60e-03  43.9%
Combinational          8.47e-04   5.03e-04   1.62e-05   1.37e-03  37.5%
Clock                  2.90e-04   3.88e-04   1.41e-06   6.80e-04  18.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.59e-03   1.03e-03   2.93e-05   3.65e-03 100.0%
                          71.1%      28.1%       0.8%
