#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jul 02 16:41:14 2023
# Process ID: 23828
# Current directory: C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2292 C:\Users\YangJie\Desktop\doing\CPU\CPU\test\CPU\CPU.xpr
# Log file: C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/vivado.log
# Journal file: C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 908.172 ; gain = 206.824
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 949.227 ; gain = 741.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_change' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/clk_change.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_change' (1#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/clk_change.v:23]
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'IMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/.Xil/Vivado-23828-DESKTOP-25PF8VM/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (2#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/.Xil/Vivado-23828-DESKTOP-25PF8VM/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (3#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'IMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:47]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter ACCIDENT bound to: 4194424 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (4#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[31] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[30] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[29] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[28] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[27] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[26] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[25] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[24] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[23] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[22] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[21] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[20] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[19] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[18] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[17] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[16] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[15] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[14] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[13] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[12] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[11] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[10] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[9] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[8] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[7] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[6] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[5] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[4] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[3] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[2] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[1] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[0] in module regfile. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:38]
INFO: [Synth 8-256] done synthesizing module 'regfile' (5#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:23]
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MFHI bound to: 6'b100010 
	Parameter MTLO bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MUL bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
WARNING: [Synth 8-151] case item 6'b010000 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
WARNING: [Synth 8-151] case item 6'b010010 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:826]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:926]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:947]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:975]
INFO: [Synth 8-256] done synthesizing module 'Controller' (6#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MSB bound to: 31 - type: integer 
	Parameter ADD bound to: 6'b000000 
	Parameter ADDU bound to: 6'b000001 
	Parameter SUB bound to: 6'b000010 
	Parameter SUBU bound to: 6'b000011 
	Parameter AND bound to: 6'b000100 
	Parameter OR bound to: 6'b000101 
	Parameter XOR bound to: 6'b000110 
	Parameter NOR bound to: 6'b000111 
	Parameter SLT bound to: 6'b001000 
	Parameter SLTU bound to: 6'b001001 
	Parameter SLL bound to: 6'b001010 
	Parameter SRL bound to: 6'b001011 
	Parameter SRA bound to: 6'b001100 
	Parameter SLLV bound to: 6'b001101 
	Parameter SRLV bound to: 6'b001110 
	Parameter SRAV bound to: 6'b001111 
	Parameter JR bound to: 6'b010000 
	Parameter ADDI bound to: 6'b010001 
	Parameter ADDIU bound to: 6'b010010 
	Parameter ANDI bound to: 6'b010011 
	Parameter ORI bound to: 6'b010100 
	Parameter XORI bound to: 6'b010101 
	Parameter LW bound to: 6'b010110 
	Parameter SW bound to: 6'b010111 
	Parameter BEQ bound to: 6'b011000 
	Parameter BNE bound to: 6'b011001 
	Parameter SLTI bound to: 6'b011010 
	Parameter SLTIU bound to: 6'b011011 
	Parameter LUI bound to: 6'b011100 
	Parameter J bound to: 6'b011101 
	Parameter JAI bound to: 6'b011110 
	Parameter CLZ bound to: 6'b011111 
	Parameter JALR bound to: 6'b100000 
	Parameter MTHI bound to: 6'b100001 
	Parameter MFHI bound to: 6'b100010 
	Parameter MTLO bound to: 6'b100011 
	Parameter MFLO bound to: 6'b100100 
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter LB bound to: 6'b100111 
	Parameter LH bound to: 6'b101000 
	Parameter LBU bound to: 6'b101001 
	Parameter LHU bound to: 6'b101010 
	Parameter ERET bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter TEQ bound to: 6'b101110 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter MUL bound to: 6'b110001 
	Parameter MULTU bound to: 6'b110010 
	Parameter DIV bound to: 6'b110011 
	Parameter DIVU bound to: 6'b110100 
	Parameter BGEZ bound to: 6'b110101 
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:101]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'EXT' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:94]
INFO: [Synth 8-256] done synthesizing module 'EXT' (8#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-638] synthesizing module 'Connect' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Connect.v:23]
INFO: [Synth 8-256] done synthesizing module 'Connect' (9#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Connect.v:23]
INFO: [Synth 8-638] synthesizing module 'ADD1' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADD1' (10#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-638] synthesizing module 'ADD2' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADD2' (11#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD2.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX1' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:39]
INFO: [Synth 8-256] done synthesizing module 'MUX1' (12#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:34]
INFO: [Synth 8-256] done synthesizing module 'MUX2' (13#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX3' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX3' (14#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4' (15#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:23]
	Parameter ERET bound to: 6'b101011 
	Parameter MFC0 bound to: 6'b101111 
	Parameter MTC0 bound to: 6'b110000 
	Parameter STATUS bound to: 5'b01100 
	Parameter CAUSE bound to: 5'b01101 
	Parameter EPC bound to: 5'b01110 
	Parameter ST_IE bound to: 5'b00000 
	Parameter ST_SYSCALL bound to: 5'b00001 
	Parameter ST_BREAK bound to: 5'b00010 
	Parameter ST_TEQ bound to: 5'b00011 
	Parameter C_SYSCALL bound to: 4'b1000 
	Parameter C_BREAK bound to: 4'b1001 
	Parameter C_TEQ bound to: 4'b1101 
	Parameter C_ERET bound to: 4'b0000 
WARNING: [Synth 8-3848] Net timer_int in module/entity CP0 does not have driver. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:36]
INFO: [Synth 8-256] done synthesizing module 'CP0' (16#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'status' does not match port width (32) of module 'CP0' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:345]
INFO: [Synth 8-638] synthesizing module 'HI_or_LO' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/HI_or_LO.v:23]
INFO: [Synth 8-256] done synthesizing module 'HI_or_LO' (17#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/HI_or_LO.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX5' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX5' (18#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX6' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:35]
INFO: [Synth 8-256] done synthesizing module 'MUX6' (19#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUL' (20#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v:23]
INFO: [Synth 8-638] synthesizing module 'DIV' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DIV.v:23]
INFO: [Synth 8-256] done synthesizing module 'DIV' (21#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DIV.v:23]
WARNING: [Synth 8-3848] Net intr in module/entity CPU does not have driver. [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-256] done synthesizing module 'CPU' (22#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'DMEM' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DMEM.v:23]
	Parameter SB bound to: 6'b100101 
	Parameter SH bound to: 6'b100110 
	Parameter SW bound to: 6'b010111 
INFO: [Synth 8-256] done synthesizing module 'DMEM' (23#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (24#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:65]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (25#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (26#1) [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design MUX6 has unconnected port clk
WARNING: [Synth 8-3331] design MUX5 has unconnected port clk
WARNING: [Synth 8-3331] design CP0 has unconnected port timer_int
WARNING: [Synth 8-3331] design CP0 has unconnected port intr
WARNING: [Synth 8-3331] design MUX4 has unconnected port clk
WARNING: [Synth 8-3331] design MUX3 has unconnected port clk
WARNING: [Synth 8-3331] design MUX2 has unconnected port clk
WARNING: [Synth 8-3331] design MUX1__1 has unconnected port clk
WARNING: [Synth 8-3331] design Connect has unconnected port clk
WARNING: [Synth 8-3331] design Connect has unconnected port ena
WARNING: [Synth 8-3331] design Connect has unconnected port pc[27]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[26]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[25]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[24]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[23]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[22]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[21]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[20]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[19]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[18]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[17]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[16]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[15]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[14]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[13]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[12]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[11]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[10]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[9]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[8]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[7]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[6]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[5]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[4]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[3]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[2]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[1]
WARNING: [Synth 8-3331] design Connect has unconnected port pc[0]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[31]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[30]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[29]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[28]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[27]
WARNING: [Synth 8-3331] design Connect has unconnected port ins[26]
WARNING: [Synth 8-3331] design EXT has unconnected port clk
WARNING: [Synth 8-3331] design EXT has unconnected port op[5]
WARNING: [Synth 8-3331] design EXT has unconnected port op[4]
WARNING: [Synth 8-3331] design EXT has unconnected port op[3]
WARNING: [Synth 8-3331] design EXT has unconnected port op[2]
WARNING: [Synth 8-3331] design EXT has unconnected port op[1]
WARNING: [Synth 8-3331] design EXT has unconnected port op[0]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[25]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[24]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[23]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[22]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[21]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[20]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[19]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[18]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[17]
WARNING: [Synth 8-3331] design EXT has unconnected port ins[16]
WARNING: [Synth 8-3331] design Controller has unconnected port clk
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port ins[10]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[9]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[8]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[7]
WARNING: [Synth 8-3331] design Controller has unconnected port ins[6]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[30]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[29]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[28]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[27]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[26]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[25]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[24]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[23]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[22]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[21]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[20]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[19]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[18]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[17]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[16]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[15]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[14]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[13]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[12]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[11]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[10]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[9]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[8]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[7]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[6]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[5]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[4]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[3]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[2]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[1]
WARNING: [Synth 8-3331] design Controller has unconnected port Rs[0]
WARNING: [Synth 8-3331] design Controller has unconnected port CP0_rdata[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 949.227 ; gain = 741.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 949.227 ; gain = 741.516
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'sc/IMEM_inst/IMEM_IP_inst'
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1367.117 ; gain = 1159.406
73 Infos, 107 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1367.117 ; gain = 417.891
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path C:/modeltech_pe_10.4c/win32pe -mode post-synthesis -type timing
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech_pe_10.4c/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'sc/IMEM_inst/IMEM_IP_inst'
INFO: [Netlist 29-17] Analyzing 1333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [USF-ModelSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-ModelSim-101] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.v"
write_verilog: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.719 ; gain = 109.598
INFO: [USF-ModelSim-30] Writing SDF file...
INFO: [USF-ModelSim-102] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1845.309 ; gain = 338.590
INFO: [USF-ModelSim-34] Netlist generated:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.v
INFO: [USF-ModelSim-35] SDF generated:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.sdf
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech_pe_10.4c/vivado2014_lib/modelsim.ini' copied to run dir:'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
INFO: [USF-ModelSim-40] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/dist_mem_gen_0.mif'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/mips_31_mars_simulate.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_addi.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_addiu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_lui.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_add.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_addu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_and.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_andi.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_lwsw.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_lwsw2.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_nor.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_or.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_ori.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sll.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sllv.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_slt.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_slti.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sltiu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sltu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sra.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srav.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srl.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srlv.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sub.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_subu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_xor.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_xori.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_3_beq.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_3_bne.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_j.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_jal.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_jr.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/32_clz.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/33_divu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/35_jalr.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/36.39_lbsb2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/36.39_lbsb.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/37_lbu2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/37_lbu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/38_lhu2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/38_lhu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/40.41_lhsh2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/40.41_lhsh.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/42.45_mfc0mtc0.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/43.46_mfhi.mthi.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/44.47_mflo.mtlo.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/48_mul.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/49_multu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/54_div.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/52_bgez.hex.coe'
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
Reading C:/modeltech_pe_10.4c/tcl/vsim/pref.tcl

# 10.4c

# do {testbench_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:43:52 on Jul 02,2023
# vlog -64 -incr -work xil_defaultlib testbench_time_synth.v ../../../../CPU.srcs/sources_1/new/Controller.v ../../../../CPU.srcs/sources_1/new/MUL.v ../../../../CPU.srcs/sources_1/new/DIV.v ../../../../CPU.srcs/sources_1/new/MUX6.v ../../../../CPU.srcs/sources_1/new/MUX5.v ../../../../CPU.srcs/sources_1/new/HI_or_LO.v ../../../../CPU.srcs/sources_1/new/regfile.v ../../../../CPU.srcs/sources_1/new/PC.v ../../../../CPU.srcs/sources_1/new/MUX4.v ../../../../CPU.srcs/sources_1/new/MUX3.v ../../../../CPU.srcs/sources_1/new/MUX2.v ../../../../CPU.srcs/sources_1/new/MUX1.v ../../../../CPU.srcs/sources_1/new/EXT.v ../../../../CPU.srcs/sources_1/new/CP0.v ../../../../CPU.srcs/sources_1/new/Connect.v ../../../../CPU.srcs/sources_1/new/ALU.v ../../../../CPU.srcs/sources_1/new/ADD2.v ../../../../CPU.srcs/sources_1/new/ADD1.v ../../../../CPU.srcs/sources_1/new/cpu.v ../../../../CPU.srcs/sources_1/new/DMEM.v ../../../../CPU.srcs/sources_1/new/IMEM.v ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v ../../../../CPU.srcs/sim_1/new/tb.v 
# -- Compiling module RAM32X1S_UNIQ_BASE_
# -- Compiling module RAM32X1S_HD10
# -- Compiling module RAM32X1S_HD11
# -- Compiling module RAM32X1S_HD12
# -- Compiling module RAM32X1S_HD13
# -- Compiling module RAM32X1S_HD14
# -- Compiling module RAM32X1S_HD15
# -- Compiling module RAM32X1S_HD16
# -- Compiling module RAM32X1S_HD17
# -- Compiling module RAM32X1S_HD18
# -- Compiling module RAM32X1S_HD19
# -- Compiling module RAM32X1S_HD2
# -- Compiling module RAM32X1S_HD20
# -- Compiling module RAM32X1S_HD21
# -- Compiling module RAM32X1S_HD22
# -- Compiling module RAM32X1S_HD23
# -- Compiling module RAM32X1S_HD24
# -- Compiling module RAM32X1S_HD25
# -- Compiling module RAM32X1S_HD26
# -- Compiling module RAM32X1S_HD27
# -- Compiling module RAM32X1S_HD28
# -- Compiling module RAM32X1S_HD29
# -- Compiling module RAM32X1S_HD3
# -- Compiling module RAM32X1S_HD30
# -- Compiling module RAM32X1S_HD31
# -- Compiling module RAM32X1S_HD32
# -- Compiling module RAM32X1S_HD4
# -- Compiling module RAM32X1S_HD5
# -- Compiling module RAM32X1S_HD6
# -- Compiling module RAM32X1S_HD7
# -- Compiling module RAM32X1S_HD8
# -- Compiling module RAM32X1S_HD9
# -- Compiling module dist_mem_gen_0
# -- Compiling module ADD1
# -- Compiling module ADD2
# -- Compiling module ALU
# -- Compiling module CP0
# -- Compiling module CPU
# -- Compiling module Controller
# -- Compiling module DIV
# -- Compiling module DMEM
# -- Compiling module EXT
# -- Compiling module HI_or_LO
# -- Compiling module HI_or_LO_0
# -- Compiling module IMEM
# -- Compiling module MUL
# -- Compiling module MUX1__mod
# -- Compiling module MUX2
# -- Compiling module MUX3
# -- Compiling module MUX4
# -- Compiling module MUX5
# -- Compiling module MUX6
# -- Compiling module PC
# -- Compiling module clk_change
# -- Compiling module regfile
# -- Compiling module sccomp_dataflow
# -- Compiling module seg7x16
# -- Compiling module top
# -- Compiling module dist_mem_gen_0_dist_mem_gen_v8_0_10
# -- Compiling module glbl
# ** Warning: ../../../../CPU.srcs/sources_1/new/Controller.v(23): (vlog-2275) 'Controller' already exists and will be overwritten.
# 
# -- Compiling module Controller
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUL.v(23): (vlog-2275) 'MUL' already exists and will be overwritten.
# 
# -- Compiling module MUL
# ** Warning: ../../../../CPU.srcs/sources_1/new/DIV.v(23): (vlog-2275) 'DIV' already exists and will be overwritten.
# 
# -- Compiling module DIV
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX6.v(23): (vlog-2275) 'MUX6' already exists and will be overwritten.
# 
# -- Compiling module MUX6
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX5.v(23): (vlog-2275) 'MUX5' already exists and will be overwritten.
# 
# -- Compiling module MUX5
# ** Warning: ../../../../CPU.srcs/sources_1/new/HI_or_LO.v(23): (vlog-2275) 'HI_or_LO' already exists and will be overwritten.
# 
# -- Compiling module HI_or_LO
# ** Warning: ../../../../CPU.srcs/sources_1/new/regfile.v(23): (vlog-2275) 'regfile' already exists and will be overwritten.
# 
# -- Compiling module regfile
# ** Warning: ../../../../CPU.srcs/sources_1/new/PC.v(23): (vlog-2275) 'PC' already exists and will be overwritten.
# 
# -- Compiling module PC
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX4.v(23): (vlog-2275) 'MUX4' already exists and will be overwritten.
# 
# -- Compiling module MUX4
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX3.v(23): (vlog-2275) 'MUX3' already exists and will be overwritten.
# 
# -- Compiling module MUX3
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX2.v(23): (vlog-2275) 'MUX2' already exists and will be overwritten.
# 
# -- Compiling module MUX2
# -- Compiling module MUX1
# ** Warning: ../../../../CPU.srcs/sources_1/new/EXT.v(23): (vlog-2275) 'EXT' already exists and will be overwritten.
# 
# -- Compiling module EXT
# ** Warning: ../../../../CPU.srcs/sources_1/new/CP0.v(23): (vlog-2275) 'CP0' already exists and will be overwritten.
# 
# -- Compiling module CP0
# -- Compiling module Connect
# ** Warning: ../../../../CPU.srcs/sources_1/new/ALU.v(23): (vlog-2275) 'ALU' already exists and will be overwritten.
# 
# -- Compiling module ALU
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD2.v(23): (vlog-2275) 'ADD2' already exists and will be overwritten.
# 
# -- Compiling module ADD2
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD1.v(23): (vlog-2275) 'ADD1' already exists and will be overwritten.
# 
# -- Compiling module ADD1
# ** Warning: ../../../../CPU.srcs/sources_1/new/cpu.v(23): (vlog-2275) 'CPU' already exists and will be overwritten.
# 
# -- Compiling module CPU
# ** Warning: ../../../../CPU.srcs/sources_1/new/DMEM.v(23): (vlog-2275) 'DMEM' already exists and will be overwritten.
# 
# -- Compiling module DMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/IMEM.v(23): (vlog-2275) 'IMEM' already exists and will be overwritten.
# 
# -- Compiling module IMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v(23): (vlog-2275) 'sccomp_dataflow' already exists and will be overwritten.
# 
# -- Compiling module sccomp_dataflow
# -- Compiling module testbench
# 
# Top level modules:
# 	top
# 	glbl
# 	testbench
# End time: 16:43:53 on Jul 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 21
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.086 ; gain = 8.777
INFO: [USF-ModelSim-69] 'compile' step finished in '12' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
Program launched (PID=25064)
launch_simulation: Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1854.086 ; gain = 486.969
launch_simulation -install_path C:/modeltech_pe_10.4c/win32pe -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_simulate.do
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech_pe_10.4c/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-ModelSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-ModelSim-101] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.v"
INFO: [USF-ModelSim-30] Writing SDF file...
INFO: [USF-ModelSim-102] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-4706] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/modeltech_pe_10.4c/win32pe -mode post-synthesis -type timing
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech_pe_10.4c/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-ModelSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-ModelSim-101] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.v"
INFO: [USF-ModelSim-30] Writing SDF file...
INFO: [USF-ModelSim-102] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1892.445 ; gain = 0.000
INFO: [USF-ModelSim-34] Netlist generated:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.v
INFO: [USF-ModelSim-35] SDF generated:C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/testbench_time_synth.sdf
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech_pe_10.4c/vivado2014_lib/modelsim.ini' copied to run dir:'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
INFO: [USF-ModelSim-40] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/dist_mem_gen_0.mif'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/mips_31_mars_simulate.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_addi.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_addiu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_1_lui.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_add.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_addu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_and.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_andi.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_lwsw.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_lwsw2.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_nor.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_or.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_ori.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sll.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sllv.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_slt.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_slti.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sltiu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sltu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sra.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srav.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srl.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_srlv.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_sub.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_subu.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_xor.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_2_xori.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_3_beq.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_3_bne.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_j.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_jal.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/_4_jr.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/32_clz.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/33_divu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/35_jalr.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/36.39_lbsb2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/36.39_lbsb.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/37_lbu2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/37_lbu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/38_lhu2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/38_lhu.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/40.41_lhsh2.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/40.41_lhsh.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/42.45_mfc0mtc0.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/43.46_mfhi.mthi.hex.coe'
INFO: [USF-ModelSim-25] Exported 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing/44.47_mflo.mtlo.hex.coe'
INFO: [Common 17-14] Message 'USF-ModelSim 25' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
Reading C:/modeltech_pe_10.4c/tcl/vsim/pref.tcl

# 10.4c

# do {testbench_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:44:41 on Jul 02,2023
# vlog -64 -incr -work xil_defaultlib testbench_time_synth.v ../../../../CPU.srcs/sources_1/new/Controller.v ../../../../CPU.srcs/sources_1/new/MUL.v ../../../../CPU.srcs/sources_1/new/DIV.v ../../../../CPU.srcs/sources_1/new/MUX6.v ../../../../CPU.srcs/sources_1/new/MUX5.v ../../../../CPU.srcs/sources_1/new/HI_or_LO.v ../../../../CPU.srcs/sources_1/new/regfile.v ../../../../CPU.srcs/sources_1/new/PC.v ../../../../CPU.srcs/sources_1/new/MUX4.v ../../../../CPU.srcs/sources_1/new/MUX3.v ../../../../CPU.srcs/sources_1/new/MUX2.v ../../../../CPU.srcs/sources_1/new/MUX1.v ../../../../CPU.srcs/sources_1/new/EXT.v ../../../../CPU.srcs/sources_1/new/CP0.v ../../../../CPU.srcs/sources_1/new/Connect.v ../../../../CPU.srcs/sources_1/new/ALU.v ../../../../CPU.srcs/sources_1/new/ADD2.v ../../../../CPU.srcs/sources_1/new/ADD1.v ../../../../CPU.srcs/sources_1/new/cpu.v ../../../../CPU.srcs/sources_1/new/DMEM.v ../../../../CPU.srcs/sources_1/new/IMEM.v ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v ../../../../CPU.srcs/sim_1/new/tb.v 
# -- Compiling module RAM32X1S_UNIQ_BASE_
# -- Compiling module RAM32X1S_HD10
# -- Compiling module RAM32X1S_HD11
# -- Compiling module RAM32X1S_HD12
# -- Compiling module RAM32X1S_HD13
# -- Compiling module RAM32X1S_HD14
# -- Compiling module RAM32X1S_HD15
# -- Compiling module RAM32X1S_HD16
# -- Compiling module RAM32X1S_HD17
# -- Compiling module RAM32X1S_HD18
# -- Compiling module RAM32X1S_HD19
# -- Compiling module RAM32X1S_HD2
# -- Compiling module RAM32X1S_HD20
# -- Compiling module RAM32X1S_HD21
# -- Compiling module RAM32X1S_HD22
# -- Compiling module RAM32X1S_HD23
# -- Compiling module RAM32X1S_HD24
# -- Compiling module RAM32X1S_HD25
# -- Compiling module RAM32X1S_HD26
# -- Compiling module RAM32X1S_HD27
# -- Compiling module RAM32X1S_HD28
# -- Compiling module RAM32X1S_HD29
# -- Compiling module RAM32X1S_HD3
# -- Compiling module RAM32X1S_HD30
# -- Compiling module RAM32X1S_HD31
# -- Compiling module RAM32X1S_HD32
# -- Compiling module RAM32X1S_HD4
# -- Compiling module RAM32X1S_HD5
# -- Compiling module RAM32X1S_HD6
# -- Compiling module RAM32X1S_HD7
# -- Compiling module RAM32X1S_HD8
# -- Compiling module RAM32X1S_HD9
# -- Compiling module dist_mem_gen_0
# -- Compiling module ADD1
# -- Compiling module ADD2
# -- Compiling module ALU
# -- Compiling module CP0
# -- Compiling module CPU
# -- Compiling module Controller
# -- Compiling module DIV
# -- Compiling module DMEM
# -- Compiling module EXT
# -- Compiling module HI_or_LO
# -- Compiling module HI_or_LO_0
# -- Compiling module IMEM
# -- Compiling module MUL
# -- Compiling module MUX1__mod
# -- Compiling module MUX2
# -- Compiling module MUX3
# -- Compiling module MUX4
# -- Compiling module MUX5
# -- Compiling module MUX6
# -- Compiling module PC
# -- Compiling module clk_change
# -- Compiling module regfile
# -- Compiling module sccomp_dataflow
# -- Compiling module seg7x16
# -- Compiling module top
# -- Compiling module dist_mem_gen_0_dist_mem_gen_v8_0_10
# -- Compiling module glbl
# ** Warning: ../../../../CPU.srcs/sources_1/new/Controller.v(23): (vlog-2275) 'Controller' already exists and will be overwritten.
# 
# -- Compiling module Controller
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUL.v(23): (vlog-2275) 'MUL' already exists and will be overwritten.
# 
# -- Compiling module MUL
# ** Warning: ../../../../CPU.srcs/sources_1/new/DIV.v(23): (vlog-2275) 'DIV' already exists and will be overwritten.
# 
# -- Compiling module DIV
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX6.v(23): (vlog-2275) 'MUX6' already exists and will be overwritten.
# 
# -- Compiling module MUX6
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX5.v(23): (vlog-2275) 'MUX5' already exists and will be overwritten.
# 
# -- Compiling module MUX5
# ** Warning: ../../../../CPU.srcs/sources_1/new/HI_or_LO.v(23): (vlog-2275) 'HI_or_LO' already exists and will be overwritten.
# 
# -- Compiling module HI_or_LO
# ** Warning: ../../../../CPU.srcs/sources_1/new/regfile.v(23): (vlog-2275) 'regfile' already exists and will be overwritten.
# 
# -- Compiling module regfile
# ** Warning: ../../../../CPU.srcs/sources_1/new/PC.v(23): (vlog-2275) 'PC' already exists and will be overwritten.
# 
# -- Compiling module PC
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX4.v(23): (vlog-2275) 'MUX4' already exists and will be overwritten.
# 
# -- Compiling module MUX4
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX3.v(23): (vlog-2275) 'MUX3' already exists and will be overwritten.
# 
# -- Compiling module MUX3
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX2.v(23): (vlog-2275) 'MUX2' already exists and will be overwritten.
# 
# -- Compiling module MUX2
# -- Compiling module MUX1
# ** Warning: ../../../../CPU.srcs/sources_1/new/EXT.v(23): (vlog-2275) 'EXT' already exists and will be overwritten.
# 
# -- Compiling module EXT
# ** Warning: ../../../../CPU.srcs/sources_1/new/CP0.v(23): (vlog-2275) 'CP0' already exists and will be overwritten.
# 
# -- Compiling module CP0
# -- Compiling module Connect
# ** Warning: ../../../../CPU.srcs/sources_1/new/ALU.v(23): (vlog-2275) 'ALU' already exists and will be overwritten.
# 
# -- Compiling module ALU
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD2.v(23): (vlog-2275) 'ADD2' already exists and will be overwritten.
# 
# -- Compiling module ADD2
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD1.v(23): (vlog-2275) 'ADD1' already exists and will be overwritten.
# 
# -- Compiling module ADD1
# ** Warning: ../../../../CPU.srcs/sources_1/new/cpu.v(23): (vlog-2275) 'CPU' already exists and will be overwritten.
# 
# -- Compiling module CPU
# ** Warning: ../../../../CPU.srcs/sources_1/new/DMEM.v(23): (vlog-2275) 'DMEM' already exists and will be overwritten.
# 
# -- Compiling module DMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/IMEM.v(23): (vlog-2275) 'IMEM' already exists and will be overwritten.
# 
# -- Compiling module IMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v(23): (vlog-2275) 'sccomp_dataflow' already exists and will be overwritten.
# 
# -- Compiling module sccomp_dataflow
# -- Compiling module testbench
# 
# Top level modules:
# 	top
# 	glbl
# 	testbench
# End time: 16:44:43 on Jul 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 21
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.445 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/synth/timing'
Program launched (PID=32376)
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1892.445 ; gain = 3.227
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 02 16:46:35 2023...
