// Seed: 1664276017
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  wand  id_5,
    output tri   id_6,
    input  wand  id_7,
    output wire  id_8,
    output uwire id_9,
    output wor   id_10,
    input  wand  id_11,
    input  uwire id_12,
    output wire  id_13,
    output uwire id_14,
    output tri1  id_15,
    input  wand  id_16
);
  wire id_18;
  assign module_1.id_0 = 0;
  wire id_19;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    output tri   id_2
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
  always @(posedge -1, posedge "") id_0 = id_1;
  wire id_4;
  logic [-1 : -1] id_5 = id_5;
endmodule
