

================================================================
== Vitis HLS Report for 'fc_layer1'
================================================================
* Date:           Tue Jun  8 16:36:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.072 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8441|     8441|  0.253 ms|  0.253 ms|  8441|  8441|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- fc_layer1_label0  |     8428|     8428|        43|         43|         64|   196|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 43, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 43, D = 43, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 45 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 2 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc1_out5, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out4, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln213 = br void" [cnn.cpp:213]   --->   Operation 59 'br' 'br_ln213' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%j = phi i8 0, void, i8 %add_ln213, void %.split" [cnn.cpp:213]   --->   Operation 60 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_9 = phi i32 0, void, i32 %output_89, void %.split"   --->   Operation 61 'phi' 'output_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%output_8 = phi i32 0, void, i32 %output_88, void %.split"   --->   Operation 62 'phi' 'output_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_7 = phi i32 0, void, i32 %output_87, void %.split"   --->   Operation 63 'phi' 'output_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%output_6 = phi i32 0, void, i32 %output_86, void %.split"   --->   Operation 64 'phi' 'output_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%output_5 = phi i32 0, void, i32 %output_85, void %.split"   --->   Operation 65 'phi' 'output_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%output_4 = phi i32 0, void, i32 %output_84, void %.split"   --->   Operation 66 'phi' 'output_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%output_3 = phi i32 0, void, i32 %output_83, void %.split"   --->   Operation 67 'phi' 'output_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%output_2 = phi i32 0, void, i32 %output_82, void %.split"   --->   Operation 68 'phi' 'output_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%output_1 = phi i32 0, void, i32 %output_81, void %.split"   --->   Operation 69 'phi' 'output_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%output = phi i32 0, void, i32 %output_80, void %.split"   --->   Operation 70 'phi' 'output' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.76ns)   --->   "%add_ln213 = add i8 %j, i8 1" [cnn.cpp:213]   --->   Operation 71 'add' 'add_ln213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln213 = icmp_eq  i8 %j, i8 196" [cnn.cpp:213]   --->   Operation 72 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split, void" [cnn.cpp:213]   --->   Operation 74 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %j" [cnn.cpp:213]   --->   Operation 75 'zext' 'zext_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 76 'getelementptr' 'fc_layer1_weights_0_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr" [cnn.cpp:220]   --->   Operation 77 'load' 'fc_layer1_weights_0_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 78 'getelementptr' 'fc_layer1_weights_1_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr" [cnn.cpp:220]   --->   Operation 79 'load' 'fc_layer1_weights_1_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 80 'getelementptr' 'fc_layer1_weights_2_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr" [cnn.cpp:220]   --->   Operation 81 'load' 'fc_layer1_weights_2_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 82 'getelementptr' 'fc_layer1_weights_3_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr" [cnn.cpp:220]   --->   Operation 83 'load' 'fc_layer1_weights_3_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 84 'getelementptr' 'fc_layer1_weights_4_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr" [cnn.cpp:220]   --->   Operation 85 'load' 'fc_layer1_weights_4_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 86 'getelementptr' 'fc_layer1_weights_5_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr" [cnn.cpp:220]   --->   Operation 87 'load' 'fc_layer1_weights_5_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 88 'getelementptr' 'fc_layer1_weights_6_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr" [cnn.cpp:220]   --->   Operation 89 'load' 'fc_layer1_weights_6_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 90 'getelementptr' 'fc_layer1_weights_7_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr" [cnn.cpp:220]   --->   Operation 91 'load' 'fc_layer1_weights_7_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 92 'getelementptr' 'fc_layer1_weights_8_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr" [cnn.cpp:220]   --->   Operation 93 'load' 'fc_layer1_weights_8_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln213" [cnn.cpp:220]   --->   Operation 94 'getelementptr' 'fc_layer1_weights_9_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr" [cnn.cpp:220]   --->   Operation 95 'load' 'fc_layer1_weights_9_load' <Predicate = (!icmp_ln213)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i8 %j" [cnn.cpp:213]   --->   Operation 96 'zext' 'zext_ln213_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.83ns)   --->   "%pool1_out4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'pool1_out4_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%read = bitcast i32 %pool1_out4_read" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'bitcast' 'read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr" [cnn.cpp:220]   --->   Operation 99 'load' 'fc_layer1_weights_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 100 [2/2] (8.41ns)   --->   "%mul5 = fmul i32 %fc_layer1_weights_0_load, i32 %read" [cnn.cpp:220]   --->   Operation 100 'fmul' 'mul5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr" [cnn.cpp:220]   --->   Operation 101 'load' 'fc_layer1_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 102 [2/2] (8.41ns)   --->   "%mul5_s = fmul i32 %fc_layer1_weights_1_load, i32 %read" [cnn.cpp:220]   --->   Operation 102 'fmul' 'mul5_s' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr" [cnn.cpp:220]   --->   Operation 103 'load' 'fc_layer1_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 104 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr" [cnn.cpp:220]   --->   Operation 104 'load' 'fc_layer1_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr" [cnn.cpp:220]   --->   Operation 105 'load' 'fc_layer1_weights_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr" [cnn.cpp:220]   --->   Operation 106 'load' 'fc_layer1_weights_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr" [cnn.cpp:220]   --->   Operation 107 'load' 'fc_layer1_weights_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr" [cnn.cpp:220]   --->   Operation 108 'load' 'fc_layer1_weights_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr" [cnn.cpp:220]   --->   Operation 109 'load' 'fc_layer1_weights_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr" [cnn.cpp:220]   --->   Operation 110 'load' 'fc_layer1_weights_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 111 [1/1] (0.77ns)   --->   "%empty_85 = add i9 %zext_ln213_3, i9 196" [cnn.cpp:213]   --->   Operation 111 'add' 'empty_85' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i9 %empty_85" [cnn.cpp:220]   --->   Operation 112 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_1 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 113 'getelementptr' 'fc_layer1_weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1" [cnn.cpp:220]   --->   Operation 114 'load' 'fc_layer1_weights_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_1 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 115 'getelementptr' 'fc_layer1_weights_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1" [cnn.cpp:220]   --->   Operation 116 'load' 'fc_layer1_weights_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_1 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 117 'getelementptr' 'fc_layer1_weights_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1" [cnn.cpp:220]   --->   Operation 118 'load' 'fc_layer1_weights_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_1 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 119 'getelementptr' 'fc_layer1_weights_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1" [cnn.cpp:220]   --->   Operation 120 'load' 'fc_layer1_weights_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_1 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 121 'getelementptr' 'fc_layer1_weights_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1" [cnn.cpp:220]   --->   Operation 122 'load' 'fc_layer1_weights_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_1 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 123 'getelementptr' 'fc_layer1_weights_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1" [cnn.cpp:220]   --->   Operation 124 'load' 'fc_layer1_weights_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_1 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 125 'getelementptr' 'fc_layer1_weights_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1" [cnn.cpp:220]   --->   Operation 126 'load' 'fc_layer1_weights_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_1 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 127 'getelementptr' 'fc_layer1_weights_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1" [cnn.cpp:220]   --->   Operation 128 'load' 'fc_layer1_weights_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_1 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 129 'getelementptr' 'fc_layer1_weights_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1" [cnn.cpp:220]   --->   Operation 130 'load' 'fc_layer1_weights_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_1 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220" [cnn.cpp:220]   --->   Operation 131 'getelementptr' 'fc_layer1_weights_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1" [cnn.cpp:220]   --->   Operation 132 'load' 'fc_layer1_weights_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 4 <SV = 3> <Delay = 21.0>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i8 %j" [cnn.cpp:213]   --->   Operation 133 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i8 %j" [cnn.cpp:213]   --->   Operation 134 'zext' 'zext_ln213_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/2] (8.41ns)   --->   "%mul5 = fmul i32 %fc_layer1_weights_0_load, i32 %read" [cnn.cpp:220]   --->   Operation 135 'fmul' 'mul5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [2/2] (12.6ns)   --->   "%output_10 = fadd i32 %output, i32 %mul5" [cnn.cpp:220]   --->   Operation 136 'fadd' 'output_10' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (8.41ns)   --->   "%mul5_s = fmul i32 %fc_layer1_weights_1_load, i32 %read" [cnn.cpp:220]   --->   Operation 137 'fmul' 'mul5_s' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [2/2] (12.6ns)   --->   "%output_11 = fadd i32 %output_1, i32 %mul5_s" [cnn.cpp:220]   --->   Operation 138 'fadd' 'output_11' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [2/2] (8.41ns)   --->   "%mul5_10 = fmul i32 %fc_layer1_weights_2_load, i32 %read" [cnn.cpp:220]   --->   Operation 139 'fmul' 'mul5_10' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [2/2] (8.41ns)   --->   "%mul5_11 = fmul i32 %fc_layer1_weights_3_load, i32 %read" [cnn.cpp:220]   --->   Operation 140 'fmul' 'mul5_11' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.83ns)   --->   "%pool1_out4_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'read' 'pool1_out4_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 142 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1" [cnn.cpp:220]   --->   Operation 142 'load' 'fc_layer1_weights_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 143 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1" [cnn.cpp:220]   --->   Operation 143 'load' 'fc_layer1_weights_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 144 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1" [cnn.cpp:220]   --->   Operation 144 'load' 'fc_layer1_weights_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 145 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1" [cnn.cpp:220]   --->   Operation 145 'load' 'fc_layer1_weights_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 146 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1" [cnn.cpp:220]   --->   Operation 146 'load' 'fc_layer1_weights_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 147 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1" [cnn.cpp:220]   --->   Operation 147 'load' 'fc_layer1_weights_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 148 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1" [cnn.cpp:220]   --->   Operation 148 'load' 'fc_layer1_weights_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 149 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1" [cnn.cpp:220]   --->   Operation 149 'load' 'fc_layer1_weights_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 150 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1" [cnn.cpp:220]   --->   Operation 150 'load' 'fc_layer1_weights_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 151 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1" [cnn.cpp:220]   --->   Operation 151 'load' 'fc_layer1_weights_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 152 [1/1] (0.78ns)   --->   "%empty_86 = add i10 %zext_ln213_2, i10 392" [cnn.cpp:213]   --->   Operation 152 'add' 'empty_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i10 %empty_86" [cnn.cpp:220]   --->   Operation 153 'zext' 'zext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_2 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 154 'getelementptr' 'fc_layer1_weights_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2" [cnn.cpp:220]   --->   Operation 155 'load' 'fc_layer1_weights_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_2 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 156 'getelementptr' 'fc_layer1_weights_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2" [cnn.cpp:220]   --->   Operation 157 'load' 'fc_layer1_weights_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_2 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 158 'getelementptr' 'fc_layer1_weights_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2" [cnn.cpp:220]   --->   Operation 159 'load' 'fc_layer1_weights_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_2 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 160 'getelementptr' 'fc_layer1_weights_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2" [cnn.cpp:220]   --->   Operation 161 'load' 'fc_layer1_weights_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_2 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 162 'getelementptr' 'fc_layer1_weights_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2" [cnn.cpp:220]   --->   Operation 163 'load' 'fc_layer1_weights_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_2 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 164 'getelementptr' 'fc_layer1_weights_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2" [cnn.cpp:220]   --->   Operation 165 'load' 'fc_layer1_weights_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_2 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 166 'getelementptr' 'fc_layer1_weights_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2" [cnn.cpp:220]   --->   Operation 167 'load' 'fc_layer1_weights_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_2 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 168 'getelementptr' 'fc_layer1_weights_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2" [cnn.cpp:220]   --->   Operation 169 'load' 'fc_layer1_weights_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_2 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 170 'getelementptr' 'fc_layer1_weights_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2" [cnn.cpp:220]   --->   Operation 171 'load' 'fc_layer1_weights_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_2 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_1" [cnn.cpp:220]   --->   Operation 172 'getelementptr' 'fc_layer1_weights_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2" [cnn.cpp:220]   --->   Operation 173 'load' 'fc_layer1_weights_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 5 <SV = 4> <Delay = 21.0>
ST_5 : Operation 174 [1/2] (12.6ns)   --->   "%output_10 = fadd i32 %output, i32 %mul5" [cnn.cpp:220]   --->   Operation 174 'fadd' 'output_10' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/2] (12.6ns)   --->   "%output_11 = fadd i32 %output_1, i32 %mul5_s" [cnn.cpp:220]   --->   Operation 175 'fadd' 'output_11' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/2] (8.41ns)   --->   "%mul5_10 = fmul i32 %fc_layer1_weights_2_load, i32 %read" [cnn.cpp:220]   --->   Operation 176 'fmul' 'mul5_10' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [2/2] (12.6ns)   --->   "%output_12 = fadd i32 %output_2, i32 %mul5_10" [cnn.cpp:220]   --->   Operation 177 'fadd' 'output_12' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/2] (8.41ns)   --->   "%mul5_11 = fmul i32 %fc_layer1_weights_3_load, i32 %read" [cnn.cpp:220]   --->   Operation 178 'fmul' 'mul5_11' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [2/2] (12.6ns)   --->   "%output_13 = fadd i32 %output_3, i32 %mul5_11" [cnn.cpp:220]   --->   Operation 179 'fadd' 'output_13' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [2/2] (8.41ns)   --->   "%mul5_12 = fmul i32 %fc_layer1_weights_4_load, i32 %read" [cnn.cpp:220]   --->   Operation 180 'fmul' 'mul5_12' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [2/2] (8.41ns)   --->   "%mul5_13 = fmul i32 %fc_layer1_weights_5_load, i32 %read" [cnn.cpp:220]   --->   Operation 181 'fmul' 'mul5_13' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.83ns)   --->   "%pool1_out4_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'pool1_out4_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 183 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2" [cnn.cpp:220]   --->   Operation 183 'load' 'fc_layer1_weights_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 184 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2" [cnn.cpp:220]   --->   Operation 184 'load' 'fc_layer1_weights_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 185 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2" [cnn.cpp:220]   --->   Operation 185 'load' 'fc_layer1_weights_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 186 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2" [cnn.cpp:220]   --->   Operation 186 'load' 'fc_layer1_weights_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 187 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2" [cnn.cpp:220]   --->   Operation 187 'load' 'fc_layer1_weights_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 188 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2" [cnn.cpp:220]   --->   Operation 188 'load' 'fc_layer1_weights_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 189 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2" [cnn.cpp:220]   --->   Operation 189 'load' 'fc_layer1_weights_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 190 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2" [cnn.cpp:220]   --->   Operation 190 'load' 'fc_layer1_weights_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 191 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2" [cnn.cpp:220]   --->   Operation 191 'load' 'fc_layer1_weights_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 192 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2" [cnn.cpp:220]   --->   Operation 192 'load' 'fc_layer1_weights_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 193 [1/1] (0.78ns)   --->   "%empty_87 = add i10 %zext_ln213_2, i10 588" [cnn.cpp:213]   --->   Operation 193 'add' 'empty_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln220_2 = zext i10 %empty_87" [cnn.cpp:220]   --->   Operation 194 'zext' 'zext_ln220_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_3 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 195 'getelementptr' 'fc_layer1_weights_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3" [cnn.cpp:220]   --->   Operation 196 'load' 'fc_layer1_weights_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_3 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 197 'getelementptr' 'fc_layer1_weights_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3" [cnn.cpp:220]   --->   Operation 198 'load' 'fc_layer1_weights_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_3 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 199 'getelementptr' 'fc_layer1_weights_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3" [cnn.cpp:220]   --->   Operation 200 'load' 'fc_layer1_weights_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_3 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 201 'getelementptr' 'fc_layer1_weights_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3" [cnn.cpp:220]   --->   Operation 202 'load' 'fc_layer1_weights_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_3 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 203 'getelementptr' 'fc_layer1_weights_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3" [cnn.cpp:220]   --->   Operation 204 'load' 'fc_layer1_weights_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_3 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 205 'getelementptr' 'fc_layer1_weights_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3" [cnn.cpp:220]   --->   Operation 206 'load' 'fc_layer1_weights_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_3 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 207 'getelementptr' 'fc_layer1_weights_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3" [cnn.cpp:220]   --->   Operation 208 'load' 'fc_layer1_weights_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_3 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 209 'getelementptr' 'fc_layer1_weights_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3" [cnn.cpp:220]   --->   Operation 210 'load' 'fc_layer1_weights_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_3 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 211 'getelementptr' 'fc_layer1_weights_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3" [cnn.cpp:220]   --->   Operation 212 'load' 'fc_layer1_weights_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_3 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_2" [cnn.cpp:220]   --->   Operation 213 'getelementptr' 'fc_layer1_weights_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3" [cnn.cpp:220]   --->   Operation 214 'load' 'fc_layer1_weights_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 6 <SV = 5> <Delay = 21.0>
ST_6 : Operation 215 [1/2] (12.6ns)   --->   "%output_12 = fadd i32 %output_2, i32 %mul5_10" [cnn.cpp:220]   --->   Operation 215 'fadd' 'output_12' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/2] (12.6ns)   --->   "%output_13 = fadd i32 %output_3, i32 %mul5_11" [cnn.cpp:220]   --->   Operation 216 'fadd' 'output_13' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (8.41ns)   --->   "%mul5_12 = fmul i32 %fc_layer1_weights_4_load, i32 %read" [cnn.cpp:220]   --->   Operation 217 'fmul' 'mul5_12' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [2/2] (12.6ns)   --->   "%output_14 = fadd i32 %output_4, i32 %mul5_12" [cnn.cpp:220]   --->   Operation 218 'fadd' 'output_14' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/2] (8.41ns)   --->   "%mul5_13 = fmul i32 %fc_layer1_weights_5_load, i32 %read" [cnn.cpp:220]   --->   Operation 219 'fmul' 'mul5_13' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [2/2] (12.6ns)   --->   "%output_15 = fadd i32 %output_5, i32 %mul5_13" [cnn.cpp:220]   --->   Operation 220 'fadd' 'output_15' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [2/2] (8.41ns)   --->   "%mul5_14 = fmul i32 %fc_layer1_weights_6_load, i32 %read" [cnn.cpp:220]   --->   Operation 221 'fmul' 'mul5_14' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [2/2] (8.41ns)   --->   "%mul5_15 = fmul i32 %fc_layer1_weights_7_load, i32 %read" [cnn.cpp:220]   --->   Operation 222 'fmul' 'mul5_15' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (1.83ns)   --->   "%pool1_out4_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 223 'read' 'pool1_out4_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 224 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3" [cnn.cpp:220]   --->   Operation 224 'load' 'fc_layer1_weights_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 225 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3" [cnn.cpp:220]   --->   Operation 225 'load' 'fc_layer1_weights_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 226 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3" [cnn.cpp:220]   --->   Operation 226 'load' 'fc_layer1_weights_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 227 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3" [cnn.cpp:220]   --->   Operation 227 'load' 'fc_layer1_weights_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 228 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3" [cnn.cpp:220]   --->   Operation 228 'load' 'fc_layer1_weights_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 229 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3" [cnn.cpp:220]   --->   Operation 229 'load' 'fc_layer1_weights_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 230 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3" [cnn.cpp:220]   --->   Operation 230 'load' 'fc_layer1_weights_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 231 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3" [cnn.cpp:220]   --->   Operation 231 'load' 'fc_layer1_weights_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 232 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3" [cnn.cpp:220]   --->   Operation 232 'load' 'fc_layer1_weights_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 233 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3" [cnn.cpp:220]   --->   Operation 233 'load' 'fc_layer1_weights_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 234 [1/1] (0.77ns)   --->   "%empty_88 = add i9 %zext_ln213_3, i9 272" [cnn.cpp:213]   --->   Operation 234 'add' 'empty_88' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i9 %empty_88" [cnn.cpp:220]   --->   Operation 235 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln220_3 = zext i10 %sext_ln220" [cnn.cpp:220]   --->   Operation 236 'zext' 'zext_ln220_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_4 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 237 'getelementptr' 'fc_layer1_weights_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4" [cnn.cpp:220]   --->   Operation 238 'load' 'fc_layer1_weights_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_4 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 239 'getelementptr' 'fc_layer1_weights_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4" [cnn.cpp:220]   --->   Operation 240 'load' 'fc_layer1_weights_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_4 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 241 'getelementptr' 'fc_layer1_weights_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4" [cnn.cpp:220]   --->   Operation 242 'load' 'fc_layer1_weights_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_4 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 243 'getelementptr' 'fc_layer1_weights_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4" [cnn.cpp:220]   --->   Operation 244 'load' 'fc_layer1_weights_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_4 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 245 'getelementptr' 'fc_layer1_weights_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4" [cnn.cpp:220]   --->   Operation 246 'load' 'fc_layer1_weights_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_4 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 247 'getelementptr' 'fc_layer1_weights_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4" [cnn.cpp:220]   --->   Operation 248 'load' 'fc_layer1_weights_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_4 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 249 'getelementptr' 'fc_layer1_weights_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4" [cnn.cpp:220]   --->   Operation 250 'load' 'fc_layer1_weights_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_4 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 251 'getelementptr' 'fc_layer1_weights_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4" [cnn.cpp:220]   --->   Operation 252 'load' 'fc_layer1_weights_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_4 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 253 'getelementptr' 'fc_layer1_weights_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4" [cnn.cpp:220]   --->   Operation 254 'load' 'fc_layer1_weights_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_4 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_3" [cnn.cpp:220]   --->   Operation 255 'getelementptr' 'fc_layer1_weights_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4" [cnn.cpp:220]   --->   Operation 256 'load' 'fc_layer1_weights_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 7 <SV = 6> <Delay = 21.0>
ST_7 : Operation 257 [1/2] (12.6ns)   --->   "%output_14 = fadd i32 %output_4, i32 %mul5_12" [cnn.cpp:220]   --->   Operation 257 'fadd' 'output_14' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/2] (12.6ns)   --->   "%output_15 = fadd i32 %output_5, i32 %mul5_13" [cnn.cpp:220]   --->   Operation 258 'fadd' 'output_15' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/2] (8.41ns)   --->   "%mul5_14 = fmul i32 %fc_layer1_weights_6_load, i32 %read" [cnn.cpp:220]   --->   Operation 259 'fmul' 'mul5_14' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [2/2] (12.6ns)   --->   "%output_16 = fadd i32 %output_6, i32 %mul5_14" [cnn.cpp:220]   --->   Operation 260 'fadd' 'output_16' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/2] (8.41ns)   --->   "%mul5_15 = fmul i32 %fc_layer1_weights_7_load, i32 %read" [cnn.cpp:220]   --->   Operation 261 'fmul' 'mul5_15' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [2/2] (12.6ns)   --->   "%output_17 = fadd i32 %output_7, i32 %mul5_15" [cnn.cpp:220]   --->   Operation 262 'fadd' 'output_17' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [2/2] (8.41ns)   --->   "%mul5_8 = fmul i32 %fc_layer1_weights_8_load, i32 %read" [cnn.cpp:220]   --->   Operation 263 'fmul' 'mul5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [2/2] (8.41ns)   --->   "%mul5_9 = fmul i32 %fc_layer1_weights_9_load, i32 %read" [cnn.cpp:220]   --->   Operation 264 'fmul' 'mul5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.83ns)   --->   "%pool1_out4_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 265 'read' 'pool1_out4_read_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 266 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4" [cnn.cpp:220]   --->   Operation 266 'load' 'fc_layer1_weights_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 267 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4" [cnn.cpp:220]   --->   Operation 267 'load' 'fc_layer1_weights_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 268 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4" [cnn.cpp:220]   --->   Operation 268 'load' 'fc_layer1_weights_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 269 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4" [cnn.cpp:220]   --->   Operation 269 'load' 'fc_layer1_weights_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 270 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4" [cnn.cpp:220]   --->   Operation 270 'load' 'fc_layer1_weights_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 271 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4" [cnn.cpp:220]   --->   Operation 271 'load' 'fc_layer1_weights_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 272 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4" [cnn.cpp:220]   --->   Operation 272 'load' 'fc_layer1_weights_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 273 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4" [cnn.cpp:220]   --->   Operation 273 'load' 'fc_layer1_weights_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 274 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4" [cnn.cpp:220]   --->   Operation 274 'load' 'fc_layer1_weights_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 275 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4" [cnn.cpp:220]   --->   Operation 275 'load' 'fc_layer1_weights_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 276 [1/1] (0.79ns)   --->   "%empty_89 = add i11 %zext_ln213_1, i11 980" [cnn.cpp:213]   --->   Operation 276 'add' 'empty_89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln220_4 = zext i11 %empty_89" [cnn.cpp:220]   --->   Operation 277 'zext' 'zext_ln220_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_5 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 278 'getelementptr' 'fc_layer1_weights_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5" [cnn.cpp:220]   --->   Operation 279 'load' 'fc_layer1_weights_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_5 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 280 'getelementptr' 'fc_layer1_weights_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5" [cnn.cpp:220]   --->   Operation 281 'load' 'fc_layer1_weights_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_5 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 282 'getelementptr' 'fc_layer1_weights_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5" [cnn.cpp:220]   --->   Operation 283 'load' 'fc_layer1_weights_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_5 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 284 'getelementptr' 'fc_layer1_weights_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5" [cnn.cpp:220]   --->   Operation 285 'load' 'fc_layer1_weights_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_5 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 286 'getelementptr' 'fc_layer1_weights_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5" [cnn.cpp:220]   --->   Operation 287 'load' 'fc_layer1_weights_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_5 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 288 'getelementptr' 'fc_layer1_weights_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5" [cnn.cpp:220]   --->   Operation 289 'load' 'fc_layer1_weights_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_5 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 290 'getelementptr' 'fc_layer1_weights_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5" [cnn.cpp:220]   --->   Operation 291 'load' 'fc_layer1_weights_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_5 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 292 'getelementptr' 'fc_layer1_weights_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5" [cnn.cpp:220]   --->   Operation 293 'load' 'fc_layer1_weights_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_5 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 294 'getelementptr' 'fc_layer1_weights_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5" [cnn.cpp:220]   --->   Operation 295 'load' 'fc_layer1_weights_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_5 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_4" [cnn.cpp:220]   --->   Operation 296 'getelementptr' 'fc_layer1_weights_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5" [cnn.cpp:220]   --->   Operation 297 'load' 'fc_layer1_weights_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 8 <SV = 7> <Delay = 21.0>
ST_8 : Operation 298 [1/2] (12.6ns)   --->   "%output_16 = fadd i32 %output_6, i32 %mul5_14" [cnn.cpp:220]   --->   Operation 298 'fadd' 'output_16' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/2] (12.6ns)   --->   "%output_17 = fadd i32 %output_7, i32 %mul5_15" [cnn.cpp:220]   --->   Operation 299 'fadd' 'output_17' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/2] (8.41ns)   --->   "%mul5_8 = fmul i32 %fc_layer1_weights_8_load, i32 %read" [cnn.cpp:220]   --->   Operation 300 'fmul' 'mul5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [2/2] (12.6ns)   --->   "%output_18 = fadd i32 %output_8, i32 %mul5_8" [cnn.cpp:220]   --->   Operation 301 'fadd' 'output_18' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/2] (8.41ns)   --->   "%mul5_9 = fmul i32 %fc_layer1_weights_9_load, i32 %read" [cnn.cpp:220]   --->   Operation 302 'fmul' 'mul5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [2/2] (12.6ns)   --->   "%output_19 = fadd i32 %output_9, i32 %mul5_9" [cnn.cpp:220]   --->   Operation 303 'fadd' 'output_19' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%read_266 = bitcast i32 %pool1_out4_read_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 304 'bitcast' 'read_266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [2/2] (8.41ns)   --->   "%mul5_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 305 'fmul' 'mul5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [2/2] (8.41ns)   --->   "%mul5_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 306 'fmul' 'mul5_1_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (1.83ns)   --->   "%pool1_out4_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 307 'read' 'pool1_out4_read_5' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 308 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5" [cnn.cpp:220]   --->   Operation 308 'load' 'fc_layer1_weights_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 309 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5" [cnn.cpp:220]   --->   Operation 309 'load' 'fc_layer1_weights_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 310 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5" [cnn.cpp:220]   --->   Operation 310 'load' 'fc_layer1_weights_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 311 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5" [cnn.cpp:220]   --->   Operation 311 'load' 'fc_layer1_weights_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 312 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5" [cnn.cpp:220]   --->   Operation 312 'load' 'fc_layer1_weights_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 313 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5" [cnn.cpp:220]   --->   Operation 313 'load' 'fc_layer1_weights_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 314 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5" [cnn.cpp:220]   --->   Operation 314 'load' 'fc_layer1_weights_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 315 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5" [cnn.cpp:220]   --->   Operation 315 'load' 'fc_layer1_weights_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 316 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5" [cnn.cpp:220]   --->   Operation 316 'load' 'fc_layer1_weights_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 317 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5" [cnn.cpp:220]   --->   Operation 317 'load' 'fc_layer1_weights_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 318 [1/1] (0.79ns)   --->   "%empty_90 = add i11 %zext_ln213_1, i11 1176" [cnn.cpp:213]   --->   Operation 318 'add' 'empty_90' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln220_5 = zext i11 %empty_90" [cnn.cpp:220]   --->   Operation 319 'zext' 'zext_ln220_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_6 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 320 'getelementptr' 'fc_layer1_weights_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6" [cnn.cpp:220]   --->   Operation 321 'load' 'fc_layer1_weights_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_6 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 322 'getelementptr' 'fc_layer1_weights_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6" [cnn.cpp:220]   --->   Operation 323 'load' 'fc_layer1_weights_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_6 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 324 'getelementptr' 'fc_layer1_weights_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6" [cnn.cpp:220]   --->   Operation 325 'load' 'fc_layer1_weights_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_6 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 326 'getelementptr' 'fc_layer1_weights_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6" [cnn.cpp:220]   --->   Operation 327 'load' 'fc_layer1_weights_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_6 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 328 'getelementptr' 'fc_layer1_weights_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6" [cnn.cpp:220]   --->   Operation 329 'load' 'fc_layer1_weights_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_6 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 330 'getelementptr' 'fc_layer1_weights_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6" [cnn.cpp:220]   --->   Operation 331 'load' 'fc_layer1_weights_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_6 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 332 'getelementptr' 'fc_layer1_weights_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6" [cnn.cpp:220]   --->   Operation 333 'load' 'fc_layer1_weights_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_6 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 334 'getelementptr' 'fc_layer1_weights_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6" [cnn.cpp:220]   --->   Operation 335 'load' 'fc_layer1_weights_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_6 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 336 'getelementptr' 'fc_layer1_weights_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6" [cnn.cpp:220]   --->   Operation 337 'load' 'fc_layer1_weights_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_6 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_5" [cnn.cpp:220]   --->   Operation 338 'getelementptr' 'fc_layer1_weights_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6" [cnn.cpp:220]   --->   Operation 339 'load' 'fc_layer1_weights_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 9 <SV = 8> <Delay = 21.0>
ST_9 : Operation 340 [1/2] (12.6ns)   --->   "%output_18 = fadd i32 %output_8, i32 %mul5_8" [cnn.cpp:220]   --->   Operation 340 'fadd' 'output_18' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/2] (12.6ns)   --->   "%output_19 = fadd i32 %output_9, i32 %mul5_9" [cnn.cpp:220]   --->   Operation 341 'fadd' 'output_19' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/2] (8.41ns)   --->   "%mul5_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 342 'fmul' 'mul5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 343 [2/2] (12.6ns)   --->   "%output_20 = fadd i32 %output_10, i32 %mul5_1" [cnn.cpp:220]   --->   Operation 343 'fadd' 'output_20' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/2] (8.41ns)   --->   "%mul5_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 344 'fmul' 'mul5_1_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [2/2] (12.6ns)   --->   "%output_21 = fadd i32 %output_11, i32 %mul5_1_1" [cnn.cpp:220]   --->   Operation 345 'fadd' 'output_21' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [2/2] (8.41ns)   --->   "%mul5_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 346 'fmul' 'mul5_1_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [2/2] (8.41ns)   --->   "%mul5_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 347 'fmul' 'mul5_1_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 348 [1/1] (1.83ns)   --->   "%pool1_out4_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 348 'read' 'pool1_out4_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 349 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6" [cnn.cpp:220]   --->   Operation 349 'load' 'fc_layer1_weights_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 350 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6" [cnn.cpp:220]   --->   Operation 350 'load' 'fc_layer1_weights_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 351 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6" [cnn.cpp:220]   --->   Operation 351 'load' 'fc_layer1_weights_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 352 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6" [cnn.cpp:220]   --->   Operation 352 'load' 'fc_layer1_weights_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 353 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6" [cnn.cpp:220]   --->   Operation 353 'load' 'fc_layer1_weights_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 354 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6" [cnn.cpp:220]   --->   Operation 354 'load' 'fc_layer1_weights_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 355 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6" [cnn.cpp:220]   --->   Operation 355 'load' 'fc_layer1_weights_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 356 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6" [cnn.cpp:220]   --->   Operation 356 'load' 'fc_layer1_weights_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 357 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6" [cnn.cpp:220]   --->   Operation 357 'load' 'fc_layer1_weights_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 358 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6" [cnn.cpp:220]   --->   Operation 358 'load' 'fc_layer1_weights_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 359 [1/1] (0.79ns)   --->   "%empty_91 = add i11 %zext_ln213_1, i11 1372" [cnn.cpp:213]   --->   Operation 359 'add' 'empty_91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln220_6 = zext i11 %empty_91" [cnn.cpp:220]   --->   Operation 360 'zext' 'zext_ln220_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_7 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 361 'getelementptr' 'fc_layer1_weights_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7" [cnn.cpp:220]   --->   Operation 362 'load' 'fc_layer1_weights_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_7 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 363 'getelementptr' 'fc_layer1_weights_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7" [cnn.cpp:220]   --->   Operation 364 'load' 'fc_layer1_weights_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_7 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 365 'getelementptr' 'fc_layer1_weights_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7" [cnn.cpp:220]   --->   Operation 366 'load' 'fc_layer1_weights_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_7 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 367 'getelementptr' 'fc_layer1_weights_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7" [cnn.cpp:220]   --->   Operation 368 'load' 'fc_layer1_weights_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_7 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 369 'getelementptr' 'fc_layer1_weights_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7" [cnn.cpp:220]   --->   Operation 370 'load' 'fc_layer1_weights_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_7 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 371 'getelementptr' 'fc_layer1_weights_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7" [cnn.cpp:220]   --->   Operation 372 'load' 'fc_layer1_weights_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_7 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 373 'getelementptr' 'fc_layer1_weights_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7" [cnn.cpp:220]   --->   Operation 374 'load' 'fc_layer1_weights_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_7 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 375 'getelementptr' 'fc_layer1_weights_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7" [cnn.cpp:220]   --->   Operation 376 'load' 'fc_layer1_weights_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_7 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 377 'getelementptr' 'fc_layer1_weights_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7" [cnn.cpp:220]   --->   Operation 378 'load' 'fc_layer1_weights_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_7 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln220_6" [cnn.cpp:220]   --->   Operation 379 'getelementptr' 'fc_layer1_weights_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7" [cnn.cpp:220]   --->   Operation 380 'load' 'fc_layer1_weights_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 10 <SV = 9> <Delay = 21.0>
ST_10 : Operation 381 [1/2] (12.6ns)   --->   "%output_20 = fadd i32 %output_10, i32 %mul5_1" [cnn.cpp:220]   --->   Operation 381 'fadd' 'output_20' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [1/2] (12.6ns)   --->   "%output_21 = fadd i32 %output_11, i32 %mul5_1_1" [cnn.cpp:220]   --->   Operation 382 'fadd' 'output_21' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/2] (8.41ns)   --->   "%mul5_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 383 'fmul' 'mul5_1_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 384 [2/2] (12.6ns)   --->   "%output_22 = fadd i32 %output_12, i32 %mul5_1_2" [cnn.cpp:220]   --->   Operation 384 'fadd' 'output_22' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 385 [1/2] (8.41ns)   --->   "%mul5_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 385 'fmul' 'mul5_1_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [2/2] (12.6ns)   --->   "%output_23 = fadd i32 %output_13, i32 %mul5_1_3" [cnn.cpp:220]   --->   Operation 386 'fadd' 'output_23' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [2/2] (8.41ns)   --->   "%mul5_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 387 'fmul' 'mul5_1_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 388 [2/2] (8.41ns)   --->   "%mul5_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 388 'fmul' 'mul5_1_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (1.83ns)   --->   "%pool1_out4_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 389 'read' 'pool1_out4_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 390 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7" [cnn.cpp:220]   --->   Operation 390 'load' 'fc_layer1_weights_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 391 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7" [cnn.cpp:220]   --->   Operation 391 'load' 'fc_layer1_weights_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 392 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7" [cnn.cpp:220]   --->   Operation 392 'load' 'fc_layer1_weights_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 393 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7" [cnn.cpp:220]   --->   Operation 393 'load' 'fc_layer1_weights_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 394 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7" [cnn.cpp:220]   --->   Operation 394 'load' 'fc_layer1_weights_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 395 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7" [cnn.cpp:220]   --->   Operation 395 'load' 'fc_layer1_weights_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 396 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7" [cnn.cpp:220]   --->   Operation 396 'load' 'fc_layer1_weights_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 397 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7" [cnn.cpp:220]   --->   Operation 397 'load' 'fc_layer1_weights_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 398 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7" [cnn.cpp:220]   --->   Operation 398 'load' 'fc_layer1_weights_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 399 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7" [cnn.cpp:220]   --->   Operation 399 'load' 'fc_layer1_weights_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 11 <SV = 10> <Delay = 21.0>
ST_11 : Operation 400 [1/2] (12.6ns)   --->   "%output_22 = fadd i32 %output_12, i32 %mul5_1_2" [cnn.cpp:220]   --->   Operation 400 'fadd' 'output_22' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/2] (12.6ns)   --->   "%output_23 = fadd i32 %output_13, i32 %mul5_1_3" [cnn.cpp:220]   --->   Operation 401 'fadd' 'output_23' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/2] (8.41ns)   --->   "%mul5_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 402 'fmul' 'mul5_1_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [2/2] (12.6ns)   --->   "%output_24 = fadd i32 %output_14, i32 %mul5_1_4" [cnn.cpp:220]   --->   Operation 403 'fadd' 'output_24' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/2] (8.41ns)   --->   "%mul5_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 404 'fmul' 'mul5_1_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [2/2] (12.6ns)   --->   "%output_25 = fadd i32 %output_15, i32 %mul5_1_5" [cnn.cpp:220]   --->   Operation 405 'fadd' 'output_25' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [2/2] (8.41ns)   --->   "%mul5_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 406 'fmul' 'mul5_1_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [2/2] (8.41ns)   --->   "%mul5_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 407 'fmul' 'mul5_1_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 21.0>
ST_12 : Operation 408 [1/2] (12.6ns)   --->   "%output_24 = fadd i32 %output_14, i32 %mul5_1_4" [cnn.cpp:220]   --->   Operation 408 'fadd' 'output_24' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 409 [1/2] (12.6ns)   --->   "%output_25 = fadd i32 %output_15, i32 %mul5_1_5" [cnn.cpp:220]   --->   Operation 409 'fadd' 'output_25' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 410 [1/2] (8.41ns)   --->   "%mul5_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 410 'fmul' 'mul5_1_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [2/2] (12.6ns)   --->   "%output_26 = fadd i32 %output_16, i32 %mul5_1_6" [cnn.cpp:220]   --->   Operation 411 'fadd' 'output_26' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [1/2] (8.41ns)   --->   "%mul5_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 412 'fmul' 'mul5_1_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [2/2] (12.6ns)   --->   "%output_27 = fadd i32 %output_17, i32 %mul5_1_7" [cnn.cpp:220]   --->   Operation 413 'fadd' 'output_27' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [2/2] (8.41ns)   --->   "%mul5_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 414 'fmul' 'mul5_1_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [2/2] (8.41ns)   --->   "%mul5_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 415 'fmul' 'mul5_1_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 21.0>
ST_13 : Operation 416 [1/2] (12.6ns)   --->   "%output_26 = fadd i32 %output_16, i32 %mul5_1_6" [cnn.cpp:220]   --->   Operation 416 'fadd' 'output_26' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/2] (12.6ns)   --->   "%output_27 = fadd i32 %output_17, i32 %mul5_1_7" [cnn.cpp:220]   --->   Operation 417 'fadd' 'output_27' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/2] (8.41ns)   --->   "%mul5_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 418 'fmul' 'mul5_1_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [2/2] (12.6ns)   --->   "%output_28 = fadd i32 %output_18, i32 %mul5_1_8" [cnn.cpp:220]   --->   Operation 419 'fadd' 'output_28' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/2] (8.41ns)   --->   "%mul5_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %read_266" [cnn.cpp:220]   --->   Operation 420 'fmul' 'mul5_1_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [2/2] (12.6ns)   --->   "%output_29 = fadd i32 %output_19, i32 %mul5_1_9" [cnn.cpp:220]   --->   Operation 421 'fadd' 'output_29' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%read_267 = bitcast i32 %pool1_out4_read_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 422 'bitcast' 'read_267' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 423 [2/2] (8.41ns)   --->   "%mul5_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 423 'fmul' 'mul5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [2/2] (8.41ns)   --->   "%mul5_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 424 'fmul' 'mul5_2_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 21.0>
ST_14 : Operation 425 [1/2] (12.6ns)   --->   "%output_28 = fadd i32 %output_18, i32 %mul5_1_8" [cnn.cpp:220]   --->   Operation 425 'fadd' 'output_28' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [1/2] (12.6ns)   --->   "%output_29 = fadd i32 %output_19, i32 %mul5_1_9" [cnn.cpp:220]   --->   Operation 426 'fadd' 'output_29' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [1/2] (8.41ns)   --->   "%mul5_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 427 'fmul' 'mul5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [2/2] (12.6ns)   --->   "%output_30 = fadd i32 %output_20, i32 %mul5_2" [cnn.cpp:220]   --->   Operation 428 'fadd' 'output_30' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [1/2] (8.41ns)   --->   "%mul5_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 429 'fmul' 'mul5_2_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [2/2] (12.6ns)   --->   "%output_31 = fadd i32 %output_21, i32 %mul5_2_1" [cnn.cpp:220]   --->   Operation 430 'fadd' 'output_31' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [2/2] (8.41ns)   --->   "%mul5_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 431 'fmul' 'mul5_2_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 432 [2/2] (8.41ns)   --->   "%mul5_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 432 'fmul' 'mul5_2_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 21.0>
ST_15 : Operation 433 [1/2] (12.6ns)   --->   "%output_30 = fadd i32 %output_20, i32 %mul5_2" [cnn.cpp:220]   --->   Operation 433 'fadd' 'output_30' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/2] (12.6ns)   --->   "%output_31 = fadd i32 %output_21, i32 %mul5_2_1" [cnn.cpp:220]   --->   Operation 434 'fadd' 'output_31' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/2] (8.41ns)   --->   "%mul5_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 435 'fmul' 'mul5_2_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 436 [2/2] (12.6ns)   --->   "%output_32 = fadd i32 %output_22, i32 %mul5_2_2" [cnn.cpp:220]   --->   Operation 436 'fadd' 'output_32' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/2] (8.41ns)   --->   "%mul5_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 437 'fmul' 'mul5_2_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [2/2] (12.6ns)   --->   "%output_33 = fadd i32 %output_23, i32 %mul5_2_3" [cnn.cpp:220]   --->   Operation 438 'fadd' 'output_33' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [2/2] (8.41ns)   --->   "%mul5_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 439 'fmul' 'mul5_2_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [2/2] (8.41ns)   --->   "%mul5_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 440 'fmul' 'mul5_2_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 21.0>
ST_16 : Operation 441 [1/2] (12.6ns)   --->   "%output_32 = fadd i32 %output_22, i32 %mul5_2_2" [cnn.cpp:220]   --->   Operation 441 'fadd' 'output_32' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/2] (12.6ns)   --->   "%output_33 = fadd i32 %output_23, i32 %mul5_2_3" [cnn.cpp:220]   --->   Operation 442 'fadd' 'output_33' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [1/2] (8.41ns)   --->   "%mul5_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 443 'fmul' 'mul5_2_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [2/2] (12.6ns)   --->   "%output_34 = fadd i32 %output_24, i32 %mul5_2_4" [cnn.cpp:220]   --->   Operation 444 'fadd' 'output_34' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [1/2] (8.41ns)   --->   "%mul5_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 445 'fmul' 'mul5_2_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [2/2] (12.6ns)   --->   "%output_35 = fadd i32 %output_25, i32 %mul5_2_5" [cnn.cpp:220]   --->   Operation 446 'fadd' 'output_35' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [2/2] (8.41ns)   --->   "%mul5_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 447 'fmul' 'mul5_2_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [2/2] (8.41ns)   --->   "%mul5_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 448 'fmul' 'mul5_2_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 21.0>
ST_17 : Operation 449 [1/2] (12.6ns)   --->   "%output_34 = fadd i32 %output_24, i32 %mul5_2_4" [cnn.cpp:220]   --->   Operation 449 'fadd' 'output_34' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 450 [1/2] (12.6ns)   --->   "%output_35 = fadd i32 %output_25, i32 %mul5_2_5" [cnn.cpp:220]   --->   Operation 450 'fadd' 'output_35' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 451 [1/2] (8.41ns)   --->   "%mul5_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 451 'fmul' 'mul5_2_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [2/2] (12.6ns)   --->   "%output_36 = fadd i32 %output_26, i32 %mul5_2_6" [cnn.cpp:220]   --->   Operation 452 'fadd' 'output_36' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [1/2] (8.41ns)   --->   "%mul5_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 453 'fmul' 'mul5_2_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 454 [2/2] (12.6ns)   --->   "%output_37 = fadd i32 %output_27, i32 %mul5_2_7" [cnn.cpp:220]   --->   Operation 454 'fadd' 'output_37' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 455 [2/2] (8.41ns)   --->   "%mul5_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 455 'fmul' 'mul5_2_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 456 [2/2] (8.41ns)   --->   "%mul5_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 456 'fmul' 'mul5_2_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 21.0>
ST_18 : Operation 457 [1/2] (12.6ns)   --->   "%output_36 = fadd i32 %output_26, i32 %mul5_2_6" [cnn.cpp:220]   --->   Operation 457 'fadd' 'output_36' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/2] (12.6ns)   --->   "%output_37 = fadd i32 %output_27, i32 %mul5_2_7" [cnn.cpp:220]   --->   Operation 458 'fadd' 'output_37' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [1/2] (8.41ns)   --->   "%mul5_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 459 'fmul' 'mul5_2_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 460 [2/2] (12.6ns)   --->   "%output_38 = fadd i32 %output_28, i32 %mul5_2_8" [cnn.cpp:220]   --->   Operation 460 'fadd' 'output_38' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 461 [1/2] (8.41ns)   --->   "%mul5_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %read_267" [cnn.cpp:220]   --->   Operation 461 'fmul' 'mul5_2_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 462 [2/2] (12.6ns)   --->   "%output_39 = fadd i32 %output_29, i32 %mul5_2_9" [cnn.cpp:220]   --->   Operation 462 'fadd' 'output_39' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%read_268 = bitcast i32 %pool1_out4_read_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 463 'bitcast' 'read_268' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 464 [2/2] (8.41ns)   --->   "%mul5_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 464 'fmul' 'mul5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [2/2] (8.41ns)   --->   "%mul5_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 465 'fmul' 'mul5_3_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 21.0>
ST_19 : Operation 466 [1/2] (12.6ns)   --->   "%output_38 = fadd i32 %output_28, i32 %mul5_2_8" [cnn.cpp:220]   --->   Operation 466 'fadd' 'output_38' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 467 [1/2] (12.6ns)   --->   "%output_39 = fadd i32 %output_29, i32 %mul5_2_9" [cnn.cpp:220]   --->   Operation 467 'fadd' 'output_39' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 468 [1/2] (8.41ns)   --->   "%mul5_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 468 'fmul' 'mul5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 469 [2/2] (12.6ns)   --->   "%output_40 = fadd i32 %output_30, i32 %mul5_3" [cnn.cpp:220]   --->   Operation 469 'fadd' 'output_40' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 470 [1/2] (8.41ns)   --->   "%mul5_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 470 'fmul' 'mul5_3_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [2/2] (12.6ns)   --->   "%output_41 = fadd i32 %output_31, i32 %mul5_3_1" [cnn.cpp:220]   --->   Operation 471 'fadd' 'output_41' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [2/2] (8.41ns)   --->   "%mul5_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 472 'fmul' 'mul5_3_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 473 [2/2] (8.41ns)   --->   "%mul5_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 473 'fmul' 'mul5_3_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 21.0>
ST_20 : Operation 474 [1/2] (12.6ns)   --->   "%output_40 = fadd i32 %output_30, i32 %mul5_3" [cnn.cpp:220]   --->   Operation 474 'fadd' 'output_40' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 475 [1/2] (12.6ns)   --->   "%output_41 = fadd i32 %output_31, i32 %mul5_3_1" [cnn.cpp:220]   --->   Operation 475 'fadd' 'output_41' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/2] (8.41ns)   --->   "%mul5_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 476 'fmul' 'mul5_3_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [2/2] (12.6ns)   --->   "%output_42 = fadd i32 %output_32, i32 %mul5_3_2" [cnn.cpp:220]   --->   Operation 477 'fadd' 'output_42' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/2] (8.41ns)   --->   "%mul5_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 478 'fmul' 'mul5_3_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 479 [2/2] (12.6ns)   --->   "%output_43 = fadd i32 %output_33, i32 %mul5_3_3" [cnn.cpp:220]   --->   Operation 479 'fadd' 'output_43' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [2/2] (8.41ns)   --->   "%mul5_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 480 'fmul' 'mul5_3_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 481 [2/2] (8.41ns)   --->   "%mul5_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 481 'fmul' 'mul5_3_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 21.0>
ST_21 : Operation 482 [1/2] (12.6ns)   --->   "%output_42 = fadd i32 %output_32, i32 %mul5_3_2" [cnn.cpp:220]   --->   Operation 482 'fadd' 'output_42' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 483 [1/2] (12.6ns)   --->   "%output_43 = fadd i32 %output_33, i32 %mul5_3_3" [cnn.cpp:220]   --->   Operation 483 'fadd' 'output_43' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 484 [1/2] (8.41ns)   --->   "%mul5_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 484 'fmul' 'mul5_3_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 485 [2/2] (12.6ns)   --->   "%output_44 = fadd i32 %output_34, i32 %mul5_3_4" [cnn.cpp:220]   --->   Operation 485 'fadd' 'output_44' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 486 [1/2] (8.41ns)   --->   "%mul5_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 486 'fmul' 'mul5_3_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 487 [2/2] (12.6ns)   --->   "%output_45 = fadd i32 %output_35, i32 %mul5_3_5" [cnn.cpp:220]   --->   Operation 487 'fadd' 'output_45' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 488 [2/2] (8.41ns)   --->   "%mul5_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 488 'fmul' 'mul5_3_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 489 [2/2] (8.41ns)   --->   "%mul5_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 489 'fmul' 'mul5_3_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 21.0>
ST_22 : Operation 490 [1/2] (12.6ns)   --->   "%output_44 = fadd i32 %output_34, i32 %mul5_3_4" [cnn.cpp:220]   --->   Operation 490 'fadd' 'output_44' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/2] (12.6ns)   --->   "%output_45 = fadd i32 %output_35, i32 %mul5_3_5" [cnn.cpp:220]   --->   Operation 491 'fadd' 'output_45' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 492 [1/2] (8.41ns)   --->   "%mul5_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 492 'fmul' 'mul5_3_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 493 [2/2] (12.6ns)   --->   "%output_46 = fadd i32 %output_36, i32 %mul5_3_6" [cnn.cpp:220]   --->   Operation 493 'fadd' 'output_46' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 494 [1/2] (8.41ns)   --->   "%mul5_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 494 'fmul' 'mul5_3_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 495 [2/2] (12.6ns)   --->   "%output_47 = fadd i32 %output_37, i32 %mul5_3_7" [cnn.cpp:220]   --->   Operation 495 'fadd' 'output_47' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 496 [2/2] (8.41ns)   --->   "%mul5_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 496 'fmul' 'mul5_3_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 497 [2/2] (8.41ns)   --->   "%mul5_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 497 'fmul' 'mul5_3_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 21.0>
ST_23 : Operation 498 [1/2] (12.6ns)   --->   "%output_46 = fadd i32 %output_36, i32 %mul5_3_6" [cnn.cpp:220]   --->   Operation 498 'fadd' 'output_46' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 499 [1/2] (12.6ns)   --->   "%output_47 = fadd i32 %output_37, i32 %mul5_3_7" [cnn.cpp:220]   --->   Operation 499 'fadd' 'output_47' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/2] (8.41ns)   --->   "%mul5_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 500 'fmul' 'mul5_3_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [2/2] (12.6ns)   --->   "%output_48 = fadd i32 %output_38, i32 %mul5_3_8" [cnn.cpp:220]   --->   Operation 501 'fadd' 'output_48' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/2] (8.41ns)   --->   "%mul5_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %read_268" [cnn.cpp:220]   --->   Operation 502 'fmul' 'mul5_3_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [2/2] (12.6ns)   --->   "%output_49 = fadd i32 %output_39, i32 %mul5_3_9" [cnn.cpp:220]   --->   Operation 503 'fadd' 'output_49' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%read_269 = bitcast i32 %pool1_out4_read_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 504 'bitcast' 'read_269' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 505 [2/2] (8.41ns)   --->   "%mul5_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 505 'fmul' 'mul5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 506 [2/2] (8.41ns)   --->   "%mul5_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 506 'fmul' 'mul5_4_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 21.0>
ST_24 : Operation 507 [1/2] (12.6ns)   --->   "%output_48 = fadd i32 %output_38, i32 %mul5_3_8" [cnn.cpp:220]   --->   Operation 507 'fadd' 'output_48' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 508 [1/2] (12.6ns)   --->   "%output_49 = fadd i32 %output_39, i32 %mul5_3_9" [cnn.cpp:220]   --->   Operation 508 'fadd' 'output_49' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 509 [1/2] (8.41ns)   --->   "%mul5_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 509 'fmul' 'mul5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 510 [2/2] (12.6ns)   --->   "%output_50 = fadd i32 %output_40, i32 %mul5_4" [cnn.cpp:220]   --->   Operation 510 'fadd' 'output_50' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 511 [1/2] (8.41ns)   --->   "%mul5_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 511 'fmul' 'mul5_4_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 512 [2/2] (12.6ns)   --->   "%output_51 = fadd i32 %output_41, i32 %mul5_4_1" [cnn.cpp:220]   --->   Operation 512 'fadd' 'output_51' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 513 [2/2] (8.41ns)   --->   "%mul5_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 513 'fmul' 'mul5_4_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [2/2] (8.41ns)   --->   "%mul5_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 514 'fmul' 'mul5_4_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 21.0>
ST_25 : Operation 515 [1/2] (12.6ns)   --->   "%output_50 = fadd i32 %output_40, i32 %mul5_4" [cnn.cpp:220]   --->   Operation 515 'fadd' 'output_50' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 516 [1/2] (12.6ns)   --->   "%output_51 = fadd i32 %output_41, i32 %mul5_4_1" [cnn.cpp:220]   --->   Operation 516 'fadd' 'output_51' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 517 [1/2] (8.41ns)   --->   "%mul5_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 517 'fmul' 'mul5_4_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 518 [2/2] (12.6ns)   --->   "%output_52 = fadd i32 %output_42, i32 %mul5_4_2" [cnn.cpp:220]   --->   Operation 518 'fadd' 'output_52' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 519 [1/2] (8.41ns)   --->   "%mul5_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 519 'fmul' 'mul5_4_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 520 [2/2] (12.6ns)   --->   "%output_53 = fadd i32 %output_43, i32 %mul5_4_3" [cnn.cpp:220]   --->   Operation 520 'fadd' 'output_53' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 521 [2/2] (8.41ns)   --->   "%mul5_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 521 'fmul' 'mul5_4_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 522 [2/2] (8.41ns)   --->   "%mul5_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 522 'fmul' 'mul5_4_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 21.0>
ST_26 : Operation 523 [1/2] (12.6ns)   --->   "%output_52 = fadd i32 %output_42, i32 %mul5_4_2" [cnn.cpp:220]   --->   Operation 523 'fadd' 'output_52' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/2] (12.6ns)   --->   "%output_53 = fadd i32 %output_43, i32 %mul5_4_3" [cnn.cpp:220]   --->   Operation 524 'fadd' 'output_53' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/2] (8.41ns)   --->   "%mul5_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 525 'fmul' 'mul5_4_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [2/2] (12.6ns)   --->   "%output_54 = fadd i32 %output_44, i32 %mul5_4_4" [cnn.cpp:220]   --->   Operation 526 'fadd' 'output_54' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [1/2] (8.41ns)   --->   "%mul5_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 527 'fmul' 'mul5_4_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 528 [2/2] (12.6ns)   --->   "%output_55 = fadd i32 %output_45, i32 %mul5_4_5" [cnn.cpp:220]   --->   Operation 528 'fadd' 'output_55' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 529 [2/2] (8.41ns)   --->   "%mul5_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 529 'fmul' 'mul5_4_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 530 [2/2] (8.41ns)   --->   "%mul5_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 530 'fmul' 'mul5_4_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 21.0>
ST_27 : Operation 531 [1/2] (12.6ns)   --->   "%output_54 = fadd i32 %output_44, i32 %mul5_4_4" [cnn.cpp:220]   --->   Operation 531 'fadd' 'output_54' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 532 [1/2] (12.6ns)   --->   "%output_55 = fadd i32 %output_45, i32 %mul5_4_5" [cnn.cpp:220]   --->   Operation 532 'fadd' 'output_55' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 533 [1/2] (8.41ns)   --->   "%mul5_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 533 'fmul' 'mul5_4_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 534 [2/2] (12.6ns)   --->   "%output_56 = fadd i32 %output_46, i32 %mul5_4_6" [cnn.cpp:220]   --->   Operation 534 'fadd' 'output_56' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 535 [1/2] (8.41ns)   --->   "%mul5_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 535 'fmul' 'mul5_4_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 536 [2/2] (12.6ns)   --->   "%output_57 = fadd i32 %output_47, i32 %mul5_4_7" [cnn.cpp:220]   --->   Operation 536 'fadd' 'output_57' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 537 [2/2] (8.41ns)   --->   "%mul5_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 537 'fmul' 'mul5_4_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 538 [2/2] (8.41ns)   --->   "%mul5_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 538 'fmul' 'mul5_4_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 21.0>
ST_28 : Operation 539 [1/2] (12.6ns)   --->   "%output_56 = fadd i32 %output_46, i32 %mul5_4_6" [cnn.cpp:220]   --->   Operation 539 'fadd' 'output_56' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [1/2] (12.6ns)   --->   "%output_57 = fadd i32 %output_47, i32 %mul5_4_7" [cnn.cpp:220]   --->   Operation 540 'fadd' 'output_57' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [1/2] (8.41ns)   --->   "%mul5_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 541 'fmul' 'mul5_4_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [2/2] (12.6ns)   --->   "%output_58 = fadd i32 %output_48, i32 %mul5_4_8" [cnn.cpp:220]   --->   Operation 542 'fadd' 'output_58' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/2] (8.41ns)   --->   "%mul5_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %read_269" [cnn.cpp:220]   --->   Operation 543 'fmul' 'mul5_4_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 544 [2/2] (12.6ns)   --->   "%output_59 = fadd i32 %output_49, i32 %mul5_4_9" [cnn.cpp:220]   --->   Operation 544 'fadd' 'output_59' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%read_270 = bitcast i32 %pool1_out4_read_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 545 'bitcast' 'read_270' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [2/2] (8.41ns)   --->   "%mul5_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 546 'fmul' 'mul5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [2/2] (8.41ns)   --->   "%mul5_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 547 'fmul' 'mul5_5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 21.0>
ST_29 : Operation 548 [1/2] (12.6ns)   --->   "%output_58 = fadd i32 %output_48, i32 %mul5_4_8" [cnn.cpp:220]   --->   Operation 548 'fadd' 'output_58' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 549 [1/2] (12.6ns)   --->   "%output_59 = fadd i32 %output_49, i32 %mul5_4_9" [cnn.cpp:220]   --->   Operation 549 'fadd' 'output_59' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [1/2] (8.41ns)   --->   "%mul5_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 550 'fmul' 'mul5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 551 [2/2] (12.6ns)   --->   "%output_60 = fadd i32 %output_50, i32 %mul5_5" [cnn.cpp:220]   --->   Operation 551 'fadd' 'output_60' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 552 [1/2] (8.41ns)   --->   "%mul5_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 552 'fmul' 'mul5_5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 553 [2/2] (12.6ns)   --->   "%output_61 = fadd i32 %output_51, i32 %mul5_5_1" [cnn.cpp:220]   --->   Operation 553 'fadd' 'output_61' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 554 [2/2] (8.41ns)   --->   "%mul5_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 554 'fmul' 'mul5_5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [2/2] (8.41ns)   --->   "%mul5_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 555 'fmul' 'mul5_5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 21.0>
ST_30 : Operation 556 [1/2] (12.6ns)   --->   "%output_60 = fadd i32 %output_50, i32 %mul5_5" [cnn.cpp:220]   --->   Operation 556 'fadd' 'output_60' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 557 [1/2] (12.6ns)   --->   "%output_61 = fadd i32 %output_51, i32 %mul5_5_1" [cnn.cpp:220]   --->   Operation 557 'fadd' 'output_61' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 558 [1/2] (8.41ns)   --->   "%mul5_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 558 'fmul' 'mul5_5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 559 [2/2] (12.6ns)   --->   "%output_62 = fadd i32 %output_52, i32 %mul5_5_2" [cnn.cpp:220]   --->   Operation 559 'fadd' 'output_62' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 560 [1/2] (8.41ns)   --->   "%mul5_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 560 'fmul' 'mul5_5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 561 [2/2] (12.6ns)   --->   "%output_63 = fadd i32 %output_53, i32 %mul5_5_3" [cnn.cpp:220]   --->   Operation 561 'fadd' 'output_63' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 562 [2/2] (8.41ns)   --->   "%mul5_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 562 'fmul' 'mul5_5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 563 [2/2] (8.41ns)   --->   "%mul5_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 563 'fmul' 'mul5_5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 21.0>
ST_31 : Operation 564 [1/2] (12.6ns)   --->   "%output_62 = fadd i32 %output_52, i32 %mul5_5_2" [cnn.cpp:220]   --->   Operation 564 'fadd' 'output_62' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [1/2] (12.6ns)   --->   "%output_63 = fadd i32 %output_53, i32 %mul5_5_3" [cnn.cpp:220]   --->   Operation 565 'fadd' 'output_63' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 566 [1/2] (8.41ns)   --->   "%mul5_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 566 'fmul' 'mul5_5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 567 [2/2] (12.6ns)   --->   "%output_64 = fadd i32 %output_54, i32 %mul5_5_4" [cnn.cpp:220]   --->   Operation 567 'fadd' 'output_64' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 568 [1/2] (8.41ns)   --->   "%mul5_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 568 'fmul' 'mul5_5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 569 [2/2] (12.6ns)   --->   "%output_65 = fadd i32 %output_55, i32 %mul5_5_5" [cnn.cpp:220]   --->   Operation 569 'fadd' 'output_65' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 570 [2/2] (8.41ns)   --->   "%mul5_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 570 'fmul' 'mul5_5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 571 [2/2] (8.41ns)   --->   "%mul5_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 571 'fmul' 'mul5_5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 21.0>
ST_32 : Operation 572 [1/2] (12.6ns)   --->   "%output_64 = fadd i32 %output_54, i32 %mul5_5_4" [cnn.cpp:220]   --->   Operation 572 'fadd' 'output_64' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 573 [1/2] (12.6ns)   --->   "%output_65 = fadd i32 %output_55, i32 %mul5_5_5" [cnn.cpp:220]   --->   Operation 573 'fadd' 'output_65' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 574 [1/2] (8.41ns)   --->   "%mul5_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 574 'fmul' 'mul5_5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 575 [2/2] (12.6ns)   --->   "%output_66 = fadd i32 %output_56, i32 %mul5_5_6" [cnn.cpp:220]   --->   Operation 575 'fadd' 'output_66' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 576 [1/2] (8.41ns)   --->   "%mul5_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 576 'fmul' 'mul5_5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 577 [2/2] (12.6ns)   --->   "%output_67 = fadd i32 %output_57, i32 %mul5_5_7" [cnn.cpp:220]   --->   Operation 577 'fadd' 'output_67' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 578 [2/2] (8.41ns)   --->   "%mul5_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 578 'fmul' 'mul5_5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 579 [2/2] (8.41ns)   --->   "%mul5_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 579 'fmul' 'mul5_5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 21.0>
ST_33 : Operation 580 [1/2] (12.6ns)   --->   "%output_66 = fadd i32 %output_56, i32 %mul5_5_6" [cnn.cpp:220]   --->   Operation 580 'fadd' 'output_66' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 581 [1/2] (12.6ns)   --->   "%output_67 = fadd i32 %output_57, i32 %mul5_5_7" [cnn.cpp:220]   --->   Operation 581 'fadd' 'output_67' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 582 [1/2] (8.41ns)   --->   "%mul5_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 582 'fmul' 'mul5_5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 583 [2/2] (12.6ns)   --->   "%output_68 = fadd i32 %output_58, i32 %mul5_5_8" [cnn.cpp:220]   --->   Operation 583 'fadd' 'output_68' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 584 [1/2] (8.41ns)   --->   "%mul5_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %read_270" [cnn.cpp:220]   --->   Operation 584 'fmul' 'mul5_5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 585 [2/2] (12.6ns)   --->   "%output_69 = fadd i32 %output_59, i32 %mul5_5_9" [cnn.cpp:220]   --->   Operation 585 'fadd' 'output_69' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 586 [1/1] (0.00ns)   --->   "%read_271 = bitcast i32 %pool1_out4_read_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 586 'bitcast' 'read_271' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 587 [2/2] (8.41ns)   --->   "%mul5_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 587 'fmul' 'mul5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 588 [2/2] (8.41ns)   --->   "%mul5_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 588 'fmul' 'mul5_6_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 21.0>
ST_34 : Operation 589 [1/2] (12.6ns)   --->   "%output_68 = fadd i32 %output_58, i32 %mul5_5_8" [cnn.cpp:220]   --->   Operation 589 'fadd' 'output_68' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 590 [1/2] (12.6ns)   --->   "%output_69 = fadd i32 %output_59, i32 %mul5_5_9" [cnn.cpp:220]   --->   Operation 590 'fadd' 'output_69' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 591 [1/2] (8.41ns)   --->   "%mul5_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 591 'fmul' 'mul5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 592 [2/2] (12.6ns)   --->   "%output_70 = fadd i32 %output_60, i32 %mul5_6" [cnn.cpp:220]   --->   Operation 592 'fadd' 'output_70' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 593 [1/2] (8.41ns)   --->   "%mul5_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 593 'fmul' 'mul5_6_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 594 [2/2] (12.6ns)   --->   "%output_71 = fadd i32 %output_61, i32 %mul5_6_1" [cnn.cpp:220]   --->   Operation 594 'fadd' 'output_71' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 595 [2/2] (8.41ns)   --->   "%mul5_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 595 'fmul' 'mul5_6_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 596 [2/2] (8.41ns)   --->   "%mul5_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 596 'fmul' 'mul5_6_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 21.0>
ST_35 : Operation 597 [1/2] (12.6ns)   --->   "%output_70 = fadd i32 %output_60, i32 %mul5_6" [cnn.cpp:220]   --->   Operation 597 'fadd' 'output_70' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 598 [1/2] (12.6ns)   --->   "%output_71 = fadd i32 %output_61, i32 %mul5_6_1" [cnn.cpp:220]   --->   Operation 598 'fadd' 'output_71' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 599 [1/2] (8.41ns)   --->   "%mul5_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 599 'fmul' 'mul5_6_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 600 [2/2] (12.6ns)   --->   "%output_72 = fadd i32 %output_62, i32 %mul5_6_2" [cnn.cpp:220]   --->   Operation 600 'fadd' 'output_72' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 601 [1/2] (8.41ns)   --->   "%mul5_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 601 'fmul' 'mul5_6_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 602 [2/2] (12.6ns)   --->   "%output_73 = fadd i32 %output_63, i32 %mul5_6_3" [cnn.cpp:220]   --->   Operation 602 'fadd' 'output_73' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 603 [2/2] (8.41ns)   --->   "%mul5_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 603 'fmul' 'mul5_6_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 604 [2/2] (8.41ns)   --->   "%mul5_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 604 'fmul' 'mul5_6_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 21.0>
ST_36 : Operation 605 [1/2] (12.6ns)   --->   "%output_72 = fadd i32 %output_62, i32 %mul5_6_2" [cnn.cpp:220]   --->   Operation 605 'fadd' 'output_72' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 606 [1/2] (12.6ns)   --->   "%output_73 = fadd i32 %output_63, i32 %mul5_6_3" [cnn.cpp:220]   --->   Operation 606 'fadd' 'output_73' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 607 [1/2] (8.41ns)   --->   "%mul5_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 607 'fmul' 'mul5_6_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 608 [2/2] (12.6ns)   --->   "%output_74 = fadd i32 %output_64, i32 %mul5_6_4" [cnn.cpp:220]   --->   Operation 608 'fadd' 'output_74' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 609 [1/2] (8.41ns)   --->   "%mul5_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 609 'fmul' 'mul5_6_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 610 [2/2] (12.6ns)   --->   "%output_75 = fadd i32 %output_65, i32 %mul5_6_5" [cnn.cpp:220]   --->   Operation 610 'fadd' 'output_75' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 611 [2/2] (8.41ns)   --->   "%mul5_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 611 'fmul' 'mul5_6_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 612 [2/2] (8.41ns)   --->   "%mul5_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 612 'fmul' 'mul5_6_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 21.0>
ST_37 : Operation 613 [1/2] (12.6ns)   --->   "%output_74 = fadd i32 %output_64, i32 %mul5_6_4" [cnn.cpp:220]   --->   Operation 613 'fadd' 'output_74' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 614 [1/2] (12.6ns)   --->   "%output_75 = fadd i32 %output_65, i32 %mul5_6_5" [cnn.cpp:220]   --->   Operation 614 'fadd' 'output_75' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 615 [1/2] (8.41ns)   --->   "%mul5_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 615 'fmul' 'mul5_6_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 616 [2/2] (12.6ns)   --->   "%output_76 = fadd i32 %output_66, i32 %mul5_6_6" [cnn.cpp:220]   --->   Operation 616 'fadd' 'output_76' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 617 [1/2] (8.41ns)   --->   "%mul5_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 617 'fmul' 'mul5_6_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 618 [2/2] (12.6ns)   --->   "%output_77 = fadd i32 %output_67, i32 %mul5_6_7" [cnn.cpp:220]   --->   Operation 618 'fadd' 'output_77' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 619 [2/2] (8.41ns)   --->   "%mul5_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 619 'fmul' 'mul5_6_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 620 [2/2] (8.41ns)   --->   "%mul5_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 620 'fmul' 'mul5_6_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 21.0>
ST_38 : Operation 621 [1/2] (12.6ns)   --->   "%output_76 = fadd i32 %output_66, i32 %mul5_6_6" [cnn.cpp:220]   --->   Operation 621 'fadd' 'output_76' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 622 [1/2] (12.6ns)   --->   "%output_77 = fadd i32 %output_67, i32 %mul5_6_7" [cnn.cpp:220]   --->   Operation 622 'fadd' 'output_77' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 623 [1/2] (8.41ns)   --->   "%mul5_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 623 'fmul' 'mul5_6_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 624 [2/2] (12.6ns)   --->   "%output_78 = fadd i32 %output_68, i32 %mul5_6_8" [cnn.cpp:220]   --->   Operation 624 'fadd' 'output_78' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 625 [1/2] (8.41ns)   --->   "%mul5_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %read_271" [cnn.cpp:220]   --->   Operation 625 'fmul' 'mul5_6_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 626 [2/2] (12.6ns)   --->   "%output_79 = fadd i32 %output_69, i32 %mul5_6_9" [cnn.cpp:220]   --->   Operation 626 'fadd' 'output_79' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 627 [1/1] (0.00ns)   --->   "%read_272 = bitcast i32 %pool1_out4_read_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 627 'bitcast' 'read_272' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 628 [2/2] (8.41ns)   --->   "%mul5_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 628 'fmul' 'mul5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 629 [2/2] (8.41ns)   --->   "%mul5_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 629 'fmul' 'mul5_7_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 21.0>
ST_39 : Operation 630 [1/2] (12.6ns)   --->   "%output_78 = fadd i32 %output_68, i32 %mul5_6_8" [cnn.cpp:220]   --->   Operation 630 'fadd' 'output_78' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 631 [1/2] (12.6ns)   --->   "%output_79 = fadd i32 %output_69, i32 %mul5_6_9" [cnn.cpp:220]   --->   Operation 631 'fadd' 'output_79' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 632 [1/2] (8.41ns)   --->   "%mul5_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 632 'fmul' 'mul5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 633 [2/2] (12.6ns)   --->   "%output_80 = fadd i32 %output_70, i32 %mul5_7" [cnn.cpp:220]   --->   Operation 633 'fadd' 'output_80' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 634 [1/2] (8.41ns)   --->   "%mul5_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 634 'fmul' 'mul5_7_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 635 [2/2] (12.6ns)   --->   "%output_81 = fadd i32 %output_71, i32 %mul5_7_1" [cnn.cpp:220]   --->   Operation 635 'fadd' 'output_81' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 636 [2/2] (8.41ns)   --->   "%mul5_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 636 'fmul' 'mul5_7_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 637 [2/2] (8.41ns)   --->   "%mul5_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 637 'fmul' 'mul5_7_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 21.0>
ST_40 : Operation 638 [1/2] (12.6ns)   --->   "%output_80 = fadd i32 %output_70, i32 %mul5_7" [cnn.cpp:220]   --->   Operation 638 'fadd' 'output_80' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 639 [1/2] (12.6ns)   --->   "%output_81 = fadd i32 %output_71, i32 %mul5_7_1" [cnn.cpp:220]   --->   Operation 639 'fadd' 'output_81' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 640 [1/2] (8.41ns)   --->   "%mul5_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 640 'fmul' 'mul5_7_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 641 [2/2] (12.6ns)   --->   "%output_82 = fadd i32 %output_72, i32 %mul5_7_2" [cnn.cpp:220]   --->   Operation 641 'fadd' 'output_82' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 642 [1/2] (8.41ns)   --->   "%mul5_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 642 'fmul' 'mul5_7_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 643 [2/2] (12.6ns)   --->   "%output_83 = fadd i32 %output_73, i32 %mul5_7_3" [cnn.cpp:220]   --->   Operation 643 'fadd' 'output_83' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 644 [2/2] (8.41ns)   --->   "%mul5_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 644 'fmul' 'mul5_7_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 645 [2/2] (8.41ns)   --->   "%mul5_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 645 'fmul' 'mul5_7_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 21.0>
ST_41 : Operation 646 [1/2] (12.6ns)   --->   "%output_82 = fadd i32 %output_72, i32 %mul5_7_2" [cnn.cpp:220]   --->   Operation 646 'fadd' 'output_82' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 647 [1/2] (12.6ns)   --->   "%output_83 = fadd i32 %output_73, i32 %mul5_7_3" [cnn.cpp:220]   --->   Operation 647 'fadd' 'output_83' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 648 [1/2] (8.41ns)   --->   "%mul5_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 648 'fmul' 'mul5_7_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 649 [2/2] (12.6ns)   --->   "%output_84 = fadd i32 %output_74, i32 %mul5_7_4" [cnn.cpp:220]   --->   Operation 649 'fadd' 'output_84' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 650 [1/2] (8.41ns)   --->   "%mul5_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 650 'fmul' 'mul5_7_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 651 [2/2] (12.6ns)   --->   "%output_85 = fadd i32 %output_75, i32 %mul5_7_5" [cnn.cpp:220]   --->   Operation 651 'fadd' 'output_85' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 652 [2/2] (8.41ns)   --->   "%mul5_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 652 'fmul' 'mul5_7_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 653 [2/2] (8.41ns)   --->   "%mul5_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 653 'fmul' 'mul5_7_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 21.0>
ST_42 : Operation 654 [1/2] (12.6ns)   --->   "%output_84 = fadd i32 %output_74, i32 %mul5_7_4" [cnn.cpp:220]   --->   Operation 654 'fadd' 'output_84' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 655 [1/2] (12.6ns)   --->   "%output_85 = fadd i32 %output_75, i32 %mul5_7_5" [cnn.cpp:220]   --->   Operation 655 'fadd' 'output_85' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 656 [1/2] (8.41ns)   --->   "%mul5_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 656 'fmul' 'mul5_7_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 657 [2/2] (12.6ns)   --->   "%output_86 = fadd i32 %output_76, i32 %mul5_7_6" [cnn.cpp:220]   --->   Operation 657 'fadd' 'output_86' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 658 [1/2] (8.41ns)   --->   "%mul5_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 658 'fmul' 'mul5_7_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 659 [2/2] (12.6ns)   --->   "%output_87 = fadd i32 %output_77, i32 %mul5_7_7" [cnn.cpp:220]   --->   Operation 659 'fadd' 'output_87' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 660 [2/2] (8.41ns)   --->   "%mul5_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 660 'fmul' 'mul5_7_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 661 [2/2] (8.41ns)   --->   "%mul5_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 661 'fmul' 'mul5_7_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 21.0>
ST_43 : Operation 662 [1/2] (12.6ns)   --->   "%output_86 = fadd i32 %output_76, i32 %mul5_7_6" [cnn.cpp:220]   --->   Operation 662 'fadd' 'output_86' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 663 [1/2] (12.6ns)   --->   "%output_87 = fadd i32 %output_77, i32 %mul5_7_7" [cnn.cpp:220]   --->   Operation 663 'fadd' 'output_87' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 664 [1/2] (8.41ns)   --->   "%mul5_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 664 'fmul' 'mul5_7_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 665 [2/2] (12.6ns)   --->   "%output_88 = fadd i32 %output_78, i32 %mul5_7_8" [cnn.cpp:220]   --->   Operation 665 'fadd' 'output_88' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 666 [1/2] (8.41ns)   --->   "%mul5_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %read_272" [cnn.cpp:220]   --->   Operation 666 'fmul' 'mul5_7_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 667 [2/2] (12.6ns)   --->   "%output_89 = fadd i32 %output_79, i32 %mul5_7_9" [cnn.cpp:220]   --->   Operation 667 'fadd' 'output_89' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.6>
ST_44 : Operation 668 [1/1] (0.00ns)   --->   "%specpipeline_ln207 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_2" [cnn.cpp:207]   --->   Operation 668 'specpipeline' 'specpipeline_ln207' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [cnn.cpp:207]   --->   Operation 669 'specloopname' 'specloopname_ln207' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 670 [1/2] (12.6ns)   --->   "%output_88 = fadd i32 %output_78, i32 %mul5_7_8" [cnn.cpp:220]   --->   Operation 670 'fadd' 'output_88' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 671 [1/2] (12.6ns)   --->   "%output_89 = fadd i32 %output_79, i32 %mul5_7_9" [cnn.cpp:220]   --->   Operation 671 'fadd' 'output_89' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 672 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 2> <Delay = 12.6>
ST_45 : Operation 673 [2/2] (12.6ns)   --->   "%a_assign = fadd i32 %output, i32 0.0713" [cnn.cpp:227]   --->   Operation 673 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 3> <Delay = 12.6>
ST_46 : Operation 674 [1/2] (12.6ns)   --->   "%a_assign = fadd i32 %output, i32 0.0713" [cnn.cpp:227]   --->   Operation 674 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 675 [2/2] (12.6ns)   --->   "%a_assign_1 = fadd i32 %output_1, i32 0.0251" [cnn.cpp:227]   --->   Operation 675 'fadd' 'a_assign_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 4> <Delay = 13.8>
ST_47 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers/activations.h:34]   --->   Operation 676 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 677 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 677 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers/activations.h:34]   --->   Operation 678 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 679 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp, i8 255" [./headers/activations.h:34]   --->   Operation 679 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 680 [1/1] (1.05ns)   --->   "%icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers/activations.h:34]   --->   Operation 680 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [./headers/activations.h:34]   --->   Operation 681 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 682 [1/1] (11.5ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign, i32 0" [./headers/activations.h:34]   --->   Operation 682 'fcmp' 'tmp_s' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_s" [./headers/activations.h:34]   --->   Operation 683 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 684 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 684 'select' 'select_ln174' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 685 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 685 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_47 : Operation 686 [1/2] (12.6ns)   --->   "%a_assign_1 = fadd i32 %output_1, i32 0.0251" [cnn.cpp:227]   --->   Operation 686 'fadd' 'a_assign_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 687 [2/2] (12.6ns)   --->   "%a_assign_2 = fadd i32 %output_2, i32 -0.0268" [cnn.cpp:227]   --->   Operation 687 'fadd' 'a_assign_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 688 [2/2] (12.6ns)   --->   "%a_assign_3 = fadd i32 %output_3, i32 0.0084" [cnn.cpp:227]   --->   Operation 688 'fadd' 'a_assign_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 5> <Delay = 13.8>
ST_48 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %a_assign_1" [./headers/activations.h:34]   --->   Operation 689 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_965 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_1, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 690 'partselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1" [./headers/activations.h:34]   --->   Operation 691 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 692 [1/1] (0.84ns)   --->   "%icmp_ln34_2 = icmp_ne  i8 %tmp_965, i8 255" [./headers/activations.h:34]   --->   Operation 692 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 693 [1/1] (1.05ns)   --->   "%icmp_ln34_3 = icmp_eq  i23 %trunc_ln34_1, i23 0" [./headers/activations.h:34]   --->   Operation 693 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, i1 %icmp_ln34_2" [./headers/activations.h:34]   --->   Operation 694 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 695 [1/1] (11.5ns)   --->   "%tmp_966 = fcmp_ogt  i32 %a_assign_1, i32 0" [./headers/activations.h:34]   --->   Operation 695 'fcmp' 'tmp_966' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, i1 %tmp_966" [./headers/activations.h:34]   --->   Operation 696 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 697 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_1 = select i1 %and_ln34_1, i32 %bitcast_ln34_1, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 697 'select' 'select_ln174_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 698 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 698 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_48 : Operation 699 [1/2] (12.6ns)   --->   "%a_assign_2 = fadd i32 %output_2, i32 -0.0268" [cnn.cpp:227]   --->   Operation 699 'fadd' 'a_assign_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 700 [1/2] (12.6ns)   --->   "%a_assign_3 = fadd i32 %output_3, i32 0.0084" [cnn.cpp:227]   --->   Operation 700 'fadd' 'a_assign_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 701 [2/2] (12.6ns)   --->   "%a_assign_4 = fadd i32 %output_4, i32 0.1894" [cnn.cpp:227]   --->   Operation 701 'fadd' 'a_assign_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 702 [2/2] (12.6ns)   --->   "%a_assign_5 = fadd i32 %output_5, i32 -0.043" [cnn.cpp:227]   --->   Operation 702 'fadd' 'a_assign_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 6> <Delay = 13.8>
ST_49 : Operation 703 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %a_assign_2" [./headers/activations.h:34]   --->   Operation 703 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_967 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_2, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 704 'partselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2" [./headers/activations.h:34]   --->   Operation 705 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 706 [1/1] (0.84ns)   --->   "%icmp_ln34_4 = icmp_ne  i8 %tmp_967, i8 255" [./headers/activations.h:34]   --->   Operation 706 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 707 [1/1] (1.05ns)   --->   "%icmp_ln34_5 = icmp_eq  i23 %trunc_ln34_2, i23 0" [./headers/activations.h:34]   --->   Operation 707 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, i1 %icmp_ln34_4" [./headers/activations.h:34]   --->   Operation 708 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 709 [1/1] (11.5ns)   --->   "%tmp_968 = fcmp_ogt  i32 %a_assign_2, i32 0" [./headers/activations.h:34]   --->   Operation 709 'fcmp' 'tmp_968' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, i1 %tmp_968" [./headers/activations.h:34]   --->   Operation 710 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 711 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_2 = select i1 %and_ln34_2, i32 %bitcast_ln34_2, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 711 'select' 'select_ln174_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 712 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 712 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_49 : Operation 713 [1/2] (12.6ns)   --->   "%a_assign_4 = fadd i32 %output_4, i32 0.1894" [cnn.cpp:227]   --->   Operation 713 'fadd' 'a_assign_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 714 [1/2] (12.6ns)   --->   "%a_assign_5 = fadd i32 %output_5, i32 -0.043" [cnn.cpp:227]   --->   Operation 714 'fadd' 'a_assign_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 715 [2/2] (12.6ns)   --->   "%a_assign_6 = fadd i32 %output_6, i32 -0.0014" [cnn.cpp:227]   --->   Operation 715 'fadd' 'a_assign_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 716 [2/2] (12.6ns)   --->   "%a_assign_7 = fadd i32 %output_7, i32 -0.0038" [cnn.cpp:227]   --->   Operation 716 'fadd' 'a_assign_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 7> <Delay = 13.8>
ST_50 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast i32 %a_assign_3" [./headers/activations.h:34]   --->   Operation 717 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_969 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_3, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 718 'partselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3" [./headers/activations.h:34]   --->   Operation 719 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 720 [1/1] (0.84ns)   --->   "%icmp_ln34_6 = icmp_ne  i8 %tmp_969, i8 255" [./headers/activations.h:34]   --->   Operation 720 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 721 [1/1] (1.05ns)   --->   "%icmp_ln34_7 = icmp_eq  i23 %trunc_ln34_3, i23 0" [./headers/activations.h:34]   --->   Operation 721 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, i1 %icmp_ln34_6" [./headers/activations.h:34]   --->   Operation 722 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 723 [1/1] (11.5ns)   --->   "%tmp_970 = fcmp_ogt  i32 %a_assign_3, i32 0" [./headers/activations.h:34]   --->   Operation 723 'fcmp' 'tmp_970' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, i1 %tmp_970" [./headers/activations.h:34]   --->   Operation 724 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 725 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_3 = select i1 %and_ln34_3, i32 %bitcast_ln34_3, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 725 'select' 'select_ln174_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 726 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 726 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_50 : Operation 727 [1/2] (12.6ns)   --->   "%a_assign_6 = fadd i32 %output_6, i32 -0.0014" [cnn.cpp:227]   --->   Operation 727 'fadd' 'a_assign_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 728 [1/2] (12.6ns)   --->   "%a_assign_7 = fadd i32 %output_7, i32 -0.0038" [cnn.cpp:227]   --->   Operation 728 'fadd' 'a_assign_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 729 [2/2] (12.6ns)   --->   "%a_assign_8 = fadd i32 %output_8, i32 -0.0266" [cnn.cpp:227]   --->   Operation 729 'fadd' 'a_assign_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 730 [2/2] (12.6ns)   --->   "%a_assign_9 = fadd i32 %output_9, i32 -0.0245" [cnn.cpp:227]   --->   Operation 730 'fadd' 'a_assign_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 8> <Delay = 13.8>
ST_51 : Operation 731 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast i32 %a_assign_4" [./headers/activations.h:34]   --->   Operation 731 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_971 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_4, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 732 'partselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4" [./headers/activations.h:34]   --->   Operation 733 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 734 [1/1] (0.84ns)   --->   "%icmp_ln34_8 = icmp_ne  i8 %tmp_971, i8 255" [./headers/activations.h:34]   --->   Operation 734 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 735 [1/1] (1.05ns)   --->   "%icmp_ln34_9 = icmp_eq  i23 %trunc_ln34_4, i23 0" [./headers/activations.h:34]   --->   Operation 735 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, i1 %icmp_ln34_8" [./headers/activations.h:34]   --->   Operation 736 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 737 [1/1] (11.5ns)   --->   "%tmp_972 = fcmp_ogt  i32 %a_assign_4, i32 0" [./headers/activations.h:34]   --->   Operation 737 'fcmp' 'tmp_972' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, i1 %tmp_972" [./headers/activations.h:34]   --->   Operation 738 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 739 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_4 = select i1 %and_ln34_4, i32 %bitcast_ln34_4, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 739 'select' 'select_ln174_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 740 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 740 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_51 : Operation 741 [1/2] (12.6ns)   --->   "%a_assign_8 = fadd i32 %output_8, i32 -0.0266" [cnn.cpp:227]   --->   Operation 741 'fadd' 'a_assign_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 742 [1/2] (12.6ns)   --->   "%a_assign_9 = fadd i32 %output_9, i32 -0.0245" [cnn.cpp:227]   --->   Operation 742 'fadd' 'a_assign_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 9> <Delay = 13.8>
ST_52 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast i32 %a_assign_5" [./headers/activations.h:34]   --->   Operation 743 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_973 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_5, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 744 'partselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5" [./headers/activations.h:34]   --->   Operation 745 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 746 [1/1] (0.84ns)   --->   "%icmp_ln34_10 = icmp_ne  i8 %tmp_973, i8 255" [./headers/activations.h:34]   --->   Operation 746 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 747 [1/1] (1.05ns)   --->   "%icmp_ln34_11 = icmp_eq  i23 %trunc_ln34_5, i23 0" [./headers/activations.h:34]   --->   Operation 747 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, i1 %icmp_ln34_10" [./headers/activations.h:34]   --->   Operation 748 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 749 [1/1] (11.5ns)   --->   "%tmp_974 = fcmp_ogt  i32 %a_assign_5, i32 0" [./headers/activations.h:34]   --->   Operation 749 'fcmp' 'tmp_974' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, i1 %tmp_974" [./headers/activations.h:34]   --->   Operation 750 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 751 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_5 = select i1 %and_ln34_5, i32 %bitcast_ln34_5, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 751 'select' 'select_ln174_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 752 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 752 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 53 <SV = 10> <Delay = 13.8>
ST_53 : Operation 753 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast i32 %a_assign_6" [./headers/activations.h:34]   --->   Operation 753 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_975 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_6, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 754 'partselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6" [./headers/activations.h:34]   --->   Operation 755 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 756 [1/1] (0.84ns)   --->   "%icmp_ln34_12 = icmp_ne  i8 %tmp_975, i8 255" [./headers/activations.h:34]   --->   Operation 756 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 757 [1/1] (1.05ns)   --->   "%icmp_ln34_13 = icmp_eq  i23 %trunc_ln34_6, i23 0" [./headers/activations.h:34]   --->   Operation 757 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, i1 %icmp_ln34_12" [./headers/activations.h:34]   --->   Operation 758 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 759 [1/1] (11.5ns)   --->   "%tmp_976 = fcmp_ogt  i32 %a_assign_6, i32 0" [./headers/activations.h:34]   --->   Operation 759 'fcmp' 'tmp_976' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, i1 %tmp_976" [./headers/activations.h:34]   --->   Operation 760 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 761 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_6 = select i1 %and_ln34_6, i32 %bitcast_ln34_6, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 761 'select' 'select_ln174_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 762 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 762 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 54 <SV = 11> <Delay = 13.8>
ST_54 : Operation 763 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast i32 %a_assign_7" [./headers/activations.h:34]   --->   Operation 763 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_977 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_7, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 764 'partselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7" [./headers/activations.h:34]   --->   Operation 765 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 766 [1/1] (0.84ns)   --->   "%icmp_ln34_14 = icmp_ne  i8 %tmp_977, i8 255" [./headers/activations.h:34]   --->   Operation 766 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 767 [1/1] (1.05ns)   --->   "%icmp_ln34_15 = icmp_eq  i23 %trunc_ln34_7, i23 0" [./headers/activations.h:34]   --->   Operation 767 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, i1 %icmp_ln34_14" [./headers/activations.h:34]   --->   Operation 768 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 769 [1/1] (11.5ns)   --->   "%tmp_978 = fcmp_ogt  i32 %a_assign_7, i32 0" [./headers/activations.h:34]   --->   Operation 769 'fcmp' 'tmp_978' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, i1 %tmp_978" [./headers/activations.h:34]   --->   Operation 770 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 771 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_7 = select i1 %and_ln34_7, i32 %bitcast_ln34_7, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 771 'select' 'select_ln174_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 772 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 772 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 55 <SV = 12> <Delay = 13.8>
ST_55 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast i32 %a_assign_8" [./headers/activations.h:34]   --->   Operation 773 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_979 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_8, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 774 'partselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8" [./headers/activations.h:34]   --->   Operation 775 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 776 [1/1] (0.84ns)   --->   "%icmp_ln34_16 = icmp_ne  i8 %tmp_979, i8 255" [./headers/activations.h:34]   --->   Operation 776 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 777 [1/1] (1.05ns)   --->   "%icmp_ln34_17 = icmp_eq  i23 %trunc_ln34_8, i23 0" [./headers/activations.h:34]   --->   Operation 777 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, i1 %icmp_ln34_16" [./headers/activations.h:34]   --->   Operation 778 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 779 [1/1] (11.5ns)   --->   "%tmp_980 = fcmp_ogt  i32 %a_assign_8, i32 0" [./headers/activations.h:34]   --->   Operation 779 'fcmp' 'tmp_980' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, i1 %tmp_980" [./headers/activations.h:34]   --->   Operation 780 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 781 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_8 = select i1 %and_ln34_8, i32 %bitcast_ln34_8, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 781 'select' 'select_ln174_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 782 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_8" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 782 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 56 <SV = 13> <Delay = 13.8>
ST_56 : Operation 783 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast i32 %a_assign_9" [./headers/activations.h:34]   --->   Operation 783 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_9, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 784 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9" [./headers/activations.h:34]   --->   Operation 785 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 786 [1/1] (0.84ns)   --->   "%icmp_ln34_18 = icmp_ne  i8 %tmp_981, i8 255" [./headers/activations.h:34]   --->   Operation 786 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 787 [1/1] (1.05ns)   --->   "%icmp_ln34_19 = icmp_eq  i23 %trunc_ln34_9, i23 0" [./headers/activations.h:34]   --->   Operation 787 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, i1 %icmp_ln34_18" [./headers/activations.h:34]   --->   Operation 788 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 789 [1/1] (11.5ns)   --->   "%tmp_982 = fcmp_ogt  i32 %a_assign_9, i32 0" [./headers/activations.h:34]   --->   Operation 789 'fcmp' 'tmp_982' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, i1 %tmp_982" [./headers/activations.h:34]   --->   Operation 790 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 791 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_9 = select i1 %and_ln34_9, i32 %bitcast_ln34_9, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 791 'select' 'select_ln174_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 792 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc1_out5, i32 %select_ln174_9" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 792 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_56 : Operation 793 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [cnn.cpp:229]   --->   Operation 793 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', cnn.cpp:213) with incoming values : ('add_ln213', cnn.cpp:213) [27]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j', cnn.cpp:213) with incoming values : ('add_ln213', cnn.cpp:213) [27]  (0 ns)
	'getelementptr' operation ('fc_layer1_weights_0_addr', cnn.cpp:220) [51]  (0 ns)
	'load' operation ('fc_layer1_weights_0_load', cnn.cpp:220) on array 'fc_layer1_weights_0' [52]  (1.24 ns)

 <State 3>: 10.3ns
The critical path consists of the following:
	fifo read on port 'pool1_out4' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [49]  (1.84 ns)
	'fmul' operation ('mul5', cnn.cpp:220) [53]  (8.42 ns)

 <State 4>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5', cnn.cpp:220) [53]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [54]  (12.7 ns)

 <State 5>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_10', cnn.cpp:220) [61]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [62]  (12.7 ns)

 <State 6>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_12', cnn.cpp:220) [69]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [70]  (12.7 ns)

 <State 7>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_14', cnn.cpp:220) [77]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [78]  (12.7 ns)

 <State 8>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_8', cnn.cpp:220) [85]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [86]  (12.7 ns)

 <State 9>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_1', cnn.cpp:220) [97]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [98]  (12.7 ns)

 <State 10>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_1_2', cnn.cpp:220) [105]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [106]  (12.7 ns)

 <State 11>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_1_4', cnn.cpp:220) [113]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [114]  (12.7 ns)

 <State 12>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_1_6', cnn.cpp:220) [121]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [122]  (12.7 ns)

 <State 13>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_1_8', cnn.cpp:220) [129]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [130]  (12.7 ns)

 <State 14>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_2', cnn.cpp:220) [141]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [142]  (12.7 ns)

 <State 15>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_2_2', cnn.cpp:220) [149]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [150]  (12.7 ns)

 <State 16>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_2_4', cnn.cpp:220) [157]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [158]  (12.7 ns)

 <State 17>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_2_6', cnn.cpp:220) [165]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [166]  (12.7 ns)

 <State 18>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_2_8', cnn.cpp:220) [173]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [174]  (12.7 ns)

 <State 19>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_3', cnn.cpp:220) [185]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [186]  (12.7 ns)

 <State 20>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_3_2', cnn.cpp:220) [193]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [194]  (12.7 ns)

 <State 21>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_3_4', cnn.cpp:220) [201]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [202]  (12.7 ns)

 <State 22>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_3_6', cnn.cpp:220) [209]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [210]  (12.7 ns)

 <State 23>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_3_8', cnn.cpp:220) [217]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [218]  (12.7 ns)

 <State 24>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_4', cnn.cpp:220) [230]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [231]  (12.7 ns)

 <State 25>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_4_2', cnn.cpp:220) [238]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [239]  (12.7 ns)

 <State 26>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_4_4', cnn.cpp:220) [246]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [247]  (12.7 ns)

 <State 27>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_4_6', cnn.cpp:220) [254]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [255]  (12.7 ns)

 <State 28>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_4_8', cnn.cpp:220) [262]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [263]  (12.7 ns)

 <State 29>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_5', cnn.cpp:220) [274]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [275]  (12.7 ns)

 <State 30>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_5_2', cnn.cpp:220) [282]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [283]  (12.7 ns)

 <State 31>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_5_4', cnn.cpp:220) [290]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [291]  (12.7 ns)

 <State 32>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_5_6', cnn.cpp:220) [298]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [299]  (12.7 ns)

 <State 33>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_5_8', cnn.cpp:220) [306]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [307]  (12.7 ns)

 <State 34>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_6', cnn.cpp:220) [318]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [319]  (12.7 ns)

 <State 35>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_6_2', cnn.cpp:220) [326]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [327]  (12.7 ns)

 <State 36>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_6_4', cnn.cpp:220) [334]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [335]  (12.7 ns)

 <State 37>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_6_6', cnn.cpp:220) [342]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [343]  (12.7 ns)

 <State 38>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_6_8', cnn.cpp:220) [350]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [351]  (12.7 ns)

 <State 39>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_7', cnn.cpp:220) [362]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [363]  (12.7 ns)

 <State 40>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_7_2', cnn.cpp:220) [370]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [371]  (12.7 ns)

 <State 41>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_7_4', cnn.cpp:220) [378]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [379]  (12.7 ns)

 <State 42>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_7_6', cnn.cpp:220) [386]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [387]  (12.7 ns)

 <State 43>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul5_7_8', cnn.cpp:220) [394]  (8.42 ns)
	'fadd' operation ('output', cnn.cpp:220) [395]  (12.7 ns)

 <State 44>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('output', cnn.cpp:220) [395]  (12.7 ns)

 <State 45>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', cnn.cpp:227) [402]  (12.7 ns)

 <State 46>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', cnn.cpp:227) [402]  (12.7 ns)

 <State 47>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ./headers/activations.h:34) [409]  (11.6 ns)
	'and' operation ('and_ln34', ./headers/activations.h:34) [410]  (0 ns)
	'select' operation ('select_ln174', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [411]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [412]  (1.84 ns)

 <State 48>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_966', ./headers/activations.h:34) [420]  (11.6 ns)
	'and' operation ('and_ln34_1', ./headers/activations.h:34) [421]  (0 ns)
	'select' operation ('select_ln174_1', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [422]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [423]  (1.84 ns)

 <State 49>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_968', ./headers/activations.h:34) [431]  (11.6 ns)
	'and' operation ('and_ln34_2', ./headers/activations.h:34) [432]  (0 ns)
	'select' operation ('select_ln174_2', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [433]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [434]  (1.84 ns)

 <State 50>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_970', ./headers/activations.h:34) [442]  (11.6 ns)
	'and' operation ('and_ln34_3', ./headers/activations.h:34) [443]  (0 ns)
	'select' operation ('select_ln174_3', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [444]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [445]  (1.84 ns)

 <State 51>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_972', ./headers/activations.h:34) [453]  (11.6 ns)
	'and' operation ('and_ln34_4', ./headers/activations.h:34) [454]  (0 ns)
	'select' operation ('select_ln174_4', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [455]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [456]  (1.84 ns)

 <State 52>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_974', ./headers/activations.h:34) [464]  (11.6 ns)
	'and' operation ('and_ln34_5', ./headers/activations.h:34) [465]  (0 ns)
	'select' operation ('select_ln174_5', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [466]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [467]  (1.84 ns)

 <State 53>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_976', ./headers/activations.h:34) [475]  (11.6 ns)
	'and' operation ('and_ln34_6', ./headers/activations.h:34) [476]  (0 ns)
	'select' operation ('select_ln174_6', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [477]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [478]  (1.84 ns)

 <State 54>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_978', ./headers/activations.h:34) [486]  (11.6 ns)
	'and' operation ('and_ln34_7', ./headers/activations.h:34) [487]  (0 ns)
	'select' operation ('select_ln174_7', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [488]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [489]  (1.84 ns)

 <State 55>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_980', ./headers/activations.h:34) [497]  (11.6 ns)
	'and' operation ('and_ln34_8', ./headers/activations.h:34) [498]  (0 ns)
	'select' operation ('select_ln174_8', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [499]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [500]  (1.84 ns)

 <State 56>: 13.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_982', ./headers/activations.h:34) [508]  (11.6 ns)
	'and' operation ('and_ln34_9', ./headers/activations.h:34) [509]  (0 ns)
	'select' operation ('select_ln174_9', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [510]  (0.449 ns)
	fifo write on port 'fc1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [511]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
