// Seed: 149672550
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire [-1 : 1 'b0] \id_3 ;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd27,
    parameter id_4 = 32'd50
) (
    input supply1 id_0,
    output logic id_1,
    input wand _id_2
);
  initial begin : LABEL_0
    if (1) id_1 <= id_0 < 1;
    else begin : LABEL_1
      if (1) id_1 <= id_0;
      else begin : LABEL_2
        id_1 <= id_2 < id_0 ? id_0 : -1;
      end
    end
  end
  logic _id_4 = -1;
  wire [id_2 : id_4  |  id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
