// Seed: 3750554553
module module_0 ();
  generate
    assign id_1[""] = id_1;
    assign id_1[1]  = id_1;
  endgenerate
  assign id_1 = id_1;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1 == id_6;
  id_8 :
  assert property (@(posedge id_4) 1'b0)
  else $display(1);
  module_0 modCall_1 ();
endmodule
