#ifndef __AW_PID_2071_REG_H__
#define __AW_PID_2071_REG_H__

#define AW_PID_2071_ACF_FILE		"aw882xx_pid_2071_acf.bin"
#define AW_PID_2071_MONITOR_FILE	"aw882xx_pid_2071_monitor.bin"

/* registers list */
#define AW_PID_2071_ID_REG				(0x00)
#define AW_PID_2071_SYSST_REG			(0x01)
#define AW_PID_2071_SYSINT_REG			(0x02)
#define AW_PID_2071_SYSINTM_REG			(0x03)
#define AW_PID_2071_SYSCTRL_REG			(0x04)
#define AW_PID_2071_SYSCTRL2_REG		(0x05)
#define AW_PID_2071_I2SCTRL_REG			(0x06)
#define AW_PID_2071_I2SCFG1_REG			(0x07)
#define AW_PID_2071_I2SCFG2_REG			(0x08)
#define AW_PID_2071_HAGCCFG1_REG		(0x09)
#define AW_PID_2071_HAGCCFG2_REG		(0x0A)
#define AW_PID_2071_HAGCCFG3_REG		(0x0B)
#define AW_PID_2071_HAGCCFG4_REG		(0x0C)
#define AW_PID_2071_HAGCCFG5_REG		(0x0D)
#define AW_PID_2071_HAGCCFG6_REG		(0x0E)
#define AW_PID_2071_HAGCCFG7_REG		(0x0F)
#define AW_PID_2071_HAGCST_REG			(0x10)
#define AW_PID_2071_PRODID_REG			(0x11)
#define AW_PID_2071_VBAT_REG			(0x12)
#define AW_PID_2071_TEMP_REG			(0x13)
#define AW_PID_2071_PVDD_REG			(0x14)
#define AW_PID_2071_HAGCCFG8_REG		(0x15)
#define AW_PID_2071_DBGCTRL_REG			(0x20)
#define AW_PID_2071_I2SINT_REG			(0x21)
#define AW_PID_2071_I2SCAPCNT_REG		(0x22)
#define AW_PID_2071_ANASTA1_REG			(0x23)
#define AW_PID_2071_ANASTA2_REG			(0x24)
#define AW_PID_2071_ANASTA3_REG			(0x25)
#define AW_PID_2071_ANASTA4_REG			(0x26)
#define AW_PID_2071_DSMCFG8_REG			(0x37)
#define AW_PID_2071_TESTIN_REG			(0x38)
#define AW_PID_2071_TESTOUT_REG			(0x39)
#define AW_PID_2071_SADCCTRL2_REG		(0x3A)
#define AW_PID_2071_SADCCTRL3_REG		(0x3B)
#define AW_PID_2071_SADCCTRL4_REG		(0x3C)
#define AW_PID_2071_VSNCTRL1_REG		(0x50)
#define AW_PID_2071_ISNCTRL1_REG		(0x52)
#define AW_PID_2071_ISNCTRL2_REG		(0x53)
#define AW_PID_2071_VTMCTRL1_REG		(0x54)
#define AW_PID_2071_VTMCTRL2_REG		(0x55)
#define AW_PID_2071_VTMCTRL3_REG		(0x56)
#define AW_PID_2071_ISNDAT_REG			(0x57)
#define AW_PID_2071_VSNDAT_REG			(0x58)
#define AW_PID_2071_PWMCTRL_REG			(0x59)
#define AW_PID_2071_PWMCTRL2_REG		(0x5A)
#define AW_PID_2071_PWMCTRL3_REG		(0x5B)
#define AW_PID_2071_VCALDAT_REG			(0x5C)
#define AW_PID_2071_BSTCTRL1_REG		(0x60)
#define AW_PID_2071_BSTCTRL2_REG		(0x61)
#define AW_PID_2071_BSTCTRL3_REG		(0x62)
#define AW_PID_2071_BSTDBG1_REG			(0x63)
#define AW_PID_2071_BSTDBG2_REG			(0x64)
#define AW_PID_2071_BSTDBG3_REG			(0x65)
#define AW_PID_2071_PLLCTRL1_REG		(0x66)
#define AW_PID_2071_PLLCTRL2_REG		(0x67)
#define AW_PID_2071_PLLCTRL3_REG		(0x68)
#define AW_PID_2071_CDACTRL1_REG		(0x69)
#define AW_PID_2071_CDACTRL2_REG		(0x6A)
#define AW_PID_2071_SADCCTRL_REG		(0x6B)
#define AW_PID_2071_BSTCTRL8_REG		(0x6C)
#define AW_PID_2071_DITHERCFG1_REG		(0x6D)
#define AW_PID_2071_TESTCTRL1_REG		(0x70)
#define AW_PID_2071_TESTCTRL2_REG		(0x71)
#define AW_PID_2071_EFCTRL1_REG			(0x72)
#define AW_PID_2071_EFCTRL2_REG			(0x73)
#define AW_PID_2071_EFWH_REG			(0x74)
#define AW_PID_2071_EFWM2_REG			(0x75)
#define AW_PID_2071_EFWM1_REG			(0x76)
#define AW_PID_2071_EFWL_REG			(0x77)
#define AW_PID_2071_EFRH_REG			(0x78)
#define AW_PID_2071_EFRM2_REG			(0x79)
#define AW_PID_2071_EFRM1_REG			(0x7A)
#define AW_PID_2071_EFRL_REG			(0x7B)
#define AW_PID_2071_TESTDET_REG			(0x7C)
#define AW_PID_2071_TM_REG				(0x7D)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2071_REG_MAX				(0x7E)

#define AW_PID_2071_REG_NONE_ACCESS			(0)
#define AW_PID_2071_REG_RD_ACCESS			(1 << 0)
#define AW_PID_2071_REG_WR_ACCESS			(1 << 1)

const unsigned char aw_pid_2071_reg_access[AW_PID_2071_REG_MAX] = {
	[AW_PID_2071_ID_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSST_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSINT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSINTM_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SYSCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SYSCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCFG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG4_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG5_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG6_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG7_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCST_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PRODID_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_VBAT_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TEMP_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PVDD_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_HAGCCFG8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_DBGCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SINT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_I2SCAPCNT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA1_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA2_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA3_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA4_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_DSMCFG8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTIN_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTOUT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SADCCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL4_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VSNCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_VSNDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PWMCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PWMCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PWMCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VCALDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_BSTCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_CDACTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_CDACTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_DITHERCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWH_REG]		= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWM2_REG]		= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWM1_REG]		= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWL_REG]		= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFRH_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRM2_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRM1_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRL_REG]		= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TESTDET_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TM_REG]		= (AW_PID_2071_REG_NONE_ACCESS),
};

/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2071_IDCODE_START_BIT	(0)
#define AW_PID_2071_IDCODE_BITS_LEN		(16)
#define AW_PID_2071_IDCODE_MASK			\
	(~(((1<<AW_PID_2071_IDCODE_BITS_LEN)-1) << AW_PID_2071_IDCODE_START_BIT))

#define AW_PID_2071_IDCODE_DEFAULT_VALUE	(0x2071)
#define AW_PID_2071_IDCODE_DEFAULT		\
	(AW_PID_2071_IDCODE_DEFAULT_VALUE << AW_PID_2071_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2071_ID_DEFAULT		(0x2071) */

/* SYSST (0x01) detail */
/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2071_OVP2S_START_BIT		(15)
#define AW_PID_2071_OVP2S_BITS_LEN		(1)
#define AW_PID_2071_OVP2S_MASK			\
	(~(((1<<AW_PID_2071_OVP2S_BITS_LEN)-1) << AW_PID_2071_OVP2S_START_BIT))

#define AW_PID_2071_OVP2S_NORMAL		(0)
#define AW_PID_2071_OVP2S_NORMAL_VALUE	\
	(AW_PID_2071_OVP2S_NORMAL << AW_PID_2071_OVP2S_START_BIT)

#define AW_PID_2071_OVP2S_OVP			(1)
#define AW_PID_2071_OVP2S_OVP_VALUE		\
	(AW_PID_2071_OVP2S_OVP << AW_PID_2071_OVP2S_START_BIT)

#define AW_PID_2071_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP2S_DEFAULT		\
	(AW_PID_2071_OVP2S_DEFAULT_VALUE << AW_PID_2071_OVP2S_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2071_UVLS_START_BIT		(14)
#define AW_PID_2071_UVLS_BITS_LEN		(1)
#define AW_PID_2071_UVLS_MASK			\
	(~(((1<<AW_PID_2071_UVLS_BITS_LEN)-1) << AW_PID_2071_UVLS_START_BIT))

#define AW_PID_2071_UVLS_VDD_ABOVE_2P8V	(0)
#define AW_PID_2071_UVLS_VDD_ABOVE_2P8V_VALUE	\
	(AW_PID_2071_UVLS_VDD_ABOVE_2P8V << AW_PID_2071_UVLS_START_BIT)

#define AW_PID_2071_UVLS_VDD_BELOW_2P8V	(1)
#define AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE	\
	(AW_PID_2071_UVLS_VDD_BELOW_2P8V << AW_PID_2071_UVLS_START_BIT)

#define AW_PID_2071_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_UVLS_DEFAULT		\
	(AW_PID_2071_UVLS_DEFAULT_VALUE << AW_PID_2071_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2071_ADPS_START_BIT		(13)
#define AW_PID_2071_ADPS_BITS_LEN		(1)
#define AW_PID_2071_ADPS_MASK			\
	(~(((1<<AW_PID_2071_ADPS_BITS_LEN)-1) << AW_PID_2071_ADPS_START_BIT))

#define AW_PID_2071_ADPS_TRANSPARENT	(0)
#define AW_PID_2071_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2071_ADPS_TRANSPARENT << AW_PID_2071_ADPS_START_BIT)

#define AW_PID_2071_ADPS_BOOST			(1)
#define AW_PID_2071_ADPS_BOOST_VALUE	\
	(AW_PID_2071_ADPS_BOOST << AW_PID_2071_ADPS_START_BIT)

#define AW_PID_2071_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADPS_DEFAULT		\
	(AW_PID_2071_ADPS_DEFAULT_VALUE << AW_PID_2071_ADPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2071_BSTOCS_START_BIT	(11)
#define AW_PID_2071_BSTOCS_BITS_LEN		(1)
#define AW_PID_2071_BSTOCS_MASK			\
	(~(((1<<AW_PID_2071_BSTOCS_BITS_LEN)-1) << AW_PID_2071_BSTOCS_START_BIT))

#define AW_PID_2071_BSTOCS_NORMAL		(0)
#define AW_PID_2071_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2071_BSTOCS_NORMAL << AW_PID_2071_BSTOCS_START_BIT)

#define AW_PID_2071_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2071_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2071_BSTOCS_OVER_CURRENT << AW_PID_2071_BSTOCS_START_BIT)

#define AW_PID_2071_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTOCS_DEFAULT		\
	(AW_PID_2071_BSTOCS_DEFAULT_VALUE << AW_PID_2071_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2071_OVPS_START_BIT		(10)
#define AW_PID_2071_OVPS_BITS_LEN		(1)
#define AW_PID_2071_OVPS_MASK			\
	(~(((1<<AW_PID_2071_OVPS_BITS_LEN)-1) << AW_PID_2071_OVPS_START_BIT))

#define AW_PID_2071_OVPS_NORMAL			(0)
#define AW_PID_2071_OVPS_NORMAL_VALUE	\
	(AW_PID_2071_OVPS_NORMAL << AW_PID_2071_OVPS_START_BIT)

#define AW_PID_2071_OVPS_OVP			(1)
#define AW_PID_2071_OVPS_OVP_VALUE		\
	(AW_PID_2071_OVPS_OVP << AW_PID_2071_OVPS_START_BIT)

#define AW_PID_2071_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVPS_DEFAULT		\
	(AW_PID_2071_OVPS_DEFAULT_VALUE << AW_PID_2071_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2071_BSTS_START_BIT		(9)
#define AW_PID_2071_BSTS_BITS_LEN		(1)
#define AW_PID_2071_BSTS_MASK			\
	(~(((1<<AW_PID_2071_BSTS_BITS_LEN)-1) << AW_PID_2071_BSTS_START_BIT))

#define AW_PID_2071_BSTS_NOT_FINISHED	(0)
#define AW_PID_2071_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2071_BSTS_NOT_FINISHED << AW_PID_2071_BSTS_START_BIT)

#define AW_PID_2071_BSTS_FINISHED		(1)
#define AW_PID_2071_BSTS_FINISHED_VALUE	\
	(AW_PID_2071_BSTS_FINISHED << AW_PID_2071_BSTS_START_BIT)

#define AW_PID_2071_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTS_DEFAULT		\
	(AW_PID_2071_BSTS_DEFAULT_VALUE << AW_PID_2071_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2071_SWS_START_BIT		(8)
#define AW_PID_2071_SWS_BITS_LEN		(1)
#define AW_PID_2071_SWS_MASK			\
	(~(((1<<AW_PID_2071_SWS_BITS_LEN)-1) << AW_PID_2071_SWS_START_BIT))

#define AW_PID_2071_SWS_NOT_SWITCHING	(0)
#define AW_PID_2071_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2071_SWS_NOT_SWITCHING << AW_PID_2071_SWS_START_BIT)

#define AW_PID_2071_SWS_SWITCHING		(1)
#define AW_PID_2071_SWS_SWITCHING_VALUE	\
	(AW_PID_2071_SWS_SWITCHING << AW_PID_2071_SWS_START_BIT)

#define AW_PID_2071_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2071_SWS_DEFAULT			\
	(AW_PID_2071_SWS_DEFAULT_VALUE << AW_PID_2071_SWS_START_BIT)

/* CLIPS bit 7 (SYSST 0x01) */
#define AW_PID_2071_CLIPS_START_BIT		(7)
#define AW_PID_2071_CLIPS_BITS_LEN		(1)
#define AW_PID_2071_CLIPS_MASK			\
	(~(((1<<AW_PID_2071_CLIPS_BITS_LEN)-1) << AW_PID_2071_CLIPS_START_BIT))

#define AW_PID_2071_CLIPS_NOT_CLIPPING	(0)
#define AW_PID_2071_CLIPS_NOT_CLIPPING_VALUE	\
	(AW_PID_2071_CLIPS_NOT_CLIPPING << AW_PID_2071_CLIPS_START_BIT)

#define AW_PID_2071_CLIPS_CLIPPING		(1)
#define AW_PID_2071_CLIPS_CLIPPING_VALUE	\
	(AW_PID_2071_CLIPS_CLIPPING << AW_PID_2071_CLIPS_START_BIT)

#define AW_PID_2071_CLIPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLIPS_DEFAULT		\
	(AW_PID_2071_CLIPS_DEFAULT_VALUE << AW_PID_2071_CLIPS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2071_NOCLKS_START_BIT	(5)
#define AW_PID_2071_NOCLKS_BITS_LEN		(1)
#define AW_PID_2071_NOCLKS_MASK			\
	(~(((1<<AW_PID_2071_NOCLKS_BITS_LEN)-1) << AW_PID_2071_NOCLKS_START_BIT))

#define AW_PID_2071_NOCLKS_CLOCK_OK		(0)
#define AW_PID_2071_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2071_NOCLKS_CLOCK_OK << AW_PID_2071_NOCLKS_START_BIT)

#define AW_PID_2071_NOCLKS_NO_CLOCK		(1)
#define AW_PID_2071_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2071_NOCLKS_NO_CLOCK << AW_PID_2071_NOCLKS_START_BIT)

#define AW_PID_2071_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2071_NOCLKS_DEFAULT		\
	(AW_PID_2071_NOCLKS_DEFAULT_VALUE << AW_PID_2071_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2071_CLKS_START_BIT		(4)
#define AW_PID_2071_CLKS_BITS_LEN		(1)
#define AW_PID_2071_CLKS_MASK			\
	(~(((1<<AW_PID_2071_CLKS_BITS_LEN)-1) << AW_PID_2071_CLKS_START_BIT))

#define AW_PID_2071_CLKS_NOT_STABLE		(0)
#define AW_PID_2071_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2071_CLKS_NOT_STABLE << AW_PID_2071_CLKS_START_BIT)

#define AW_PID_2071_CLKS_STABLE			(1)
#define AW_PID_2071_CLKS_STABLE_VALUE	\
	(AW_PID_2071_CLKS_STABLE << AW_PID_2071_CLKS_START_BIT)

#define AW_PID_2071_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLKS_DEFAULT		\
	(AW_PID_2071_CLKS_DEFAULT_VALUE << AW_PID_2071_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2071_OCDS_START_BIT		(3)
#define AW_PID_2071_OCDS_BITS_LEN		(1)
#define AW_PID_2071_OCDS_MASK			\
	(~(((1<<AW_PID_2071_OCDS_BITS_LEN)-1) << AW_PID_2071_OCDS_START_BIT))

#define AW_PID_2071_OCDS_NORAML			(0)
#define AW_PID_2071_OCDS_NORAML_VALUE	\
	(AW_PID_2071_OCDS_NORAML << AW_PID_2071_OCDS_START_BIT)

#define AW_PID_2071_OCDS_OC				(1)
#define AW_PID_2071_OCDS_OC_VALUE		\
	(AW_PID_2071_OCDS_OC << AW_PID_2071_OCDS_START_BIT)

#define AW_PID_2071_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OCDS_DEFAULT		\
	(AW_PID_2071_OCDS_DEFAULT_VALUE << AW_PID_2071_OCDS_START_BIT)

/* BOPS bit 2 (SYSST 0x01) */
#define AW_PID_2071_BOPS_START_BIT		(2)
#define AW_PID_2071_BOPS_BITS_LEN		(1)
#define AW_PID_2071_BOPS_MASK			\
	(~(((1<<AW_PID_2071_BOPS_BITS_LEN)-1) << AW_PID_2071_BOPS_START_BIT))

#define AW_PID_2071_BOPS_NORMAL			(0)
#define AW_PID_2071_BOPS_NORMAL_VALUE	\
	(AW_PID_2071_BOPS_NORMAL << AW_PID_2071_BOPS_START_BIT)

#define AW_PID_2071_BOPS_TRIGGERED		(1)
#define AW_PID_2071_BOPS_TRIGGERED_VALUE	\
	(AW_PID_2071_BOPS_TRIGGERED << AW_PID_2071_BOPS_START_BIT)

#define AW_PID_2071_BOPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOPS_DEFAULT		\
	(AW_PID_2071_BOPS_DEFAULT_VALUE << AW_PID_2071_BOPS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2071_OTHS_START_BIT		(1)
#define AW_PID_2071_OTHS_BITS_LEN		(1)
#define AW_PID_2071_OTHS_MASK			\
	(~(((1<<AW_PID_2071_OTHS_BITS_LEN)-1) << AW_PID_2071_OTHS_START_BIT))

#define AW_PID_2071_OTHS_NORMAL			(0)
#define AW_PID_2071_OTHS_NORMAL_VALUE	\
	(AW_PID_2071_OTHS_NORMAL << AW_PID_2071_OTHS_START_BIT)

#define AW_PID_2071_OTHS_OT				(1)
#define AW_PID_2071_OTHS_OT_VALUE		\
	(AW_PID_2071_OTHS_OT << AW_PID_2071_OTHS_START_BIT)

#define AW_PID_2071_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OTHS_DEFAULT		\
	(AW_PID_2071_OTHS_DEFAULT_VALUE << AW_PID_2071_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2071_PLLS_START_BIT		(0)
#define AW_PID_2071_PLLS_BITS_LEN		(1)
#define AW_PID_2071_PLLS_MASK			\
	(~(((1<<AW_PID_2071_PLLS_BITS_LEN)-1) << AW_PID_2071_PLLS_START_BIT))

#define AW_PID_2071_PLLS_UNLOCKED		(0)
#define AW_PID_2071_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2071_PLLS_UNLOCKED << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_PLLS_LOCKED			(1)
#define AW_PID_2071_PLLS_LOCKED_VALUE	\
	(AW_PID_2071_PLLS_LOCKED << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLLS_DEFAULT		\
	(AW_PID_2071_PLLS_DEFAULT_VALUE << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_SYSST_CHECK_MASK \
	(~(AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE | \
	AW_PID_2071_BSTOCS_OVER_CURRENT | \
	AW_PID_2071_BSTS_FINISHED_VALUE | \
	AW_PID_2071_SWS_SWITCHING_VALUE | \
	AW_PID_2071_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_OCDS_OC_VALUE | \
	AW_PID_2071_OTHS_OT_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE))

#define AW_PID_2071_SYSST_CHECK \
	(AW_PID_2071_BSTS_FINISHED_VALUE | \
	AW_PID_2071_SWS_SWITCHING_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE)

#define AW_PID_2071_IIS_CHECK_MASK \
	(~(AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE | \
	AW_PID_2071_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_OCDS_OC_VALUE | \
	AW_PID_2071_OTHS_OT_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE))

#define AW_PID_2071_IIS_CHECK \
	(AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE)

/* default value of SYSST (0x01) */
/* #define AW_PID_2071_SYSST_DEFAULT		(0x0000) */

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2071_OVP2I_START_BIT		(15)
#define AW_PID_2071_OVP2I_BITS_LEN		(1)
#define AW_PID_2071_OVP2I_MASK			\
	(~(((1<<AW_PID_2071_OVP2I_BITS_LEN)-1) << AW_PID_2071_OVP2I_START_BIT))

#define AW_PID_2071_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP2I_DEFAULT		\
	(AW_PID_2071_OVP2I_DEFAULT_VALUE << AW_PID_2071_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2071_UVLI_START_BIT		(14)
#define AW_PID_2071_UVLI_BITS_LEN		(1)
#define AW_PID_2071_UVLI_MASK			\
	(~(((1<<AW_PID_2071_UVLI_BITS_LEN)-1) << AW_PID_2071_UVLI_START_BIT))

#define AW_PID_2071_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2071_UVLI_DEFAULT		\
	(AW_PID_2071_UVLI_DEFAULT_VALUE << AW_PID_2071_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2071_ADPI_START_BIT		(13)
#define AW_PID_2071_ADPI_BITS_LEN		(1)
#define AW_PID_2071_ADPI_MASK			\
	(~(((1<<AW_PID_2071_ADPI_BITS_LEN)-1) << AW_PID_2071_ADPI_START_BIT))

#define AW_PID_2071_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADPI_DEFAULT		\
	(AW_PID_2071_ADPI_DEFAULT_VALUE << AW_PID_2071_ADPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2071_BSTOCI_START_BIT	(11)
#define AW_PID_2071_BSTOCI_BITS_LEN		(1)
#define AW_PID_2071_BSTOCI_MASK			\
	(~(((1<<AW_PID_2071_BSTOCI_BITS_LEN)-1) << AW_PID_2071_BSTOCI_START_BIT))

#define AW_PID_2071_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTOCI_DEFAULT		\
	(AW_PID_2071_BSTOCI_DEFAULT_VALUE << AW_PID_2071_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2071_OVPI_START_BIT		(10)
#define AW_PID_2071_OVPI_BITS_LEN		(1)
#define AW_PID_2071_OVPI_MASK			\
	(~(((1<<AW_PID_2071_OVPI_BITS_LEN)-1) << AW_PID_2071_OVPI_START_BIT))

#define AW_PID_2071_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVPI_DEFAULT		\
	(AW_PID_2071_OVPI_DEFAULT_VALUE << AW_PID_2071_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2071_BSTI_START_BIT		(9)
#define AW_PID_2071_BSTI_BITS_LEN		(1)
#define AW_PID_2071_BSTI_MASK			\
	(~(((1<<AW_PID_2071_BSTI_BITS_LEN)-1) << AW_PID_2071_BSTI_START_BIT))

#define AW_PID_2071_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTI_DEFAULT		\
	(AW_PID_2071_BSTI_DEFAULT_VALUE << AW_PID_2071_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2071_SWI_START_BIT		(8)
#define AW_PID_2071_SWI_BITS_LEN		(1)
#define AW_PID_2071_SWI_MASK			\
	(~(((1<<AW_PID_2071_SWI_BITS_LEN)-1) << AW_PID_2071_SWI_START_BIT))

#define AW_PID_2071_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2071_SWI_DEFAULT			\
	(AW_PID_2071_SWI_DEFAULT_VALUE << AW_PID_2071_SWI_START_BIT)

/* CLIPI bit 7 (SYSINT 0x02) */
#define AW_PID_2071_CLIPI_START_BIT		(7)
#define AW_PID_2071_CLIPI_BITS_LEN		(1)
#define AW_PID_2071_CLIPI_MASK			\
	(~(((1<<AW_PID_2071_CLIPI_BITS_LEN)-1) << AW_PID_2071_CLIPI_START_BIT))

#define AW_PID_2071_CLIPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLIPI_DEFAULT		\
	(AW_PID_2071_CLIPI_DEFAULT_VALUE << AW_PID_2071_CLIPI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2071_NOCLKI_START_BIT	(5)
#define AW_PID_2071_NOCLKI_BITS_LEN		(1)
#define AW_PID_2071_NOCLKI_MASK			\
	(~(((1<<AW_PID_2071_NOCLKI_BITS_LEN)-1) << AW_PID_2071_NOCLKI_START_BIT))

#define AW_PID_2071_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2071_NOCLKI_DEFAULT		\
	(AW_PID_2071_NOCLKI_DEFAULT_VALUE << AW_PID_2071_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2071_CLKI_START_BIT		(4)
#define AW_PID_2071_CLKI_BITS_LEN		(1)
#define AW_PID_2071_CLKI_MASK			\
	(~(((1<<AW_PID_2071_CLKI_BITS_LEN)-1) << AW_PID_2071_CLKI_START_BIT))

#define AW_PID_2071_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLKI_DEFAULT		\
	(AW_PID_2071_CLKI_DEFAULT_VALUE << AW_PID_2071_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2071_OCDI_START_BIT		(3)
#define AW_PID_2071_OCDI_BITS_LEN		(1)
#define AW_PID_2071_OCDI_MASK			\
	(~(((1<<AW_PID_2071_OCDI_BITS_LEN)-1) << AW_PID_2071_OCDI_START_BIT))

#define AW_PID_2071_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OCDI_DEFAULT		\
	(AW_PID_2071_OCDI_DEFAULT_VALUE << AW_PID_2071_OCDI_START_BIT)

/* BOPI bit 2 (SYSINT 0x02) */
#define AW_PID_2071_BOPI_START_BIT		(2)
#define AW_PID_2071_BOPI_BITS_LEN		(1)
#define AW_PID_2071_BOPI_MASK			\
	(~(((1<<AW_PID_2071_BOPI_BITS_LEN)-1) << AW_PID_2071_BOPI_START_BIT))

#define AW_PID_2071_BOPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOPI_DEFAULT		\
	(AW_PID_2071_BOPI_DEFAULT_VALUE << AW_PID_2071_BOPI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2071_OTHI_START_BIT		(1)
#define AW_PID_2071_OTHI_BITS_LEN		(1)
#define AW_PID_2071_OTHI_MASK			\
	(~(((1<<AW_PID_2071_OTHI_BITS_LEN)-1) << AW_PID_2071_OTHI_START_BIT))

#define AW_PID_2071_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OTHI_DEFAULT		\
	(AW_PID_2071_OTHI_DEFAULT_VALUE << AW_PID_2071_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2071_PLLI_START_BIT		(0)
#define AW_PID_2071_PLLI_BITS_LEN		(1)
#define AW_PID_2071_PLLI_MASK			\
	(~(((1<<AW_PID_2071_PLLI_BITS_LEN)-1) << AW_PID_2071_PLLI_START_BIT))

#define AW_PID_2071_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLLI_DEFAULT		\
	(AW_PID_2071_PLLI_DEFAULT_VALUE << AW_PID_2071_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2071_SYSINT_DEFAULT		(0x0000) */

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2071_OVP2M_START_BIT		(15)
#define AW_PID_2071_OVP2M_BITS_LEN		(1)
#define AW_PID_2071_OVP2M_MASK			\
	(~(((1<<AW_PID_2071_OVP2M_BITS_LEN)-1) << AW_PID_2071_OVP2M_START_BIT))

#define AW_PID_2071_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVP2M_DEFAULT		\
	(AW_PID_2071_OVP2M_DEFAULT_VALUE << AW_PID_2071_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2071_UVLM_START_BIT		(14)
#define AW_PID_2071_UVLM_BITS_LEN		(1)
#define AW_PID_2071_UVLM_MASK			\
	(~(((1<<AW_PID_2071_UVLM_BITS_LEN)-1) << AW_PID_2071_UVLM_START_BIT))

#define AW_PID_2071_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2071_UVLM_DEFAULT		\
	(AW_PID_2071_UVLM_DEFAULT_VALUE << AW_PID_2071_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2071_ADPM_START_BIT		(13)
#define AW_PID_2071_ADPM_BITS_LEN		(1)
#define AW_PID_2071_ADPM_MASK			\
	(~(((1<<AW_PID_2071_ADPM_BITS_LEN)-1) << AW_PID_2071_ADPM_START_BIT))

#define AW_PID_2071_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_ADPM_DEFAULT		\
	(AW_PID_2071_ADPM_DEFAULT_VALUE << AW_PID_2071_ADPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2071_BSTOCM_START_BIT	(11)
#define AW_PID_2071_BSTOCM_BITS_LEN		(1)
#define AW_PID_2071_BSTOCM_MASK			\
	(~(((1<<AW_PID_2071_BSTOCM_BITS_LEN)-1) << AW_PID_2071_BSTOCM_START_BIT))

#define AW_PID_2071_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BSTOCM_DEFAULT		\
	(AW_PID_2071_BSTOCM_DEFAULT_VALUE << AW_PID_2071_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2071_OVPM_START_BIT		(10)
#define AW_PID_2071_OVPM_BITS_LEN		(1)
#define AW_PID_2071_OVPM_MASK			\
	(~(((1<<AW_PID_2071_OVPM_BITS_LEN)-1) << AW_PID_2071_OVPM_START_BIT))

#define AW_PID_2071_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVPM_DEFAULT		\
	(AW_PID_2071_OVPM_DEFAULT_VALUE << AW_PID_2071_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2071_BSTM_START_BIT		(9)
#define AW_PID_2071_BSTM_BITS_LEN		(1)
#define AW_PID_2071_BSTM_MASK			\
	(~(((1<<AW_PID_2071_BSTM_BITS_LEN)-1) << AW_PID_2071_BSTM_START_BIT))

#define AW_PID_2071_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BSTM_DEFAULT		\
	(AW_PID_2071_BSTM_DEFAULT_VALUE << AW_PID_2071_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2071_SWM_START_BIT		(8)
#define AW_PID_2071_SWM_BITS_LEN		(1)
#define AW_PID_2071_SWM_MASK			\
	(~(((1<<AW_PID_2071_SWM_BITS_LEN)-1) << AW_PID_2071_SWM_START_BIT))

#define AW_PID_2071_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2071_SWM_DEFAULT			\
	(AW_PID_2071_SWM_DEFAULT_VALUE << AW_PID_2071_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2071_CLIPM_START_BIT		(7)
#define AW_PID_2071_CLIPM_BITS_LEN		(1)
#define AW_PID_2071_CLIPM_MASK			\
	(~(((1<<AW_PID_2071_CLIPM_BITS_LEN)-1) << AW_PID_2071_CLIPM_START_BIT))

#define AW_PID_2071_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_CLIPM_DEFAULT		\
	(AW_PID_2071_CLIPM_DEFAULT_VALUE << AW_PID_2071_CLIPM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2071_NOCLKM_START_BIT	(5)
#define AW_PID_2071_NOCLKM_BITS_LEN		(1)
#define AW_PID_2071_NOCLKM_MASK			\
	(~(((1<<AW_PID_2071_NOCLKM_BITS_LEN)-1) << AW_PID_2071_NOCLKM_START_BIT))

#define AW_PID_2071_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2071_NOCLKM_DEFAULT		\
	(AW_PID_2071_NOCLKM_DEFAULT_VALUE << AW_PID_2071_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2071_CLKM_START_BIT		(4)
#define AW_PID_2071_CLKM_BITS_LEN		(1)
#define AW_PID_2071_CLKM_MASK			\
	(~(((1<<AW_PID_2071_CLKM_BITS_LEN)-1) << AW_PID_2071_CLKM_START_BIT))

#define AW_PID_2071_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2071_CLKM_DEFAULT		\
	(AW_PID_2071_CLKM_DEFAULT_VALUE << AW_PID_2071_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2071_OCDM_START_BIT		(3)
#define AW_PID_2071_OCDM_BITS_LEN		(1)
#define AW_PID_2071_OCDM_MASK			\
	(~(((1<<AW_PID_2071_OCDM_BITS_LEN)-1) << AW_PID_2071_OCDM_START_BIT))

#define AW_PID_2071_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OCDM_DEFAULT		\
	(AW_PID_2071_OCDM_DEFAULT_VALUE << AW_PID_2071_OCDM_START_BIT)

/* BOPM bit 2 (SYSINTM 0x03) */
#define AW_PID_2071_BOPM_START_BIT		(2)
#define AW_PID_2071_BOPM_BITS_LEN		(1)
#define AW_PID_2071_BOPM_MASK			\
	(~(((1<<AW_PID_2071_BOPM_BITS_LEN)-1) << AW_PID_2071_BOPM_START_BIT))

#define AW_PID_2071_BOPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BOPM_DEFAULT		\
	(AW_PID_2071_BOPM_DEFAULT_VALUE << AW_PID_2071_BOPM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2071_OTHM_START_BIT		(1)
#define AW_PID_2071_OTHM_BITS_LEN		(1)
#define AW_PID_2071_OTHM_MASK			\
	(~(((1<<AW_PID_2071_OTHM_BITS_LEN)-1) << AW_PID_2071_OTHM_START_BIT))

#define AW_PID_2071_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OTHM_DEFAULT		\
	(AW_PID_2071_OTHM_DEFAULT_VALUE << AW_PID_2071_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2071_PLLM_START_BIT		(0)
#define AW_PID_2071_PLLM_BITS_LEN		(1)
#define AW_PID_2071_PLLM_MASK			\
	(~(((1<<AW_PID_2071_PLLM_BITS_LEN)-1) << AW_PID_2071_PLLM_START_BIT))

#define AW_PID_2071_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2071_PLLM_DEFAULT		\
	(AW_PID_2071_PLLM_DEFAULT_VALUE << AW_PID_2071_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2071_SYSINTM_DEFAULT		(0xEFBF)

/* SYSCTRL (0x04) detail */
/* ULS_MODE bit 15 (SYSCTRL 0x04) */
#define AW_PID_2071_ULS_MODE_START_BIT	(15)
#define AW_PID_2071_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2071_ULS_MODE_MASK		\
	(~(((1<<AW_PID_2071_ULS_MODE_BITS_LEN)-1) << AW_PID_2071_ULS_MODE_START_BIT))

#define AW_PID_2071_ULS_MODE_LEGACY		(0)
#define AW_PID_2071_ULS_MODE_LEGACY_VALUE	\
	(AW_PID_2071_ULS_MODE_LEGACY << AW_PID_2071_ULS_MODE_START_BIT)

#define AW_PID_2071_ULS_MODE_TDM		(1)
#define AW_PID_2071_ULS_MODE_TDM_VALUE	\
	(AW_PID_2071_ULS_MODE_TDM << AW_PID_2071_ULS_MODE_START_BIT)

#define AW_PID_2071_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_ULS_MODE_DEFAULT	\
	(AW_PID_2071_ULS_MODE_DEFAULT_VALUE << AW_PID_2071_ULS_MODE_START_BIT)

/* SPK_GAIN bit 14:12 (SYSCTRL 0x04) */
#define AW_PID_2071_SPK_GAIN_START_BIT	(12)
#define AW_PID_2071_SPK_GAIN_BITS_LEN	(3)
#define AW_PID_2071_SPK_GAIN_MASK		\
	(~(((1<<AW_PID_2071_SPK_GAIN_BITS_LEN)-1) << AW_PID_2071_SPK_GAIN_START_BIT))

#define AW_PID_2071_SPK_GAIN_6			(0)
#define AW_PID_2071_SPK_GAIN_6_VALUE	\
	(AW_PID_2071_SPK_GAIN_6 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_7			(1)
#define AW_PID_2071_SPK_GAIN_7_VALUE	\
	(AW_PID_2071_SPK_GAIN_7 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_10P6		(2)
#define AW_PID_2071_SPK_GAIN_10P6_VALUE	\
	(AW_PID_2071_SPK_GAIN_10P6 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_12			(3)
#define AW_PID_2071_SPK_GAIN_12_VALUE	\
	(AW_PID_2071_SPK_GAIN_12 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_14			(4)
#define AW_PID_2071_SPK_GAIN_14_VALUE	\
	(AW_PID_2071_SPK_GAIN_14 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_DEFAULT_VALUE	(0x4)
#define AW_PID_2071_SPK_GAIN_DEFAULT	\
	(AW_PID_2071_SPK_GAIN_DEFAULT_VALUE << AW_PID_2071_SPK_GAIN_START_BIT)

/* RCV_GAIN bit 10 (SYSCTRL 0x04) */
#define AW_PID_2071_RCV_GAIN_START_BIT	(10)
#define AW_PID_2071_RCV_GAIN_BITS_LEN	(1)
#define AW_PID_2071_RCV_GAIN_MASK		\
	(~(((1<<AW_PID_2071_RCV_GAIN_BITS_LEN)-1) << AW_PID_2071_RCV_GAIN_START_BIT))

#define AW_PID_2071_RCV_GAIN_4P5		(0)
#define AW_PID_2071_RCV_GAIN_4P5_VALUE	\
	(AW_PID_2071_RCV_GAIN_4P5 << AW_PID_2071_RCV_GAIN_START_BIT)

#define AW_PID_2071_RCV_GAIN_5P0		(1)
#define AW_PID_2071_RCV_GAIN_5P0_VALUE	\
	(AW_PID_2071_RCV_GAIN_5P0 << AW_PID_2071_RCV_GAIN_START_BIT)

#define AW_PID_2071_RCV_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2071_RCV_GAIN_DEFAULT	\
	(AW_PID_2071_RCV_GAIN_DEFAULT_VALUE << AW_PID_2071_RCV_GAIN_START_BIT)

/* INTMODE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2071_INTMODE_START_BIT	(9)
#define AW_PID_2071_INTMODE_BITS_LEN	(1)
#define AW_PID_2071_INTMODE_MASK		\
	(~(((1<<AW_PID_2071_INTMODE_BITS_LEN)-1) << AW_PID_2071_INTMODE_START_BIT))

#define AW_PID_2071_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2071_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2071_INTMODE_OPENMINUS_DRAIN << AW_PID_2071_INTMODE_START_BIT)

#define AW_PID_2071_INTMODE_PUSHPULL	(1)
#define AW_PID_2071_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2071_INTMODE_PUSHPULL << AW_PID_2071_INTMODE_START_BIT)

#define AW_PID_2071_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTMODE_DEFAULT		\
	(AW_PID_2071_INTMODE_DEFAULT_VALUE << AW_PID_2071_INTMODE_START_BIT)

/* INTN bit 8 (SYSCTRL 0x04) */
#define AW_PID_2071_INTN_START_BIT		(8)
#define AW_PID_2071_INTN_BITS_LEN		(1)
#define AW_PID_2071_INTN_MASK			\
	(~(((1<<AW_PID_2071_INTN_BITS_LEN)-1) << AW_PID_2071_INTN_START_BIT))

#define AW_PID_2071_INTN_SYSINT			(0)
#define AW_PID_2071_INTN_SYSINT_VALUE	\
	(AW_PID_2071_INTN_SYSINT << AW_PID_2071_INTN_START_BIT)

#define AW_PID_2071_INTN_SYSST			(1)
#define AW_PID_2071_INTN_SYSST_VALUE	\
	(AW_PID_2071_INTN_SYSST << AW_PID_2071_INTN_START_BIT)

#define AW_PID_2071_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTN_DEFAULT		\
	(AW_PID_2071_INTN_DEFAULT_VALUE << AW_PID_2071_INTN_START_BIT)

/* RCV_MODE bit 7 (SYSCTRL 0x04) */
#define AW_PID_2071_RCV_MODE_START_BIT	(7)
#define AW_PID_2071_RCV_MODE_BITS_LEN	(1)
#define AW_PID_2071_RCV_MODE_MASK		\
	(~(((1<<AW_PID_2071_RCV_MODE_BITS_LEN)-1) << AW_PID_2071_RCV_MODE_START_BIT))

#define AW_PID_2071_RCV_MODE_SPEAKER	(0)
#define AW_PID_2071_RCV_MODE_SPEAKER_VALUE	\
	(AW_PID_2071_RCV_MODE_SPEAKER << AW_PID_2071_RCV_MODE_START_BIT)

#define AW_PID_2071_RCV_MODE_RECEIVER	(1)
#define AW_PID_2071_RCV_MODE_RECEIVER_VALUE	\
	(AW_PID_2071_RCV_MODE_RECEIVER << AW_PID_2071_RCV_MODE_START_BIT)

#define AW_PID_2071_RCV_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_RCV_MODE_DEFAULT	\
	(AW_PID_2071_RCV_MODE_DEFAULT_VALUE << AW_PID_2071_RCV_MODE_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2071_I2SEN_START_BIT		(6)
#define AW_PID_2071_I2SEN_BITS_LEN		(1)
#define AW_PID_2071_I2SEN_MASK			\
	(~(((1<<AW_PID_2071_I2SEN_BITS_LEN)-1) << AW_PID_2071_I2SEN_START_BIT))

#define AW_PID_2071_I2SEN_DISABLE		(0)
#define AW_PID_2071_I2SEN_DISABLE_VALUE	\
	(AW_PID_2071_I2SEN_DISABLE << AW_PID_2071_I2SEN_START_BIT)

#define AW_PID_2071_I2SEN_ENABLE		(1)
#define AW_PID_2071_I2SEN_ENABLE_VALUE	\
	(AW_PID_2071_I2SEN_ENABLE << AW_PID_2071_I2SEN_START_BIT)

#define AW_PID_2071_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SEN_DEFAULT		\
	(AW_PID_2071_I2SEN_DEFAULT_VALUE << AW_PID_2071_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2071_WSINV_START_BIT		(5)
#define AW_PID_2071_WSINV_BITS_LEN		(1)
#define AW_PID_2071_WSINV_MASK			\
	(~(((1<<AW_PID_2071_WSINV_BITS_LEN)-1) << AW_PID_2071_WSINV_START_BIT))

#define AW_PID_2071_WSINV_NOT_SWITCH	(0)
#define AW_PID_2071_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2071_WSINV_NOT_SWITCH << AW_PID_2071_WSINV_START_BIT)

#define AW_PID_2071_WSINV_SWITCH		(1)
#define AW_PID_2071_WSINV_SWITCH_VALUE	\
	(AW_PID_2071_WSINV_SWITCH << AW_PID_2071_WSINV_START_BIT)

#define AW_PID_2071_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2071_WSINV_DEFAULT		\
	(AW_PID_2071_WSINV_DEFAULT_VALUE << AW_PID_2071_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2071_BCKINV_START_BIT	(4)
#define AW_PID_2071_BCKINV_BITS_LEN		(1)
#define AW_PID_2071_BCKINV_MASK			\
	(~(((1<<AW_PID_2071_BCKINV_BITS_LEN)-1) << AW_PID_2071_BCKINV_START_BIT))

#define AW_PID_2071_BCKINV_NOT_INVERT	(0)
#define AW_PID_2071_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2071_BCKINV_NOT_INVERT << AW_PID_2071_BCKINV_START_BIT)

#define AW_PID_2071_BCKINV_INVERTED		(1)
#define AW_PID_2071_BCKINV_INVERTED_VALUE	\
	(AW_PID_2071_BCKINV_INVERTED << AW_PID_2071_BCKINV_START_BIT)

#define AW_PID_2071_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2071_BCKINV_DEFAULT		\
	(AW_PID_2071_BCKINV_DEFAULT_VALUE << AW_PID_2071_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2071_IPLL_START_BIT		(3)
#define AW_PID_2071_IPLL_BITS_LEN		(1)
#define AW_PID_2071_IPLL_MASK			\
	(~(((1<<AW_PID_2071_IPLL_BITS_LEN)-1) << AW_PID_2071_IPLL_START_BIT))

#define AW_PID_2071_IPLL_BCK			(0)
#define AW_PID_2071_IPLL_BCK_VALUE		\
	(AW_PID_2071_IPLL_BCK << AW_PID_2071_IPLL_START_BIT)

#define AW_PID_2071_IPLL_WCK			(1)
#define AW_PID_2071_IPLL_WCK_VALUE		\
	(AW_PID_2071_IPLL_WCK << AW_PID_2071_IPLL_START_BIT)

#define AW_PID_2071_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2071_IPLL_DEFAULT		\
	(AW_PID_2071_IPLL_DEFAULT_VALUE << AW_PID_2071_IPLL_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2071_AMPPD_START_BIT		(1)
#define AW_PID_2071_AMPPD_BITS_LEN		(1)
#define AW_PID_2071_AMPPD_MASK			\
	(~(((1<<AW_PID_2071_AMPPD_BITS_LEN)-1) << AW_PID_2071_AMPPD_START_BIT))

#define AW_PID_2071_AMPPD_WORKING		(0)
#define AW_PID_2071_AMPPD_WORKING_VALUE	\
	(AW_PID_2071_AMPPD_WORKING << AW_PID_2071_AMPPD_START_BIT)

#define AW_PID_2071_AMPPD_POWER_DOWN	(1)
#define AW_PID_2071_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2071_AMPPD_POWER_DOWN << AW_PID_2071_AMPPD_START_BIT)

#define AW_PID_2071_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2071_AMPPD_DEFAULT		\
	(AW_PID_2071_AMPPD_DEFAULT_VALUE << AW_PID_2071_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2071_PWDN_START_BIT		(0)
#define AW_PID_2071_PWDN_BITS_LEN		(1)
#define AW_PID_2071_PWDN_MASK			\
	(~(((1<<AW_PID_2071_PWDN_BITS_LEN)-1) << AW_PID_2071_PWDN_START_BIT))

#define AW_PID_2071_PWDN_WORKING		(0)
#define AW_PID_2071_PWDN_WORKING_VALUE	\
	(AW_PID_2071_PWDN_WORKING << AW_PID_2071_PWDN_START_BIT)

#define AW_PID_2071_PWDN_POWER_DOWN		(1)
#define AW_PID_2071_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2071_PWDN_POWER_DOWN << AW_PID_2071_PWDN_START_BIT)

#define AW_PID_2071_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2071_PWDN_DEFAULT		\
	(AW_PID_2071_PWDN_DEFAULT_VALUE << AW_PID_2071_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2071_SYSCTRL_DEFAULT		(0x4003) */

/* SYSCTRL2 (0x05) detail */
/* VOL bit 15:6 (SYSCTRL2 0x05) */
#define AW_PID_2071_VOL_START_BIT		(6)
#define AW_PID_2071_VOL_BITS_LEN		(10)
#define AW_PID_2071_VOL_MASK			\
	(~(((1<<AW_PID_2071_VOL_BITS_LEN)-1) << AW_PID_2071_VOL_START_BIT))

#define AW_PID_2071_MUTE_VOL	(90 * 8)
#define AW_PID_2071_VOL_STEP_DB	(6 * 8)

#define AW_PID_2071_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2071_VOL_DEFAULT			\
	(AW_PID_2071_VOL_DEFAULT_VALUE << AW_PID_2071_VOL_START_BIT)

/* HDCCE bit 5 (SYSCTRL2 0x05) */
#define AW_PID_2071_HDCCE_START_BIT		(5)
#define AW_PID_2071_HDCCE_BITS_LEN		(1)
#define AW_PID_2071_HDCCE_MASK			\
	(~(((1<<AW_PID_2071_HDCCE_BITS_LEN)-1) << AW_PID_2071_HDCCE_START_BIT))

#define AW_PID_2071_HDCCE_DISABLE		(0)
#define AW_PID_2071_HDCCE_DISABLE_VALUE	\
	(AW_PID_2071_HDCCE_DISABLE << AW_PID_2071_HDCCE_START_BIT)

#define AW_PID_2071_HDCCE_ENABLE		(1)
#define AW_PID_2071_HDCCE_ENABLE_VALUE	\
	(AW_PID_2071_HDCCE_ENABLE << AW_PID_2071_HDCCE_START_BIT)

#define AW_PID_2071_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2071_HDCCE_DEFAULT		\
	(AW_PID_2071_HDCCE_DEFAULT_VALUE << AW_PID_2071_HDCCE_START_BIT)

/* HMUTE bit 4 (SYSCTRL2 0x05) */
#define AW_PID_2071_HMUTE_START_BIT		(4)
#define AW_PID_2071_HMUTE_BITS_LEN		(1)
#define AW_PID_2071_HMUTE_MASK			\
	(~(((1<<AW_PID_2071_HMUTE_BITS_LEN)-1) << AW_PID_2071_HMUTE_START_BIT))

#define AW_PID_2071_HMUTE_DISABLE		(0)
#define AW_PID_2071_HMUTE_DISABLE_VALUE	\
	(AW_PID_2071_HMUTE_DISABLE << AW_PID_2071_HMUTE_START_BIT)

#define AW_PID_2071_HMUTE_ENABLE		(1)
#define AW_PID_2071_HMUTE_ENABLE_VALUE	\
	(AW_PID_2071_HMUTE_ENABLE << AW_PID_2071_HMUTE_START_BIT)

#define AW_PID_2071_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2071_HMUTE_DEFAULT		\
	(AW_PID_2071_HMUTE_DEFAULT_VALUE << AW_PID_2071_HMUTE_START_BIT)

/* BST_IPEAK bit 3:0 (SYSCTRL2 0x05) */
#define AW_PID_2071_BST_IPEAK_START_BIT	(0)
#define AW_PID_2071_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2071_BST_IPEAK_MASK		\
	(~(((1<<AW_PID_2071_BST_IPEAK_BITS_LEN)-1) << AW_PID_2071_BST_IPEAK_START_BIT))

#define AW_PID_2071_BST_IPEAK_1P50A		(0)
#define AW_PID_2071_BST_IPEAK_1P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_1P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_1P75A		(1)
#define AW_PID_2071_BST_IPEAK_1P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_1P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P00A		(2)
#define AW_PID_2071_BST_IPEAK_2P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P25A		(3)
#define AW_PID_2071_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P50A		(4)
#define AW_PID_2071_BST_IPEAK_2P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P75A		(5)
#define AW_PID_2071_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P00A		(6)
#define AW_PID_2071_BST_IPEAK_3P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P25A		(7)
#define AW_PID_2071_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P50A		(8)
#define AW_PID_2071_BST_IPEAK_3P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P75A		(9)
#define AW_PID_2071_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_4P00A		(10)
#define AW_PID_2071_BST_IPEAK_4P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_4P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_4P25A		(11)
#define AW_PID_2071_BST_IPEAK_4P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_4P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_DEFAULT_VALUE	(8)
#define AW_PID_2071_BST_IPEAK_DEFAULT	\
	(AW_PID_2071_BST_IPEAK_DEFAULT_VALUE << AW_PID_2071_BST_IPEAK_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2071_SYSCTRL2_DEFAULT		(0x0038) */

/* I2SCTRL (0x06) detail */
/* RX_THRS bit 15:14 (I2SCTRL 0x06) */
#define AW_PID_2071_RX_THRS_START_BIT	(14)
#define AW_PID_2071_RX_THRS_BITS_LEN	(2)
#define AW_PID_2071_RX_THRS_MASK		\
	(~(((1<<AW_PID_2071_RX_THRS_BITS_LEN)-1) << AW_PID_2071_RX_THRS_START_BIT))

#define AW_PID_2071_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2071_RX_THRS_DEFAULT		\
	(AW_PID_2071_RX_THRS_DEFAULT_VALUE << AW_PID_2071_RX_THRS_START_BIT)

/* INPLEV bit 13 (I2SCTRL 0x06) */
#define AW_PID_2071_INPLEV_START_BIT	(13)
#define AW_PID_2071_INPLEV_BITS_LEN		(1)
#define AW_PID_2071_INPLEV_MASK			\
	(~(((1<<AW_PID_2071_INPLEV_BITS_LEN)-1) << AW_PID_2071_INPLEV_START_BIT))

#define AW_PID_2071_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2071_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2071_INPLEV_NOT_ATTENUATED << AW_PID_2071_INPLEV_START_BIT)

#define AW_PID_2071_INPLEV_ATTENUATED	(1)
#define AW_PID_2071_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2071_INPLEV_ATTENUATED << AW_PID_2071_INPLEV_START_BIT)

#define AW_PID_2071_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2071_INPLEV_DEFAULT		\
	(AW_PID_2071_INPLEV_DEFAULT_VALUE << AW_PID_2071_INPLEV_START_BIT)

/* I2SRXEN bit 12 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SRXEN_START_BIT	(12)
#define AW_PID_2071_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2071_I2SRXEN_MASK		\
	(~(((1<<AW_PID_2071_I2SRXEN_BITS_LEN)-1) << AW_PID_2071_I2SRXEN_START_BIT))

#define AW_PID_2071_I2SRXEN_DISABLE		(0)
#define AW_PID_2071_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2071_I2SRXEN_DISABLE << AW_PID_2071_I2SRXEN_START_BIT)

#define AW_PID_2071_I2SRXEN_ENABLE		(1)
#define AW_PID_2071_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2071_I2SRXEN_ENABLE << AW_PID_2071_I2SRXEN_START_BIT)

#define AW_PID_2071_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2071_I2SRXEN_DEFAULT		\
	(AW_PID_2071_I2SRXEN_DEFAULT_VALUE << AW_PID_2071_I2SRXEN_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL 0x06) */
#define AW_PID_2071_CHSEL_START_BIT		(10)
#define AW_PID_2071_CHSEL_BITS_LEN		(2)
#define AW_PID_2071_CHSEL_MASK			\
	(~(((1<<AW_PID_2071_CHSEL_BITS_LEN)-1) << AW_PID_2071_CHSEL_START_BIT))

#define AW_PID_2071_CHSEL_RESERVED		(0)
#define AW_PID_2071_CHSEL_RESERVED_VALUE	\
	(AW_PID_2071_CHSEL_RESERVED << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_LEFT			(1)
#define AW_PID_2071_CHSEL_LEFT_VALUE	\
	(AW_PID_2071_CHSEL_LEFT << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_RIGHT			(2)
#define AW_PID_2071_CHSEL_RIGHT_VALUE	\
	(AW_PID_2071_CHSEL_RIGHT << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_MONO			(3)
#define AW_PID_2071_CHSEL_MONO_VALUE	\
	(AW_PID_2071_CHSEL_MONO << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_CHSEL_DEFAULT		\
	(AW_PID_2071_CHSEL_DEFAULT_VALUE << AW_PID_2071_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SMD_START_BIT		(8)
#define AW_PID_2071_I2SMD_BITS_LEN		(2)
#define AW_PID_2071_I2SMD_MASK			\
	(~(((1<<AW_PID_2071_I2SMD_BITS_LEN)-1) << AW_PID_2071_I2SMD_START_BIT))

#define AW_PID_2071_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2071_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2071_I2SMD_PHILIP_STANDARD << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2071_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2071_I2SMD_MSB_JUSTIFIED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2071_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2071_I2SMD_LSB_JUSTIFIED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_RESERVED		(3)
#define AW_PID_2071_I2SMD_RESERVED_VALUE	\
	(AW_PID_2071_I2SMD_RESERVED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SMD_DEFAULT		\
	(AW_PID_2071_I2SMD_DEFAULT_VALUE << AW_PID_2071_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SFS_START_BIT		(6)
#define AW_PID_2071_I2SFS_BITS_LEN		(2)
#define AW_PID_2071_I2SFS_MASK			\
	(~(((1<<AW_PID_2071_I2SFS_BITS_LEN)-1) << AW_PID_2071_I2SFS_START_BIT))

#define AW_PID_2071_I2SFS_16_BITS		(0)
#define AW_PID_2071_I2SFS_16_BITS_VALUE	\
	(AW_PID_2071_I2SFS_16_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_20_BITS		(1)
#define AW_PID_2071_I2SFS_20_BITS_VALUE	\
	(AW_PID_2071_I2SFS_20_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_24_BITS		(2)
#define AW_PID_2071_I2SFS_24_BITS_VALUE	\
	(AW_PID_2071_I2SFS_24_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_32_BITS		(3)
#define AW_PID_2071_I2SFS_32_BITS_VALUE	\
	(AW_PID_2071_I2SFS_32_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2071_I2SFS_DEFAULT		\
	(AW_PID_2071_I2SFS_DEFAULT_VALUE << AW_PID_2071_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SBCK_START_BIT	(4)
#define AW_PID_2071_I2SBCK_BITS_LEN		(2)
#define AW_PID_2071_I2SBCK_MASK			\
	(~(((1<<AW_PID_2071_I2SBCK_BITS_LEN)-1) << AW_PID_2071_I2SBCK_START_BIT))

#define AW_PID_2071_I2SBCK_32FS			(0)
#define AW_PID_2071_I2SBCK_32FS_VALUE	\
	(AW_PID_2071_I2SBCK_32FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_48FS			(1)
#define AW_PID_2071_I2SBCK_48FS_VALUE	\
	(AW_PID_2071_I2SBCK_48FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_64FS			(2)
#define AW_PID_2071_I2SBCK_64FS_VALUE	\
	(AW_PID_2071_I2SBCK_64FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_RESERVED		(3)
#define AW_PID_2071_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2071_I2SBCK_RESERVED << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2071_I2SBCK_DEFAULT		\
	(AW_PID_2071_I2SBCK_DEFAULT_VALUE << AW_PID_2071_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SSR_START_BIT		(0)
#define AW_PID_2071_I2SSR_BITS_LEN		(4)
#define AW_PID_2071_I2SSR_MASK			\
	(~(((1<<AW_PID_2071_I2SSR_BITS_LEN)-1) << AW_PID_2071_I2SSR_START_BIT))

#define AW_PID_2071_I2SSR_8_KHZ			(0)
#define AW_PID_2071_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_8_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_11_KHZ		(1)
#define AW_PID_2071_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_11_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_12_KHZ		(2)
#define AW_PID_2071_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_12_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_16_KHZ		(3)
#define AW_PID_2071_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_16_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_22_KHZ		(4)
#define AW_PID_2071_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_22_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_24_KHZ		(5)
#define AW_PID_2071_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_24_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_32_KHZ		(6)
#define AW_PID_2071_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_32_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_44_KHZ		(7)
#define AW_PID_2071_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_44_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_48_KHZ		(8)
#define AW_PID_2071_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_48_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_96_KHZ		(9)
#define AW_PID_2071_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_96_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2071_I2SSR_DEFAULT		\
	(AW_PID_2071_I2SSR_DEFAULT_VALUE << AW_PID_2071_I2SSR_START_BIT)

/* default value of I2SCTRL (0x06) */
/* #define AW_PID_2071_I2SCTRL_DEFAULT		(0x94E8) */

/* I2SCFG1 (0x07) detail */
/* I2S_TX_SLOTVLD bit 15:12 (I2SCFG1 0x07) */
#define AW_PID_2071_I2S_TX_SLOTVLD_START_BIT	(12)
#define AW_PID_2071_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2071_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2071_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4	(4)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5	(5)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6	(6)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7	(7)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 11:8 (I2SCFG1 0x07) */
#define AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT	(8)
#define AW_PID_2071_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2071_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2071_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4	(4)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5	(5)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6	(6)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7	(7)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

/* CFSEL bit 7:6 (I2SCFG1 0x07) */
#define AW_PID_2071_CFSEL_START_BIT		(6)
#define AW_PID_2071_CFSEL_BITS_LEN		(2)
#define AW_PID_2071_CFSEL_MASK			\
	(~(((1<<AW_PID_2071_CFSEL_BITS_LEN)-1) << AW_PID_2071_CFSEL_START_BIT))

#define AW_PID_2071_CFSEL_HAGC			(0)
#define AW_PID_2071_CFSEL_HAGC_VALUE	\
	(AW_PID_2071_CFSEL_HAGC << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_IV_TXDOUT		(1)
#define AW_PID_2071_CFSEL_IV_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_IV_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_IVBT_TXDOUT	(2)
#define AW_PID_2071_CFSEL_IVBT_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_IVBT_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT	(3)
#define AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_CFSEL_DEFAULT		\
	(AW_PID_2071_CFSEL_DEFAULT_VALUE << AW_PID_2071_CFSEL_START_BIT)

/* DRVSTREN bit 5 (I2SCFG1 0x07) */
#define AW_PID_2071_DRVSTREN_START_BIT	(5)
#define AW_PID_2071_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2071_DRVSTREN_MASK		\
	(~(((1<<AW_PID_2071_DRVSTREN_BITS_LEN)-1) << AW_PID_2071_DRVSTREN_START_BIT))

#define AW_PID_2071_DRVSTREN_2MA		(0)
#define AW_PID_2071_DRVSTREN_2MA_VALUE	\
	(AW_PID_2071_DRVSTREN_2MA << AW_PID_2071_DRVSTREN_START_BIT)

#define AW_PID_2071_DRVSTREN_8MA		(1)
#define AW_PID_2071_DRVSTREN_8MA_VALUE	\
	(AW_PID_2071_DRVSTREN_8MA << AW_PID_2071_DRVSTREN_START_BIT)

#define AW_PID_2071_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2071_DRVSTREN_DEFAULT	\
	(AW_PID_2071_DRVSTREN_DEFAULT_VALUE << AW_PID_2071_DRVSTREN_START_BIT)

/* DOHZ bit 4 (I2SCFG1 0x07) */
#define AW_PID_2071_DOHZ_START_BIT		(4)
#define AW_PID_2071_DOHZ_BITS_LEN		(1)
#define AW_PID_2071_DOHZ_MASK			\
	(~(((1<<AW_PID_2071_DOHZ_BITS_LEN)-1) << AW_PID_2071_DOHZ_START_BIT))

#define AW_PID_2071_DOHZ_ALL			(0)
#define AW_PID_2071_DOHZ_ALL_VALUE		\
	(AW_PID_2071_DOHZ_ALL << AW_PID_2071_DOHZ_START_BIT)

#define AW_PID_2071_DOHZ_HIZ			(1)
#define AW_PID_2071_DOHZ_HIZ_VALUE		\
	(AW_PID_2071_DOHZ_HIZ << AW_PID_2071_DOHZ_START_BIT)

#define AW_PID_2071_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2071_DOHZ_DEFAULT		\
	(AW_PID_2071_DOHZ_DEFAULT_VALUE << AW_PID_2071_DOHZ_START_BIT)

/* FSYNC_TYPE bit 3 (I2SCFG1 0x07) */
#define AW_PID_2071_FSYNC_TYPE_START_BIT	(3)
#define AW_PID_2071_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2071_FSYNC_TYPE_MASK		\
	(~(((1<<AW_PID_2071_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2071_FSYNC_TYPE_START_BIT))

#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2071_FSYNC_TYPE_START_BIT)

#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2071_FSYNC_TYPE_START_BIT)

#define AW_PID_2071_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2071_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2071_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2071_FSYNC_TYPE_START_BIT)

/* I2SDOSEL bit 2 (I2SCFG1 0x07) */
#define AW_PID_2071_I2SDOSEL_START_BIT	(2)
#define AW_PID_2071_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2071_I2SDOSEL_MASK		\
	(~(((1<<AW_PID_2071_I2SDOSEL_BITS_LEN)-1) << AW_PID_2071_I2SDOSEL_START_BIT))

#define AW_PID_2071_I2SDOSEL_0			(0)
#define AW_PID_2071_I2SDOSEL_0_VALUE	\
	(AW_PID_2071_I2SDOSEL_0 << AW_PID_2071_I2SDOSEL_START_BIT)

#define AW_PID_2071_I2SDOSEL_NORMAL_DATA	(1)
#define AW_PID_2071_I2SDOSEL_NORMAL_DATA_VALUE	\
	(AW_PID_2071_I2SDOSEL_NORMAL_DATA << AW_PID_2071_I2SDOSEL_START_BIT)

#define AW_PID_2071_I2SDOSEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_I2SDOSEL_DEFAULT	\
	(AW_PID_2071_I2SDOSEL_DEFAULT_VALUE << AW_PID_2071_I2SDOSEL_START_BIT)

/* I2SCHS bit 1 (I2SCFG1 0x07) */
#define AW_PID_2071_I2SCHS_START_BIT	(1)
#define AW_PID_2071_I2SCHS_BITS_LEN		(1)
#define AW_PID_2071_I2SCHS_MASK			\
	(~(((1<<AW_PID_2071_I2SCHS_BITS_LEN)-1) << AW_PID_2071_I2SCHS_START_BIT))

#define AW_PID_2071_I2SCHS_LEFT			(0)
#define AW_PID_2071_I2SCHS_LEFT_VALUE	\
	(AW_PID_2071_I2SCHS_LEFT << AW_PID_2071_I2SCHS_START_BIT)

#define AW_PID_2071_I2SCHS_RIGHT		(1)
#define AW_PID_2071_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2071_I2SCHS_RIGHT << AW_PID_2071_I2SCHS_START_BIT)

#define AW_PID_2071_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SCHS_DEFAULT		\
	(AW_PID_2071_I2SCHS_DEFAULT_VALUE << AW_PID_2071_I2SCHS_START_BIT)

/* I2STXEN bit 0 (I2SCFG1 0x07) */
#define AW_PID_2071_I2STXEN_START_BIT	(0)
#define AW_PID_2071_I2STXEN_BITS_LEN	(1)
#define AW_PID_2071_I2STXEN_MASK		\
	(~(((1<<AW_PID_2071_I2STXEN_BITS_LEN)-1) << AW_PID_2071_I2STXEN_START_BIT))

#define AW_PID_2071_I2STXEN_DISABLE		(0)
#define AW_PID_2071_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2071_I2STXEN_DISABLE << AW_PID_2071_I2STXEN_START_BIT)

#define AW_PID_2071_I2STXEN_ENABLE		(1)
#define AW_PID_2071_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2071_I2STXEN_ENABLE << AW_PID_2071_I2STXEN_START_BIT)

#define AW_PID_2071_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2STXEN_DEFAULT		\
	(AW_PID_2071_I2STXEN_DEFAULT_VALUE << AW_PID_2071_I2STXEN_START_BIT)

/* default value of I2SCFG1 (0x07) */
/* #define AW_PID_2071_I2SCFG1_DEFAULT		(0x0034) */

/* I2SCFG2 (0x08) detail */
/* I2S_RXR_SLOTVLD bit 15:12 (I2SCFG2 0x08) */
#define AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT	(12)
#define AW_PID_2071_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2071_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2071_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_4	(4)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_4 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_5	(5)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_5 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_6	(6)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_6 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_7	(7)
#define AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_SLOT_7 << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2071_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2071_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2071_I2S_RXR_SLOTVLD_START_BIT)

/* TX_FLS bit 11 (I2SCFG2 0x08) */
#define AW_PID_2071_TX_FLS_START_BIT	(11)
#define AW_PID_2071_TX_FLS_BITS_LEN		(1)
#define AW_PID_2071_TX_FLS_MASK			\
	(~(((1<<AW_PID_2071_TX_FLS_BITS_LEN)-1) << AW_PID_2071_TX_FLS_START_BIT))

#define AW_PID_2071_TX_FLS_NORMAL		(0)
#define AW_PID_2071_TX_FLS_NORMAL_VALUE	\
	(AW_PID_2071_TX_FLS_NORMAL << AW_PID_2071_TX_FLS_START_BIT)

#define AW_PID_2071_TX_FLS_FLUSH		(1)
#define AW_PID_2071_TX_FLS_FLUSH_VALUE	\
	(AW_PID_2071_TX_FLS_FLUSH << AW_PID_2071_TX_FLS_START_BIT)

#define AW_PID_2071_TX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_TX_FLS_DEFAULT		\
	(AW_PID_2071_TX_FLS_DEFAULT_VALUE << AW_PID_2071_TX_FLS_START_BIT)

/* TX_EDGE bit 10 (I2SCFG2 0x08) */
#define AW_PID_2071_TX_EDGE_START_BIT	(10)
#define AW_PID_2071_TX_EDGE_BITS_LEN	(1)
#define AW_PID_2071_TX_EDGE_MASK		\
	(~(((1<<AW_PID_2071_TX_EDGE_BITS_LEN)-1) << AW_PID_2071_TX_EDGE_START_BIT))

#define AW_PID_2071_TX_EDGE_NEGEDGE		(0)
#define AW_PID_2071_TX_EDGE_NEGEDGE_VALUE	\
	(AW_PID_2071_TX_EDGE_NEGEDGE << AW_PID_2071_TX_EDGE_START_BIT)

#define AW_PID_2071_TX_EDGE_POSEDGE		(1)
#define AW_PID_2071_TX_EDGE_POSEDGE_VALUE	\
	(AW_PID_2071_TX_EDGE_POSEDGE << AW_PID_2071_TX_EDGE_START_BIT)

#define AW_PID_2071_TX_EDGE_DEFAULT_VALUE	(0)
#define AW_PID_2071_TX_EDGE_DEFAULT		\
	(AW_PID_2071_TX_EDGE_DEFAULT_VALUE << AW_PID_2071_TX_EDGE_START_BIT)

/* TX_THRS bit 9:8 (I2SCFG2 0x08) */
#define AW_PID_2071_TX_THRS_START_BIT	(8)
#define AW_PID_2071_TX_THRS_BITS_LEN	(2)
#define AW_PID_2071_TX_THRS_MASK		\
	(~(((1<<AW_PID_2071_TX_THRS_BITS_LEN)-1) << AW_PID_2071_TX_THRS_START_BIT))

#define AW_PID_2071_TX_THRS_DEFAULT_VALUE	(1)
#define AW_PID_2071_TX_THRS_DEFAULT		\
	(AW_PID_2071_TX_THRS_DEFAULT_VALUE << AW_PID_2071_TX_THRS_START_BIT)

/* SLOT_NUM bit 7:5 (I2SCFG2 0x08) */
#define AW_PID_2071_SLOT_NUM_START_BIT	(5)
#define AW_PID_2071_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2071_SLOT_NUM_MASK		\
	(~(((1<<AW_PID_2071_SLOT_NUM_BITS_LEN)-1) << AW_PID_2071_SLOT_NUM_START_BIT))

#define AW_PID_2071_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2071_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2071_SLOT_NUM_I2S_MODE << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_TDM1S		(1)
#define AW_PID_2071_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2071_SLOT_NUM_TDM1S << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_TDM2S		(2)
#define AW_PID_2071_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2071_SLOT_NUM_TDM2S << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_TDM4S		(3)
#define AW_PID_2071_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2071_SLOT_NUM_TDM4S << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_TDM6S		(4)
#define AW_PID_2071_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2071_SLOT_NUM_TDM6S << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_TDM8S		(5)
#define AW_PID_2071_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2071_SLOT_NUM_TDM8S << AW_PID_2071_SLOT_NUM_START_BIT)

#define AW_PID_2071_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2071_SLOT_NUM_DEFAULT	\
	(AW_PID_2071_SLOT_NUM_DEFAULT_VALUE << AW_PID_2071_SLOT_NUM_START_BIT)

/* RX_FLS bit 4 (I2SCFG2 0x08) */
#define AW_PID_2071_RX_FLS_START_BIT	(4)
#define AW_PID_2071_RX_FLS_BITS_LEN		(1)
#define AW_PID_2071_RX_FLS_MASK			\
	(~(((1<<AW_PID_2071_RX_FLS_BITS_LEN)-1) << AW_PID_2071_RX_FLS_START_BIT))

#define AW_PID_2071_RX_FLS_NORMAL		(0)
#define AW_PID_2071_RX_FLS_NORMAL_VALUE	\
	(AW_PID_2071_RX_FLS_NORMAL << AW_PID_2071_RX_FLS_START_BIT)

#define AW_PID_2071_RX_FLS_FLUSH		(1)
#define AW_PID_2071_RX_FLS_FLUSH_VALUE	\
	(AW_PID_2071_RX_FLS_FLUSH << AW_PID_2071_RX_FLS_START_BIT)

#define AW_PID_2071_RX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_RX_FLS_DEFAULT		\
	(AW_PID_2071_RX_FLS_DEFAULT_VALUE << AW_PID_2071_RX_FLS_START_BIT)

/* VDSEL bit 3 (I2SCFG2 0x08) */
#define AW_PID_2071_VDSEL_START_BIT		(3)
#define AW_PID_2071_VDSEL_BITS_LEN		(1)
#define AW_PID_2071_VDSEL_MASK			\
	(~(((1<<AW_PID_2071_VDSEL_BITS_LEN)-1) << AW_PID_2071_VDSEL_START_BIT))

#define AW_PID_2071_VDSEL_DAC			(0)
#define AW_PID_2071_VDSEL_DAC_VALUE		\
	(AW_PID_2071_VDSEL_DAC << AW_PID_2071_VDSEL_START_BIT)

#define AW_PID_2071_VDSEL_VSENSE		(1)
#define AW_PID_2071_VDSEL_VSENSE_VALUE	\
	(AW_PID_2071_VDSEL_VSENSE << AW_PID_2071_VDSEL_START_BIT)

#define AW_PID_2071_VDSEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_VDSEL_DEFAULT		\
	(AW_PID_2071_VDSEL_DEFAULT_VALUE << AW_PID_2071_VDSEL_START_BIT)

/* IV2CH bit 2 (I2SCFG2 0x08) */
#define AW_PID_2071_IV2CH_START_BIT		(2)
#define AW_PID_2071_IV2CH_BITS_LEN		(1)
#define AW_PID_2071_IV2CH_MASK			\
	(~(((1<<AW_PID_2071_IV2CH_BITS_LEN)-1) << AW_PID_2071_IV2CH_START_BIT))

#define AW_PID_2071_IV2CH_LEGACY		(0)
#define AW_PID_2071_IV2CH_LEGACY_VALUE	\
	(AW_PID_2071_IV2CH_LEGACY << AW_PID_2071_IV2CH_START_BIT)

#define AW_PID_2071_IV2CH_SPECIAL		(1)
#define AW_PID_2071_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2071_IV2CH_SPECIAL << AW_PID_2071_IV2CH_START_BIT)

#define AW_PID_2071_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2071_IV2CH_DEFAULT		\
	(AW_PID_2071_IV2CH_DEFAULT_VALUE << AW_PID_2071_IV2CH_START_BIT)

/* RMSE bit 1 (I2SCFG2 0x08) */
#define AW_PID_2071_RMSE_START_BIT		(1)
#define AW_PID_2071_RMSE_BITS_LEN		(1)
#define AW_PID_2071_RMSE_MASK			\
	(~(((1<<AW_PID_2071_RMSE_BITS_LEN)-1) << AW_PID_2071_RMSE_START_BIT))

#define AW_PID_2071_RMSE_PEAK_AGC		(0)
#define AW_PID_2071_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2071_RMSE_PEAK_AGC << AW_PID_2071_RMSE_START_BIT)

#define AW_PID_2071_RMSE_RMS_AGC		(1)
#define AW_PID_2071_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2071_RMSE_RMS_AGC << AW_PID_2071_RMSE_START_BIT)

#define AW_PID_2071_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2071_RMSE_DEFAULT		\
	(AW_PID_2071_RMSE_DEFAULT_VALUE << AW_PID_2071_RMSE_START_BIT)

/* HAGCE bit 0 (I2SCFG2 0x08) */
#define AW_PID_2071_HAGCE_START_BIT		(0)
#define AW_PID_2071_HAGCE_BITS_LEN		(1)
#define AW_PID_2071_HAGCE_MASK			\
	(~(((1<<AW_PID_2071_HAGCE_BITS_LEN)-1) << AW_PID_2071_HAGCE_START_BIT))

#define AW_PID_2071_HAGCE_DISABLE		(0)
#define AW_PID_2071_HAGCE_DISABLE_VALUE	\
	(AW_PID_2071_HAGCE_DISABLE << AW_PID_2071_HAGCE_START_BIT)

#define AW_PID_2071_HAGCE_ENABLE		(1)
#define AW_PID_2071_HAGCE_ENABLE_VALUE	\
	(AW_PID_2071_HAGCE_ENABLE << AW_PID_2071_HAGCE_START_BIT)

#define AW_PID_2071_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_HAGCE_DEFAULT		\
	(AW_PID_2071_HAGCE_DEFAULT_VALUE << AW_PID_2071_HAGCE_START_BIT)

/* default value of I2SCFG2 (0x08) */
/* #define AW_PID_2071_I2SCFG2_DEFAULT		(0x1108) */

/* HAGCCFG1 (0x09) detail */
/* RVTH bit 15:8 (HAGCCFG1 0x09) */
#define AW_PID_2071_RVTH_START_BIT		(8)
#define AW_PID_2071_RVTH_BITS_LEN		(8)
#define AW_PID_2071_RVTH_MASK			\
	(~(((1<<AW_PID_2071_RVTH_BITS_LEN)-1) << AW_PID_2071_RVTH_START_BIT))

#define AW_PID_2071_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2071_RVTH_DEFAULT		\
	(AW_PID_2071_RVTH_DEFAULT_VALUE << AW_PID_2071_RVTH_START_BIT)

/* AVTH bit 7:0 (HAGCCFG1 0x09) */
#define AW_PID_2071_AVTH_START_BIT		(0)
#define AW_PID_2071_AVTH_BITS_LEN		(8)
#define AW_PID_2071_AVTH_MASK			\
	(~(((1<<AW_PID_2071_AVTH_BITS_LEN)-1) << AW_PID_2071_AVTH_START_BIT))

#define AW_PID_2071_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2071_AVTH_DEFAULT		\
	(AW_PID_2071_AVTH_DEFAULT_VALUE << AW_PID_2071_AVTH_START_BIT)

/* default value of HAGCCFG1 (0x09) */
/* #define AW_PID_2071_HAGCCFG1_DEFAULT		(0x3940) */

/* HAGCCFG2 (0x0A) detail */
/* ATTH bit 15:0 (HAGCCFG2 0x0A) */
#define AW_PID_2071_ATTH_START_BIT		(0)
#define AW_PID_2071_ATTH_BITS_LEN		(16)
#define AW_PID_2071_ATTH_MASK			\
	(~(((1<<AW_PID_2071_ATTH_BITS_LEN)-1) << AW_PID_2071_ATTH_START_BIT))

#define AW_PID_2071_ATTH_RESERVED		(0)
#define AW_PID_2071_ATTH_RESERVED_VALUE	\
	(AW_PID_2071_ATTH_RESERVED << AW_PID_2071_ATTH_START_BIT)

#define AW_PID_2071_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2071_ATTH_DEFAULT		\
	(AW_PID_2071_ATTH_DEFAULT_VALUE << AW_PID_2071_ATTH_START_BIT)

/* default value of HAGCCFG2 (0x0A) */
/* #define AW_PID_2071_HAGCCFG2_DEFAULT		(0x0030) */

/* HAGCCFG3 (0x0B) detail */
/* RTTH bit 15:0 (HAGCCFG3 0x0B) */
#define AW_PID_2071_RTTH_START_BIT		(0)
#define AW_PID_2071_RTTH_BITS_LEN		(16)
#define AW_PID_2071_RTTH_MASK			\
	(~(((1<<AW_PID_2071_RTTH_BITS_LEN)-1) << AW_PID_2071_RTTH_START_BIT))

#define AW_PID_2071_RTTH_RESERVED		(0)
#define AW_PID_2071_RTTH_RESERVED_VALUE	\
	(AW_PID_2071_RTTH_RESERVED << AW_PID_2071_RTTH_START_BIT)

#define AW_PID_2071_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2071_RTTH_DEFAULT		\
	(AW_PID_2071_RTTH_DEFAULT_VALUE << AW_PID_2071_RTTH_START_BIT)

/* default value of HAGCCFG3 (0x0B) */
/* #define AW_PID_2071_HAGCCFG3_DEFAULT		(0x01E0) */

/* HAGCCFG4 (0x0C) detail */
/* MPD_DSMO_ZCNT bit 13:10 (HAGCCFG4 0x0C) */
#define AW_PID_2071_MPD_DSMO_ZCNT_START_BIT	(10)
#define AW_PID_2071_MPD_DSMO_ZCNT_BITS_LEN	(4)
#define AW_PID_2071_MPD_DSMO_ZCNT_MASK	\
	(~(((1<<AW_PID_2071_MPD_DSMO_ZCNT_BITS_LEN)-1) << AW_PID_2071_MPD_DSMO_ZCNT_START_BIT))

#define AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT_VALUE	(0)
#define AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT	\
	(AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT_VALUE << AW_PID_2071_MPD_DSMO_ZCNT_START_BIT)

/* DSM_MPD_BYP bit 9 (HAGCCFG4 0x0C) */
#define AW_PID_2071_DSM_MPD_BYP_START_BIT	(9)
#define AW_PID_2071_DSM_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2071_DSM_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2071_DSM_MPD_BYP_BITS_LEN)-1) << AW_PID_2071_DSM_MPD_BYP_START_BIT))

#define AW_PID_2071_DSM_MPD_BYP_WORK	(0)
#define AW_PID_2071_DSM_MPD_BYP_WORK_VALUE	\
	(AW_PID_2071_DSM_MPD_BYP_WORK << AW_PID_2071_DSM_MPD_BYP_START_BIT)

#define AW_PID_2071_DSM_MPD_BYP_BYPASS	(1)
#define AW_PID_2071_DSM_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2071_DSM_MPD_BYP_BYPASS << AW_PID_2071_DSM_MPD_BYP_START_BIT)

#define AW_PID_2071_DSM_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2071_DSM_MPD_BYP_DEFAULT	\
	(AW_PID_2071_DSM_MPD_BYP_DEFAULT_VALUE << AW_PID_2071_DSM_MPD_BYP_START_BIT)

/* AGC_MPD_BYP bit 8 (HAGCCFG4 0x0C) */
#define AW_PID_2071_AGC_MPD_BYP_START_BIT	(8)
#define AW_PID_2071_AGC_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2071_AGC_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2071_AGC_MPD_BYP_BITS_LEN)-1) << AW_PID_2071_AGC_MPD_BYP_START_BIT))

#define AW_PID_2071_AGC_MPD_BYP_WORK	(0)
#define AW_PID_2071_AGC_MPD_BYP_WORK_VALUE	\
	(AW_PID_2071_AGC_MPD_BYP_WORK << AW_PID_2071_AGC_MPD_BYP_START_BIT)

#define AW_PID_2071_AGC_MPD_BYP_BYPASS	(1)
#define AW_PID_2071_AGC_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2071_AGC_MPD_BYP_BYPASS << AW_PID_2071_AGC_MPD_BYP_START_BIT)

#define AW_PID_2071_AGC_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2071_AGC_MPD_BYP_DEFAULT	\
	(AW_PID_2071_AGC_MPD_BYP_DEFAULT_VALUE << AW_PID_2071_AGC_MPD_BYP_START_BIT)

/* HOLDTH bit 7:0 (HAGCCFG4 0x0C) */
#define AW_PID_2071_HOLDTH_START_BIT	(0)
#define AW_PID_2071_HOLDTH_BITS_LEN		(8)
#define AW_PID_2071_HOLDTH_MASK			\
	(~(((1<<AW_PID_2071_HOLDTH_BITS_LEN)-1) << AW_PID_2071_HOLDTH_START_BIT))

#define AW_PID_2071_HOLDTH_RESERVED		(0)
#define AW_PID_2071_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2071_HOLDTH_RESERVED << AW_PID_2071_HOLDTH_START_BIT)

#define AW_PID_2071_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2071_HOLDTH_DEFAULT		\
	(AW_PID_2071_HOLDTH_DEFAULT_VALUE << AW_PID_2071_HOLDTH_START_BIT)

/* default value of HAGCCFG4 (0x0C) */
/* #define AW_PID_2071_HAGCCFG4_DEFAULT		(0x0364) */

/* HAGCCFG5 (0x0D) detail */
/* DSMZTH bit 11:8 (HAGCCFG5 0x0D) */
#define AW_PID_2071_DSMZTH_START_BIT	(8)
#define AW_PID_2071_DSMZTH_BITS_LEN		(4)
#define AW_PID_2071_DSMZTH_MASK			\
	(~(((1<<AW_PID_2071_DSMZTH_BITS_LEN)-1) << AW_PID_2071_DSMZTH_START_BIT))

#define AW_PID_2071_DSMZTH_NO_RESET		(0)
#define AW_PID_2071_DSMZTH_NO_RESET_VALUE	\
	(AW_PID_2071_DSMZTH_NO_RESET << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_64			(1)
#define AW_PID_2071_DSMZTH_64_VALUE		\
	(AW_PID_2071_DSMZTH_64 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_128			(2)
#define AW_PID_2071_DSMZTH_128_VALUE	\
	(AW_PID_2071_DSMZTH_128 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_256			(3)
#define AW_PID_2071_DSMZTH_256_VALUE	\
	(AW_PID_2071_DSMZTH_256 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_512			(4)
#define AW_PID_2071_DSMZTH_512_VALUE	\
	(AW_PID_2071_DSMZTH_512 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_1024			(5)
#define AW_PID_2071_DSMZTH_1024_VALUE	\
	(AW_PID_2071_DSMZTH_1024 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_2048			(6)
#define AW_PID_2071_DSMZTH_2048_VALUE	\
	(AW_PID_2071_DSMZTH_2048 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_4096			(7)
#define AW_PID_2071_DSMZTH_4096_VALUE	\
	(AW_PID_2071_DSMZTH_4096 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_8192			(8)
#define AW_PID_2071_DSMZTH_8192_VALUE	\
	(AW_PID_2071_DSMZTH_8192 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_16384		(9)
#define AW_PID_2071_DSMZTH_16384_VALUE	\
	(AW_PID_2071_DSMZTH_16384 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_32768		(10)
#define AW_PID_2071_DSMZTH_32768_VALUE	\
	(AW_PID_2071_DSMZTH_32768 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_65520		(11)
#define AW_PID_2071_DSMZTH_65520_VALUE	\
	(AW_PID_2071_DSMZTH_65520 << AW_PID_2071_DSMZTH_START_BIT)

#define AW_PID_2071_DSMZTH_DEFAULT_VALUE	(0)
#define AW_PID_2071_DSMZTH_DEFAULT		\
	(AW_PID_2071_DSMZTH_DEFAULT_VALUE << AW_PID_2071_DSMZTH_START_BIT)

/* ADP_GAIN bit 6 (HAGCCFG5 0x0D) */
#define AW_PID_2071_ADP_GAIN_START_BIT	(6)
#define AW_PID_2071_ADP_GAIN_BITS_LEN	(1)
#define AW_PID_2071_ADP_GAIN_MASK		\
	(~(((1<<AW_PID_2071_ADP_GAIN_BITS_LEN)-1) << AW_PID_2071_ADP_GAIN_START_BIT))

#define AW_PID_2071_ADP_GAIN_REG		(0)
#define AW_PID_2071_ADP_GAIN_REG_VALUE	\
	(AW_PID_2071_ADP_GAIN_REG << AW_PID_2071_ADP_GAIN_START_BIT)

#define AW_PID_2071_ADP_GAIN_GEN		(1)
#define AW_PID_2071_ADP_GAIN_GEN_VALUE	\
	(AW_PID_2071_ADP_GAIN_GEN << AW_PID_2071_ADP_GAIN_START_BIT)

#define AW_PID_2071_ADP_GAIN_DEFAULT_VALUE	(1)
#define AW_PID_2071_ADP_GAIN_DEFAULT	\
	(AW_PID_2071_ADP_GAIN_DEFAULT_VALUE << AW_PID_2071_ADP_GAIN_START_BIT)

/* MAX_AGC_LEV bit 5:0 (HAGCCFG5 0x0D) */
#define AW_PID_2071_MAX_AGC_LEV_START_BIT	(0)
#define AW_PID_2071_MAX_AGC_LEV_BITS_LEN	(6)
#define AW_PID_2071_MAX_AGC_LEV_MASK	\
	(~(((1<<AW_PID_2071_MAX_AGC_LEV_BITS_LEN)-1) << AW_PID_2071_MAX_AGC_LEV_START_BIT))

#define AW_PID_2071_MAX_AGC_LEV_DEFAULT_VALUE	(0x1B)
#define AW_PID_2071_MAX_AGC_LEV_DEFAULT	\
	(AW_PID_2071_MAX_AGC_LEV_DEFAULT_VALUE << AW_PID_2071_MAX_AGC_LEV_START_BIT)

/* default value of HAGCCFG5 (0x0D) */
/* #define AW_PID_2071_HAGCCFG5_DEFAULT		(0x005B) */

/* HAGCCFG6 (0x0E) detail */
/* HYSTROOM bit 15:12 (HAGCCFG6 0x0E) */
#define AW_PID_2071_HYSTROOM_START_BIT	(12)
#define AW_PID_2071_HYSTROOM_BITS_LEN	(4)
#define AW_PID_2071_HYSTROOM_MASK		\
	(~(((1<<AW_PID_2071_HYSTROOM_BITS_LEN)-1) << AW_PID_2071_HYSTROOM_START_BIT))

#define AW_PID_2071_HYSTROOM_DEFAULT_VALUE	(0x4)
#define AW_PID_2071_HYSTROOM_DEFAULT	\
	(AW_PID_2071_HYSTROOM_DEFAULT_VALUE << AW_PID_2071_HYSTROOM_START_BIT)

/* HEADROOM bit 11:7 (HAGCCFG6 0x0E) */
#define AW_PID_2071_HEADROOM_START_BIT	(7)
#define AW_PID_2071_HEADROOM_BITS_LEN	(5)
#define AW_PID_2071_HEADROOM_MASK		\
	(~(((1<<AW_PID_2071_HEADROOM_BITS_LEN)-1) << AW_PID_2071_HEADROOM_START_BIT))

#define AW_PID_2071_HEADROOM_DEFAULT_VALUE	(0x8)
#define AW_PID_2071_HEADROOM_DEFAULT	\
	(AW_PID_2071_HEADROOM_DEFAULT_VALUE << AW_PID_2071_HEADROOM_START_BIT)

/* HDCC_DBG bit 6 (HAGCCFG6 0x0E) */
#define AW_PID_2071_HDCC_DBG_START_BIT	(6)
#define AW_PID_2071_HDCC_DBG_BITS_LEN	(1)
#define AW_PID_2071_HDCC_DBG_MASK		\
	(~(((1<<AW_PID_2071_HDCC_DBG_BITS_LEN)-1) << AW_PID_2071_HDCC_DBG_START_BIT))

#define AW_PID_2071_HDCC_DBG_AUTOCONFIG	(0)
#define AW_PID_2071_HDCC_DBG_AUTOCONFIG_VALUE	\
	(AW_PID_2071_HDCC_DBG_AUTOCONFIG << AW_PID_2071_HDCC_DBG_START_BIT)

#define AW_PID_2071_HDCC_DBG_ALPHA_HDCC	(1)
#define AW_PID_2071_HDCC_DBG_ALPHA_HDCC_VALUE	\
	(AW_PID_2071_HDCC_DBG_ALPHA_HDCC << AW_PID_2071_HDCC_DBG_START_BIT)

#define AW_PID_2071_HDCC_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2071_HDCC_DBG_DEFAULT	\
	(AW_PID_2071_HDCC_DBG_DEFAULT_VALUE << AW_PID_2071_HDCC_DBG_START_BIT)

/* SPK_GAIN_DEC bit 4:0 (HAGCCFG6 0x0E) */
#define AW_PID_2071_SPK_GAIN_DEC_START_BIT	(0)
#define AW_PID_2071_SPK_GAIN_DEC_BITS_LEN	(5)
#define AW_PID_2071_SPK_GAIN_DEC_MASK	\
	(~(((1<<AW_PID_2071_SPK_GAIN_DEC_BITS_LEN)-1) << AW_PID_2071_SPK_GAIN_DEC_START_BIT))

#define AW_PID_2071_SPK_GAIN_DEC_DEFAULT_VALUE	(0x12)
#define AW_PID_2071_SPK_GAIN_DEC_DEFAULT	\
	(AW_PID_2071_SPK_GAIN_DEC_DEFAULT_VALUE << AW_PID_2071_SPK_GAIN_DEC_START_BIT)

/* default value of HAGCCFG6 (0x0E) */
/* #define AW_PID_2071_HAGCCFG6_DEFAULT		(0x4412) */

/* HAGCCFG7 (0x0F) detail */
/* EN_MPD bit 15 (HAGCCFG7 0x0F) */
#define AW_PID_2071_EN_MPD_START_BIT	(15)
#define AW_PID_2071_EN_MPD_BITS_LEN		(1)
#define AW_PID_2071_EN_MPD_MASK			\
	(~(((1<<AW_PID_2071_EN_MPD_BITS_LEN)-1) << AW_PID_2071_EN_MPD_START_BIT))

#define AW_PID_2071_EN_MPD_DISABLE		(0)
#define AW_PID_2071_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2071_EN_MPD_DISABLE << AW_PID_2071_EN_MPD_START_BIT)

#define AW_PID_2071_EN_MPD_ENABLE		(1)
#define AW_PID_2071_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2071_EN_MPD_ENABLE << AW_PID_2071_EN_MPD_START_BIT)

#define AW_PID_2071_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2071_EN_MPD_DEFAULT		\
	(AW_PID_2071_EN_MPD_DEFAULT_VALUE << AW_PID_2071_EN_MPD_START_BIT)

/* MPD_TTH bit 14:13 (HAGCCFG7 0x0F) */
#define AW_PID_2071_MPD_TTH_START_BIT	(13)
#define AW_PID_2071_MPD_TTH_BITS_LEN	(2)
#define AW_PID_2071_MPD_TTH_MASK		\
	(~(((1<<AW_PID_2071_MPD_TTH_BITS_LEN)-1) << AW_PID_2071_MPD_TTH_START_BIT))

#define AW_PID_2071_MPD_TTH_0P09S		(0)
#define AW_PID_2071_MPD_TTH_0P09S_VALUE	\
	(AW_PID_2071_MPD_TTH_0P09S << AW_PID_2071_MPD_TTH_START_BIT)

#define AW_PID_2071_MPD_TTH_0P18S		(1)
#define AW_PID_2071_MPD_TTH_0P18S_VALUE	\
	(AW_PID_2071_MPD_TTH_0P18S << AW_PID_2071_MPD_TTH_START_BIT)

#define AW_PID_2071_MPD_TTH_0P36S		(2)
#define AW_PID_2071_MPD_TTH_0P36S_VALUE	\
	(AW_PID_2071_MPD_TTH_0P36S << AW_PID_2071_MPD_TTH_START_BIT)

#define AW_PID_2071_MPD_TTH_0P70S		(3)
#define AW_PID_2071_MPD_TTH_0P70S_VALUE	\
	(AW_PID_2071_MPD_TTH_0P70S << AW_PID_2071_MPD_TTH_START_BIT)

#define AW_PID_2071_MPD_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2071_MPD_TTH_DEFAULT		\
	(AW_PID_2071_MPD_TTH_DEFAULT_VALUE << AW_PID_2071_MPD_TTH_START_BIT)

/* MPD_RTH bit 12:10 (HAGCCFG7 0x0F) */
#define AW_PID_2071_MPD_RTH_START_BIT	(10)
#define AW_PID_2071_MPD_RTH_BITS_LEN	(3)
#define AW_PID_2071_MPD_RTH_MASK		\
	(~(((1<<AW_PID_2071_MPD_RTH_BITS_LEN)-1) << AW_PID_2071_MPD_RTH_START_BIT))

#define AW_PID_2071_MPD_RTH_MINUS_45DB	(0)
#define AW_PID_2071_MPD_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_45DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_51DB	(1)
#define AW_PID_2071_MPD_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_51DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_54DB	(2)
#define AW_PID_2071_MPD_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_54DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_57DB	(3)
#define AW_PID_2071_MPD_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_57DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_59DB	(4)
#define AW_PID_2071_MPD_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_59DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_62DB	(5)
#define AW_PID_2071_MPD_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_62DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_66DB	(6)
#define AW_PID_2071_MPD_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_66DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_MINUS_100DB	(7)
#define AW_PID_2071_MPD_RTH_MINUS_100DB_VALUE	\
	(AW_PID_2071_MPD_RTH_MINUS_100DB << AW_PID_2071_MPD_RTH_START_BIT)

#define AW_PID_2071_MPD_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2071_MPD_RTH_DEFAULT		\
	(AW_PID_2071_MPD_RTH_DEFAULT_VALUE << AW_PID_2071_MPD_RTH_START_BIT)

/* MPD_ATH bit 9:7 (HAGCCFG7 0x0F) */
#define AW_PID_2071_MPD_ATH_START_BIT	(7)
#define AW_PID_2071_MPD_ATH_BITS_LEN	(3)
#define AW_PID_2071_MPD_ATH_MASK		\
	(~(((1<<AW_PID_2071_MPD_ATH_BITS_LEN)-1) << AW_PID_2071_MPD_ATH_START_BIT))

#define AW_PID_2071_MPD_ATH_MINUS_45DB	(0)
#define AW_PID_2071_MPD_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_45DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_51DB	(1)
#define AW_PID_2071_MPD_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_51DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_54DB	(2)
#define AW_PID_2071_MPD_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_54DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_57DB	(3)
#define AW_PID_2071_MPD_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_57DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_59DB	(4)
#define AW_PID_2071_MPD_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_59DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_62DB	(5)
#define AW_PID_2071_MPD_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_62DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_66DB	(6)
#define AW_PID_2071_MPD_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_66DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_MINUS_100DB	(7)
#define AW_PID_2071_MPD_ATH_MINUS_100DB_VALUE	\
	(AW_PID_2071_MPD_ATH_MINUS_100DB << AW_PID_2071_MPD_ATH_START_BIT)

#define AW_PID_2071_MPD_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2071_MPD_ATH_DEFAULT		\
	(AW_PID_2071_MPD_ATH_DEFAULT_VALUE << AW_PID_2071_MPD_ATH_START_BIT)

/* INIT_GAIN bit 6:0 (HAGCCFG7 0x0F) */
#define AW_PID_2071_INIT_GAIN_START_BIT	(0)
#define AW_PID_2071_INIT_GAIN_BITS_LEN	(7)
#define AW_PID_2071_INIT_GAIN_MASK		\
	(~(((1<<AW_PID_2071_INIT_GAIN_BITS_LEN)-1) << AW_PID_2071_INIT_GAIN_START_BIT))

#define AW_PID_2071_INIT_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2071_INIT_GAIN_DEFAULT	\
	(AW_PID_2071_INIT_GAIN_DEFAULT_VALUE << AW_PID_2071_INIT_GAIN_START_BIT)

/* default value of HAGCCFG7 (0x0F) */
/* #define AW_PID_2071_HAGCCFG7_DEFAULT		(0xEE80) */

/* HAGCST (0x10) detail */
/* SPK_GAIN_ST bit 10:8 (HAGCST 0x10) */
#define AW_PID_2071_SPK_GAIN_ST_START_BIT	(8)
#define AW_PID_2071_SPK_GAIN_ST_BITS_LEN	(3)
#define AW_PID_2071_SPK_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2071_SPK_GAIN_ST_BITS_LEN)-1) << AW_PID_2071_SPK_GAIN_ST_START_BIT))

#define AW_PID_2071_SPK_GAIN_ST_6		(0)
#define AW_PID_2071_SPK_GAIN_ST_6_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_6 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_7		(1)
#define AW_PID_2071_SPK_GAIN_ST_7_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_7 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_10P6	(2)
#define AW_PID_2071_SPK_GAIN_ST_10P6_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_10P6 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_12		(3)
#define AW_PID_2071_SPK_GAIN_ST_12_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_12 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_14		(4)
#define AW_PID_2071_SPK_GAIN_ST_14_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_14 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_DEFAULT_VALUE	(0x4)
#define AW_PID_2071_SPK_GAIN_ST_DEFAULT	\
	(AW_PID_2071_SPK_GAIN_ST_DEFAULT_VALUE << AW_PID_2071_SPK_GAIN_ST_START_BIT)

/* BSTVOUT_ST bit 5:0 (HAGCST 0x10) */
#define AW_PID_2071_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2071_BSTVOUT_ST_BITS_LEN	(6)
#define AW_PID_2071_BSTVOUT_ST_MASK		\
	(~(((1<<AW_PID_2071_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2071_BSTVOUT_ST_START_BIT))

#define AW_PID_2071_BSTVOUT_ST_3P125V	(0)
#define AW_PID_2071_BSTVOUT_ST_3P125V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P125V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P25V	(1)
#define AW_PID_2071_BSTVOUT_ST_3P25V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P25V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P375V	(2)
#define AW_PID_2071_BSTVOUT_ST_3P375V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P375V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P5V		(3)
#define AW_PID_2071_BSTVOUT_ST_3P5V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P5V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_10P25V	(57)
#define AW_PID_2071_BSTVOUT_ST_10P25V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_10P25V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2071_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2071_BSTVOUT_ST_START_BIT)

/* default value of HAGCST (0x10) */
/* #define AW_PID_2071_HAGCST_DEFAULT		(0x0400) */

/* PRODID (0x11) detail */
/* PRODUCT_ID bit 2:0 (PRODID 0x11) */
#define AW_PID_2071_PRODUCT_ID_START_BIT	(0)
#define AW_PID_2071_PRODUCT_ID_BITS_LEN	(3)
#define AW_PID_2071_PRODUCT_ID_MASK		\
	(~(((1<<AW_PID_2071_PRODUCT_ID_BITS_LEN)-1) << AW_PID_2071_PRODUCT_ID_START_BIT))

#define AW_PID_2071_PRODUCT_ID_DEFAULT_VALUE	(0)
#define AW_PID_2071_PRODUCT_ID_DEFAULT	\
	(AW_PID_2071_PRODUCT_ID_DEFAULT_VALUE << AW_PID_2071_PRODUCT_ID_START_BIT)

/* default value of PRODID (0x11) */
/* #define AW_PID_2071_PRODID_DEFAULT		(0x0000) */

/* VBAT (0x12) detail */
/* VBAT_DET bit 9:0 (VBAT 0x12) */
#define AW_PID_2071_VBAT_DET_START_BIT	(0)
#define AW_PID_2071_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2071_VBAT_DET_MASK		\
	(~(((1<<AW_PID_2071_VBAT_DET_BITS_LEN)-1) << AW_PID_2071_VBAT_DET_START_BIT))

#define AW_PID_2071_VBAT_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2071_VBAT_DET_DEFAULT	\
	(AW_PID_2071_VBAT_DET_DEFAULT_VALUE << AW_PID_2071_VBAT_DET_START_BIT)

/* default value of VBAT (0x12) */
/* #define AW_PID_2071_VBAT_DEFAULT		(0x0263) */

/* TEMP (0x13) detail */
/* TEMP_DET bit 9:0 (TEMP 0x13) */
#define AW_PID_2071_TEMP_DET_START_BIT	(0)
#define AW_PID_2071_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2071_TEMP_DET_MASK		\
	(~(((1<<AW_PID_2071_TEMP_DET_BITS_LEN)-1) << AW_PID_2071_TEMP_DET_START_BIT))

#define AW_PID_2071_TEMP_DET_MINUS_40_DEGREE	(0x3D8)
#define AW_PID_2071_TEMP_DET_MINUS_40_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_MINUS_40_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_0_DEGREE	(0x00)
#define AW_PID_2071_TEMP_DET_0_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_0_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_1_DEGREE	(0x01)
#define AW_PID_2071_TEMP_DET_1_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_1_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_25_DEGREE	(0x19)
#define AW_PID_2071_TEMP_DET_25_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_25_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_55_DEGREE	(0x37)
#define AW_PID_2071_TEMP_DET_55_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_55_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2071_TEMP_DET_DEFAULT	\
	(AW_PID_2071_TEMP_DET_DEFAULT_VALUE << AW_PID_2071_TEMP_DET_START_BIT)

/* default value of TEMP (0x13) */
/* #define AW_PID_2071_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x14) detail */
/* PVDD_DET bit 9:0 (PVDD 0x14) */
#define AW_PID_2071_PVDD_DET_START_BIT	(0)
#define AW_PID_2071_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2071_PVDD_DET_MASK		\
	(~(((1<<AW_PID_2071_PVDD_DET_BITS_LEN)-1) << AW_PID_2071_PVDD_DET_START_BIT))

#define AW_PID_2071_PVDD_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2071_PVDD_DET_DEFAULT	\
	(AW_PID_2071_PVDD_DET_DEFAULT_VALUE << AW_PID_2071_PVDD_DET_START_BIT)

/* default value of PVDD (0x14) */
/* #define AW_PID_2071_PVDD_DEFAULT		(0x0263) */

/* HAGCCFG8 (0x15) detail */
/* ALPHA_HDCC bit 15:13 (HAGCCFG8 0x15) */
#define AW_PID_2071_ALPHA_HDCC_START_BIT	(13)
#define AW_PID_2071_ALPHA_HDCC_BITS_LEN	(3)
#define AW_PID_2071_ALPHA_HDCC_MASK		\
	(~(((1<<AW_PID_2071_ALPHA_HDCC_BITS_LEN)-1) << AW_PID_2071_ALPHA_HDCC_START_BIT))

#define AW_PID_2071_ALPHA_HDCC_DEFAULT_VALUE	(4)
#define AW_PID_2071_ALPHA_HDCC_DEFAULT	\
	(AW_PID_2071_ALPHA_HDCC_DEFAULT_VALUE << AW_PID_2071_ALPHA_HDCC_START_BIT)

/* DSM_OSR bit 12 (HAGCCFG8 0x15) */
#define AW_PID_2071_DSM_OSR_START_BIT	(12)
#define AW_PID_2071_DSM_OSR_BITS_LEN	(1)
#define AW_PID_2071_DSM_OSR_MASK		\
	(~(((1<<AW_PID_2071_DSM_OSR_BITS_LEN)-1) << AW_PID_2071_DSM_OSR_START_BIT))

#define AW_PID_2071_DSM_OSR_384_KHZ		(0)
#define AW_PID_2071_DSM_OSR_384_KHZ_VALUE	\
	(AW_PID_2071_DSM_OSR_384_KHZ << AW_PID_2071_DSM_OSR_START_BIT)

#define AW_PID_2071_DSM_OSR_768_KHZ		(1)
#define AW_PID_2071_DSM_OSR_768_KHZ_VALUE	\
	(AW_PID_2071_DSM_OSR_768_KHZ << AW_PID_2071_DSM_OSR_START_BIT)

#define AW_PID_2071_DSM_OSR_DEFAULT_VALUE	(0)
#define AW_PID_2071_DSM_OSR_DEFAULT		\
	(AW_PID_2071_DSM_OSR_DEFAULT_VALUE << AW_PID_2071_DSM_OSR_START_BIT)

/* DSME bit 11 (HAGCCFG8 0x15) */
#define AW_PID_2071_DSME_START_BIT		(11)
#define AW_PID_2071_DSME_BITS_LEN		(1)
#define AW_PID_2071_DSME_MASK			\
	(~(((1<<AW_PID_2071_DSME_BITS_LEN)-1) << AW_PID_2071_DSME_START_BIT))

#define AW_PID_2071_DSME_DISABLE		(0)
#define AW_PID_2071_DSME_DISABLE_VALUE	\
	(AW_PID_2071_DSME_DISABLE << AW_PID_2071_DSME_START_BIT)

#define AW_PID_2071_DSME_ENABLE			(1)
#define AW_PID_2071_DSME_ENABLE_VALUE	\
	(AW_PID_2071_DSME_ENABLE << AW_PID_2071_DSME_START_BIT)

#define AW_PID_2071_DSME_DEFAULT_VALUE	(1)
#define AW_PID_2071_DSME_DEFAULT		\
	(AW_PID_2071_DSME_DEFAULT_VALUE << AW_PID_2071_DSME_START_BIT)

/* DSM_TEST bit 10 (HAGCCFG8 0x15) */
#define AW_PID_2071_DSM_TEST_START_BIT	(10)
#define AW_PID_2071_DSM_TEST_BITS_LEN	(1)
#define AW_PID_2071_DSM_TEST_MASK		\
	(~(((1<<AW_PID_2071_DSM_TEST_BITS_LEN)-1) << AW_PID_2071_DSM_TEST_START_BIT))

#define AW_PID_2071_DSM_TEST_DISABLE	(0)
#define AW_PID_2071_DSM_TEST_DISABLE_VALUE	\
	(AW_PID_2071_DSM_TEST_DISABLE << AW_PID_2071_DSM_TEST_START_BIT)

#define AW_PID_2071_DSM_TEST_ENABLE		(1)
#define AW_PID_2071_DSM_TEST_ENABLE_VALUE	\
	(AW_PID_2071_DSM_TEST_ENABLE << AW_PID_2071_DSM_TEST_START_BIT)

#define AW_PID_2071_DSM_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2071_DSM_TEST_DEFAULT	\
	(AW_PID_2071_DSM_TEST_DEFAULT_VALUE << AW_PID_2071_DSM_TEST_START_BIT)

/* PWM_OFE bit 9 (HAGCCFG8 0x15) */
#define AW_PID_2071_PWM_OFE_START_BIT	(9)
#define AW_PID_2071_PWM_OFE_BITS_LEN	(1)
#define AW_PID_2071_PWM_OFE_MASK		\
	(~(((1<<AW_PID_2071_PWM_OFE_BITS_LEN)-1) << AW_PID_2071_PWM_OFE_START_BIT))

#define AW_PID_2071_PWM_OFE_DISABLE		(0)
#define AW_PID_2071_PWM_OFE_DISABLE_VALUE	\
	(AW_PID_2071_PWM_OFE_DISABLE << AW_PID_2071_PWM_OFE_START_BIT)

#define AW_PID_2071_PWM_OFE_ENABLE		(1)
#define AW_PID_2071_PWM_OFE_ENABLE_VALUE	\
	(AW_PID_2071_PWM_OFE_ENABLE << AW_PID_2071_PWM_OFE_START_BIT)

#define AW_PID_2071_PWM_OFE_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_OFE_DEFAULT		\
	(AW_PID_2071_PWM_OFE_DEFAULT_VALUE << AW_PID_2071_PWM_OFE_START_BIT)

/* IIC_GEN_ADDR bit 8:2 (HAGCCFG8 0x15) */
#define AW_PID_2071_IIC_GEN_ADDR_START_BIT	(2)
#define AW_PID_2071_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2071_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2071_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2071_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2071_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2071_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2071_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2071_IIC_GEN_ADDR_START_BIT)

/* IIC_GEN_EN bit 1 (HAGCCFG8 0x15) */
#define AW_PID_2071_IIC_GEN_EN_START_BIT	(1)
#define AW_PID_2071_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2071_IIC_GEN_EN_MASK		\
	(~(((1<<AW_PID_2071_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2071_IIC_GEN_EN_START_BIT))

#define AW_PID_2071_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2071_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2071_IIC_GEN_EN_DISABLE << AW_PID_2071_IIC_GEN_EN_START_BIT)

#define AW_PID_2071_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2071_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2071_IIC_GEN_EN_ENABLE << AW_PID_2071_IIC_GEN_EN_START_BIT)

#define AW_PID_2071_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2071_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2071_IIC_GEN_EN_START_BIT)

/* default value of HAGCCFG8 (0x15) */
/* #define AW_PID_2071_HAGCCFG8_DEFAULT		(0x8838) */

/* DBGCTRL (0x20) detail */
/* DITHER_EN bit 13 (DBGCTRL 0x20) */
#define AW_PID_2071_DITHER_EN_START_BIT	(13)
#define AW_PID_2071_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2071_DITHER_EN_MASK		\
	(~(((1<<AW_PID_2071_DITHER_EN_BITS_LEN)-1) << AW_PID_2071_DITHER_EN_START_BIT))

#define AW_PID_2071_DITHER_EN_DISABLE	(0)
#define AW_PID_2071_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2071_DITHER_EN_DISABLE << AW_PID_2071_DITHER_EN_START_BIT)

#define AW_PID_2071_DITHER_EN_ENABLE	(1)
#define AW_PID_2071_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2071_DITHER_EN_ENABLE << AW_PID_2071_DITHER_EN_START_BIT)

#define AW_PID_2071_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_DITHER_EN_DEFAULT	\
	(AW_PID_2071_DITHER_EN_DEFAULT_VALUE << AW_PID_2071_DITHER_EN_START_BIT)

/* NAMUTE bit 12 (DBGCTRL 0x20) */
#define AW_PID_2071_NAMUTE_START_BIT	(12)
#define AW_PID_2071_NAMUTE_BITS_LEN		(1)
#define AW_PID_2071_NAMUTE_MASK			\
	(~(((1<<AW_PID_2071_NAMUTE_BITS_LEN)-1) << AW_PID_2071_NAMUTE_START_BIT))

#define AW_PID_2071_NAMUTE_AUTO_MUTE	(0)
#define AW_PID_2071_NAMUTE_AUTO_MUTE_VALUE	\
	(AW_PID_2071_NAMUTE_AUTO_MUTE << AW_PID_2071_NAMUTE_START_BIT)

#define AW_PID_2071_NAMUTE_NO_MUTE		(1)
#define AW_PID_2071_NAMUTE_NO_MUTE_VALUE	\
	(AW_PID_2071_NAMUTE_NO_MUTE << AW_PID_2071_NAMUTE_START_BIT)

#define AW_PID_2071_NAMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2071_NAMUTE_DEFAULT		\
	(AW_PID_2071_NAMUTE_DEFAULT_VALUE << AW_PID_2071_NAMUTE_START_BIT)

/* DISNCKRST bit 11 (DBGCTRL 0x20) */
#define AW_PID_2071_DISNCKRST_START_BIT	(11)
#define AW_PID_2071_DISNCKRST_BITS_LEN	(1)
#define AW_PID_2071_DISNCKRST_MASK		\
	(~(((1<<AW_PID_2071_DISNCKRST_BITS_LEN)-1) << AW_PID_2071_DISNCKRST_START_BIT))

#define AW_PID_2071_DISNCKRST_AUTO_RESET	(0)
#define AW_PID_2071_DISNCKRST_AUTO_RESET_VALUE	\
	(AW_PID_2071_DISNCKRST_AUTO_RESET << AW_PID_2071_DISNCKRST_START_BIT)

#define AW_PID_2071_DISNCKRST_NO_RESET	(1)
#define AW_PID_2071_DISNCKRST_NO_RESET_VALUE	\
	(AW_PID_2071_DISNCKRST_NO_RESET << AW_PID_2071_DISNCKRST_START_BIT)

#define AW_PID_2071_DISNCKRST_DEFAULT_VALUE	(0)
#define AW_PID_2071_DISNCKRST_DEFAULT	\
	(AW_PID_2071_DISNCKRST_DEFAULT_VALUE << AW_PID_2071_DISNCKRST_START_BIT)

/* DISPLLRST bit 10 (DBGCTRL 0x20) */
#define AW_PID_2071_DISPLLRST_START_BIT	(10)
#define AW_PID_2071_DISPLLRST_BITS_LEN	(1)
#define AW_PID_2071_DISPLLRST_MASK		\
	(~(((1<<AW_PID_2071_DISPLLRST_BITS_LEN)-1) << AW_PID_2071_DISPLLRST_START_BIT))

#define AW_PID_2071_DISPLLRST_AUTO_RESET	(0)
#define AW_PID_2071_DISPLLRST_AUTO_RESET_VALUE	\
	(AW_PID_2071_DISPLLRST_AUTO_RESET << AW_PID_2071_DISPLLRST_START_BIT)

#define AW_PID_2071_DISPLLRST_NO_RESET	(1)
#define AW_PID_2071_DISPLLRST_NO_RESET_VALUE	\
	(AW_PID_2071_DISPLLRST_NO_RESET << AW_PID_2071_DISPLLRST_START_BIT)

#define AW_PID_2071_DISPLLRST_DEFAULT_VALUE	(0)
#define AW_PID_2071_DISPLLRST_DEFAULT	\
	(AW_PID_2071_DISPLLRST_DEFAULT_VALUE << AW_PID_2071_DISPLLRST_START_BIT)

/* CLKMD bit 9 (DBGCTRL 0x20) */
#define AW_PID_2071_CLKMD_START_BIT		(9)
#define AW_PID_2071_CLKMD_BITS_LEN		(1)
#define AW_PID_2071_CLKMD_MASK			\
	(~(((1<<AW_PID_2071_CLKMD_BITS_LEN)-1) << AW_PID_2071_CLKMD_START_BIT))

#define AW_PID_2071_CLKMD_98MHZ			(0)
#define AW_PID_2071_CLKMD_98MHZ_VALUE	\
	(AW_PID_2071_CLKMD_98MHZ << AW_PID_2071_CLKMD_START_BIT)

#define AW_PID_2071_CLKMD_49MHZ			(1)
#define AW_PID_2071_CLKMD_49MHZ_VALUE	\
	(AW_PID_2071_CLKMD_49MHZ << AW_PID_2071_CLKMD_START_BIT)

#define AW_PID_2071_CLKMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLKMD_DEFAULT		\
	(AW_PID_2071_CLKMD_DEFAULT_VALUE << AW_PID_2071_CLKMD_START_BIT)

/* CDAPD bit 8 (DBGCTRL 0x20) */
#define AW_PID_2071_CDAPD_START_BIT		(8)
#define AW_PID_2071_CDAPD_BITS_LEN		(1)
#define AW_PID_2071_CDAPD_MASK			\
	(~(((1<<AW_PID_2071_CDAPD_BITS_LEN)-1) << AW_PID_2071_CDAPD_START_BIT))

#define AW_PID_2071_CDAPD_WORKING		(0)
#define AW_PID_2071_CDAPD_WORKING_VALUE	\
	(AW_PID_2071_CDAPD_WORKING << AW_PID_2071_CDAPD_START_BIT)

#define AW_PID_2071_CDAPD_POWER_DOWN	(1)
#define AW_PID_2071_CDAPD_POWER_DOWN_VALUE	\
	(AW_PID_2071_CDAPD_POWER_DOWN << AW_PID_2071_CDAPD_START_BIT)

#define AW_PID_2071_CDAPD_DEFAULT_VALUE	(0)
#define AW_PID_2071_CDAPD_DEFAULT		\
	(AW_PID_2071_CDAPD_DEFAULT_VALUE << AW_PID_2071_CDAPD_START_BIT)

/* LPBK bit 7:6 (DBGCTRL 0x20) */
#define AW_PID_2071_LPBK_START_BIT		(6)
#define AW_PID_2071_LPBK_BITS_LEN		(2)
#define AW_PID_2071_LPBK_MASK			\
	(~(((1<<AW_PID_2071_LPBK_BITS_LEN)-1) << AW_PID_2071_LPBK_START_BIT))

#define AW_PID_2071_LPBK_DISABLE		(0)
#define AW_PID_2071_LPBK_DISABLE_VALUE	\
	(AW_PID_2071_LPBK_DISABLE << AW_PID_2071_LPBK_START_BIT)

#define AW_PID_2071_LPBK_FARMINUS_BACK	(1)
#define AW_PID_2071_LPBK_FARMINUS_BACK_VALUE	\
	(AW_PID_2071_LPBK_FARMINUS_BACK << AW_PID_2071_LPBK_START_BIT)

#define AW_PID_2071_LPBK_NEARMINUS_BACK	(2)
#define AW_PID_2071_LPBK_NEARMINUS_BACK_VALUE	\
	(AW_PID_2071_LPBK_NEARMINUS_BACK << AW_PID_2071_LPBK_START_BIT)

#define AW_PID_2071_LPBK_RESERVED		(3)
#define AW_PID_2071_LPBK_RESERVED_VALUE	\
	(AW_PID_2071_LPBK_RESERVED << AW_PID_2071_LPBK_START_BIT)

#define AW_PID_2071_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2071_LPBK_DEFAULT		\
	(AW_PID_2071_LPBK_DEFAULT_VALUE << AW_PID_2071_LPBK_START_BIT)

/* I2SRST bit 5 (DBGCTRL 0x20) */
#define AW_PID_2071_I2SRST_START_BIT	(5)
#define AW_PID_2071_I2SRST_BITS_LEN		(1)
#define AW_PID_2071_I2SRST_MASK			\
	(~(((1<<AW_PID_2071_I2SRST_BITS_LEN)-1) << AW_PID_2071_I2SRST_START_BIT))

#define AW_PID_2071_I2SRST_WORKING		(0)
#define AW_PID_2071_I2SRST_WORKING_VALUE	\
	(AW_PID_2071_I2SRST_WORKING << AW_PID_2071_I2SRST_START_BIT)

#define AW_PID_2071_I2SRST_RESET		(1)
#define AW_PID_2071_I2SRST_RESET_VALUE	\
	(AW_PID_2071_I2SRST_RESET << AW_PID_2071_I2SRST_START_BIT)

#define AW_PID_2071_I2SRST_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SRST_DEFAULT		\
	(AW_PID_2071_I2SRST_DEFAULT_VALUE << AW_PID_2071_I2SRST_START_BIT)

/* SYSRST bit 4 (DBGCTRL 0x20) */
#define AW_PID_2071_SYSRST_START_BIT	(4)
#define AW_PID_2071_SYSRST_BITS_LEN		(1)
#define AW_PID_2071_SYSRST_MASK			\
	(~(((1<<AW_PID_2071_SYSRST_BITS_LEN)-1) << AW_PID_2071_SYSRST_START_BIT))

#define AW_PID_2071_SYSRST_WORKING		(0)
#define AW_PID_2071_SYSRST_WORKING_VALUE	\
	(AW_PID_2071_SYSRST_WORKING << AW_PID_2071_SYSRST_START_BIT)

#define AW_PID_2071_SYSRST_RESET		(1)
#define AW_PID_2071_SYSRST_RESET_VALUE	\
	(AW_PID_2071_SYSRST_RESET << AW_PID_2071_SYSRST_START_BIT)

#define AW_PID_2071_SYSRST_DEFAULT_VALUE	(0)
#define AW_PID_2071_SYSRST_DEFAULT		\
	(AW_PID_2071_SYSRST_DEFAULT_VALUE << AW_PID_2071_SYSRST_START_BIT)

/* PDUVL bit 2 (DBGCTRL 0x20) */
#define AW_PID_2071_PDUVL_START_BIT		(2)
#define AW_PID_2071_PDUVL_BITS_LEN		(1)
#define AW_PID_2071_PDUVL_MASK			\
	(~(((1<<AW_PID_2071_PDUVL_BITS_LEN)-1) << AW_PID_2071_PDUVL_START_BIT))

#define AW_PID_2071_PDUVL_NORMAL_WORKING	(0)
#define AW_PID_2071_PDUVL_NORMAL_WORKING_VALUE	\
	(AW_PID_2071_PDUVL_NORMAL_WORKING << AW_PID_2071_PDUVL_START_BIT)

#define AW_PID_2071_PDUVL_POWER_DOWN	(1)
#define AW_PID_2071_PDUVL_POWER_DOWN_VALUE	\
	(AW_PID_2071_PDUVL_POWER_DOWN << AW_PID_2071_PDUVL_START_BIT)

#define AW_PID_2071_PDUVL_DEFAULT_VALUE	(0)
#define AW_PID_2071_PDUVL_DEFAULT		\
	(AW_PID_2071_PDUVL_DEFAULT_VALUE << AW_PID_2071_PDUVL_START_BIT)

/* VSNPD bit 1 (DBGCTRL 0x20) */
#define AW_PID_2071_VSNPD_START_BIT		(1)
#define AW_PID_2071_VSNPD_BITS_LEN		(1)
#define AW_PID_2071_VSNPD_MASK			\
	(~(((1<<AW_PID_2071_VSNPD_BITS_LEN)-1) << AW_PID_2071_VSNPD_START_BIT))

#define AW_PID_2071_VSNPD_WORKING		(0)
#define AW_PID_2071_VSNPD_WORKING_VALUE	\
	(AW_PID_2071_VSNPD_WORKING << AW_PID_2071_VSNPD_START_BIT)

#define AW_PID_2071_VSNPD_POWER_DOWN	(1)
#define AW_PID_2071_VSNPD_POWER_DOWN_VALUE	\
	(AW_PID_2071_VSNPD_POWER_DOWN << AW_PID_2071_VSNPD_START_BIT)

#define AW_PID_2071_VSNPD_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSNPD_DEFAULT		\
	(AW_PID_2071_VSNPD_DEFAULT_VALUE << AW_PID_2071_VSNPD_START_BIT)

/* SYSCE bit 0 (DBGCTRL 0x20) */
#define AW_PID_2071_SYSCE_START_BIT		(0)
#define AW_PID_2071_SYSCE_BITS_LEN		(1)
#define AW_PID_2071_SYSCE_MASK			\
	(~(((1<<AW_PID_2071_SYSCE_BITS_LEN)-1) << AW_PID_2071_SYSCE_START_BIT))

#define AW_PID_2071_SYSCE_DISABLE		(0)
#define AW_PID_2071_SYSCE_DISABLE_VALUE	\
	(AW_PID_2071_SYSCE_DISABLE << AW_PID_2071_SYSCE_START_BIT)

#define AW_PID_2071_SYSCE_ENBALE		(1)
#define AW_PID_2071_SYSCE_ENBALE_VALUE	\
	(AW_PID_2071_SYSCE_ENBALE << AW_PID_2071_SYSCE_START_BIT)

#define AW_PID_2071_SYSCE_DEFAULT_VALUE	(1)
#define AW_PID_2071_SYSCE_DEFAULT		\
	(AW_PID_2071_SYSCE_DEFAULT_VALUE << AW_PID_2071_SYSCE_START_BIT)

/* default value of DBGCTRL (0x20) */
/* #define AW_PID_2071_DBGCTRL_DEFAULT		(0x0001) */

/* I2SINT (0x21) detail */
/* DSM_SAT_FLG bit 9:4 (I2SINT 0x21) */
#define AW_PID_2071_DSM_SAT_FLG_START_BIT	(4)
#define AW_PID_2071_DSM_SAT_FLG_BITS_LEN	(6)
#define AW_PID_2071_DSM_SAT_FLG_MASK	\
	(~(((1<<AW_PID_2071_DSM_SAT_FLG_BITS_LEN)-1) << AW_PID_2071_DSM_SAT_FLG_START_BIT))

#define AW_PID_2071_DSM_SAT_FLG_DOUT_SATURATION_FLAG	(1)
#define AW_PID_2071_DSM_SAT_FLG_DOUT_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_DOUT_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_Y4_SATURATION_FLAG	(2)
#define AW_PID_2071_DSM_SAT_FLG_Y4_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_Y4_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_Y3_SATURATION_FLAG	(4)
#define AW_PID_2071_DSM_SAT_FLG_Y3_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_Y3_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_Y2_SATURATION_FLAG	(8)
#define AW_PID_2071_DSM_SAT_FLG_Y2_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_Y2_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_Y1_SATURATION_FLAG	(16)
#define AW_PID_2071_DSM_SAT_FLG_Y1_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_Y1_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_X0_SATURATION_FLAG	(32)
#define AW_PID_2071_DSM_SAT_FLG_X0_SATURATION_FLAG_VALUE	\
	(AW_PID_2071_DSM_SAT_FLG_X0_SATURATION_FLAG << AW_PID_2071_DSM_SAT_FLG_START_BIT)

#define AW_PID_2071_DSM_SAT_FLG_DEFAULT_VALUE	(0)
#define AW_PID_2071_DSM_SAT_FLG_DEFAULT	\
	(AW_PID_2071_DSM_SAT_FLG_DEFAULT_VALUE << AW_PID_2071_DSM_SAT_FLG_START_BIT)

/* DPSTAT bit 2 (I2SINT 0x21) */
#define AW_PID_2071_DPSTAT_START_BIT	(2)
#define AW_PID_2071_DPSTAT_BITS_LEN		(1)
#define AW_PID_2071_DPSTAT_MASK			\
	(~(((1<<AW_PID_2071_DPSTAT_BITS_LEN)-1) << AW_PID_2071_DPSTAT_START_BIT))

#define AW_PID_2071_DPSTAT_NOTMINUS_READY	(0)
#define AW_PID_2071_DPSTAT_NOTMINUS_READY_VALUE	\
	(AW_PID_2071_DPSTAT_NOTMINUS_READY << AW_PID_2071_DPSTAT_START_BIT)

#define AW_PID_2071_DPSTAT_READY		(1)
#define AW_PID_2071_DPSTAT_READY_VALUE	\
	(AW_PID_2071_DPSTAT_READY << AW_PID_2071_DPSTAT_START_BIT)

#define AW_PID_2071_DPSTAT_DEFAULT_VALUE	(0)
#define AW_PID_2071_DPSTAT_DEFAULT		\
	(AW_PID_2071_DPSTAT_DEFAULT_VALUE << AW_PID_2071_DPSTAT_START_BIT)

/* I2SROVS bit 1 (I2SINT 0x21) */
#define AW_PID_2071_I2SROVS_START_BIT	(1)
#define AW_PID_2071_I2SROVS_BITS_LEN	(1)
#define AW_PID_2071_I2SROVS_MASK		\
	(~(((1<<AW_PID_2071_I2SROVS_BITS_LEN)-1) << AW_PID_2071_I2SROVS_START_BIT))

#define AW_PID_2071_I2SROVS_OVERFLOW	(1)
#define AW_PID_2071_I2SROVS_OVERFLOW_VALUE	\
	(AW_PID_2071_I2SROVS_OVERFLOW << AW_PID_2071_I2SROVS_START_BIT)

#define AW_PID_2071_I2SROVS_NORMAL		(0)
#define AW_PID_2071_I2SROVS_NORMAL_VALUE	\
	(AW_PID_2071_I2SROVS_NORMAL << AW_PID_2071_I2SROVS_START_BIT)

#define AW_PID_2071_I2SROVS_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SROVS_DEFAULT		\
	(AW_PID_2071_I2SROVS_DEFAULT_VALUE << AW_PID_2071_I2SROVS_START_BIT)

/* I2STOVS bit 0 (I2SINT 0x21) */
#define AW_PID_2071_I2STOVS_START_BIT	(0)
#define AW_PID_2071_I2STOVS_BITS_LEN	(1)
#define AW_PID_2071_I2STOVS_MASK		\
	(~(((1<<AW_PID_2071_I2STOVS_BITS_LEN)-1) << AW_PID_2071_I2STOVS_START_BIT))

#define AW_PID_2071_I2STOVS_OVERFLOW	(1)
#define AW_PID_2071_I2STOVS_OVERFLOW_VALUE	\
	(AW_PID_2071_I2STOVS_OVERFLOW << AW_PID_2071_I2STOVS_START_BIT)

#define AW_PID_2071_I2STOVS_NORMAL		(0)
#define AW_PID_2071_I2STOVS_NORMAL_VALUE	\
	(AW_PID_2071_I2STOVS_NORMAL << AW_PID_2071_I2STOVS_START_BIT)

#define AW_PID_2071_I2STOVS_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2STOVS_DEFAULT		\
	(AW_PID_2071_I2STOVS_DEFAULT_VALUE << AW_PID_2071_I2STOVS_START_BIT)

/* default value of I2SINT (0x21) */
/* #define AW_PID_2071_I2SINT_DEFAULT		(0x0000) */

/* I2SCAPCNT (0x22) detail */
/* CAP_BCK_CNT bit 15:6 (I2SCAPCNT 0x22) */
#define AW_PID_2071_CAP_BCK_CNT_START_BIT	(6)
#define AW_PID_2071_CAP_BCK_CNT_BITS_LEN	(10)
#define AW_PID_2071_CAP_BCK_CNT_MASK	\
	(~(((1<<AW_PID_2071_CAP_BCK_CNT_BITS_LEN)-1) << AW_PID_2071_CAP_BCK_CNT_START_BIT))

#define AW_PID_2071_CAP_BCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2071_CAP_BCK_CNT_DEFAULT	\
	(AW_PID_2071_CAP_BCK_CNT_DEFAULT_VALUE << AW_PID_2071_CAP_BCK_CNT_START_BIT)

/* CAP_WCK_CNT bit 5:0 (I2SCAPCNT 0x22) */
#define AW_PID_2071_CAP_WCK_CNT_START_BIT	(0)
#define AW_PID_2071_CAP_WCK_CNT_BITS_LEN	(6)
#define AW_PID_2071_CAP_WCK_CNT_MASK	\
	(~(((1<<AW_PID_2071_CAP_WCK_CNT_BITS_LEN)-1) << AW_PID_2071_CAP_WCK_CNT_START_BIT))

#define AW_PID_2071_CAP_WCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2071_CAP_WCK_CNT_DEFAULT	\
	(AW_PID_2071_CAP_WCK_CNT_DEFAULT_VALUE << AW_PID_2071_CAP_WCK_CNT_START_BIT)

/* default value of I2SCAPCNT (0x22) */
/* #define AW_PID_2071_I2SCAPCNT_DEFAULT		(0x0000) */

/* ANASTA1 (0x23) detail */
/* TEST_ENCRY_STA bit 15 (ANASTA1 0x23) */
#define AW_PID_2071_TEST_ENCRY_STA_START_BIT	(15)
#define AW_PID_2071_TEST_ENCRY_STA_BITS_LEN	(1)
#define AW_PID_2071_TEST_ENCRY_STA_MASK	\
	(~(((1<<AW_PID_2071_TEST_ENCRY_STA_BITS_LEN)-1) << AW_PID_2071_TEST_ENCRY_STA_START_BIT))

#define AW_PID_2071_TEST_ENCRY_STA_ENCRYPTED	(0)
#define AW_PID_2071_TEST_ENCRY_STA_ENCRYPTED_VALUE	\
	(AW_PID_2071_TEST_ENCRY_STA_ENCRYPTED << AW_PID_2071_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2071_TEST_ENCRY_STA_OPEN	(1)
#define AW_PID_2071_TEST_ENCRY_STA_OPEN_VALUE	\
	(AW_PID_2071_TEST_ENCRY_STA_OPEN << AW_PID_2071_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2071_TEST_ENCRY_STA_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_ENCRY_STA_DEFAULT	\
	(AW_PID_2071_TEST_ENCRY_STA_DEFAULT_VALUE << AW_PID_2071_TEST_ENCRY_STA_START_BIT)

/* PLL_CP2_SEL_STA bit 11:8 (ANASTA1 0x23) */
#define AW_PID_2071_PLL_CP2_SEL_STA_START_BIT	(8)
#define AW_PID_2071_PLL_CP2_SEL_STA_BITS_LEN	(4)
#define AW_PID_2071_PLL_CP2_SEL_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_CP2_SEL_STA_BITS_LEN)-1) << AW_PID_2071_PLL_CP2_SEL_STA_START_BIT))

#define AW_PID_2071_PLL_CP2_SEL_STA_DEFAULT_VALUE	(0xF)
#define AW_PID_2071_PLL_CP2_SEL_STA_DEFAULT	\
	(AW_PID_2071_PLL_CP2_SEL_STA_DEFAULT_VALUE << AW_PID_2071_PLL_CP2_SEL_STA_START_BIT)

/* PLL_DIV_FB_STA bit 7:5 (ANASTA1 0x23) */
#define AW_PID_2071_PLL_DIV_FB_STA_START_BIT	(5)
#define AW_PID_2071_PLL_DIV_FB_STA_BITS_LEN	(3)
#define AW_PID_2071_PLL_DIV_FB_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_DIV_FB_STA_BITS_LEN)-1) << AW_PID_2071_PLL_DIV_FB_STA_START_BIT))

#define AW_PID_2071_PLL_DIV_FB_STA_64	(0)
#define AW_PID_2071_PLL_DIV_FB_STA_64_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_64 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_128	(1)
#define AW_PID_2071_PLL_DIV_FB_STA_128_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_128 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_256	(2)
#define AW_PID_2071_PLL_DIV_FB_STA_256_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_256 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_512	(3)
#define AW_PID_2071_PLL_DIV_FB_STA_512_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_512 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_RESERVED	(4)
#define AW_PID_2071_PLL_DIV_FB_STA_RESERVED_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_RESERVED << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_2048	(5)
#define AW_PID_2071_PLL_DIV_FB_STA_2048_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_2048 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_4096	(6)
#define AW_PID_2071_PLL_DIV_FB_STA_4096_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_4096 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_8192	(7)
#define AW_PID_2071_PLL_DIV_FB_STA_8192_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_STA_8192 << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_STA_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLL_DIV_FB_STA_DEFAULT	\
	(AW_PID_2071_PLL_DIV_FB_STA_DEFAULT_VALUE << AW_PID_2071_PLL_DIV_FB_STA_START_BIT)

/* PLL_CP1_SEL_STA bit 4:0 (ANASTA1 0x23) */
#define AW_PID_2071_PLL_CP1_SEL_STA_START_BIT	(0)
#define AW_PID_2071_PLL_CP1_SEL_STA_BITS_LEN	(5)
#define AW_PID_2071_PLL_CP1_SEL_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_CP1_SEL_STA_BITS_LEN)-1) << AW_PID_2071_PLL_CP1_SEL_STA_START_BIT))

#define AW_PID_2071_PLL_CP1_SEL_STA_DEFAULT_VALUE	(7)
#define AW_PID_2071_PLL_CP1_SEL_STA_DEFAULT	\
	(AW_PID_2071_PLL_CP1_SEL_STA_DEFAULT_VALUE << AW_PID_2071_PLL_CP1_SEL_STA_START_BIT)

/* default value of ANASTA1 (0x23) */
/* #define AW_PID_2071_ANASTA1_DEFAULT		(0x0F07) */

/* ANASTA2 (0x24) detail */
/* PDPLL_STA bit 15 (ANASTA2 0x24) */
#define AW_PID_2071_PDPLL_STA_START_BIT	(15)
#define AW_PID_2071_PDPLL_STA_BITS_LEN	(1)
#define AW_PID_2071_PDPLL_STA_MASK		\
	(~(((1<<AW_PID_2071_PDPLL_STA_BITS_LEN)-1) << AW_PID_2071_PDPLL_STA_START_BIT))

#define AW_PID_2071_PDPLL_STA_DISABLE	(0)
#define AW_PID_2071_PDPLL_STA_DISABLE_VALUE	\
	(AW_PID_2071_PDPLL_STA_DISABLE << AW_PID_2071_PDPLL_STA_START_BIT)

#define AW_PID_2071_PDPLL_STA_ENABLE	(1)
#define AW_PID_2071_PDPLL_STA_ENABLE_VALUE	\
	(AW_PID_2071_PDPLL_STA_ENABLE << AW_PID_2071_PDPLL_STA_START_BIT)

#define AW_PID_2071_PDPLL_STA_DEFAULT_VALUE	(0)
#define AW_PID_2071_PDPLL_STA_DEFAULT	\
	(AW_PID_2071_PDPLL_STA_DEFAULT_VALUE << AW_PID_2071_PDPLL_STA_START_BIT)

/* PLL_IDFT_STA bit 13:8 (ANASTA2 0x24) */
#define AW_PID_2071_PLL_IDFT_STA_START_BIT	(8)
#define AW_PID_2071_PLL_IDFT_STA_BITS_LEN	(6)
#define AW_PID_2071_PLL_IDFT_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_IDFT_STA_BITS_LEN)-1) << AW_PID_2071_PLL_IDFT_STA_START_BIT))

#define AW_PID_2071_PLL_IDFT_STA_0UA	(63)
#define AW_PID_2071_PLL_IDFT_STA_0UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_0UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_20UA	(62)
#define AW_PID_2071_PLL_IDFT_STA_20UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_20UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_40UA	(61)
#define AW_PID_2071_PLL_IDFT_STA_40UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_40UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_60UA	(60)
#define AW_PID_2071_PLL_IDFT_STA_60UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_60UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_80UA	(59)
#define AW_PID_2071_PLL_IDFT_STA_80UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_80UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_100UA	(58)
#define AW_PID_2071_PLL_IDFT_STA_100UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_100UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_120UA	(57)
#define AW_PID_2071_PLL_IDFT_STA_120UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_120UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_140UA	(56)
#define AW_PID_2071_PLL_IDFT_STA_140UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_STA_140UA << AW_PID_2071_PLL_IDFT_STA_START_BIT)

#define AW_PID_2071_PLL_IDFT_STA_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLL_IDFT_STA_DEFAULT	\
	(AW_PID_2071_PLL_IDFT_STA_DEFAULT_VALUE << AW_PID_2071_PLL_IDFT_STA_START_BIT)

/* PLL_RSEL_STA bit 7:0 (ANASTA2 0x24) */
#define AW_PID_2071_PLL_RSEL_STA_START_BIT	(0)
#define AW_PID_2071_PLL_RSEL_STA_BITS_LEN	(8)
#define AW_PID_2071_PLL_RSEL_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_RSEL_STA_BITS_LEN)-1) << AW_PID_2071_PLL_RSEL_STA_START_BIT))

#define AW_PID_2071_PLL_RSEL_STA_DEFAULT_VALUE	(2)
#define AW_PID_2071_PLL_RSEL_STA_DEFAULT	\
	(AW_PID_2071_PLL_RSEL_STA_DEFAULT_VALUE << AW_PID_2071_PLL_RSEL_STA_START_BIT)

/* default value of ANASTA2 (0x24) */
/* #define AW_PID_2071_ANASTA2_DEFAULT		(0x0002) */

/* ANASTA3 (0x25) detail */
/* PLL_DIV_IN_STA bit 6:0 (ANASTA3 0x25) */
#define AW_PID_2071_PLL_DIV_IN_STA_START_BIT	(0)
#define AW_PID_2071_PLL_DIV_IN_STA_BITS_LEN	(7)
#define AW_PID_2071_PLL_DIV_IN_STA_MASK	\
	(~(((1<<AW_PID_2071_PLL_DIV_IN_STA_BITS_LEN)-1) << AW_PID_2071_PLL_DIV_IN_STA_START_BIT))

#define AW_PID_2071_PLL_DIV_IN_STA_RESERVED	(0)
#define AW_PID_2071_PLL_DIV_IN_STA_RESERVED_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_RESERVED << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_1	(1)
#define AW_PID_2071_PLL_DIV_IN_STA_1_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_1 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_2	(2)
#define AW_PID_2071_PLL_DIV_IN_STA_2_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_2 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_3	(3)
#define AW_PID_2071_PLL_DIV_IN_STA_3_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_3 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_4	(4)
#define AW_PID_2071_PLL_DIV_IN_STA_4_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_4 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_5	(5)
#define AW_PID_2071_PLL_DIV_IN_STA_5_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_5 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_31	(31)
#define AW_PID_2071_PLL_DIV_IN_STA_31_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_STA_31 << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_STA_DEFAULT_VALUE	(2)
#define AW_PID_2071_PLL_DIV_IN_STA_DEFAULT	\
	(AW_PID_2071_PLL_DIV_IN_STA_DEFAULT_VALUE << AW_PID_2071_PLL_DIV_IN_STA_START_BIT)

/* default value of ANASTA3 (0x25) */
/* #define AW_PID_2071_ANASTA3_DEFAULT		(0x0002) */

/* ANASTA4 (0x26) detail */
/* BURST_SS_IPEAK_STA bit 12 (ANASTA4 0x26) */
#define AW_PID_2071_BURST_SS_IPEAK_STA_START_BIT	(12)
#define AW_PID_2071_BURST_SS_IPEAK_STA_BITS_LEN	(1)
#define AW_PID_2071_BURST_SS_IPEAK_STA_MASK	\
	(~(((1<<AW_PID_2071_BURST_SS_IPEAK_STA_BITS_LEN)-1) << AW_PID_2071_BURST_SS_IPEAK_STA_START_BIT))

#define AW_PID_2071_BURST_SS_IPEAK_STA_600MA	(0)
#define AW_PID_2071_BURST_SS_IPEAK_STA_600MA_VALUE	\
	(AW_PID_2071_BURST_SS_IPEAK_STA_600MA << AW_PID_2071_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2071_BURST_SS_IPEAK_STA_800MA	(1)
#define AW_PID_2071_BURST_SS_IPEAK_STA_800MA_VALUE	\
	(AW_PID_2071_BURST_SS_IPEAK_STA_800MA << AW_PID_2071_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2071_BURST_SS_IPEAK_STA_DEFAULT_VALUE	(1)
#define AW_PID_2071_BURST_SS_IPEAK_STA_DEFAULT	\
	(AW_PID_2071_BURST_SS_IPEAK_STA_DEFAULT_VALUE << AW_PID_2071_BURST_SS_IPEAK_STA_START_BIT)

/* BURST_PEAK_STA bit 2:0 (ANASTA4 0x26) */
#define AW_PID_2071_BURST_PEAK_STA_START_BIT	(0)
#define AW_PID_2071_BURST_PEAK_STA_BITS_LEN	(3)
#define AW_PID_2071_BURST_PEAK_STA_MASK	\
	(~(((1<<AW_PID_2071_BURST_PEAK_STA_BITS_LEN)-1) << AW_PID_2071_BURST_PEAK_STA_START_BIT))

#define AW_PID_2071_BURST_PEAK_STA_10MA	(0)
#define AW_PID_2071_BURST_PEAK_STA_10MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_10MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_20MA	(1)
#define AW_PID_2071_BURST_PEAK_STA_20MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_20MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_30MA	(2)
#define AW_PID_2071_BURST_PEAK_STA_30MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_30MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_50MA	(3)
#define AW_PID_2071_BURST_PEAK_STA_50MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_50MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_70MA	(4)
#define AW_PID_2071_BURST_PEAK_STA_70MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_70MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_100MA	(5)
#define AW_PID_2071_BURST_PEAK_STA_100MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_100MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_130MA	(6)
#define AW_PID_2071_BURST_PEAK_STA_130MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_130MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_160MA	(7)
#define AW_PID_2071_BURST_PEAK_STA_160MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_STA_160MA << AW_PID_2071_BURST_PEAK_STA_START_BIT)

#define AW_PID_2071_BURST_PEAK_STA_DEFAULT_VALUE	(5)
#define AW_PID_2071_BURST_PEAK_STA_DEFAULT	\
	(AW_PID_2071_BURST_PEAK_STA_DEFAULT_VALUE << AW_PID_2071_BURST_PEAK_STA_START_BIT)

/* default value of ANASTA4 (0x26) */
/* #define AW_PID_2071_ANASTA4_DEFAULT		(0x1005) */

/* DSMCFG8 (0x37) detail */
/* MPD_CZ_THD bit 15:12 (DSMCFG8 0x37) */
#define AW_PID_2071_MPD_CZ_THD_START_BIT	(12)
#define AW_PID_2071_MPD_CZ_THD_BITS_LEN	(4)
#define AW_PID_2071_MPD_CZ_THD_MASK		\
	(~(((1<<AW_PID_2071_MPD_CZ_THD_BITS_LEN)-1) << AW_PID_2071_MPD_CZ_THD_START_BIT))

#define AW_PID_2071_MPD_CZ_THD_MINUS_108DB	(0)
#define AW_PID_2071_MPD_CZ_THD_MINUS_108DB_VALUE	\
	(AW_PID_2071_MPD_CZ_THD_MINUS_108DB << AW_PID_2071_MPD_CZ_THD_START_BIT)

#define AW_PID_2071_MPD_CZ_THD_MINUS_102DB	(1)
#define AW_PID_2071_MPD_CZ_THD_MINUS_102DB_VALUE	\
	(AW_PID_2071_MPD_CZ_THD_MINUS_102DB << AW_PID_2071_MPD_CZ_THD_START_BIT)

#define AW_PID_2071_MPD_CZ_THD_MINUS_96DB	(2)
#define AW_PID_2071_MPD_CZ_THD_MINUS_96DB_VALUE	\
	(AW_PID_2071_MPD_CZ_THD_MINUS_96DB << AW_PID_2071_MPD_CZ_THD_START_BIT)

#define AW_PID_2071_MPD_CZ_THD_MINUS_90DB	(3)
#define AW_PID_2071_MPD_CZ_THD_MINUS_90DB_VALUE	\
	(AW_PID_2071_MPD_CZ_THD_MINUS_90DB << AW_PID_2071_MPD_CZ_THD_START_BIT)

#define AW_PID_2071_MPD_CZ_THD_MINUS_18DB	(15)
#define AW_PID_2071_MPD_CZ_THD_MINUS_18DB_VALUE	\
	(AW_PID_2071_MPD_CZ_THD_MINUS_18DB << AW_PID_2071_MPD_CZ_THD_START_BIT)

#define AW_PID_2071_MPD_CZ_THD_DEFAULT_VALUE	(2)
#define AW_PID_2071_MPD_CZ_THD_DEFAULT	\
	(AW_PID_2071_MPD_CZ_THD_DEFAULT_VALUE << AW_PID_2071_MPD_CZ_THD_START_BIT)

/* MPD_DSMO_ZCNT_EXT bit 11:8 (DSMCFG8 0x37) */
#define AW_PID_2071_MPD_DSMO_ZCNT_EXT_START_BIT	(8)
#define AW_PID_2071_MPD_DSMO_ZCNT_EXT_BITS_LEN	(4)
#define AW_PID_2071_MPD_DSMO_ZCNT_EXT_MASK	\
	(~(((1<<AW_PID_2071_MPD_DSMO_ZCNT_EXT_BITS_LEN)-1) << AW_PID_2071_MPD_DSMO_ZCNT_EXT_START_BIT))

#define AW_PID_2071_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE	(2)
#define AW_PID_2071_MPD_DSMO_ZCNT_EXT_DEFAULT	\
	(AW_PID_2071_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE << AW_PID_2071_MPD_DSMO_ZCNT_EXT_START_BIT)

/* DSM_X2_SEL bit 7 (DSMCFG8 0x37) */
#define AW_PID_2071_DSM_X2_SEL_START_BIT	(7)
#define AW_PID_2071_DSM_X2_SEL_BITS_LEN	(1)
#define AW_PID_2071_DSM_X2_SEL_MASK		\
	(~(((1<<AW_PID_2071_DSM_X2_SEL_BITS_LEN)-1) << AW_PID_2071_DSM_X2_SEL_START_BIT))

#define AW_PID_2071_DSM_X2_SEL_DSM_DIN	(0)
#define AW_PID_2071_DSM_X2_SEL_DSM_DIN_VALUE	\
	(AW_PID_2071_DSM_X2_SEL_DSM_DIN << AW_PID_2071_DSM_X2_SEL_START_BIT)

#define AW_PID_2071_DSM_X2_SEL_DSM_QUANT	(1)
#define AW_PID_2071_DSM_X2_SEL_DSM_QUANT_VALUE	\
	(AW_PID_2071_DSM_X2_SEL_DSM_QUANT << AW_PID_2071_DSM_X2_SEL_START_BIT)

#define AW_PID_2071_DSM_X2_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_DSM_X2_SEL_DEFAULT	\
	(AW_PID_2071_DSM_X2_SEL_DEFAULT_VALUE << AW_PID_2071_DSM_X2_SEL_START_BIT)

/* default value of DSMCFG8 (0x37) */
/* #define AW_PID_2071_DSMCFG8_DEFAULT		(0x2200) */

/* TESTIN (0x38) detail */
/* TEST_IN bit 15:0 (TESTIN 0x38) */
#define AW_PID_2071_TEST_IN_START_BIT	(0)
#define AW_PID_2071_TEST_IN_BITS_LEN	(16)
#define AW_PID_2071_TEST_IN_MASK		\
	(~(((1<<AW_PID_2071_TEST_IN_BITS_LEN)-1) << AW_PID_2071_TEST_IN_START_BIT))

#define AW_PID_2071_TEST_IN_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_IN_DEFAULT		\
	(AW_PID_2071_TEST_IN_DEFAULT_VALUE << AW_PID_2071_TEST_IN_START_BIT)

/* default value of TESTIN (0x38) */
/* #define AW_PID_2071_TESTIN_DEFAULT		(0x0000) */

/* TESTOUT (0x39) detail */
/* TEST_OUT bit 15:0 (TESTOUT 0x39) */
#define AW_PID_2071_TEST_OUT_START_BIT	(0)
#define AW_PID_2071_TEST_OUT_BITS_LEN	(16)
#define AW_PID_2071_TEST_OUT_MASK		\
	(~(((1<<AW_PID_2071_TEST_OUT_BITS_LEN)-1) << AW_PID_2071_TEST_OUT_START_BIT))

#define AW_PID_2071_TEST_OUT_DEFAULT_VALUE	(0x8005)
#define AW_PID_2071_TEST_OUT_DEFAULT	\
	(AW_PID_2071_TEST_OUT_DEFAULT_VALUE << AW_PID_2071_TEST_OUT_START_BIT)

/* default value of TESTOUT (0x39) */
/* #define AW_PID_2071_TESTOUT_DEFAULT		(0x8005) */

/* SADCCTRL2 (0x3A) detail */
/* VOL_STEP bit 15:14 (SADCCTRL2 0x3A) */
#define AW_PID_2071_VOL_STEP_START_BIT	(14)
#define AW_PID_2071_VOL_STEP_BITS_LEN	(2)
#define AW_PID_2071_VOL_STEP_MASK		\
	(~(((1<<AW_PID_2071_VOL_STEP_BITS_LEN)-1) << AW_PID_2071_VOL_STEP_START_BIT))

#define AW_PID_2071_VOL_STEP_0P5DB		(0)
#define AW_PID_2071_VOL_STEP_0P5DB_VALUE	\
	(AW_PID_2071_VOL_STEP_0P5DB << AW_PID_2071_VOL_STEP_START_BIT)

#define AW_PID_2071_VOL_STEP_1P0DB		(1)
#define AW_PID_2071_VOL_STEP_1P0DB_VALUE	\
	(AW_PID_2071_VOL_STEP_1P0DB << AW_PID_2071_VOL_STEP_START_BIT)

#define AW_PID_2071_VOL_STEP_1P5DB		(2)
#define AW_PID_2071_VOL_STEP_1P5DB_VALUE	\
	(AW_PID_2071_VOL_STEP_1P5DB << AW_PID_2071_VOL_STEP_START_BIT)

#define AW_PID_2071_VOL_STEP_2P0DB		(3)
#define AW_PID_2071_VOL_STEP_2P0DB_VALUE	\
	(AW_PID_2071_VOL_STEP_2P0DB << AW_PID_2071_VOL_STEP_START_BIT)

#define AW_PID_2071_VOL_STEP_DEFAULT_VALUE	(1)
#define AW_PID_2071_VOL_STEP_DEFAULT	\
	(AW_PID_2071_VOL_STEP_DEFAULT_VALUE << AW_PID_2071_VOL_STEP_START_BIT)

/* BOP_VOLEN bit 13 (SADCCTRL2 0x3A) */
#define AW_PID_2071_BOP_VOLEN_START_BIT	(13)
#define AW_PID_2071_BOP_VOLEN_BITS_LEN	(1)
#define AW_PID_2071_BOP_VOLEN_MASK		\
	(~(((1<<AW_PID_2071_BOP_VOLEN_BITS_LEN)-1) << AW_PID_2071_BOP_VOLEN_START_BIT))

#define AW_PID_2071_BOP_VOLEN_DISABLE	(0)
#define AW_PID_2071_BOP_VOLEN_DISABLE_VALUE	\
	(AW_PID_2071_BOP_VOLEN_DISABLE << AW_PID_2071_BOP_VOLEN_START_BIT)

#define AW_PID_2071_BOP_VOLEN_ENABLE	(1)
#define AW_PID_2071_BOP_VOLEN_ENABLE_VALUE	\
	(AW_PID_2071_BOP_VOLEN_ENABLE << AW_PID_2071_BOP_VOLEN_START_BIT)

#define AW_PID_2071_BOP_VOLEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOP_VOLEN_DEFAULT	\
	(AW_PID_2071_BOP_VOLEN_DEFAULT_VALUE << AW_PID_2071_BOP_VOLEN_START_BIT)

/* VOL_CZBYP bit 12 (SADCCTRL2 0x3A) */
#define AW_PID_2071_VOL_CZBYP_START_BIT	(12)
#define AW_PID_2071_VOL_CZBYP_BITS_LEN	(1)
#define AW_PID_2071_VOL_CZBYP_MASK		\
	(~(((1<<AW_PID_2071_VOL_CZBYP_BITS_LEN)-1) << AW_PID_2071_VOL_CZBYP_START_BIT))

#define AW_PID_2071_VOL_CZBYP_WORK		(0)
#define AW_PID_2071_VOL_CZBYP_WORK_VALUE	\
	(AW_PID_2071_VOL_CZBYP_WORK << AW_PID_2071_VOL_CZBYP_START_BIT)

#define AW_PID_2071_VOL_CZBYP_BYPASS	(1)
#define AW_PID_2071_VOL_CZBYP_BYPASS_VALUE	\
	(AW_PID_2071_VOL_CZBYP_BYPASS << AW_PID_2071_VOL_CZBYP_START_BIT)

#define AW_PID_2071_VOL_CZBYP_DEFAULT_VALUE	(0)
#define AW_PID_2071_VOL_CZBYP_DEFAULT	\
	(AW_PID_2071_VOL_CZBYP_DEFAULT_VALUE << AW_PID_2071_VOL_CZBYP_START_BIT)

/* BAT_HYST bit 11:9 (SADCCTRL2 0x3A) */
#define AW_PID_2071_BAT_HYST_START_BIT	(9)
#define AW_PID_2071_BAT_HYST_BITS_LEN	(3)
#define AW_PID_2071_BAT_HYST_MASK		\
	(~(((1<<AW_PID_2071_BAT_HYST_BITS_LEN)-1) << AW_PID_2071_BAT_HYST_START_BIT))

#define AW_PID_2071_BAT_HYST_50_MV		(0)
#define AW_PID_2071_BAT_HYST_50_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_50_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_100_MV		(1)
#define AW_PID_2071_BAT_HYST_100_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_100_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_150_MV		(2)
#define AW_PID_2071_BAT_HYST_150_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_150_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_200_MV		(3)
#define AW_PID_2071_BAT_HYST_200_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_200_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_250_MV		(4)
#define AW_PID_2071_BAT_HYST_250_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_250_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_300_MV		(5)
#define AW_PID_2071_BAT_HYST_300_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_300_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_400_MV		(6)
#define AW_PID_2071_BAT_HYST_400_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_400_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_500_MV		(7)
#define AW_PID_2071_BAT_HYST_500_MV_VALUE	\
	(AW_PID_2071_BAT_HYST_500_MV << AW_PID_2071_BAT_HYST_START_BIT)

#define AW_PID_2071_BAT_HYST_DEFAULT_VALUE	(0)
#define AW_PID_2071_BAT_HYST_DEFAULT	\
	(AW_PID_2071_BAT_HYST_DEFAULT_VALUE << AW_PID_2071_BAT_HYST_START_BIT)

/* BAT_SFGD bit 8:6 (SADCCTRL2 0x3A) */
#define AW_PID_2071_BAT_SFGD_START_BIT	(6)
#define AW_PID_2071_BAT_SFGD_BITS_LEN	(3)
#define AW_PID_2071_BAT_SFGD_MASK		\
	(~(((1<<AW_PID_2071_BAT_SFGD_BITS_LEN)-1) << AW_PID_2071_BAT_SFGD_START_BIT))

#define AW_PID_2071_BAT_SFGD_2P6V		(0)
#define AW_PID_2071_BAT_SFGD_2P6V_VALUE	\
	(AW_PID_2071_BAT_SFGD_2P6V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_2P7V		(1)
#define AW_PID_2071_BAT_SFGD_2P7V_VALUE	\
	(AW_PID_2071_BAT_SFGD_2P7V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_2P8V		(2)
#define AW_PID_2071_BAT_SFGD_2P8V_VALUE	\
	(AW_PID_2071_BAT_SFGD_2P8V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_2P9V		(3)
#define AW_PID_2071_BAT_SFGD_2P9V_VALUE	\
	(AW_PID_2071_BAT_SFGD_2P9V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_3P0V		(4)
#define AW_PID_2071_BAT_SFGD_3P0V_VALUE	\
	(AW_PID_2071_BAT_SFGD_3P0V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_3P1V		(5)
#define AW_PID_2071_BAT_SFGD_3P1V_VALUE	\
	(AW_PID_2071_BAT_SFGD_3P1V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_3P2V		(6)
#define AW_PID_2071_BAT_SFGD_3P2V_VALUE	\
	(AW_PID_2071_BAT_SFGD_3P2V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_3P3V		(7)
#define AW_PID_2071_BAT_SFGD_3P3V_VALUE	\
	(AW_PID_2071_BAT_SFGD_3P3V << AW_PID_2071_BAT_SFGD_START_BIT)

#define AW_PID_2071_BAT_SFGD_DEFAULT_VALUE	(2)
#define AW_PID_2071_BAT_SFGD_DEFAULT	\
	(AW_PID_2071_BAT_SFGD_DEFAULT_VALUE << AW_PID_2071_BAT_SFGD_START_BIT)

/* BOP_EN bit 5 (SADCCTRL2 0x3A) */
#define AW_PID_2071_BOP_EN_START_BIT	(5)
#define AW_PID_2071_BOP_EN_BITS_LEN		(1)
#define AW_PID_2071_BOP_EN_MASK			\
	(~(((1<<AW_PID_2071_BOP_EN_BITS_LEN)-1) << AW_PID_2071_BOP_EN_START_BIT))

#define AW_PID_2071_BOP_EN_DISABLE		(0)
#define AW_PID_2071_BOP_EN_DISABLE_VALUE	\
	(AW_PID_2071_BOP_EN_DISABLE << AW_PID_2071_BOP_EN_START_BIT)

#define AW_PID_2071_BOP_EN_ENABLE		(1)
#define AW_PID_2071_BOP_EN_ENABLE_VALUE	\
	(AW_PID_2071_BOP_EN_ENABLE << AW_PID_2071_BOP_EN_START_BIT)

#define AW_PID_2071_BOP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOP_EN_DEFAULT		\
	(AW_PID_2071_BOP_EN_DEFAULT_VALUE << AW_PID_2071_BOP_EN_START_BIT)

/* BOP_MAXLEV bit 4:0 (SADCCTRL2 0x3A) */
#define AW_PID_2071_BOP_MAXLEV_START_BIT	(0)
#define AW_PID_2071_BOP_MAXLEV_BITS_LEN	(5)
#define AW_PID_2071_BOP_MAXLEV_MASK		\
	(~(((1<<AW_PID_2071_BOP_MAXLEV_BITS_LEN)-1) << AW_PID_2071_BOP_MAXLEV_START_BIT))

#define AW_PID_2071_BOP_MAXLEV_0DB		(0)
#define AW_PID_2071_BOP_MAXLEV_0DB_VALUE	\
	(AW_PID_2071_BOP_MAXLEV_0DB << AW_PID_2071_BOP_MAXLEV_START_BIT)

#define AW_PID_2071_BOP_MAXLEV_MINUS_0P5DB	(1)
#define AW_PID_2071_BOP_MAXLEV_MINUS_0P5DB_VALUE	\
	(AW_PID_2071_BOP_MAXLEV_MINUS_0P5DB << AW_PID_2071_BOP_MAXLEV_START_BIT)

#define AW_PID_2071_BOP_MAXLEV_MINUS_1DB	(2)
#define AW_PID_2071_BOP_MAXLEV_MINUS_1DB_VALUE	\
	(AW_PID_2071_BOP_MAXLEV_MINUS_1DB << AW_PID_2071_BOP_MAXLEV_START_BIT)

#define AW_PID_2071_BOP_MAXLEV_MINUS_15P5DB	(31)
#define AW_PID_2071_BOP_MAXLEV_MINUS_15P5DB_VALUE	\
	(AW_PID_2071_BOP_MAXLEV_MINUS_15P5DB << AW_PID_2071_BOP_MAXLEV_START_BIT)

#define AW_PID_2071_BOP_MAXLEV_DEFAULT_VALUE	(18)
#define AW_PID_2071_BOP_MAXLEV_DEFAULT	\
	(AW_PID_2071_BOP_MAXLEV_DEFAULT_VALUE << AW_PID_2071_BOP_MAXLEV_START_BIT)

/* default value of SADCCTRL2 (0x3A) */
/* #define AW_PID_2071_SADCCTRL2_DEFAULT		(0x4092) */

/* SADCCTRL3 (0x3B) detail */
/* IPEAK_LBEN bit 15 (SADCCTRL3 0x3B) */
#define AW_PID_2071_IPEAK_LBEN_START_BIT	(15)
#define AW_PID_2071_IPEAK_LBEN_BITS_LEN	(1)
#define AW_PID_2071_IPEAK_LBEN_MASK		\
	(~(((1<<AW_PID_2071_IPEAK_LBEN_BITS_LEN)-1) << AW_PID_2071_IPEAK_LBEN_START_BIT))

#define AW_PID_2071_IPEAK_LBEN_DISABLE	(0)
#define AW_PID_2071_IPEAK_LBEN_DISABLE_VALUE	\
	(AW_PID_2071_IPEAK_LBEN_DISABLE << AW_PID_2071_IPEAK_LBEN_START_BIT)

#define AW_PID_2071_IPEAK_LBEN_ENABLE	(1)
#define AW_PID_2071_IPEAK_LBEN_ENABLE_VALUE	\
	(AW_PID_2071_IPEAK_LBEN_ENABLE << AW_PID_2071_IPEAK_LBEN_START_BIT)

#define AW_PID_2071_IPEAK_LBEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_IPEAK_LBEN_DEFAULT	\
	(AW_PID_2071_IPEAK_LBEN_DEFAULT_VALUE << AW_PID_2071_IPEAK_LBEN_START_BIT)

/* IPEAK_LB bit 14:12 (SADCCTRL3 0x3B) */
#define AW_PID_2071_IPEAK_LB_START_BIT	(12)
#define AW_PID_2071_IPEAK_LB_BITS_LEN	(3)
#define AW_PID_2071_IPEAK_LB_MASK		\
	(~(((1<<AW_PID_2071_IPEAK_LB_BITS_LEN)-1) << AW_PID_2071_IPEAK_LB_START_BIT))

#define AW_PID_2071_IPEAK_LB_1P50A		(0)
#define AW_PID_2071_IPEAK_LB_1P50A_VALUE	\
	(AW_PID_2071_IPEAK_LB_1P50A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_1P75A		(1)
#define AW_PID_2071_IPEAK_LB_1P75A_VALUE	\
	(AW_PID_2071_IPEAK_LB_1P75A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_2P00A		(2)
#define AW_PID_2071_IPEAK_LB_2P00A_VALUE	\
	(AW_PID_2071_IPEAK_LB_2P00A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_2P25A		(3)
#define AW_PID_2071_IPEAK_LB_2P25A_VALUE	\
	(AW_PID_2071_IPEAK_LB_2P25A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_2P50A		(4)
#define AW_PID_2071_IPEAK_LB_2P50A_VALUE	\
	(AW_PID_2071_IPEAK_LB_2P50A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_2P75A		(5)
#define AW_PID_2071_IPEAK_LB_2P75A_VALUE	\
	(AW_PID_2071_IPEAK_LB_2P75A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_3P00A		(6)
#define AW_PID_2071_IPEAK_LB_3P00A_VALUE	\
	(AW_PID_2071_IPEAK_LB_3P00A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_3P25A		(7)
#define AW_PID_2071_IPEAK_LB_3P25A_VALUE	\
	(AW_PID_2071_IPEAK_LB_3P25A << AW_PID_2071_IPEAK_LB_START_BIT)

#define AW_PID_2071_IPEAK_LB_DEFAULT_VALUE	(0)
#define AW_PID_2071_IPEAK_LB_DEFAULT	\
	(AW_PID_2071_IPEAK_LB_DEFAULT_VALUE << AW_PID_2071_IPEAK_LB_START_BIT)

/* VBAT_HTH bit 11:8 (SADCCTRL3 0x3B) */
#define AW_PID_2071_VBAT_HTH_START_BIT	(8)
#define AW_PID_2071_VBAT_HTH_BITS_LEN	(4)
#define AW_PID_2071_VBAT_HTH_MASK		\
	(~(((1<<AW_PID_2071_VBAT_HTH_BITS_LEN)-1) << AW_PID_2071_VBAT_HTH_START_BIT))

#define AW_PID_2071_VBAT_HTH_RESERVED	(0)
#define AW_PID_2071_VBAT_HTH_RESERVED_VALUE	\
	(AW_PID_2071_VBAT_HTH_RESERVED << AW_PID_2071_VBAT_HTH_START_BIT)

#define AW_PID_2071_VBAT_HTH_DEFAULT_VALUE	(8)
#define AW_PID_2071_VBAT_HTH_DEFAULT	\
	(AW_PID_2071_VBAT_HTH_DEFAULT_VALUE << AW_PID_2071_VBAT_HTH_START_BIT)

/* VBAT_RTH bit 7:4 (SADCCTRL3 0x3B) */
#define AW_PID_2071_VBAT_RTH_START_BIT	(4)
#define AW_PID_2071_VBAT_RTH_BITS_LEN	(4)
#define AW_PID_2071_VBAT_RTH_MASK		\
	(~(((1<<AW_PID_2071_VBAT_RTH_BITS_LEN)-1) << AW_PID_2071_VBAT_RTH_START_BIT))

#define AW_PID_2071_VBAT_RTH_RESERVED	(0)
#define AW_PID_2071_VBAT_RTH_RESERVED_VALUE	\
	(AW_PID_2071_VBAT_RTH_RESERVED << AW_PID_2071_VBAT_RTH_START_BIT)

#define AW_PID_2071_VBAT_RTH_DEFAULT_VALUE	(10)
#define AW_PID_2071_VBAT_RTH_DEFAULT	\
	(AW_PID_2071_VBAT_RTH_DEFAULT_VALUE << AW_PID_2071_VBAT_RTH_START_BIT)

/* VBAT_ATH bit 3:0 (SADCCTRL3 0x3B) */
#define AW_PID_2071_VBAT_ATH_START_BIT	(0)
#define AW_PID_2071_VBAT_ATH_BITS_LEN	(4)
#define AW_PID_2071_VBAT_ATH_MASK		\
	(~(((1<<AW_PID_2071_VBAT_ATH_BITS_LEN)-1) << AW_PID_2071_VBAT_ATH_START_BIT))

#define AW_PID_2071_VBAT_ATH_RESERVED	(0)
#define AW_PID_2071_VBAT_ATH_RESERVED_VALUE	\
	(AW_PID_2071_VBAT_ATH_RESERVED << AW_PID_2071_VBAT_ATH_START_BIT)

#define AW_PID_2071_VBAT_ATH_DEFAULT_VALUE	(3)
#define AW_PID_2071_VBAT_ATH_DEFAULT	\
	(AW_PID_2071_VBAT_ATH_DEFAULT_VALUE << AW_PID_2071_VBAT_ATH_START_BIT)

/* default value of SADCCTRL3 (0x3B) */
/* #define AW_PID_2071_SADCCTRL3_DEFAULT		(0x08A3) */

/* SADCCTRL4 (0x3C) detail */
/* ALPHA_VBAT bit 3:0 (SADCCTRL4 0x3C) */
#define AW_PID_2071_ALPHA_VBAT_START_BIT	(0)
#define AW_PID_2071_ALPHA_VBAT_BITS_LEN	(4)
#define AW_PID_2071_ALPHA_VBAT_MASK		\
	(~(((1<<AW_PID_2071_ALPHA_VBAT_BITS_LEN)-1) << AW_PID_2071_ALPHA_VBAT_START_BIT))

#define AW_PID_2071_ALPHA_VBAT_DEFAULT_VALUE	(3)
#define AW_PID_2071_ALPHA_VBAT_DEFAULT	\
	(AW_PID_2071_ALPHA_VBAT_DEFAULT_VALUE << AW_PID_2071_ALPHA_VBAT_START_BIT)

/* default value of SADCCTRL4 (0x3C) */
/* #define AW_PID_2071_SADCCTRL4_DEFAULT		(0x0003) */

/* VSNCTRL1 (0x50) detail */
/* ADC_FLTWMD bit 13:12 (VSNCTRL1 0x50) */
#define AW_PID_2071_ADC_FLTWMD_START_BIT	(12)
#define AW_PID_2071_ADC_FLTWMD_BITS_LEN	(2)
#define AW_PID_2071_ADC_FLTWMD_MASK		\
	(~(((1<<AW_PID_2071_ADC_FLTWMD_BITS_LEN)-1) << AW_PID_2071_ADC_FLTWMD_START_BIT))

#define AW_PID_2071_ADC_FLTWMD_NORMAL	(0)
#define AW_PID_2071_ADC_FLTWMD_NORMAL_VALUE	\
	(AW_PID_2071_ADC_FLTWMD_NORMAL << AW_PID_2071_ADC_FLTWMD_START_BIT)

#define AW_PID_2071_ADC_FLTWMD_OS_TRIM	(1)
#define AW_PID_2071_ADC_FLTWMD_OS_TRIM_VALUE	\
	(AW_PID_2071_ADC_FLTWMD_OS_TRIM << AW_PID_2071_ADC_FLTWMD_START_BIT)

#define AW_PID_2071_ADC_FLTWMD_MISMATCH_TRIM	(2)
#define AW_PID_2071_ADC_FLTWMD_MISMATCH_TRIM_VALUE	\
	(AW_PID_2071_ADC_FLTWMD_MISMATCH_TRIM << AW_PID_2071_ADC_FLTWMD_START_BIT)

#define AW_PID_2071_ADC_FLTWMD_RESERVED	(3)
#define AW_PID_2071_ADC_FLTWMD_RESERVED_VALUE	\
	(AW_PID_2071_ADC_FLTWMD_RESERVED << AW_PID_2071_ADC_FLTWMD_START_BIT)

#define AW_PID_2071_ADC_FLTWMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADC_FLTWMD_DEFAULT	\
	(AW_PID_2071_ADC_FLTWMD_DEFAULT_VALUE << AW_PID_2071_ADC_FLTWMD_START_BIT)

/* FLT_OP_CTLZ bit 11 (VSNCTRL1 0x50) */
#define AW_PID_2071_FLT_OP_CTLZ_START_BIT	(11)
#define AW_PID_2071_FLT_OP_CTLZ_BITS_LEN	(1)
#define AW_PID_2071_FLT_OP_CTLZ_MASK	\
	(~(((1<<AW_PID_2071_FLT_OP_CTLZ_BITS_LEN)-1) << AW_PID_2071_FLT_OP_CTLZ_START_BIT))

#define AW_PID_2071_FLT_OP_CTLZ_GND		(0)
#define AW_PID_2071_FLT_OP_CTLZ_GND_VALUE	\
	(AW_PID_2071_FLT_OP_CTLZ_GND << AW_PID_2071_FLT_OP_CTLZ_START_BIT)

#define AW_PID_2071_FLT_OP_CTLZ_HIZ		(1)
#define AW_PID_2071_FLT_OP_CTLZ_HIZ_VALUE	\
	(AW_PID_2071_FLT_OP_CTLZ_HIZ << AW_PID_2071_FLT_OP_CTLZ_START_BIT)

#define AW_PID_2071_FLT_OP_CTLZ_DEFAULT_VALUE	(0)
#define AW_PID_2071_FLT_OP_CTLZ_DEFAULT	\
	(AW_PID_2071_FLT_OP_CTLZ_DEFAULT_VALUE << AW_PID_2071_FLT_OP_CTLZ_START_BIT)

/* SDM_VOUT bit 10 (VSNCTRL1 0x50) */
#define AW_PID_2071_SDM_VOUT_START_BIT	(10)
#define AW_PID_2071_SDM_VOUT_BITS_LEN	(1)
#define AW_PID_2071_SDM_VOUT_MASK		\
	(~(((1<<AW_PID_2071_SDM_VOUT_BITS_LEN)-1) << AW_PID_2071_SDM_VOUT_START_BIT))

#define AW_PID_2071_SDM_VOUT_SDM_NORMAL_OUTPUT	(0)
#define AW_PID_2071_SDM_VOUT_SDM_NORMAL_OUTPUT_VALUE	\
	(AW_PID_2071_SDM_VOUT_SDM_NORMAL_OUTPUT << AW_PID_2071_SDM_VOUT_START_BIT)

#define AW_PID_2071_SDM_VOUT_SDM_OUTPUT_INVERTED	(1)
#define AW_PID_2071_SDM_VOUT_SDM_OUTPUT_INVERTED_VALUE	\
	(AW_PID_2071_SDM_VOUT_SDM_OUTPUT_INVERTED << AW_PID_2071_SDM_VOUT_START_BIT)

#define AW_PID_2071_SDM_VOUT_DEFAULT_VALUE	(0)
#define AW_PID_2071_SDM_VOUT_DEFAULT	\
	(AW_PID_2071_SDM_VOUT_DEFAULT_VALUE << AW_PID_2071_SDM_VOUT_START_BIT)

/* FLT_VSN_FRC bit 9 (VSNCTRL1 0x50) */
#define AW_PID_2071_FLT_VSN_FRC_START_BIT	(9)
#define AW_PID_2071_FLT_VSN_FRC_BITS_LEN	(1)
#define AW_PID_2071_FLT_VSN_FRC_MASK	\
	(~(((1<<AW_PID_2071_FLT_VSN_FRC_BITS_LEN)-1) << AW_PID_2071_FLT_VSN_FRC_START_BIT))

#define AW_PID_2071_FLT_VSN_FRC_OFF		(0)
#define AW_PID_2071_FLT_VSN_FRC_OFF_VALUE	\
	(AW_PID_2071_FLT_VSN_FRC_OFF << AW_PID_2071_FLT_VSN_FRC_START_BIT)

#define AW_PID_2071_FLT_VSN_FRC_ON		(1)
#define AW_PID_2071_FLT_VSN_FRC_ON_VALUE	\
	(AW_PID_2071_FLT_VSN_FRC_ON << AW_PID_2071_FLT_VSN_FRC_START_BIT)

#define AW_PID_2071_FLT_VSN_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_FLT_VSN_FRC_DEFAULT	\
	(AW_PID_2071_FLT_VSN_FRC_DEFAULT_VALUE << AW_PID_2071_FLT_VSN_FRC_START_BIT)

/* FLT_VSN_FRCE bit 8 (VSNCTRL1 0x50) */
#define AW_PID_2071_FLT_VSN_FRCE_START_BIT	(8)
#define AW_PID_2071_FLT_VSN_FRCE_BITS_LEN	(1)
#define AW_PID_2071_FLT_VSN_FRCE_MASK	\
	(~(((1<<AW_PID_2071_FLT_VSN_FRCE_BITS_LEN)-1) << AW_PID_2071_FLT_VSN_FRCE_START_BIT))

#define AW_PID_2071_FLT_VSN_FRCE_POP	(0)
#define AW_PID_2071_FLT_VSN_FRCE_POP_VALUE	\
	(AW_PID_2071_FLT_VSN_FRCE_POP << AW_PID_2071_FLT_VSN_FRCE_START_BIT)

#define AW_PID_2071_FLT_VSN_FRCE_FORCE	(1)
#define AW_PID_2071_FLT_VSN_FRCE_FORCE_VALUE	\
	(AW_PID_2071_FLT_VSN_FRCE_FORCE << AW_PID_2071_FLT_VSN_FRCE_START_BIT)

#define AW_PID_2071_FLT_VSN_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_FLT_VSN_FRCE_DEFAULT	\
	(AW_PID_2071_FLT_VSN_FRCE_DEFAULT_VALUE << AW_PID_2071_FLT_VSN_FRCE_START_BIT)

/* VSN_HDCCE bit 7 (VSNCTRL1 0x50) */
#define AW_PID_2071_VSN_HDCCE_START_BIT	(7)
#define AW_PID_2071_VSN_HDCCE_BITS_LEN	(1)
#define AW_PID_2071_VSN_HDCCE_MASK		\
	(~(((1<<AW_PID_2071_VSN_HDCCE_BITS_LEN)-1) << AW_PID_2071_VSN_HDCCE_START_BIT))

#define AW_PID_2071_VSN_HDCCE_DISABLE	(0)
#define AW_PID_2071_VSN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2071_VSN_HDCCE_DISABLE << AW_PID_2071_VSN_HDCCE_START_BIT)

#define AW_PID_2071_VSN_HDCCE_ENABLE	(1)
#define AW_PID_2071_VSN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2071_VSN_HDCCE_ENABLE << AW_PID_2071_VSN_HDCCE_START_BIT)

#define AW_PID_2071_VSN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2071_VSN_HDCCE_DEFAULT	\
	(AW_PID_2071_VSN_HDCCE_DEFAULT_VALUE << AW_PID_2071_VSN_HDCCE_START_BIT)

/* FRAC_IDLY bit 5:0 (VSNCTRL1 0x50) */
#define AW_PID_2071_FRAC_IDLY_START_BIT	(0)
#define AW_PID_2071_FRAC_IDLY_BITS_LEN	(6)
#define AW_PID_2071_FRAC_IDLY_MASK		\
	(~(((1<<AW_PID_2071_FRAC_IDLY_BITS_LEN)-1) << AW_PID_2071_FRAC_IDLY_START_BIT))

#define AW_PID_2071_FRAC_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_FRAC_IDLY_DEFAULT	\
	(AW_PID_2071_FRAC_IDLY_DEFAULT_VALUE << AW_PID_2071_FRAC_IDLY_START_BIT)

/* default value of VSNCTRL1 (0x50) */
/* #define AW_PID_2071_VSNCTRL1_DEFAULT		(0x0080) */

/* ISNCTRL1 (0x52) detail */
/* FLT_ISN_FRC bit 15 (ISNCTRL1 0x52) */
#define AW_PID_2071_FLT_ISN_FRC_START_BIT	(15)
#define AW_PID_2071_FLT_ISN_FRC_BITS_LEN	(1)
#define AW_PID_2071_FLT_ISN_FRC_MASK	\
	(~(((1<<AW_PID_2071_FLT_ISN_FRC_BITS_LEN)-1) << AW_PID_2071_FLT_ISN_FRC_START_BIT))

#define AW_PID_2071_FLT_ISN_FRC_OFF		(0)
#define AW_PID_2071_FLT_ISN_FRC_OFF_VALUE	\
	(AW_PID_2071_FLT_ISN_FRC_OFF << AW_PID_2071_FLT_ISN_FRC_START_BIT)

#define AW_PID_2071_FLT_ISN_FRC_ON		(1)
#define AW_PID_2071_FLT_ISN_FRC_ON_VALUE	\
	(AW_PID_2071_FLT_ISN_FRC_ON << AW_PID_2071_FLT_ISN_FRC_START_BIT)

#define AW_PID_2071_FLT_ISN_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_FLT_ISN_FRC_DEFAULT	\
	(AW_PID_2071_FLT_ISN_FRC_DEFAULT_VALUE << AW_PID_2071_FLT_ISN_FRC_START_BIT)

/* FLT_ISN_FRCE bit 14 (ISNCTRL1 0x52) */
#define AW_PID_2071_FLT_ISN_FRCE_START_BIT	(14)
#define AW_PID_2071_FLT_ISN_FRCE_BITS_LEN	(1)
#define AW_PID_2071_FLT_ISN_FRCE_MASK	\
	(~(((1<<AW_PID_2071_FLT_ISN_FRCE_BITS_LEN)-1) << AW_PID_2071_FLT_ISN_FRCE_START_BIT))

#define AW_PID_2071_FLT_ISN_FRCE_POP	(0)
#define AW_PID_2071_FLT_ISN_FRCE_POP_VALUE	\
	(AW_PID_2071_FLT_ISN_FRCE_POP << AW_PID_2071_FLT_ISN_FRCE_START_BIT)

#define AW_PID_2071_FLT_ISN_FRCE_FORCE	(1)
#define AW_PID_2071_FLT_ISN_FRCE_FORCE_VALUE	\
	(AW_PID_2071_FLT_ISN_FRCE_FORCE << AW_PID_2071_FLT_ISN_FRCE_START_BIT)

#define AW_PID_2071_FLT_ISN_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_FLT_ISN_FRCE_DEFAULT	\
	(AW_PID_2071_FLT_ISN_FRCE_DEFAULT_VALUE << AW_PID_2071_FLT_ISN_FRCE_START_BIT)

/* IOTA1_VCM bit 13:12 (ISNCTRL1 0x52) */
#define AW_PID_2071_IOTA1_VCM_START_BIT	(12)
#define AW_PID_2071_IOTA1_VCM_BITS_LEN	(2)
#define AW_PID_2071_IOTA1_VCM_MASK		\
	(~(((1<<AW_PID_2071_IOTA1_VCM_BITS_LEN)-1) << AW_PID_2071_IOTA1_VCM_START_BIT))

#define AW_PID_2071_IOTA1_VCM_730MV		(0)
#define AW_PID_2071_IOTA1_VCM_730MV_VALUE	\
	(AW_PID_2071_IOTA1_VCM_730MV << AW_PID_2071_IOTA1_VCM_START_BIT)

#define AW_PID_2071_IOTA1_VCM_690MV		(1)
#define AW_PID_2071_IOTA1_VCM_690MV_VALUE	\
	(AW_PID_2071_IOTA1_VCM_690MV << AW_PID_2071_IOTA1_VCM_START_BIT)

#define AW_PID_2071_IOTA1_VCM_660MV		(2)
#define AW_PID_2071_IOTA1_VCM_660MV_VALUE	\
	(AW_PID_2071_IOTA1_VCM_660MV << AW_PID_2071_IOTA1_VCM_START_BIT)

#define AW_PID_2071_IOTA1_VCM_620MV		(3)
#define AW_PID_2071_IOTA1_VCM_620MV_VALUE	\
	(AW_PID_2071_IOTA1_VCM_620MV << AW_PID_2071_IOTA1_VCM_START_BIT)

#define AW_PID_2071_IOTA1_VCM_DEFAULT_VALUE	(2)
#define AW_PID_2071_IOTA1_VCM_DEFAULT	\
	(AW_PID_2071_IOTA1_VCM_DEFAULT_VALUE << AW_PID_2071_IOTA1_VCM_START_BIT)

/* SH_VPPWR bit 11 (ISNCTRL1 0x52) */
#define AW_PID_2071_SH_VPPWR_START_BIT	(11)
#define AW_PID_2071_SH_VPPWR_BITS_LEN	(1)
#define AW_PID_2071_SH_VPPWR_MASK		\
	(~(((1<<AW_PID_2071_SH_VPPWR_BITS_LEN)-1) << AW_PID_2071_SH_VPPWR_START_BIT))

#define AW_PID_2071_SH_VPPWR_DISABLE	(0)
#define AW_PID_2071_SH_VPPWR_DISABLE_VALUE	\
	(AW_PID_2071_SH_VPPWR_DISABLE << AW_PID_2071_SH_VPPWR_START_BIT)

#define AW_PID_2071_SH_VPPWR_ENABLE		(1)
#define AW_PID_2071_SH_VPPWR_ENABLE_VALUE	\
	(AW_PID_2071_SH_VPPWR_ENABLE << AW_PID_2071_SH_VPPWR_START_BIT)

#define AW_PID_2071_SH_VPPWR_DEFAULT_VALUE	(0)
#define AW_PID_2071_SH_VPPWR_DEFAULT	\
	(AW_PID_2071_SH_VPPWR_DEFAULT_VALUE << AW_PID_2071_SH_VPPWR_START_BIT)

/* EN_ISENSE bit 7 (ISNCTRL1 0x52) */
#define AW_PID_2071_EN_ISENSE_START_BIT	(7)
#define AW_PID_2071_EN_ISENSE_BITS_LEN	(1)
#define AW_PID_2071_EN_ISENSE_MASK		\
	(~(((1<<AW_PID_2071_EN_ISENSE_BITS_LEN)-1) << AW_PID_2071_EN_ISENSE_START_BIT))

#define AW_PID_2071_EN_ISENSE_DISABLE	(0)
#define AW_PID_2071_EN_ISENSE_DISABLE_VALUE	\
	(AW_PID_2071_EN_ISENSE_DISABLE << AW_PID_2071_EN_ISENSE_START_BIT)

#define AW_PID_2071_EN_ISENSE_ENABLE	(1)
#define AW_PID_2071_EN_ISENSE_ENABLE_VALUE	\
	(AW_PID_2071_EN_ISENSE_ENABLE << AW_PID_2071_EN_ISENSE_START_BIT)

#define AW_PID_2071_EN_ISENSE_DEFAULT_VALUE	(1)
#define AW_PID_2071_EN_ISENSE_DEFAULT	\
	(AW_PID_2071_EN_ISENSE_DEFAULT_VALUE << AW_PID_2071_EN_ISENSE_START_BIT)

/* ANTI_ALSFLT bit 6 (ISNCTRL1 0x52) */
#define AW_PID_2071_ANTI_ALSFLT_START_BIT	(6)
#define AW_PID_2071_ANTI_ALSFLT_BITS_LEN	(1)
#define AW_PID_2071_ANTI_ALSFLT_MASK	\
	(~(((1<<AW_PID_2071_ANTI_ALSFLT_BITS_LEN)-1) << AW_PID_2071_ANTI_ALSFLT_START_BIT))

#define AW_PID_2071_ANTI_ALSFLT_885MHZ	(0)
#define AW_PID_2071_ANTI_ALSFLT_885MHZ_VALUE	\
	(AW_PID_2071_ANTI_ALSFLT_885MHZ << AW_PID_2071_ANTI_ALSFLT_START_BIT)

#define AW_PID_2071_ANTI_ALSFLT_10MHZ	(1)
#define AW_PID_2071_ANTI_ALSFLT_10MHZ_VALUE	\
	(AW_PID_2071_ANTI_ALSFLT_10MHZ << AW_PID_2071_ANTI_ALSFLT_START_BIT)

#define AW_PID_2071_ANTI_ALSFLT_DEFAULT_VALUE	(1)
#define AW_PID_2071_ANTI_ALSFLT_DEFAULT	\
	(AW_PID_2071_ANTI_ALSFLT_DEFAULT_VALUE << AW_PID_2071_ANTI_ALSFLT_START_BIT)

/* CLK_CTRL bit 5:4 (ISNCTRL1 0x52) */
#define AW_PID_2071_CLK_CTRL_START_BIT	(4)
#define AW_PID_2071_CLK_CTRL_BITS_LEN	(2)
#define AW_PID_2071_CLK_CTRL_MASK		\
	(~(((1<<AW_PID_2071_CLK_CTRL_BITS_LEN)-1) << AW_PID_2071_CLK_CTRL_START_BIT))

#define AW_PID_2071_CLK_CTRL_4P186NS	(0)
#define AW_PID_2071_CLK_CTRL_4P186NS_VALUE	\
	(AW_PID_2071_CLK_CTRL_4P186NS << AW_PID_2071_CLK_CTRL_START_BIT)

#define AW_PID_2071_CLK_CTRL_10P744NS	(1)
#define AW_PID_2071_CLK_CTRL_10P744NS_VALUE	\
	(AW_PID_2071_CLK_CTRL_10P744NS << AW_PID_2071_CLK_CTRL_START_BIT)

#define AW_PID_2071_CLK_CTRL_4P969NS	(2)
#define AW_PID_2071_CLK_CTRL_4P969NS_VALUE	\
	(AW_PID_2071_CLK_CTRL_4P969NS << AW_PID_2071_CLK_CTRL_START_BIT)

#define AW_PID_2071_CLK_CTRL_20P857NS	(3)
#define AW_PID_2071_CLK_CTRL_20P857NS_VALUE	\
	(AW_PID_2071_CLK_CTRL_20P857NS << AW_PID_2071_CLK_CTRL_START_BIT)

#define AW_PID_2071_CLK_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLK_CTRL_DEFAULT	\
	(AW_PID_2071_CLK_CTRL_DEFAULT_VALUE << AW_PID_2071_CLK_CTRL_START_BIT)

/* EN_ISN_SH bit 3 (ISNCTRL1 0x52) */
#define AW_PID_2071_EN_ISN_SH_START_BIT	(3)
#define AW_PID_2071_EN_ISN_SH_BITS_LEN	(1)
#define AW_PID_2071_EN_ISN_SH_MASK		\
	(~(((1<<AW_PID_2071_EN_ISN_SH_BITS_LEN)-1) << AW_PID_2071_EN_ISN_SH_START_BIT))

#define AW_PID_2071_EN_ISN_SH_DISABLE	(0)
#define AW_PID_2071_EN_ISN_SH_DISABLE_VALUE	\
	(AW_PID_2071_EN_ISN_SH_DISABLE << AW_PID_2071_EN_ISN_SH_START_BIT)

#define AW_PID_2071_EN_ISN_SH_ENABLE	(1)
#define AW_PID_2071_EN_ISN_SH_ENABLE_VALUE	\
	(AW_PID_2071_EN_ISN_SH_ENABLE << AW_PID_2071_EN_ISN_SH_START_BIT)

#define AW_PID_2071_EN_ISN_SH_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_ISN_SH_DEFAULT	\
	(AW_PID_2071_EN_ISN_SH_DEFAULT_VALUE << AW_PID_2071_EN_ISN_SH_START_BIT)

/* SD_G bit 2 (ISNCTRL1 0x52) */
#define AW_PID_2071_SD_G_START_BIT		(2)
#define AW_PID_2071_SD_G_BITS_LEN		(1)
#define AW_PID_2071_SD_G_MASK			\
	(~(((1<<AW_PID_2071_SD_G_BITS_LEN)-1) << AW_PID_2071_SD_G_START_BIT))

#define AW_PID_2071_SD_G_DISABLE		(0)
#define AW_PID_2071_SD_G_DISABLE_VALUE	\
	(AW_PID_2071_SD_G_DISABLE << AW_PID_2071_SD_G_START_BIT)

#define AW_PID_2071_SD_G_ENABLE			(1)
#define AW_PID_2071_SD_G_ENABLE_VALUE	\
	(AW_PID_2071_SD_G_ENABLE << AW_PID_2071_SD_G_START_BIT)

#define AW_PID_2071_SD_G_DEFAULT_VALUE	(1)
#define AW_PID_2071_SD_G_DEFAULT		\
	(AW_PID_2071_SD_G_DEFAULT_VALUE << AW_PID_2071_SD_G_START_BIT)

/* ISN_OINV_EN bit 0 (ISNCTRL1 0x52) */
#define AW_PID_2071_ISN_OINV_EN_START_BIT	(0)
#define AW_PID_2071_ISN_OINV_EN_BITS_LEN	(1)
#define AW_PID_2071_ISN_OINV_EN_MASK	\
	(~(((1<<AW_PID_2071_ISN_OINV_EN_BITS_LEN)-1) << AW_PID_2071_ISN_OINV_EN_START_BIT))

#define AW_PID_2071_ISN_OINV_EN_NORMAL	(0)
#define AW_PID_2071_ISN_OINV_EN_NORMAL_VALUE	\
	(AW_PID_2071_ISN_OINV_EN_NORMAL << AW_PID_2071_ISN_OINV_EN_START_BIT)

#define AW_PID_2071_ISN_OINV_EN_INVERTED	(1)
#define AW_PID_2071_ISN_OINV_EN_INVERTED_VALUE	\
	(AW_PID_2071_ISN_OINV_EN_INVERTED << AW_PID_2071_ISN_OINV_EN_START_BIT)

#define AW_PID_2071_ISN_OINV_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_ISN_OINV_EN_DEFAULT	\
	(AW_PID_2071_ISN_OINV_EN_DEFAULT_VALUE << AW_PID_2071_ISN_OINV_EN_START_BIT)

/* default value of ISNCTRL1 (0x52) */
/* #define AW_PID_2071_ISNCTRL1_DEFAULT		(0x20C4) */

/* ISNCTRL2 (0x53) detail */
/* ISN_HDCCE bit 4 (ISNCTRL2 0x53) */
#define AW_PID_2071_ISN_HDCCE_START_BIT	(4)
#define AW_PID_2071_ISN_HDCCE_BITS_LEN	(1)
#define AW_PID_2071_ISN_HDCCE_MASK		\
	(~(((1<<AW_PID_2071_ISN_HDCCE_BITS_LEN)-1) << AW_PID_2071_ISN_HDCCE_START_BIT))

#define AW_PID_2071_ISN_HDCCE_DISABLE	(0)
#define AW_PID_2071_ISN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2071_ISN_HDCCE_DISABLE << AW_PID_2071_ISN_HDCCE_START_BIT)

#define AW_PID_2071_ISN_HDCCE_ENABLE	(1)
#define AW_PID_2071_ISN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2071_ISN_HDCCE_ENABLE << AW_PID_2071_ISN_HDCCE_START_BIT)

#define AW_PID_2071_ISN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2071_ISN_HDCCE_DEFAULT	\
	(AW_PID_2071_ISN_HDCCE_DEFAULT_VALUE << AW_PID_2071_ISN_HDCCE_START_BIT)

/* FRAC_VDLY bit 3:0 (ISNCTRL2 0x53) */
#define AW_PID_2071_FRAC_VDLY_START_BIT	(0)
#define AW_PID_2071_FRAC_VDLY_BITS_LEN	(4)
#define AW_PID_2071_FRAC_VDLY_MASK		\
	(~(((1<<AW_PID_2071_FRAC_VDLY_BITS_LEN)-1) << AW_PID_2071_FRAC_VDLY_START_BIT))

#define AW_PID_2071_FRAC_VDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_FRAC_VDLY_DEFAULT	\
	(AW_PID_2071_FRAC_VDLY_DEFAULT_VALUE << AW_PID_2071_FRAC_VDLY_START_BIT)

/* default value of ISNCTRL2 (0x53) */
/* #define AW_PID_2071_ISNCTRL2_DEFAULT		(0x0010) */

/* VTMCTRL1 (0x54) detail */
/* TEMP0 bit 6:0 (VTMCTRL1 0x54) */
#define AW_PID_2071_TEMP0_START_BIT		(0)
#define AW_PID_2071_TEMP0_BITS_LEN		(7)
#define AW_PID_2071_TEMP0_MASK			\
	(~(((1<<AW_PID_2071_TEMP0_BITS_LEN)-1) << AW_PID_2071_TEMP0_START_BIT))

#define AW_PID_2071_TEMP0_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEMP0_DEFAULT		\
	(AW_PID_2071_TEMP0_DEFAULT_VALUE << AW_PID_2071_TEMP0_START_BIT)

/* default value of VTMCTRL1 (0x54) */
/* #define AW_PID_2071_VTMCTRL1_DEFAULT		(0x0000) */

/* VTMCTRL2 (0x55) detail */
/* VCALB_BYP bit 11 (VTMCTRL2 0x55) */
#define AW_PID_2071_VCALB_BYP_START_BIT	(11)
#define AW_PID_2071_VCALB_BYP_BITS_LEN	(1)
#define AW_PID_2071_VCALB_BYP_MASK		\
	(~(((1<<AW_PID_2071_VCALB_BYP_BITS_LEN)-1) << AW_PID_2071_VCALB_BYP_START_BIT))

#define AW_PID_2071_VCALB_BYP_CALIBRATED	(0)
#define AW_PID_2071_VCALB_BYP_CALIBRATED_VALUE	\
	(AW_PID_2071_VCALB_BYP_CALIBRATED << AW_PID_2071_VCALB_BYP_START_BIT)

#define AW_PID_2071_VCALB_BYP_BYPASS	(1)
#define AW_PID_2071_VCALB_BYP_BYPASS_VALUE	\
	(AW_PID_2071_VCALB_BYP_BYPASS << AW_PID_2071_VCALB_BYP_START_BIT)

#define AW_PID_2071_VCALB_BYP_DEFAULT_VALUE	(0)
#define AW_PID_2071_VCALB_BYP_DEFAULT	\
	(AW_PID_2071_VCALB_BYP_DEFAULT_VALUE << AW_PID_2071_VCALB_BYP_START_BIT)

/* ALPHA bit 8:0 (VTMCTRL2 0x55) */
#define AW_PID_2071_ALPHA_START_BIT		(0)
#define AW_PID_2071_ALPHA_BITS_LEN		(9)
#define AW_PID_2071_ALPHA_MASK			\
	(~(((1<<AW_PID_2071_ALPHA_BITS_LEN)-1) << AW_PID_2071_ALPHA_START_BIT))

#define AW_PID_2071_ALPHA_DEFAULT_VALUE	(0)
#define AW_PID_2071_ALPHA_DEFAULT		\
	(AW_PID_2071_ALPHA_DEFAULT_VALUE << AW_PID_2071_ALPHA_START_BIT)

/* default value of VTMCTRL2 (0x55) */
/* #define AW_PID_2071_VTMCTRL2_DEFAULT		(0x0000) */

/* VTMCTRL3 (0x56) detail */
/* VCAL_COEF bit 15:0 (VTMCTRL3 0x56) */
#define AW_PID_2071_VCAL_COEF_START_BIT	(0)
#define AW_PID_2071_VCAL_COEF_BITS_LEN	(16)
#define AW_PID_2071_VCAL_COEF_MASK		\
	(~(((1<<AW_PID_2071_VCAL_COEF_BITS_LEN)-1) << AW_PID_2071_VCAL_COEF_START_BIT))

#define AW_PID_2071_VCAL_COEF_DEFAULT_VALUE	(0x2000)
#define AW_PID_2071_VCAL_COEF_DEFAULT	\
	(AW_PID_2071_VCAL_COEF_DEFAULT_VALUE << AW_PID_2071_VCAL_COEF_START_BIT)

/* default value of VTMCTRL3 (0x56) */
/* #define AW_PID_2071_VTMCTRL3_DEFAULT		(0x2000) */

/* ISNDAT (0x57) detail */
/* ISENSE_DATA bit 15:0 (ISNDAT 0x57) */
#define AW_PID_2071_ISENSE_DATA_START_BIT	(0)
#define AW_PID_2071_ISENSE_DATA_BITS_LEN	(16)
#define AW_PID_2071_ISENSE_DATA_MASK	\
	(~(((1<<AW_PID_2071_ISENSE_DATA_BITS_LEN)-1) << AW_PID_2071_ISENSE_DATA_START_BIT))

#define AW_PID_2071_ISENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2071_ISENSE_DATA_DEFAULT	\
	(AW_PID_2071_ISENSE_DATA_DEFAULT_VALUE << AW_PID_2071_ISENSE_DATA_START_BIT)

/* default value of ISNDAT (0x57) */
/* #define AW_PID_2071_ISNDAT_DEFAULT		(0x0000) */

/* VSNDAT (0x58) detail */
/* VSENSE_DATA bit 15:0 (VSNDAT 0x58) */
#define AW_PID_2071_VSENSE_DATA_START_BIT	(0)
#define AW_PID_2071_VSENSE_DATA_BITS_LEN	(16)
#define AW_PID_2071_VSENSE_DATA_MASK	\
	(~(((1<<AW_PID_2071_VSENSE_DATA_BITS_LEN)-1) << AW_PID_2071_VSENSE_DATA_START_BIT))

#define AW_PID_2071_VSENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSENSE_DATA_DEFAULT	\
	(AW_PID_2071_VSENSE_DATA_DEFAULT_VALUE << AW_PID_2071_VSENSE_DATA_START_BIT)

/* default value of VSNDAT (0x58) */
/* #define AW_PID_2071_VSNDAT_DEFAULT		(0x0000) */

/* PWMCTRL (0x59) detail */
/* SPKGAIN_IDLY bit 15:12 (PWMCTRL 0x59) */
#define AW_PID_2071_SPKGAIN_IDLY_START_BIT	(12)
#define AW_PID_2071_SPKGAIN_IDLY_BITS_LEN	(4)
#define AW_PID_2071_SPKGAIN_IDLY_MASK	\
	(~(((1<<AW_PID_2071_SPKGAIN_IDLY_BITS_LEN)-1) << AW_PID_2071_SPKGAIN_IDLY_START_BIT))

#define AW_PID_2071_SPKGAIN_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_SPKGAIN_IDLY_DEFAULT	\
	(AW_PID_2071_SPKGAIN_IDLY_DEFAULT_VALUE << AW_PID_2071_SPKGAIN_IDLY_START_BIT)

/* PWMDELA bit 11:8 (PWMCTRL 0x59) */
#define AW_PID_2071_PWMDELA_START_BIT	(8)
#define AW_PID_2071_PWMDELA_BITS_LEN	(4)
#define AW_PID_2071_PWMDELA_MASK		\
	(~(((1<<AW_PID_2071_PWMDELA_BITS_LEN)-1) << AW_PID_2071_PWMDELA_START_BIT))

#define AW_PID_2071_PWMDELA_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWMDELA_DEFAULT		\
	(AW_PID_2071_PWMDELA_DEFAULT_VALUE << AW_PID_2071_PWMDELA_START_BIT)

/* PWMDELB bit 7:4 (PWMCTRL 0x59) */
#define AW_PID_2071_PWMDELB_START_BIT	(4)
#define AW_PID_2071_PWMDELB_BITS_LEN	(4)
#define AW_PID_2071_PWMDELB_MASK		\
	(~(((1<<AW_PID_2071_PWMDELB_BITS_LEN)-1) << AW_PID_2071_PWMDELB_START_BIT))

#define AW_PID_2071_PWMDELB_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWMDELB_DEFAULT		\
	(AW_PID_2071_PWMDELB_DEFAULT_VALUE << AW_PID_2071_PWMDELB_START_BIT)

/* PWMSH bit 3 (PWMCTRL 0x59) */
#define AW_PID_2071_PWMSH_START_BIT		(3)
#define AW_PID_2071_PWMSH_BITS_LEN		(1)
#define AW_PID_2071_PWMSH_MASK			\
	(~(((1<<AW_PID_2071_PWMSH_BITS_LEN)-1) << AW_PID_2071_PWMSH_START_BIT))

#define AW_PID_2071_PWMSH_SAWTOOTH		(0)
#define AW_PID_2071_PWMSH_SAWTOOTH_VALUE	\
	(AW_PID_2071_PWMSH_SAWTOOTH << AW_PID_2071_PWMSH_START_BIT)

#define AW_PID_2071_PWMSH_TRIANGLE		(1)
#define AW_PID_2071_PWMSH_TRIANGLE_VALUE	\
	(AW_PID_2071_PWMSH_TRIANGLE << AW_PID_2071_PWMSH_START_BIT)

#define AW_PID_2071_PWMSH_DEFAULT_VALUE	(1)
#define AW_PID_2071_PWMSH_DEFAULT		\
	(AW_PID_2071_PWMSH_DEFAULT_VALUE << AW_PID_2071_PWMSH_START_BIT)

/* PWMRE bit 2 (PWMCTRL 0x59) */
#define AW_PID_2071_PWMRE_START_BIT		(2)
#define AW_PID_2071_PWMRE_BITS_LEN		(1)
#define AW_PID_2071_PWMRE_MASK			\
	(~(((1<<AW_PID_2071_PWMRE_BITS_LEN)-1) << AW_PID_2071_PWMRE_START_BIT))

#define AW_PID_2071_PWMRE_7BIT			(0)
#define AW_PID_2071_PWMRE_7BIT_VALUE	\
	(AW_PID_2071_PWMRE_7BIT << AW_PID_2071_PWMRE_START_BIT)

#define AW_PID_2071_PWMRE_8BIT			(1)
#define AW_PID_2071_PWMRE_8BIT_VALUE	\
	(AW_PID_2071_PWMRE_8BIT << AW_PID_2071_PWMRE_START_BIT)

#define AW_PID_2071_PWMRE_DEFAULT_VALUE	(1)
#define AW_PID_2071_PWMRE_DEFAULT		\
	(AW_PID_2071_PWMRE_DEFAULT_VALUE << AW_PID_2071_PWMRE_START_BIT)

/* PWM_ADJUST bit 1 (PWMCTRL 0x59) */
#define AW_PID_2071_PWM_ADJUST_START_BIT	(1)
#define AW_PID_2071_PWM_ADJUST_BITS_LEN	(1)
#define AW_PID_2071_PWM_ADJUST_MASK		\
	(~(((1<<AW_PID_2071_PWM_ADJUST_BITS_LEN)-1) << AW_PID_2071_PWM_ADJUST_START_BIT))

#define AW_PID_2071_PWM_ADJUST_DISABLE	(0)
#define AW_PID_2071_PWM_ADJUST_DISABLE_VALUE	\
	(AW_PID_2071_PWM_ADJUST_DISABLE << AW_PID_2071_PWM_ADJUST_START_BIT)

#define AW_PID_2071_PWM_ADJUST_ENABLE	(1)
#define AW_PID_2071_PWM_ADJUST_ENABLE_VALUE	\
	(AW_PID_2071_PWM_ADJUST_ENABLE << AW_PID_2071_PWM_ADJUST_START_BIT)

#define AW_PID_2071_PWM_ADJUST_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_ADJUST_DEFAULT	\
	(AW_PID_2071_PWM_ADJUST_DEFAULT_VALUE << AW_PID_2071_PWM_ADJUST_START_BIT)

/* PWM_SRC bit 0 (PWMCTRL 0x59) */
#define AW_PID_2071_PWM_SRC_START_BIT	(0)
#define AW_PID_2071_PWM_SRC_BITS_LEN	(1)
#define AW_PID_2071_PWM_SRC_MASK		\
	(~(((1<<AW_PID_2071_PWM_SRC_BITS_LEN)-1) << AW_PID_2071_PWM_SRC_START_BIT))

#define AW_PID_2071_PWM_SRC_EFUSE_WL	(0)
#define AW_PID_2071_PWM_SRC_EFUSE_WL_VALUE	\
	(AW_PID_2071_PWM_SRC_EFUSE_WL << AW_PID_2071_PWM_SRC_START_BIT)

#define AW_PID_2071_PWM_SRC_I2S_PORTS	(1)
#define AW_PID_2071_PWM_SRC_I2S_PORTS_VALUE	\
	(AW_PID_2071_PWM_SRC_I2S_PORTS << AW_PID_2071_PWM_SRC_START_BIT)

#define AW_PID_2071_PWM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_SRC_DEFAULT		\
	(AW_PID_2071_PWM_SRC_DEFAULT_VALUE << AW_PID_2071_PWM_SRC_START_BIT)

/* default value of PWMCTRL (0x59) */
/* #define AW_PID_2071_PWMCTRL_DEFAULT		(0x000C) */

/* PWMCTRL2 (0x5A) detail */
/* PWM_SYN_INV bit 15 (PWMCTRL2 0x5A) */
#define AW_PID_2071_PWM_SYN_INV_START_BIT	(15)
#define AW_PID_2071_PWM_SYN_INV_BITS_LEN	(1)
#define AW_PID_2071_PWM_SYN_INV_MASK	\
	(~(((1<<AW_PID_2071_PWM_SYN_INV_BITS_LEN)-1) << AW_PID_2071_PWM_SYN_INV_START_BIT))

#define AW_PID_2071_PWM_SYN_INV_DISABLE	(0)
#define AW_PID_2071_PWM_SYN_INV_DISABLE_VALUE	\
	(AW_PID_2071_PWM_SYN_INV_DISABLE << AW_PID_2071_PWM_SYN_INV_START_BIT)

#define AW_PID_2071_PWM_SYN_INV_ENABLE	(1)
#define AW_PID_2071_PWM_SYN_INV_ENABLE_VALUE	\
	(AW_PID_2071_PWM_SYN_INV_ENABLE << AW_PID_2071_PWM_SYN_INV_START_BIT)

#define AW_PID_2071_PWM_SYN_INV_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_SYN_INV_DEFAULT	\
	(AW_PID_2071_PWM_SYN_INV_DEFAULT_VALUE << AW_PID_2071_PWM_SYN_INV_START_BIT)

/* VOTA1_VCM bit 14:13 (PWMCTRL2 0x5A) */
#define AW_PID_2071_VOTA1_VCM_START_BIT	(13)
#define AW_PID_2071_VOTA1_VCM_BITS_LEN	(2)
#define AW_PID_2071_VOTA1_VCM_MASK		\
	(~(((1<<AW_PID_2071_VOTA1_VCM_BITS_LEN)-1) << AW_PID_2071_VOTA1_VCM_START_BIT))

#define AW_PID_2071_VOTA1_VCM_730MV		(0)
#define AW_PID_2071_VOTA1_VCM_730MV_VALUE	\
	(AW_PID_2071_VOTA1_VCM_730MV << AW_PID_2071_VOTA1_VCM_START_BIT)

#define AW_PID_2071_VOTA1_VCM_690MV		(1)
#define AW_PID_2071_VOTA1_VCM_690MV_VALUE	\
	(AW_PID_2071_VOTA1_VCM_690MV << AW_PID_2071_VOTA1_VCM_START_BIT)

#define AW_PID_2071_VOTA1_VCM_660MV		(2)
#define AW_PID_2071_VOTA1_VCM_660MV_VALUE	\
	(AW_PID_2071_VOTA1_VCM_660MV << AW_PID_2071_VOTA1_VCM_START_BIT)

#define AW_PID_2071_VOTA1_VCM_620MV		(3)
#define AW_PID_2071_VOTA1_VCM_620MV_VALUE	\
	(AW_PID_2071_VOTA1_VCM_620MV << AW_PID_2071_VOTA1_VCM_START_BIT)

#define AW_PID_2071_VOTA1_VCM_DEFAULT_VALUE	(1)
#define AW_PID_2071_VOTA1_VCM_DEFAULT	\
	(AW_PID_2071_VOTA1_VCM_DEFAULT_VALUE << AW_PID_2071_VOTA1_VCM_START_BIT)

/* PWM_TRI_EN bit 12 (PWMCTRL2 0x5A) */
#define AW_PID_2071_PWM_TRI_EN_START_BIT	(12)
#define AW_PID_2071_PWM_TRI_EN_BITS_LEN	(1)
#define AW_PID_2071_PWM_TRI_EN_MASK		\
	(~(((1<<AW_PID_2071_PWM_TRI_EN_BITS_LEN)-1) << AW_PID_2071_PWM_TRI_EN_START_BIT))

#define AW_PID_2071_PWM_TRI_EN_DISABLE	(0)
#define AW_PID_2071_PWM_TRI_EN_DISABLE_VALUE	\
	(AW_PID_2071_PWM_TRI_EN_DISABLE << AW_PID_2071_PWM_TRI_EN_START_BIT)

#define AW_PID_2071_PWM_TRI_EN_ENABLE	(1)
#define AW_PID_2071_PWM_TRI_EN_ENABLE_VALUE	\
	(AW_PID_2071_PWM_TRI_EN_ENABLE << AW_PID_2071_PWM_TRI_EN_START_BIT)

#define AW_PID_2071_PWM_TRI_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_TRI_EN_DEFAULT	\
	(AW_PID_2071_PWM_TRI_EN_DEFAULT_VALUE << AW_PID_2071_PWM_TRI_EN_START_BIT)

/* AMP_IPWM bit 11 (PWMCTRL2 0x5A) */
#define AW_PID_2071_AMP_IPWM_START_BIT	(11)
#define AW_PID_2071_AMP_IPWM_BITS_LEN	(1)
#define AW_PID_2071_AMP_IPWM_MASK		\
	(~(((1<<AW_PID_2071_AMP_IPWM_BITS_LEN)-1) << AW_PID_2071_AMP_IPWM_START_BIT))

#define AW_PID_2071_AMP_IPWM_33UA		(0)
#define AW_PID_2071_AMP_IPWM_33UA_VALUE	\
	(AW_PID_2071_AMP_IPWM_33UA << AW_PID_2071_AMP_IPWM_START_BIT)

#define AW_PID_2071_AMP_IPWM_30UA		(1)
#define AW_PID_2071_AMP_IPWM_30UA_VALUE	\
	(AW_PID_2071_AMP_IPWM_30UA << AW_PID_2071_AMP_IPWM_START_BIT)

#define AW_PID_2071_AMP_IPWM_DEFAULT_VALUE	(0)
#define AW_PID_2071_AMP_IPWM_DEFAULT	\
	(AW_PID_2071_AMP_IPWM_DEFAULT_VALUE << AW_PID_2071_AMP_IPWM_START_BIT)

/* BYP_PWMSYNC bit 10 (PWMCTRL2 0x5A) */
#define AW_PID_2071_BYP_PWMSYNC_START_BIT	(10)
#define AW_PID_2071_BYP_PWMSYNC_BITS_LEN	(1)
#define AW_PID_2071_BYP_PWMSYNC_MASK	\
	(~(((1<<AW_PID_2071_BYP_PWMSYNC_BITS_LEN)-1) << AW_PID_2071_BYP_PWMSYNC_START_BIT))

#define AW_PID_2071_BYP_PWMSYNC_DISABLE	(0)
#define AW_PID_2071_BYP_PWMSYNC_DISABLE_VALUE	\
	(AW_PID_2071_BYP_PWMSYNC_DISABLE << AW_PID_2071_BYP_PWMSYNC_START_BIT)

#define AW_PID_2071_BYP_PWMSYNC_ENABLE	(1)
#define AW_PID_2071_BYP_PWMSYNC_ENABLE_VALUE	\
	(AW_PID_2071_BYP_PWMSYNC_ENABLE << AW_PID_2071_BYP_PWMSYNC_START_BIT)

#define AW_PID_2071_BYP_PWMSYNC_DEFAULT_VALUE	(0)
#define AW_PID_2071_BYP_PWMSYNC_DEFAULT	\
	(AW_PID_2071_BYP_PWMSYNC_DEFAULT_VALUE << AW_PID_2071_BYP_PWMSYNC_START_BIT)

/* PWM_DEM bit 8 (PWMCTRL2 0x5A) */
#define AW_PID_2071_PWM_DEM_START_BIT	(8)
#define AW_PID_2071_PWM_DEM_BITS_LEN	(1)
#define AW_PID_2071_PWM_DEM_MASK		\
	(~(((1<<AW_PID_2071_PWM_DEM_BITS_LEN)-1) << AW_PID_2071_PWM_DEM_START_BIT))

#define AW_PID_2071_PWM_DEM_DISABLE		(0)
#define AW_PID_2071_PWM_DEM_DISABLE_VALUE	\
	(AW_PID_2071_PWM_DEM_DISABLE << AW_PID_2071_PWM_DEM_START_BIT)

#define AW_PID_2071_PWM_DEM_ENABLE		(1)
#define AW_PID_2071_PWM_DEM_ENABLE_VALUE	\
	(AW_PID_2071_PWM_DEM_ENABLE << AW_PID_2071_PWM_DEM_START_BIT)

#define AW_PID_2071_PWM_DEM_DEFAULT_VALUE	(1)
#define AW_PID_2071_PWM_DEM_DEFAULT		\
	(AW_PID_2071_PWM_DEM_DEFAULT_VALUE << AW_PID_2071_PWM_DEM_START_BIT)

/* PWMPSC bit 4:0 (PWMCTRL2 0x5A) */
#define AW_PID_2071_PWMPSC_START_BIT	(0)
#define AW_PID_2071_PWMPSC_BITS_LEN		(5)
#define AW_PID_2071_PWMPSC_MASK			\
	(~(((1<<AW_PID_2071_PWMPSC_BITS_LEN)-1) << AW_PID_2071_PWMPSC_START_BIT))

#define AW_PID_2071_PWMPSC_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWMPSC_DEFAULT		\
	(AW_PID_2071_PWMPSC_DEFAULT_VALUE << AW_PID_2071_PWMPSC_START_BIT)

/* default value of PWMCTRL2 (0x5A) */
/* #define AW_PID_2071_PWMCTRL2_DEFAULT		(0x2100) */

/* PWMCTRL3 (0x5B) detail */
/* SPKGAIN_DLY_BYP bit 13 (PWMCTRL3 0x5B) */
#define AW_PID_2071_SPKGAIN_DLY_BYP_START_BIT	(13)
#define AW_PID_2071_SPKGAIN_DLY_BYP_BITS_LEN	(1)
#define AW_PID_2071_SPKGAIN_DLY_BYP_MASK	\
	(~(((1<<AW_PID_2071_SPKGAIN_DLY_BYP_BITS_LEN)-1) << AW_PID_2071_SPKGAIN_DLY_BYP_START_BIT))

#define AW_PID_2071_SPKGAIN_DLY_BYP_WORK	(0)
#define AW_PID_2071_SPKGAIN_DLY_BYP_WORK_VALUE	\
	(AW_PID_2071_SPKGAIN_DLY_BYP_WORK << AW_PID_2071_SPKGAIN_DLY_BYP_START_BIT)

#define AW_PID_2071_SPKGAIN_DLY_BYP_BYPASS	(1)
#define AW_PID_2071_SPKGAIN_DLY_BYP_BYPASS_VALUE	\
	(AW_PID_2071_SPKGAIN_DLY_BYP_BYPASS << AW_PID_2071_SPKGAIN_DLY_BYP_START_BIT)

#define AW_PID_2071_SPKGAIN_DLY_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2071_SPKGAIN_DLY_BYP_DEFAULT	\
	(AW_PID_2071_SPKGAIN_DLY_BYP_DEFAULT_VALUE << AW_PID_2071_SPKGAIN_DLY_BYP_START_BIT)

/* DEM_DLY bit 12:8 (PWMCTRL3 0x5B) */
#define AW_PID_2071_DEM_DLY_START_BIT	(8)
#define AW_PID_2071_DEM_DLY_BITS_LEN	(5)
#define AW_PID_2071_DEM_DLY_MASK		\
	(~(((1<<AW_PID_2071_DEM_DLY_BITS_LEN)-1) << AW_PID_2071_DEM_DLY_START_BIT))

#define AW_PID_2071_DEM_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_DEM_DLY_DEFAULT		\
	(AW_PID_2071_DEM_DLY_DEFAULT_VALUE << AW_PID_2071_DEM_DLY_START_BIT)

/* SPKGAIN_FDLY bit 7:0 (PWMCTRL3 0x5B) */
#define AW_PID_2071_SPKGAIN_FDLY_START_BIT	(0)
#define AW_PID_2071_SPKGAIN_FDLY_BITS_LEN	(8)
#define AW_PID_2071_SPKGAIN_FDLY_MASK	\
	(~(((1<<AW_PID_2071_SPKGAIN_FDLY_BITS_LEN)-1) << AW_PID_2071_SPKGAIN_FDLY_START_BIT))

#define AW_PID_2071_SPKGAIN_FDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_SPKGAIN_FDLY_DEFAULT	\
	(AW_PID_2071_SPKGAIN_FDLY_DEFAULT_VALUE << AW_PID_2071_SPKGAIN_FDLY_START_BIT)

/* default value of PWMCTRL3 (0x5B) */
/* #define AW_PID_2071_PWMCTRL3_DEFAULT		(0x2000) */

/* VCALDAT (0x5C) detail */
/* VCAL_DATA bit 15:0 (VCALDAT 0x5C) */
#define AW_PID_2071_VCAL_DATA_START_BIT	(0)
#define AW_PID_2071_VCAL_DATA_BITS_LEN	(16)
#define AW_PID_2071_VCAL_DATA_MASK		\
	(~(((1<<AW_PID_2071_VCAL_DATA_BITS_LEN)-1) << AW_PID_2071_VCAL_DATA_START_BIT))

#define AW_PID_2071_VCAL_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2071_VCAL_DATA_DEFAULT	\
	(AW_PID_2071_VCAL_DATA_DEFAULT_VALUE << AW_PID_2071_VCAL_DATA_START_BIT)

/* default value of VCALDAT (0x5C) */
/* #define AW_PID_2071_VCALDAT_DEFAULT		(0x0000) */

/* BSTCTRL1 (0x60) detail */
/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2071_BST_RTH_START_BIT	(8)
#define AW_PID_2071_BST_RTH_BITS_LEN	(6)
#define AW_PID_2071_BST_RTH_MASK		\
	(~(((1<<AW_PID_2071_BST_RTH_BITS_LEN)-1) << AW_PID_2071_BST_RTH_START_BIT))

#define AW_PID_2071_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2071_BST_RTH_DEFAULT		\
	(AW_PID_2071_BST_RTH_DEFAULT_VALUE << AW_PID_2071_BST_RTH_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2071_BST_ATH_START_BIT	(0)
#define AW_PID_2071_BST_ATH_BITS_LEN	(6)
#define AW_PID_2071_BST_ATH_MASK		\
	(~(((1<<AW_PID_2071_BST_ATH_BITS_LEN)-1) << AW_PID_2071_BST_ATH_START_BIT))

#define AW_PID_2071_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2071_BST_ATH_DEFAULT		\
	(AW_PID_2071_BST_ATH_DEFAULT_VALUE << AW_PID_2071_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2071_BSTCTRL1_DEFAULT		(0x0402) */

/* BSTCTRL2 (0x61) detail */
/* VOUT_CTMD bit 15 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_CTMD_START_BIT	(15)
#define AW_PID_2071_VOUT_CTMD_BITS_LEN	(1)
#define AW_PID_2071_VOUT_CTMD_MASK		\
	(~(((1<<AW_PID_2071_VOUT_CTMD_BITS_LEN)-1) << AW_PID_2071_VOUT_CTMD_START_BIT))

#define AW_PID_2071_VOUT_CTMD_VREF		(0)
#define AW_PID_2071_VOUT_CTMD_VREF_VALUE	\
	(AW_PID_2071_VOUT_CTMD_VREF << AW_PID_2071_VOUT_CTMD_START_BIT)

#define AW_PID_2071_VOUT_CTMD_VFB		(1)
#define AW_PID_2071_VOUT_CTMD_VFB_VALUE	\
	(AW_PID_2071_VOUT_CTMD_VFB << AW_PID_2071_VOUT_CTMD_START_BIT)

#define AW_PID_2071_VOUT_CTMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_VOUT_CTMD_DEFAULT	\
	(AW_PID_2071_VOUT_CTMD_DEFAULT_VALUE << AW_PID_2071_VOUT_CTMD_START_BIT)

/* BST_MODE bit 14:13 (BSTCTRL2 0x61) */
#define AW_PID_2071_BST_MODE_START_BIT	(13)
#define AW_PID_2071_BST_MODE_BITS_LEN	(2)
#define AW_PID_2071_BST_MODE_MASK		\
	(~(((1<<AW_PID_2071_BST_MODE_BITS_LEN)-1) << AW_PID_2071_BST_MODE_START_BIT))

#define AW_PID_2071_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2071_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2071_BST_MODE_TRANSPARENT << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2071_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2071_BST_MODE_FORCE_BOOST << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_SMART_BOOST1	(2)
#define AW_PID_2071_BST_MODE_SMART_BOOST1_VALUE	\
	(AW_PID_2071_BST_MODE_SMART_BOOST1 << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_SMART_BOOST2	(3)
#define AW_PID_2071_BST_MODE_SMART_BOOST2_VALUE	\
	(AW_PID_2071_BST_MODE_SMART_BOOST2 << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2071_BST_MODE_DEFAULT	\
	(AW_PID_2071_BST_MODE_DEFAULT_VALUE << AW_PID_2071_BST_MODE_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2071_BST_TDEG_START_BIT	(8)
#define AW_PID_2071_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2071_BST_TDEG_MASK		\
	(~(((1<<AW_PID_2071_BST_TDEG_BITS_LEN)-1) << AW_PID_2071_BST_TDEG_START_BIT))

#define AW_PID_2071_BST_TDEG_0P50_MS	(0)
#define AW_PID_2071_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_0P50_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_1P00_MS	(1)
#define AW_PID_2071_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_1P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_2P00_MS	(2)
#define AW_PID_2071_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_2P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_4P00_MS	(3)
#define AW_PID_2071_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_4P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_8P00_MS	(4)
#define AW_PID_2071_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_8P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_10P7_MS	(5)
#define AW_PID_2071_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_10P7_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_13P3_MS	(6)
#define AW_PID_2071_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_13P3_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_16P0_MS	(7)
#define AW_PID_2071_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_16P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_18P6_MS	(8)
#define AW_PID_2071_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_18P6_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_21P3_MS	(9)
#define AW_PID_2071_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_21P3_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_24P0_MS	(10)
#define AW_PID_2071_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_24P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_32P0_MS	(11)
#define AW_PID_2071_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_32P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_64P0_MS	(12)
#define AW_PID_2071_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_64P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_128_MS		(13)
#define AW_PID_2071_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_128_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_256_MS		(14)
#define AW_PID_2071_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_256_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_1200_MS	(15)
#define AW_PID_2071_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_1200_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2071_BST_TDEG_DEFAULT	\
	(AW_PID_2071_BST_TDEG_DEFAULT_VALUE << AW_PID_2071_BST_TDEG_START_BIT)

/* VOUT_VFBSET bit 7:6 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_VFBSET_START_BIT	(6)
#define AW_PID_2071_VOUT_VFBSET_BITS_LEN	(2)
#define AW_PID_2071_VOUT_VFBSET_MASK	\
	(~(((1<<AW_PID_2071_VOUT_VFBSET_BITS_LEN)-1) << AW_PID_2071_VOUT_VFBSET_START_BIT))

#define AW_PID_2071_VOUT_VFBSET_8P5V	(0)
#define AW_PID_2071_VOUT_VFBSET_8P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_8P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_9P5V	(1)
#define AW_PID_2071_VOUT_VFBSET_9P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_9P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_10P5V	(2)
#define AW_PID_2071_VOUT_VFBSET_10P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_10P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_DEFAULT_VALUE	(1)
#define AW_PID_2071_VOUT_VFBSET_DEFAULT	\
	(AW_PID_2071_VOUT_VFBSET_DEFAULT_VALUE << AW_PID_2071_VOUT_VFBSET_START_BIT)

/* VOUT_VREFSET bit 5:0 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2071_VOUT_VREFSET_BITS_LEN	(6)
#define AW_PID_2071_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2071_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2071_VOUT_VREFSET_START_BIT))

#define AW_PID_2071_VOUT_VREFSET_3P125V	(0)
#define AW_PID_2071_VOUT_VREFSET_3P125V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P125V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P25V	(1)
#define AW_PID_2071_VOUT_VREFSET_3P25V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P25V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P375V	(2)
#define AW_PID_2071_VOUT_VREFSET_3P375V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P375V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P5V	(3)
#define AW_PID_2071_VOUT_VREFSET_3P5V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P5V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_10P25V	(57)
#define AW_PID_2071_VOUT_VREFSET_10P25V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_10P25V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_DEFAULT_VALUE	(0x33)
#define AW_PID_2071_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2071_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2071_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2071_BSTCTRL2_DEFAULT		(0x6B73) */

/* BSTCTRL3 (0x62) detail */
/* BST_COMPMAX bit 15:14 (BSTCTRL3 0x62) */
#define AW_PID_2071_BST_COMPMAX_START_BIT	(14)
#define AW_PID_2071_BST_COMPMAX_BITS_LEN	(2)
#define AW_PID_2071_BST_COMPMAX_MASK	\
	(~(((1<<AW_PID_2071_BST_COMPMAX_BITS_LEN)-1) << AW_PID_2071_BST_COMPMAX_START_BIT))

#define AW_PID_2071_BST_COMPMAX_2P2V	(0)
#define AW_PID_2071_BST_COMPMAX_2P2V_VALUE	\
	(AW_PID_2071_BST_COMPMAX_2P2V << AW_PID_2071_BST_COMPMAX_START_BIT)

#define AW_PID_2071_BST_COMPMAX_2P4V	(1)
#define AW_PID_2071_BST_COMPMAX_2P4V_VALUE	\
	(AW_PID_2071_BST_COMPMAX_2P4V << AW_PID_2071_BST_COMPMAX_START_BIT)

#define AW_PID_2071_BST_COMPMAX_2P6V	(2)
#define AW_PID_2071_BST_COMPMAX_2P6V_VALUE	\
	(AW_PID_2071_BST_COMPMAX_2P6V << AW_PID_2071_BST_COMPMAX_START_BIT)

#define AW_PID_2071_BST_COMPMAX_2P8V	(3)
#define AW_PID_2071_BST_COMPMAX_2P8V_VALUE	\
	(AW_PID_2071_BST_COMPMAX_2P8V << AW_PID_2071_BST_COMPMAX_START_BIT)

#define AW_PID_2071_BST_COMPMAX_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_COMPMAX_DEFAULT	\
	(AW_PID_2071_BST_COMPMAX_DEFAULT_VALUE << AW_PID_2071_BST_COMPMAX_START_BIT)

/* BST_GTDR_DDT bit 13 (BSTCTRL3 0x62) */
#define AW_PID_2071_BST_GTDR_DDT_START_BIT	(13)
#define AW_PID_2071_BST_GTDR_DDT_BITS_LEN	(1)
#define AW_PID_2071_BST_GTDR_DDT_MASK	\
	(~(((1<<AW_PID_2071_BST_GTDR_DDT_BITS_LEN)-1) << AW_PID_2071_BST_GTDR_DDT_START_BIT))

#define AW_PID_2071_BST_GTDR_DDT_3NS	(0)
#define AW_PID_2071_BST_GTDR_DDT_3NS_VALUE	\
	(AW_PID_2071_BST_GTDR_DDT_3NS << AW_PID_2071_BST_GTDR_DDT_START_BIT)

#define AW_PID_2071_BST_GTDR_DDT_9NS	(1)
#define AW_PID_2071_BST_GTDR_DDT_9NS_VALUE	\
	(AW_PID_2071_BST_GTDR_DDT_9NS << AW_PID_2071_BST_GTDR_DDT_START_BIT)

#define AW_PID_2071_BST_GTDR_DDT_DEFAULT_VALUE	(1)
#define AW_PID_2071_BST_GTDR_DDT_DEFAULT	\
	(AW_PID_2071_BST_GTDR_DDT_DEFAULT_VALUE << AW_PID_2071_BST_GTDR_DDT_START_BIT)

/* SKIP_EN bit 12 (BSTCTRL3 0x62) */
#define AW_PID_2071_SKIP_EN_START_BIT	(12)
#define AW_PID_2071_SKIP_EN_BITS_LEN	(1)
#define AW_PID_2071_SKIP_EN_MASK		\
	(~(((1<<AW_PID_2071_SKIP_EN_BITS_LEN)-1) << AW_PID_2071_SKIP_EN_START_BIT))

#define AW_PID_2071_SKIP_EN_SKIP		(0)
#define AW_PID_2071_SKIP_EN_SKIP_VALUE	\
	(AW_PID_2071_SKIP_EN_SKIP << AW_PID_2071_SKIP_EN_START_BIT)

#define AW_PID_2071_SKIP_EN_NOMINUS_SKIP	(1)
#define AW_PID_2071_SKIP_EN_NOMINUS_SKIP_VALUE	\
	(AW_PID_2071_SKIP_EN_NOMINUS_SKIP << AW_PID_2071_SKIP_EN_START_BIT)

#define AW_PID_2071_SKIP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_SKIP_EN_DEFAULT		\
	(AW_PID_2071_SKIP_EN_DEFAULT_VALUE << AW_PID_2071_SKIP_EN_START_BIT)

/* OVP2_EN bit 11 (BSTCTRL3 0x62) */
#define AW_PID_2071_OVP2_EN_START_BIT	(11)
#define AW_PID_2071_OVP2_EN_BITS_LEN	(1)
#define AW_PID_2071_OVP2_EN_MASK		\
	(~(((1<<AW_PID_2071_OVP2_EN_BITS_LEN)-1) << AW_PID_2071_OVP2_EN_START_BIT))

#define AW_PID_2071_OVP2_EN_DISABLE		(0)
#define AW_PID_2071_OVP2_EN_DISABLE_VALUE	\
	(AW_PID_2071_OVP2_EN_DISABLE << AW_PID_2071_OVP2_EN_START_BIT)

#define AW_PID_2071_OVP2_EN_ENABLE		(1)
#define AW_PID_2071_OVP2_EN_ENABLE_VALUE	\
	(AW_PID_2071_OVP2_EN_ENABLE << AW_PID_2071_OVP2_EN_START_BIT)

#define AW_PID_2071_OVP2_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP2_EN_DEFAULT		\
	(AW_PID_2071_OVP2_EN_DEFAULT_VALUE << AW_PID_2071_OVP2_EN_START_BIT)

/* BURST_PEAK bit 10:8 (BSTCTRL3 0x62) */
#define AW_PID_2071_BURST_PEAK_START_BIT	(8)
#define AW_PID_2071_BURST_PEAK_BITS_LEN	(3)
#define AW_PID_2071_BURST_PEAK_MASK		\
	(~(((1<<AW_PID_2071_BURST_PEAK_BITS_LEN)-1) << AW_PID_2071_BURST_PEAK_START_BIT))

#define AW_PID_2071_BURST_PEAK_10MA		(0)
#define AW_PID_2071_BURST_PEAK_10MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_10MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_20MA		(1)
#define AW_PID_2071_BURST_PEAK_20MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_20MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_30MA		(2)
#define AW_PID_2071_BURST_PEAK_30MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_30MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_50MA		(3)
#define AW_PID_2071_BURST_PEAK_50MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_50MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_70MA		(4)
#define AW_PID_2071_BURST_PEAK_70MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_70MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_100MA	(5)
#define AW_PID_2071_BURST_PEAK_100MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_100MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_130MA	(6)
#define AW_PID_2071_BURST_PEAK_130MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_130MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_160MA	(7)
#define AW_PID_2071_BURST_PEAK_160MA_VALUE	\
	(AW_PID_2071_BURST_PEAK_160MA << AW_PID_2071_BURST_PEAK_START_BIT)

#define AW_PID_2071_BURST_PEAK_DEFAULT_VALUE	(5)
#define AW_PID_2071_BURST_PEAK_DEFAULT	\
	(AW_PID_2071_BURST_PEAK_DEFAULT_VALUE << AW_PID_2071_BURST_PEAK_START_BIT)

/* BURST_SS_IPEAK bit 7 (BSTCTRL3 0x62) */
#define AW_PID_2071_BURST_SS_IPEAK_START_BIT	(7)
#define AW_PID_2071_BURST_SS_IPEAK_BITS_LEN	(1)
#define AW_PID_2071_BURST_SS_IPEAK_MASK	\
	(~(((1<<AW_PID_2071_BURST_SS_IPEAK_BITS_LEN)-1) << AW_PID_2071_BURST_SS_IPEAK_START_BIT))

#define AW_PID_2071_BURST_SS_IPEAK_600MA	(0)
#define AW_PID_2071_BURST_SS_IPEAK_600MA_VALUE	\
	(AW_PID_2071_BURST_SS_IPEAK_600MA << AW_PID_2071_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2071_BURST_SS_IPEAK_800MA	(1)
#define AW_PID_2071_BURST_SS_IPEAK_800MA_VALUE	\
	(AW_PID_2071_BURST_SS_IPEAK_800MA << AW_PID_2071_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2071_BURST_SS_IPEAK_DEFAULT_VALUE	(1)
#define AW_PID_2071_BURST_SS_IPEAK_DEFAULT	\
	(AW_PID_2071_BURST_SS_IPEAK_DEFAULT_VALUE << AW_PID_2071_BURST_SS_IPEAK_START_BIT)

/* IPEAK_ADJ bit 6 (BSTCTRL3 0x62) */
#define AW_PID_2071_IPEAK_ADJ_START_BIT	(6)
#define AW_PID_2071_IPEAK_ADJ_BITS_LEN	(1)
#define AW_PID_2071_IPEAK_ADJ_MASK		\
	(~(((1<<AW_PID_2071_IPEAK_ADJ_BITS_LEN)-1) << AW_PID_2071_IPEAK_ADJ_START_BIT))

#define AW_PID_2071_IPEAK_ADJ_IPEAK		(0)
#define AW_PID_2071_IPEAK_ADJ_IPEAK_VALUE	\
	(AW_PID_2071_IPEAK_ADJ_IPEAK << AW_PID_2071_IPEAK_ADJ_START_BIT)

#define AW_PID_2071_IPEAK_ADJ_IPEAK0P5A	(1)
#define AW_PID_2071_IPEAK_ADJ_IPEAK0P5A_VALUE	\
	(AW_PID_2071_IPEAK_ADJ_IPEAK0P5A << AW_PID_2071_IPEAK_ADJ_START_BIT)

#define AW_PID_2071_IPEAK_ADJ_DEFAULT_VALUE	(0)
#define AW_PID_2071_IPEAK_ADJ_DEFAULT	\
	(AW_PID_2071_IPEAK_ADJ_DEFAULT_VALUE << AW_PID_2071_IPEAK_ADJ_START_BIT)

/* EN_RSQN_DLY bit 5 (BSTCTRL3 0x62) */
#define AW_PID_2071_EN_RSQN_DLY_START_BIT	(5)
#define AW_PID_2071_EN_RSQN_DLY_BITS_LEN	(1)
#define AW_PID_2071_EN_RSQN_DLY_MASK	\
	(~(((1<<AW_PID_2071_EN_RSQN_DLY_BITS_LEN)-1) << AW_PID_2071_EN_RSQN_DLY_START_BIT))

#define AW_PID_2071_EN_RSQN_DLY_DISABLE	(0)
#define AW_PID_2071_EN_RSQN_DLY_DISABLE_VALUE	\
	(AW_PID_2071_EN_RSQN_DLY_DISABLE << AW_PID_2071_EN_RSQN_DLY_START_BIT)

#define AW_PID_2071_EN_RSQN_DLY_ENABLE	(1)
#define AW_PID_2071_EN_RSQN_DLY_ENABLE_VALUE	\
	(AW_PID_2071_EN_RSQN_DLY_ENABLE << AW_PID_2071_EN_RSQN_DLY_START_BIT)

#define AW_PID_2071_EN_RSQN_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_RSQN_DLY_DEFAULT	\
	(AW_PID_2071_EN_RSQN_DLY_DEFAULT_VALUE << AW_PID_2071_EN_RSQN_DLY_START_BIT)

/* BST_PWM_SHORT bit 4 (BSTCTRL3 0x62) */
#define AW_PID_2071_BST_PWM_SHORT_START_BIT	(4)
#define AW_PID_2071_BST_PWM_SHORT_BITS_LEN	(1)
#define AW_PID_2071_BST_PWM_SHORT_MASK	\
	(~(((1<<AW_PID_2071_BST_PWM_SHORT_BITS_LEN)-1) << AW_PID_2071_BST_PWM_SHORT_START_BIT))

#define AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDD	(0)
#define AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDD_VALUE	\
	(AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDD << AW_PID_2071_BST_PWM_SHORT_START_BIT)

#define AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDDMINUS_VTH	(1)
#define AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDDMINUS_VTH_VALUE	\
	(AW_PID_2071_BST_PWM_SHORT_VBSTBELOWVDDMINUS_VTH << AW_PID_2071_BST_PWM_SHORT_START_BIT)

#define AW_PID_2071_BST_PWM_SHORT_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_PWM_SHORT_DEFAULT	\
	(AW_PID_2071_BST_PWM_SHORT_DEFAULT_VALUE << AW_PID_2071_BST_PWM_SHORT_START_BIT)

/* BST_LOOPR bit 3:2 (BSTCTRL3 0x62) */
#define AW_PID_2071_BST_LOOPR_START_BIT	(2)
#define AW_PID_2071_BST_LOOPR_BITS_LEN	(2)
#define AW_PID_2071_BST_LOOPR_MASK		\
	(~(((1<<AW_PID_2071_BST_LOOPR_BITS_LEN)-1) << AW_PID_2071_BST_LOOPR_START_BIT))

#define AW_PID_2071_BST_LOOPR_80K		(0)
#define AW_PID_2071_BST_LOOPR_80K_VALUE	\
	(AW_PID_2071_BST_LOOPR_80K << AW_PID_2071_BST_LOOPR_START_BIT)

#define AW_PID_2071_BST_LOOPR_120K		(1)
#define AW_PID_2071_BST_LOOPR_120K_VALUE	\
	(AW_PID_2071_BST_LOOPR_120K << AW_PID_2071_BST_LOOPR_START_BIT)

#define AW_PID_2071_BST_LOOPR_180K		(2)
#define AW_PID_2071_BST_LOOPR_180K_VALUE	\
	(AW_PID_2071_BST_LOOPR_180K << AW_PID_2071_BST_LOOPR_START_BIT)

#define AW_PID_2071_BST_LOOPR_220K		(3)
#define AW_PID_2071_BST_LOOPR_220K_VALUE	\
	(AW_PID_2071_BST_LOOPR_220K << AW_PID_2071_BST_LOOPR_START_BIT)

#define AW_PID_2071_BST_LOOPR_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_LOOPR_DEFAULT	\
	(AW_PID_2071_BST_LOOPR_DEFAULT_VALUE << AW_PID_2071_BST_LOOPR_START_BIT)

/* BST_DFPWM bit 1:0 (BSTCTRL3 0x62) */
#define AW_PID_2071_BST_DFPWM_START_BIT	(0)
#define AW_PID_2071_BST_DFPWM_BITS_LEN	(2)
#define AW_PID_2071_BST_DFPWM_MASK		\
	(~(((1<<AW_PID_2071_BST_DFPWM_BITS_LEN)-1) << AW_PID_2071_BST_DFPWM_START_BIT))

#define AW_PID_2071_BST_DFPWM_40US		(0)
#define AW_PID_2071_BST_DFPWM_40US_VALUE	\
	(AW_PID_2071_BST_DFPWM_40US << AW_PID_2071_BST_DFPWM_START_BIT)

#define AW_PID_2071_BST_DFPWM_80US		(1)
#define AW_PID_2071_BST_DFPWM_80US_VALUE	\
	(AW_PID_2071_BST_DFPWM_80US << AW_PID_2071_BST_DFPWM_START_BIT)

#define AW_PID_2071_BST_DFPWM_160US		(2)
#define AW_PID_2071_BST_DFPWM_160US_VALUE	\
	(AW_PID_2071_BST_DFPWM_160US << AW_PID_2071_BST_DFPWM_START_BIT)

#define AW_PID_2071_BST_DFPWM_320US		(3)
#define AW_PID_2071_BST_DFPWM_320US_VALUE	\
	(AW_PID_2071_BST_DFPWM_320US << AW_PID_2071_BST_DFPWM_START_BIT)

#define AW_PID_2071_BST_DFPWM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BST_DFPWM_DEFAULT	\
	(AW_PID_2071_BST_DFPWM_DEFAULT_VALUE << AW_PID_2071_BST_DFPWM_START_BIT)

/* default value of BSTCTRL3 (0x62) */
/* #define AW_PID_2071_BSTCTRL3_DEFAULT		(0x2581) */

/* BSTDBG1 (0x63) detail */
/* LMD_VTH bit 15:14 (BSTDBG1 0x63) */
#define AW_PID_2071_LMD_VTH_START_BIT	(14)
#define AW_PID_2071_LMD_VTH_BITS_LEN	(2)
#define AW_PID_2071_LMD_VTH_MASK		\
	(~(((1<<AW_PID_2071_LMD_VTH_BITS_LEN)-1) << AW_PID_2071_LMD_VTH_START_BIT))

#define AW_PID_2071_LMD_VTH_1P1V		(0)
#define AW_PID_2071_LMD_VTH_1P1V_VALUE	\
	(AW_PID_2071_LMD_VTH_1P1V << AW_PID_2071_LMD_VTH_START_BIT)

#define AW_PID_2071_LMD_VTH_1P5V		(1)
#define AW_PID_2071_LMD_VTH_1P5V_VALUE	\
	(AW_PID_2071_LMD_VTH_1P5V << AW_PID_2071_LMD_VTH_START_BIT)

#define AW_PID_2071_LMD_VTH_1P9V		(2)
#define AW_PID_2071_LMD_VTH_1P9V_VALUE	\
	(AW_PID_2071_LMD_VTH_1P9V << AW_PID_2071_LMD_VTH_START_BIT)

#define AW_PID_2071_LMD_VTH_2P3V		(3)
#define AW_PID_2071_LMD_VTH_2P3V_VALUE	\
	(AW_PID_2071_LMD_VTH_2P3V << AW_PID_2071_LMD_VTH_START_BIT)

#define AW_PID_2071_LMD_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2071_LMD_VTH_DEFAULT		\
	(AW_PID_2071_LMD_VTH_DEFAULT_VALUE << AW_PID_2071_LMD_VTH_START_BIT)

/* HYS_SEL bit 13 (BSTDBG1 0x63) */
#define AW_PID_2071_HYS_SEL_START_BIT	(13)
#define AW_PID_2071_HYS_SEL_BITS_LEN	(1)
#define AW_PID_2071_HYS_SEL_MASK		\
	(~(((1<<AW_PID_2071_HYS_SEL_BITS_LEN)-1) << AW_PID_2071_HYS_SEL_START_BIT))

#define AW_PID_2071_HYS_SEL_3P3MV		(0)
#define AW_PID_2071_HYS_SEL_3P3MV_VALUE	\
	(AW_PID_2071_HYS_SEL_3P3MV << AW_PID_2071_HYS_SEL_START_BIT)

#define AW_PID_2071_HYS_SEL_5P0MV		(1)
#define AW_PID_2071_HYS_SEL_5P0MV_VALUE	\
	(AW_PID_2071_HYS_SEL_5P0MV << AW_PID_2071_HYS_SEL_START_BIT)

#define AW_PID_2071_HYS_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_HYS_SEL_DEFAULT		\
	(AW_PID_2071_HYS_SEL_DEFAULT_VALUE << AW_PID_2071_HYS_SEL_START_BIT)

/* NCD_ITH bit 11:10 (BSTDBG1 0x63) */
#define AW_PID_2071_NCD_ITH_START_BIT	(10)
#define AW_PID_2071_NCD_ITH_BITS_LEN	(2)
#define AW_PID_2071_NCD_ITH_MASK		\
	(~(((1<<AW_PID_2071_NCD_ITH_BITS_LEN)-1) << AW_PID_2071_NCD_ITH_START_BIT))

#define AW_PID_2071_NCD_ITH_150MA		(0)
#define AW_PID_2071_NCD_ITH_150MA_VALUE	\
	(AW_PID_2071_NCD_ITH_150MA << AW_PID_2071_NCD_ITH_START_BIT)

#define AW_PID_2071_NCD_ITH_200MA		(1)
#define AW_PID_2071_NCD_ITH_200MA_VALUE	\
	(AW_PID_2071_NCD_ITH_200MA << AW_PID_2071_NCD_ITH_START_BIT)

#define AW_PID_2071_NCD_ITH_250MA		(2)
#define AW_PID_2071_NCD_ITH_250MA_VALUE	\
	(AW_PID_2071_NCD_ITH_250MA << AW_PID_2071_NCD_ITH_START_BIT)

#define AW_PID_2071_NCD_ITH_300MA		(3)
#define AW_PID_2071_NCD_ITH_300MA_VALUE	\
	(AW_PID_2071_NCD_ITH_300MA << AW_PID_2071_NCD_ITH_START_BIT)

#define AW_PID_2071_NCD_ITH_DEFAULT_VALUE	(1)
#define AW_PID_2071_NCD_ITH_DEFAULT		\
	(AW_PID_2071_NCD_ITH_DEFAULT_VALUE << AW_PID_2071_NCD_ITH_START_BIT)

/* EN_DLY bit 9:8 (BSTDBG1 0x63) */
#define AW_PID_2071_EN_DLY_START_BIT	(8)
#define AW_PID_2071_EN_DLY_BITS_LEN		(2)
#define AW_PID_2071_EN_DLY_MASK			\
	(~(((1<<AW_PID_2071_EN_DLY_BITS_LEN)-1) << AW_PID_2071_EN_DLY_START_BIT))

#define AW_PID_2071_EN_DLY_8NS			(0)
#define AW_PID_2071_EN_DLY_8NS_VALUE	\
	(AW_PID_2071_EN_DLY_8NS << AW_PID_2071_EN_DLY_START_BIT)

#define AW_PID_2071_EN_DLY_80NS			(1)
#define AW_PID_2071_EN_DLY_80NS_VALUE	\
	(AW_PID_2071_EN_DLY_80NS << AW_PID_2071_EN_DLY_START_BIT)

#define AW_PID_2071_EN_DLY_130NS		(2)
#define AW_PID_2071_EN_DLY_130NS_VALUE	\
	(AW_PID_2071_EN_DLY_130NS << AW_PID_2071_EN_DLY_START_BIT)

#define AW_PID_2071_EN_DLY_200NS		(3)
#define AW_PID_2071_EN_DLY_200NS_VALUE	\
	(AW_PID_2071_EN_DLY_200NS << AW_PID_2071_EN_DLY_START_BIT)

#define AW_PID_2071_EN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2071_EN_DLY_DEFAULT		\
	(AW_PID_2071_EN_DLY_DEFAULT_VALUE << AW_PID_2071_EN_DLY_START_BIT)

/* OVP_DEGLITCH bit 7 (BSTDBG1 0x63) */
#define AW_PID_2071_OVP_DEGLITCH_START_BIT	(7)
#define AW_PID_2071_OVP_DEGLITCH_BITS_LEN	(1)
#define AW_PID_2071_OVP_DEGLITCH_MASK	\
	(~(((1<<AW_PID_2071_OVP_DEGLITCH_BITS_LEN)-1) << AW_PID_2071_OVP_DEGLITCH_START_BIT))

#define AW_PID_2071_OVP_DEGLITCH_DISABLE	(0)
#define AW_PID_2071_OVP_DEGLITCH_DISABLE_VALUE	\
	(AW_PID_2071_OVP_DEGLITCH_DISABLE << AW_PID_2071_OVP_DEGLITCH_START_BIT)

#define AW_PID_2071_OVP_DEGLITCH_ENABLE	(1)
#define AW_PID_2071_OVP_DEGLITCH_ENABLE_VALUE	\
	(AW_PID_2071_OVP_DEGLITCH_ENABLE << AW_PID_2071_OVP_DEGLITCH_START_BIT)

#define AW_PID_2071_OVP_DEGLITCH_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP_DEGLITCH_DEFAULT	\
	(AW_PID_2071_OVP_DEGLITCH_DEFAULT_VALUE << AW_PID_2071_OVP_DEGLITCH_START_BIT)

/* EA_CUR bit 6 (BSTDBG1 0x63) */
#define AW_PID_2071_EA_CUR_START_BIT	(6)
#define AW_PID_2071_EA_CUR_BITS_LEN		(1)
#define AW_PID_2071_EA_CUR_MASK			\
	(~(((1<<AW_PID_2071_EA_CUR_BITS_LEN)-1) << AW_PID_2071_EA_CUR_START_BIT))

#define AW_PID_2071_EA_CUR_1UA			(0)
#define AW_PID_2071_EA_CUR_1UA_VALUE	\
	(AW_PID_2071_EA_CUR_1UA << AW_PID_2071_EA_CUR_START_BIT)

#define AW_PID_2071_EA_CUR_4UA			(1)
#define AW_PID_2071_EA_CUR_4UA_VALUE	\
	(AW_PID_2071_EA_CUR_4UA << AW_PID_2071_EA_CUR_START_BIT)

#define AW_PID_2071_EA_CUR_DEFAULT_VALUE	(1)
#define AW_PID_2071_EA_CUR_DEFAULT		\
	(AW_PID_2071_EA_CUR_DEFAULT_VALUE << AW_PID_2071_EA_CUR_START_BIT)

/* SOFT_DLY bit 5:4 (BSTDBG1 0x63) */
#define AW_PID_2071_SOFT_DLY_START_BIT	(4)
#define AW_PID_2071_SOFT_DLY_BITS_LEN	(2)
#define AW_PID_2071_SOFT_DLY_MASK		\
	(~(((1<<AW_PID_2071_SOFT_DLY_BITS_LEN)-1) << AW_PID_2071_SOFT_DLY_START_BIT))

#define AW_PID_2071_SOFT_DLY_1P28MS		(0)
#define AW_PID_2071_SOFT_DLY_1P28MS_VALUE	\
	(AW_PID_2071_SOFT_DLY_1P28MS << AW_PID_2071_SOFT_DLY_START_BIT)

#define AW_PID_2071_SOFT_DLY_2P56MS		(1)
#define AW_PID_2071_SOFT_DLY_2P56MS_VALUE	\
	(AW_PID_2071_SOFT_DLY_2P56MS << AW_PID_2071_SOFT_DLY_START_BIT)

#define AW_PID_2071_SOFT_DLY_5P12MS		(2)
#define AW_PID_2071_SOFT_DLY_5P12MS_VALUE	\
	(AW_PID_2071_SOFT_DLY_5P12MS << AW_PID_2071_SOFT_DLY_START_BIT)

#define AW_PID_2071_SOFT_DLY_10P24MS	(3)
#define AW_PID_2071_SOFT_DLY_10P24MS_VALUE	\
	(AW_PID_2071_SOFT_DLY_10P24MS << AW_PID_2071_SOFT_DLY_START_BIT)

#define AW_PID_2071_SOFT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_SOFT_DLY_DEFAULT	\
	(AW_PID_2071_SOFT_DLY_DEFAULT_VALUE << AW_PID_2071_SOFT_DLY_START_BIT)

/* BURST_OUT_DLY bit 3:2 (BSTDBG1 0x63) */
#define AW_PID_2071_BURST_OUT_DLY_START_BIT	(2)
#define AW_PID_2071_BURST_OUT_DLY_BITS_LEN	(2)
#define AW_PID_2071_BURST_OUT_DLY_MASK	\
	(~(((1<<AW_PID_2071_BURST_OUT_DLY_BITS_LEN)-1) << AW_PID_2071_BURST_OUT_DLY_START_BIT))

#define AW_PID_2071_BURST_OUT_DLY_2P0US	(0)
#define AW_PID_2071_BURST_OUT_DLY_2P0US_VALUE	\
	(AW_PID_2071_BURST_OUT_DLY_2P0US << AW_PID_2071_BURST_OUT_DLY_START_BIT)

#define AW_PID_2071_BURST_OUT_DLY_4P0US	(1)
#define AW_PID_2071_BURST_OUT_DLY_4P0US_VALUE	\
	(AW_PID_2071_BURST_OUT_DLY_4P0US << AW_PID_2071_BURST_OUT_DLY_START_BIT)

#define AW_PID_2071_BURST_OUT_DLY_1P3US	(2)
#define AW_PID_2071_BURST_OUT_DLY_1P3US_VALUE	\
	(AW_PID_2071_BURST_OUT_DLY_1P3US << AW_PID_2071_BURST_OUT_DLY_START_BIT)

#define AW_PID_2071_BURST_OUT_DLY_1P0US	(3)
#define AW_PID_2071_BURST_OUT_DLY_1P0US_VALUE	\
	(AW_PID_2071_BURST_OUT_DLY_1P0US << AW_PID_2071_BURST_OUT_DLY_START_BIT)

#define AW_PID_2071_BURST_OUT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_BURST_OUT_DLY_DEFAULT	\
	(AW_PID_2071_BURST_OUT_DLY_DEFAULT_VALUE << AW_PID_2071_BURST_OUT_DLY_START_BIT)

/* BURST_IN_DLY bit 1:0 (BSTDBG1 0x63) */
#define AW_PID_2071_BURST_IN_DLY_START_BIT	(0)
#define AW_PID_2071_BURST_IN_DLY_BITS_LEN	(2)
#define AW_PID_2071_BURST_IN_DLY_MASK	\
	(~(((1<<AW_PID_2071_BURST_IN_DLY_BITS_LEN)-1) << AW_PID_2071_BURST_IN_DLY_START_BIT))

#define AW_PID_2071_BURST_IN_DLY_8US	(0)
#define AW_PID_2071_BURST_IN_DLY_8US_VALUE	\
	(AW_PID_2071_BURST_IN_DLY_8US << AW_PID_2071_BURST_IN_DLY_START_BIT)

#define AW_PID_2071_BURST_IN_DLY_12US	(1)
#define AW_PID_2071_BURST_IN_DLY_12US_VALUE	\
	(AW_PID_2071_BURST_IN_DLY_12US << AW_PID_2071_BURST_IN_DLY_START_BIT)

#define AW_PID_2071_BURST_IN_DLY_4US	(2)
#define AW_PID_2071_BURST_IN_DLY_4US_VALUE	\
	(AW_PID_2071_BURST_IN_DLY_4US << AW_PID_2071_BURST_IN_DLY_START_BIT)

#define AW_PID_2071_BURST_IN_DLY_2US	(3)
#define AW_PID_2071_BURST_IN_DLY_2US_VALUE	\
	(AW_PID_2071_BURST_IN_DLY_2US << AW_PID_2071_BURST_IN_DLY_START_BIT)

#define AW_PID_2071_BURST_IN_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_BURST_IN_DLY_DEFAULT	\
	(AW_PID_2071_BURST_IN_DLY_DEFAULT_VALUE << AW_PID_2071_BURST_IN_DLY_START_BIT)

/* default value of BSTDBG1 (0x63) */
/* #define AW_PID_2071_BSTDBG1_DEFAULT		(0x0640) */

/* BSTDBG2 (0x64) detail */
/* BST_SRC bit 14 (BSTDBG2 0x64) */
#define AW_PID_2071_BST_SRC_START_BIT	(14)
#define AW_PID_2071_BST_SRC_BITS_LEN	(1)
#define AW_PID_2071_BST_SRC_MASK		\
	(~(((1<<AW_PID_2071_BST_SRC_BITS_LEN)-1) << AW_PID_2071_BST_SRC_START_BIT))

#define AW_PID_2071_BST_SRC_5NS			(0)
#define AW_PID_2071_BST_SRC_5NS_VALUE	\
	(AW_PID_2071_BST_SRC_5NS << AW_PID_2071_BST_SRC_START_BIT)

#define AW_PID_2071_BST_SRC_12NS		(1)
#define AW_PID_2071_BST_SRC_12NS_VALUE	\
	(AW_PID_2071_BST_SRC_12NS << AW_PID_2071_BST_SRC_START_BIT)

#define AW_PID_2071_BST_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_SRC_DEFAULT		\
	(AW_PID_2071_BST_SRC_DEFAULT_VALUE << AW_PID_2071_BST_SRC_START_BIT)

/* BST_LDO bit 13 (BSTDBG2 0x64) */
#define AW_PID_2071_BST_LDO_START_BIT	(13)
#define AW_PID_2071_BST_LDO_BITS_LEN	(1)
#define AW_PID_2071_BST_LDO_MASK		\
	(~(((1<<AW_PID_2071_BST_LDO_BITS_LEN)-1) << AW_PID_2071_BST_LDO_START_BIT))

#define AW_PID_2071_BST_LDO_5P0V		(0)
#define AW_PID_2071_BST_LDO_5P0V_VALUE	\
	(AW_PID_2071_BST_LDO_5P0V << AW_PID_2071_BST_LDO_START_BIT)

#define AW_PID_2071_BST_LDO_5P4V		(1)
#define AW_PID_2071_BST_LDO_5P4V_VALUE	\
	(AW_PID_2071_BST_LDO_5P4V << AW_PID_2071_BST_LDO_START_BIT)

#define AW_PID_2071_BST_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_LDO_DEFAULT		\
	(AW_PID_2071_BST_LDO_DEFAULT_VALUE << AW_PID_2071_BST_LDO_START_BIT)

/* LVFT_GT_ADPT bit 12 (BSTDBG2 0x64) */
#define AW_PID_2071_LVFT_GT_ADPT_START_BIT	(12)
#define AW_PID_2071_LVFT_GT_ADPT_BITS_LEN	(1)
#define AW_PID_2071_LVFT_GT_ADPT_MASK	\
	(~(((1<<AW_PID_2071_LVFT_GT_ADPT_BITS_LEN)-1) << AW_PID_2071_LVFT_GT_ADPT_START_BIT))

#define AW_PID_2071_LVFT_GT_ADPT_DISABLE	(0)
#define AW_PID_2071_LVFT_GT_ADPT_DISABLE_VALUE	\
	(AW_PID_2071_LVFT_GT_ADPT_DISABLE << AW_PID_2071_LVFT_GT_ADPT_START_BIT)

#define AW_PID_2071_LVFT_GT_ADPT_ENABLE	(1)
#define AW_PID_2071_LVFT_GT_ADPT_ENABLE_VALUE	\
	(AW_PID_2071_LVFT_GT_ADPT_ENABLE << AW_PID_2071_LVFT_GT_ADPT_START_BIT)

#define AW_PID_2071_LVFT_GT_ADPT_DEFAULT_VALUE	(1)
#define AW_PID_2071_LVFT_GT_ADPT_DEFAULT	\
	(AW_PID_2071_LVFT_GT_ADPT_DEFAULT_VALUE << AW_PID_2071_LVFT_GT_ADPT_START_BIT)

/* OVP2_ITH bit 11:10 (BSTDBG2 0x64) */
#define AW_PID_2071_OVP2_ITH_START_BIT	(10)
#define AW_PID_2071_OVP2_ITH_BITS_LEN	(2)
#define AW_PID_2071_OVP2_ITH_MASK		\
	(~(((1<<AW_PID_2071_OVP2_ITH_BITS_LEN)-1) << AW_PID_2071_OVP2_ITH_START_BIT))

#define AW_PID_2071_OVP2_ITH_28MA		(0)
#define AW_PID_2071_OVP2_ITH_28MA_VALUE	\
	(AW_PID_2071_OVP2_ITH_28MA << AW_PID_2071_OVP2_ITH_START_BIT)

#define AW_PID_2071_OVP2_ITH_56MA		(1)
#define AW_PID_2071_OVP2_ITH_56MA_VALUE	\
	(AW_PID_2071_OVP2_ITH_56MA << AW_PID_2071_OVP2_ITH_START_BIT)

#define AW_PID_2071_OVP2_ITH_84MA		(2)
#define AW_PID_2071_OVP2_ITH_84MA_VALUE	\
	(AW_PID_2071_OVP2_ITH_84MA << AW_PID_2071_OVP2_ITH_START_BIT)

#define AW_PID_2071_OVP2_ITH_112MA		(3)
#define AW_PID_2071_OVP2_ITH_112MA_VALUE	\
	(AW_PID_2071_OVP2_ITH_112MA << AW_PID_2071_OVP2_ITH_START_BIT)

#define AW_PID_2071_OVP2_ITH_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVP2_ITH_DEFAULT	\
	(AW_PID_2071_OVP2_ITH_DEFAULT_VALUE << AW_PID_2071_OVP2_ITH_START_BIT)

/* OVP2_VTH bit 9:8 (BSTDBG2 0x64) */
#define AW_PID_2071_OVP2_VTH_START_BIT	(8)
#define AW_PID_2071_OVP2_VTH_BITS_LEN	(2)
#define AW_PID_2071_OVP2_VTH_MASK		\
	(~(((1<<AW_PID_2071_OVP2_VTH_BITS_LEN)-1) << AW_PID_2071_OVP2_VTH_START_BIT))

#define AW_PID_2071_OVP2_VTH_13P5V		(0)
#define AW_PID_2071_OVP2_VTH_13P5V_VALUE	\
	(AW_PID_2071_OVP2_VTH_13P5V << AW_PID_2071_OVP2_VTH_START_BIT)

#define AW_PID_2071_OVP2_VTH_14P0V		(1)
#define AW_PID_2071_OVP2_VTH_14P0V_VALUE	\
	(AW_PID_2071_OVP2_VTH_14P0V << AW_PID_2071_OVP2_VTH_START_BIT)

#define AW_PID_2071_OVP2_VTH_14P5V		(2)
#define AW_PID_2071_OVP2_VTH_14P5V_VALUE	\
	(AW_PID_2071_OVP2_VTH_14P5V << AW_PID_2071_OVP2_VTH_START_BIT)

#define AW_PID_2071_OVP2_VTH_15P0V		(3)
#define AW_PID_2071_OVP2_VTH_15P0V_VALUE	\
	(AW_PID_2071_OVP2_VTH_15P0V << AW_PID_2071_OVP2_VTH_START_BIT)

#define AW_PID_2071_OVP2_VTH_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVP2_VTH_DEFAULT	\
	(AW_PID_2071_OVP2_VTH_DEFAULT_VALUE << AW_PID_2071_OVP2_VTH_START_BIT)

/* RSQN_DLY bit 7:6 (BSTDBG2 0x64) */
#define AW_PID_2071_RSQN_DLY_START_BIT	(6)
#define AW_PID_2071_RSQN_DLY_BITS_LEN	(2)
#define AW_PID_2071_RSQN_DLY_MASK		\
	(~(((1<<AW_PID_2071_RSQN_DLY_BITS_LEN)-1) << AW_PID_2071_RSQN_DLY_START_BIT))

#define AW_PID_2071_RSQN_DLY_15NS		(0)
#define AW_PID_2071_RSQN_DLY_15NS_VALUE	\
	(AW_PID_2071_RSQN_DLY_15NS << AW_PID_2071_RSQN_DLY_START_BIT)

#define AW_PID_2071_RSQN_DLY_25NS		(1)
#define AW_PID_2071_RSQN_DLY_25NS_VALUE	\
	(AW_PID_2071_RSQN_DLY_25NS << AW_PID_2071_RSQN_DLY_START_BIT)

#define AW_PID_2071_RSQN_DLY_35NS		(2)
#define AW_PID_2071_RSQN_DLY_35NS_VALUE	\
	(AW_PID_2071_RSQN_DLY_35NS << AW_PID_2071_RSQN_DLY_START_BIT)

#define AW_PID_2071_RSQN_DLY_45NS		(3)
#define AW_PID_2071_RSQN_DLY_45NS_VALUE	\
	(AW_PID_2071_RSQN_DLY_45NS << AW_PID_2071_RSQN_DLY_START_BIT)

#define AW_PID_2071_RSQN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2071_RSQN_DLY_DEFAULT	\
	(AW_PID_2071_RSQN_DLY_DEFAULT_VALUE << AW_PID_2071_RSQN_DLY_START_BIT)

/* DLTM_GT_DET bit 5 (BSTDBG2 0x64) */
#define AW_PID_2071_DLTM_GT_DET_START_BIT	(5)
#define AW_PID_2071_DLTM_GT_DET_BITS_LEN	(1)
#define AW_PID_2071_DLTM_GT_DET_MASK	\
	(~(((1<<AW_PID_2071_DLTM_GT_DET_BITS_LEN)-1) << AW_PID_2071_DLTM_GT_DET_START_BIT))

#define AW_PID_2071_DLTM_GT_DET_1NS		(0)
#define AW_PID_2071_DLTM_GT_DET_1NS_VALUE	\
	(AW_PID_2071_DLTM_GT_DET_1NS << AW_PID_2071_DLTM_GT_DET_START_BIT)

#define AW_PID_2071_DLTM_GT_DET_10NS	(1)
#define AW_PID_2071_DLTM_GT_DET_10NS_VALUE	\
	(AW_PID_2071_DLTM_GT_DET_10NS << AW_PID_2071_DLTM_GT_DET_START_BIT)

#define AW_PID_2071_DLTM_GT_DET_DEFAULT_VALUE	(0)
#define AW_PID_2071_DLTM_GT_DET_DEFAULT	\
	(AW_PID_2071_DLTM_GT_DET_DEFAULT_VALUE << AW_PID_2071_DLTM_GT_DET_START_BIT)

/* BST_PHS_EN bit 4 (BSTDBG2 0x64) */
#define AW_PID_2071_BST_PHS_EN_START_BIT	(4)
#define AW_PID_2071_BST_PHS_EN_BITS_LEN	(1)
#define AW_PID_2071_BST_PHS_EN_MASK		\
	(~(((1<<AW_PID_2071_BST_PHS_EN_BITS_LEN)-1) << AW_PID_2071_BST_PHS_EN_START_BIT))

#define AW_PID_2071_BST_PHS_EN_DISABLE	(0)
#define AW_PID_2071_BST_PHS_EN_DISABLE_VALUE	\
	(AW_PID_2071_BST_PHS_EN_DISABLE << AW_PID_2071_BST_PHS_EN_START_BIT)

#define AW_PID_2071_BST_PHS_EN_ENABLE	(1)
#define AW_PID_2071_BST_PHS_EN_ENABLE_VALUE	\
	(AW_PID_2071_BST_PHS_EN_ENABLE << AW_PID_2071_BST_PHS_EN_START_BIT)

#define AW_PID_2071_BST_PHS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_PHS_EN_DEFAULT	\
	(AW_PID_2071_BST_PHS_EN_DEFAULT_VALUE << AW_PID_2071_BST_PHS_EN_START_BIT)

/* EN_HVBAT bit 3 (BSTDBG2 0x64) */
#define AW_PID_2071_EN_HVBAT_START_BIT	(3)
#define AW_PID_2071_EN_HVBAT_BITS_LEN	(1)
#define AW_PID_2071_EN_HVBAT_MASK		\
	(~(((1<<AW_PID_2071_EN_HVBAT_BITS_LEN)-1) << AW_PID_2071_EN_HVBAT_START_BIT))

#define AW_PID_2071_EN_HVBAT_DISABLE	(0)
#define AW_PID_2071_EN_HVBAT_DISABLE_VALUE	\
	(AW_PID_2071_EN_HVBAT_DISABLE << AW_PID_2071_EN_HVBAT_START_BIT)

#define AW_PID_2071_EN_HVBAT_ENABLE		(1)
#define AW_PID_2071_EN_HVBAT_ENABLE_VALUE	\
	(AW_PID_2071_EN_HVBAT_ENABLE << AW_PID_2071_EN_HVBAT_START_BIT)

#define AW_PID_2071_EN_HVBAT_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_HVBAT_DEFAULT	\
	(AW_PID_2071_EN_HVBAT_DEFAULT_VALUE << AW_PID_2071_EN_HVBAT_START_BIT)

/* BST_OS_WIDTH bit 2:0 (BSTDBG2 0x64) */
#define AW_PID_2071_BST_OS_WIDTH_START_BIT	(0)
#define AW_PID_2071_BST_OS_WIDTH_BITS_LEN	(3)
#define AW_PID_2071_BST_OS_WIDTH_MASK	\
	(~(((1<<AW_PID_2071_BST_OS_WIDTH_BITS_LEN)-1) << AW_PID_2071_BST_OS_WIDTH_START_BIT))

#define AW_PID_2071_BST_OS_WIDTH_10NS	(0)
#define AW_PID_2071_BST_OS_WIDTH_10NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_10NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_20NS	(1)
#define AW_PID_2071_BST_OS_WIDTH_20NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_20NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_30NS	(2)
#define AW_PID_2071_BST_OS_WIDTH_30NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_30NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_40NS	(3)
#define AW_PID_2071_BST_OS_WIDTH_40NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_40NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_50NS	(4)
#define AW_PID_2071_BST_OS_WIDTH_50NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_50NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_60NS	(5)
#define AW_PID_2071_BST_OS_WIDTH_60NS_VALUE	\
	(AW_PID_2071_BST_OS_WIDTH_60NS << AW_PID_2071_BST_OS_WIDTH_START_BIT)

#define AW_PID_2071_BST_OS_WIDTH_DEFAULT_VALUE	(3)
#define AW_PID_2071_BST_OS_WIDTH_DEFAULT	\
	(AW_PID_2071_BST_OS_WIDTH_DEFAULT_VALUE << AW_PID_2071_BST_OS_WIDTH_START_BIT)

/* default value of BSTDBG2 (0x64) */
/* #define AW_PID_2071_BSTDBG2_DEFAULT		(0x1583) */

/* BSTDBG3 (0x65) detail */
/* BST_TDEG2 bit 15:12 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_TDEG2_START_BIT	(12)
#define AW_PID_2071_BST_TDEG2_BITS_LEN	(4)
#define AW_PID_2071_BST_TDEG2_MASK		\
	(~(((1<<AW_PID_2071_BST_TDEG2_BITS_LEN)-1) << AW_PID_2071_BST_TDEG2_START_BIT))

#define AW_PID_2071_BST_TDEG2_0P04_MS	(0)
#define AW_PID_2071_BST_TDEG2_0P04_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P04_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P06_MS	(1)
#define AW_PID_2071_BST_TDEG2_0P06_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P06_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P10_MS	(2)
#define AW_PID_2071_BST_TDEG2_0P10_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P10_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P20_MS	(3)
#define AW_PID_2071_BST_TDEG2_0P20_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P20_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P35_MS	(4)
#define AW_PID_2071_BST_TDEG2_0P35_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P35_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P52_MS	(5)
#define AW_PID_2071_BST_TDEG2_0P52_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P52_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P65_MS	(6)
#define AW_PID_2071_BST_TDEG2_0P65_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P65_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P70_MS	(7)
#define AW_PID_2071_BST_TDEG2_0P70_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P70_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_0P85_MS	(8)
#define AW_PID_2071_BST_TDEG2_0P85_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_0P85_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_1P00_MS	(9)
#define AW_PID_2071_BST_TDEG2_1P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_1P00_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_1P33_MS	(10)
#define AW_PID_2071_BST_TDEG2_1P33_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_1P33_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_2P67_MS	(11)
#define AW_PID_2071_BST_TDEG2_2P67_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_2P67_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_5P34_MS	(12)
#define AW_PID_2071_BST_TDEG2_5P34_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_5P34_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_10P7_MS	(13)
#define AW_PID_2071_BST_TDEG2_10P7_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_10P7_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_42P8_MS	(14)
#define AW_PID_2071_BST_TDEG2_42P8_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_42P8_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_170_MS	(15)
#define AW_PID_2071_BST_TDEG2_170_MS_VALUE	\
	(AW_PID_2071_BST_TDEG2_170_MS << AW_PID_2071_BST_TDEG2_START_BIT)

#define AW_PID_2071_BST_TDEG2_DEFAULT_VALUE	(9)
#define AW_PID_2071_BST_TDEG2_DEFAULT	\
	(AW_PID_2071_BST_TDEG2_DEFAULT_VALUE << AW_PID_2071_BST_TDEG2_START_BIT)

/* BST_LOOPC bit 11:10 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_LOOPC_START_BIT	(10)
#define AW_PID_2071_BST_LOOPC_BITS_LEN	(2)
#define AW_PID_2071_BST_LOOPC_MASK		\
	(~(((1<<AW_PID_2071_BST_LOOPC_BITS_LEN)-1) << AW_PID_2071_BST_LOOPC_START_BIT))

#define AW_PID_2071_BST_LOOPC_28PF		(0)
#define AW_PID_2071_BST_LOOPC_28PF_VALUE	\
	(AW_PID_2071_BST_LOOPC_28PF << AW_PID_2071_BST_LOOPC_START_BIT)

#define AW_PID_2071_BST_LOOPC_50PF		(1)
#define AW_PID_2071_BST_LOOPC_50PF_VALUE	\
	(AW_PID_2071_BST_LOOPC_50PF << AW_PID_2071_BST_LOOPC_START_BIT)

#define AW_PID_2071_BST_LOOPC_78PF		(2)
#define AW_PID_2071_BST_LOOPC_78PF_VALUE	\
	(AW_PID_2071_BST_LOOPC_78PF << AW_PID_2071_BST_LOOPC_START_BIT)

#define AW_PID_2071_BST_LOOPC_100PF		(3)
#define AW_PID_2071_BST_LOOPC_100PF_VALUE	\
	(AW_PID_2071_BST_LOOPC_100PF << AW_PID_2071_BST_LOOPC_START_BIT)

#define AW_PID_2071_BST_LOOPC_DEFAULT_VALUE	(3)
#define AW_PID_2071_BST_LOOPC_DEFAULT	\
	(AW_PID_2071_BST_LOOPC_DEFAULT_VALUE << AW_PID_2071_BST_LOOPC_START_BIT)

/* BST_SLOPE bit 9:8 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_SLOPE_START_BIT	(8)
#define AW_PID_2071_BST_SLOPE_BITS_LEN	(2)
#define AW_PID_2071_BST_SLOPE_MASK		\
	(~(((1<<AW_PID_2071_BST_SLOPE_BITS_LEN)-1) << AW_PID_2071_BST_SLOPE_START_BIT))

#define AW_PID_2071_BST_SLOPE_1P00ISLOPE	(0)
#define AW_PID_2071_BST_SLOPE_1P00ISLOPE_VALUE	\
	(AW_PID_2071_BST_SLOPE_1P00ISLOPE << AW_PID_2071_BST_SLOPE_START_BIT)

#define AW_PID_2071_BST_SLOPE_1P25ISLOPE	(1)
#define AW_PID_2071_BST_SLOPE_1P25ISLOPE_VALUE	\
	(AW_PID_2071_BST_SLOPE_1P25ISLOPE << AW_PID_2071_BST_SLOPE_START_BIT)

#define AW_PID_2071_BST_SLOPE_1P50ISLOPE	(2)
#define AW_PID_2071_BST_SLOPE_1P50ISLOPE_VALUE	\
	(AW_PID_2071_BST_SLOPE_1P50ISLOPE << AW_PID_2071_BST_SLOPE_START_BIT)

#define AW_PID_2071_BST_SLOPE_1P75ISLOPE	(3)
#define AW_PID_2071_BST_SLOPE_1P75ISLOPE_VALUE	\
	(AW_PID_2071_BST_SLOPE_1P75ISLOPE << AW_PID_2071_BST_SLOPE_START_BIT)

#define AW_PID_2071_BST_SLOPE_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_SLOPE_DEFAULT	\
	(AW_PID_2071_BST_SLOPE_DEFAULT_VALUE << AW_PID_2071_BST_SLOPE_START_BIT)

/* BST_CLKS bit 7:6 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_CLKS_START_BIT	(6)
#define AW_PID_2071_BST_CLKS_BITS_LEN	(2)
#define AW_PID_2071_BST_CLKS_MASK		\
	(~(((1<<AW_PID_2071_BST_CLKS_BITS_LEN)-1) << AW_PID_2071_BST_CLKS_START_BIT))

#define AW_PID_2071_BST_CLKS_1P6MHZ		(0)
#define AW_PID_2071_BST_CLKS_1P6MHZ_VALUE	\
	(AW_PID_2071_BST_CLKS_1P6MHZ << AW_PID_2071_BST_CLKS_START_BIT)

#define AW_PID_2071_BST_CLKS_2P0MHZ		(1)
#define AW_PID_2071_BST_CLKS_2P0MHZ_VALUE	\
	(AW_PID_2071_BST_CLKS_2P0MHZ << AW_PID_2071_BST_CLKS_START_BIT)

#define AW_PID_2071_BST_CLKS_2P5MHZ		(2)
#define AW_PID_2071_BST_CLKS_2P5MHZ_VALUE	\
	(AW_PID_2071_BST_CLKS_2P5MHZ << AW_PID_2071_BST_CLKS_START_BIT)

#define AW_PID_2071_BST_CLKS_3P0MHZ		(3)
#define AW_PID_2071_BST_CLKS_3P0MHZ_VALUE	\
	(AW_PID_2071_BST_CLKS_3P0MHZ << AW_PID_2071_BST_CLKS_START_BIT)

#define AW_PID_2071_BST_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2071_BST_CLKS_DEFAULT	\
	(AW_PID_2071_BST_CLKS_DEFAULT_VALUE << AW_PID_2071_BST_CLKS_START_BIT)

/* BST_MIN_MD bit 4 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_MIN_MD_START_BIT	(4)
#define AW_PID_2071_BST_MIN_MD_BITS_LEN	(1)
#define AW_PID_2071_BST_MIN_MD_MASK		\
	(~(((1<<AW_PID_2071_BST_MIN_MD_BITS_LEN)-1) << AW_PID_2071_BST_MIN_MD_START_BIT))

#define AW_PID_2071_BST_MIN_MD_VBAT__V1ST	(0)
#define AW_PID_2071_BST_MIN_MD_VBAT__V1ST_VALUE	\
	(AW_PID_2071_BST_MIN_MD_VBAT__V1ST << AW_PID_2071_BST_MIN_MD_START_BIT)

#define AW_PID_2071_BST_MIN_MD_V1ST		(1)
#define AW_PID_2071_BST_MIN_MD_V1ST_VALUE	\
	(AW_PID_2071_BST_MIN_MD_V1ST << AW_PID_2071_BST_MIN_MD_START_BIT)

#define AW_PID_2071_BST_MIN_MD_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_MIN_MD_DEFAULT	\
	(AW_PID_2071_BST_MIN_MD_DEFAULT_VALUE << AW_PID_2071_BST_MIN_MD_START_BIT)

/* BST_FIRST_VSTEP bit 3:0 (BSTDBG3 0x65) */
#define AW_PID_2071_BST_FIRST_VSTEP_START_BIT	(0)
#define AW_PID_2071_BST_FIRST_VSTEP_BITS_LEN	(4)
#define AW_PID_2071_BST_FIRST_VSTEP_MASK	\
	(~(((1<<AW_PID_2071_BST_FIRST_VSTEP_BITS_LEN)-1) << AW_PID_2071_BST_FIRST_VSTEP_START_BIT))

#define AW_PID_2071_BST_FIRST_VSTEP_DEFAULT_VALUE	(2)
#define AW_PID_2071_BST_FIRST_VSTEP_DEFAULT	\
	(AW_PID_2071_BST_FIRST_VSTEP_DEFAULT_VALUE << AW_PID_2071_BST_FIRST_VSTEP_START_BIT)

/* default value of BSTDBG3 (0x65) */
/* #define AW_PID_2071_BSTDBG3_DEFAULT		(0x9C42) */

/* PLLCTRL1 (0x66) detail */
/* CCO_MUX bit 14 (PLLCTRL1 0x66) */
#define AW_PID_2071_CCO_MUX_START_BIT	(14)
#define AW_PID_2071_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2071_CCO_MUX_MASK		\
	(~(((1<<AW_PID_2071_CCO_MUX_BITS_LEN)-1) << AW_PID_2071_CCO_MUX_START_BIT))

#define AW_PID_2071_CCO_MUX_DIVIDED		(0)
#define AW_PID_2071_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2071_CCO_MUX_DIVIDED << AW_PID_2071_CCO_MUX_START_BIT)

#define AW_PID_2071_CCO_MUX_BYPASS		(1)
#define AW_PID_2071_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2071_CCO_MUX_BYPASS << AW_PID_2071_CCO_MUX_START_BIT)

#define AW_PID_2071_CCO_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2071_CCO_MUX_DEFAULT		\
	(AW_PID_2071_CCO_MUX_DEFAULT_VALUE << AW_PID_2071_CCO_MUX_START_BIT)

/* PLL_PFD_DLY bit 13:12 (PLLCTRL1 0x66) */
#define AW_PID_2071_PLL_PFD_DLY_START_BIT	(12)
#define AW_PID_2071_PLL_PFD_DLY_BITS_LEN	(2)
#define AW_PID_2071_PLL_PFD_DLY_MASK	\
	(~(((1<<AW_PID_2071_PLL_PFD_DLY_BITS_LEN)-1) << AW_PID_2071_PLL_PFD_DLY_START_BIT))

#define AW_PID_2071_PLL_PFD_DLY_5NS		(0)
#define AW_PID_2071_PLL_PFD_DLY_5NS_VALUE	\
	(AW_PID_2071_PLL_PFD_DLY_5NS << AW_PID_2071_PLL_PFD_DLY_START_BIT)

#define AW_PID_2071_PLL_PFD_DLY_10NS	(1)
#define AW_PID_2071_PLL_PFD_DLY_10NS_VALUE	\
	(AW_PID_2071_PLL_PFD_DLY_10NS << AW_PID_2071_PLL_PFD_DLY_START_BIT)

#define AW_PID_2071_PLL_PFD_DLY_20NS	(2)
#define AW_PID_2071_PLL_PFD_DLY_20NS_VALUE	\
	(AW_PID_2071_PLL_PFD_DLY_20NS << AW_PID_2071_PLL_PFD_DLY_START_BIT)

#define AW_PID_2071_PLL_PFD_DLY_40NS	(3)
#define AW_PID_2071_PLL_PFD_DLY_40NS_VALUE	\
	(AW_PID_2071_PLL_PFD_DLY_40NS << AW_PID_2071_PLL_PFD_DLY_START_BIT)

#define AW_PID_2071_PLL_PFD_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2071_PLL_PFD_DLY_DEFAULT	\
	(AW_PID_2071_PLL_PFD_DLY_DEFAULT_VALUE << AW_PID_2071_PLL_PFD_DLY_START_BIT)

/* PLL_CP2_SEL bit 11:8 (PLLCTRL1 0x66) */
#define AW_PID_2071_PLL_CP2_SEL_START_BIT	(8)
#define AW_PID_2071_PLL_CP2_SEL_BITS_LEN	(4)
#define AW_PID_2071_PLL_CP2_SEL_MASK	\
	(~(((1<<AW_PID_2071_PLL_CP2_SEL_BITS_LEN)-1) << AW_PID_2071_PLL_CP2_SEL_START_BIT))

#define AW_PID_2071_PLL_CP2_SEL_0NA		(0)
#define AW_PID_2071_PLL_CP2_SEL_0NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_0NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_40NA	(1)
#define AW_PID_2071_PLL_CP2_SEL_40NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_40NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_80NA	(2)
#define AW_PID_2071_PLL_CP2_SEL_80NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_80NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_120NA	(3)
#define AW_PID_2071_PLL_CP2_SEL_120NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_120NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_160NA	(4)
#define AW_PID_2071_PLL_CP2_SEL_160NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_160NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_600NA	(15)
#define AW_PID_2071_PLL_CP2_SEL_600NA_VALUE	\
	(AW_PID_2071_PLL_CP2_SEL_600NA << AW_PID_2071_PLL_CP2_SEL_START_BIT)

#define AW_PID_2071_PLL_CP2_SEL_DEFAULT_VALUE	(0xF)
#define AW_PID_2071_PLL_CP2_SEL_DEFAULT	\
	(AW_PID_2071_PLL_CP2_SEL_DEFAULT_VALUE << AW_PID_2071_PLL_CP2_SEL_START_BIT)

/* BPQB bit 7 (PLLCTRL1 0x66) */
#define AW_PID_2071_BPQB_START_BIT		(7)
#define AW_PID_2071_BPQB_BITS_LEN		(1)
#define AW_PID_2071_BPQB_MASK			\
	(~(((1<<AW_PID_2071_BPQB_BITS_LEN)-1) << AW_PID_2071_BPQB_START_BIT))

#define AW_PID_2071_BPQB_DISABLE		(0)
#define AW_PID_2071_BPQB_DISABLE_VALUE	\
	(AW_PID_2071_BPQB_DISABLE << AW_PID_2071_BPQB_START_BIT)

#define AW_PID_2071_BPQB_ENABLE			(1)
#define AW_PID_2071_BPQB_ENABLE_VALUE	\
	(AW_PID_2071_BPQB_ENABLE << AW_PID_2071_BPQB_START_BIT)

#define AW_PID_2071_BPQB_DEFAULT_VALUE	(0)
#define AW_PID_2071_BPQB_DEFAULT		\
	(AW_PID_2071_BPQB_DEFAULT_VALUE << AW_PID_2071_BPQB_START_BIT)

/* BPQA bit 6 (PLLCTRL1 0x66) */
#define AW_PID_2071_BPQA_START_BIT		(6)
#define AW_PID_2071_BPQA_BITS_LEN		(1)
#define AW_PID_2071_BPQA_MASK			\
	(~(((1<<AW_PID_2071_BPQA_BITS_LEN)-1) << AW_PID_2071_BPQA_START_BIT))

#define AW_PID_2071_BPQA_DISABLE		(0)
#define AW_PID_2071_BPQA_DISABLE_VALUE	\
	(AW_PID_2071_BPQA_DISABLE << AW_PID_2071_BPQA_START_BIT)

#define AW_PID_2071_BPQA_ENABLE			(1)
#define AW_PID_2071_BPQA_ENABLE_VALUE	\
	(AW_PID_2071_BPQA_ENABLE << AW_PID_2071_BPQA_START_BIT)

#define AW_PID_2071_BPQA_DEFAULT_VALUE	(0)
#define AW_PID_2071_BPQA_DEFAULT		\
	(AW_PID_2071_BPQA_DEFAULT_VALUE << AW_PID_2071_BPQA_START_BIT)

/* PLLDBG bit 5 (PLLCTRL1 0x66) */
#define AW_PID_2071_PLLDBG_START_BIT	(5)
#define AW_PID_2071_PLLDBG_BITS_LEN		(1)
#define AW_PID_2071_PLLDBG_MASK			\
	(~(((1<<AW_PID_2071_PLLDBG_BITS_LEN)-1) << AW_PID_2071_PLLDBG_START_BIT))

#define AW_PID_2071_PLLDBG_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLLDBG_DEFAULT		\
	(AW_PID_2071_PLLDBG_DEFAULT_VALUE << AW_PID_2071_PLLDBG_START_BIT)

/* PLL_CP1_SEL bit 4:0 (PLLCTRL1 0x66) */
#define AW_PID_2071_PLL_CP1_SEL_START_BIT	(0)
#define AW_PID_2071_PLL_CP1_SEL_BITS_LEN	(5)
#define AW_PID_2071_PLL_CP1_SEL_MASK	\
	(~(((1<<AW_PID_2071_PLL_CP1_SEL_BITS_LEN)-1) << AW_PID_2071_PLL_CP1_SEL_START_BIT))

#define AW_PID_2071_PLL_CP1_SEL_0UA		(0)
#define AW_PID_2071_PLL_CP1_SEL_0UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_0UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_40UA	(1)
#define AW_PID_2071_PLL_CP1_SEL_40UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_40UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_80UA	(2)
#define AW_PID_2071_PLL_CP1_SEL_80UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_80UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_120UA	(3)
#define AW_PID_2071_PLL_CP1_SEL_120UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_120UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_160UA	(4)
#define AW_PID_2071_PLL_CP1_SEL_160UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_160UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_1240UA	(31)
#define AW_PID_2071_PLL_CP1_SEL_1240UA_VALUE	\
	(AW_PID_2071_PLL_CP1_SEL_1240UA << AW_PID_2071_PLL_CP1_SEL_START_BIT)

#define AW_PID_2071_PLL_CP1_SEL_DEFAULT_VALUE	(0x7)
#define AW_PID_2071_PLL_CP1_SEL_DEFAULT	\
	(AW_PID_2071_PLL_CP1_SEL_DEFAULT_VALUE << AW_PID_2071_PLL_CP1_SEL_START_BIT)

/* default value of PLLCTRL1 (0x66) */
/* #define AW_PID_2071_PLLCTRL1_DEFAULT		(0x1F07) */

/* PLLCTRL2 (0x67) detail */
/* PLL_IDFT bit 13:8 (PLLCTRL2 0x67) */
#define AW_PID_2071_PLL_IDFT_START_BIT	(8)
#define AW_PID_2071_PLL_IDFT_BITS_LEN	(6)
#define AW_PID_2071_PLL_IDFT_MASK		\
	(~(((1<<AW_PID_2071_PLL_IDFT_BITS_LEN)-1) << AW_PID_2071_PLL_IDFT_START_BIT))

#define AW_PID_2071_PLL_IDFT_0UA		(63)
#define AW_PID_2071_PLL_IDFT_0UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_0UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_20UA		(62)
#define AW_PID_2071_PLL_IDFT_20UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_20UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_40UA		(61)
#define AW_PID_2071_PLL_IDFT_40UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_40UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_60UA		(60)
#define AW_PID_2071_PLL_IDFT_60UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_60UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_80UA		(59)
#define AW_PID_2071_PLL_IDFT_80UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_80UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_100UA		(58)
#define AW_PID_2071_PLL_IDFT_100UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_100UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_120UA		(57)
#define AW_PID_2071_PLL_IDFT_120UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_120UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_140UA		(56)
#define AW_PID_2071_PLL_IDFT_140UA_VALUE	\
	(AW_PID_2071_PLL_IDFT_140UA << AW_PID_2071_PLL_IDFT_START_BIT)

#define AW_PID_2071_PLL_IDFT_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLL_IDFT_DEFAULT	\
	(AW_PID_2071_PLL_IDFT_DEFAULT_VALUE << AW_PID_2071_PLL_IDFT_START_BIT)

/* PLL_RSEL bit 7:0 (PLLCTRL2 0x67) */
#define AW_PID_2071_PLL_RSEL_START_BIT	(0)
#define AW_PID_2071_PLL_RSEL_BITS_LEN	(8)
#define AW_PID_2071_PLL_RSEL_MASK		\
	(~(((1<<AW_PID_2071_PLL_RSEL_BITS_LEN)-1) << AW_PID_2071_PLL_RSEL_START_BIT))

#define AW_PID_2071_PLL_RSEL_DEFAULT_VALUE	(0x2)
#define AW_PID_2071_PLL_RSEL_DEFAULT	\
	(AW_PID_2071_PLL_RSEL_DEFAULT_VALUE << AW_PID_2071_PLL_RSEL_START_BIT)

/* default value of PLLCTRL2 (0x67) */
/* #define AW_PID_2071_PLLCTRL2_DEFAULT		(0x0002) */

/* PLLCTRL3 (0x68) detail */
/* PLL_RZEROS bit 14:12 (PLLCTRL3 0x68) */
#define AW_PID_2071_PLL_RZEROS_START_BIT	(12)
#define AW_PID_2071_PLL_RZEROS_BITS_LEN	(3)
#define AW_PID_2071_PLL_RZEROS_MASK		\
	(~(((1<<AW_PID_2071_PLL_RZEROS_BITS_LEN)-1) << AW_PID_2071_PLL_RZEROS_START_BIT))

#define AW_PID_2071_PLL_RZEROS_0		(0)
#define AW_PID_2071_PLL_RZEROS_0_VALUE	\
	(AW_PID_2071_PLL_RZEROS_0 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_1		(1)
#define AW_PID_2071_PLL_RZEROS_1_VALUE	\
	(AW_PID_2071_PLL_RZEROS_1 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_2		(2)
#define AW_PID_2071_PLL_RZEROS_2_VALUE	\
	(AW_PID_2071_PLL_RZEROS_2 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_3		(3)
#define AW_PID_2071_PLL_RZEROS_3_VALUE	\
	(AW_PID_2071_PLL_RZEROS_3 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_4		(4)
#define AW_PID_2071_PLL_RZEROS_4_VALUE	\
	(AW_PID_2071_PLL_RZEROS_4 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_5		(5)
#define AW_PID_2071_PLL_RZEROS_5_VALUE	\
	(AW_PID_2071_PLL_RZEROS_5 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_6		(6)
#define AW_PID_2071_PLL_RZEROS_6_VALUE	\
	(AW_PID_2071_PLL_RZEROS_6 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_7		(7)
#define AW_PID_2071_PLL_RZEROS_7_VALUE	\
	(AW_PID_2071_PLL_RZEROS_7 << AW_PID_2071_PLL_RZEROS_START_BIT)

#define AW_PID_2071_PLL_RZEROS_DEFAULT_VALUE	(3)
#define AW_PID_2071_PLL_RZEROS_DEFAULT	\
	(AW_PID_2071_PLL_RZEROS_DEFAULT_VALUE << AW_PID_2071_PLL_RZEROS_START_BIT)

/* PLL_DIV_FB bit 10:8 (PLLCTRL3 0x68) */
#define AW_PID_2071_PLL_DIV_FB_START_BIT	(8)
#define AW_PID_2071_PLL_DIV_FB_BITS_LEN	(3)
#define AW_PID_2071_PLL_DIV_FB_MASK		\
	(~(((1<<AW_PID_2071_PLL_DIV_FB_BITS_LEN)-1) << AW_PID_2071_PLL_DIV_FB_START_BIT))

#define AW_PID_2071_PLL_DIV_FB_64		(0)
#define AW_PID_2071_PLL_DIV_FB_64_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_64 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_128		(1)
#define AW_PID_2071_PLL_DIV_FB_128_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_128 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_256		(2)
#define AW_PID_2071_PLL_DIV_FB_256_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_256 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_512		(3)
#define AW_PID_2071_PLL_DIV_FB_512_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_512 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_RESERVED	(4)
#define AW_PID_2071_PLL_DIV_FB_RESERVED_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_RESERVED << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_2048		(5)
#define AW_PID_2071_PLL_DIV_FB_2048_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_2048 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_4096		(6)
#define AW_PID_2071_PLL_DIV_FB_4096_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_4096 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_8192		(7)
#define AW_PID_2071_PLL_DIV_FB_8192_VALUE	\
	(AW_PID_2071_PLL_DIV_FB_8192 << AW_PID_2071_PLL_DIV_FB_START_BIT)

#define AW_PID_2071_PLL_DIV_FB_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLL_DIV_FB_DEFAULT	\
	(AW_PID_2071_PLL_DIV_FB_DEFAULT_VALUE << AW_PID_2071_PLL_DIV_FB_START_BIT)

/* PLL_DIV_IN bit 6:0 (PLLCTRL3 0x68) */
#define AW_PID_2071_PLL_DIV_IN_START_BIT	(0)
#define AW_PID_2071_PLL_DIV_IN_BITS_LEN	(7)
#define AW_PID_2071_PLL_DIV_IN_MASK		\
	(~(((1<<AW_PID_2071_PLL_DIV_IN_BITS_LEN)-1) << AW_PID_2071_PLL_DIV_IN_START_BIT))

#define AW_PID_2071_PLL_DIV_IN_RESERVED	(0)
#define AW_PID_2071_PLL_DIV_IN_RESERVED_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_RESERVED << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_1		(1)
#define AW_PID_2071_PLL_DIV_IN_1_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_1 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_2		(2)
#define AW_PID_2071_PLL_DIV_IN_2_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_2 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_3		(3)
#define AW_PID_2071_PLL_DIV_IN_3_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_3 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_4		(4)
#define AW_PID_2071_PLL_DIV_IN_4_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_4 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_5		(5)
#define AW_PID_2071_PLL_DIV_IN_5_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_5 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_31		(31)
#define AW_PID_2071_PLL_DIV_IN_31_VALUE	\
	(AW_PID_2071_PLL_DIV_IN_31 << AW_PID_2071_PLL_DIV_IN_START_BIT)

#define AW_PID_2071_PLL_DIV_IN_DEFAULT_VALUE	(2)
#define AW_PID_2071_PLL_DIV_IN_DEFAULT	\
	(AW_PID_2071_PLL_DIV_IN_DEFAULT_VALUE << AW_PID_2071_PLL_DIV_IN_START_BIT)

/* default value of PLLCTRL3 (0x68) */
/* #define AW_PID_2071_PLLCTRL3_DEFAULT		(0x3002) */

/* CDACTRL1 (0x69) detail */
/* VCOM_FLT_RC bit 11 (CDACTRL1 0x69) */
#define AW_PID_2071_VCOM_FLT_RC_START_BIT	(11)
#define AW_PID_2071_VCOM_FLT_RC_BITS_LEN	(1)
#define AW_PID_2071_VCOM_FLT_RC_MASK	\
	(~(((1<<AW_PID_2071_VCOM_FLT_RC_BITS_LEN)-1) << AW_PID_2071_VCOM_FLT_RC_START_BIT))

#define AW_PID_2071_VCOM_FLT_RC_3_KHZ	(0)
#define AW_PID_2071_VCOM_FLT_RC_3_KHZ_VALUE	\
	(AW_PID_2071_VCOM_FLT_RC_3_KHZ << AW_PID_2071_VCOM_FLT_RC_START_BIT)

#define AW_PID_2071_VCOM_FLT_RC_10_KHZ	(1)
#define AW_PID_2071_VCOM_FLT_RC_10_KHZ_VALUE	\
	(AW_PID_2071_VCOM_FLT_RC_10_KHZ << AW_PID_2071_VCOM_FLT_RC_START_BIT)

#define AW_PID_2071_VCOM_FLT_RC_DEFAULT_VALUE	(0)
#define AW_PID_2071_VCOM_FLT_RC_DEFAULT	\
	(AW_PID_2071_VCOM_FLT_RC_DEFAULT_VALUE << AW_PID_2071_VCOM_FLT_RC_START_BIT)

/* AMP_OPD bit 10 (CDACTRL1 0x69) */
#define AW_PID_2071_AMP_OPD_START_BIT	(10)
#define AW_PID_2071_AMP_OPD_BITS_LEN	(1)
#define AW_PID_2071_AMP_OPD_MASK		\
	(~(((1<<AW_PID_2071_AMP_OPD_BITS_LEN)-1) << AW_PID_2071_AMP_OPD_START_BIT))

#define AW_PID_2071_AMP_OPD_DISABLE		(0)
#define AW_PID_2071_AMP_OPD_DISABLE_VALUE	\
	(AW_PID_2071_AMP_OPD_DISABLE << AW_PID_2071_AMP_OPD_START_BIT)

#define AW_PID_2071_AMP_OPD_ENABLE		(1)
#define AW_PID_2071_AMP_OPD_ENABLE_VALUE	\
	(AW_PID_2071_AMP_OPD_ENABLE << AW_PID_2071_AMP_OPD_START_BIT)

#define AW_PID_2071_AMP_OPD_DEFAULT_VALUE	(1)
#define AW_PID_2071_AMP_OPD_DEFAULT		\
	(AW_PID_2071_AMP_OPD_DEFAULT_VALUE << AW_PID_2071_AMP_OPD_START_BIT)

/* AMP_POPT bit 9:8 (CDACTRL1 0x69) */
#define AW_PID_2071_AMP_POPT_START_BIT	(8)
#define AW_PID_2071_AMP_POPT_BITS_LEN	(2)
#define AW_PID_2071_AMP_POPT_MASK		\
	(~(((1<<AW_PID_2071_AMP_POPT_BITS_LEN)-1) << AW_PID_2071_AMP_POPT_START_BIT))

#define AW_PID_2071_AMP_POPT_0P4MS		(0)
#define AW_PID_2071_AMP_POPT_0P4MS_VALUE	\
	(AW_PID_2071_AMP_POPT_0P4MS << AW_PID_2071_AMP_POPT_START_BIT)

#define AW_PID_2071_AMP_POPT_1P6MS		(1)
#define AW_PID_2071_AMP_POPT_1P6MS_VALUE	\
	(AW_PID_2071_AMP_POPT_1P6MS << AW_PID_2071_AMP_POPT_START_BIT)

#define AW_PID_2071_AMP_POPT_6P4MS		(2)
#define AW_PID_2071_AMP_POPT_6P4MS_VALUE	\
	(AW_PID_2071_AMP_POPT_6P4MS << AW_PID_2071_AMP_POPT_START_BIT)

#define AW_PID_2071_AMP_POPT_12P8MS		(3)
#define AW_PID_2071_AMP_POPT_12P8MS_VALUE	\
	(AW_PID_2071_AMP_POPT_12P8MS << AW_PID_2071_AMP_POPT_START_BIT)

#define AW_PID_2071_AMP_POPT_DEFAULT_VALUE	(0)
#define AW_PID_2071_AMP_POPT_DEFAULT	\
	(AW_PID_2071_AMP_POPT_DEFAULT_VALUE << AW_PID_2071_AMP_POPT_START_BIT)

/* COMP_CUR bit 7 (CDACTRL1 0x69) */
#define AW_PID_2071_COMP_CUR_START_BIT	(7)
#define AW_PID_2071_COMP_CUR_BITS_LEN	(1)
#define AW_PID_2071_COMP_CUR_MASK		\
	(~(((1<<AW_PID_2071_COMP_CUR_BITS_LEN)-1) << AW_PID_2071_COMP_CUR_START_BIT))

#define AW_PID_2071_COMP_CUR_5UA		(0)
#define AW_PID_2071_COMP_CUR_5UA_VALUE	\
	(AW_PID_2071_COMP_CUR_5UA << AW_PID_2071_COMP_CUR_START_BIT)

#define AW_PID_2071_COMP_CUR_10UA		(1)
#define AW_PID_2071_COMP_CUR_10UA_VALUE	\
	(AW_PID_2071_COMP_CUR_10UA << AW_PID_2071_COMP_CUR_START_BIT)

#define AW_PID_2071_COMP_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2071_COMP_CUR_DEFAULT	\
	(AW_PID_2071_COMP_CUR_DEFAULT_VALUE << AW_PID_2071_COMP_CUR_START_BIT)

/* DDT_GTDR_D bit 6 (CDACTRL1 0x69) */
#define AW_PID_2071_DDT_GTDR_D_START_BIT	(6)
#define AW_PID_2071_DDT_GTDR_D_BITS_LEN	(1)
#define AW_PID_2071_DDT_GTDR_D_MASK		\
	(~(((1<<AW_PID_2071_DDT_GTDR_D_BITS_LEN)-1) << AW_PID_2071_DDT_GTDR_D_START_BIT))

#define AW_PID_2071_DDT_GTDR_D_15NS		(0)
#define AW_PID_2071_DDT_GTDR_D_15NS_VALUE	\
	(AW_PID_2071_DDT_GTDR_D_15NS << AW_PID_2071_DDT_GTDR_D_START_BIT)

#define AW_PID_2071_DDT_GTDR_D_20NS		(1)
#define AW_PID_2071_DDT_GTDR_D_20NS_VALUE	\
	(AW_PID_2071_DDT_GTDR_D_20NS << AW_PID_2071_DDT_GTDR_D_START_BIT)

#define AW_PID_2071_DDT_GTDR_D_DEFAULT_VALUE	(0)
#define AW_PID_2071_DDT_GTDR_D_DEFAULT	\
	(AW_PID_2071_DDT_GTDR_D_DEFAULT_VALUE << AW_PID_2071_DDT_GTDR_D_START_BIT)

/* AMP_R2 bit 5:4 (CDACTRL1 0x69) */
#define AW_PID_2071_AMP_R2_START_BIT	(4)
#define AW_PID_2071_AMP_R2_BITS_LEN		(2)
#define AW_PID_2071_AMP_R2_MASK			\
	(~(((1<<AW_PID_2071_AMP_R2_BITS_LEN)-1) << AW_PID_2071_AMP_R2_START_BIT))

#define AW_PID_2071_AMP_R2_40_KOHM		(0)
#define AW_PID_2071_AMP_R2_40_KOHM_VALUE	\
	(AW_PID_2071_AMP_R2_40_KOHM << AW_PID_2071_AMP_R2_START_BIT)

#define AW_PID_2071_AMP_R2_60_KOHM		(1)
#define AW_PID_2071_AMP_R2_60_KOHM_VALUE	\
	(AW_PID_2071_AMP_R2_60_KOHM << AW_PID_2071_AMP_R2_START_BIT)

#define AW_PID_2071_AMP_R2_80_KOHM		(2)
#define AW_PID_2071_AMP_R2_80_KOHM_VALUE	\
	(AW_PID_2071_AMP_R2_80_KOHM << AW_PID_2071_AMP_R2_START_BIT)

#define AW_PID_2071_AMP_R2_120_KOHM		(3)
#define AW_PID_2071_AMP_R2_120_KOHM_VALUE	\
	(AW_PID_2071_AMP_R2_120_KOHM << AW_PID_2071_AMP_R2_START_BIT)

#define AW_PID_2071_AMP_R2_DEFAULT_VALUE	(0)
#define AW_PID_2071_AMP_R2_DEFAULT		\
	(AW_PID_2071_AMP_R2_DEFAULT_VALUE << AW_PID_2071_AMP_R2_START_BIT)

/* SEL_RES_IDAC bit 3 (CDACTRL1 0x69) */
#define AW_PID_2071_SEL_RES_IDAC_START_BIT	(3)
#define AW_PID_2071_SEL_RES_IDAC_BITS_LEN	(1)
#define AW_PID_2071_SEL_RES_IDAC_MASK	\
	(~(((1<<AW_PID_2071_SEL_RES_IDAC_BITS_LEN)-1) << AW_PID_2071_SEL_RES_IDAC_START_BIT))

#define AW_PID_2071_SEL_RES_IDAC_RCV	(0)
#define AW_PID_2071_SEL_RES_IDAC_RCV_VALUE	\
	(AW_PID_2071_SEL_RES_IDAC_RCV << AW_PID_2071_SEL_RES_IDAC_START_BIT)

#define AW_PID_2071_SEL_RES_IDAC_SPK	(1)
#define AW_PID_2071_SEL_RES_IDAC_SPK_VALUE	\
	(AW_PID_2071_SEL_RES_IDAC_SPK << AW_PID_2071_SEL_RES_IDAC_START_BIT)

#define AW_PID_2071_SEL_RES_IDAC_DEFAULT_VALUE	(0)
#define AW_PID_2071_SEL_RES_IDAC_DEFAULT	\
	(AW_PID_2071_SEL_RES_IDAC_DEFAULT_VALUE << AW_PID_2071_SEL_RES_IDAC_START_BIT)

/* PA_SRC bit 2 (CDACTRL1 0x69) */
#define AW_PID_2071_PA_SRC_START_BIT	(2)
#define AW_PID_2071_PA_SRC_BITS_LEN		(1)
#define AW_PID_2071_PA_SRC_MASK			\
	(~(((1<<AW_PID_2071_PA_SRC_BITS_LEN)-1) << AW_PID_2071_PA_SRC_START_BIT))

#define AW_PID_2071_PA_SRC_5NS			(0)
#define AW_PID_2071_PA_SRC_5NS_VALUE	\
	(AW_PID_2071_PA_SRC_5NS << AW_PID_2071_PA_SRC_START_BIT)

#define AW_PID_2071_PA_SRC_21NS			(1)
#define AW_PID_2071_PA_SRC_21NS_VALUE	\
	(AW_PID_2071_PA_SRC_21NS << AW_PID_2071_PA_SRC_START_BIT)

#define AW_PID_2071_PA_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_PA_SRC_DEFAULT		\
	(AW_PID_2071_PA_SRC_DEFAULT_VALUE << AW_PID_2071_PA_SRC_START_BIT)

/* CDA_DR_LDO bit 1 (CDACTRL1 0x69) */
#define AW_PID_2071_CDA_DR_LDO_START_BIT	(1)
#define AW_PID_2071_CDA_DR_LDO_BITS_LEN	(1)
#define AW_PID_2071_CDA_DR_LDO_MASK		\
	(~(((1<<AW_PID_2071_CDA_DR_LDO_BITS_LEN)-1) << AW_PID_2071_CDA_DR_LDO_START_BIT))

#define AW_PID_2071_CDA_DR_LDO_5P0V		(0)
#define AW_PID_2071_CDA_DR_LDO_5P0V_VALUE	\
	(AW_PID_2071_CDA_DR_LDO_5P0V << AW_PID_2071_CDA_DR_LDO_START_BIT)

#define AW_PID_2071_CDA_DR_LDO_5P4V		(1)
#define AW_PID_2071_CDA_DR_LDO_5P4V_VALUE	\
	(AW_PID_2071_CDA_DR_LDO_5P4V << AW_PID_2071_CDA_DR_LDO_START_BIT)

#define AW_PID_2071_CDA_DR_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2071_CDA_DR_LDO_DEFAULT	\
	(AW_PID_2071_CDA_DR_LDO_DEFAULT_VALUE << AW_PID_2071_CDA_DR_LDO_START_BIT)

/* default value of CDACTRL1 (0x69) */
/* #define AW_PID_2071_CDACTRL1_DEFAULT		(0x0400) */

/* CDACTRL2 (0x6A) detail */
/* CD_LVFT_GTADPT bit 15 (CDACTRL2 0x6A) */
#define AW_PID_2071_CD_LVFT_GTADPT_START_BIT	(15)
#define AW_PID_2071_CD_LVFT_GTADPT_BITS_LEN	(1)
#define AW_PID_2071_CD_LVFT_GTADPT_MASK	\
	(~(((1<<AW_PID_2071_CD_LVFT_GTADPT_BITS_LEN)-1) << AW_PID_2071_CD_LVFT_GTADPT_START_BIT))

#define AW_PID_2071_CD_LVFT_GTADPT_DISABLE	(0)
#define AW_PID_2071_CD_LVFT_GTADPT_DISABLE_VALUE	\
	(AW_PID_2071_CD_LVFT_GTADPT_DISABLE << AW_PID_2071_CD_LVFT_GTADPT_START_BIT)

#define AW_PID_2071_CD_LVFT_GTADPT_ENABLE	(1)
#define AW_PID_2071_CD_LVFT_GTADPT_ENABLE_VALUE	\
	(AW_PID_2071_CD_LVFT_GTADPT_ENABLE << AW_PID_2071_CD_LVFT_GTADPT_START_BIT)

#define AW_PID_2071_CD_LVFT_GTADPT_DEFAULT_VALUE	(1)
#define AW_PID_2071_CD_LVFT_GTADPT_DEFAULT	\
	(AW_PID_2071_CD_LVFT_GTADPT_DEFAULT_VALUE << AW_PID_2071_CD_LVFT_GTADPT_START_BIT)

/* CD_DLTM_GTDET bit 14 (CDACTRL2 0x6A) */
#define AW_PID_2071_CD_DLTM_GTDET_START_BIT	(14)
#define AW_PID_2071_CD_DLTM_GTDET_BITS_LEN	(1)
#define AW_PID_2071_CD_DLTM_GTDET_MASK	\
	(~(((1<<AW_PID_2071_CD_DLTM_GTDET_BITS_LEN)-1) << AW_PID_2071_CD_DLTM_GTDET_START_BIT))

#define AW_PID_2071_CD_DLTM_GTDET_1NS	(0)
#define AW_PID_2071_CD_DLTM_GTDET_1NS_VALUE	\
	(AW_PID_2071_CD_DLTM_GTDET_1NS << AW_PID_2071_CD_DLTM_GTDET_START_BIT)

#define AW_PID_2071_CD_DLTM_GTDET_10NS	(1)
#define AW_PID_2071_CD_DLTM_GTDET_10NS_VALUE	\
	(AW_PID_2071_CD_DLTM_GTDET_10NS << AW_PID_2071_CD_DLTM_GTDET_START_BIT)

#define AW_PID_2071_CD_DLTM_GTDET_DEFAULT_VALUE	(0)
#define AW_PID_2071_CD_DLTM_GTDET_DEFAULT	\
	(AW_PID_2071_CD_DLTM_GTDET_DEFAULT_VALUE << AW_PID_2071_CD_DLTM_GTDET_START_BIT)

/* BURST_DBG bit 13 (CDACTRL2 0x6A) */
#define AW_PID_2071_BURST_DBG_START_BIT	(13)
#define AW_PID_2071_BURST_DBG_BITS_LEN	(1)
#define AW_PID_2071_BURST_DBG_MASK		\
	(~(((1<<AW_PID_2071_BURST_DBG_BITS_LEN)-1) << AW_PID_2071_BURST_DBG_START_BIT))

#define AW_PID_2071_BURST_DBG_DECODED	(0)
#define AW_PID_2071_BURST_DBG_DECODED_VALUE	\
	(AW_PID_2071_BURST_DBG_DECODED << AW_PID_2071_BURST_DBG_START_BIT)

#define AW_PID_2071_BURST_DBG_IICMINUS_REG	(1)
#define AW_PID_2071_BURST_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2071_BURST_DBG_IICMINUS_REG << AW_PID_2071_BURST_DBG_START_BIT)

#define AW_PID_2071_BURST_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2071_BURST_DBG_DEFAULT	\
	(AW_PID_2071_BURST_DBG_DEFAULT_VALUE << AW_PID_2071_BURST_DBG_START_BIT)

/* LDO_TRANS bit 12 (CDACTRL2 0x6A) */
#define AW_PID_2071_LDO_TRANS_START_BIT	(12)
#define AW_PID_2071_LDO_TRANS_BITS_LEN	(1)
#define AW_PID_2071_LDO_TRANS_MASK		\
	(~(((1<<AW_PID_2071_LDO_TRANS_BITS_LEN)-1) << AW_PID_2071_LDO_TRANS_START_BIT))

#define AW_PID_2071_LDO_TRANS_NORMAL	(0)
#define AW_PID_2071_LDO_TRANS_NORMAL_VALUE	\
	(AW_PID_2071_LDO_TRANS_NORMAL << AW_PID_2071_LDO_TRANS_START_BIT)

#define AW_PID_2071_LDO_TRANS_SHOOTMINUS_THROUGH	(1)
#define AW_PID_2071_LDO_TRANS_SHOOTMINUS_THROUGH_VALUE	\
	(AW_PID_2071_LDO_TRANS_SHOOTMINUS_THROUGH << AW_PID_2071_LDO_TRANS_START_BIT)

#define AW_PID_2071_LDO_TRANS_DEFAULT_VALUE	(0)
#define AW_PID_2071_LDO_TRANS_DEFAULT	\
	(AW_PID_2071_LDO_TRANS_DEFAULT_VALUE << AW_PID_2071_LDO_TRANS_START_BIT)

/* CLASSD_LDO bit 11 (CDACTRL2 0x6A) */
#define AW_PID_2071_CLASSD_LDO_START_BIT	(11)
#define AW_PID_2071_CLASSD_LDO_BITS_LEN	(1)
#define AW_PID_2071_CLASSD_LDO_MASK		\
	(~(((1<<AW_PID_2071_CLASSD_LDO_BITS_LEN)-1) << AW_PID_2071_CLASSD_LDO_START_BIT))

#define AW_PID_2071_CLASSD_LDO_5P0V		(0)
#define AW_PID_2071_CLASSD_LDO_5P0V_VALUE	\
	(AW_PID_2071_CLASSD_LDO_5P0V << AW_PID_2071_CLASSD_LDO_START_BIT)

#define AW_PID_2071_CLASSD_LDO_5P4V		(1)
#define AW_PID_2071_CLASSD_LDO_5P4V_VALUE	\
	(AW_PID_2071_CLASSD_LDO_5P4V << AW_PID_2071_CLASSD_LDO_START_BIT)

#define AW_PID_2071_CLASSD_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLASSD_LDO_DEFAULT	\
	(AW_PID_2071_CLASSD_LDO_DEFAULT_VALUE << AW_PID_2071_CLASSD_LDO_START_BIT)

/* DT_UVLO bit 10 (CDACTRL2 0x6A) */
#define AW_PID_2071_DT_UVLO_START_BIT	(10)
#define AW_PID_2071_DT_UVLO_BITS_LEN	(1)
#define AW_PID_2071_DT_UVLO_MASK		\
	(~(((1<<AW_PID_2071_DT_UVLO_BITS_LEN)-1) << AW_PID_2071_DT_UVLO_START_BIT))

#define AW_PID_2071_DT_UVLO_10US		(0)
#define AW_PID_2071_DT_UVLO_10US_VALUE	\
	(AW_PID_2071_DT_UVLO_10US << AW_PID_2071_DT_UVLO_START_BIT)

#define AW_PID_2071_DT_UVLO_3US			(1)
#define AW_PID_2071_DT_UVLO_3US_VALUE	\
	(AW_PID_2071_DT_UVLO_3US << AW_PID_2071_DT_UVLO_START_BIT)

#define AW_PID_2071_DT_UVLO_DEFAULT_VALUE	(0)
#define AW_PID_2071_DT_UVLO_DEFAULT		\
	(AW_PID_2071_DT_UVLO_DEFAULT_VALUE << AW_PID_2071_DT_UVLO_START_BIT)

/* SET_UVLO bit 9:8 (CDACTRL2 0x6A) */
#define AW_PID_2071_SET_UVLO_START_BIT	(8)
#define AW_PID_2071_SET_UVLO_BITS_LEN	(2)
#define AW_PID_2071_SET_UVLO_MASK		\
	(~(((1<<AW_PID_2071_SET_UVLO_BITS_LEN)-1) << AW_PID_2071_SET_UVLO_START_BIT))

#define AW_PID_2071_SET_UVLO_2P6V2P5V	(0)
#define AW_PID_2071_SET_UVLO_2P6V2P5V_VALUE	\
	(AW_PID_2071_SET_UVLO_2P6V2P5V << AW_PID_2071_SET_UVLO_START_BIT)

#define AW_PID_2071_SET_UVLO_2P7V2P6V	(1)
#define AW_PID_2071_SET_UVLO_2P7V2P6V_VALUE	\
	(AW_PID_2071_SET_UVLO_2P7V2P6V << AW_PID_2071_SET_UVLO_START_BIT)

#define AW_PID_2071_SET_UVLO_2P8V2P7V	(2)
#define AW_PID_2071_SET_UVLO_2P8V2P7V_VALUE	\
	(AW_PID_2071_SET_UVLO_2P8V2P7V << AW_PID_2071_SET_UVLO_START_BIT)

#define AW_PID_2071_SET_UVLO_2P9V2P8V	(3)
#define AW_PID_2071_SET_UVLO_2P9V2P8V_VALUE	\
	(AW_PID_2071_SET_UVLO_2P9V2P8V << AW_PID_2071_SET_UVLO_START_BIT)

#define AW_PID_2071_SET_UVLO_DEFAULT_VALUE	(0)
#define AW_PID_2071_SET_UVLO_DEFAULT	\
	(AW_PID_2071_SET_UVLO_DEFAULT_VALUE << AW_PID_2071_SET_UVLO_START_BIT)

/* SET_IOC bit 7:6 (CDACTRL2 0x6A) */
#define AW_PID_2071_SET_IOC_START_BIT	(6)
#define AW_PID_2071_SET_IOC_BITS_LEN	(2)
#define AW_PID_2071_SET_IOC_MASK		\
	(~(((1<<AW_PID_2071_SET_IOC_BITS_LEN)-1) << AW_PID_2071_SET_IOC_START_BIT))

#define AW_PID_2071_SET_IOC_3P5A		(0)
#define AW_PID_2071_SET_IOC_3P5A_VALUE	\
	(AW_PID_2071_SET_IOC_3P5A << AW_PID_2071_SET_IOC_START_BIT)

#define AW_PID_2071_SET_IOC_4P2A		(1)
#define AW_PID_2071_SET_IOC_4P2A_VALUE	\
	(AW_PID_2071_SET_IOC_4P2A << AW_PID_2071_SET_IOC_START_BIT)

#define AW_PID_2071_SET_IOC_5P0A		(2)
#define AW_PID_2071_SET_IOC_5P0A_VALUE	\
	(AW_PID_2071_SET_IOC_5P0A << AW_PID_2071_SET_IOC_START_BIT)

#define AW_PID_2071_SET_IOC_5P4A		(3)
#define AW_PID_2071_SET_IOC_5P4A_VALUE	\
	(AW_PID_2071_SET_IOC_5P4A << AW_PID_2071_SET_IOC_START_BIT)

#define AW_PID_2071_SET_IOC_DEFAULT_VALUE	(1)
#define AW_PID_2071_SET_IOC_DEFAULT		\
	(AW_PID_2071_SET_IOC_DEFAULT_VALUE << AW_PID_2071_SET_IOC_START_BIT)

/* OT_SEL bit 5 (CDACTRL2 0x6A) */
#define AW_PID_2071_OT_SEL_START_BIT	(5)
#define AW_PID_2071_OT_SEL_BITS_LEN		(1)
#define AW_PID_2071_OT_SEL_MASK			\
	(~(((1<<AW_PID_2071_OT_SEL_BITS_LEN)-1) << AW_PID_2071_OT_SEL_START_BIT))

#define AW_PID_2071_OT_SEL_160			(0)
#define AW_PID_2071_OT_SEL_160_VALUE	\
	(AW_PID_2071_OT_SEL_160 << AW_PID_2071_OT_SEL_START_BIT)

#define AW_PID_2071_OT_SEL_150			(1)
#define AW_PID_2071_OT_SEL_150_VALUE	\
	(AW_PID_2071_OT_SEL_150 << AW_PID_2071_OT_SEL_START_BIT)

#define AW_PID_2071_OT_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_OT_SEL_DEFAULT		\
	(AW_PID_2071_OT_SEL_DEFAULT_VALUE << AW_PID_2071_OT_SEL_START_BIT)

/* OCSWD bit 4 (CDACTRL2 0x6A) */
#define AW_PID_2071_OCSWD_START_BIT		(4)
#define AW_PID_2071_OCSWD_BITS_LEN		(1)
#define AW_PID_2071_OCSWD_MASK			\
	(~(((1<<AW_PID_2071_OCSWD_BITS_LEN)-1) << AW_PID_2071_OCSWD_START_BIT))

#define AW_PID_2071_OCSWD_GATEDRIVER	(0)
#define AW_PID_2071_OCSWD_GATEDRIVER_VALUE	\
	(AW_PID_2071_OCSWD_GATEDRIVER << AW_PID_2071_OCSWD_START_BIT)

#define AW_PID_2071_OCSWD_PULLMINUS_DOWN_TRANSISTOR	(1)
#define AW_PID_2071_OCSWD_PULLMINUS_DOWN_TRANSISTOR_VALUE	\
	(AW_PID_2071_OCSWD_PULLMINUS_DOWN_TRANSISTOR << AW_PID_2071_OCSWD_START_BIT)

#define AW_PID_2071_OCSWD_DEFAULT_VALUE	(0)
#define AW_PID_2071_OCSWD_DEFAULT		\
	(AW_PID_2071_OCSWD_DEFAULT_VALUE << AW_PID_2071_OCSWD_START_BIT)

/* SET_OC_DT bit 3:2 (CDACTRL2 0x6A) */
#define AW_PID_2071_SET_OC_DT_START_BIT	(2)
#define AW_PID_2071_SET_OC_DT_BITS_LEN	(2)
#define AW_PID_2071_SET_OC_DT_MASK		\
	(~(((1<<AW_PID_2071_SET_OC_DT_BITS_LEN)-1) << AW_PID_2071_SET_OC_DT_START_BIT))

#define AW_PID_2071_SET_OC_DT_40NS		(0)
#define AW_PID_2071_SET_OC_DT_40NS_VALUE	\
	(AW_PID_2071_SET_OC_DT_40NS << AW_PID_2071_SET_OC_DT_START_BIT)

#define AW_PID_2071_SET_OC_DT_90NS		(1)
#define AW_PID_2071_SET_OC_DT_90NS_VALUE	\
	(AW_PID_2071_SET_OC_DT_90NS << AW_PID_2071_SET_OC_DT_START_BIT)

#define AW_PID_2071_SET_OC_DT_130NS		(2)
#define AW_PID_2071_SET_OC_DT_130NS_VALUE	\
	(AW_PID_2071_SET_OC_DT_130NS << AW_PID_2071_SET_OC_DT_START_BIT)

#define AW_PID_2071_SET_OC_DT_180NS		(3)
#define AW_PID_2071_SET_OC_DT_180NS_VALUE	\
	(AW_PID_2071_SET_OC_DT_180NS << AW_PID_2071_SET_OC_DT_START_BIT)

#define AW_PID_2071_SET_OC_DT_DEFAULT_VALUE	(2)
#define AW_PID_2071_SET_OC_DT_DEFAULT	\
	(AW_PID_2071_SET_OC_DT_DEFAULT_VALUE << AW_PID_2071_SET_OC_DT_START_BIT)

/* T_OCP bit 1:0 (CDACTRL2 0x6A) */
#define AW_PID_2071_T_OCP_START_BIT		(0)
#define AW_PID_2071_T_OCP_BITS_LEN		(2)
#define AW_PID_2071_T_OCP_MASK			\
	(~(((1<<AW_PID_2071_T_OCP_BITS_LEN)-1) << AW_PID_2071_T_OCP_START_BIT))

#define AW_PID_2071_T_OCP_200MS			(0)
#define AW_PID_2071_T_OCP_200MS_VALUE	\
	(AW_PID_2071_T_OCP_200MS << AW_PID_2071_T_OCP_START_BIT)

#define AW_PID_2071_T_OCP_800MS			(1)
#define AW_PID_2071_T_OCP_800MS_VALUE	\
	(AW_PID_2071_T_OCP_800MS << AW_PID_2071_T_OCP_START_BIT)

#define AW_PID_2071_T_OCP_DEFAULT_VALUE	(0)
#define AW_PID_2071_T_OCP_DEFAULT		\
	(AW_PID_2071_T_OCP_DEFAULT_VALUE << AW_PID_2071_T_OCP_START_BIT)

/* default value of CDACTRL2 (0x6A) */
/* #define AW_PID_2071_CDACTRL2_DEFAULT		(0xA048) */

/* SADCCTRL (0x6B) detail */
/* TSEN_CTRL bit 15 (SADCCTRL 0x6B) */
#define AW_PID_2071_TSEN_CTRL_START_BIT	(15)
#define AW_PID_2071_TSEN_CTRL_BITS_LEN	(1)
#define AW_PID_2071_TSEN_CTRL_MASK		\
	(~(((1<<AW_PID_2071_TSEN_CTRL_BITS_LEN)-1) << AW_PID_2071_TSEN_CTRL_START_BIT))

#define AW_PID_2071_TSEN_CTRL_OSMINUS_TRIM	(0)
#define AW_PID_2071_TSEN_CTRL_OSMINUS_TRIM_VALUE	\
	(AW_PID_2071_TSEN_CTRL_OSMINUS_TRIM << AW_PID_2071_TSEN_CTRL_START_BIT)

#define AW_PID_2071_TSEN_CTRL_NORMAL	(1)
#define AW_PID_2071_TSEN_CTRL_NORMAL_VALUE	\
	(AW_PID_2071_TSEN_CTRL_NORMAL << AW_PID_2071_TSEN_CTRL_START_BIT)

#define AW_PID_2071_TSEN_CTRL_DEFAULT_VALUE	(1)
#define AW_PID_2071_TSEN_CTRL_DEFAULT	\
	(AW_PID_2071_TSEN_CTRL_DEFAULT_VALUE << AW_PID_2071_TSEN_CTRL_START_BIT)

/* TEMP_SEN bit 11 (SADCCTRL 0x6B) */
#define AW_PID_2071_TEMP_SEN_START_BIT	(11)
#define AW_PID_2071_TEMP_SEN_BITS_LEN	(1)
#define AW_PID_2071_TEMP_SEN_MASK		\
	(~(((1<<AW_PID_2071_TEMP_SEN_BITS_LEN)-1) << AW_PID_2071_TEMP_SEN_START_BIT))

#define AW_PID_2071_TEMP_SEN_DISABLE	(0)
#define AW_PID_2071_TEMP_SEN_DISABLE_VALUE	\
	(AW_PID_2071_TEMP_SEN_DISABLE << AW_PID_2071_TEMP_SEN_START_BIT)

#define AW_PID_2071_TEMP_SEN_ENABLE		(1)
#define AW_PID_2071_TEMP_SEN_ENABLE_VALUE	\
	(AW_PID_2071_TEMP_SEN_ENABLE << AW_PID_2071_TEMP_SEN_START_BIT)

#define AW_PID_2071_TEMP_SEN_DEFAULT_VALUE	(1)
#define AW_PID_2071_TEMP_SEN_DEFAULT	\
	(AW_PID_2071_TEMP_SEN_DEFAULT_VALUE << AW_PID_2071_TEMP_SEN_START_BIT)

/* TEMP_VAREN bit 10 (SADCCTRL 0x6B) */
#define AW_PID_2071_TEMP_VAREN_START_BIT	(10)
#define AW_PID_2071_TEMP_VAREN_BITS_LEN	(1)
#define AW_PID_2071_TEMP_VAREN_MASK		\
	(~(((1<<AW_PID_2071_TEMP_VAREN_BITS_LEN)-1) << AW_PID_2071_TEMP_VAREN_START_BIT))

#define AW_PID_2071_TEMP_VAREN_DISABLE	(0)
#define AW_PID_2071_TEMP_VAREN_DISABLE_VALUE	\
	(AW_PID_2071_TEMP_VAREN_DISABLE << AW_PID_2071_TEMP_VAREN_START_BIT)

#define AW_PID_2071_TEMP_VAREN_ENABLE	(1)
#define AW_PID_2071_TEMP_VAREN_ENABLE_VALUE	\
	(AW_PID_2071_TEMP_VAREN_ENABLE << AW_PID_2071_TEMP_VAREN_START_BIT)

#define AW_PID_2071_TEMP_VAREN_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEMP_VAREN_DEFAULT	\
	(AW_PID_2071_TEMP_VAREN_DEFAULT_VALUE << AW_PID_2071_TEMP_VAREN_START_BIT)

/* TEMP_VAR bit 9:8 (SADCCTRL 0x6B) */
#define AW_PID_2071_TEMP_VAR_START_BIT	(8)
#define AW_PID_2071_TEMP_VAR_BITS_LEN	(2)
#define AW_PID_2071_TEMP_VAR_MASK		\
	(~(((1<<AW_PID_2071_TEMP_VAR_BITS_LEN)-1) << AW_PID_2071_TEMP_VAR_START_BIT))

#define AW_PID_2071_TEMP_VAR_2			(0)
#define AW_PID_2071_TEMP_VAR_2_VALUE	\
	(AW_PID_2071_TEMP_VAR_2 << AW_PID_2071_TEMP_VAR_START_BIT)

#define AW_PID_2071_TEMP_VAR_4			(1)
#define AW_PID_2071_TEMP_VAR_4_VALUE	\
	(AW_PID_2071_TEMP_VAR_4 << AW_PID_2071_TEMP_VAR_START_BIT)

#define AW_PID_2071_TEMP_VAR_8			(2)
#define AW_PID_2071_TEMP_VAR_8_VALUE	\
	(AW_PID_2071_TEMP_VAR_8 << AW_PID_2071_TEMP_VAR_START_BIT)

#define AW_PID_2071_TEMP_VAR_16			(3)
#define AW_PID_2071_TEMP_VAR_16_VALUE	\
	(AW_PID_2071_TEMP_VAR_16 << AW_PID_2071_TEMP_VAR_START_BIT)

#define AW_PID_2071_TEMP_VAR_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEMP_VAR_DEFAULT	\
	(AW_PID_2071_TEMP_VAR_DEFAULT_VALUE << AW_PID_2071_TEMP_VAR_START_BIT)

/* SADC_EN bit 7 (SADCCTRL 0x6B) */
#define AW_PID_2071_SADC_EN_START_BIT	(7)
#define AW_PID_2071_SADC_EN_BITS_LEN	(1)
#define AW_PID_2071_SADC_EN_MASK		\
	(~(((1<<AW_PID_2071_SADC_EN_BITS_LEN)-1) << AW_PID_2071_SADC_EN_START_BIT))

#define AW_PID_2071_SADC_EN_DISABLE		(0)
#define AW_PID_2071_SADC_EN_DISABLE_VALUE	\
	(AW_PID_2071_SADC_EN_DISABLE << AW_PID_2071_SADC_EN_START_BIT)

#define AW_PID_2071_SADC_EN_ENABLE		(1)
#define AW_PID_2071_SADC_EN_ENABLE_VALUE	\
	(AW_PID_2071_SADC_EN_ENABLE << AW_PID_2071_SADC_EN_START_BIT)

#define AW_PID_2071_SADC_EN_DEFAULT_VALUE	(1)
#define AW_PID_2071_SADC_EN_DEFAULT		\
	(AW_PID_2071_SADC_EN_DEFAULT_VALUE << AW_PID_2071_SADC_EN_START_BIT)

/* ADO_SLMD bit 6 (SADCCTRL 0x6B) */
#define AW_PID_2071_ADO_SLMD_START_BIT	(6)
#define AW_PID_2071_ADO_SLMD_BITS_LEN	(1)
#define AW_PID_2071_ADO_SLMD_MASK		\
	(~(((1<<AW_PID_2071_ADO_SLMD_BITS_LEN)-1) << AW_PID_2071_ADO_SLMD_START_BIT))

#define AW_PID_2071_ADO_SLMD_32			(0)
#define AW_PID_2071_ADO_SLMD_32_VALUE	\
	(AW_PID_2071_ADO_SLMD_32 << AW_PID_2071_ADO_SLMD_START_BIT)

#define AW_PID_2071_ADO_SLMD_64			(1)
#define AW_PID_2071_ADO_SLMD_64_VALUE	\
	(AW_PID_2071_ADO_SLMD_64 << AW_PID_2071_ADO_SLMD_START_BIT)

#define AW_PID_2071_ADO_SLMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADO_SLMD_DEFAULT	\
	(AW_PID_2071_ADO_SLMD_DEFAULT_VALUE << AW_PID_2071_ADO_SLMD_START_BIT)

/* SADC_MDSEL bit 5 (SADCCTRL 0x6B) */
#define AW_PID_2071_SADC_MDSEL_START_BIT	(5)
#define AW_PID_2071_SADC_MDSEL_BITS_LEN	(1)
#define AW_PID_2071_SADC_MDSEL_MASK		\
	(~(((1<<AW_PID_2071_SADC_MDSEL_BITS_LEN)-1) << AW_PID_2071_SADC_MDSEL_START_BIT))

#define AW_PID_2071_SADC_MDSEL_AVERAGE	(0)
#define AW_PID_2071_SADC_MDSEL_AVERAGE_VALUE	\
	(AW_PID_2071_SADC_MDSEL_AVERAGE << AW_PID_2071_SADC_MDSEL_START_BIT)

#define AW_PID_2071_SADC_MDSEL_REALTIME	(1)
#define AW_PID_2071_SADC_MDSEL_REALTIME_VALUE	\
	(AW_PID_2071_SADC_MDSEL_REALTIME << AW_PID_2071_SADC_MDSEL_START_BIT)

#define AW_PID_2071_SADC_MDSEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_SADC_MDSEL_DEFAULT	\
	(AW_PID_2071_SADC_MDSEL_DEFAULT_VALUE << AW_PID_2071_SADC_MDSEL_START_BIT)

/* SADC_CLKSEL bit 4 (SADCCTRL 0x6B) */
#define AW_PID_2071_SADC_CLKSEL_START_BIT	(4)
#define AW_PID_2071_SADC_CLKSEL_BITS_LEN	(1)
#define AW_PID_2071_SADC_CLKSEL_MASK	\
	(~(((1<<AW_PID_2071_SADC_CLKSEL_BITS_LEN)-1) << AW_PID_2071_SADC_CLKSEL_START_BIT))

#define AW_PID_2071_SADC_CLKSEL_64FS	(0)
#define AW_PID_2071_SADC_CLKSEL_64FS_VALUE	\
	(AW_PID_2071_SADC_CLKSEL_64FS << AW_PID_2071_SADC_CLKSEL_START_BIT)

#define AW_PID_2071_SADC_CLKSEL_128FS	(1)
#define AW_PID_2071_SADC_CLKSEL_128FS_VALUE	\
	(AW_PID_2071_SADC_CLKSEL_128FS << AW_PID_2071_SADC_CLKSEL_START_BIT)

#define AW_PID_2071_SADC_CLKSEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_SADC_CLKSEL_DEFAULT	\
	(AW_PID_2071_SADC_CLKSEL_DEFAULT_VALUE << AW_PID_2071_SADC_CLKSEL_START_BIT)

/* CHOP_MDLY bit 3:2 (SADCCTRL 0x6B) */
#define AW_PID_2071_CHOP_MDLY_START_BIT	(2)
#define AW_PID_2071_CHOP_MDLY_BITS_LEN	(2)
#define AW_PID_2071_CHOP_MDLY_MASK		\
	(~(((1<<AW_PID_2071_CHOP_MDLY_BITS_LEN)-1) << AW_PID_2071_CHOP_MDLY_START_BIT))

#define AW_PID_2071_CHOP_MDLY_DEFAULT_VALUE	(1)
#define AW_PID_2071_CHOP_MDLY_DEFAULT	\
	(AW_PID_2071_CHOP_MDLY_DEFAULT_VALUE << AW_PID_2071_CHOP_MDLY_START_BIT)

/* CHOP_LDLY bit 1:0 (SADCCTRL 0x6B) */
#define AW_PID_2071_CHOP_LDLY_START_BIT	(0)
#define AW_PID_2071_CHOP_LDLY_BITS_LEN	(2)
#define AW_PID_2071_CHOP_LDLY_MASK		\
	(~(((1<<AW_PID_2071_CHOP_LDLY_BITS_LEN)-1) << AW_PID_2071_CHOP_LDLY_START_BIT))

#define AW_PID_2071_CHOP_LDLY_2			(0)
#define AW_PID_2071_CHOP_LDLY_2_VALUE	\
	(AW_PID_2071_CHOP_LDLY_2 << AW_PID_2071_CHOP_LDLY_START_BIT)

#define AW_PID_2071_CHOP_LDLY_8			(1)
#define AW_PID_2071_CHOP_LDLY_8_VALUE	\
	(AW_PID_2071_CHOP_LDLY_8 << AW_PID_2071_CHOP_LDLY_START_BIT)

#define AW_PID_2071_CHOP_LDLY_32		(2)
#define AW_PID_2071_CHOP_LDLY_32_VALUE	\
	(AW_PID_2071_CHOP_LDLY_32 << AW_PID_2071_CHOP_LDLY_START_BIT)

#define AW_PID_2071_CHOP_LDLY_128		(3)
#define AW_PID_2071_CHOP_LDLY_128_VALUE	\
	(AW_PID_2071_CHOP_LDLY_128 << AW_PID_2071_CHOP_LDLY_START_BIT)

#define AW_PID_2071_CHOP_LDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_CHOP_LDLY_DEFAULT	\
	(AW_PID_2071_CHOP_LDLY_DEFAULT_VALUE << AW_PID_2071_CHOP_LDLY_START_BIT)

/* default value of SADCCTRL (0x6B) */
/* #define AW_PID_2071_SADCCTRL_DEFAULT		(0x8884) */

/* BSTCTRL8 (0x6C) detail */
/* LINADP_EN bit 15 (BSTCTRL8 0x6C) */
#define AW_PID_2071_LINADP_EN_START_BIT	(15)
#define AW_PID_2071_LINADP_EN_BITS_LEN	(1)
#define AW_PID_2071_LINADP_EN_MASK		\
	(~(((1<<AW_PID_2071_LINADP_EN_BITS_LEN)-1) << AW_PID_2071_LINADP_EN_START_BIT))

#define AW_PID_2071_LINADP_EN_DISABLE	(0)
#define AW_PID_2071_LINADP_EN_DISABLE_VALUE	\
	(AW_PID_2071_LINADP_EN_DISABLE << AW_PID_2071_LINADP_EN_START_BIT)

#define AW_PID_2071_LINADP_EN_ENABLE	(1)
#define AW_PID_2071_LINADP_EN_ENABLE_VALUE	\
	(AW_PID_2071_LINADP_EN_ENABLE << AW_PID_2071_LINADP_EN_START_BIT)

#define AW_PID_2071_LINADP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_LINADP_EN_DEFAULT	\
	(AW_PID_2071_LINADP_EN_DEFAULT_VALUE << AW_PID_2071_LINADP_EN_START_BIT)

/* BST_CLK_PHASE bit 14:13 (BSTCTRL8 0x6C) */
#define AW_PID_2071_BST_CLK_PHASE_START_BIT	(13)
#define AW_PID_2071_BST_CLK_PHASE_BITS_LEN	(2)
#define AW_PID_2071_BST_CLK_PHASE_MASK	\
	(~(((1<<AW_PID_2071_BST_CLK_PHASE_BITS_LEN)-1) << AW_PID_2071_BST_CLK_PHASE_START_BIT))

#define AW_PID_2071_BST_CLK_PHASE_0_DEGREE	(0)
#define AW_PID_2071_BST_CLK_PHASE_0_DEGREE_VALUE	\
	(AW_PID_2071_BST_CLK_PHASE_0_DEGREE << AW_PID_2071_BST_CLK_PHASE_START_BIT)

#define AW_PID_2071_BST_CLK_PHASE_90_DEGREE	(1)
#define AW_PID_2071_BST_CLK_PHASE_90_DEGREE_VALUE	\
	(AW_PID_2071_BST_CLK_PHASE_90_DEGREE << AW_PID_2071_BST_CLK_PHASE_START_BIT)

#define AW_PID_2071_BST_CLK_PHASE_180_DEGREE	(2)
#define AW_PID_2071_BST_CLK_PHASE_180_DEGREE_VALUE	\
	(AW_PID_2071_BST_CLK_PHASE_180_DEGREE << AW_PID_2071_BST_CLK_PHASE_START_BIT)

#define AW_PID_2071_BST_CLK_PHASE_270_DEGREE	(3)
#define AW_PID_2071_BST_CLK_PHASE_270_DEGREE_VALUE	\
	(AW_PID_2071_BST_CLK_PHASE_270_DEGREE << AW_PID_2071_BST_CLK_PHASE_START_BIT)

#define AW_PID_2071_BST_CLK_PHASE_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_CLK_PHASE_DEFAULT	\
	(AW_PID_2071_BST_CLK_PHASE_DEFAULT_VALUE << AW_PID_2071_BST_CLK_PHASE_START_BIT)

/* ADP_FS bit 12 (BSTCTRL8 0x6C) */
#define AW_PID_2071_ADP_FS_START_BIT	(12)
#define AW_PID_2071_ADP_FS_BITS_LEN		(1)
#define AW_PID_2071_ADP_FS_MASK			\
	(~(((1<<AW_PID_2071_ADP_FS_BITS_LEN)-1) << AW_PID_2071_ADP_FS_START_BIT))

#define AW_PID_2071_ADP_FS_96_KHZ		(0)
#define AW_PID_2071_ADP_FS_96_KHZ_VALUE	\
	(AW_PID_2071_ADP_FS_96_KHZ << AW_PID_2071_ADP_FS_START_BIT)

#define AW_PID_2071_ADP_FS_48_KHZ		(1)
#define AW_PID_2071_ADP_FS_48_KHZ_VALUE	\
	(AW_PID_2071_ADP_FS_48_KHZ << AW_PID_2071_ADP_FS_START_BIT)

#define AW_PID_2071_ADP_FS_DEFAULT_VALUE	(1)
#define AW_PID_2071_ADP_FS_DEFAULT		\
	(AW_PID_2071_ADP_FS_DEFAULT_VALUE << AW_PID_2071_ADP_FS_START_BIT)

/* INTP_PPDBG bit 8 (BSTCTRL8 0x6C) */
#define AW_PID_2071_INTP_PPDBG_START_BIT	(8)
#define AW_PID_2071_INTP_PPDBG_BITS_LEN	(1)
#define AW_PID_2071_INTP_PPDBG_MASK		\
	(~(((1<<AW_PID_2071_INTP_PPDBG_BITS_LEN)-1) << AW_PID_2071_INTP_PPDBG_START_BIT))

#define AW_PID_2071_INTP_PPDBG_DISABLE	(0)
#define AW_PID_2071_INTP_PPDBG_DISABLE_VALUE	\
	(AW_PID_2071_INTP_PPDBG_DISABLE << AW_PID_2071_INTP_PPDBG_START_BIT)

#define AW_PID_2071_INTP_PPDBG_ENABLE	(1)
#define AW_PID_2071_INTP_PPDBG_ENABLE_VALUE	\
	(AW_PID_2071_INTP_PPDBG_ENABLE << AW_PID_2071_INTP_PPDBG_START_BIT)

#define AW_PID_2071_INTP_PPDBG_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTP_PPDBG_DEFAULT	\
	(AW_PID_2071_INTP_PPDBG_DEFAULT_VALUE << AW_PID_2071_INTP_PPDBG_START_BIT)

/* INTP_PPDLY bit 7:5 (BSTCTRL8 0x6C) */
#define AW_PID_2071_INTP_PPDLY_START_BIT	(5)
#define AW_PID_2071_INTP_PPDLY_BITS_LEN	(3)
#define AW_PID_2071_INTP_PPDLY_MASK		\
	(~(((1<<AW_PID_2071_INTP_PPDLY_BITS_LEN)-1) << AW_PID_2071_INTP_PPDLY_START_BIT))

#define AW_PID_2071_INTP_PPDLY_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTP_PPDLY_DEFAULT	\
	(AW_PID_2071_INTP_PPDLY_DEFAULT_VALUE << AW_PID_2071_INTP_PPDLY_START_BIT)

/* default value of BSTCTRL8 (0x6C) */
/* #define AW_PID_2071_BSTCTRL8_DEFAULT		(0x1000) */

/* DITHERCFG1 (0x6D) detail */
/* DITHER_MODE bit 9:8 (DITHERCFG1 0x6D) */
#define AW_PID_2071_DITHER_MODE_START_BIT	(8)
#define AW_PID_2071_DITHER_MODE_BITS_LEN	(2)
#define AW_PID_2071_DITHER_MODE_MASK	\
	(~(((1<<AW_PID_2071_DITHER_MODE_BITS_LEN)-1) << AW_PID_2071_DITHER_MODE_START_BIT))

#define AW_PID_2071_DITHER_MODE_RESERVED	(0)
#define AW_PID_2071_DITHER_MODE_RESERVED_VALUE	\
	(AW_PID_2071_DITHER_MODE_RESERVED << AW_PID_2071_DITHER_MODE_START_BIT)

#define AW_PID_2071_DITHER_MODE_DC		(1)
#define AW_PID_2071_DITHER_MODE_DC_VALUE	\
	(AW_PID_2071_DITHER_MODE_DC << AW_PID_2071_DITHER_MODE_START_BIT)

#define AW_PID_2071_DITHER_MODE_SINE	(2)
#define AW_PID_2071_DITHER_MODE_SINE_VALUE	\
	(AW_PID_2071_DITHER_MODE_SINE << AW_PID_2071_DITHER_MODE_START_BIT)

#define AW_PID_2071_DITHER_MODE_DCSINE	(3)
#define AW_PID_2071_DITHER_MODE_DCSINE_VALUE	\
	(AW_PID_2071_DITHER_MODE_DCSINE << AW_PID_2071_DITHER_MODE_START_BIT)

#define AW_PID_2071_DITHER_MODE_DEFAULT_VALUE	(1)
#define AW_PID_2071_DITHER_MODE_DEFAULT	\
	(AW_PID_2071_DITHER_MODE_DEFAULT_VALUE << AW_PID_2071_DITHER_MODE_START_BIT)

/* DITHER_SITE bit 7:6 (DITHERCFG1 0x6D) */
#define AW_PID_2071_DITHER_SITE_START_BIT	(6)
#define AW_PID_2071_DITHER_SITE_BITS_LEN	(2)
#define AW_PID_2071_DITHER_SITE_MASK	\
	(~(((1<<AW_PID_2071_DITHER_SITE_BITS_LEN)-1) << AW_PID_2071_DITHER_SITE_START_BIT))

#define AW_PID_2071_DITHER_SITE_NONE	(0)
#define AW_PID_2071_DITHER_SITE_NONE_VALUE	\
	(AW_PID_2071_DITHER_SITE_NONE << AW_PID_2071_DITHER_SITE_START_BIT)

#define AW_PID_2071_DITHER_SITE_WITH_DSM_DIN	(1)
#define AW_PID_2071_DITHER_SITE_WITH_DSM_DIN_VALUE	\
	(AW_PID_2071_DITHER_SITE_WITH_DSM_DIN << AW_PID_2071_DITHER_SITE_START_BIT)

#define AW_PID_2071_DITHER_SITE_WITH_DSM_QUANT	(2)
#define AW_PID_2071_DITHER_SITE_WITH_DSM_QUANT_VALUE	\
	(AW_PID_2071_DITHER_SITE_WITH_DSM_QUANT << AW_PID_2071_DITHER_SITE_START_BIT)

#define AW_PID_2071_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT	(3)
#define AW_PID_2071_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT_VALUE	\
	(AW_PID_2071_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT << AW_PID_2071_DITHER_SITE_START_BIT)

#define AW_PID_2071_DITHER_SITE_DEFAULT_VALUE	(3)
#define AW_PID_2071_DITHER_SITE_DEFAULT	\
	(AW_PID_2071_DITHER_SITE_DEFAULT_VALUE << AW_PID_2071_DITHER_SITE_START_BIT)

/* SIN_FREQ bit 5:4 (DITHERCFG1 0x6D) */
#define AW_PID_2071_SIN_FREQ_START_BIT	(4)
#define AW_PID_2071_SIN_FREQ_BITS_LEN	(2)
#define AW_PID_2071_SIN_FREQ_MASK		\
	(~(((1<<AW_PID_2071_SIN_FREQ_BITS_LEN)-1) << AW_PID_2071_SIN_FREQ_START_BIT))

#define AW_PID_2071_SIN_FREQ_48K		(0)
#define AW_PID_2071_SIN_FREQ_48K_VALUE	\
	(AW_PID_2071_SIN_FREQ_48K << AW_PID_2071_SIN_FREQ_START_BIT)

#define AW_PID_2071_SIN_FREQ_96K		(1)
#define AW_PID_2071_SIN_FREQ_96K_VALUE	\
	(AW_PID_2071_SIN_FREQ_96K << AW_PID_2071_SIN_FREQ_START_BIT)

#define AW_PID_2071_SIN_FREQ_192K		(2)
#define AW_PID_2071_SIN_FREQ_192K_VALUE	\
	(AW_PID_2071_SIN_FREQ_192K << AW_PID_2071_SIN_FREQ_START_BIT)

#define AW_PID_2071_SIN_FREQ_DEFAULT_VALUE	(0)
#define AW_PID_2071_SIN_FREQ_DEFAULT	\
	(AW_PID_2071_SIN_FREQ_DEFAULT_VALUE << AW_PID_2071_SIN_FREQ_START_BIT)

/* SIN_VOL bit 3:0 (DITHERCFG1 0x6D) */
#define AW_PID_2071_SIN_VOL_START_BIT	(0)
#define AW_PID_2071_SIN_VOL_BITS_LEN	(4)
#define AW_PID_2071_SIN_VOL_MASK		\
	(~(((1<<AW_PID_2071_SIN_VOL_BITS_LEN)-1) << AW_PID_2071_SIN_VOL_START_BIT))

#define AW_PID_2071_SIN_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2071_SIN_VOL_DEFAULT		\
	(AW_PID_2071_SIN_VOL_DEFAULT_VALUE << AW_PID_2071_SIN_VOL_START_BIT)

/* default value of DITHERCFG1 (0x6D) */
/* #define AW_PID_2071_DITHERCFG1_DEFAULT		(0x01C0) */

/* TESTCTRL1 (0x70) detail */
/* PWM_FRC bit 12:11 (TESTCTRL1 0x70) */
#define AW_PID_2071_PWM_FRC_START_BIT	(11)
#define AW_PID_2071_PWM_FRC_BITS_LEN	(2)
#define AW_PID_2071_PWM_FRC_MASK		\
	(~(((1<<AW_PID_2071_PWM_FRC_BITS_LEN)-1) << AW_PID_2071_PWM_FRC_START_BIT))

#define AW_PID_2071_PWM_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_FRC_DEFAULT		\
	(AW_PID_2071_PWM_FRC_DEFAULT_VALUE << AW_PID_2071_PWM_FRC_START_BIT)

/* PWM_FRCE bit 10 (TESTCTRL1 0x70) */
#define AW_PID_2071_PWM_FRCE_START_BIT	(10)
#define AW_PID_2071_PWM_FRCE_BITS_LEN	(1)
#define AW_PID_2071_PWM_FRCE_MASK		\
	(~(((1<<AW_PID_2071_PWM_FRCE_BITS_LEN)-1) << AW_PID_2071_PWM_FRCE_START_BIT))

#define AW_PID_2071_PWM_FRCE_NORMAL		(0)
#define AW_PID_2071_PWM_FRCE_NORMAL_VALUE	\
	(AW_PID_2071_PWM_FRCE_NORMAL << AW_PID_2071_PWM_FRCE_START_BIT)

#define AW_PID_2071_PWM_FRCE_FORCED		(1)
#define AW_PID_2071_PWM_FRCE_FORCED_VALUE	\
	(AW_PID_2071_PWM_FRCE_FORCED << AW_PID_2071_PWM_FRCE_START_BIT)

#define AW_PID_2071_PWM_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_FRCE_DEFAULT	\
	(AW_PID_2071_PWM_FRCE_DEFAULT_VALUE << AW_PID_2071_PWM_FRCE_START_BIT)

/* EN_INTN bit 9 (TESTCTRL1 0x70) */
#define AW_PID_2071_EN_INTN_START_BIT	(9)
#define AW_PID_2071_EN_INTN_BITS_LEN	(1)
#define AW_PID_2071_EN_INTN_MASK		\
	(~(((1<<AW_PID_2071_EN_INTN_BITS_LEN)-1) << AW_PID_2071_EN_INTN_START_BIT))

#define AW_PID_2071_EN_INTN_DISABLE		(0)
#define AW_PID_2071_EN_INTN_DISABLE_VALUE	\
	(AW_PID_2071_EN_INTN_DISABLE << AW_PID_2071_EN_INTN_START_BIT)

#define AW_PID_2071_EN_INTN_ENABLE		(1)
#define AW_PID_2071_EN_INTN_ENABLE_VALUE	\
	(AW_PID_2071_EN_INTN_ENABLE << AW_PID_2071_EN_INTN_START_BIT)

#define AW_PID_2071_EN_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_INTN_DEFAULT		\
	(AW_PID_2071_EN_INTN_DEFAULT_VALUE << AW_PID_2071_EN_INTN_START_BIT)

/* EF_TRIM_SRC bit 8 (TESTCTRL1 0x70) */
#define AW_PID_2071_EF_TRIM_SRC_START_BIT	(8)
#define AW_PID_2071_EF_TRIM_SRC_BITS_LEN	(1)
#define AW_PID_2071_EF_TRIM_SRC_MASK	\
	(~(((1<<AW_PID_2071_EF_TRIM_SRC_BITS_LEN)-1) << AW_PID_2071_EF_TRIM_SRC_START_BIT))

#define AW_PID_2071_EF_TRIM_SRC_EFUSE	(0)
#define AW_PID_2071_EF_TRIM_SRC_EFUSE_VALUE	\
	(AW_PID_2071_EF_TRIM_SRC_EFUSE << AW_PID_2071_EF_TRIM_SRC_START_BIT)

#define AW_PID_2071_EF_TRIM_SRC_I2C		(1)
#define AW_PID_2071_EF_TRIM_SRC_I2C_VALUE	\
	(AW_PID_2071_EF_TRIM_SRC_I2C << AW_PID_2071_EF_TRIM_SRC_START_BIT)

#define AW_PID_2071_EF_TRIM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_TRIM_SRC_DEFAULT	\
	(AW_PID_2071_EF_TRIM_SRC_DEFAULT_VALUE << AW_PID_2071_EF_TRIM_SRC_START_BIT)

/* PWM_DBG bit 7 (TESTCTRL1 0x70) */
#define AW_PID_2071_PWM_DBG_START_BIT	(7)
#define AW_PID_2071_PWM_DBG_BITS_LEN	(1)
#define AW_PID_2071_PWM_DBG_MASK		\
	(~(((1<<AW_PID_2071_PWM_DBG_BITS_LEN)-1) << AW_PID_2071_PWM_DBG_START_BIT))

#define AW_PID_2071_PWM_DBG_DISABLE		(0)
#define AW_PID_2071_PWM_DBG_DISABLE_VALUE	\
	(AW_PID_2071_PWM_DBG_DISABLE << AW_PID_2071_PWM_DBG_START_BIT)

#define AW_PID_2071_PWM_DBG_ENABLE		(1)
#define AW_PID_2071_PWM_DBG_ENABLE_VALUE	\
	(AW_PID_2071_PWM_DBG_ENABLE << AW_PID_2071_PWM_DBG_START_BIT)

#define AW_PID_2071_PWM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2071_PWM_DBG_DEFAULT		\
	(AW_PID_2071_PWM_DBG_DEFAULT_VALUE << AW_PID_2071_PWM_DBG_START_BIT)

/* EN_SDO bit 6 (TESTCTRL1 0x70) */
#define AW_PID_2071_EN_SDO_START_BIT	(6)
#define AW_PID_2071_EN_SDO_BITS_LEN		(1)
#define AW_PID_2071_EN_SDO_MASK			\
	(~(((1<<AW_PID_2071_EN_SDO_BITS_LEN)-1) << AW_PID_2071_EN_SDO_START_BIT))

#define AW_PID_2071_EN_SDO_I2S			(0)
#define AW_PID_2071_EN_SDO_I2S_VALUE	\
	(AW_PID_2071_EN_SDO_I2S << AW_PID_2071_EN_SDO_START_BIT)

#define AW_PID_2071_EN_SDO_TEST			(1)
#define AW_PID_2071_EN_SDO_TEST_VALUE	\
	(AW_PID_2071_EN_SDO_TEST << AW_PID_2071_EN_SDO_START_BIT)

#define AW_PID_2071_EN_SDO_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_SDO_DEFAULT		\
	(AW_PID_2071_EN_SDO_DEFAULT_VALUE << AW_PID_2071_EN_SDO_START_BIT)

/* BYP_SPL_PT bit 5 (TESTCTRL1 0x70) */
#define AW_PID_2071_BYP_SPL_PT_START_BIT	(5)
#define AW_PID_2071_BYP_SPL_PT_BITS_LEN	(1)
#define AW_PID_2071_BYP_SPL_PT_MASK		\
	(~(((1<<AW_PID_2071_BYP_SPL_PT_BITS_LEN)-1) << AW_PID_2071_BYP_SPL_PT_START_BIT))

#define AW_PID_2071_BYP_SPL_PT_DISABLE	(0)
#define AW_PID_2071_BYP_SPL_PT_DISABLE_VALUE	\
	(AW_PID_2071_BYP_SPL_PT_DISABLE << AW_PID_2071_BYP_SPL_PT_START_BIT)

#define AW_PID_2071_BYP_SPL_PT_ENABLE	(1)
#define AW_PID_2071_BYP_SPL_PT_ENABLE_VALUE	\
	(AW_PID_2071_BYP_SPL_PT_ENABLE << AW_PID_2071_BYP_SPL_PT_START_BIT)

#define AW_PID_2071_BYP_SPL_PT_DEFAULT_VALUE	(0)
#define AW_PID_2071_BYP_SPL_PT_DEFAULT	\
	(AW_PID_2071_BYP_SPL_PT_DEFAULT_VALUE << AW_PID_2071_BYP_SPL_PT_START_BIT)

/* SADC_TEST bit 4 (TESTCTRL1 0x70) */
#define AW_PID_2071_SADC_TEST_START_BIT	(4)
#define AW_PID_2071_SADC_TEST_BITS_LEN	(1)
#define AW_PID_2071_SADC_TEST_MASK		\
	(~(((1<<AW_PID_2071_SADC_TEST_BITS_LEN)-1) << AW_PID_2071_SADC_TEST_START_BIT))

#define AW_PID_2071_SADC_TEST_DISABLE	(0)
#define AW_PID_2071_SADC_TEST_DISABLE_VALUE	\
	(AW_PID_2071_SADC_TEST_DISABLE << AW_PID_2071_SADC_TEST_START_BIT)

#define AW_PID_2071_SADC_TEST_ENABLE	(1)
#define AW_PID_2071_SADC_TEST_ENABLE_VALUE	\
	(AW_PID_2071_SADC_TEST_ENABLE << AW_PID_2071_SADC_TEST_START_BIT)

#define AW_PID_2071_SADC_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2071_SADC_TEST_DEFAULT	\
	(AW_PID_2071_SADC_TEST_DEFAULT_VALUE << AW_PID_2071_SADC_TEST_START_BIT)

/* EN_TEST3_O bit 3 (TESTCTRL1 0x70) */
#define AW_PID_2071_EN_TEST3_O_START_BIT	(3)
#define AW_PID_2071_EN_TEST3_O_BITS_LEN	(1)
#define AW_PID_2071_EN_TEST3_O_MASK		\
	(~(((1<<AW_PID_2071_EN_TEST3_O_BITS_LEN)-1) << AW_PID_2071_EN_TEST3_O_START_BIT))

#define AW_PID_2071_EN_TEST3_O_DISABLE	(0)
#define AW_PID_2071_EN_TEST3_O_DISABLE_VALUE	\
	(AW_PID_2071_EN_TEST3_O_DISABLE << AW_PID_2071_EN_TEST3_O_START_BIT)

#define AW_PID_2071_EN_TEST3_O_ENABLE	(1)
#define AW_PID_2071_EN_TEST3_O_ENABLE_VALUE	\
	(AW_PID_2071_EN_TEST3_O_ENABLE << AW_PID_2071_EN_TEST3_O_START_BIT)

#define AW_PID_2071_EN_TEST3_O_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_TEST3_O_DEFAULT	\
	(AW_PID_2071_EN_TEST3_O_DEFAULT_VALUE << AW_PID_2071_EN_TEST3_O_START_BIT)

/* SEL_IV bit 2 (TESTCTRL1 0x70) */
#define AW_PID_2071_SEL_IV_START_BIT	(2)
#define AW_PID_2071_SEL_IV_BITS_LEN		(1)
#define AW_PID_2071_SEL_IV_MASK			\
	(~(((1<<AW_PID_2071_SEL_IV_BITS_LEN)-1) << AW_PID_2071_SEL_IV_START_BIT))

#define AW_PID_2071_SEL_IV_ISENSE_DATA	(0)
#define AW_PID_2071_SEL_IV_ISENSE_DATA_VALUE	\
	(AW_PID_2071_SEL_IV_ISENSE_DATA << AW_PID_2071_SEL_IV_START_BIT)

#define AW_PID_2071_SEL_IV_VSENSE_DATA	(1)
#define AW_PID_2071_SEL_IV_VSENSE_DATA_VALUE	\
	(AW_PID_2071_SEL_IV_VSENSE_DATA << AW_PID_2071_SEL_IV_START_BIT)

#define AW_PID_2071_SEL_IV_DEFAULT_VALUE	(0)
#define AW_PID_2071_SEL_IV_DEFAULT		\
	(AW_PID_2071_SEL_IV_DEFAULT_VALUE << AW_PID_2071_SEL_IV_START_BIT)

/* default value of TESTCTRL1 (0x70) */
/* #define AW_PID_2071_TESTCTRL1_DEFAULT		(0x0000) */

/* TESTCTRL2 (0x71) detail */
/* TEST_ANA bit 15:11 (TESTCTRL2 0x71) */
#define AW_PID_2071_TEST_ANA_START_BIT	(11)
#define AW_PID_2071_TEST_ANA_BITS_LEN	(5)
#define AW_PID_2071_TEST_ANA_MASK		\
	(~(((1<<AW_PID_2071_TEST_ANA_BITS_LEN)-1) << AW_PID_2071_TEST_ANA_START_BIT))

#define AW_PID_2071_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_ANA_DEFAULT	\
	(AW_PID_2071_TEST_ANA_DEFAULT_VALUE << AW_PID_2071_TEST_ANA_START_BIT)

/* SWT_OS_VFL bit 10 (TESTCTRL2 0x71) */
#define AW_PID_2071_SWT_OS_VFL_START_BIT	(10)
#define AW_PID_2071_SWT_OS_VFL_BITS_LEN	(1)
#define AW_PID_2071_SWT_OS_VFL_MASK		\
	(~(((1<<AW_PID_2071_SWT_OS_VFL_BITS_LEN)-1) << AW_PID_2071_SWT_OS_VFL_START_BIT))

#define AW_PID_2071_SWT_OS_VFL_ISENSE_EFUSE_TRIM_DATA	(0)
#define AW_PID_2071_SWT_OS_VFL_ISENSE_EFUSE_TRIM_DATA_VALUE	\
	(AW_PID_2071_SWT_OS_VFL_ISENSE_EFUSE_TRIM_DATA << AW_PID_2071_SWT_OS_VFL_START_BIT)

#define AW_PID_2071_SWT_OS_VFL_VSENSE_FILTER_TRIM_DATA_THEN_VSENSE_FILTER_TRIMED_BY_0	(1)
#define AW_PID_2071_SWT_OS_VFL_VSENSE_FILTER_TRIM_DATA_THEN_VSENSE_FILTER_TRIMED_BY_0_VALUE	\
	(AW_PID_2071_SWT_OS_VFL_VSENSE_FILTER_TRIM_DATA_THEN_VSENSE_FILTER_TRIMED_BY_0 << AW_PID_2071_SWT_OS_VFL_START_BIT)

#define AW_PID_2071_SWT_OS_VFL_DEFAULT_VALUE	(0)
#define AW_PID_2071_SWT_OS_VFL_DEFAULT	\
	(AW_PID_2071_SWT_OS_VFL_DEFAULT_VALUE << AW_PID_2071_SWT_OS_VFL_START_BIT)

/* EN_TEST_ANA bit 9 (TESTCTRL2 0x71) */
#define AW_PID_2071_EN_TEST_ANA_START_BIT	(9)
#define AW_PID_2071_EN_TEST_ANA_BITS_LEN	(1)
#define AW_PID_2071_EN_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2071_EN_TEST_ANA_BITS_LEN)-1) << AW_PID_2071_EN_TEST_ANA_START_BIT))

#define AW_PID_2071_EN_TEST_ANA_DISABLE	(0)
#define AW_PID_2071_EN_TEST_ANA_DISABLE_VALUE	\
	(AW_PID_2071_EN_TEST_ANA_DISABLE << AW_PID_2071_EN_TEST_ANA_START_BIT)

#define AW_PID_2071_EN_TEST_ANA_ENABLE	(1)
#define AW_PID_2071_EN_TEST_ANA_ENABLE_VALUE	\
	(AW_PID_2071_EN_TEST_ANA_ENABLE << AW_PID_2071_EN_TEST_ANA_START_BIT)

#define AW_PID_2071_EN_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2071_EN_TEST_ANA_DEFAULT	\
	(AW_PID_2071_EN_TEST_ANA_DEFAULT_VALUE << AW_PID_2071_EN_TEST_ANA_START_BIT)

/* PLL_DFT bit 8 (TESTCTRL2 0x71) */
#define AW_PID_2071_PLL_DFT_START_BIT	(8)
#define AW_PID_2071_PLL_DFT_BITS_LEN	(1)
#define AW_PID_2071_PLL_DFT_MASK		\
	(~(((1<<AW_PID_2071_PLL_DFT_BITS_LEN)-1) << AW_PID_2071_PLL_DFT_START_BIT))

#define AW_PID_2071_PLL_DFT_DISABLE		(0)
#define AW_PID_2071_PLL_DFT_DISABLE_VALUE	\
	(AW_PID_2071_PLL_DFT_DISABLE << AW_PID_2071_PLL_DFT_START_BIT)

#define AW_PID_2071_PLL_DFT_ENABLE		(1)
#define AW_PID_2071_PLL_DFT_ENABLE_VALUE	\
	(AW_PID_2071_PLL_DFT_ENABLE << AW_PID_2071_PLL_DFT_START_BIT)

#define AW_PID_2071_PLL_DFT_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLL_DFT_DEFAULT		\
	(AW_PID_2071_PLL_DFT_DEFAULT_VALUE << AW_PID_2071_PLL_DFT_START_BIT)

/* PLL_DFO_SEL bit 6 (TESTCTRL2 0x71) */
#define AW_PID_2071_PLL_DFO_SEL_START_BIT	(6)
#define AW_PID_2071_PLL_DFO_SEL_BITS_LEN	(1)
#define AW_PID_2071_PLL_DFO_SEL_MASK	\
	(~(((1<<AW_PID_2071_PLL_DFO_SEL_BITS_LEN)-1) << AW_PID_2071_PLL_DFO_SEL_START_BIT))

#define AW_PID_2071_PLL_DFO_SEL_32		(0)
#define AW_PID_2071_PLL_DFO_SEL_32_VALUE	\
	(AW_PID_2071_PLL_DFO_SEL_32 << AW_PID_2071_PLL_DFO_SEL_START_BIT)

#define AW_PID_2071_PLL_DFO_SEL_8		(1)
#define AW_PID_2071_PLL_DFO_SEL_8_VALUE	\
	(AW_PID_2071_PLL_DFO_SEL_8 << AW_PID_2071_PLL_DFO_SEL_START_BIT)

#define AW_PID_2071_PLL_DFO_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_PLL_DFO_SEL_DEFAULT	\
	(AW_PID_2071_PLL_DFO_SEL_DEFAULT_VALUE << AW_PID_2071_PLL_DFO_SEL_START_BIT)

/* PA_FORCE bit 5 (TESTCTRL2 0x71) */
#define AW_PID_2071_PA_FORCE_START_BIT	(5)
#define AW_PID_2071_PA_FORCE_BITS_LEN	(1)
#define AW_PID_2071_PA_FORCE_MASK		\
	(~(((1<<AW_PID_2071_PA_FORCE_BITS_LEN)-1) << AW_PID_2071_PA_FORCE_START_BIT))

#define AW_PID_2071_PA_FORCE_DISABLE	(0)
#define AW_PID_2071_PA_FORCE_DISABLE_VALUE	\
	(AW_PID_2071_PA_FORCE_DISABLE << AW_PID_2071_PA_FORCE_START_BIT)

#define AW_PID_2071_PA_FORCE_ENABLE		(1)
#define AW_PID_2071_PA_FORCE_ENABLE_VALUE	\
	(AW_PID_2071_PA_FORCE_ENABLE << AW_PID_2071_PA_FORCE_START_BIT)

#define AW_PID_2071_PA_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_PA_FORCE_DEFAULT	\
	(AW_PID_2071_PA_FORCE_DEFAULT_VALUE << AW_PID_2071_PA_FORCE_START_BIT)

/* BST_FORCE bit 4 (TESTCTRL2 0x71) */
#define AW_PID_2071_BST_FORCE_START_BIT	(4)
#define AW_PID_2071_BST_FORCE_BITS_LEN	(1)
#define AW_PID_2071_BST_FORCE_MASK		\
	(~(((1<<AW_PID_2071_BST_FORCE_BITS_LEN)-1) << AW_PID_2071_BST_FORCE_START_BIT))

#define AW_PID_2071_BST_FORCE_DISABLE	(0)
#define AW_PID_2071_BST_FORCE_DISABLE_VALUE	\
	(AW_PID_2071_BST_FORCE_DISABLE << AW_PID_2071_BST_FORCE_START_BIT)

#define AW_PID_2071_BST_FORCE_ENABLE	(1)
#define AW_PID_2071_BST_FORCE_ENABLE_VALUE	\
	(AW_PID_2071_BST_FORCE_ENABLE << AW_PID_2071_BST_FORCE_START_BIT)

#define AW_PID_2071_BST_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_FORCE_DEFAULT	\
	(AW_PID_2071_BST_FORCE_DEFAULT_VALUE << AW_PID_2071_BST_FORCE_START_BIT)

/* TEST_A_MUX bit 3 (TESTCTRL2 0x71) */
#define AW_PID_2071_TEST_A_MUX_START_BIT	(3)
#define AW_PID_2071_TEST_A_MUX_BITS_LEN	(1)
#define AW_PID_2071_TEST_A_MUX_MASK		\
	(~(((1<<AW_PID_2071_TEST_A_MUX_BITS_LEN)-1) << AW_PID_2071_TEST_A_MUX_START_BIT))

#define AW_PID_2071_TEST_A_MUX_NORMAL	(0)
#define AW_PID_2071_TEST_A_MUX_NORMAL_VALUE	\
	(AW_PID_2071_TEST_A_MUX_NORMAL << AW_PID_2071_TEST_A_MUX_START_BIT)

#define AW_PID_2071_TEST_A_MUX_BYPASS_ANA	(1)
#define AW_PID_2071_TEST_A_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2071_TEST_A_MUX_BYPASS_ANA << AW_PID_2071_TEST_A_MUX_START_BIT)

#define AW_PID_2071_TEST_A_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_A_MUX_DEFAULT	\
	(AW_PID_2071_TEST_A_MUX_DEFAULT_VALUE << AW_PID_2071_TEST_A_MUX_START_BIT)

/* TEST_D_MUX bit 2 (TESTCTRL2 0x71) */
#define AW_PID_2071_TEST_D_MUX_START_BIT	(2)
#define AW_PID_2071_TEST_D_MUX_BITS_LEN	(1)
#define AW_PID_2071_TEST_D_MUX_MASK		\
	(~(((1<<AW_PID_2071_TEST_D_MUX_BITS_LEN)-1) << AW_PID_2071_TEST_D_MUX_START_BIT))

#define AW_PID_2071_TEST_D_MUX_NORMAL	(0)
#define AW_PID_2071_TEST_D_MUX_NORMAL_VALUE	\
	(AW_PID_2071_TEST_D_MUX_NORMAL << AW_PID_2071_TEST_D_MUX_START_BIT)

#define AW_PID_2071_TEST_D_MUX_BYPASS_ANA	(1)
#define AW_PID_2071_TEST_D_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2071_TEST_D_MUX_BYPASS_ANA << AW_PID_2071_TEST_D_MUX_START_BIT)

#define AW_PID_2071_TEST_D_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_D_MUX_DEFAULT	\
	(AW_PID_2071_TEST_D_MUX_DEFAULT_VALUE << AW_PID_2071_TEST_D_MUX_START_BIT)

/* BST_RON_TEST bit 1 (TESTCTRL2 0x71) */
#define AW_PID_2071_BST_RON_TEST_START_BIT	(1)
#define AW_PID_2071_BST_RON_TEST_BITS_LEN	(1)
#define AW_PID_2071_BST_RON_TEST_MASK	\
	(~(((1<<AW_PID_2071_BST_RON_TEST_BITS_LEN)-1) << AW_PID_2071_BST_RON_TEST_START_BIT))

#define AW_PID_2071_BST_RON_TEST_NORMAL	(0)
#define AW_PID_2071_BST_RON_TEST_NORMAL_VALUE	\
	(AW_PID_2071_BST_RON_TEST_NORMAL << AW_PID_2071_BST_RON_TEST_START_BIT)

#define AW_PID_2071_BST_RON_TEST_TEST	(1)
#define AW_PID_2071_BST_RON_TEST_TEST_VALUE	\
	(AW_PID_2071_BST_RON_TEST_TEST << AW_PID_2071_BST_RON_TEST_START_BIT)

#define AW_PID_2071_BST_RON_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2071_BST_RON_TEST_DEFAULT	\
	(AW_PID_2071_BST_RON_TEST_DEFAULT_VALUE << AW_PID_2071_BST_RON_TEST_START_BIT)

/* LN_RTEST bit 0 (TESTCTRL2 0x71) */
#define AW_PID_2071_LN_RTEST_START_BIT	(0)
#define AW_PID_2071_LN_RTEST_BITS_LEN	(1)
#define AW_PID_2071_LN_RTEST_MASK		\
	(~(((1<<AW_PID_2071_LN_RTEST_BITS_LEN)-1) << AW_PID_2071_LN_RTEST_START_BIT))

#define AW_PID_2071_LN_RTEST_HIGHMINUS_SIDE	(0)
#define AW_PID_2071_LN_RTEST_HIGHMINUS_SIDE_VALUE	\
	(AW_PID_2071_LN_RTEST_HIGHMINUS_SIDE << AW_PID_2071_LN_RTEST_START_BIT)

#define AW_PID_2071_LN_RTEST_LOWMINUS_SIDE	(1)
#define AW_PID_2071_LN_RTEST_LOWMINUS_SIDE_VALUE	\
	(AW_PID_2071_LN_RTEST_LOWMINUS_SIDE << AW_PID_2071_LN_RTEST_START_BIT)

#define AW_PID_2071_LN_RTEST_DEFAULT_VALUE	(0)
#define AW_PID_2071_LN_RTEST_DEFAULT	\
	(AW_PID_2071_LN_RTEST_DEFAULT_VALUE << AW_PID_2071_LN_RTEST_START_BIT)

/* default value of TESTCTRL2 (0x71) */
/* #define AW_PID_2071_TESTCTRL2_DEFAULT		(0x0040) */

/* EFCTRL1 (0x72) detail */
/* WR_WIDTH bit 15:8 (EFCTRL1 0x72) */
#define AW_PID_2071_WR_WIDTH_START_BIT	(8)
#define AW_PID_2071_WR_WIDTH_BITS_LEN	(8)
#define AW_PID_2071_WR_WIDTH_MASK		\
	(~(((1<<AW_PID_2071_WR_WIDTH_BITS_LEN)-1) << AW_PID_2071_WR_WIDTH_START_BIT))

#define AW_PID_2071_WR_WIDTH_DEFAULT_VALUE	(0x3C)
#define AW_PID_2071_WR_WIDTH_DEFAULT	\
	(AW_PID_2071_WR_WIDTH_DEFAULT_VALUE << AW_PID_2071_WR_WIDTH_START_BIT)

/* RD_WIDTH bit 7:0 (EFCTRL1 0x72) */
#define AW_PID_2071_RD_WIDTH_START_BIT	(0)
#define AW_PID_2071_RD_WIDTH_BITS_LEN	(8)
#define AW_PID_2071_RD_WIDTH_MASK		\
	(~(((1<<AW_PID_2071_RD_WIDTH_BITS_LEN)-1) << AW_PID_2071_RD_WIDTH_START_BIT))

#define AW_PID_2071_RD_WIDTH_DEFAULT_VALUE	(0x04)
#define AW_PID_2071_RD_WIDTH_DEFAULT	\
	(AW_PID_2071_RD_WIDTH_DEFAULT_VALUE << AW_PID_2071_RD_WIDTH_START_BIT)

/* default value of EFCTRL1 (0x72) */
/* #define AW_PID_2071_EFCTRL1_DEFAULT		(0x3C04) */

/* EFCTRL2 (0x73) detail */
/* EFRST bit 11 (EFCTRL2 0x73) */
#define AW_PID_2071_EFRST_START_BIT		(11)
#define AW_PID_2071_EFRST_BITS_LEN		(1)
#define AW_PID_2071_EFRST_MASK			\
	(~(((1<<AW_PID_2071_EFRST_BITS_LEN)-1) << AW_PID_2071_EFRST_START_BIT))

#define AW_PID_2071_EFRST_DISABLE		(0)
#define AW_PID_2071_EFRST_DISABLE_VALUE	\
	(AW_PID_2071_EFRST_DISABLE << AW_PID_2071_EFRST_START_BIT)

#define AW_PID_2071_EFRST_ENABLE		(1)
#define AW_PID_2071_EFRST_ENABLE_VALUE	\
	(AW_PID_2071_EFRST_ENABLE << AW_PID_2071_EFRST_START_BIT)

#define AW_PID_2071_EFRST_DEFAULT_VALUE	(0)
#define AW_PID_2071_EFRST_DEFAULT		\
	(AW_PID_2071_EFRST_DEFAULT_VALUE << AW_PID_2071_EFRST_START_BIT)

/* OSC_EN bit 10 (EFCTRL2 0x73) */
#define AW_PID_2071_OSC_EN_START_BIT	(10)
#define AW_PID_2071_OSC_EN_BITS_LEN		(1)
#define AW_PID_2071_OSC_EN_MASK			\
	(~(((1<<AW_PID_2071_OSC_EN_BITS_LEN)-1) << AW_PID_2071_OSC_EN_START_BIT))

#define AW_PID_2071_OSC_EN_DISABLE		(0)
#define AW_PID_2071_OSC_EN_DISABLE_VALUE	\
	(AW_PID_2071_OSC_EN_DISABLE << AW_PID_2071_OSC_EN_START_BIT)

#define AW_PID_2071_OSC_EN_ENABLE		(1)
#define AW_PID_2071_OSC_EN_ENABLE_VALUE	\
	(AW_PID_2071_OSC_EN_ENABLE << AW_PID_2071_OSC_EN_START_BIT)

#define AW_PID_2071_OSC_EN_DEFAULT_VALUE	(0)
#define AW_PID_2071_OSC_EN_DEFAULT		\
	(AW_PID_2071_OSC_EN_DEFAULT_VALUE << AW_PID_2071_OSC_EN_START_BIT)

/* EF_WR bit 9 (EFCTRL2 0x73) */
#define AW_PID_2071_EF_WR_START_BIT		(9)
#define AW_PID_2071_EF_WR_BITS_LEN		(1)
#define AW_PID_2071_EF_WR_MASK			\
	(~(((1<<AW_PID_2071_EF_WR_BITS_LEN)-1) << AW_PID_2071_EF_WR_START_BIT))

#define AW_PID_2071_EF_WR_READ			(0)
#define AW_PID_2071_EF_WR_READ_VALUE	\
	(AW_PID_2071_EF_WR_READ << AW_PID_2071_EF_WR_START_BIT)

#define AW_PID_2071_EF_WR_WRITE			(1)
#define AW_PID_2071_EF_WR_WRITE_VALUE	\
	(AW_PID_2071_EF_WR_WRITE << AW_PID_2071_EF_WR_START_BIT)

#define AW_PID_2071_EF_WR_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_WR_DEFAULT		\
	(AW_PID_2071_EF_WR_DEFAULT_VALUE << AW_PID_2071_EF_WR_START_BIT)

/* EF_START bit 8 (EFCTRL2 0x73) */
#define AW_PID_2071_EF_START_START_BIT	(8)
#define AW_PID_2071_EF_START_BITS_LEN	(1)
#define AW_PID_2071_EF_START_MASK		\
	(~(((1<<AW_PID_2071_EF_START_BITS_LEN)-1) << AW_PID_2071_EF_START_START_BIT))

#define AW_PID_2071_EF_START_STANDBY	(0)
#define AW_PID_2071_EF_START_STANDBY_VALUE	\
	(AW_PID_2071_EF_START_STANDBY << AW_PID_2071_EF_START_START_BIT)

#define AW_PID_2071_EF_START_START		(1)
#define AW_PID_2071_EF_START_START_VALUE	\
	(AW_PID_2071_EF_START_START << AW_PID_2071_EF_START_START_BIT)

#define AW_PID_2071_EF_START_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_START_DEFAULT	\
	(AW_PID_2071_EF_START_DEFAULT_VALUE << AW_PID_2071_EF_START_START_BIT)

/* EF_DLY bit 7:0 (EFCTRL2 0x73) */
#define AW_PID_2071_EF_DLY_START_BIT	(0)
#define AW_PID_2071_EF_DLY_BITS_LEN		(8)
#define AW_PID_2071_EF_DLY_MASK			\
	(~(((1<<AW_PID_2071_EF_DLY_BITS_LEN)-1) << AW_PID_2071_EF_DLY_START_BIT))

#define AW_PID_2071_EF_DLY_DEFAULT_VALUE	(0x10)
#define AW_PID_2071_EF_DLY_DEFAULT		\
	(AW_PID_2071_EF_DLY_DEFAULT_VALUE << AW_PID_2071_EF_DLY_START_BIT)

/* default value of EFCTRL2 (0x73) */
/* #define AW_PID_2071_EFCTRL2_DEFAULT		(0x0010) */

/* EFWH (0x74) detail */
/* LOCK_TRIM bit 15 (EFWH 0x74) */
#define AW_PID_2071_LOCK_TRIM_START_BIT	(15)
#define AW_PID_2071_LOCK_TRIM_BITS_LEN	(1)
#define AW_PID_2071_LOCK_TRIM_MASK		\
	(~(((1<<AW_PID_2071_LOCK_TRIM_BITS_LEN)-1) << AW_PID_2071_LOCK_TRIM_START_BIT))

#define AW_PID_2071_LOCK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_LOCK_TRIM_DEFAULT	\
	(AW_PID_2071_LOCK_TRIM_DEFAULT_VALUE << AW_PID_2071_LOCK_TRIM_START_BIT)

/* VSN_OFFSET_TRIM bit 14:10 (EFWH 0x74) */
#define AW_PID_2071_VSN_OFFSET_TRIM_START_BIT	(10)
#define AW_PID_2071_VSN_OFFSET_TRIM_BITS_LEN	(5)
#define AW_PID_2071_VSN_OFFSET_TRIM_MASK	\
	(~(((1<<AW_PID_2071_VSN_OFFSET_TRIM_BITS_LEN)-1) << AW_PID_2071_VSN_OFFSET_TRIM_START_BIT))

#define AW_PID_2071_VSN_OFFSET_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSN_OFFSET_TRIM_DEFAULT	\
	(AW_PID_2071_VSN_OFFSET_TRIM_DEFAULT_VALUE << AW_PID_2071_VSN_OFFSET_TRIM_START_BIT)

/* VSN_GESLP_TRIM bit 9:0 (EFWH 0x74) */
#define AW_PID_2071_VSN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2071_VSN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2071_VSN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2071_VSN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2071_VSN_GESLP_TRIM_START_BIT))

#define AW_PID_2071_VSN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2071_VSN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2071_VSN_GESLP_TRIM_START_BIT)

/* default value of EFWH (0x74) */
/* #define AW_PID_2071_EFWH_DEFAULT		(0x0000) */

/* EFWM2 (0x75) detail */
/* SD_TRIM_IFL_TRIM bit 15:10 (EFWM2 0x75) */
#define AW_PID_2071_SD_TRIM_IFL_TRIM_START_BIT	(10)
#define AW_PID_2071_SD_TRIM_IFL_TRIM_BITS_LEN	(6)
#define AW_PID_2071_SD_TRIM_IFL_TRIM_MASK	\
	(~(((1<<AW_PID_2071_SD_TRIM_IFL_TRIM_BITS_LEN)-1) << AW_PID_2071_SD_TRIM_IFL_TRIM_START_BIT))

#define AW_PID_2071_SD_TRIM_IFL_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_SD_TRIM_IFL_TRIM_DEFAULT	\
	(AW_PID_2071_SD_TRIM_IFL_TRIM_DEFAULT_VALUE << AW_PID_2071_SD_TRIM_IFL_TRIM_START_BIT)

/* VSN_FLTMIS_TRIM bit 9:5 (EFWM2 0x75) */
#define AW_PID_2071_VSN_FLTMIS_TRIM_START_BIT	(5)
#define AW_PID_2071_VSN_FLTMIS_TRIM_BITS_LEN	(5)
#define AW_PID_2071_VSN_FLTMIS_TRIM_MASK	\
	(~(((1<<AW_PID_2071_VSN_FLTMIS_TRIM_BITS_LEN)-1) << AW_PID_2071_VSN_FLTMIS_TRIM_START_BIT))

#define AW_PID_2071_VSN_FLTMIS_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSN_FLTMIS_TRIM_DEFAULT	\
	(AW_PID_2071_VSN_FLTMIS_TRIM_DEFAULT_VALUE << AW_PID_2071_VSN_FLTMIS_TRIM_START_BIT)

/* VSN_FLTOS_TRIM bit 4:0 (EFWM2 0x75) */
#define AW_PID_2071_VSN_FLTOS_TRIM_START_BIT	(0)
#define AW_PID_2071_VSN_FLTOS_TRIM_BITS_LEN	(5)
#define AW_PID_2071_VSN_FLTOS_TRIM_MASK	\
	(~(((1<<AW_PID_2071_VSN_FLTOS_TRIM_BITS_LEN)-1) << AW_PID_2071_VSN_FLTOS_TRIM_START_BIT))

#define AW_PID_2071_VSN_FLTOS_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_VSN_FLTOS_TRIM_DEFAULT	\
	(AW_PID_2071_VSN_FLTOS_TRIM_DEFAULT_VALUE << AW_PID_2071_VSN_FLTOS_TRIM_START_BIT)

/* default value of EFWM2 (0x75) */
/* #define AW_PID_2071_EFWM2_DEFAULT		(0x0000) */

/* EFWM1 (0x76) detail */
/* IIC_ADDR_TRIM bit 15 (EFWM1 0x76) */
#define AW_PID_2071_IIC_ADDR_TRIM_START_BIT	(15)
#define AW_PID_2071_IIC_ADDR_TRIM_BITS_LEN	(1)
#define AW_PID_2071_IIC_ADDR_TRIM_MASK	\
	(~(((1<<AW_PID_2071_IIC_ADDR_TRIM_BITS_LEN)-1) << AW_PID_2071_IIC_ADDR_TRIM_START_BIT))

#define AW_PID_2071_IIC_ADDR_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_IIC_ADDR_TRIM_DEFAULT	\
	(AW_PID_2071_IIC_ADDR_TRIM_DEFAULT_VALUE << AW_PID_2071_IIC_ADDR_TRIM_START_BIT)

/* ISN_OFFSET_TRIM bit 14:10 (EFWM1 0x76) */
#define AW_PID_2071_ISN_OFFSET_TRIM_START_BIT	(10)
#define AW_PID_2071_ISN_OFFSET_TRIM_BITS_LEN	(5)
#define AW_PID_2071_ISN_OFFSET_TRIM_MASK	\
	(~(((1<<AW_PID_2071_ISN_OFFSET_TRIM_BITS_LEN)-1) << AW_PID_2071_ISN_OFFSET_TRIM_START_BIT))

#define AW_PID_2071_ISN_OFFSET_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_ISN_OFFSET_TRIM_DEFAULT	\
	(AW_PID_2071_ISN_OFFSET_TRIM_DEFAULT_VALUE << AW_PID_2071_ISN_OFFSET_TRIM_START_BIT)

/* ISN_GESLP_TRIM bit 9:0 (EFWM1 0x76) */
#define AW_PID_2071_ISN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2071_ISN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2071_ISN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2071_ISN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2071_ISN_GESLP_TRIM_START_BIT))

#define AW_PID_2071_ISN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_ISN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2071_ISN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2071_ISN_GESLP_TRIM_START_BIT)

/* default value of EFWM1 (0x76) */
/* #define AW_PID_2071_EFWM1_DEFAULT		(0x0000) */

/* EFWL (0x77) detail */
/* TEMP_TRIM bit 15:9 (EFWL 0x77) */
#define AW_PID_2071_TEMP_TRIM_START_BIT	(9)
#define AW_PID_2071_TEMP_TRIM_BITS_LEN	(7)
#define AW_PID_2071_TEMP_TRIM_MASK		\
	(~(((1<<AW_PID_2071_TEMP_TRIM_BITS_LEN)-1) << AW_PID_2071_TEMP_TRIM_START_BIT))

#define AW_PID_2071_TEMP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEMP_TRIM_DEFAULT	\
	(AW_PID_2071_TEMP_TRIM_DEFAULT_VALUE << AW_PID_2071_TEMP_TRIM_START_BIT)

/* BSTVOUT_TRIM bit 8:3 (EFWL 0x77) */
#define AW_PID_2071_BSTVOUT_TRIM_START_BIT	(3)
#define AW_PID_2071_BSTVOUT_TRIM_BITS_LEN	(6)
#define AW_PID_2071_BSTVOUT_TRIM_MASK	\
	(~(((1<<AW_PID_2071_BSTVOUT_TRIM_BITS_LEN)-1) << AW_PID_2071_BSTVOUT_TRIM_START_BIT))

#define AW_PID_2071_BSTVOUT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTVOUT_TRIM_DEFAULT	\
	(AW_PID_2071_BSTVOUT_TRIM_DEFAULT_VALUE << AW_PID_2071_BSTVOUT_TRIM_START_BIT)

/* VERSION_TRIM bit 2:0 (EFWL 0x77) */
#define AW_PID_2071_VERSION_TRIM_START_BIT	(0)
#define AW_PID_2071_VERSION_TRIM_BITS_LEN	(3)
#define AW_PID_2071_VERSION_TRIM_MASK	\
	(~(((1<<AW_PID_2071_VERSION_TRIM_BITS_LEN)-1) << AW_PID_2071_VERSION_TRIM_START_BIT))

#define AW_PID_2071_VERSION_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2071_VERSION_TRIM_DEFAULT	\
	(AW_PID_2071_VERSION_TRIM_DEFAULT_VALUE << AW_PID_2071_VERSION_TRIM_START_BIT)

/* default value of EFWL (0x77) */
/* #define AW_PID_2071_EFWL_DEFAULT		(0x0000) */

/* EFRH (0x78) detail */
/* EF_LOCK bit 15 (EFRH 0x78) */
#define AW_PID_2071_EF_LOCK_START_BIT	(15)
#define AW_PID_2071_EF_LOCK_BITS_LEN	(1)
#define AW_PID_2071_EF_LOCK_MASK		\
	(~(((1<<AW_PID_2071_EF_LOCK_BITS_LEN)-1) << AW_PID_2071_EF_LOCK_START_BIT))

#define AW_PID_2071_EF_LOCK_UNLOCKED	(0)
#define AW_PID_2071_EF_LOCK_UNLOCKED_VALUE	\
	(AW_PID_2071_EF_LOCK_UNLOCKED << AW_PID_2071_EF_LOCK_START_BIT)

#define AW_PID_2071_EF_LOCK_LOCKED		(1)
#define AW_PID_2071_EF_LOCK_LOCKED_VALUE	\
	(AW_PID_2071_EF_LOCK_LOCKED << AW_PID_2071_EF_LOCK_START_BIT)

#define AW_PID_2071_EF_LOCK_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_LOCK_DEFAULT		\
	(AW_PID_2071_EF_LOCK_DEFAULT_VALUE << AW_PID_2071_EF_LOCK_START_BIT)

/* EF_VSN_OFFSET bit 14:10 (EFRH 0x78) */
#define AW_PID_2071_EF_VSN_OFFSET_START_BIT	(10)
#define AW_PID_2071_EF_VSN_OFFSET_BITS_LEN	(5)
#define AW_PID_2071_EF_VSN_OFFSET_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_OFFSET_BITS_LEN)-1) << AW_PID_2071_EF_VSN_OFFSET_START_BIT))

#define AW_PID_2071_EF_VSN_OFFSET_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_VSN_OFFSET_DEFAULT	\
	(AW_PID_2071_EF_VSN_OFFSET_DEFAULT_VALUE << AW_PID_2071_EF_VSN_OFFSET_START_BIT)

/* EF_VSN_GESLP bit 9:0 (EFRH 0x78) */
#define AW_PID_2071_EF_VSN_GESLP_START_BIT	(0)
#define AW_PID_2071_EF_VSN_GESLP_BITS_LEN	(10)
#define AW_PID_2071_EF_VSN_GESLP_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_GESLP_BITS_LEN)-1) << AW_PID_2071_EF_VSN_GESLP_START_BIT))

#define AW_PID_2071_EF_VSN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_VSN_GESLP_DEFAULT	\
	(AW_PID_2071_EF_VSN_GESLP_DEFAULT_VALUE << AW_PID_2071_EF_VSN_GESLP_START_BIT)

/* default value of EFRH (0x78) */
/* #define AW_PID_2071_EFRH_DEFAULT		(0x0000) */

/* EFRM2 (0x79) detail */
/* EF_SD_TRIM_IFL bit 15:10 (EFRM2 0x79) */
#define AW_PID_2071_EF_SD_TRIM_IFL_START_BIT	(10)
#define AW_PID_2071_EF_SD_TRIM_IFL_BITS_LEN	(6)
#define AW_PID_2071_EF_SD_TRIM_IFL_MASK	\
	(~(((1<<AW_PID_2071_EF_SD_TRIM_IFL_BITS_LEN)-1) << AW_PID_2071_EF_SD_TRIM_IFL_START_BIT))

#define AW_PID_2071_EF_SD_TRIM_IFL_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_SD_TRIM_IFL_DEFAULT	\
	(AW_PID_2071_EF_SD_TRIM_IFL_DEFAULT_VALUE << AW_PID_2071_EF_SD_TRIM_IFL_START_BIT)

/* EF_VSN_FLTMIS bit 9:5 (EFRM2 0x79) */
#define AW_PID_2071_EF_VSN_FLTMIS_START_BIT	(5)
#define AW_PID_2071_EF_VSN_FLTMIS_BITS_LEN	(5)
#define AW_PID_2071_EF_VSN_FLTMIS_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_FLTMIS_BITS_LEN)-1) << AW_PID_2071_EF_VSN_FLTMIS_START_BIT))

#define AW_PID_2071_EF_VSN_FLTMIS_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_VSN_FLTMIS_DEFAULT	\
	(AW_PID_2071_EF_VSN_FLTMIS_DEFAULT_VALUE << AW_PID_2071_EF_VSN_FLTMIS_START_BIT)

/* EF_VSN_FLTOS bit 4:0 (EFRM2 0x79) */
#define AW_PID_2071_EF_VSN_FLTOS_START_BIT	(0)
#define AW_PID_2071_EF_VSN_FLTOS_BITS_LEN	(5)
#define AW_PID_2071_EF_VSN_FLTOS_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_FLTOS_BITS_LEN)-1) << AW_PID_2071_EF_VSN_FLTOS_START_BIT))

#define AW_PID_2071_EF_VSN_FLTOS_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_VSN_FLTOS_DEFAULT	\
	(AW_PID_2071_EF_VSN_FLTOS_DEFAULT_VALUE << AW_PID_2071_EF_VSN_FLTOS_START_BIT)

/* default value of EFRM2 (0x79) */
/* #define AW_PID_2071_EFRM2_DEFAULT		(0x0000) */

/* EFRM1 (0x7A) detail */
/* EF_IIC_ADDR bit 15 (EFRM1 0x7A) */
#define AW_PID_2071_EF_IIC_ADDR_START_BIT	(15)
#define AW_PID_2071_EF_IIC_ADDR_BITS_LEN	(1)
#define AW_PID_2071_EF_IIC_ADDR_MASK	\
	(~(((1<<AW_PID_2071_EF_IIC_ADDR_BITS_LEN)-1) << AW_PID_2071_EF_IIC_ADDR_START_BIT))

#define AW_PID_2071_EF_IIC_ADDR_34MINUS_37	(0)
#define AW_PID_2071_EF_IIC_ADDR_34MINUS_37_VALUE	\
	(AW_PID_2071_EF_IIC_ADDR_34MINUS_37 << AW_PID_2071_EF_IIC_ADDR_START_BIT)

#define AW_PID_2071_EF_IIC_ADDR_30MINUS_33	(1)
#define AW_PID_2071_EF_IIC_ADDR_30MINUS_33_VALUE	\
	(AW_PID_2071_EF_IIC_ADDR_30MINUS_33 << AW_PID_2071_EF_IIC_ADDR_START_BIT)

#define AW_PID_2071_EF_IIC_ADDR_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_IIC_ADDR_DEFAULT	\
	(AW_PID_2071_EF_IIC_ADDR_DEFAULT_VALUE << AW_PID_2071_EF_IIC_ADDR_START_BIT)

/* EF_ISN_OFFSET bit 14:10 (EFRM1 0x7A) */
#define AW_PID_2071_EF_ISN_OFFSET_START_BIT	(10)
#define AW_PID_2071_EF_ISN_OFFSET_BITS_LEN	(5)
#define AW_PID_2071_EF_ISN_OFFSET_MASK	\
	(~(((1<<AW_PID_2071_EF_ISN_OFFSET_BITS_LEN)-1) << AW_PID_2071_EF_ISN_OFFSET_START_BIT))

#define AW_PID_2071_EF_ISN_OFFSET_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_ISN_OFFSET_DEFAULT	\
	(AW_PID_2071_EF_ISN_OFFSET_DEFAULT_VALUE << AW_PID_2071_EF_ISN_OFFSET_START_BIT)

/* EF_ISN_GESLP bit 9:0 (EFRM1 0x7A) */
#define AW_PID_2071_EF_ISN_GESLP_START_BIT	(0)
#define AW_PID_2071_EF_ISN_GESLP_BITS_LEN	(10)
#define AW_PID_2071_EF_ISN_GESLP_MASK	\
	(~(((1<<AW_PID_2071_EF_ISN_GESLP_BITS_LEN)-1) << AW_PID_2071_EF_ISN_GESLP_START_BIT))

#define AW_PID_2071_EF_ISN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_ISN_GESLP_DEFAULT	\
	(AW_PID_2071_EF_ISN_GESLP_DEFAULT_VALUE << AW_PID_2071_EF_ISN_GESLP_START_BIT)

/* default value of EFRM1 (0x7A) */
#define AW_PID_2071_EFRM1_DEFAULT		(0x0000)

/* EFRL (0x7B) detail */
/* EF_TEMP bit 15:9 (EFRL 0x7B) */
#define AW_PID_2071_EF_TEMP_START_BIT	(9)
#define AW_PID_2071_EF_TEMP_BITS_LEN	(7)
#define AW_PID_2071_EF_TEMP_MASK		\
	(~(((1<<AW_PID_2071_EF_TEMP_BITS_LEN)-1) << AW_PID_2071_EF_TEMP_START_BIT))

#define AW_PID_2071_EF_TEMP_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_TEMP_DEFAULT		\
	(AW_PID_2071_EF_TEMP_DEFAULT_VALUE << AW_PID_2071_EF_TEMP_START_BIT)

/* EF_BSTVOUT bit 8:3 (EFRL 0x7B) */
#define AW_PID_2071_EF_BSTVOUT_START_BIT	(3)
#define AW_PID_2071_EF_BSTVOUT_BITS_LEN	(6)
#define AW_PID_2071_EF_BSTVOUT_MASK		\
	(~(((1<<AW_PID_2071_EF_BSTVOUT_BITS_LEN)-1) << AW_PID_2071_EF_BSTVOUT_START_BIT))

#define AW_PID_2071_EF_BSTVOUT_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_BSTVOUT_DEFAULT	\
	(AW_PID_2071_EF_BSTVOUT_DEFAULT_VALUE << AW_PID_2071_EF_BSTVOUT_START_BIT)

/* EF_VERSION bit 2:0 (EFRL 0x7B) */
#define AW_PID_2071_EF_VERSION_START_BIT	(0)
#define AW_PID_2071_EF_VERSION_BITS_LEN	(3)
#define AW_PID_2071_EF_VERSION_MASK		\
	(~(((1<<AW_PID_2071_EF_VERSION_BITS_LEN)-1) << AW_PID_2071_EF_VERSION_START_BIT))

#define AW_PID_2071_EF_VERSION_DEFAULT_VALUE	(0)
#define AW_PID_2071_EF_VERSION_DEFAULT	\
	(AW_PID_2071_EF_VERSION_DEFAULT_VALUE << AW_PID_2071_EF_VERSION_START_BIT)

/* default value of EFRL (0x7B) */
/* #define AW_PID_2071_EFRL_DEFAULT		(0x0000) */

/* TESTDET (0x7C) detail */
/* TEST_DET bit 9:0 (TESTDET 0x7C) */
#define AW_PID_2071_TEST_DET_START_BIT	(0)
#define AW_PID_2071_TEST_DET_BITS_LEN	(10)
#define AW_PID_2071_TEST_DET_MASK		\
	(~(((1<<AW_PID_2071_TEST_DET_BITS_LEN)-1) << AW_PID_2071_TEST_DET_START_BIT))

#define AW_PID_2071_TEST_DET_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_DET_DEFAULT	\
	(AW_PID_2071_TEST_DET_DEFAULT_VALUE << AW_PID_2071_TEST_DET_START_BIT)

/* default value of TESTDET (0x7C) */
/* #define AW_PID_2071_TESTDET_DEFAULT		(0x0000) */

/* TM (0x7D) detail */
/* TEST_ENCRY bit 0 (TM 0x7D) */
#define AW_PID_2071_TEST_ENCRY_START_BIT	(0)
#define AW_PID_2071_TEST_ENCRY_BITS_LEN	(1)
#define AW_PID_2071_TEST_ENCRY_MASK		\
	(~(((1<<AW_PID_2071_TEST_ENCRY_BITS_LEN)-1) << AW_PID_2071_TEST_ENCRY_START_BIT))

#define AW_PID_2071_TEST_ENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2071_TEST_ENCRY_DEFAULT	\
	(AW_PID_2071_TEST_ENCRY_DEFAULT_VALUE << AW_PID_2071_TEST_ENCRY_START_BIT)

/* default value of TM (0x7D) */
/* #define AW_PID_2071_TM_DEFAULT		(0x0000) */

/* detail information of registers end */

/********************************************
 * Volume Coefficient
 *******************************************/
#define AW_PID_2071_VOL_STEP		(6 * 8)

/********************************************
 * Vcalb
 *******************************************/
#define AW_PID_2071_EF_VSN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2071_EF_VSN_GESLP_NEG		(~0xfc00)

#define AW_PID_2071_EF_ISN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2071_EF_ISN_GESLP_NEG		(~0xfc00)

#define AW_PID_2071_CABL_BASE_VALUE		(1000)
#define AW_PID_2071_ICABLK_FACTOR		(1)
#define AW_PID_2071_VCABLK_FACTOR		(1)

#define AW_PID_2071_VCAL_FACTOR			(1<<13)

#define AW_PID_2071_ICALK_SHIFT			(5)
#define AW_PID_2071_ICALKL_SHIFT		(10)
#define AW_PID_2071_HIGH_MASK			(0x03E0)
#define AW_PID_2071_LOW_MASK			(0x001F)

#define AW_PID_2071_MONITOR_VBAT_RANGE		(6025)
#define AW_PID_2071_MONITOR_INT_10BIT		(1023)
#define AW_PID_2071_MONITOR_TEMP_SIGN_MASK	(~(1<<9))
#define AW_PID_2071_MONITOR_TEMP_NEG_MASK	(0XFC00)

#endif  /* #ifndef  __AW_PID_2071_REG_H__ */