<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/vm_version_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="templateTable_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vm_version_x86.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/vm_version_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/macroAssembler.hpp&quot;
  28 #include &quot;asm/macroAssembler.inline.hpp&quot;
  29 #include &quot;logging/log.hpp&quot;
  30 #include &quot;logging/logStream.hpp&quot;
  31 #include &quot;memory/resourceArea.hpp&quot;
  32 #include &quot;runtime/java.hpp&quot;
  33 #include &quot;runtime/os.hpp&quot;
  34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
  35 #include &quot;runtime/vm_version.hpp&quot;

  36 #include &quot;utilities/virtualizationSupport.hpp&quot;
  37 
  38 #include OS_HEADER_INLINE(os)
  39 
  40 int VM_Version::_cpu;
  41 int VM_Version::_model;
  42 int VM_Version::_stepping;

  43 VM_Version::CpuidInfo VM_Version::_cpuid_info = { 0, };
  44 
  45 // Address of instruction which causes SEGV
  46 address VM_Version::_cpuinfo_segv_addr = 0;
  47 // Address of instruction after the one which causes SEGV
  48 address VM_Version::_cpuinfo_cont_addr = 0;
  49 
  50 static BufferBlob* stub_blob;
  51 static const int stub_size = 1100;
  52 
  53 extern &quot;C&quot; {
  54   typedef void (*get_cpu_info_stub_t)(void*);
  55 }
  56 static get_cpu_info_stub_t get_cpu_info_stub = NULL;
  57 
  58 
  59 class VM_Version_StubGenerator: public StubCodeGenerator {
  60  public:
  61 
  62   VM_Version_StubGenerator(CodeBuffer *c) : StubCodeGenerator(c) {}
</pre>
<hr />
<pre>
 543     __ pop(rbx);
 544     __ pop(rbp);
 545     __ ret(0);
 546 
 547 #   undef __
 548 
 549     return start;
 550   };
 551   void generate_vzeroupper(Label&amp; L_wrapup) {
 552 #   define __ _masm-&gt;
 553     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset())));
 554     __ cmpl(Address(rsi, 4), 0x756e6547);  // &#39;uneG&#39;
 555     __ jcc(Assembler::notEqual, L_wrapup);
 556     __ movl(rcx, 0x0FFF0FF0);
 557     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 558     __ andl(rcx, Address(rsi, 0));
 559     __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
 560     __ jcc(Assembler::equal, L_wrapup);
 561     __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
 562     __ jcc(Assembler::equal, L_wrapup);
<span class="line-modified"> 563     __ vzeroupper();</span>



 564 #   undef __
 565   }
 566 };
 567 
 568 void VM_Version::get_processor_features() {
 569 
 570   _cpu = 4; // 486 by default
 571   _model = 0;
 572   _stepping = 0;
 573   _features = 0;
 574   _logical_processors_per_package = 1;
 575   // i486 internal cache is both I&amp;D and has a 16-byte line size
 576   _L1_data_cache_line_size = 16;
 577 
 578   // Get raw processor info
 579 
 580   get_cpu_info_stub(&amp;_cpuid_info);
 581 
 582   assert_is_initialized();
 583   _cpu = extended_cpu_family();
</pre>
<hr />
<pre>
 678     } else {
 679       FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 680     }
 681   }
 682   if (UseAVX &gt; use_avx_limit) {
 683     warning(&quot;UseAVX=%d is not supported on this CPU, setting it to UseAVX=%d&quot;, (int) UseAVX, use_avx_limit);
 684     FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 685   } else if (UseAVX &lt; 0) {
 686     warning(&quot;UseAVX=%d is not valid, setting it to UseAVX=0&quot;, (int) UseAVX);
 687     FLAG_SET_DEFAULT(UseAVX, 0);
 688   }
 689 
 690   if (UseAVX &lt; 3) {
 691     _features &amp;= ~CPU_AVX512F;
 692     _features &amp;= ~CPU_AVX512DQ;
 693     _features &amp;= ~CPU_AVX512CD;
 694     _features &amp;= ~CPU_AVX512BW;
 695     _features &amp;= ~CPU_AVX512VL;
 696     _features &amp;= ~CPU_AVX512_VPOPCNTDQ;
 697     _features &amp;= ~CPU_AVX512_VPCLMULQDQ;
<span class="line-modified"> 698     _features &amp;= ~CPU_VAES;</span>
<span class="line-modified"> 699     _features &amp;= ~CPU_VNNI;</span>
<span class="line-modified"> 700     _features &amp;= ~CPU_VBMI2;</span>
 701   }
 702 
 703   if (UseAVX &lt; 2)
 704     _features &amp;= ~CPU_AVX2;
 705 
 706   if (UseAVX &lt; 1) {
 707     _features &amp;= ~CPU_AVX;
 708     _features &amp;= ~CPU_VZEROUPPER;
 709   }
 710 
 711   if (logical_processors_per_package() == 1) {
 712     // HT processor could be installed on a system which doesn&#39;t support HT.
 713     _features &amp;= ~CPU_HT;
 714   }
 715 
 716   if (is_intel()) { // Intel cpus specific settings
 717     if (is_knights_family()) {
 718       _features &amp;= ~CPU_VZEROUPPER;
 719     }
 720   }
 721 
<span class="line-modified"> 722   char buf[256];</span>
<span class="line-modified"> 723   jio_snprintf(buf, sizeof(buf), &quot;(%u cores per cpu, %u threads per core) family %d model %d stepping %d%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s&quot;,</span>









 724                cores_per_cpu(), threads_per_core(),
 725                cpu_family(), _model, _stepping,

 726                (supports_cmov() ? &quot;, cmov&quot; : &quot;&quot;),
 727                (supports_cmpxchg8() ? &quot;, cx8&quot; : &quot;&quot;),
 728                (supports_fxsr() ? &quot;, fxsr&quot; : &quot;&quot;),
 729                (supports_mmx()  ? &quot;, mmx&quot;  : &quot;&quot;),
 730                (supports_sse()  ? &quot;, sse&quot;  : &quot;&quot;),
 731                (supports_sse2() ? &quot;, sse2&quot; : &quot;&quot;),
 732                (supports_sse3() ? &quot;, sse3&quot; : &quot;&quot;),
 733                (supports_ssse3()? &quot;, ssse3&quot;: &quot;&quot;),
 734                (supports_sse4_1() ? &quot;, sse4.1&quot; : &quot;&quot;),
 735                (supports_sse4_2() ? &quot;, sse4.2&quot; : &quot;&quot;),

 736                (supports_popcnt() ? &quot;, popcnt&quot; : &quot;&quot;),

 737                (supports_avx()    ? &quot;, avx&quot; : &quot;&quot;),
 738                (supports_avx2()   ? &quot;, avx2&quot; : &quot;&quot;),
 739                (supports_aes()    ? &quot;, aes&quot; : &quot;&quot;),
 740                (supports_clmul()  ? &quot;, clmul&quot; : &quot;&quot;),
 741                (supports_erms()   ? &quot;, erms&quot; : &quot;&quot;),
 742                (supports_rtm()    ? &quot;, rtm&quot; : &quot;&quot;),
 743                (supports_mmx_ext() ? &quot;, mmxext&quot; : &quot;&quot;),
 744                (supports_3dnow_prefetch() ? &quot;, 3dnowpref&quot; : &quot;&quot;),

 745                (supports_lzcnt()   ? &quot;, lzcnt&quot;: &quot;&quot;),
 746                (supports_sse4a()   ? &quot;, sse4a&quot;: &quot;&quot;),
 747                (supports_ht() ? &quot;, ht&quot;: &quot;&quot;),
 748                (supports_tsc() ? &quot;, tsc&quot;: &quot;&quot;),
 749                (supports_tscinv_bit() ? &quot;, tscinvbit&quot;: &quot;&quot;),
 750                (supports_tscinv() ? &quot;, tscinv&quot;: &quot;&quot;),
 751                (supports_bmi1() ? &quot;, bmi1&quot; : &quot;&quot;),
 752                (supports_bmi2() ? &quot;, bmi2&quot; : &quot;&quot;),
 753                (supports_adx() ? &quot;, adx&quot; : &quot;&quot;),
<span class="line-modified"> 754                (supports_evex() ? &quot;, evex&quot; : &quot;&quot;),</span>













 755                (supports_sha() ? &quot;, sha&quot; : &quot;&quot;),
 756                (supports_fma() ? &quot;, fma&quot; : &quot;&quot;),
<span class="line-modified"> 757                (supports_vbmi2() ? &quot;, vbmi2&quot; : &quot;&quot;),</span>
<span class="line-modified"> 758                (supports_vaes() ? &quot;, vaes&quot; : &quot;&quot;),</span>
<span class="line-modified"> 759                (supports_vnni() ? &quot;, vnni&quot; : &quot;&quot;));</span>



 760   _features_string = os::strdup(buf);
 761 
 762   // UseSSE is set to the smaller of what hardware supports and what
 763   // the command line requires.  I.e., you cannot set UseSSE to 2 on
 764   // older Pentiums which do not support it.
 765   int use_sse_limit = 0;
 766   if (UseSSE &gt; 0) {
 767     if (UseSSE &gt; 3 &amp;&amp; supports_sse4_1()) {
 768       use_sse_limit = 4;
 769     } else if (UseSSE &gt; 2 &amp;&amp; supports_sse3()) {
 770       use_sse_limit = 3;
 771     } else if (UseSSE &gt; 1 &amp;&amp; supports_sse2()) {
 772       use_sse_limit = 2;
 773     } else if (UseSSE &gt; 0 &amp;&amp; supports_sse()) {
 774       use_sse_limit = 1;
 775     } else {
 776       use_sse_limit = 0;
 777     }
 778   }
 779   if (FLAG_IS_DEFAULT(UseSSE)) {
</pre>
<hr />
<pre>
1680 #if INCLUDE_RTM_OPT
1681   // RTM locking is most useful when there is high lock contention and
1682   // low data contention.  With high lock contention the lock is usually
1683   // inflated and biased locking is not suitable for that case.
1684   // RTM locking code requires that biased locking is off.
1685   // Note: we can&#39;t switch off UseBiasedLocking in get_processor_features()
1686   // because it is used by Thread::allocate() which is called before
1687   // VM_Version::initialize().
1688   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
1689     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
1690       FLAG_SET_DEFAULT(UseBiasedLocking, false);
1691     } else {
1692       warning(&quot;Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag.&quot; );
1693       UseBiasedLocking = false;
1694     }
1695   }
1696 #endif
1697   return UseBiasedLocking;
1698 }
1699 
































































1700 // On Xen, the cpuid instruction returns
1701 //  eax / registers[0]: Version of Xen
1702 //  ebx / registers[1]: chars &#39;XenV&#39;
1703 //  ecx / registers[2]: chars &#39;MMXe&#39;
1704 //  edx / registers[3]: chars &#39;nVMM&#39;
1705 //
1706 // On KVM / VMWare / MS Hyper-V, the cpuid instruction returns
1707 //  ebx / registers[1]: chars &#39;KVMK&#39; / &#39;VMwa&#39; / &#39;Micr&#39;
1708 //  ecx / registers[2]: chars &#39;VMKV&#39; / &#39;reVM&#39; / &#39;osof&#39;
1709 //  edx / registers[3]: chars &#39;M&#39;    / &#39;ware&#39; / &#39;t Hv&#39;
1710 //
1711 // more information :
1712 // https://kb.vmware.com/s/article/1009458
1713 //
1714 void VM_Version::check_virtualizations() {
1715 #if defined(_LP64)
1716   uint32_t registers[4];
1717   char signature[13];
1718   uint32_t base;
1719   signature[12] = &#39;\0&#39;;
</pre>
<hr />
<pre>
1744       Abstract_VM_Version::_detected_virtualization = XenHVM;
1745     }
1746   }
1747 #endif
1748 }
1749 
1750 void VM_Version::initialize() {
1751   ResourceMark rm;
1752   // Making this stub must be FIRST use of assembler
1753 
1754   stub_blob = BufferBlob::create(&quot;get_cpu_info_stub&quot;, stub_size);
1755   if (stub_blob == NULL) {
1756     vm_exit_during_initialization(&quot;Unable to allocate get_cpu_info_stub&quot;);
1757   }
1758   CodeBuffer c(stub_blob);
1759   VM_Version_StubGenerator g(&amp;c);
1760   get_cpu_info_stub = CAST_TO_FN_PTR(get_cpu_info_stub_t,
1761                                      g.generate_get_cpu_info());
1762 
1763   get_processor_features();



1764   if (cpu_family() &gt; 4) { // it supports CPUID
1765     check_virtualizations();
1766   }
1767 }
</pre>
</td>
<td>
<hr />
<pre>
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/macroAssembler.hpp&quot;
  28 #include &quot;asm/macroAssembler.inline.hpp&quot;
  29 #include &quot;logging/log.hpp&quot;
  30 #include &quot;logging/logStream.hpp&quot;
  31 #include &quot;memory/resourceArea.hpp&quot;
  32 #include &quot;runtime/java.hpp&quot;
  33 #include &quot;runtime/os.hpp&quot;
  34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
  35 #include &quot;runtime/vm_version.hpp&quot;
<span class="line-added">  36 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  37 #include &quot;utilities/virtualizationSupport.hpp&quot;
  38 
  39 #include OS_HEADER_INLINE(os)
  40 
  41 int VM_Version::_cpu;
  42 int VM_Version::_model;
  43 int VM_Version::_stepping;
<span class="line-added">  44 bool VM_Version::_has_intel_jcc_erratum;</span>
  45 VM_Version::CpuidInfo VM_Version::_cpuid_info = { 0, };
  46 
  47 // Address of instruction which causes SEGV
  48 address VM_Version::_cpuinfo_segv_addr = 0;
  49 // Address of instruction after the one which causes SEGV
  50 address VM_Version::_cpuinfo_cont_addr = 0;
  51 
  52 static BufferBlob* stub_blob;
  53 static const int stub_size = 1100;
  54 
  55 extern &quot;C&quot; {
  56   typedef void (*get_cpu_info_stub_t)(void*);
  57 }
  58 static get_cpu_info_stub_t get_cpu_info_stub = NULL;
  59 
  60 
  61 class VM_Version_StubGenerator: public StubCodeGenerator {
  62  public:
  63 
  64   VM_Version_StubGenerator(CodeBuffer *c) : StubCodeGenerator(c) {}
</pre>
<hr />
<pre>
 545     __ pop(rbx);
 546     __ pop(rbp);
 547     __ ret(0);
 548 
 549 #   undef __
 550 
 551     return start;
 552   };
 553   void generate_vzeroupper(Label&amp; L_wrapup) {
 554 #   define __ _masm-&gt;
 555     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset())));
 556     __ cmpl(Address(rsi, 4), 0x756e6547);  // &#39;uneG&#39;
 557     __ jcc(Assembler::notEqual, L_wrapup);
 558     __ movl(rcx, 0x0FFF0FF0);
 559     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 560     __ andl(rcx, Address(rsi, 0));
 561     __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
 562     __ jcc(Assembler::equal, L_wrapup);
 563     __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
 564     __ jcc(Assembler::equal, L_wrapup);
<span class="line-modified"> 565     // vzeroupper() will use a pre-computed instruction sequence that we</span>
<span class="line-added"> 566     // can&#39;t compute until after we&#39;ve determined CPU capabilities. Use</span>
<span class="line-added"> 567     // uncached variant here directly to be able to bootstrap correctly</span>
<span class="line-added"> 568     __ vzeroupper_uncached();</span>
 569 #   undef __
 570   }
 571 };
 572 
 573 void VM_Version::get_processor_features() {
 574 
 575   _cpu = 4; // 486 by default
 576   _model = 0;
 577   _stepping = 0;
 578   _features = 0;
 579   _logical_processors_per_package = 1;
 580   // i486 internal cache is both I&amp;D and has a 16-byte line size
 581   _L1_data_cache_line_size = 16;
 582 
 583   // Get raw processor info
 584 
 585   get_cpu_info_stub(&amp;_cpuid_info);
 586 
 587   assert_is_initialized();
 588   _cpu = extended_cpu_family();
</pre>
<hr />
<pre>
 683     } else {
 684       FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 685     }
 686   }
 687   if (UseAVX &gt; use_avx_limit) {
 688     warning(&quot;UseAVX=%d is not supported on this CPU, setting it to UseAVX=%d&quot;, (int) UseAVX, use_avx_limit);
 689     FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 690   } else if (UseAVX &lt; 0) {
 691     warning(&quot;UseAVX=%d is not valid, setting it to UseAVX=0&quot;, (int) UseAVX);
 692     FLAG_SET_DEFAULT(UseAVX, 0);
 693   }
 694 
 695   if (UseAVX &lt; 3) {
 696     _features &amp;= ~CPU_AVX512F;
 697     _features &amp;= ~CPU_AVX512DQ;
 698     _features &amp;= ~CPU_AVX512CD;
 699     _features &amp;= ~CPU_AVX512BW;
 700     _features &amp;= ~CPU_AVX512VL;
 701     _features &amp;= ~CPU_AVX512_VPOPCNTDQ;
 702     _features &amp;= ~CPU_AVX512_VPCLMULQDQ;
<span class="line-modified"> 703     _features &amp;= ~CPU_AVX512_VAES;</span>
<span class="line-modified"> 704     _features &amp;= ~CPU_AVX512_VNNI;</span>
<span class="line-modified"> 705     _features &amp;= ~CPU_AVX512_VBMI2;</span>
 706   }
 707 
 708   if (UseAVX &lt; 2)
 709     _features &amp;= ~CPU_AVX2;
 710 
 711   if (UseAVX &lt; 1) {
 712     _features &amp;= ~CPU_AVX;
 713     _features &amp;= ~CPU_VZEROUPPER;
 714   }
 715 
 716   if (logical_processors_per_package() == 1) {
 717     // HT processor could be installed on a system which doesn&#39;t support HT.
 718     _features &amp;= ~CPU_HT;
 719   }
 720 
 721   if (is_intel()) { // Intel cpus specific settings
 722     if (is_knights_family()) {
 723       _features &amp;= ~CPU_VZEROUPPER;
 724     }
 725   }
 726 
<span class="line-modified"> 727   if (FLAG_IS_DEFAULT(IntelJccErratumMitigation)) {</span>
<span class="line-modified"> 728     _has_intel_jcc_erratum = compute_has_intel_jcc_erratum();</span>
<span class="line-added"> 729   } else {</span>
<span class="line-added"> 730     _has_intel_jcc_erratum = IntelJccErratumMitigation;</span>
<span class="line-added"> 731   }</span>
<span class="line-added"> 732 </span>
<span class="line-added"> 733   char buf[512];</span>
<span class="line-added"> 734   int res = jio_snprintf(buf, sizeof(buf),</span>
<span class="line-added"> 735               &quot;(%u cores per cpu, %u threads per core) family %d model %d stepping %d&quot;</span>
<span class="line-added"> 736               &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s&quot;,</span>
<span class="line-added"> 737 </span>
 738                cores_per_cpu(), threads_per_core(),
 739                cpu_family(), _model, _stepping,
<span class="line-added"> 740 </span>
 741                (supports_cmov() ? &quot;, cmov&quot; : &quot;&quot;),
 742                (supports_cmpxchg8() ? &quot;, cx8&quot; : &quot;&quot;),
 743                (supports_fxsr() ? &quot;, fxsr&quot; : &quot;&quot;),
 744                (supports_mmx()  ? &quot;, mmx&quot;  : &quot;&quot;),
 745                (supports_sse()  ? &quot;, sse&quot;  : &quot;&quot;),
 746                (supports_sse2() ? &quot;, sse2&quot; : &quot;&quot;),
 747                (supports_sse3() ? &quot;, sse3&quot; : &quot;&quot;),
 748                (supports_ssse3()? &quot;, ssse3&quot;: &quot;&quot;),
 749                (supports_sse4_1() ? &quot;, sse4.1&quot; : &quot;&quot;),
 750                (supports_sse4_2() ? &quot;, sse4.2&quot; : &quot;&quot;),
<span class="line-added"> 751 </span>
 752                (supports_popcnt() ? &quot;, popcnt&quot; : &quot;&quot;),
<span class="line-added"> 753                (supports_vzeroupper() ? &quot;, vzeroupper&quot; : &quot;&quot;),</span>
 754                (supports_avx()    ? &quot;, avx&quot; : &quot;&quot;),
 755                (supports_avx2()   ? &quot;, avx2&quot; : &quot;&quot;),
 756                (supports_aes()    ? &quot;, aes&quot; : &quot;&quot;),
 757                (supports_clmul()  ? &quot;, clmul&quot; : &quot;&quot;),
 758                (supports_erms()   ? &quot;, erms&quot; : &quot;&quot;),
 759                (supports_rtm()    ? &quot;, rtm&quot; : &quot;&quot;),
 760                (supports_mmx_ext() ? &quot;, mmxext&quot; : &quot;&quot;),
 761                (supports_3dnow_prefetch() ? &quot;, 3dnowpref&quot; : &quot;&quot;),
<span class="line-added"> 762 </span>
 763                (supports_lzcnt()   ? &quot;, lzcnt&quot;: &quot;&quot;),
 764                (supports_sse4a()   ? &quot;, sse4a&quot;: &quot;&quot;),
 765                (supports_ht() ? &quot;, ht&quot;: &quot;&quot;),
 766                (supports_tsc() ? &quot;, tsc&quot;: &quot;&quot;),
 767                (supports_tscinv_bit() ? &quot;, tscinvbit&quot;: &quot;&quot;),
 768                (supports_tscinv() ? &quot;, tscinv&quot;: &quot;&quot;),
 769                (supports_bmi1() ? &quot;, bmi1&quot; : &quot;&quot;),
 770                (supports_bmi2() ? &quot;, bmi2&quot; : &quot;&quot;),
 771                (supports_adx() ? &quot;, adx&quot; : &quot;&quot;),
<span class="line-modified"> 772                (supports_evex() ? &quot;, avx512f&quot; : &quot;&quot;),</span>
<span class="line-added"> 773 </span>
<span class="line-added"> 774                (supports_avx512dq() ? &quot;, avx512dq&quot; : &quot;&quot;),</span>
<span class="line-added"> 775                (supports_avx512pf() ? &quot;, avx512pf&quot; : &quot;&quot;),</span>
<span class="line-added"> 776                (supports_avx512er() ? &quot;, avx512er&quot; : &quot;&quot;),</span>
<span class="line-added"> 777                (supports_avx512cd() ? &quot;, avx512cd&quot; : &quot;&quot;),</span>
<span class="line-added"> 778                (supports_avx512bw() ? &quot;, avx512bw&quot; : &quot;&quot;),</span>
<span class="line-added"> 779                (supports_avx512vl() ? &quot;, avx512vl&quot; : &quot;&quot;),</span>
<span class="line-added"> 780                (supports_avx512_vpopcntdq() ? &quot;, avx512_vpopcntdq&quot; : &quot;&quot;),</span>
<span class="line-added"> 781                (supports_avx512_vpclmulqdq() ? &quot;, avx512_vpclmulqdq&quot; : &quot;&quot;),</span>
<span class="line-added"> 782                (supports_avx512_vbmi2() ? &quot;, avx512_vbmi2&quot; : &quot;&quot;),</span>
<span class="line-added"> 783                (supports_avx512_vaes() ? &quot;, avx512_vaes&quot; : &quot;&quot;),</span>
<span class="line-added"> 784 </span>
<span class="line-added"> 785                (supports_avx512_vnni() ? &quot;, avx512_vnni&quot; : &quot;&quot;),</span>
 786                (supports_sha() ? &quot;, sha&quot; : &quot;&quot;),
 787                (supports_fma() ? &quot;, fma&quot; : &quot;&quot;),
<span class="line-modified"> 788                (supports_clflush() ? &quot;, clflush&quot; : &quot;&quot;),</span>
<span class="line-modified"> 789                (supports_clflushopt() ? &quot;, clflushopt&quot; : &quot;&quot;),</span>
<span class="line-modified"> 790                (supports_clwb() ? &quot;, clwb&quot; : &quot;&quot;));</span>
<span class="line-added"> 791 </span>
<span class="line-added"> 792   assert(res &gt; 0, &quot;not enough temporary space allocated&quot;); // increase &#39;buf&#39; size</span>
<span class="line-added"> 793 </span>
 794   _features_string = os::strdup(buf);
 795 
 796   // UseSSE is set to the smaller of what hardware supports and what
 797   // the command line requires.  I.e., you cannot set UseSSE to 2 on
 798   // older Pentiums which do not support it.
 799   int use_sse_limit = 0;
 800   if (UseSSE &gt; 0) {
 801     if (UseSSE &gt; 3 &amp;&amp; supports_sse4_1()) {
 802       use_sse_limit = 4;
 803     } else if (UseSSE &gt; 2 &amp;&amp; supports_sse3()) {
 804       use_sse_limit = 3;
 805     } else if (UseSSE &gt; 1 &amp;&amp; supports_sse2()) {
 806       use_sse_limit = 2;
 807     } else if (UseSSE &gt; 0 &amp;&amp; supports_sse()) {
 808       use_sse_limit = 1;
 809     } else {
 810       use_sse_limit = 0;
 811     }
 812   }
 813   if (FLAG_IS_DEFAULT(UseSSE)) {
</pre>
<hr />
<pre>
1714 #if INCLUDE_RTM_OPT
1715   // RTM locking is most useful when there is high lock contention and
1716   // low data contention.  With high lock contention the lock is usually
1717   // inflated and biased locking is not suitable for that case.
1718   // RTM locking code requires that biased locking is off.
1719   // Note: we can&#39;t switch off UseBiasedLocking in get_processor_features()
1720   // because it is used by Thread::allocate() which is called before
1721   // VM_Version::initialize().
1722   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
1723     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
1724       FLAG_SET_DEFAULT(UseBiasedLocking, false);
1725     } else {
1726       warning(&quot;Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag.&quot; );
1727       UseBiasedLocking = false;
1728     }
1729   }
1730 #endif
1731   return UseBiasedLocking;
1732 }
1733 
<span class="line-added">1734 bool VM_Version::compute_has_intel_jcc_erratum() {</span>
<span class="line-added">1735   if (!is_intel_family_core()) {</span>
<span class="line-added">1736     // Only Intel CPUs are affected.</span>
<span class="line-added">1737     return false;</span>
<span class="line-added">1738   }</span>
<span class="line-added">1739   // The following table of affected CPUs is based on the following document released by Intel:</span>
<span class="line-added">1740   // https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf</span>
<span class="line-added">1741   switch (_model) {</span>
<span class="line-added">1742   case 0x8E:</span>
<span class="line-added">1743     // 06_8EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y</span>
<span class="line-added">1744     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U</span>
<span class="line-added">1745     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U 23e</span>
<span class="line-added">1746     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Y</span>
<span class="line-added">1747     // 06_8EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake U43e</span>
<span class="line-added">1748     // 06_8EH | B | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U</span>
<span class="line-added">1749     // 06_8EH | C | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y</span>
<span class="line-added">1750     // 06_8EH | C | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U42</span>
<span class="line-added">1751     // 06_8EH | C | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U</span>
<span class="line-added">1752     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xC;</span>
<span class="line-added">1753   case 0x4E:</span>
<span class="line-added">1754     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake U</span>
<span class="line-added">1755     // 06_4E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake U23e</span>
<span class="line-added">1756     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake Y</span>
<span class="line-added">1757     return _stepping == 0x3;</span>
<span class="line-added">1758   case 0x55:</span>
<span class="line-added">1759     // 06_55H | 4 | Intel® Xeon® Processor D Family based on microarchitecture code name Skylake D, Bakerville</span>
<span class="line-added">1760     // 06_55H | 4 | Intel® Xeon® Scalable Processors based on microarchitecture code name Skylake Server</span>
<span class="line-added">1761     // 06_55H | 4 | Intel® Xeon® Processor W Family based on microarchitecture code name Skylake W</span>
<span class="line-added">1762     // 06_55H | 4 | Intel® Core™ X-series Processors based on microarchitecture code name Skylake X</span>
<span class="line-added">1763     // 06_55H | 4 | Intel® Xeon® Processor E3 v5 Family based on microarchitecture code name Skylake Xeon E3</span>
<span class="line-added">1764     // 06_55  | 7 | 2nd Generation Intel® Xeon® Scalable Processors based on microarchitecture code name Cascade Lake (server)</span>
<span class="line-added">1765     return _stepping == 0x4 || _stepping == 0x7;</span>
<span class="line-added">1766   case 0x5E:</span>
<span class="line-added">1767     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake H</span>
<span class="line-added">1768     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake S</span>
<span class="line-added">1769     return _stepping == 0x3;</span>
<span class="line-added">1770   case 0x9E:</span>
<span class="line-added">1771     // 06_9EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake G</span>
<span class="line-added">1772     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake H</span>
<span class="line-added">1773     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake S</span>
<span class="line-added">1774     // 06_9EH | 9 | Intel® Core™ X-series Processors based on microarchitecture code name Kaby Lake X</span>
<span class="line-added">1775     // 06_9EH | 9 | Intel® Xeon® Processor E3 v6 Family Kaby Lake Xeon E3</span>
<span class="line-added">1776     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake H</span>
<span class="line-added">1777     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S</span>
<span class="line-added">1778     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (6+2) x/KBP</span>
<span class="line-added">1779     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (6+2)</span>
<span class="line-added">1780     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">1781     // 06_9EH | B | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">1782     // 06_9EH | B | Intel® Celeron® Processor G Series based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">1783     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecturecode name Coffee Lake H (8+2)</span>
<span class="line-added">1784     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (8+2)</span>
<span class="line-added">1785     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xD;</span>
<span class="line-added">1786   case 0xA6:</span>
<span class="line-added">1787     // 06_A6H | 0  | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U62</span>
<span class="line-added">1788     return _stepping == 0x0;</span>
<span class="line-added">1789   case 0xAE:</span>
<span class="line-added">1790     // 06_AEH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Refresh U (4+2)</span>
<span class="line-added">1791     return _stepping == 0xA;</span>
<span class="line-added">1792   default:</span>
<span class="line-added">1793     // If we are running on another intel machine not recognized in the table, we are okay.</span>
<span class="line-added">1794     return false;</span>
<span class="line-added">1795   }</span>
<span class="line-added">1796 }</span>
<span class="line-added">1797 </span>
1798 // On Xen, the cpuid instruction returns
1799 //  eax / registers[0]: Version of Xen
1800 //  ebx / registers[1]: chars &#39;XenV&#39;
1801 //  ecx / registers[2]: chars &#39;MMXe&#39;
1802 //  edx / registers[3]: chars &#39;nVMM&#39;
1803 //
1804 // On KVM / VMWare / MS Hyper-V, the cpuid instruction returns
1805 //  ebx / registers[1]: chars &#39;KVMK&#39; / &#39;VMwa&#39; / &#39;Micr&#39;
1806 //  ecx / registers[2]: chars &#39;VMKV&#39; / &#39;reVM&#39; / &#39;osof&#39;
1807 //  edx / registers[3]: chars &#39;M&#39;    / &#39;ware&#39; / &#39;t Hv&#39;
1808 //
1809 // more information :
1810 // https://kb.vmware.com/s/article/1009458
1811 //
1812 void VM_Version::check_virtualizations() {
1813 #if defined(_LP64)
1814   uint32_t registers[4];
1815   char signature[13];
1816   uint32_t base;
1817   signature[12] = &#39;\0&#39;;
</pre>
<hr />
<pre>
1842       Abstract_VM_Version::_detected_virtualization = XenHVM;
1843     }
1844   }
1845 #endif
1846 }
1847 
1848 void VM_Version::initialize() {
1849   ResourceMark rm;
1850   // Making this stub must be FIRST use of assembler
1851 
1852   stub_blob = BufferBlob::create(&quot;get_cpu_info_stub&quot;, stub_size);
1853   if (stub_blob == NULL) {
1854     vm_exit_during_initialization(&quot;Unable to allocate get_cpu_info_stub&quot;);
1855   }
1856   CodeBuffer c(stub_blob);
1857   VM_Version_StubGenerator g(&amp;c);
1858   get_cpu_info_stub = CAST_TO_FN_PTR(get_cpu_info_stub_t,
1859                                      g.generate_get_cpu_info());
1860 
1861   get_processor_features();
<span class="line-added">1862 </span>
<span class="line-added">1863   LP64_ONLY(Assembler::precompute_instructions();)</span>
<span class="line-added">1864 </span>
1865   if (cpu_family() &gt; 4) { // it supports CPUID
1866     check_virtualizations();
1867   }
1868 }
</pre>
</td>
</tr>
</table>
<center><a href="templateTable_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vm_version_x86.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>