14:27:31 INFO  : Registering command handlers for SDK TCF services
14:27:32 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
14:27:34 INFO  : XSCT server has started successfully.
14:27:34 INFO  : Successfully done setting XSCT server connection channel  
14:27:34 INFO  : Successfully done setting SDK workspace  
14:27:34 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:29:21 INFO  : 'jtag frequency' command is executed.
14:29:21 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:21 INFO  : Context for 'APU' is selected.
14:29:21 INFO  : System reset is completed.
14:29:24 INFO  : 'after 3000' command is executed.
14:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:29:27 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:27 INFO  : Context for 'APU' is selected.
14:29:27 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:27 INFO  : Context for 'APU' is selected.
14:29:27 INFO  : 'ps7_init' command is executed.
14:29:27 INFO  : 'ps7_post_config' command is executed.
14:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:27 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:28 INFO  : Memory regions updated for context APU
14:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:28 INFO  : 'con' command is executed.
14:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:29:28 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:29:57 INFO  : Disconnected from the channel tcfchan#1.
14:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:29:58 INFO  : 'jtag frequency' command is executed.
14:29:58 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:58 INFO  : Context for 'APU' is selected.
14:29:58 INFO  : System reset is completed.
14:30:01 INFO  : 'after 3000' command is executed.
14:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:30:04 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:04 INFO  : Context for 'APU' is selected.
14:30:05 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:05 INFO  : Context for 'APU' is selected.
14:30:06 INFO  : 'ps7_init' command is executed.
14:30:06 INFO  : 'ps7_post_config' command is executed.
14:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:06 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:06 INFO  : Memory regions updated for context APU
14:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:06 INFO  : 'con' command is executed.
14:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:30:06 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:30:43 INFO  : Disconnected from the channel tcfchan#2.
14:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:30:45 INFO  : 'jtag frequency' command is executed.
14:30:45 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:45 INFO  : Context for 'APU' is selected.
14:30:45 INFO  : System reset is completed.
14:30:48 INFO  : 'after 3000' command is executed.
14:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:30:50 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:51 INFO  : Context for 'APU' is selected.
14:30:52 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:52 INFO  : Context for 'APU' is selected.
14:30:52 INFO  : 'ps7_init' command is executed.
14:30:52 INFO  : 'ps7_post_config' command is executed.
14:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:53 INFO  : Memory regions updated for context APU
14:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : 'con' command is executed.
14:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:30:53 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:33:10 INFO  : Disconnected from the channel tcfchan#3.
14:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:33:12 INFO  : 'jtag frequency' command is executed.
14:33:12 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:12 INFO  : Context for 'APU' is selected.
14:33:12 INFO  : System reset is completed.
14:33:15 INFO  : 'after 3000' command is executed.
14:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:33:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:17 INFO  : Context for 'APU' is selected.
14:33:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:19 INFO  : Context for 'APU' is selected.
14:33:19 INFO  : 'ps7_init' command is executed.
14:33:19 INFO  : 'ps7_post_config' command is executed.
14:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:19 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:19 INFO  : Memory regions updated for context APU
14:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:19 INFO  : 'con' command is executed.
14:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:33:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:34:35 INFO  : Disconnected from the channel tcfchan#4.
14:48:56 INFO  : Registering command handlers for SDK TCF services
14:48:57 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
14:48:59 INFO  : XSCT server has started successfully.
14:48:59 INFO  : Successfully done setting XSCT server connection channel  
14:48:59 INFO  : Successfully done setting SDK workspace  
14:48:59 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:48:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:49:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731217708684,  Project:1731216432108
14:49:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:49:02 INFO  : Copied contents of E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:49:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:49:06 INFO  : 
14:49:07 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:49:07 INFO  : Clearing existing target manager status.
14:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:49:42 INFO  : 'jtag frequency' command is executed.
14:49:42 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:42 INFO  : Context for 'APU' is selected.
14:49:42 INFO  : System reset is completed.
14:49:45 INFO  : 'after 3000' command is executed.
14:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:49:47 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:47 INFO  : Context for 'APU' is selected.
14:49:47 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:47 INFO  : Context for 'APU' is selected.
14:49:48 INFO  : 'ps7_init' command is executed.
14:49:48 INFO  : 'ps7_post_config' command is executed.
14:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:48 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:48 INFO  : Memory regions updated for context APU
14:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:48 INFO  : 'con' command is executed.
14:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:49:48 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:50:16 INFO  : Disconnected from the channel tcfchan#1.
14:57:09 INFO  : Registering command handlers for SDK TCF services
14:57:09 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
14:57:11 INFO  : XSCT server has started successfully.
14:57:11 INFO  : Successfully done setting XSCT server connection channel  
14:57:11 INFO  : Successfully done setting SDK workspace  
14:57:11 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:57:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:57:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731218200095,  Project:1731217708684
14:57:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:57:14 INFO  : Copied contents of E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:57:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:57:37 INFO  : 
14:57:38 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:57:38 INFO  : Clearing existing target manager status.
14:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:58:11 INFO  : 'jtag frequency' command is executed.
14:58:11 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:11 INFO  : Context for 'APU' is selected.
14:58:11 INFO  : System reset is completed.
14:58:14 INFO  : 'after 3000' command is executed.
14:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:58:16 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:16 INFO  : Context for 'APU' is selected.
14:58:16 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:16 INFO  : Context for 'APU' is selected.
14:58:17 INFO  : 'ps7_init' command is executed.
14:58:17 INFO  : 'ps7_post_config' command is executed.
14:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:17 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:17 INFO  : Memory regions updated for context APU
14:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:17 INFO  : 'con' command is executed.
14:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:58:17 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
14:59:19 INFO  : Disconnected from the channel tcfchan#1.
16:22:23 INFO  : Registering command handlers for SDK TCF services
16:22:23 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
16:22:25 INFO  : XSCT server has started successfully.
16:22:25 INFO  : Successfully done setting XSCT server connection channel  
16:22:25 INFO  : Successfully done setting SDK workspace  
16:22:25 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
16:22:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:22:53 INFO  : 'jtag frequency' command is executed.
16:22:53 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:53 INFO  : Context for 'APU' is selected.
16:22:53 INFO  : System reset is completed.
16:22:56 INFO  : 'after 3000' command is executed.
16:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:22:59 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:59 INFO  : Context for 'APU' is selected.
16:22:59 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:59 INFO  : Context for 'APU' is selected.
16:22:59 INFO  : 'ps7_init' command is executed.
16:22:59 INFO  : 'ps7_post_config' command is executed.
16:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:59 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:00 INFO  : Memory regions updated for context APU
16:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:00 INFO  : 'con' command is executed.
16:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:23:00 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
16:25:09 INFO  : Disconnected from the channel tcfchan#1.
16:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:25:10 INFO  : 'jtag frequency' command is executed.
16:25:10 INFO  : Sourcing of 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : System reset is completed.
16:25:13 INFO  : 'after 3000' command is executed.
16:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:25:16 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:16 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:18 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : 'ps7_init' command is executed.
16:25:18 INFO  : 'ps7_post_config' command is executed.
16:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:18 INFO  : The application 'E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW2/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:18 INFO  : Memory regions updated for context APU
16:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:19 INFO  : 'con' command is executed.
16:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:25:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW2\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
16:25:39 INFO  : Disconnected from the channel tcfchan#2.
