

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:31:12 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   56|  68581|   56|  68581|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |               |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row   |   55|  68580| 55 ~ 6858 |          -|          -| 1 ~ 10 |    no    |
        | + Output_Col  |   46|   6663| 46 ~ 1332 |          -|          -|  1 ~ 5 |    no    |
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_19)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_44)
	7  / (tmp_44)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_44 & tmp_25_1)
	2  / (!tmp_25_1) | (tmp_44)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %in_data) nounwind, !map !23"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_data) nounwind, !map !29"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %row_in) nounwind, !map !33"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %col_in) nounwind, !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %kernel) nounwind, !map !43"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_row) nounwind, !map !49"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_col) nounwind, !map !53"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind"   --->   Operation 20 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind"   --->   Operation 21 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind"   --->   Operation 22 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind"   --->   Operation 23 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer = alloca [25 x i32], align 16" [conv2D.c:87]   --->   Operation 24 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %row_in_read, 1" [conv2D.c:90]   --->   Operation 25 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_s = sub i32 %tmp, %kernel_size_row_read" [conv2D.c:90]   --->   Operation 26 'sub' 'tmp_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = add i32 %col_in_read, 1" [conv2D.c:97]   --->   Operation 27 'add' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_18 = sub i32 %tmp_17, %kernel_size_col_read" [conv2D.c:97]   --->   Operation 28 'sub' 'tmp_18' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%index_row_out = phi i31 [ 0, %0 ], [ %index_row_out_1, %6 ]"   --->   Operation 30 'phi' 'index_row_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %6 ]"   --->   Operation 31 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i38 %phi_mul to i15"   --->   Operation 32 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 33 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%index_row_out_cast = zext i31 %index_row_out to i32" [conv2D.c:90]   --->   Operation 34 'zext' 'index_row_out_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %index_row_out_cast, %tmp_s" [conv2D.c:90]   --->   Operation 35 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.52ns)   --->   "%index_row_out_1 = add i31 1, %index_row_out" [conv2D.c:90]   --->   Operation 36 'add' 'index_row_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %2, label %7" [conv2D.c:90]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.20ns)   --->   "call fastcc void @initializeBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:94]   --->   Operation 38 'call' <Predicate = (tmp_19)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:110]   --->   Operation 39 'ret' <Predicate = (!tmp_19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 41 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:91]   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @initializeBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:94]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)" [conv2D.c:97]   --->   Operation 44 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%tmp_18_op_op = add i32 %tmp_18, 1" [conv2D.c:97]   --->   Operation 45 'add' 'tmp_18_op_op' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18_op_op, i32 31)" [conv2D.c:97]   --->   Operation 46 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg = xor i32 %tmp_18, -1" [conv2D.c:97]   --->   Operation 47 'xor' 'p_neg' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [conv2D.c:97]   --->   Operation 48 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.52ns) (out node of the LUT)   --->   "%p_neg_t = sub i31 0, %p_lshr" [conv2D.c:97]   --->   Operation 49 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_40 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_18_op_op, i32 1, i32 31)" [conv2D.c:97]   --->   Operation 50 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_41 = select i1 %tmp_39, i31 %p_neg_t, i31 %tmp_40" [conv2D.c:97]   --->   Operation 51 'select' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_42 = select i1 %tmp_38, i31 0, i31 %tmp_41" [conv2D.c:97]   --->   Operation 52 'select' 'tmp_42' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_42, i1 false)" [conv2D.c:97]   --->   Operation 53 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:97]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%index_col_out = phi i32 [ 0, %2 ], [ %index_col_out_1_1, %5 ]" [conv2D.c:97]   --->   Operation 55 'phi' 'index_col_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3)"   --->   Operation 56 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_44 = icmp eq i32 %index_col_out, %tmp_43" [conv2D.c:97]   --->   Operation 57 'icmp' 'tmp_44' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %6, label %4" [conv2D.c:97]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.76ns)   --->   "%tmp_23 = call fastcc i32 @calculateConvolution([25 x i32]* %buffer, [1000 x i32]* %kernel, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:101]   --->   Operation 59 'call' 'tmp_23' <Predicate = (!tmp_44)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%tmp_23 = call fastcc i32 @calculateConvolution([25 x i32]* %buffer, [1000 x i32]* %kernel, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:101]   --->   Operation 60 'call' 'tmp_23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %index_col_out to i15" [conv2D.c:104]   --->   Operation 61 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.94ns)   --->   "%tmp_24 = add i15 %tmp_37, %tmp_45" [conv2D.c:104]   --->   Operation 62 'add' 'tmp_24' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i15 %tmp_24 to i64" [conv2D.c:104]   --->   Operation 63 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_25_cast" [conv2D.c:104]   --->   Operation 64 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %tmp_23, i32* %out_data_addr, align 4" [conv2D.c:104]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.79>
ST_6 : Operation 66 [2/2] (6.79ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 66 'call' <Predicate = true> <Delay = 6.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 67 'specloopname' <Predicate = (!tmp_44)> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 68 'call' <Predicate = (!tmp_44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%index_col_out_1_s = or i32 %index_col_out, 1" [conv2D.c:97]   --->   Operation 69 'or' 'index_col_out_1_s' <Predicate = (!tmp_44)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.47ns)   --->   "%tmp_25_1 = icmp slt i32 %index_col_out_1_s, %tmp_18" [conv2D.c:97]   --->   Operation 70 'icmp' 'tmp_25_1' <Predicate = (!tmp_44)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_25_1, label %5, label %6" [conv2D.c:97]   --->   Operation 71 'br' <Predicate = (!tmp_44)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.55ns)   --->   "%index_col_out_1_1 = add nsw i32 2, %index_col_out" [conv2D.c:97]   --->   Operation 72 'add' 'index_col_out_1_1' <Predicate = (!tmp_44 & tmp_25_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_8) nounwind" [conv2D.c:109]   --->   Operation 73 'specregionend' 'empty' <Predicate = (!tmp_25_1) | (tmp_44)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 74 'br' <Predicate = (!tmp_25_1) | (tmp_44)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 75 [2/2] (1.76ns)   --->   "%tmp_25 = call fastcc i32 @calculateConvolution([25 x i32]* %buffer, [1000 x i32]* %kernel, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:101]   --->   Operation 75 'call' 'tmp_25' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.19>
ST_9 : Operation 76 [1/2] (0.00ns)   --->   "%tmp_25 = call fastcc i32 @calculateConvolution([25 x i32]* %buffer, [1000 x i32]* %kernel, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:101]   --->   Operation 76 'call' 'tmp_25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i32 %index_col_out_1_s to i15" [conv2D.c:104]   --->   Operation 77 'trunc' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.94ns)   --->   "%tmp_26 = add i15 %tmp_37, %tmp_46" [conv2D.c:104]   --->   Operation 78 'add' 'tmp_26' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i15 %tmp_26 to i64" [conv2D.c:104]   --->   Operation 79 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%out_data_addr_1 = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_27_cast" [conv2D.c:104]   --->   Operation 80 'getelementptr' 'out_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %tmp_25, i32* %out_data_addr_1, align 4" [conv2D.c:104]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 6.79>
ST_10 : Operation 82 [2/2] (6.79ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %index_col_out_1_s, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 82 'call' <Predicate = true> <Delay = 6.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out, i32 %index_col_out_1_s, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:97]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	wire read on port 'kernel_size_col' [16]  (0 ns)
	'sub' operation ('tmp_18', conv2D.c:97) [24]  (4.37 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'phi' operation ('index_row_out') with incoming values : ('index_row_out', conv2D.c:90) [27]  (0 ns)
	'call' operation (conv2D.c:94) to 'initializeBuffer' [39]  (3.21 ns)

 <State 3>: 3.29ns
The critical path consists of the following:
	'add' operation ('tmp_18_op_op', conv2D.c:97) [41]  (2.55 ns)
	'select' operation ('tmp_41', conv2D.c:97) [47]  (0 ns)
	'select' operation ('tmp_42', conv2D.c:97) [48]  (0.733 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('index_col_out', conv2D.c:97) with incoming values : ('index_col_out_1_1', conv2D.c:97) [52]  (0 ns)
	'icmp' operation ('tmp_44', conv2D.c:97) [54]  (2.47 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_24', conv2D.c:104) [60]  (1.94 ns)
	'getelementptr' operation ('out_data_addr', conv2D.c:104) [62]  (0 ns)
	'store' operation (conv2D.c:104) of variable 'tmp_23', conv2D.c:101 on array 'out_data' [63]  (3.25 ns)

 <State 6>: 6.79ns
The critical path consists of the following:
	'call' operation (conv2D.c:107) to 'updateBuffer' [64]  (6.79 ns)

 <State 7>: 2.55ns
The critical path consists of the following:
	'add' operation ('index_col_out_1_1', conv2D.c:97) [76]  (2.55 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'call' operation ('tmp_25', conv2D.c:101) to 'calculateConvolution' [69]  (1.77 ns)

 <State 9>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_26', conv2D.c:104) [71]  (1.94 ns)
	'getelementptr' operation ('out_data_addr_1', conv2D.c:104) [73]  (0 ns)
	'store' operation (conv2D.c:104) of variable 'tmp_25', conv2D.c:101 on array 'out_data' [74]  (3.25 ns)

 <State 10>: 6.79ns
The critical path consists of the following:
	'call' operation (conv2D.c:107) to 'updateBuffer' [75]  (6.79 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
