============================================================
   Tang Dynasty, V4.1.389
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.389/bin/td.exe
   Built at =   12:28:42 Mar  8 2018
   Run by =     Administrator
   Run Date =   Sat May  5 09:59:40 2018

   Run on =     Y1YBFM96WTED81W
============================================================
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.102521s wall, 1.092007s user + 0.062400s system = 1.154407s CPU (104.7%)

CMD-006 : used memory is 105 MB, reserved memory is 81 MB, peak memory is 105 MB
CMD-004 : start command "import_db F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "import_db F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000000101111001100 -f F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 751 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.245899s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (97.7%)

CMD-006 : used memory is 227 MB, reserved memory is 202 MB, peak memory is 230 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  32.919492s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (2.4%)

CMD-006 : used memory is 233 MB, reserved memory is 207 MB, peak memory is 234 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  34.490026s wall, 1.965613s user + 0.046800s system = 2.012413s CPU (5.8%)

CMD-006 : used memory is 233 MB, reserved memory is 207 MB, peak memory is 234 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000000101111001100 -f F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 751 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.374314s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (97.6%)

CMD-006 : used memory is 252 MB, reserved memory is 218 MB, peak memory is 257 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  32.925375s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (2.2%)

CMD-006 : used memory is 255 MB, reserved memory is 221 MB, peak memory is 257 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  34.627753s wall, 2.012413s user + 0.062400s system = 2.074813s CPU (6.0%)

CMD-006 : used memory is 255 MB, reserved memory is 221 MB, peak memory is 257 MB
GUI-001 : Download success!
