

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213'
================================================================
* Date:           Mon Apr 10 18:42:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     100|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       29|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       29|     163|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_4_fu_380_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln75_fu_368_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln76_fu_460_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln77_fu_434_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln75_fu_362_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln76_fu_386_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln75_6_fu_400_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln75_fu_392_p3    |    select|   0|  0|   7|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 100|          57|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten131_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_pp_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_rr_load                 |   9|          2|    7|         14|
    |indvar_flatten131_fu_116                 |   9|          2|   13|         26|
    |pp_fu_112                                |   9|          2|    7|         14|
    |rr_fu_108                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   55|        110|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |indvar_flatten131_fu_116  |  13|   0|   13|          0|
    |pp_fu_112                 |   7|   0|    7|          0|
    |rr_fu_108                 |   7|   0|    7|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  29|   0|   29|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213|  return value|
|dp_matrix_V_address0     |  out|    8|   ap_memory|                                                    dp_matrix_V|         array|
|dp_matrix_V_ce0          |  out|    1|   ap_memory|                                                    dp_matrix_V|         array|
|dp_matrix_V_we0          |  out|    1|   ap_memory|                                                    dp_matrix_V|         array|
|dp_matrix_V_d0           |  out|    9|   ap_memory|                                                    dp_matrix_V|         array|
|dp_matrix_V_1_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_1|         array|
|dp_matrix_V_1_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_1|         array|
|dp_matrix_V_1_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_1|         array|
|dp_matrix_V_1_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_1|         array|
|dp_matrix_V_2_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_2|         array|
|dp_matrix_V_2_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_2|         array|
|dp_matrix_V_2_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_2|         array|
|dp_matrix_V_2_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_2|         array|
|dp_matrix_V_3_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_3|         array|
|dp_matrix_V_3_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_3|         array|
|dp_matrix_V_3_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_3|         array|
|dp_matrix_V_3_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_3|         array|
|dp_matrix_V_4_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_4|         array|
|dp_matrix_V_4_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_4|         array|
|dp_matrix_V_4_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_4|         array|
|dp_matrix_V_4_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_4|         array|
|dp_matrix_V_5_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_5|         array|
|dp_matrix_V_5_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_5|         array|
|dp_matrix_V_5_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_5|         array|
|dp_matrix_V_5_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_5|         array|
|dp_matrix_V_6_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_6|         array|
|dp_matrix_V_6_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_6|         array|
|dp_matrix_V_6_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_6|         array|
|dp_matrix_V_6_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_6|         array|
|dp_matrix_V_7_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_7|         array|
|dp_matrix_V_7_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_7|         array|
|dp_matrix_V_7_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_7|         array|
|dp_matrix_V_7_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_7|         array|
|dp_matrix_V_8_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_8|         array|
|dp_matrix_V_8_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_8|         array|
|dp_matrix_V_8_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_8|         array|
|dp_matrix_V_8_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_8|         array|
|dp_matrix_V_9_address0   |  out|    8|   ap_memory|                                                  dp_matrix_V_9|         array|
|dp_matrix_V_9_ce0        |  out|    1|   ap_memory|                                                  dp_matrix_V_9|         array|
|dp_matrix_V_9_we0        |  out|    1|   ap_memory|                                                  dp_matrix_V_9|         array|
|dp_matrix_V_9_d0         |  out|    9|   ap_memory|                                                  dp_matrix_V_9|         array|
|dp_matrix_V_10_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_10|         array|
|dp_matrix_V_10_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_10|         array|
|dp_matrix_V_10_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_10|         array|
|dp_matrix_V_10_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_10|         array|
|dp_matrix_V_11_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_11|         array|
|dp_matrix_V_11_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_11|         array|
|dp_matrix_V_11_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_11|         array|
|dp_matrix_V_11_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_11|         array|
|dp_matrix_V_12_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_12|         array|
|dp_matrix_V_12_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_12|         array|
|dp_matrix_V_12_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_12|         array|
|dp_matrix_V_12_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_12|         array|
|dp_matrix_V_13_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_13|         array|
|dp_matrix_V_13_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_13|         array|
|dp_matrix_V_13_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_13|         array|
|dp_matrix_V_13_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_13|         array|
|dp_matrix_V_14_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_14|         array|
|dp_matrix_V_14_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_14|         array|
|dp_matrix_V_14_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_14|         array|
|dp_matrix_V_14_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_14|         array|
|dp_matrix_V_15_address0  |  out|    8|   ap_memory|                                                 dp_matrix_V_15|         array|
|dp_matrix_V_15_ce0       |  out|    1|   ap_memory|                                                 dp_matrix_V_15|         array|
|dp_matrix_V_15_we0       |  out|    1|   ap_memory|                                                 dp_matrix_V_15|         array|
|dp_matrix_V_15_d0        |  out|    9|   ap_memory|                                                 dp_matrix_V_15|         array|
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

