// Seed: 3876101170
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    input wor id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    output wor id_18
);
  assign id_10 = id_11;
  wire id_20;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  tri1 id_3,
    output wire id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  module_0(
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_4,
      id_0,
      id_1,
      id_3,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4
  );
  assign id_15 = 1'h0;
endmodule
