Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: RAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : RAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Module <RAM> compiled
No errors in compilation
Analysis of file <"RAM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RAM> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001010"
	MEM_SIZE = "00000000000000000000000100000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RAM>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001010
	MEM_SIZE = 32'sb00000000000000000000000100000000
Module <RAM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <RAM> has a constant value of 100000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RAM>.
    Related source file is "RAM.v".
WARNING:Xst:1872 - Variable <n> is used but never assigned.
    Found 10-bit tristate buffer for signal <Dout>.
    Found 2560-bit register for signal <MEM>.
    Found 10-bit register for signal <TMP_Dout>.
INFO:Xst:738 - HDL ADVISOR - 2560 flip-flops were inferred for signal <MEM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2570 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <RAM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 257
 10-bit register                                       : 257
# Multiplexers                                         : 1
 10-bit 256-to-1 multiplexer                           : 1
# Tristates                                            : 1
 10-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2570
 Flip-Flops                                            : 2570
# Multiplexers                                         : 1
 10-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM, actual ratio is 222.
Optimizing block <RAM> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <RAM>, final ratio is 222.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2570
 Flip-Flops                                            : 2570

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RAM.ngr
Top Level Output File Name         : RAM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 2828
#      LUT2                        : 1
#      LUT3                        : 1321
#      LUT4                        : 276
#      MUXF5                       : 660
#      MUXF6                       : 330
#      MUXF7                       : 160
#      MUXF8                       : 80
# FlipFlops/Latches                : 2570
#      FDE                         : 10
#      FDRE                        : 2560
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 21
#      OBUFT                       : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                     2132  out of    960   222% (*) 
 Number of Slice Flip Flops:           2570  out of   1920   133% (*) 
 Number of 4 input LUTs:               1598  out of   1920    83%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of     66    48%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2570  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.218ns (Maximum Frequency: 191.644MHz)
   Minimum input arrival time before clock: 6.735ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: 6.357ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.218ns (frequency: 191.644MHz)
  Total number of paths / destination ports: 2560 / 10
-------------------------------------------------------------------------
Delay:               5.218ns (Levels of Logic = 8)
  Source:            MEM_0_0 (FF)
  Destination:       TMP_Dout_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: MEM_0_0 to TMP_Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.514   0.426  MEM_0_0 (MEM_0_0)
     LUT3:I1->O            1   0.612   0.000  Mmux__COND_1_172 (Mmux__COND_1_172)
     MUXF5:I0->O           1   0.278   0.000  Mmux__COND_1_15_f5_1 (Mmux__COND_1_15_f52)
     MUXF6:I0->O           1   0.451   0.000  Mmux__COND_1_13_f6_1 (Mmux__COND_1_13_f62)
     MUXF7:I0->O           1   0.451   0.000  Mmux__COND_1_11_f7_1 (Mmux__COND_1_11_f72)
     MUXF8:I0->O           1   0.451   0.426  Mmux__COND_1_9_f8_1 (Mmux__COND_1_9_f82)
     LUT3:I1->O            1   0.612   0.000  Mmux__COND_1_6 (Mmux__COND_1_6)
     MUXF5:I0->O           1   0.278   0.000  Mmux__COND_1_4_f5 (Mmux__COND_1_4_f5)
     MUXF6:I0->O           1   0.451   0.000  Mmux__COND_1_2_f6 (_COND_1<0>)
     FDE:D                     0.268          TMP_Dout_0
    ----------------------------------------
    Total                      5.218ns (4.366ns logic, 0.852ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 33300 / 7700
-------------------------------------------------------------------------
Offset:              6.735ns (Levels of Logic = 9)
  Source:            ADDR<0> (PAD)
  Destination:       TMP_Dout_0 (FF)
  Destination Clock: CLK rising

  Data Path: ADDR<0> to TMP_Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1284   1.106   1.351  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  Mmux__COND_1_11 (Mmux__COND_1_11)
     MUXF5:I1->O           1   0.278   0.000  Mmux__COND_1_10_f5 (Mmux__COND_1_10_f5)
     MUXF6:I1->O           1   0.451   0.000  Mmux__COND_1_9_f6 (Mmux__COND_1_9_f6)
     MUXF7:I1->O           1   0.451   0.000  Mmux__COND_1_8_f7 (Mmux__COND_1_8_f7)
     MUXF8:I1->O           1   0.451   0.426  Mmux__COND_1_7_f8 (Mmux__COND_1_7_f8)
     LUT3:I1->O            1   0.612   0.000  Mmux__COND_1_4 (Mmux__COND_1_4)
     MUXF5:I1->O           1   0.278   0.000  Mmux__COND_1_3_f5 (Mmux__COND_1_3_f5)
     MUXF6:I1->O           1   0.451   0.000  Mmux__COND_1_2_f6 (_COND_1<0>)
     FDE:D                     0.268          TMP_Dout_0
    ----------------------------------------
    Total                      6.735ns (4.958ns logic, 1.776ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            TMP_Dout_9 (FF)
  Destination:       Dout<9> (PAD)
  Source Clock:      CLK rising

  Data Path: TMP_Dout_9 to Dout<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  TMP_Dout_9 (TMP_Dout_9)
     OBUFT:I->O                3.169          Dout_9_OBUFT (Dout<9>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               6.357ns (Levels of Logic = 3)
  Source:            WE (PAD)
  Destination:       Dout<9> (PAD)

  Data Path: WE to Dout<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  WE_IBUF (WE_IBUF)
     LUT2:I0->O           10   0.612   0.750  Dout_and0000_inv1 (Dout_and0000_inv)
     OBUFT:T->O                3.169          Dout_9_OBUFT (Dout<9>)
    ----------------------------------------
    Total                      6.357ns (4.887ns logic, 1.470ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.85 secs
 
--> 

Total memory usage is 310472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

