/*

 Copyright (c) 2017 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

*/

#ifndef __PHYCONF_H__
#define __PHYCONF_H__

#ifndef __INCLUDE_CONFIGS__
#error "phyconf.h is for common.h only"
#endif


/*****************************************************************************
 *
 *
 * NPI/PCIe chip port assignment
 * Assign the chip port number of NPI
 * Assign the chip port number of PCIe
 *
 ****************************************************************************/
/* When NPI_CHIP_PORT=0x1F, the NPI port acts as a normal port */
#define NPI_ACT_NORMAL_PORT 0x1F

#if defined(FERRET_F11)
#define NPI_CHIP_PORT       NPI_ACT_NORMAL_PORT
//#define NPI_CHIP_PORT       9
#elif defined(FERRET_F5)
#define NPI_CHIP_PORT       NPI_ACT_NORMAL_PORT
//#define NPI_CHIP_PORT       10
#elif defined(FERRET_F10P) || defined(FERRET_F4P)
#define PCIE_CHIP_PORT      10
#endif
 
 
/*****************************************************************************
 *
 *
 * Select PHY parts
 *
 *
 *
 ****************************************************************************/
#if defined(FERRET_F11) && defined(NPI_CHIP_PORT)
#define VTSS_COBRA      1 /* Enables support of VSC8211, VSC8221 */
#else
#define VTSS_COBRA      0
#endif

#define VTSS_QUATTRO    0 /* Enables support of VSC8224, VSC8234, VSC8244 */
#define VTSS_SPYDER     0 /* Enables support of VSC8538, VSC8558, VSC8658 */
#define VTSS_ENZO       0 /* Enables support of VSC8664 */

#if defined(LUTON26_L10) || defined(LUTON26_L16) || defined(LUTON26_L25)
#define VTSS_ATOM12     1 /* Enables support of VSC8512, VSC8522 */
#define VTSS_ATOM12_A   0
#define VTSS_ATOM12_B   0
#define VTSS_ATOM12_C   0
#define VTSS_ATOM12_D   1
#else
#define VTSS_ATOM12     0
#define VTSS_ATOM12_A   0
#define VTSS_ATOM12_B   0
#define VTSS_ATOM12_C   0
#define VTSS_ATOM12_D   0
#endif

#define VTSS_TESLA      0 /* Enables support of VSC8504, VSC8552 */
#define VTSS_TESLA_A    0
#define VTSS_TESLA_B    0
#define VTSS_TESLA_D    0

#if defined(FERRET_F11) || defined(FERRET_F10P)
#define VTSS_ELISE      1 /* Enables support of VSC8514 */
#define VTSS_ELISE_A    1
#else
#define VTSS_ELISE      0
#define VTSS_ELISE_A    0
#endif

/*****************************************************************************
 *
 *
 * Frame gap settings
 *
 *
 *
 ****************************************************************************/

/*****************************************************************************
 *
 *
 * Mode and clock settings
 *
 *
 *
 ****************************************************************************/

/*****************************************************************************
 *
 *
 * PHY mode settings
 *
 *
 *
 ****************************************************************************/

#if VTSS_QUATTRO
#define VTSS_REG_23 0x1a24
#endif

/*****************************************************************************
 *
 *
 * Possibly macro for reading current speed and duplex of PHY
 *
 *
 *
 ****************************************************************************/

/*
** Define a macro that reads info about speed and duplex mode
** from the PHY associated with port_no.
** It must update link_mode bit 0 and 1 with the current speed:
** bit 1:0 = 00:     No link
** bit 1:0 = 01: 1000 Mbit/s
** bit 1:0 = 10:  100 Mbit/s
** bit 1:0 = 11:   10 Mbit/s
**
** and bit 4 with current duplex mode:
** bit 4 = 0: half duplex
** bit 4 = 1: full duplex
*/
#define PHY_READ_SPEED_AND_FDX(port_no, reg_val, link_mode) {     \
}

/*****************************************************************************
 *
 *
 * PHY register 9 settings
 *
 *
 *
 ****************************************************************************/

/*
 * Define pattern to write to PHY register 9 for 1000BASE-T control.
 */
#define PHY_REG_9_CONFIG 0x0600

/*****************************************************************************
 *
 *
 * PHY LED settings
 *
 *
 *
 ****************************************************************************/

/* LED0-2 display only copper status; LED3 display fiber status only */
#define PHY_LED_MODE     0x7031
#define PHY_LED_MODE_SFP 0x7eee

/*****************************************************************************
 *
 *
 * Mapping between physical ports and PHYs
 *
 *
 *
 ****************************************************************************/
#if defined(LUTON26_L25)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
 0xa -- Auto selection via SFP info
** Settings at CPORT_MAPTO_MIIMADDR only care when CPORT_MAPTO_MIIMBUS is 0/1.

Luton25 port number:
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,xx,25
  -------------------------------------------------------------------------- */
#define CPORT_MAPTO_MIIMADDR  { \
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11, 0, 0}

#define CPORT_MAPTO_MIIMBUS { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 9}

#define CPORT_MAPTO_COMA_MODE_DISABLE { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0}


/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { \
  0, 12}

#elif defined(LUTON26_L16)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
** Settings at CPORT_MAPTO_MIIMADDR only care when CPORT_MAPTO_MIIMBUS is 0/1.

Luton16 port number:
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11,xx,xx,xx,xx,16,xx,xx,19,xx,xx,xx,xx,24,25
  -------------------------------------------------------------------------- */
#ifdef LUTON26_L16_QSGMII_EXT_PHY
#define CPORT_MAPTO_MIIMADDR  { \
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11, 0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}

#define CPORT_MAPTO_MIIMBUS { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7}

#define CPORT_MAPTO_COMA_MODE_DISABLE { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
#else
#define CPORT_MAPTO_MIIMADDR  { \
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2, 3}

#define CPORT_MAPTO_MIIMBUS { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 7, 7, 7, 7, 1, 7, 7, 1, 7, 7, 7, 7, 1, 1}

#define CPORT_MAPTO_COMA_MODE_DISABLE { \
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
#endif /* LUTON26_L16_QSGMII_EXT_PHY */


/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { \
  0}

#elif defined(LUTON26_L16)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
** Settings at CPORT_MAPTO_MIIMADDR only care when CPORT_MAPTO_MIIMBUS is 0/1.

Luton10 port number:
  0, 1, 2, 3, 4, 5, 6, 7, x, x,xx,xx,xx,xx,xx,xx,xx,xx,xx,xx,xx,xx,xx,xx,24,25
  -------------------------------------------------------------------------- */
#define CPORT_MAPTO_MIIMADDR  { \
  0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}

#define CPORT_MAPTO_MIIMBUS { \
  0, 0, 0, 0, 0, 0, 0, 0, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 9, 9}

#define CPORT_MAPTO_COMA_MODE_DISABLE { \
  0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}

/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { \
  0}

#elif defined(FERRET_F11)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
 0xa -- Auto selection via SFP info
** CPORT_MAPTO_MIIMADDR is MII address when CPORT_MAPTO_MIIMBUS is 0/1.
** CPORT_MAPTO_MIIMADDR is GPIO pin for I2C clock when CPORT_MAPTO_MIIMBUS is not 0/1. 0xFF means unsed.

** Refer to the same mapping in hwconf.h
   -------------------------------------------
   | 2(D5) | 4(D7) | 6(D1) | 8(D3) | 10(D10) |
   -------------------------------------------
   | 1(D4) | 3(D6) | 5(D0) | 7(D2) |  9( D8) |    NPI: 11(D9)
   -------------------------------------------

F11 port number: The array size need to refer the definition NO_OF_CHIP_PORTS in common.h
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
  -------------------------------------------------------------------------- */
#if defined(NPI_CHIP_PORT)
    // Chip port (zero-based) --> mac_if_type_t
    #define CPORT_MAPTO_MIIMBUS         { 0, 0, 0, 0, 1, 1, 1, 1, 0xa, 1, 0xa }

    // Chip port (zero-based) --> MIIM address
    #define CPORT_MAPTO_MIIMADDR        { 0, 1, 2, 3, 4, 5, 6, 7, 20 /* I2C_clk(gpio pin, when 0xa) */ , 0x1c /* NPI daughter board */, 21 /* I2C_clk(gpio pin, when 0xa) */ }

#else // None NPI
    // Chip port (zero-based) --> mac_if_type_t
    #define CPORT_MAPTO_MIIMBUS         { 0, 0, 0, 0, 1, 1, 1, 1, 0xa, 7, 0xa }

    // Chip port (zero-based) --> MIIM address
    #define CPORT_MAPTO_MIIMADDR        { 0, 1, 2, 3, 4, 5, 6, 7, 20 /* I2C_clk(gpio pin, when 0xa) */ , 0, 21 /* I2C_clk(gpio pin, when 0xa) */ }
#endif // NPI_CHIP_PORT

#define CPORT_MAPTO_COMA_MODE_DISABLE   { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }


/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { \
  0}

#elif defined(FERRET_F10P)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
 0xa -- Auto selection via SFP info
** CPORT_MAPTO_MIIMADDR is MII address when CPORT_MAPTO_MIIMBUS is 0/1.
** CPORT_MAPTO_MIIMADDR is GPIO pin for I2C clock when CPORT_MAPTO_MIIMBUS is not 0/1. 0xFF means unsed.

** Refer to the same mapping in hwconf.h
   ------------------------------------------
   | 2(D5) | 4(D7) | 6(D1) | 8(D3) | 10(D9) |
   ------------------------------------------
   | 1(D4) | 3(D6) | 5(D0) | 7(D2) |  9(D8) |   PCIe: (D10)
   ------------------------------------------

F10P port number: The array size need to refer the definition NO_OF_CHIP_PORTS in common.h
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
  -------------------------------------------------------------------------- */
// Chip port (zero-based) --> MIIM address
#define CPORT_MAPTO_MIIMADDR            { 0, 1, 2, 3, 4, 5, 6, 7, 20 /* I2C_clk(gpio pin, when 0xa) */, 21 /* I2C_clk(gpio pin, when 0xa) */, 0 }

// Chip port (zero-based) --> mac_if_type_t
#define CPORT_MAPTO_MIIMBUS             { 0, 0, 0, 0, 1, 1, 1, 1, 0xa, 0xa, 7 }

#define CPORT_MAPTO_COMA_MODE_DISABLE   { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }


/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { 0 }


#elif defined(FERRET_F5)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
 0xa -- Auto selection via SFP info
** CPORT_MAPTO_MIIMADDR is MII address when CPORT_MAPTO_MIIMBUS is 0/1.
** CPORT_MAPTO_MIIMADDR is GPIO pin for I2C clock when CPORT_MAPTO_MIIMBUS is not 0/1. 0xFF means unsed.

** Refer to the same mapping in hwconf.h
   --------------------------------------
   | x | x | 2(D1) | 4(D3) | NPI: 5(D10)|
   --------------------------------------
   | x | x | 1(D0) | 3(D2) |   x        |
   --------------------------------------

Ferret port number: The array size need to refer the definition NO_OF_CHIP_PORTS in common.h
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
  -------------------------------------------------------------------------- */
#if defined(NPI_CHIP_PORT)
    // Chip port (zero-based) --> MIIM address
    #define CPORT_MAPTO_MIIMADDR        { 0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 21 /* (SFP2) I2C_clk(gpio pin, when 0xa) */ }

    // Chip port (zero-based) --> mac_if_type_t
    #define CPORT_MAPTO_MIIMBUS         { 0, 0, 0, 0, 7, 7, 7, 7, 7, 7, 0xa }

#else // None NPI
    // Chip port (zero-based) --> MIIM address
    #define CPORT_MAPTO_MIIMADDR        { 0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0 }

    // Chip port (zero-based) --> mac_if_type_t
    #define CPORT_MAPTO_MIIMBUS         { 0, 0, 0, 0, 7, 7, 7, 7, 7, 7, 7 }
#endif // NPI_CHIP_PORT

#define CPORT_MAPTO_COMA_MODE_DISABLE   { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }


/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { 0 }

#elif defined(FERRET_F4P)

/*
** Define mapping between port numbers and PHYs. For each port specify the
** PHY number of the PHY connected to the port. And for each port specify
** the MIIM number of the management bus for the connected PHY.

** Codes used in CPORT_MAPTO_MIIMBUS: Refer to mac_if_type_t, it is defined in h2pcs1g.h
   0 -- MII 0 to internal PHY
   1 -- MII 1 to external PHY
   2 -- SGMII directly via MAC
   7 -- Unconnected
   8 -- 100FX directly via MAC
   9 -- SerDes directly via MAC
 0xa -- Auto selection via SFP info
** CPORT_MAPTO_MIIMADDR is MII address when CPORT_MAPTO_MIIMBUS is 0/1.
** CPORT_MAPTO_MIIMADDR is GPIO pin for I2C clock when CPORT_MAPTO_MIIMBUS is not 0/1. 0xFF means unsed.

** Refer to the same mapping in hwconf.h
   -------------------------
   | x | x | 2(D1) | 4(D3) |
   -------------------------
   | x | x | 1(D0) | 3(D2) |    PCIe: (D10)
   -------------------------

F5 port number: The array size need to refer the definition NO_OF_CHIP_PORTS in common.h
  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
  -------------------------------------------------------------------------- */
// Chip port (zero-based) --> MIIM address
#define CPORT_MAPTO_MIIMADDR            { 0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0 }

// Chip port (zero-based) --> mac_if_type_t
#define CPORT_MAPTO_MIIMBUS             { 0, 0, 0, 0, 7, 7, 7, 7, 7, 7, 7 }

#define CPORT_MAPTO_COMA_MODE_DISABLE   { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }

/*
** Define GPIO port numbers of PHYs. For each port specify the
** PHY number of the PHY connected to the port.
 */
#define PHY_GPIO_PORT   { 0 }

#else
#error "Not defined yet: phy mapping"
#endif

/*****************************************************************************
 *
 *
 * Enabling/disabling of echo mode in 10 Mbps half-duplex
 *
 *
 *
 ****************************************************************************/


/*
** Define macros for disabling/enabling echo mode.
** On some PHYs echo mode must be disabled at 10 Mbps in half-duplex
** mode to work together with the MAC.
*/

#define PHY_DISABLE_ECHO_MODE(port_no) \
    phy_write_masked(port_no, 0x16, (ushort) 1 << 13, (ushort) 1 << 13)

#define PHY_ENABLE_ECHO_MODE(port_no) \
    phy_write_masked(port_no, 0x16, (ushort) 0 << 13, (ushort) 1 << 13)


/*****************************************************************************
 *
 *
 * Enabling/disabling PHY id check
 *
 *
 *
 ****************************************************************************/

/*
** Define whether PHY ids should be checked as run-time check.
** Set PHY_ID_CHECK to 1 to enable check, or to 0 to disable check.
*/
#define PHY_ID_CHECK 0

/*
** Define PHY id to be checked if PHY_ID_CHECK is set to 1
** Set PHY_OUI_MSB to the expected value of register 2.
*/
#define PHY_OUI_MSB 0x000F




/*****************************************************************************
 *
 *
 * SFP module configuration
 *
 *
 ****************************************************************************/

/*
** Set SFP_NUM to number of SFP modules. If no SFPs, set it to 0, and the
** remaining SFP configuration is don't care.
*/

#define SFP_RATE_SEL_GPIO       4
#define SFP_MODULE_DETECT_GPIO  3
#define SFP_TX_DISABLE_GPIO     2

#define SFP_MODULE_GPIO_PORT    12

/*****************************************************************************
 *
 *
 * Option for controlling flow control mode when auto-negotiation failed and
 * the fell back to half-duplex mode.
 *
 * This is applicable with the following criterion:
 * - In Unmanaged software.
 * - Auto-negotiation failed.
 *
 *
 ****************************************************************************/
#define PHY_AN_FAIL_FLOW_CTRL_MODE  (0)


/*****************************************************************************
 *
 *
 * Options for controlling flow control mode when the auto-negotiation result
 * is half-duplex.
 *
 * This is applicable with the following criterion:
 * - In Unmanaged software.
 * - Auto-negotiation failed or auto-negotiation succeeded with half duplex
 *   agreement.
 *
 *
 ****************************************************************************/
#define PHY_HDX_FLOW_CTRL_MODE      (0)

#endif /* __PHYCONF_H__ */

/****************************************************************************/
/*                                                                          */
/*  End of file.                                                            */
/*                                                                          */
/****************************************************************************/
