
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e310  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000960  0800e4f0  0800e4f0  0001e4f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee50  0800ee50  00021240  2**0
                  CONTENTS
  4 .ARM          00000000  0800ee50  0800ee50  00021240  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ee50  0800ee50  00021240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee50  0800ee50  0001ee50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee54  0800ee54  0001ee54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001240  20000000  0800ee58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20001240  08010098  00021240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200016e0  08010098  000216e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021240  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029cbf  00000000  00000000  00021270  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000057dc  00000000  00000000  0004af2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e20  00000000  00000000  00050710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ad0  00000000  00000000  00052530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000303ad  00000000  00000000  00054000  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00020ea6  00000000  00000000  000843ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001248d7  00000000  00000000  000a5253  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c9b2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008720  00000000  00000000  001c9ba8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001240 	.word	0x20001240
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e4d8 	.word	0x0800e4d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001244 	.word	0x20001244
 800021c:	0800e4d8 	.word	0x0800e4d8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <DM_Init>:
 *
 *
 *
 */
void DM_Init()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000bfc:	f00a fa7a 	bl	800b0f4 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c00:	2003      	movs	r0, #3
 8000c02:	f00a fe67 	bl	800b8d4 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c06:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c0a:	f00a fc7b 	bl	800b504 <ILI9341_Fill_Screen>

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <DM_PostInit>:
 *
 *
 *
 */
void DM_PostInit()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2301      	movs	r3, #1
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	220a      	movs	r2, #10
 8000c28:	210a      	movs	r1, #10
 8000c2a:	4807      	ldr	r0, [pc, #28]	; (8000c48 <DM_PostInit+0x34>)
 8000c2c:	f00a fa10 	bl	800b050 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c34:	f004 fcfe 	bl	8005634 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000c38:	f000 fc24 	bl	8001484 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000c3c:	4803      	ldr	r0, [pc, #12]	; (8000c4c <DM_PostInit+0x38>)
 8000c3e:	f00b fcf1 	bl	800c624 <puts>
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	0800e4f0 	.word	0x0800e4f0
 8000c4c:	0800e500 	.word	0x0800e500

08000c50 <DM_DisplayFormattedOutput>:

void DM_DisplayFormattedOutput()
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b091      	sub	sp, #68	; 0x44
 8000c54:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
 8000c5a:	f107 0320 	add.w	r3, r7, #32
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000c66:	2346      	movs	r3, #70	; 0x46
 8000c68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t out_hertz_y = 50;
 8000c6c:	2332      	movs	r3, #50	; 0x32
 8000c6e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	char out_decibels[8] = "";
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	2300      	movs	r3, #0
 8000c78:	61bb      	str	r3, [r7, #24]
	uint8_t out_decibels_x = 70;
 8000c7a:	2346      	movs	r3, #70	; 0x46
 8000c7c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	uint8_t out_decibels_y = 80;
 8000c80:	2350      	movs	r3, #80	; 0x50
 8000c82:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	float volts_per_thou = 0.00075;
 8000c86:	4b6c      	ldr	r3, [pc, #432]	; (8000e38 <DM_DisplayFormattedOutput+0x1e8>)
 8000c88:	62fb      	str	r3, [r7, #44]	; 0x2c
	char out_dcvolts[10] = "";
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000c98:	2346      	movs	r3, #70	; 0x46
 8000c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t out_dcvolts_y = 110;
 8000c9e:	236e      	movs	r3, #110	; 0x6e
 8000ca0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000ca4:	f002 fe1c 	bl	80038e0 <SM_GetOutputInHertz>
 8000ca8:	ee10 3a10 	vmov	r3, s0
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fc73 	bl	8000598 <__aeabi_f2d>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	460c      	mov	r4, r1
 8000cb6:	f107 001c 	add.w	r0, r7, #28
 8000cba:	e9cd 3400 	strd	r3, r4, [sp]
 8000cbe:	4a5f      	ldr	r2, [pc, #380]	; (8000e3c <DM_DisplayFormattedOutput+0x1ec>)
 8000cc0:	210d      	movs	r1, #13
 8000cc2:	f00b fcb7 	bl	800c634 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000cc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000cca:	b299      	uxth	r1, r3
 8000ccc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	f107 001c 	add.w	r0, r7, #28
 8000cd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cda:	9301      	str	r3, [sp, #4]
 8000cdc:	2303      	movs	r3, #3
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f00a f9b5 	bl	800b050 <ILI9341_Draw_Text>

	// display output in decibels
	if(GO_GetGainInDecibels(GO_GetOutputGain()) < 0)
 8000ce6:	f002 fdd3 	bl	8003890 <GO_GetOutputGain>
 8000cea:	4603      	mov	r3, r0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f002 fcd1 	bl	8003694 <GO_GetGainInDecibels>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	da06      	bge.n	8000d06 <DM_DisplayFormattedOutput+0xb6>
		snprintf(out_decibels, sizeof(out_decibels), "AMP OFF");
 8000cf8:	4a51      	ldr	r2, [pc, #324]	; (8000e40 <DM_DisplayFormattedOutput+0x1f0>)
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d02:	e883 0003 	stmia.w	r3, {r0, r1}
	if(GO_GetGainInDecibels(GO_GetOutputGain()) == 0)
 8000d06:	f002 fdc3 	bl	8003890 <GO_GetOutputGain>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f002 fcc1 	bl	8003694 <GO_GetGainInDecibels>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d10c      	bne.n	8000d32 <DM_DisplayFormattedOutput+0xe2>
		snprintf(out_decibels, sizeof(out_decibels), "  %2d dB", GO_GetGainInDecibels(GO_GetOutputGain()));
 8000d18:	f002 fdba 	bl	8003890 <GO_GetOutputGain>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 fcb8 	bl	8003694 <GO_GetGainInDecibels>
 8000d24:	4603      	mov	r3, r0
 8000d26:	f107 0014 	add.w	r0, r7, #20
 8000d2a:	4a46      	ldr	r2, [pc, #280]	; (8000e44 <DM_DisplayFormattedOutput+0x1f4>)
 8000d2c:	2108      	movs	r1, #8
 8000d2e:	f00b fc81 	bl	800c634 <sniprintf>
	if(GO_GetGainInDecibels(GO_GetOutputGain()) > 0)
 8000d32:	f002 fdad 	bl	8003890 <GO_GetOutputGain>
 8000d36:	4603      	mov	r3, r0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f002 fcab 	bl	8003694 <GO_GetGainInDecibels>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	dd0c      	ble.n	8000d5e <DM_DisplayFormattedOutput+0x10e>
		snprintf(out_decibels, sizeof(out_decibels), " +%2d dB", GO_GetGainInDecibels(GO_GetOutputGain()));
 8000d44:	f002 fda4 	bl	8003890 <GO_GetOutputGain>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f002 fca2 	bl	8003694 <GO_GetGainInDecibels>
 8000d50:	4603      	mov	r3, r0
 8000d52:	f107 0014 	add.w	r0, r7, #20
 8000d56:	4a3c      	ldr	r2, [pc, #240]	; (8000e48 <DM_DisplayFormattedOutput+0x1f8>)
 8000d58:	2108      	movs	r1, #8
 8000d5a:	f00b fc6b 	bl	800c634 <sniprintf>

	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000d5e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000d62:	b299      	uxth	r1, r3
 8000d64:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	f107 0014 	add.w	r0, r7, #20
 8000d6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d72:	9301      	str	r3, [sp, #4]
 8000d74:	2303      	movs	r3, #3
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	2300      	movs	r3, #0
 8000d7a:	f00a f969 	bl	800b050 <ILI9341_Draw_Text>

	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000d7e:	f002 fa19 	bl	80031b4 <BO_GetOutputBias>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d103      	bne.n	8000d90 <DM_DisplayFormattedOutput+0x140>
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	637b      	str	r3, [r7, #52]	; 0x34
 8000d8e:	e00b      	b.n	8000da8 <DM_DisplayFormattedOutput+0x158>
 8000d90:	f002 fa10 	bl	80031b4 <BO_GetOutputBias>
 8000d94:	ee07 0a90 	vmov	s15, r0
 8000d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d9c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000da8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000daa:	f7ff fbf5 	bl	8000598 <__aeabi_f2d>
 8000dae:	4603      	mov	r3, r0
 8000db0:	460c      	mov	r4, r1
 8000db2:	f107 0008 	add.w	r0, r7, #8
 8000db6:	e9cd 3400 	strd	r3, r4, [sp]
 8000dba:	4a24      	ldr	r2, [pc, #144]	; (8000e4c <DM_DisplayFormattedOutput+0x1fc>)
 8000dbc:	210a      	movs	r1, #10
 8000dbe:	f00b fc39 	bl	800c634 <sniprintf>
	//if(DM_AddDigitPadding(dc_volts, out_dcvolts, sizeof(out_dcvolts)) == 0)
	//{
		if(BO_GetBiasPolarity())
 8000dc2:	f002 f9a5 	bl	8003110 <BO_GetBiasPolarity>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d018      	beq.n	8000dfe <DM_DisplayFormattedOutput+0x1ae>
		{
			char symbol[2] = "+\0";
 8000dcc:	4b20      	ldr	r3, [pc, #128]	; (8000e50 <DM_DisplayFormattedOutput+0x200>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	80bb      	strh	r3, [r7, #4]
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000dd2:	f107 0208 	add.w	r2, r7, #8
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	4611      	mov	r1, r2
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f00b fc5e 	bl	800c69c <strcat>
 8000de0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000de4:	b299      	uxth	r1, r3
 8000de6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df0:	9301      	str	r3, [sp, #4]
 8000df2:	2303      	movs	r3, #3
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2300      	movs	r3, #0
 8000df8:	f00a f92a 	bl	800b050 <ILI9341_Draw_Text>
		{
			char symbol[2] = "-\0";
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
		}
	//}
}
 8000dfc:	e017      	b.n	8000e2e <DM_DisplayFormattedOutput+0x1de>
			char symbol[2] = "-\0";
 8000dfe:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <DM_DisplayFormattedOutput+0x204>)
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	803b      	strh	r3, [r7, #0]
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e04:	f107 0208 	add.w	r2, r7, #8
 8000e08:	463b      	mov	r3, r7
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f00b fc45 	bl	800c69c <strcat>
 8000e12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000e16:	b299      	uxth	r1, r3
 8000e18:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e22:	9301      	str	r3, [sp, #4]
 8000e24:	2303      	movs	r3, #3
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f00a f911 	bl	800b050 <ILI9341_Draw_Text>
}
 8000e2e:	bf00      	nop
 8000e30:	373c      	adds	r7, #60	; 0x3c
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd90      	pop	{r4, r7, pc}
 8000e36:	bf00      	nop
 8000e38:	3a449ba6 	.word	0x3a449ba6
 8000e3c:	0800e510 	.word	0x0800e510
 8000e40:	0800e51c 	.word	0x0800e51c
 8000e44:	0800e524 	.word	0x0800e524
 8000e48:	0800e530 	.word	0x0800e530
 8000e4c:	0800e53c 	.word	0x0800e53c
 8000e50:	0800e544 	.word	0x0800e544
 8000e54:	0800e548 	.word	0x0800e548

08000e58 <DM_UpdateDisplay>:
 *
 *
 */

void DM_UpdateDisplay()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af02      	add	r7, sp, #8


	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 8000e5e:	4b4c      	ldr	r3, [pc, #304]	; (8000f90 <DM_UpdateDisplay+0x138>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d002      	beq.n	8000e6c <DM_UpdateDisplay+0x14>
 		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawFuncSelectMenu();
 8000e66:	f000 f8b7 	bl	8000fd8 <_DrawFuncSelectMenu>
 8000e6a:	e071      	b.n	8000f50 <DM_UpdateDisplay+0xf8>
	}
	else if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 8000e6c:	4b49      	ldr	r3, [pc, #292]	; (8000f94 <DM_UpdateDisplay+0x13c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <DM_UpdateDisplay+0x26>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		DM_DisplayFormattedOutput();
 8000e74:	f7ff feec 	bl	8000c50 <DM_DisplayFormattedOutput>
		_DrawGainSelectMenu();
 8000e78:	f000 fa92 	bl	80013a0 <_DrawGainSelectMenu>
 8000e7c:	e068      	b.n	8000f50 <DM_UpdateDisplay+0xf8>
	}
	else if(eNextFreqMenuStatus)		//  frequency menu enabled
 8000e7e:	4b46      	ldr	r3, [pc, #280]	; (8000f98 <DM_UpdateDisplay+0x140>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d02a      	beq.n	8000edc <DM_UpdateDisplay+0x84>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000e86:	2300      	movs	r3, #0
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e92:	220a      	movs	r2, #10
 8000e94:	211e      	movs	r1, #30
 8000e96:	4841      	ldr	r0, [pc, #260]	; (8000f9c <DM_UpdateDisplay+0x144>)
 8000e98:	f00a f8da 	bl	800b050 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("1Hz", 24, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("100Hz", 93, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("1KHz", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("100KHz", 247, 210, BLACK, 2, RED);
*/
		switch(eNextFreqMenuStatus)
 8000e9c:	4b3e      	ldr	r3, [pc, #248]	; (8000f98 <DM_UpdateDisplay+0x140>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	2b03      	cmp	r3, #3
 8000ea4:	d853      	bhi.n	8000f4e <DM_UpdateDisplay+0xf6>
 8000ea6:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <DM_UpdateDisplay+0x54>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000ebd 	.word	0x08000ebd
 8000eb0:	08000ec7 	.word	0x08000ec7
 8000eb4:	08000ecd 	.word	0x08000ecd
 8000eb8:	08000ed7 	.word	0x08000ed7
		{
			case ENABLE_FREQ_MAIN_MENU:

				DM_DisplayFormattedOutput();
 8000ebc:	f7ff fec8 	bl	8000c50 <DM_DisplayFormattedOutput>

				FreqMenu_DrawFreqMainMenu();
 8000ec0:	f000 fb8c 	bl	80015dc <FreqMenu_DrawFreqMainMenu>

				break;
 8000ec4:	e044      	b.n	8000f50 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_PRESET_MENU:
				FreqMenu_DrawFreqPresetMenu();
 8000ec6:	f000 fbc3 	bl	8001650 <FreqMenu_DrawFreqPresetMenu>
				break;
 8000eca:	e041      	b.n	8000f50 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_ADJUST_MENU:

				DM_DisplayFormattedOutput();
 8000ecc:	f7ff fec0 	bl	8000c50 <DM_DisplayFormattedOutput>

				FreqMenu_DrawFreqAdjustMenu();
 8000ed0:	f001 fe02 	bl	8002ad8 <FreqMenu_DrawFreqAdjustMenu>

				break;
 8000ed4:	e03c      	b.n	8000f50 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_SWEEP_MENU:
				FreqMenu_DrawFreqSweepMenu();
 8000ed6:	f001 fe2f 	bl	8002b38 <FreqMenu_DrawFreqSweepMenu>
				break;
 8000eda:	e039      	b.n	8000f50 <DM_UpdateDisplay+0xf8>
			default:
				break;
		}

	}
	else if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 8000edc:	4b30      	ldr	r3, [pc, #192]	; (8000fa0 <DM_UpdateDisplay+0x148>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d004      	beq.n	8000eee <DM_UpdateDisplay+0x96>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		DM_DisplayFormattedOutput();
 8000ee4:	f7ff feb4 	bl	8000c50 <DM_DisplayFormattedOutput>
		_DrawBiasSelectMenu();
 8000ee8:	f000 fa8e 	bl	8001408 <_DrawBiasSelectMenu>
 8000eec:	e030      	b.n	8000f50 <DM_UpdateDisplay+0xf8>
	}
	else
	{
		DM_DisplayFormattedOutput();
 8000eee:	f7ff feaf 	bl	8000c50 <DM_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000ef2:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000ef6:	9301      	str	r3, [sp, #4]
 8000ef8:	2302      	movs	r3, #2
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2300      	movs	r3, #0
 8000efe:	22d2      	movs	r2, #210	; 0xd2
 8000f00:	210a      	movs	r1, #10
 8000f02:	4828      	ldr	r0, [pc, #160]	; (8000fa4 <DM_UpdateDisplay+0x14c>)
 8000f04:	f00a f8a4 	bl	800b050 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000f08:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	2302      	movs	r3, #2
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2300      	movs	r3, #0
 8000f14:	22d2      	movs	r2, #210	; 0xd2
 8000f16:	2164      	movs	r1, #100	; 0x64
 8000f18:	4823      	ldr	r0, [pc, #140]	; (8000fa8 <DM_UpdateDisplay+0x150>)
 8000f1a:	f00a f899 	bl	800b050 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000f1e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	2302      	movs	r3, #2
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2300      	movs	r3, #0
 8000f2a:	22d2      	movs	r2, #210	; 0xd2
 8000f2c:	21af      	movs	r1, #175	; 0xaf
 8000f2e:	481f      	ldr	r0, [pc, #124]	; (8000fac <DM_UpdateDisplay+0x154>)
 8000f30:	f00a f88e 	bl	800b050 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8000f34:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	22d2      	movs	r2, #210	; 0xd2
 8000f42:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f46:	481a      	ldr	r0, [pc, #104]	; (8000fb0 <DM_UpdateDisplay+0x158>)
 8000f48:	f00a f882 	bl	800b050 <ILI9341_Draw_Text>
 8000f4c:	e000      	b.n	8000f50 <DM_UpdateDisplay+0xf8>
				break;
 8000f4e:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char tim1tmp[5] = "";
 8000f50:	2300      	movs	r3, #0
 8000f52:	603b      	str	r3, [r7, #0]
 8000f54:	2300      	movs	r3, #0
 8000f56:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, tim1tmp, sizeof(tim1tmp)) == 0)
 8000f58:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <DM_UpdateDisplay+0x15c>)
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	4639      	mov	r1, r7
 8000f60:	2205      	movs	r2, #5
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fad0 	bl	8001508 <DM_AddDigitPadding>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10b      	bne.n	8000f86 <DM_UpdateDisplay+0x12e>
		ILI9341_Draw_Text(tim1tmp, 260, 180, BLACK, 2, RED);
 8000f6e:	4638      	mov	r0, r7
 8000f70:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	2302      	movs	r3, #2
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	22b4      	movs	r2, #180	; 0xb4
 8000f7e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f82:	f00a f865 	bl	800b050 <ILI9341_Draw_Text>
/*
	if((TIM1->SR & TIM_SR_IDXF) == TIM_SR_IDXF)
	{
		TIM1->SR &= ~(TIM_SR_IDXF);
	}*/
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000125c 	.word	0x2000125c
 8000f94:	2000125d 	.word	0x2000125d
 8000f98:	2000125e 	.word	0x2000125e
 8000f9c:	0800e54c 	.word	0x0800e54c
 8000fa0:	2000125f 	.word	0x2000125f
 8000fa4:	0800e55c 	.word	0x0800e55c
 8000fa8:	0800e564 	.word	0x0800e564
 8000fac:	0800e56c 	.word	0x0800e56c
 8000fb0:	0800e574 	.word	0x0800e574
 8000fb4:	40012c00 	.word	0x40012c00

08000fb8 <DM_ShowFuncSelectMenu>:
 *
 *
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 8000fc2:	4a04      	ldr	r2, [pc, #16]	; (8000fd4 <DM_ShowFuncSelectMenu+0x1c>)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	7013      	strb	r3, [r2, #0]
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	2000125c 	.word	0x2000125c

08000fd8 <_DrawFuncSelectMenu>:
 *
 *
 *
 */
void _DrawFuncSelectMenu()
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fea:	220a      	movs	r2, #10
 8000fec:	210a      	movs	r1, #10
 8000fee:	48b4      	ldr	r0, [pc, #720]	; (80012c0 <_DrawFuncSelectMenu+0x2e8>)
 8000ff0:	f00a f82e 	bl	800b050 <ILI9341_Draw_Text>

	switch(FuncO_GetOutputMode())
 8000ff4:	f002 fb42 	bl	800367c <FuncO_GetOutputMode>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b05      	cmp	r3, #5
 8000ffc:	f200 81b1 	bhi.w	8001362 <_DrawFuncSelectMenu+0x38a>
 8001000:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <_DrawFuncSelectMenu+0x30>)
 8001002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001006:	bf00      	nop
 8001008:	08001021 	.word	0x08001021
 800100c:	080010a7 	.word	0x080010a7
 8001010:	0800112d 	.word	0x0800112d
 8001014:	080011b3 	.word	0x080011b3
 8001018:	08001239 	.word	0x08001239
 800101c:	080012dd 	.word	0x080012dd
	{
		case Sine_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8001020:	2300      	movs	r3, #0
 8001022:	9301      	str	r3, [sp, #4]
 8001024:	2302      	movs	r3, #2
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800102c:	2232      	movs	r2, #50	; 0x32
 800102e:	210a      	movs	r1, #10
 8001030:	48a4      	ldr	r0, [pc, #656]	; (80012c4 <_DrawFuncSelectMenu+0x2ec>)
 8001032:	f00a f80d 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001036:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	2302      	movs	r3, #2
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2300      	movs	r3, #0
 8001042:	2246      	movs	r2, #70	; 0x46
 8001044:	210a      	movs	r1, #10
 8001046:	48a0      	ldr	r0, [pc, #640]	; (80012c8 <_DrawFuncSelectMenu+0x2f0>)
 8001048:	f00a f802 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800104c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	2302      	movs	r3, #2
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2300      	movs	r3, #0
 8001058:	225a      	movs	r2, #90	; 0x5a
 800105a:	210a      	movs	r1, #10
 800105c:	489b      	ldr	r0, [pc, #620]	; (80012cc <_DrawFuncSelectMenu+0x2f4>)
 800105e:	f009 fff7 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8001062:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	2302      	movs	r3, #2
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2300      	movs	r3, #0
 800106e:	226e      	movs	r2, #110	; 0x6e
 8001070:	210a      	movs	r1, #10
 8001072:	4897      	ldr	r0, [pc, #604]	; (80012d0 <_DrawFuncSelectMenu+0x2f8>)
 8001074:	f009 ffec 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	2302      	movs	r3, #2
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2300      	movs	r3, #0
 8001084:	2282      	movs	r2, #130	; 0x82
 8001086:	210a      	movs	r1, #10
 8001088:	4892      	ldr	r0, [pc, #584]	; (80012d4 <_DrawFuncSelectMenu+0x2fc>)
 800108a:	f009 ffe1 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800108e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001092:	9301      	str	r3, [sp, #4]
 8001094:	2302      	movs	r3, #2
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2300      	movs	r3, #0
 800109a:	2296      	movs	r2, #150	; 0x96
 800109c:	210a      	movs	r1, #10
 800109e:	488e      	ldr	r0, [pc, #568]	; (80012d8 <_DrawFuncSelectMenu+0x300>)
 80010a0:	f009 ffd6 	bl	800b050 <ILI9341_Draw_Text>
			break;
 80010a4:	e15d      	b.n	8001362 <_DrawFuncSelectMenu+0x38a>
		case Square_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80010a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	2302      	movs	r3, #2
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2300      	movs	r3, #0
 80010b2:	2232      	movs	r2, #50	; 0x32
 80010b4:	210a      	movs	r1, #10
 80010b6:	4883      	ldr	r0, [pc, #524]	; (80012c4 <_DrawFuncSelectMenu+0x2ec>)
 80010b8:	f009 ffca 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 80010bc:	2300      	movs	r3, #0
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	2302      	movs	r3, #2
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c8:	2246      	movs	r2, #70	; 0x46
 80010ca:	210a      	movs	r1, #10
 80010cc:	487e      	ldr	r0, [pc, #504]	; (80012c8 <_DrawFuncSelectMenu+0x2f0>)
 80010ce:	f009 ffbf 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80010d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	2302      	movs	r3, #2
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2300      	movs	r3, #0
 80010de:	225a      	movs	r2, #90	; 0x5a
 80010e0:	210a      	movs	r1, #10
 80010e2:	487a      	ldr	r0, [pc, #488]	; (80012cc <_DrawFuncSelectMenu+0x2f4>)
 80010e4:	f009 ffb4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80010e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	2302      	movs	r3, #2
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2300      	movs	r3, #0
 80010f4:	226e      	movs	r2, #110	; 0x6e
 80010f6:	210a      	movs	r1, #10
 80010f8:	4875      	ldr	r0, [pc, #468]	; (80012d0 <_DrawFuncSelectMenu+0x2f8>)
 80010fa:	f009 ffa9 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80010fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	2302      	movs	r3, #2
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2300      	movs	r3, #0
 800110a:	2282      	movs	r2, #130	; 0x82
 800110c:	210a      	movs	r1, #10
 800110e:	4871      	ldr	r0, [pc, #452]	; (80012d4 <_DrawFuncSelectMenu+0x2fc>)
 8001110:	f009 ff9e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	2302      	movs	r3, #2
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2300      	movs	r3, #0
 8001120:	2296      	movs	r2, #150	; 0x96
 8001122:	210a      	movs	r1, #10
 8001124:	486c      	ldr	r0, [pc, #432]	; (80012d8 <_DrawFuncSelectMenu+0x300>)
 8001126:	f009 ff93 	bl	800b050 <ILI9341_Draw_Text>
			break;
 800112a:	e11a      	b.n	8001362 <_DrawFuncSelectMenu+0x38a>
		case Saw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800112c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	2302      	movs	r3, #2
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2300      	movs	r3, #0
 8001138:	2232      	movs	r2, #50	; 0x32
 800113a:	210a      	movs	r1, #10
 800113c:	4861      	ldr	r0, [pc, #388]	; (80012c4 <_DrawFuncSelectMenu+0x2ec>)
 800113e:	f009 ff87 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2302      	movs	r3, #2
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2300      	movs	r3, #0
 800114e:	2246      	movs	r2, #70	; 0x46
 8001150:	210a      	movs	r1, #10
 8001152:	485d      	ldr	r0, [pc, #372]	; (80012c8 <_DrawFuncSelectMenu+0x2f0>)
 8001154:	f009 ff7c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8001158:	2300      	movs	r3, #0
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	2302      	movs	r3, #2
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001164:	225a      	movs	r2, #90	; 0x5a
 8001166:	210a      	movs	r1, #10
 8001168:	4858      	ldr	r0, [pc, #352]	; (80012cc <_DrawFuncSelectMenu+0x2f4>)
 800116a:	f009 ff71 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800116e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2302      	movs	r3, #2
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2300      	movs	r3, #0
 800117a:	226e      	movs	r2, #110	; 0x6e
 800117c:	210a      	movs	r1, #10
 800117e:	4854      	ldr	r0, [pc, #336]	; (80012d0 <_DrawFuncSelectMenu+0x2f8>)
 8001180:	f009 ff66 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001184:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001188:	9301      	str	r3, [sp, #4]
 800118a:	2302      	movs	r3, #2
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2300      	movs	r3, #0
 8001190:	2282      	movs	r2, #130	; 0x82
 8001192:	210a      	movs	r1, #10
 8001194:	484f      	ldr	r0, [pc, #316]	; (80012d4 <_DrawFuncSelectMenu+0x2fc>)
 8001196:	f009 ff5b 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800119a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800119e:	9301      	str	r3, [sp, #4]
 80011a0:	2302      	movs	r3, #2
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2300      	movs	r3, #0
 80011a6:	2296      	movs	r2, #150	; 0x96
 80011a8:	210a      	movs	r1, #10
 80011aa:	484b      	ldr	r0, [pc, #300]	; (80012d8 <_DrawFuncSelectMenu+0x300>)
 80011ac:	f009 ff50 	bl	800b050 <ILI9341_Draw_Text>
			break;
 80011b0:	e0d7      	b.n	8001362 <_DrawFuncSelectMenu+0x38a>
		case RevSaw_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80011b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	2302      	movs	r3, #2
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2300      	movs	r3, #0
 80011be:	2232      	movs	r2, #50	; 0x32
 80011c0:	210a      	movs	r1, #10
 80011c2:	4840      	ldr	r0, [pc, #256]	; (80012c4 <_DrawFuncSelectMenu+0x2ec>)
 80011c4:	f009 ff44 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80011c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	2302      	movs	r3, #2
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2300      	movs	r3, #0
 80011d4:	2246      	movs	r2, #70	; 0x46
 80011d6:	210a      	movs	r1, #10
 80011d8:	483b      	ldr	r0, [pc, #236]	; (80012c8 <_DrawFuncSelectMenu+0x2f0>)
 80011da:	f009 ff39 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80011de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	2302      	movs	r3, #2
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2300      	movs	r3, #0
 80011ea:	225a      	movs	r2, #90	; 0x5a
 80011ec:	210a      	movs	r1, #10
 80011ee:	4837      	ldr	r0, [pc, #220]	; (80012cc <_DrawFuncSelectMenu+0x2f4>)
 80011f0:	f009 ff2e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 80011f4:	2300      	movs	r3, #0
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	2302      	movs	r3, #2
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001200:	226e      	movs	r2, #110	; 0x6e
 8001202:	210a      	movs	r1, #10
 8001204:	4832      	ldr	r0, [pc, #200]	; (80012d0 <_DrawFuncSelectMenu+0x2f8>)
 8001206:	f009 ff23 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800120a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	2302      	movs	r3, #2
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2300      	movs	r3, #0
 8001216:	2282      	movs	r2, #130	; 0x82
 8001218:	210a      	movs	r1, #10
 800121a:	482e      	ldr	r0, [pc, #184]	; (80012d4 <_DrawFuncSelectMenu+0x2fc>)
 800121c:	f009 ff18 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001220:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	2302      	movs	r3, #2
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2300      	movs	r3, #0
 800122c:	2296      	movs	r2, #150	; 0x96
 800122e:	210a      	movs	r1, #10
 8001230:	4829      	ldr	r0, [pc, #164]	; (80012d8 <_DrawFuncSelectMenu+0x300>)
 8001232:	f009 ff0d 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001236:	e094      	b.n	8001362 <_DrawFuncSelectMenu+0x38a>
		case Triangle_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	2302      	movs	r3, #2
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2300      	movs	r3, #0
 8001244:	2232      	movs	r2, #50	; 0x32
 8001246:	210a      	movs	r1, #10
 8001248:	481e      	ldr	r0, [pc, #120]	; (80012c4 <_DrawFuncSelectMenu+0x2ec>)
 800124a:	f009 ff01 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800124e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2302      	movs	r3, #2
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2300      	movs	r3, #0
 800125a:	2246      	movs	r2, #70	; 0x46
 800125c:	210a      	movs	r1, #10
 800125e:	481a      	ldr	r0, [pc, #104]	; (80012c8 <_DrawFuncSelectMenu+0x2f0>)
 8001260:	f009 fef6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001264:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2302      	movs	r3, #2
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2300      	movs	r3, #0
 8001270:	225a      	movs	r2, #90	; 0x5a
 8001272:	210a      	movs	r1, #10
 8001274:	4815      	ldr	r0, [pc, #84]	; (80012cc <_DrawFuncSelectMenu+0x2f4>)
 8001276:	f009 feeb 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800127a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	2302      	movs	r3, #2
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2300      	movs	r3, #0
 8001286:	226e      	movs	r2, #110	; 0x6e
 8001288:	210a      	movs	r1, #10
 800128a:	4811      	ldr	r0, [pc, #68]	; (80012d0 <_DrawFuncSelectMenu+0x2f8>)
 800128c:	f009 fee0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8001290:	2300      	movs	r3, #0
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	2302      	movs	r3, #2
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800129c:	2282      	movs	r2, #130	; 0x82
 800129e:	210a      	movs	r1, #10
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <_DrawFuncSelectMenu+0x2fc>)
 80012a2:	f009 fed5 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80012a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	2302      	movs	r3, #2
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2300      	movs	r3, #0
 80012b2:	2296      	movs	r2, #150	; 0x96
 80012b4:	210a      	movs	r1, #10
 80012b6:	4808      	ldr	r0, [pc, #32]	; (80012d8 <_DrawFuncSelectMenu+0x300>)
 80012b8:	f009 feca 	bl	800b050 <ILI9341_Draw_Text>
			break;
 80012bc:	e051      	b.n	8001362 <_DrawFuncSelectMenu+0x38a>
 80012be:	bf00      	nop
 80012c0:	0800e57c 	.word	0x0800e57c
 80012c4:	0800e58c 	.word	0x0800e58c
 80012c8:	0800e594 	.word	0x0800e594
 80012cc:	0800e5a0 	.word	0x0800e5a0
 80012d0:	0800e5a8 	.word	0x0800e5a8
 80012d4:	0800e5b4 	.word	0x0800e5b4
 80012d8:	0800e5c0 	.word	0x0800e5c0
		case Impulse_Out_Mode:
			ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80012dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e0:	9301      	str	r3, [sp, #4]
 80012e2:	2302      	movs	r3, #2
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2300      	movs	r3, #0
 80012e8:	2232      	movs	r2, #50	; 0x32
 80012ea:	210a      	movs	r1, #10
 80012ec:	481e      	ldr	r0, [pc, #120]	; (8001368 <_DrawFuncSelectMenu+0x390>)
 80012ee:	f009 feaf 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80012f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	2302      	movs	r3, #2
 80012fa:	9300      	str	r3, [sp, #0]
 80012fc:	2300      	movs	r3, #0
 80012fe:	2246      	movs	r2, #70	; 0x46
 8001300:	210a      	movs	r1, #10
 8001302:	481a      	ldr	r0, [pc, #104]	; (800136c <_DrawFuncSelectMenu+0x394>)
 8001304:	f009 fea4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	2302      	movs	r3, #2
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2300      	movs	r3, #0
 8001314:	225a      	movs	r2, #90	; 0x5a
 8001316:	210a      	movs	r1, #10
 8001318:	4815      	ldr	r0, [pc, #84]	; (8001370 <_DrawFuncSelectMenu+0x398>)
 800131a:	f009 fe99 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800131e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	2302      	movs	r3, #2
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2300      	movs	r3, #0
 800132a:	226e      	movs	r2, #110	; 0x6e
 800132c:	210a      	movs	r1, #10
 800132e:	4811      	ldr	r0, [pc, #68]	; (8001374 <_DrawFuncSelectMenu+0x39c>)
 8001330:	f009 fe8e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001334:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2302      	movs	r3, #2
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2300      	movs	r3, #0
 8001340:	2282      	movs	r2, #130	; 0x82
 8001342:	210a      	movs	r1, #10
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <_DrawFuncSelectMenu+0x3a0>)
 8001346:	f009 fe83 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 800134a:	2300      	movs	r3, #0
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	2302      	movs	r3, #2
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001356:	2296      	movs	r2, #150	; 0x96
 8001358:	210a      	movs	r1, #10
 800135a:	4808      	ldr	r0, [pc, #32]	; (800137c <_DrawFuncSelectMenu+0x3a4>)
 800135c:	f009 fe78 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001360:	bf00      	nop

	}

}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	0800e58c 	.word	0x0800e58c
 800136c:	0800e594 	.word	0x0800e594
 8001370:	0800e5a0 	.word	0x0800e5a0
 8001374:	0800e5a8 	.word	0x0800e5a8
 8001378:	0800e5b4 	.word	0x0800e5b4
 800137c:	0800e5c0 	.word	0x0800e5c0

08001380 <DM_ShowGainSelectMenu>:
 *
 *
 *
 */
void DM_ShowGainSelectMenu(eGainMenu_Status pValue)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
	eNextGainMenuStatus = pValue;
 800138a:	4a04      	ldr	r2, [pc, #16]	; (800139c <DM_ShowGainSelectMenu+0x1c>)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	7013      	strb	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	2000125d 	.word	0x2000125d

080013a0 <_DrawGainSelectMenu>:
 *
 *
 *
 */
void _DrawGainSelectMenu()
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST GAIN", 	40, 10, WHITE, 3, BLACK);
 80013a6:	2300      	movs	r3, #0
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	2303      	movs	r3, #3
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013b2:	220a      	movs	r2, #10
 80013b4:	2128      	movs	r1, #40	; 0x28
 80013b6:	4803      	ldr	r0, [pc, #12]	; (80013c4 <_DrawGainSelectMenu+0x24>)
 80013b8:	f009 fe4a 	bl	800b050 <ILI9341_Draw_Text>
	char gain[4] = "";
	//snprintf(gain, sizeof(gain), "%u", GO_GetOutputGain());
	if(DM_AddDigitPadding((uint16_t)GO_GetOutputGain(), gain, sizeof(gain)) == 0)
		ILI9341_Draw_Text(gain, 250, 150, WHITE, 1, BLACK);
*/
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	0800e5c8 	.word	0x0800e5c8

080013c8 <DM_ShowFreqMenu>:
 *
 *
 *
 */
void DM_ShowFreqMenu(eFreqMenu_Status pValue)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 80013d2:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <DM_ShowFreqMenu+0x1c>)
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	7013      	strb	r3, [r2, #0]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	2000125e 	.word	0x2000125e

080013e8 <DM_ShowBiasSelectMenu>:
 *
 *
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 80013f2:	4a04      	ldr	r2, [pc, #16]	; (8001404 <DM_ShowBiasSelectMenu+0x1c>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	7013      	strb	r3, [r2, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	2000125f 	.word	0x2000125f

08001408 <_DrawBiasSelectMenu>:
 *
 *
 *
 */
void _DrawBiasSelectMenu()
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 800140e:	2300      	movs	r3, #0
 8001410:	9301      	str	r3, [sp, #4]
 8001412:	2303      	movs	r3, #3
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800141a:	220a      	movs	r2, #10
 800141c:	211e      	movs	r1, #30
 800141e:	4803      	ldr	r0, [pc, #12]	; (800142c <_DrawBiasSelectMenu+0x24>)
 8001420:	f009 fe16 	bl	800b050 <ILI9341_Draw_Text>
			char symbol[2] = "-\0";
			ILI9341_Draw_Text(strcat(symbol, bias), 250, 150, WHITE, 1, BLACK);
		}
	}
*/
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	0800e5d4 	.word	0x0800e5d4

08001430 <DM_DigitCount>:
 *
 *
 *
 */
int DM_DigitCount(int num)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	if(num < 10)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b09      	cmp	r3, #9
 800143c:	dc01      	bgt.n	8001442 <DM_DigitCount+0x12>
		return 1;
 800143e:	2301      	movs	r3, #1
 8001440:	e018      	b.n	8001474 <DM_DigitCount+0x44>
	if(num < 100)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b63      	cmp	r3, #99	; 0x63
 8001446:	dc01      	bgt.n	800144c <DM_DigitCount+0x1c>
		return 2;
 8001448:	2302      	movs	r3, #2
 800144a:	e013      	b.n	8001474 <DM_DigitCount+0x44>
	if(num < 1000)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001452:	da01      	bge.n	8001458 <DM_DigitCount+0x28>
		return 3;
 8001454:	2303      	movs	r3, #3
 8001456:	e00d      	b.n	8001474 <DM_DigitCount+0x44>
	if(num < 10000)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f242 720f 	movw	r2, #9999	; 0x270f
 800145e:	4293      	cmp	r3, r2
 8001460:	dc01      	bgt.n	8001466 <DM_DigitCount+0x36>
		return 4;
 8001462:	2304      	movs	r3, #4
 8001464:	e006      	b.n	8001474 <DM_DigitCount+0x44>
	if(num < 100000)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a05      	ldr	r2, [pc, #20]	; (8001480 <DM_DigitCount+0x50>)
 800146a:	4293      	cmp	r3, r2
 800146c:	dc01      	bgt.n	8001472 <DM_DigitCount+0x42>
		return 5;
 800146e:	2305      	movs	r3, #5
 8001470:	e000      	b.n	8001474 <DM_DigitCount+0x44>
	else
		return 0;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	0001869f 	.word	0x0001869f

08001484 <DM_RefreshBackgroundLayout>:
 * Call this only once during init.
 *
 *
 */
void DM_RefreshBackgroundLayout()
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af04      	add	r7, sp, #16


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 800148a:	f009 fe0f 	bl	800b0ac <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <DM_RefreshBackgroundLayout+0x80>)
 8001490:	8818      	ldrh	r0, [r3, #0]
 8001492:	2300      	movs	r3, #0
 8001494:	9302      	str	r3, [sp, #8]
 8001496:	2302      	movs	r3, #2
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2332      	movs	r3, #50	; 0x32
 80014a2:	2250      	movs	r2, #80	; 0x50
 80014a4:	21c8      	movs	r1, #200	; 0xc8
 80014a6:	f009 fc69 	bl	800ad7c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 80014aa:	4b16      	ldr	r3, [pc, #88]	; (8001504 <DM_RefreshBackgroundLayout+0x80>)
 80014ac:	8858      	ldrh	r0, [r3, #2]
 80014ae:	2300      	movs	r3, #0
 80014b0:	9302      	str	r3, [sp, #8]
 80014b2:	2302      	movs	r3, #2
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2332      	movs	r3, #50	; 0x32
 80014be:	2250      	movs	r2, #80	; 0x50
 80014c0:	21c8      	movs	r1, #200	; 0xc8
 80014c2:	f009 fc5b 	bl	800ad7c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 80014c6:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <DM_RefreshBackgroundLayout+0x80>)
 80014c8:	8898      	ldrh	r0, [r3, #4]
 80014ca:	2300      	movs	r3, #0
 80014cc:	9302      	str	r3, [sp, #8]
 80014ce:	2302      	movs	r3, #2
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2332      	movs	r3, #50	; 0x32
 80014da:	2250      	movs	r2, #80	; 0x50
 80014dc:	21c8      	movs	r1, #200	; 0xc8
 80014de:	f009 fc4d 	bl	800ad7c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <DM_RefreshBackgroundLayout+0x80>)
 80014e4:	88d8      	ldrh	r0, [r3, #6]
 80014e6:	2300      	movs	r3, #0
 80014e8:	9302      	str	r3, [sp, #8]
 80014ea:	2302      	movs	r3, #2
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2332      	movs	r3, #50	; 0x32
 80014f6:	2250      	movs	r2, #80	; 0x50
 80014f8:	21c8      	movs	r1, #200	; 0xc8
 80014fa:	f009 fc3f 	bl	800ad7c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000000 	.word	0x20000000

08001508 <DM_AddDigitPadding>:
 *				1 if buflen is invalid size
 *				2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	80fb      	strh	r3, [r7, #6]
 8001514:	4613      	mov	r3, r2
 8001516:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8001518:	88bb      	ldrh	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <DM_AddDigitPadding+0x1c>
 800151e:	88bb      	ldrh	r3, [r7, #4]
 8001520:	2b06      	cmp	r3, #6
 8001522:	d901      	bls.n	8001528 <DM_AddDigitPadding+0x20>
		return 1;
 8001524:	2301      	movs	r3, #1
 8001526:	e048      	b.n	80015ba <DM_AddDigitPadding+0xb2>

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 800152c:	89fb      	ldrh	r3, [r7, #14]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff7e 	bl	8001430 <DM_DigitCount>
 8001534:	4603      	mov	r3, r0
 8001536:	2b05      	cmp	r3, #5
 8001538:	d83e      	bhi.n	80015b8 <DM_AddDigitPadding+0xb0>
 800153a:	a201      	add	r2, pc, #4	; (adr r2, 8001540 <DM_AddDigitPadding+0x38>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	08001559 	.word	0x08001559
 8001544:	08001569 	.word	0x08001569
 8001548:	08001579 	.word	0x08001579
 800154c:	08001589 	.word	0x08001589
 8001550:	08001599 	.word	0x08001599
 8001554:	080015a9 	.word	0x080015a9
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 8001558:	88bb      	ldrh	r3, [r7, #4]
 800155a:	4a1a      	ldr	r2, [pc, #104]	; (80015c4 <DM_AddDigitPadding+0xbc>)
 800155c:	4619      	mov	r1, r3
 800155e:	6838      	ldr	r0, [r7, #0]
 8001560:	f00b f868 	bl	800c634 <sniprintf>
			return 0;
 8001564:	2300      	movs	r3, #0
 8001566:	e028      	b.n	80015ba <DM_AddDigitPadding+0xb2>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 8001568:	88b9      	ldrh	r1, [r7, #4]
 800156a:	89fb      	ldrh	r3, [r7, #14]
 800156c:	4a16      	ldr	r2, [pc, #88]	; (80015c8 <DM_AddDigitPadding+0xc0>)
 800156e:	6838      	ldr	r0, [r7, #0]
 8001570:	f00b f860 	bl	800c634 <sniprintf>
			return 0;
 8001574:	2300      	movs	r3, #0
 8001576:	e020      	b.n	80015ba <DM_AddDigitPadding+0xb2>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 8001578:	88b9      	ldrh	r1, [r7, #4]
 800157a:	89fb      	ldrh	r3, [r7, #14]
 800157c:	4a13      	ldr	r2, [pc, #76]	; (80015cc <DM_AddDigitPadding+0xc4>)
 800157e:	6838      	ldr	r0, [r7, #0]
 8001580:	f00b f858 	bl	800c634 <sniprintf>
			return 0;
 8001584:	2300      	movs	r3, #0
 8001586:	e018      	b.n	80015ba <DM_AddDigitPadding+0xb2>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 8001588:	88b9      	ldrh	r1, [r7, #4]
 800158a:	89fb      	ldrh	r3, [r7, #14]
 800158c:	4a10      	ldr	r2, [pc, #64]	; (80015d0 <DM_AddDigitPadding+0xc8>)
 800158e:	6838      	ldr	r0, [r7, #0]
 8001590:	f00b f850 	bl	800c634 <sniprintf>
			return 0;
 8001594:	2300      	movs	r3, #0
 8001596:	e010      	b.n	80015ba <DM_AddDigitPadding+0xb2>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 8001598:	88b9      	ldrh	r1, [r7, #4]
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	4a0d      	ldr	r2, [pc, #52]	; (80015d4 <DM_AddDigitPadding+0xcc>)
 800159e:	6838      	ldr	r0, [r7, #0]
 80015a0:	f00b f848 	bl	800c634 <sniprintf>
			return 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	e008      	b.n	80015ba <DM_AddDigitPadding+0xb2>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 80015a8:	88b9      	ldrh	r1, [r7, #4]
 80015aa:	89fb      	ldrh	r3, [r7, #14]
 80015ac:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <DM_AddDigitPadding+0xd0>)
 80015ae:	6838      	ldr	r0, [r7, #0]
 80015b0:	f00b f840 	bl	800c634 <sniprintf>
			return 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	e000      	b.n	80015ba <DM_AddDigitPadding+0xb2>

	}

	return 2;
 80015b8:	2302      	movs	r3, #2


}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	0800e61c 	.word	0x0800e61c
 80015c8:	0800e624 	.word	0x0800e624
 80015cc:	0800e62c 	.word	0x0800e62c
 80015d0:	0800e634 	.word	0x0800e634
 80015d4:	0800e63c 	.word	0x0800e63c
 80015d8:	0800e640 	.word	0x0800e640

080015dc <FreqMenu_DrawFreqMainMenu>:
 *
 *
 *
 */
void FreqMenu_DrawFreqMainMenu()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 150, BLACK, 2, WHITE);
 80015e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	2302      	movs	r3, #2
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	2300      	movs	r3, #0
 80015ee:	2296      	movs	r2, #150	; 0x96
 80015f0:	211e      	movs	r1, #30
 80015f2:	4813      	ldr	r0, [pc, #76]	; (8001640 <FreqMenu_DrawFreqMainMenu+0x64>)
 80015f4:	f009 fd2c 	bl	800b050 <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80015f8:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	2302      	movs	r3, #2
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2300      	movs	r3, #0
 8001604:	22d2      	movs	r2, #210	; 0xd2
 8001606:	2105      	movs	r1, #5
 8001608:	480e      	ldr	r0, [pc, #56]	; (8001644 <FreqMenu_DrawFreqMainMenu+0x68>)
 800160a:	f009 fd21 	bl	800b050 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 800160e:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	2302      	movs	r3, #2
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2300      	movs	r3, #0
 800161a:	22d2      	movs	r2, #210	; 0xd2
 800161c:	2157      	movs	r1, #87	; 0x57
 800161e:	480a      	ldr	r0, [pc, #40]	; (8001648 <FreqMenu_DrawFreqMainMenu+0x6c>)
 8001620:	f009 fd16 	bl	800b050 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 8001624:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001628:	9301      	str	r3, [sp, #4]
 800162a:	2302      	movs	r3, #2
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2300      	movs	r3, #0
 8001630:	22d2      	movs	r2, #210	; 0xd2
 8001632:	21ae      	movs	r1, #174	; 0xae
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <FreqMenu_DrawFreqMainMenu+0x70>)
 8001636:	f009 fd0b 	bl	800b050 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	0800e644 	.word	0x0800e644
 8001644:	0800e65c 	.word	0x0800e65c
 8001648:	0800e664 	.word	0x0800e664
 800164c:	0800e66c 	.word	0x0800e66c

08001650 <FreqMenu_DrawFreqPresetMenu>:
 *
 *
 *
 */
void FreqMenu_DrawFreqPresetMenu()
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 8001656:	2332      	movs	r3, #50	; 0x32
 8001658:	71fb      	strb	r3, [r7, #7]
	uint8_t menu_pos_y2 = 70;
 800165a:	2346      	movs	r3, #70	; 0x46
 800165c:	71bb      	strb	r3, [r7, #6]
	uint8_t menu_pos_y3 = 90;
 800165e:	235a      	movs	r3, #90	; 0x5a
 8001660:	717b      	strb	r3, [r7, #5]
	uint8_t menu_pos_y4 = 110;
 8001662:	236e      	movs	r3, #110	; 0x6e
 8001664:	713b      	strb	r3, [r7, #4]
	uint8_t menu_pos_y5 = 130;
 8001666:	2382      	movs	r3, #130	; 0x82
 8001668:	70fb      	strb	r3, [r7, #3]
	uint8_t menu_pos_y6 = 150;
 800166a:	2396      	movs	r3, #150	; 0x96
 800166c:	70bb      	strb	r3, [r7, #2]
	uint8_t menu_pos_y7 = 170;
 800166e:	23aa      	movs	r3, #170	; 0xaa
 8001670:	707b      	strb	r3, [r7, #1]

	switch(FreqO_GetFPreset())
 8001672:	f001 ff37 	bl	80034e4 <FreqO_GetFPreset>
 8001676:	4603      	mov	r3, r0
 8001678:	2b0d      	cmp	r3, #13
 800167a:	f201 820d 	bhi.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 800167e:	a201      	add	r2, pc, #4	; (adr r2, 8001684 <FreqMenu_DrawFreqPresetMenu+0x34>)
 8001680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001684:	080016bd 	.word	0x080016bd
 8001688:	08001811 	.word	0x08001811
 800168c:	0800199d 	.word	0x0800199d
 8001690:	08001af1 	.word	0x08001af1
 8001694:	08001c7d 	.word	0x08001c7d
 8001698:	08001dd1 	.word	0x08001dd1
 800169c:	08001f5d 	.word	0x08001f5d
 80016a0:	080020b1 	.word	0x080020b1
 80016a4:	0800223d 	.word	0x0800223d
 80016a8:	0800238f 	.word	0x0800238f
 80016ac:	08002519 	.word	0x08002519
 80016b0:	0800266b 	.word	0x0800266b
 80016b4:	080027f5 	.word	0x080027f5
 80016b8:	08002947 	.word	0x08002947
	{
		case FPRESET_1HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	b29a      	uxth	r2, r3
 80016c0:	2300      	movs	r3, #0
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	2302      	movs	r3, #2
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016cc:	210a      	movs	r1, #10
 80016ce:	48a5      	ldr	r0, [pc, #660]	; (8001964 <FreqMenu_DrawFreqPresetMenu+0x314>)
 80016d0:	f009 fcbe 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80016d4:	79bb      	ldrb	r3, [r7, #6]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	2302      	movs	r3, #2
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2300      	movs	r3, #0
 80016e4:	210a      	movs	r1, #10
 80016e6:	48a0      	ldr	r0, [pc, #640]	; (8001968 <FreqMenu_DrawFreqPresetMenu+0x318>)
 80016e8:	f009 fcb2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80016ec:	797b      	ldrb	r3, [r7, #5]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	2302      	movs	r3, #2
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2300      	movs	r3, #0
 80016fc:	210a      	movs	r1, #10
 80016fe:	489b      	ldr	r0, [pc, #620]	; (800196c <FreqMenu_DrawFreqPresetMenu+0x31c>)
 8001700:	f009 fca6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001704:	793b      	ldrb	r3, [r7, #4]
 8001706:	b29a      	uxth	r2, r3
 8001708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	210a      	movs	r1, #10
 8001716:	4896      	ldr	r0, [pc, #600]	; (8001970 <FreqMenu_DrawFreqPresetMenu+0x320>)
 8001718:	f009 fc9a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800171c:	78fb      	ldrb	r3, [r7, #3]
 800171e:	b29a      	uxth	r2, r3
 8001720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	2302      	movs	r3, #2
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	210a      	movs	r1, #10
 800172e:	4891      	ldr	r0, [pc, #580]	; (8001974 <FreqMenu_DrawFreqPresetMenu+0x324>)
 8001730:	f009 fc8e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001734:	78bb      	ldrb	r3, [r7, #2]
 8001736:	b29a      	uxth	r2, r3
 8001738:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	2302      	movs	r3, #2
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	210a      	movs	r1, #10
 8001746:	488c      	ldr	r0, [pc, #560]	; (8001978 <FreqMenu_DrawFreqPresetMenu+0x328>)
 8001748:	f009 fc82 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800174c:	787b      	ldrb	r3, [r7, #1]
 800174e:	b29a      	uxth	r2, r3
 8001750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	2302      	movs	r3, #2
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	2300      	movs	r3, #0
 800175c:	210a      	movs	r1, #10
 800175e:	4887      	ldr	r0, [pc, #540]	; (800197c <FreqMenu_DrawFreqPresetMenu+0x32c>)
 8001760:	f009 fc76 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	b29a      	uxth	r2, r3
 8001768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	2302      	movs	r3, #2
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2300      	movs	r3, #0
 8001774:	2178      	movs	r1, #120	; 0x78
 8001776:	4882      	ldr	r0, [pc, #520]	; (8001980 <FreqMenu_DrawFreqPresetMenu+0x330>)
 8001778:	f009 fc6a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800177c:	79bb      	ldrb	r3, [r7, #6]
 800177e:	b29a      	uxth	r2, r3
 8001780:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001784:	9301      	str	r3, [sp, #4]
 8001786:	2302      	movs	r3, #2
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	2300      	movs	r3, #0
 800178c:	2178      	movs	r1, #120	; 0x78
 800178e:	487d      	ldr	r0, [pc, #500]	; (8001984 <FreqMenu_DrawFreqPresetMenu+0x334>)
 8001790:	f009 fc5e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001794:	797b      	ldrb	r3, [r7, #5]
 8001796:	b29a      	uxth	r2, r3
 8001798:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	2302      	movs	r3, #2
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2178      	movs	r1, #120	; 0x78
 80017a6:	4878      	ldr	r0, [pc, #480]	; (8001988 <FreqMenu_DrawFreqPresetMenu+0x338>)
 80017a8:	f009 fc52 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80017ac:	793b      	ldrb	r3, [r7, #4]
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b4:	9301      	str	r3, [sp, #4]
 80017b6:	2302      	movs	r3, #2
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	2300      	movs	r3, #0
 80017bc:	2178      	movs	r1, #120	; 0x78
 80017be:	4873      	ldr	r0, [pc, #460]	; (800198c <FreqMenu_DrawFreqPresetMenu+0x33c>)
 80017c0:	f009 fc46 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80017c4:	78fb      	ldrb	r3, [r7, #3]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	2302      	movs	r3, #2
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2300      	movs	r3, #0
 80017d4:	2178      	movs	r1, #120	; 0x78
 80017d6:	486e      	ldr	r0, [pc, #440]	; (8001990 <FreqMenu_DrawFreqPresetMenu+0x340>)
 80017d8:	f009 fc3a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80017dc:	78bb      	ldrb	r3, [r7, #2]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	2302      	movs	r3, #2
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2300      	movs	r3, #0
 80017ec:	2178      	movs	r1, #120	; 0x78
 80017ee:	4869      	ldr	r0, [pc, #420]	; (8001994 <FreqMenu_DrawFreqPresetMenu+0x344>)
 80017f0:	f009 fc2e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80017f4:	787b      	ldrb	r3, [r7, #1]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	2302      	movs	r3, #2
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2300      	movs	r3, #0
 8001804:	2178      	movs	r1, #120	; 0x78
 8001806:	4864      	ldr	r0, [pc, #400]	; (8001998 <FreqMenu_DrawFreqPresetMenu+0x348>)
 8001808:	f009 fc22 	bl	800b050 <ILI9341_Draw_Text>
			break;
 800180c:	f001 b944 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_10HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	b29a      	uxth	r2, r3
 8001814:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001818:	9301      	str	r3, [sp, #4]
 800181a:	2302      	movs	r3, #2
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2300      	movs	r3, #0
 8001820:	210a      	movs	r1, #10
 8001822:	4850      	ldr	r0, [pc, #320]	; (8001964 <FreqMenu_DrawFreqPresetMenu+0x314>)
 8001824:	f009 fc14 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 8001828:	79bb      	ldrb	r3, [r7, #6]
 800182a:	b29a      	uxth	r2, r3
 800182c:	2300      	movs	r3, #0
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	2302      	movs	r3, #2
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001838:	210a      	movs	r1, #10
 800183a:	484b      	ldr	r0, [pc, #300]	; (8001968 <FreqMenu_DrawFreqPresetMenu+0x318>)
 800183c:	f009 fc08 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001840:	797b      	ldrb	r3, [r7, #5]
 8001842:	b29a      	uxth	r2, r3
 8001844:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001848:	9301      	str	r3, [sp, #4]
 800184a:	2302      	movs	r3, #2
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2300      	movs	r3, #0
 8001850:	210a      	movs	r1, #10
 8001852:	4846      	ldr	r0, [pc, #280]	; (800196c <FreqMenu_DrawFreqPresetMenu+0x31c>)
 8001854:	f009 fbfc 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001858:	793b      	ldrb	r3, [r7, #4]
 800185a:	b29a      	uxth	r2, r3
 800185c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	2302      	movs	r3, #2
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	2300      	movs	r3, #0
 8001868:	210a      	movs	r1, #10
 800186a:	4841      	ldr	r0, [pc, #260]	; (8001970 <FreqMenu_DrawFreqPresetMenu+0x320>)
 800186c:	f009 fbf0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	b29a      	uxth	r2, r3
 8001874:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	2302      	movs	r3, #2
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2300      	movs	r3, #0
 8001880:	210a      	movs	r1, #10
 8001882:	483c      	ldr	r0, [pc, #240]	; (8001974 <FreqMenu_DrawFreqPresetMenu+0x324>)
 8001884:	f009 fbe4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001888:	78bb      	ldrb	r3, [r7, #2]
 800188a:	b29a      	uxth	r2, r3
 800188c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	2302      	movs	r3, #2
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	2300      	movs	r3, #0
 8001898:	210a      	movs	r1, #10
 800189a:	4837      	ldr	r0, [pc, #220]	; (8001978 <FreqMenu_DrawFreqPresetMenu+0x328>)
 800189c:	f009 fbd8 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80018a0:	787b      	ldrb	r3, [r7, #1]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	2302      	movs	r3, #2
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2300      	movs	r3, #0
 80018b0:	210a      	movs	r1, #10
 80018b2:	4832      	ldr	r0, [pc, #200]	; (800197c <FreqMenu_DrawFreqPresetMenu+0x32c>)
 80018b4:	f009 fbcc 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c0:	9301      	str	r3, [sp, #4]
 80018c2:	2302      	movs	r3, #2
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2300      	movs	r3, #0
 80018c8:	2178      	movs	r1, #120	; 0x78
 80018ca:	482d      	ldr	r0, [pc, #180]	; (8001980 <FreqMenu_DrawFreqPresetMenu+0x330>)
 80018cc:	f009 fbc0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	2302      	movs	r3, #2
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2300      	movs	r3, #0
 80018e0:	2178      	movs	r1, #120	; 0x78
 80018e2:	4828      	ldr	r0, [pc, #160]	; (8001984 <FreqMenu_DrawFreqPresetMenu+0x334>)
 80018e4:	f009 fbb4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80018e8:	797b      	ldrb	r3, [r7, #5]
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	2302      	movs	r3, #2
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2300      	movs	r3, #0
 80018f8:	2178      	movs	r1, #120	; 0x78
 80018fa:	4823      	ldr	r0, [pc, #140]	; (8001988 <FreqMenu_DrawFreqPresetMenu+0x338>)
 80018fc:	f009 fba8 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001900:	793b      	ldrb	r3, [r7, #4]
 8001902:	b29a      	uxth	r2, r3
 8001904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	2302      	movs	r3, #2
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2300      	movs	r3, #0
 8001910:	2178      	movs	r1, #120	; 0x78
 8001912:	481e      	ldr	r0, [pc, #120]	; (800198c <FreqMenu_DrawFreqPresetMenu+0x33c>)
 8001914:	f009 fb9c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	b29a      	uxth	r2, r3
 800191c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	2302      	movs	r3, #2
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2300      	movs	r3, #0
 8001928:	2178      	movs	r1, #120	; 0x78
 800192a:	4819      	ldr	r0, [pc, #100]	; (8001990 <FreqMenu_DrawFreqPresetMenu+0x340>)
 800192c:	f009 fb90 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001930:	78bb      	ldrb	r3, [r7, #2]
 8001932:	b29a      	uxth	r2, r3
 8001934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001938:	9301      	str	r3, [sp, #4]
 800193a:	2302      	movs	r3, #2
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	2300      	movs	r3, #0
 8001940:	2178      	movs	r1, #120	; 0x78
 8001942:	4814      	ldr	r0, [pc, #80]	; (8001994 <FreqMenu_DrawFreqPresetMenu+0x344>)
 8001944:	f009 fb84 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001948:	787b      	ldrb	r3, [r7, #1]
 800194a:	b29a      	uxth	r2, r3
 800194c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	2302      	movs	r3, #2
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	2178      	movs	r1, #120	; 0x78
 800195a:	480f      	ldr	r0, [pc, #60]	; (8001998 <FreqMenu_DrawFreqPresetMenu+0x348>)
 800195c:	f009 fb78 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001960:	f001 b89a 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 8001964:	0800e674 	.word	0x0800e674
 8001968:	0800e67c 	.word	0x0800e67c
 800196c:	0800e684 	.word	0x0800e684
 8001970:	0800e68c 	.word	0x0800e68c
 8001974:	0800e694 	.word	0x0800e694
 8001978:	0800e69c 	.word	0x0800e69c
 800197c:	0800e6a4 	.word	0x0800e6a4
 8001980:	0800e6ac 	.word	0x0800e6ac
 8001984:	0800e6b4 	.word	0x0800e6b4
 8001988:	0800e6bc 	.word	0x0800e6bc
 800198c:	0800e6c4 	.word	0x0800e6c4
 8001990:	0800e6cc 	.word	0x0800e6cc
 8001994:	0800e6d4 	.word	0x0800e6d4
 8001998:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_50HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	b29a      	uxth	r2, r3
 80019a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	2302      	movs	r3, #2
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	2300      	movs	r3, #0
 80019ac:	210a      	movs	r1, #10
 80019ae:	48a5      	ldr	r0, [pc, #660]	; (8001c44 <FreqMenu_DrawFreqPresetMenu+0x5f4>)
 80019b0:	f009 fb4e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	2302      	movs	r3, #2
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	2300      	movs	r3, #0
 80019c4:	210a      	movs	r1, #10
 80019c6:	48a0      	ldr	r0, [pc, #640]	; (8001c48 <FreqMenu_DrawFreqPresetMenu+0x5f8>)
 80019c8:	f009 fb42 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 80019cc:	797b      	ldrb	r3, [r7, #5]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	2300      	movs	r3, #0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	2302      	movs	r3, #2
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019dc:	210a      	movs	r1, #10
 80019de:	489b      	ldr	r0, [pc, #620]	; (8001c4c <FreqMenu_DrawFreqPresetMenu+0x5fc>)
 80019e0:	f009 fb36 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80019e4:	793b      	ldrb	r3, [r7, #4]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2302      	movs	r3, #2
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	210a      	movs	r1, #10
 80019f6:	4896      	ldr	r0, [pc, #600]	; (8001c50 <FreqMenu_DrawFreqPresetMenu+0x600>)
 80019f8:	f009 fb2a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2302      	movs	r3, #2
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	210a      	movs	r1, #10
 8001a0e:	4891      	ldr	r0, [pc, #580]	; (8001c54 <FreqMenu_DrawFreqPresetMenu+0x604>)
 8001a10:	f009 fb1e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001a14:	78bb      	ldrb	r3, [r7, #2]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	2302      	movs	r3, #2
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	2300      	movs	r3, #0
 8001a24:	210a      	movs	r1, #10
 8001a26:	488c      	ldr	r0, [pc, #560]	; (8001c58 <FreqMenu_DrawFreqPresetMenu+0x608>)
 8001a28:	f009 fb12 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001a2c:	787b      	ldrb	r3, [r7, #1]
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a34:	9301      	str	r3, [sp, #4]
 8001a36:	2302      	movs	r3, #2
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	210a      	movs	r1, #10
 8001a3e:	4887      	ldr	r0, [pc, #540]	; (8001c5c <FreqMenu_DrawFreqPresetMenu+0x60c>)
 8001a40:	f009 fb06 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a4c:	9301      	str	r3, [sp, #4]
 8001a4e:	2302      	movs	r3, #2
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	2178      	movs	r1, #120	; 0x78
 8001a56:	4882      	ldr	r0, [pc, #520]	; (8001c60 <FreqMenu_DrawFreqPresetMenu+0x610>)
 8001a58:	f009 fafa 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001a5c:	79bb      	ldrb	r3, [r7, #6]
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	2302      	movs	r3, #2
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	2178      	movs	r1, #120	; 0x78
 8001a6e:	487d      	ldr	r0, [pc, #500]	; (8001c64 <FreqMenu_DrawFreqPresetMenu+0x614>)
 8001a70:	f009 faee 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001a74:	797b      	ldrb	r3, [r7, #5]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	2302      	movs	r3, #2
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2300      	movs	r3, #0
 8001a84:	2178      	movs	r1, #120	; 0x78
 8001a86:	4878      	ldr	r0, [pc, #480]	; (8001c68 <FreqMenu_DrawFreqPresetMenu+0x618>)
 8001a88:	f009 fae2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001a8c:	793b      	ldrb	r3, [r7, #4]
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	2302      	movs	r3, #2
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	2178      	movs	r1, #120	; 0x78
 8001a9e:	4873      	ldr	r0, [pc, #460]	; (8001c6c <FreqMenu_DrawFreqPresetMenu+0x61c>)
 8001aa0:	f009 fad6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	2302      	movs	r3, #2
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	2178      	movs	r1, #120	; 0x78
 8001ab6:	486e      	ldr	r0, [pc, #440]	; (8001c70 <FreqMenu_DrawFreqPresetMenu+0x620>)
 8001ab8:	f009 faca 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001abc:	78bb      	ldrb	r3, [r7, #2]
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac4:	9301      	str	r3, [sp, #4]
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2300      	movs	r3, #0
 8001acc:	2178      	movs	r1, #120	; 0x78
 8001ace:	4869      	ldr	r0, [pc, #420]	; (8001c74 <FreqMenu_DrawFreqPresetMenu+0x624>)
 8001ad0:	f009 fabe 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001ad4:	787b      	ldrb	r3, [r7, #1]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	2302      	movs	r3, #2
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	2178      	movs	r1, #120	; 0x78
 8001ae6:	4864      	ldr	r0, [pc, #400]	; (8001c78 <FreqMenu_DrawFreqPresetMenu+0x628>)
 8001ae8:	f009 fab2 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001aec:	f000 bfd4 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_100HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2302      	movs	r3, #2
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2300      	movs	r3, #0
 8001b00:	210a      	movs	r1, #10
 8001b02:	4850      	ldr	r0, [pc, #320]	; (8001c44 <FreqMenu_DrawFreqPresetMenu+0x5f4>)
 8001b04:	f009 faa4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001b08:	79bb      	ldrb	r3, [r7, #6]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2302      	movs	r3, #2
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	210a      	movs	r1, #10
 8001b1a:	484b      	ldr	r0, [pc, #300]	; (8001c48 <FreqMenu_DrawFreqPresetMenu+0x5f8>)
 8001b1c:	f009 fa98 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001b20:	797b      	ldrb	r3, [r7, #5]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	210a      	movs	r1, #10
 8001b32:	4846      	ldr	r0, [pc, #280]	; (8001c4c <FreqMenu_DrawFreqPresetMenu+0x5fc>)
 8001b34:	f009 fa8c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001b38:	793b      	ldrb	r3, [r7, #4]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	2302      	movs	r3, #2
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b48:	210a      	movs	r1, #10
 8001b4a:	4841      	ldr	r0, [pc, #260]	; (8001c50 <FreqMenu_DrawFreqPresetMenu+0x600>)
 8001b4c:	f009 fa80 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001b50:	78fb      	ldrb	r3, [r7, #3]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	210a      	movs	r1, #10
 8001b62:	483c      	ldr	r0, [pc, #240]	; (8001c54 <FreqMenu_DrawFreqPresetMenu+0x604>)
 8001b64:	f009 fa74 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001b68:	78bb      	ldrb	r3, [r7, #2]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	2302      	movs	r3, #2
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	210a      	movs	r1, #10
 8001b7a:	4837      	ldr	r0, [pc, #220]	; (8001c58 <FreqMenu_DrawFreqPresetMenu+0x608>)
 8001b7c:	f009 fa68 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001b80:	787b      	ldrb	r3, [r7, #1]
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	210a      	movs	r1, #10
 8001b92:	4832      	ldr	r0, [pc, #200]	; (8001c5c <FreqMenu_DrawFreqPresetMenu+0x60c>)
 8001b94:	f009 fa5c 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	2178      	movs	r1, #120	; 0x78
 8001baa:	482d      	ldr	r0, [pc, #180]	; (8001c60 <FreqMenu_DrawFreqPresetMenu+0x610>)
 8001bac:	f009 fa50 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001bb0:	79bb      	ldrb	r3, [r7, #6]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2302      	movs	r3, #2
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	2178      	movs	r1, #120	; 0x78
 8001bc2:	4828      	ldr	r0, [pc, #160]	; (8001c64 <FreqMenu_DrawFreqPresetMenu+0x614>)
 8001bc4:	f009 fa44 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001bc8:	797b      	ldrb	r3, [r7, #5]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	4823      	ldr	r0, [pc, #140]	; (8001c68 <FreqMenu_DrawFreqPresetMenu+0x618>)
 8001bdc:	f009 fa38 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001be0:	793b      	ldrb	r3, [r7, #4]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	2302      	movs	r3, #2
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2178      	movs	r1, #120	; 0x78
 8001bf2:	481e      	ldr	r0, [pc, #120]	; (8001c6c <FreqMenu_DrawFreqPresetMenu+0x61c>)
 8001bf4:	f009 fa2c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001bf8:	78fb      	ldrb	r3, [r7, #3]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	2302      	movs	r3, #2
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2300      	movs	r3, #0
 8001c08:	2178      	movs	r1, #120	; 0x78
 8001c0a:	4819      	ldr	r0, [pc, #100]	; (8001c70 <FreqMenu_DrawFreqPresetMenu+0x620>)
 8001c0c:	f009 fa20 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001c10:	78bb      	ldrb	r3, [r7, #2]
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	2178      	movs	r1, #120	; 0x78
 8001c22:	4814      	ldr	r0, [pc, #80]	; (8001c74 <FreqMenu_DrawFreqPresetMenu+0x624>)
 8001c24:	f009 fa14 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001c28:	787b      	ldrb	r3, [r7, #1]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	2302      	movs	r3, #2
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	2300      	movs	r3, #0
 8001c38:	2178      	movs	r1, #120	; 0x78
 8001c3a:	480f      	ldr	r0, [pc, #60]	; (8001c78 <FreqMenu_DrawFreqPresetMenu+0x628>)
 8001c3c:	f009 fa08 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001c40:	f000 bf2a 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 8001c44:	0800e674 	.word	0x0800e674
 8001c48:	0800e67c 	.word	0x0800e67c
 8001c4c:	0800e684 	.word	0x0800e684
 8001c50:	0800e68c 	.word	0x0800e68c
 8001c54:	0800e694 	.word	0x0800e694
 8001c58:	0800e69c 	.word	0x0800e69c
 8001c5c:	0800e6a4 	.word	0x0800e6a4
 8001c60:	0800e6ac 	.word	0x0800e6ac
 8001c64:	0800e6b4 	.word	0x0800e6b4
 8001c68:	0800e6bc 	.word	0x0800e6bc
 8001c6c:	0800e6c4 	.word	0x0800e6c4
 8001c70:	0800e6cc 	.word	0x0800e6cc
 8001c74:	0800e6d4 	.word	0x0800e6d4
 8001c78:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_250HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	2302      	movs	r3, #2
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	210a      	movs	r1, #10
 8001c8e:	48a5      	ldr	r0, [pc, #660]	; (8001f24 <FreqMenu_DrawFreqPresetMenu+0x8d4>)
 8001c90:	f009 f9de 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001c94:	79bb      	ldrb	r3, [r7, #6]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	210a      	movs	r1, #10
 8001ca6:	48a0      	ldr	r0, [pc, #640]	; (8001f28 <FreqMenu_DrawFreqPresetMenu+0x8d8>)
 8001ca8:	f009 f9d2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001cac:	797b      	ldrb	r3, [r7, #5]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	210a      	movs	r1, #10
 8001cbe:	489b      	ldr	r0, [pc, #620]	; (8001f2c <FreqMenu_DrawFreqPresetMenu+0x8dc>)
 8001cc0:	f009 f9c6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001cc4:	793b      	ldrb	r3, [r7, #4]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	2302      	movs	r3, #2
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	210a      	movs	r1, #10
 8001cd6:	4896      	ldr	r0, [pc, #600]	; (8001f30 <FreqMenu_DrawFreqPresetMenu+0x8e0>)
 8001cd8:	f009 f9ba 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001cdc:	78fb      	ldrb	r3, [r7, #3]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cec:	210a      	movs	r1, #10
 8001cee:	4891      	ldr	r0, [pc, #580]	; (8001f34 <FreqMenu_DrawFreqPresetMenu+0x8e4>)
 8001cf0:	f009 f9ae 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001cf4:	78bb      	ldrb	r3, [r7, #2]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	210a      	movs	r1, #10
 8001d06:	488c      	ldr	r0, [pc, #560]	; (8001f38 <FreqMenu_DrawFreqPresetMenu+0x8e8>)
 8001d08:	f009 f9a2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d14:	9301      	str	r3, [sp, #4]
 8001d16:	2302      	movs	r3, #2
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	210a      	movs	r1, #10
 8001d1e:	4887      	ldr	r0, [pc, #540]	; (8001f3c <FreqMenu_DrawFreqPresetMenu+0x8ec>)
 8001d20:	f009 f996 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	2302      	movs	r3, #2
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2300      	movs	r3, #0
 8001d34:	2178      	movs	r1, #120	; 0x78
 8001d36:	4882      	ldr	r0, [pc, #520]	; (8001f40 <FreqMenu_DrawFreqPresetMenu+0x8f0>)
 8001d38:	f009 f98a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001d3c:	79bb      	ldrb	r3, [r7, #6]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d44:	9301      	str	r3, [sp, #4]
 8001d46:	2302      	movs	r3, #2
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	2178      	movs	r1, #120	; 0x78
 8001d4e:	487d      	ldr	r0, [pc, #500]	; (8001f44 <FreqMenu_DrawFreqPresetMenu+0x8f4>)
 8001d50:	f009 f97e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001d54:	797b      	ldrb	r3, [r7, #5]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d5c:	9301      	str	r3, [sp, #4]
 8001d5e:	2302      	movs	r3, #2
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2300      	movs	r3, #0
 8001d64:	2178      	movs	r1, #120	; 0x78
 8001d66:	4878      	ldr	r0, [pc, #480]	; (8001f48 <FreqMenu_DrawFreqPresetMenu+0x8f8>)
 8001d68:	f009 f972 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001d6c:	793b      	ldrb	r3, [r7, #4]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	2302      	movs	r3, #2
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	2178      	movs	r1, #120	; 0x78
 8001d7e:	4873      	ldr	r0, [pc, #460]	; (8001f4c <FreqMenu_DrawFreqPresetMenu+0x8fc>)
 8001d80:	f009 f966 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001d84:	78fb      	ldrb	r3, [r7, #3]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8c:	9301      	str	r3, [sp, #4]
 8001d8e:	2302      	movs	r3, #2
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	2300      	movs	r3, #0
 8001d94:	2178      	movs	r1, #120	; 0x78
 8001d96:	486e      	ldr	r0, [pc, #440]	; (8001f50 <FreqMenu_DrawFreqPresetMenu+0x900>)
 8001d98:	f009 f95a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001d9c:	78bb      	ldrb	r3, [r7, #2]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	2302      	movs	r3, #2
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	2300      	movs	r3, #0
 8001dac:	2178      	movs	r1, #120	; 0x78
 8001dae:	4869      	ldr	r0, [pc, #420]	; (8001f54 <FreqMenu_DrawFreqPresetMenu+0x904>)
 8001db0:	f009 f94e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001db4:	787b      	ldrb	r3, [r7, #1]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dbc:	9301      	str	r3, [sp, #4]
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	2178      	movs	r1, #120	; 0x78
 8001dc6:	4864      	ldr	r0, [pc, #400]	; (8001f58 <FreqMenu_DrawFreqPresetMenu+0x908>)
 8001dc8:	f009 f942 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001dcc:	f000 be64 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_500HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	210a      	movs	r1, #10
 8001de2:	4850      	ldr	r0, [pc, #320]	; (8001f24 <FreqMenu_DrawFreqPresetMenu+0x8d4>)
 8001de4:	f009 f934 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001de8:	79bb      	ldrb	r3, [r7, #6]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	2302      	movs	r3, #2
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	2300      	movs	r3, #0
 8001df8:	210a      	movs	r1, #10
 8001dfa:	484b      	ldr	r0, [pc, #300]	; (8001f28 <FreqMenu_DrawFreqPresetMenu+0x8d8>)
 8001dfc:	f009 f928 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001e00:	797b      	ldrb	r3, [r7, #5]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	210a      	movs	r1, #10
 8001e12:	4846      	ldr	r0, [pc, #280]	; (8001f2c <FreqMenu_DrawFreqPresetMenu+0x8dc>)
 8001e14:	f009 f91c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001e18:	793b      	ldrb	r3, [r7, #4]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2302      	movs	r3, #2
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2300      	movs	r3, #0
 8001e28:	210a      	movs	r1, #10
 8001e2a:	4841      	ldr	r0, [pc, #260]	; (8001f30 <FreqMenu_DrawFreqPresetMenu+0x8e0>)
 8001e2c:	f009 f910 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	210a      	movs	r1, #10
 8001e42:	483c      	ldr	r0, [pc, #240]	; (8001f34 <FreqMenu_DrawFreqPresetMenu+0x8e4>)
 8001e44:	f009 f904 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001e48:	78bb      	ldrb	r3, [r7, #2]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9301      	str	r3, [sp, #4]
 8001e50:	2302      	movs	r3, #2
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e58:	210a      	movs	r1, #10
 8001e5a:	4837      	ldr	r0, [pc, #220]	; (8001f38 <FreqMenu_DrawFreqPresetMenu+0x8e8>)
 8001e5c:	f009 f8f8 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001e60:	787b      	ldrb	r3, [r7, #1]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	210a      	movs	r1, #10
 8001e72:	4832      	ldr	r0, [pc, #200]	; (8001f3c <FreqMenu_DrawFreqPresetMenu+0x8ec>)
 8001e74:	f009 f8ec 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	2302      	movs	r3, #2
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2300      	movs	r3, #0
 8001e88:	2178      	movs	r1, #120	; 0x78
 8001e8a:	482d      	ldr	r0, [pc, #180]	; (8001f40 <FreqMenu_DrawFreqPresetMenu+0x8f0>)
 8001e8c:	f009 f8e0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001e90:	79bb      	ldrb	r3, [r7, #6]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2178      	movs	r1, #120	; 0x78
 8001ea2:	4828      	ldr	r0, [pc, #160]	; (8001f44 <FreqMenu_DrawFreqPresetMenu+0x8f4>)
 8001ea4:	f009 f8d4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001ea8:	797b      	ldrb	r3, [r7, #5]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb0:	9301      	str	r3, [sp, #4]
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	4823      	ldr	r0, [pc, #140]	; (8001f48 <FreqMenu_DrawFreqPresetMenu+0x8f8>)
 8001ebc:	f009 f8c8 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001ec0:	793b      	ldrb	r3, [r7, #4]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2178      	movs	r1, #120	; 0x78
 8001ed2:	481e      	ldr	r0, [pc, #120]	; (8001f4c <FreqMenu_DrawFreqPresetMenu+0x8fc>)
 8001ed4:	f009 f8bc 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001ed8:	78fb      	ldrb	r3, [r7, #3]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	2178      	movs	r1, #120	; 0x78
 8001eea:	4819      	ldr	r0, [pc, #100]	; (8001f50 <FreqMenu_DrawFreqPresetMenu+0x900>)
 8001eec:	f009 f8b0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ef0:	78bb      	ldrb	r3, [r7, #2]
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	2302      	movs	r3, #2
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	2300      	movs	r3, #0
 8001f00:	2178      	movs	r1, #120	; 0x78
 8001f02:	4814      	ldr	r0, [pc, #80]	; (8001f54 <FreqMenu_DrawFreqPresetMenu+0x904>)
 8001f04:	f009 f8a4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001f08:	787b      	ldrb	r3, [r7, #1]
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	2302      	movs	r3, #2
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	2300      	movs	r3, #0
 8001f18:	2178      	movs	r1, #120	; 0x78
 8001f1a:	480f      	ldr	r0, [pc, #60]	; (8001f58 <FreqMenu_DrawFreqPresetMenu+0x908>)
 8001f1c:	f009 f898 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8001f20:	f000 bdba 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 8001f24:	0800e674 	.word	0x0800e674
 8001f28:	0800e67c 	.word	0x0800e67c
 8001f2c:	0800e684 	.word	0x0800e684
 8001f30:	0800e68c 	.word	0x0800e68c
 8001f34:	0800e694 	.word	0x0800e694
 8001f38:	0800e69c 	.word	0x0800e69c
 8001f3c:	0800e6a4 	.word	0x0800e6a4
 8001f40:	0800e6ac 	.word	0x0800e6ac
 8001f44:	0800e6b4 	.word	0x0800e6b4
 8001f48:	0800e6bc 	.word	0x0800e6bc
 8001f4c:	0800e6c4 	.word	0x0800e6c4
 8001f50:	0800e6cc 	.word	0x0800e6cc
 8001f54:	0800e6d4 	.word	0x0800e6d4
 8001f58:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_750HZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f64:	9301      	str	r3, [sp, #4]
 8001f66:	2302      	movs	r3, #2
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	210a      	movs	r1, #10
 8001f6e:	48a5      	ldr	r0, [pc, #660]	; (8002204 <FreqMenu_DrawFreqPresetMenu+0xbb4>)
 8001f70:	f009 f86e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001f74:	79bb      	ldrb	r3, [r7, #6]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	2302      	movs	r3, #2
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	210a      	movs	r1, #10
 8001f86:	48a0      	ldr	r0, [pc, #640]	; (8002208 <FreqMenu_DrawFreqPresetMenu+0xbb8>)
 8001f88:	f009 f862 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001f8c:	797b      	ldrb	r3, [r7, #5]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f94:	9301      	str	r3, [sp, #4]
 8001f96:	2302      	movs	r3, #2
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	210a      	movs	r1, #10
 8001f9e:	489b      	ldr	r0, [pc, #620]	; (800220c <FreqMenu_DrawFreqPresetMenu+0xbbc>)
 8001fa0:	f009 f856 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001fa4:	793b      	ldrb	r3, [r7, #4]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	2302      	movs	r3, #2
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	210a      	movs	r1, #10
 8001fb6:	4896      	ldr	r0, [pc, #600]	; (8002210 <FreqMenu_DrawFreqPresetMenu+0xbc0>)
 8001fb8:	f009 f84a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	210a      	movs	r1, #10
 8001fce:	4891      	ldr	r0, [pc, #580]	; (8002214 <FreqMenu_DrawFreqPresetMenu+0xbc4>)
 8001fd0:	f009 f83e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001fd4:	78bb      	ldrb	r3, [r7, #2]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fdc:	9301      	str	r3, [sp, #4]
 8001fde:	2302      	movs	r3, #2
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	210a      	movs	r1, #10
 8001fe6:	488c      	ldr	r0, [pc, #560]	; (8002218 <FreqMenu_DrawFreqPresetMenu+0xbc8>)
 8001fe8:	f009 f832 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8001fec:	787b      	ldrb	r3, [r7, #1]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ffc:	210a      	movs	r1, #10
 8001ffe:	4887      	ldr	r0, [pc, #540]	; (800221c <FreqMenu_DrawFreqPresetMenu+0xbcc>)
 8002000:	f009 f826 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	b29a      	uxth	r2, r3
 8002008:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	2302      	movs	r3, #2
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2300      	movs	r3, #0
 8002014:	2178      	movs	r1, #120	; 0x78
 8002016:	4882      	ldr	r0, [pc, #520]	; (8002220 <FreqMenu_DrawFreqPresetMenu+0xbd0>)
 8002018:	f009 f81a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800201c:	79bb      	ldrb	r3, [r7, #6]
 800201e:	b29a      	uxth	r2, r3
 8002020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	2302      	movs	r3, #2
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2300      	movs	r3, #0
 800202c:	2178      	movs	r1, #120	; 0x78
 800202e:	487d      	ldr	r0, [pc, #500]	; (8002224 <FreqMenu_DrawFreqPresetMenu+0xbd4>)
 8002030:	f009 f80e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002034:	797b      	ldrb	r3, [r7, #5]
 8002036:	b29a      	uxth	r2, r3
 8002038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	2302      	movs	r3, #2
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	2300      	movs	r3, #0
 8002044:	2178      	movs	r1, #120	; 0x78
 8002046:	4878      	ldr	r0, [pc, #480]	; (8002228 <FreqMenu_DrawFreqPresetMenu+0xbd8>)
 8002048:	f009 f802 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800204c:	793b      	ldrb	r3, [r7, #4]
 800204e:	b29a      	uxth	r2, r3
 8002050:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002054:	9301      	str	r3, [sp, #4]
 8002056:	2302      	movs	r3, #2
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	2300      	movs	r3, #0
 800205c:	2178      	movs	r1, #120	; 0x78
 800205e:	4873      	ldr	r0, [pc, #460]	; (800222c <FreqMenu_DrawFreqPresetMenu+0xbdc>)
 8002060:	f008 fff6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	b29a      	uxth	r2, r3
 8002068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	2302      	movs	r3, #2
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	2300      	movs	r3, #0
 8002074:	2178      	movs	r1, #120	; 0x78
 8002076:	486e      	ldr	r0, [pc, #440]	; (8002230 <FreqMenu_DrawFreqPresetMenu+0xbe0>)
 8002078:	f008 ffea 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800207c:	78bb      	ldrb	r3, [r7, #2]
 800207e:	b29a      	uxth	r2, r3
 8002080:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	2302      	movs	r3, #2
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	2300      	movs	r3, #0
 800208c:	2178      	movs	r1, #120	; 0x78
 800208e:	4869      	ldr	r0, [pc, #420]	; (8002234 <FreqMenu_DrawFreqPresetMenu+0xbe4>)
 8002090:	f008 ffde 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002094:	787b      	ldrb	r3, [r7, #1]
 8002096:	b29a      	uxth	r2, r3
 8002098:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	2302      	movs	r3, #2
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	2300      	movs	r3, #0
 80020a4:	2178      	movs	r1, #120	; 0x78
 80020a6:	4864      	ldr	r0, [pc, #400]	; (8002238 <FreqMenu_DrawFreqPresetMenu+0xbe8>)
 80020a8:	f008 ffd2 	bl	800b050 <ILI9341_Draw_Text>
			break;
 80020ac:	f000 bcf4 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_1KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	2302      	movs	r3, #2
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	2300      	movs	r3, #0
 80020c0:	210a      	movs	r1, #10
 80020c2:	4850      	ldr	r0, [pc, #320]	; (8002204 <FreqMenu_DrawFreqPresetMenu+0xbb4>)
 80020c4:	f008 ffc4 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80020c8:	79bb      	ldrb	r3, [r7, #6]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	2302      	movs	r3, #2
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2300      	movs	r3, #0
 80020d8:	210a      	movs	r1, #10
 80020da:	484b      	ldr	r0, [pc, #300]	; (8002208 <FreqMenu_DrawFreqPresetMenu+0xbb8>)
 80020dc:	f008 ffb8 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80020e0:	797b      	ldrb	r3, [r7, #5]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	2302      	movs	r3, #2
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	2300      	movs	r3, #0
 80020f0:	210a      	movs	r1, #10
 80020f2:	4846      	ldr	r0, [pc, #280]	; (800220c <FreqMenu_DrawFreqPresetMenu+0xbbc>)
 80020f4:	f008 ffac 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80020f8:	793b      	ldrb	r3, [r7, #4]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002100:	9301      	str	r3, [sp, #4]
 8002102:	2302      	movs	r3, #2
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	2300      	movs	r3, #0
 8002108:	210a      	movs	r1, #10
 800210a:	4841      	ldr	r0, [pc, #260]	; (8002210 <FreqMenu_DrawFreqPresetMenu+0xbc0>)
 800210c:	f008 ffa0 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	b29a      	uxth	r2, r3
 8002114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	2302      	movs	r3, #2
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2300      	movs	r3, #0
 8002120:	210a      	movs	r1, #10
 8002122:	483c      	ldr	r0, [pc, #240]	; (8002214 <FreqMenu_DrawFreqPresetMenu+0xbc4>)
 8002124:	f008 ff94 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002128:	78bb      	ldrb	r3, [r7, #2]
 800212a:	b29a      	uxth	r2, r3
 800212c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	2302      	movs	r3, #2
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	2300      	movs	r3, #0
 8002138:	210a      	movs	r1, #10
 800213a:	4837      	ldr	r0, [pc, #220]	; (8002218 <FreqMenu_DrawFreqPresetMenu+0xbc8>)
 800213c:	f008 ff88 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002140:	787b      	ldrb	r3, [r7, #1]
 8002142:	b29a      	uxth	r2, r3
 8002144:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	2302      	movs	r3, #2
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	2300      	movs	r3, #0
 8002150:	210a      	movs	r1, #10
 8002152:	4832      	ldr	r0, [pc, #200]	; (800221c <FreqMenu_DrawFreqPresetMenu+0xbcc>)
 8002154:	f008 ff7c 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	b29a      	uxth	r2, r3
 800215c:	2300      	movs	r3, #0
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	2302      	movs	r3, #2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002168:	2178      	movs	r1, #120	; 0x78
 800216a:	482d      	ldr	r0, [pc, #180]	; (8002220 <FreqMenu_DrawFreqPresetMenu+0xbd0>)
 800216c:	f008 ff70 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002170:	79bb      	ldrb	r3, [r7, #6]
 8002172:	b29a      	uxth	r2, r3
 8002174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	2302      	movs	r3, #2
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	2300      	movs	r3, #0
 8002180:	2178      	movs	r1, #120	; 0x78
 8002182:	4828      	ldr	r0, [pc, #160]	; (8002224 <FreqMenu_DrawFreqPresetMenu+0xbd4>)
 8002184:	f008 ff64 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002188:	797b      	ldrb	r3, [r7, #5]
 800218a:	b29a      	uxth	r2, r3
 800218c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2302      	movs	r3, #2
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2300      	movs	r3, #0
 8002198:	2178      	movs	r1, #120	; 0x78
 800219a:	4823      	ldr	r0, [pc, #140]	; (8002228 <FreqMenu_DrawFreqPresetMenu+0xbd8>)
 800219c:	f008 ff58 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80021a0:	793b      	ldrb	r3, [r7, #4]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	2302      	movs	r3, #2
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	2300      	movs	r3, #0
 80021b0:	2178      	movs	r1, #120	; 0x78
 80021b2:	481e      	ldr	r0, [pc, #120]	; (800222c <FreqMenu_DrawFreqPresetMenu+0xbdc>)
 80021b4:	f008 ff4c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	2302      	movs	r3, #2
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	2300      	movs	r3, #0
 80021c8:	2178      	movs	r1, #120	; 0x78
 80021ca:	4819      	ldr	r0, [pc, #100]	; (8002230 <FreqMenu_DrawFreqPresetMenu+0xbe0>)
 80021cc:	f008 ff40 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80021d0:	78bb      	ldrb	r3, [r7, #2]
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d8:	9301      	str	r3, [sp, #4]
 80021da:	2302      	movs	r3, #2
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	2300      	movs	r3, #0
 80021e0:	2178      	movs	r1, #120	; 0x78
 80021e2:	4814      	ldr	r0, [pc, #80]	; (8002234 <FreqMenu_DrawFreqPresetMenu+0xbe4>)
 80021e4:	f008 ff34 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021f0:	9301      	str	r3, [sp, #4]
 80021f2:	2302      	movs	r3, #2
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	2300      	movs	r3, #0
 80021f8:	2178      	movs	r1, #120	; 0x78
 80021fa:	480f      	ldr	r0, [pc, #60]	; (8002238 <FreqMenu_DrawFreqPresetMenu+0xbe8>)
 80021fc:	f008 ff28 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8002200:	f000 bc4a 	b.w	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 8002204:	0800e674 	.word	0x0800e674
 8002208:	0800e67c 	.word	0x0800e67c
 800220c:	0800e684 	.word	0x0800e684
 8002210:	0800e68c 	.word	0x0800e68c
 8002214:	0800e694 	.word	0x0800e694
 8002218:	0800e69c 	.word	0x0800e69c
 800221c:	0800e6a4 	.word	0x0800e6a4
 8002220:	0800e6ac 	.word	0x0800e6ac
 8002224:	0800e6b4 	.word	0x0800e6b4
 8002228:	0800e6bc 	.word	0x0800e6bc
 800222c:	0800e6c4 	.word	0x0800e6c4
 8002230:	0800e6cc 	.word	0x0800e6cc
 8002234:	0800e6d4 	.word	0x0800e6d4
 8002238:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_5KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	b29a      	uxth	r2, r3
 8002240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	2302      	movs	r3, #2
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2300      	movs	r3, #0
 800224c:	210a      	movs	r1, #10
 800224e:	48a4      	ldr	r0, [pc, #656]	; (80024e0 <FreqMenu_DrawFreqPresetMenu+0xe90>)
 8002250:	f008 fefe 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002254:	79bb      	ldrb	r3, [r7, #6]
 8002256:	b29a      	uxth	r2, r3
 8002258:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800225c:	9301      	str	r3, [sp, #4]
 800225e:	2302      	movs	r3, #2
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	2300      	movs	r3, #0
 8002264:	210a      	movs	r1, #10
 8002266:	489f      	ldr	r0, [pc, #636]	; (80024e4 <FreqMenu_DrawFreqPresetMenu+0xe94>)
 8002268:	f008 fef2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800226c:	797b      	ldrb	r3, [r7, #5]
 800226e:	b29a      	uxth	r2, r3
 8002270:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	2302      	movs	r3, #2
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	2300      	movs	r3, #0
 800227c:	210a      	movs	r1, #10
 800227e:	489a      	ldr	r0, [pc, #616]	; (80024e8 <FreqMenu_DrawFreqPresetMenu+0xe98>)
 8002280:	f008 fee6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002284:	793b      	ldrb	r3, [r7, #4]
 8002286:	b29a      	uxth	r2, r3
 8002288:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2302      	movs	r3, #2
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	210a      	movs	r1, #10
 8002296:	4895      	ldr	r0, [pc, #596]	; (80024ec <FreqMenu_DrawFreqPresetMenu+0xe9c>)
 8002298:	f008 feda 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800229c:	78fb      	ldrb	r3, [r7, #3]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	2302      	movs	r3, #2
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2300      	movs	r3, #0
 80022ac:	210a      	movs	r1, #10
 80022ae:	4890      	ldr	r0, [pc, #576]	; (80024f0 <FreqMenu_DrawFreqPresetMenu+0xea0>)
 80022b0:	f008 fece 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80022b4:	78bb      	ldrb	r3, [r7, #2]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022bc:	9301      	str	r3, [sp, #4]
 80022be:	2302      	movs	r3, #2
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	2300      	movs	r3, #0
 80022c4:	210a      	movs	r1, #10
 80022c6:	488b      	ldr	r0, [pc, #556]	; (80024f4 <FreqMenu_DrawFreqPresetMenu+0xea4>)
 80022c8:	f008 fec2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80022cc:	787b      	ldrb	r3, [r7, #1]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	2302      	movs	r3, #2
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	2300      	movs	r3, #0
 80022dc:	210a      	movs	r1, #10
 80022de:	4886      	ldr	r0, [pc, #536]	; (80024f8 <FreqMenu_DrawFreqPresetMenu+0xea8>)
 80022e0:	f008 feb6 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022ec:	9301      	str	r3, [sp, #4]
 80022ee:	2302      	movs	r3, #2
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	2300      	movs	r3, #0
 80022f4:	2178      	movs	r1, #120	; 0x78
 80022f6:	4881      	ldr	r0, [pc, #516]	; (80024fc <FreqMenu_DrawFreqPresetMenu+0xeac>)
 80022f8:	f008 feaa 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 80022fc:	79bb      	ldrb	r3, [r7, #6]
 80022fe:	b29a      	uxth	r2, r3
 8002300:	2300      	movs	r3, #0
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	2302      	movs	r3, #2
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800230c:	2178      	movs	r1, #120	; 0x78
 800230e:	487c      	ldr	r0, [pc, #496]	; (8002500 <FreqMenu_DrawFreqPresetMenu+0xeb0>)
 8002310:	f008 fe9e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002314:	797b      	ldrb	r3, [r7, #5]
 8002316:	b29a      	uxth	r2, r3
 8002318:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2302      	movs	r3, #2
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2300      	movs	r3, #0
 8002324:	2178      	movs	r1, #120	; 0x78
 8002326:	4877      	ldr	r0, [pc, #476]	; (8002504 <FreqMenu_DrawFreqPresetMenu+0xeb4>)
 8002328:	f008 fe92 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800232c:	793b      	ldrb	r3, [r7, #4]
 800232e:	b29a      	uxth	r2, r3
 8002330:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002334:	9301      	str	r3, [sp, #4]
 8002336:	2302      	movs	r3, #2
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	2300      	movs	r3, #0
 800233c:	2178      	movs	r1, #120	; 0x78
 800233e:	4872      	ldr	r0, [pc, #456]	; (8002508 <FreqMenu_DrawFreqPresetMenu+0xeb8>)
 8002340:	f008 fe86 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	b29a      	uxth	r2, r3
 8002348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800234c:	9301      	str	r3, [sp, #4]
 800234e:	2302      	movs	r3, #2
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	2300      	movs	r3, #0
 8002354:	2178      	movs	r1, #120	; 0x78
 8002356:	486d      	ldr	r0, [pc, #436]	; (800250c <FreqMenu_DrawFreqPresetMenu+0xebc>)
 8002358:	f008 fe7a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800235c:	78bb      	ldrb	r3, [r7, #2]
 800235e:	b29a      	uxth	r2, r3
 8002360:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	2302      	movs	r3, #2
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	2300      	movs	r3, #0
 800236c:	2178      	movs	r1, #120	; 0x78
 800236e:	4868      	ldr	r0, [pc, #416]	; (8002510 <FreqMenu_DrawFreqPresetMenu+0xec0>)
 8002370:	f008 fe6e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002374:	787b      	ldrb	r3, [r7, #1]
 8002376:	b29a      	uxth	r2, r3
 8002378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	2302      	movs	r3, #2
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2300      	movs	r3, #0
 8002384:	2178      	movs	r1, #120	; 0x78
 8002386:	4863      	ldr	r0, [pc, #396]	; (8002514 <FreqMenu_DrawFreqPresetMenu+0xec4>)
 8002388:	f008 fe62 	bl	800b050 <ILI9341_Draw_Text>
			break;
 800238c:	e384      	b.n	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_10KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	b29a      	uxth	r2, r3
 8002392:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002396:	9301      	str	r3, [sp, #4]
 8002398:	2302      	movs	r3, #2
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	2300      	movs	r3, #0
 800239e:	210a      	movs	r1, #10
 80023a0:	484f      	ldr	r0, [pc, #316]	; (80024e0 <FreqMenu_DrawFreqPresetMenu+0xe90>)
 80023a2:	f008 fe55 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80023a6:	79bb      	ldrb	r3, [r7, #6]
 80023a8:	b29a      	uxth	r2, r3
 80023aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	2302      	movs	r3, #2
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2300      	movs	r3, #0
 80023b6:	210a      	movs	r1, #10
 80023b8:	484a      	ldr	r0, [pc, #296]	; (80024e4 <FreqMenu_DrawFreqPresetMenu+0xe94>)
 80023ba:	f008 fe49 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80023be:	797b      	ldrb	r3, [r7, #5]
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	2302      	movs	r3, #2
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	2300      	movs	r3, #0
 80023ce:	210a      	movs	r1, #10
 80023d0:	4845      	ldr	r0, [pc, #276]	; (80024e8 <FreqMenu_DrawFreqPresetMenu+0xe98>)
 80023d2:	f008 fe3d 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80023d6:	793b      	ldrb	r3, [r7, #4]
 80023d8:	b29a      	uxth	r2, r3
 80023da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2302      	movs	r3, #2
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2300      	movs	r3, #0
 80023e6:	210a      	movs	r1, #10
 80023e8:	4840      	ldr	r0, [pc, #256]	; (80024ec <FreqMenu_DrawFreqPresetMenu+0xe9c>)
 80023ea:	f008 fe31 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f6:	9301      	str	r3, [sp, #4]
 80023f8:	2302      	movs	r3, #2
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	2300      	movs	r3, #0
 80023fe:	210a      	movs	r1, #10
 8002400:	483b      	ldr	r0, [pc, #236]	; (80024f0 <FreqMenu_DrawFreqPresetMenu+0xea0>)
 8002402:	f008 fe25 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002406:	78bb      	ldrb	r3, [r7, #2]
 8002408:	b29a      	uxth	r2, r3
 800240a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	2302      	movs	r3, #2
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	2300      	movs	r3, #0
 8002416:	210a      	movs	r1, #10
 8002418:	4836      	ldr	r0, [pc, #216]	; (80024f4 <FreqMenu_DrawFreqPresetMenu+0xea4>)
 800241a:	f008 fe19 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800241e:	787b      	ldrb	r3, [r7, #1]
 8002420:	b29a      	uxth	r2, r3
 8002422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	2302      	movs	r3, #2
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	2300      	movs	r3, #0
 800242e:	210a      	movs	r1, #10
 8002430:	4831      	ldr	r0, [pc, #196]	; (80024f8 <FreqMenu_DrawFreqPresetMenu+0xea8>)
 8002432:	f008 fe0d 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	b29a      	uxth	r2, r3
 800243a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800243e:	9301      	str	r3, [sp, #4]
 8002440:	2302      	movs	r3, #2
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	2300      	movs	r3, #0
 8002446:	2178      	movs	r1, #120	; 0x78
 8002448:	482c      	ldr	r0, [pc, #176]	; (80024fc <FreqMenu_DrawFreqPresetMenu+0xeac>)
 800244a:	f008 fe01 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800244e:	79bb      	ldrb	r3, [r7, #6]
 8002450:	b29a      	uxth	r2, r3
 8002452:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002456:	9301      	str	r3, [sp, #4]
 8002458:	2302      	movs	r3, #2
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	2300      	movs	r3, #0
 800245e:	2178      	movs	r1, #120	; 0x78
 8002460:	4827      	ldr	r0, [pc, #156]	; (8002500 <FreqMenu_DrawFreqPresetMenu+0xeb0>)
 8002462:	f008 fdf5 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 8002466:	797b      	ldrb	r3, [r7, #5]
 8002468:	b29a      	uxth	r2, r3
 800246a:	2300      	movs	r3, #0
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	2302      	movs	r3, #2
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002476:	2178      	movs	r1, #120	; 0x78
 8002478:	4822      	ldr	r0, [pc, #136]	; (8002504 <FreqMenu_DrawFreqPresetMenu+0xeb4>)
 800247a:	f008 fde9 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800247e:	793b      	ldrb	r3, [r7, #4]
 8002480:	b29a      	uxth	r2, r3
 8002482:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002486:	9301      	str	r3, [sp, #4]
 8002488:	2302      	movs	r3, #2
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	2300      	movs	r3, #0
 800248e:	2178      	movs	r1, #120	; 0x78
 8002490:	481d      	ldr	r0, [pc, #116]	; (8002508 <FreqMenu_DrawFreqPresetMenu+0xeb8>)
 8002492:	f008 fddd 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002496:	78fb      	ldrb	r3, [r7, #3]
 8002498:	b29a      	uxth	r2, r3
 800249a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	2302      	movs	r3, #2
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2300      	movs	r3, #0
 80024a6:	2178      	movs	r1, #120	; 0x78
 80024a8:	4818      	ldr	r0, [pc, #96]	; (800250c <FreqMenu_DrawFreqPresetMenu+0xebc>)
 80024aa:	f008 fdd1 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80024ae:	78bb      	ldrb	r3, [r7, #2]
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	2302      	movs	r3, #2
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	2300      	movs	r3, #0
 80024be:	2178      	movs	r1, #120	; 0x78
 80024c0:	4813      	ldr	r0, [pc, #76]	; (8002510 <FreqMenu_DrawFreqPresetMenu+0xec0>)
 80024c2:	f008 fdc5 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80024c6:	787b      	ldrb	r3, [r7, #1]
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ce:	9301      	str	r3, [sp, #4]
 80024d0:	2302      	movs	r3, #2
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	2300      	movs	r3, #0
 80024d6:	2178      	movs	r1, #120	; 0x78
 80024d8:	480e      	ldr	r0, [pc, #56]	; (8002514 <FreqMenu_DrawFreqPresetMenu+0xec4>)
 80024da:	f008 fdb9 	bl	800b050 <ILI9341_Draw_Text>
			break;
 80024de:	e2db      	b.n	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 80024e0:	0800e674 	.word	0x0800e674
 80024e4:	0800e67c 	.word	0x0800e67c
 80024e8:	0800e684 	.word	0x0800e684
 80024ec:	0800e68c 	.word	0x0800e68c
 80024f0:	0800e694 	.word	0x0800e694
 80024f4:	0800e69c 	.word	0x0800e69c
 80024f8:	0800e6a4 	.word	0x0800e6a4
 80024fc:	0800e6ac 	.word	0x0800e6ac
 8002500:	0800e6b4 	.word	0x0800e6b4
 8002504:	0800e6bc 	.word	0x0800e6bc
 8002508:	0800e6c4 	.word	0x0800e6c4
 800250c:	0800e6cc 	.word	0x0800e6cc
 8002510:	0800e6d4 	.word	0x0800e6d4
 8002514:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_25KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	b29a      	uxth	r2, r3
 800251c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	2302      	movs	r3, #2
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	2300      	movs	r3, #0
 8002528:	210a      	movs	r1, #10
 800252a:	48a4      	ldr	r0, [pc, #656]	; (80027bc <FreqMenu_DrawFreqPresetMenu+0x116c>)
 800252c:	f008 fd90 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002530:	79bb      	ldrb	r3, [r7, #6]
 8002532:	b29a      	uxth	r2, r3
 8002534:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002538:	9301      	str	r3, [sp, #4]
 800253a:	2302      	movs	r3, #2
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	2300      	movs	r3, #0
 8002540:	210a      	movs	r1, #10
 8002542:	489f      	ldr	r0, [pc, #636]	; (80027c0 <FreqMenu_DrawFreqPresetMenu+0x1170>)
 8002544:	f008 fd84 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002548:	797b      	ldrb	r3, [r7, #5]
 800254a:	b29a      	uxth	r2, r3
 800254c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	2302      	movs	r3, #2
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	2300      	movs	r3, #0
 8002558:	210a      	movs	r1, #10
 800255a:	489a      	ldr	r0, [pc, #616]	; (80027c4 <FreqMenu_DrawFreqPresetMenu+0x1174>)
 800255c:	f008 fd78 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002560:	793b      	ldrb	r3, [r7, #4]
 8002562:	b29a      	uxth	r2, r3
 8002564:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	2302      	movs	r3, #2
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	2300      	movs	r3, #0
 8002570:	210a      	movs	r1, #10
 8002572:	4895      	ldr	r0, [pc, #596]	; (80027c8 <FreqMenu_DrawFreqPresetMenu+0x1178>)
 8002574:	f008 fd6c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	b29a      	uxth	r2, r3
 800257c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	2302      	movs	r3, #2
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	2300      	movs	r3, #0
 8002588:	210a      	movs	r1, #10
 800258a:	4890      	ldr	r0, [pc, #576]	; (80027cc <FreqMenu_DrawFreqPresetMenu+0x117c>)
 800258c:	f008 fd60 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002590:	78bb      	ldrb	r3, [r7, #2]
 8002592:	b29a      	uxth	r2, r3
 8002594:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	2302      	movs	r3, #2
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	2300      	movs	r3, #0
 80025a0:	210a      	movs	r1, #10
 80025a2:	488b      	ldr	r0, [pc, #556]	; (80027d0 <FreqMenu_DrawFreqPresetMenu+0x1180>)
 80025a4:	f008 fd54 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80025a8:	787b      	ldrb	r3, [r7, #1]
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	2302      	movs	r3, #2
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	2300      	movs	r3, #0
 80025b8:	210a      	movs	r1, #10
 80025ba:	4886      	ldr	r0, [pc, #536]	; (80027d4 <FreqMenu_DrawFreqPresetMenu+0x1184>)
 80025bc:	f008 fd48 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	2302      	movs	r3, #2
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	2300      	movs	r3, #0
 80025d0:	2178      	movs	r1, #120	; 0x78
 80025d2:	4881      	ldr	r0, [pc, #516]	; (80027d8 <FreqMenu_DrawFreqPresetMenu+0x1188>)
 80025d4:	f008 fd3c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80025d8:	79bb      	ldrb	r3, [r7, #6]
 80025da:	b29a      	uxth	r2, r3
 80025dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025e0:	9301      	str	r3, [sp, #4]
 80025e2:	2302      	movs	r3, #2
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	2300      	movs	r3, #0
 80025e8:	2178      	movs	r1, #120	; 0x78
 80025ea:	487c      	ldr	r0, [pc, #496]	; (80027dc <FreqMenu_DrawFreqPresetMenu+0x118c>)
 80025ec:	f008 fd30 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80025f0:	797b      	ldrb	r3, [r7, #5]
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025f8:	9301      	str	r3, [sp, #4]
 80025fa:	2302      	movs	r3, #2
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	2300      	movs	r3, #0
 8002600:	2178      	movs	r1, #120	; 0x78
 8002602:	4877      	ldr	r0, [pc, #476]	; (80027e0 <FreqMenu_DrawFreqPresetMenu+0x1190>)
 8002604:	f008 fd24 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002608:	793b      	ldrb	r3, [r7, #4]
 800260a:	b29a      	uxth	r2, r3
 800260c:	2300      	movs	r3, #0
 800260e:	9301      	str	r3, [sp, #4]
 8002610:	2302      	movs	r3, #2
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002618:	2178      	movs	r1, #120	; 0x78
 800261a:	4872      	ldr	r0, [pc, #456]	; (80027e4 <FreqMenu_DrawFreqPresetMenu+0x1194>)
 800261c:	f008 fd18 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002620:	78fb      	ldrb	r3, [r7, #3]
 8002622:	b29a      	uxth	r2, r3
 8002624:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	2302      	movs	r3, #2
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2300      	movs	r3, #0
 8002630:	2178      	movs	r1, #120	; 0x78
 8002632:	486d      	ldr	r0, [pc, #436]	; (80027e8 <FreqMenu_DrawFreqPresetMenu+0x1198>)
 8002634:	f008 fd0c 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002638:	78bb      	ldrb	r3, [r7, #2]
 800263a:	b29a      	uxth	r2, r3
 800263c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002640:	9301      	str	r3, [sp, #4]
 8002642:	2302      	movs	r3, #2
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	2300      	movs	r3, #0
 8002648:	2178      	movs	r1, #120	; 0x78
 800264a:	4868      	ldr	r0, [pc, #416]	; (80027ec <FreqMenu_DrawFreqPresetMenu+0x119c>)
 800264c:	f008 fd00 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002650:	787b      	ldrb	r3, [r7, #1]
 8002652:	b29a      	uxth	r2, r3
 8002654:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	2302      	movs	r3, #2
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	2300      	movs	r3, #0
 8002660:	2178      	movs	r1, #120	; 0x78
 8002662:	4863      	ldr	r0, [pc, #396]	; (80027f0 <FreqMenu_DrawFreqPresetMenu+0x11a0>)
 8002664:	f008 fcf4 	bl	800b050 <ILI9341_Draw_Text>
			break;
 8002668:	e216      	b.n	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_50KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	b29a      	uxth	r2, r3
 800266e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002672:	9301      	str	r3, [sp, #4]
 8002674:	2302      	movs	r3, #2
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	2300      	movs	r3, #0
 800267a:	210a      	movs	r1, #10
 800267c:	484f      	ldr	r0, [pc, #316]	; (80027bc <FreqMenu_DrawFreqPresetMenu+0x116c>)
 800267e:	f008 fce7 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002682:	79bb      	ldrb	r3, [r7, #6]
 8002684:	b29a      	uxth	r2, r3
 8002686:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800268a:	9301      	str	r3, [sp, #4]
 800268c:	2302      	movs	r3, #2
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	2300      	movs	r3, #0
 8002692:	210a      	movs	r1, #10
 8002694:	484a      	ldr	r0, [pc, #296]	; (80027c0 <FreqMenu_DrawFreqPresetMenu+0x1170>)
 8002696:	f008 fcdb 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800269a:	797b      	ldrb	r3, [r7, #5]
 800269c:	b29a      	uxth	r2, r3
 800269e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	2302      	movs	r3, #2
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2300      	movs	r3, #0
 80026aa:	210a      	movs	r1, #10
 80026ac:	4845      	ldr	r0, [pc, #276]	; (80027c4 <FreqMenu_DrawFreqPresetMenu+0x1174>)
 80026ae:	f008 fccf 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80026b2:	793b      	ldrb	r3, [r7, #4]
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ba:	9301      	str	r3, [sp, #4]
 80026bc:	2302      	movs	r3, #2
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	2300      	movs	r3, #0
 80026c2:	210a      	movs	r1, #10
 80026c4:	4840      	ldr	r0, [pc, #256]	; (80027c8 <FreqMenu_DrawFreqPresetMenu+0x1178>)
 80026c6:	f008 fcc3 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80026ca:	78fb      	ldrb	r3, [r7, #3]
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026d2:	9301      	str	r3, [sp, #4]
 80026d4:	2302      	movs	r3, #2
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	2300      	movs	r3, #0
 80026da:	210a      	movs	r1, #10
 80026dc:	483b      	ldr	r0, [pc, #236]	; (80027cc <FreqMenu_DrawFreqPresetMenu+0x117c>)
 80026de:	f008 fcb7 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80026e2:	78bb      	ldrb	r3, [r7, #2]
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	2302      	movs	r3, #2
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2300      	movs	r3, #0
 80026f2:	210a      	movs	r1, #10
 80026f4:	4836      	ldr	r0, [pc, #216]	; (80027d0 <FreqMenu_DrawFreqPresetMenu+0x1180>)
 80026f6:	f008 fcab 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80026fa:	787b      	ldrb	r3, [r7, #1]
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	2302      	movs	r3, #2
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	2300      	movs	r3, #0
 800270a:	210a      	movs	r1, #10
 800270c:	4831      	ldr	r0, [pc, #196]	; (80027d4 <FreqMenu_DrawFreqPresetMenu+0x1184>)
 800270e:	f008 fc9f 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	b29a      	uxth	r2, r3
 8002716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	2302      	movs	r3, #2
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2300      	movs	r3, #0
 8002722:	2178      	movs	r1, #120	; 0x78
 8002724:	482c      	ldr	r0, [pc, #176]	; (80027d8 <FreqMenu_DrawFreqPresetMenu+0x1188>)
 8002726:	f008 fc93 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800272a:	79bb      	ldrb	r3, [r7, #6]
 800272c:	b29a      	uxth	r2, r3
 800272e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	2302      	movs	r3, #2
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	2300      	movs	r3, #0
 800273a:	2178      	movs	r1, #120	; 0x78
 800273c:	4827      	ldr	r0, [pc, #156]	; (80027dc <FreqMenu_DrawFreqPresetMenu+0x118c>)
 800273e:	f008 fc87 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002742:	797b      	ldrb	r3, [r7, #5]
 8002744:	b29a      	uxth	r2, r3
 8002746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800274a:	9301      	str	r3, [sp, #4]
 800274c:	2302      	movs	r3, #2
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2300      	movs	r3, #0
 8002752:	2178      	movs	r1, #120	; 0x78
 8002754:	4822      	ldr	r0, [pc, #136]	; (80027e0 <FreqMenu_DrawFreqPresetMenu+0x1190>)
 8002756:	f008 fc7b 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800275a:	793b      	ldrb	r3, [r7, #4]
 800275c:	b29a      	uxth	r2, r3
 800275e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	2302      	movs	r3, #2
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	2300      	movs	r3, #0
 800276a:	2178      	movs	r1, #120	; 0x78
 800276c:	481d      	ldr	r0, [pc, #116]	; (80027e4 <FreqMenu_DrawFreqPresetMenu+0x1194>)
 800276e:	f008 fc6f 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	b29a      	uxth	r2, r3
 8002776:	2300      	movs	r3, #0
 8002778:	9301      	str	r3, [sp, #4]
 800277a:	2302      	movs	r3, #2
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002782:	2178      	movs	r1, #120	; 0x78
 8002784:	4818      	ldr	r0, [pc, #96]	; (80027e8 <FreqMenu_DrawFreqPresetMenu+0x1198>)
 8002786:	f008 fc63 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800278a:	78bb      	ldrb	r3, [r7, #2]
 800278c:	b29a      	uxth	r2, r3
 800278e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002792:	9301      	str	r3, [sp, #4]
 8002794:	2302      	movs	r3, #2
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2300      	movs	r3, #0
 800279a:	2178      	movs	r1, #120	; 0x78
 800279c:	4813      	ldr	r0, [pc, #76]	; (80027ec <FreqMenu_DrawFreqPresetMenu+0x119c>)
 800279e:	f008 fc57 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80027a2:	787b      	ldrb	r3, [r7, #1]
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027aa:	9301      	str	r3, [sp, #4]
 80027ac:	2302      	movs	r3, #2
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2300      	movs	r3, #0
 80027b2:	2178      	movs	r1, #120	; 0x78
 80027b4:	480e      	ldr	r0, [pc, #56]	; (80027f0 <FreqMenu_DrawFreqPresetMenu+0x11a0>)
 80027b6:	f008 fc4b 	bl	800b050 <ILI9341_Draw_Text>
		break;
 80027ba:	e16d      	b.n	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
 80027bc:	0800e674 	.word	0x0800e674
 80027c0:	0800e67c 	.word	0x0800e67c
 80027c4:	0800e684 	.word	0x0800e684
 80027c8:	0800e68c 	.word	0x0800e68c
 80027cc:	0800e694 	.word	0x0800e694
 80027d0:	0800e69c 	.word	0x0800e69c
 80027d4:	0800e6a4 	.word	0x0800e6a4
 80027d8:	0800e6ac 	.word	0x0800e6ac
 80027dc:	0800e6b4 	.word	0x0800e6b4
 80027e0:	0800e6bc 	.word	0x0800e6bc
 80027e4:	0800e6c4 	.word	0x0800e6c4
 80027e8:	0800e6cc 	.word	0x0800e6cc
 80027ec:	0800e6d4 	.word	0x0800e6d4
 80027f0:	0800e6dc 	.word	0x0800e6dc
		case FPRESET_75KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	2302      	movs	r3, #2
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	2300      	movs	r3, #0
 8002804:	210a      	movs	r1, #10
 8002806:	48a6      	ldr	r0, [pc, #664]	; (8002aa0 <FreqMenu_DrawFreqPresetMenu+0x1450>)
 8002808:	f008 fc22 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800280c:	79bb      	ldrb	r3, [r7, #6]
 800280e:	b29a      	uxth	r2, r3
 8002810:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002814:	9301      	str	r3, [sp, #4]
 8002816:	2302      	movs	r3, #2
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	2300      	movs	r3, #0
 800281c:	210a      	movs	r1, #10
 800281e:	48a1      	ldr	r0, [pc, #644]	; (8002aa4 <FreqMenu_DrawFreqPresetMenu+0x1454>)
 8002820:	f008 fc16 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002824:	797b      	ldrb	r3, [r7, #5]
 8002826:	b29a      	uxth	r2, r3
 8002828:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	2302      	movs	r3, #2
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	2300      	movs	r3, #0
 8002834:	210a      	movs	r1, #10
 8002836:	489c      	ldr	r0, [pc, #624]	; (8002aa8 <FreqMenu_DrawFreqPresetMenu+0x1458>)
 8002838:	f008 fc0a 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800283c:	793b      	ldrb	r3, [r7, #4]
 800283e:	b29a      	uxth	r2, r3
 8002840:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	2302      	movs	r3, #2
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	2300      	movs	r3, #0
 800284c:	210a      	movs	r1, #10
 800284e:	4897      	ldr	r0, [pc, #604]	; (8002aac <FreqMenu_DrawFreqPresetMenu+0x145c>)
 8002850:	f008 fbfe 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	b29a      	uxth	r2, r3
 8002858:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	2302      	movs	r3, #2
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	2300      	movs	r3, #0
 8002864:	210a      	movs	r1, #10
 8002866:	4892      	ldr	r0, [pc, #584]	; (8002ab0 <FreqMenu_DrawFreqPresetMenu+0x1460>)
 8002868:	f008 fbf2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800286c:	78bb      	ldrb	r3, [r7, #2]
 800286e:	b29a      	uxth	r2, r3
 8002870:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2302      	movs	r3, #2
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	2300      	movs	r3, #0
 800287c:	210a      	movs	r1, #10
 800287e:	488d      	ldr	r0, [pc, #564]	; (8002ab4 <FreqMenu_DrawFreqPresetMenu+0x1464>)
 8002880:	f008 fbe6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002884:	787b      	ldrb	r3, [r7, #1]
 8002886:	b29a      	uxth	r2, r3
 8002888:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288c:	9301      	str	r3, [sp, #4]
 800288e:	2302      	movs	r3, #2
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	2300      	movs	r3, #0
 8002894:	210a      	movs	r1, #10
 8002896:	4888      	ldr	r0, [pc, #544]	; (8002ab8 <FreqMenu_DrawFreqPresetMenu+0x1468>)
 8002898:	f008 fbda 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	b29a      	uxth	r2, r3
 80028a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	2302      	movs	r3, #2
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2300      	movs	r3, #0
 80028ac:	2178      	movs	r1, #120	; 0x78
 80028ae:	4883      	ldr	r0, [pc, #524]	; (8002abc <FreqMenu_DrawFreqPresetMenu+0x146c>)
 80028b0:	f008 fbce 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80028b4:	79bb      	ldrb	r3, [r7, #6]
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2302      	movs	r3, #2
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2300      	movs	r3, #0
 80028c4:	2178      	movs	r1, #120	; 0x78
 80028c6:	487e      	ldr	r0, [pc, #504]	; (8002ac0 <FreqMenu_DrawFreqPresetMenu+0x1470>)
 80028c8:	f008 fbc2 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80028cc:	797b      	ldrb	r3, [r7, #5]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2302      	movs	r3, #2
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2300      	movs	r3, #0
 80028dc:	2178      	movs	r1, #120	; 0x78
 80028de:	4879      	ldr	r0, [pc, #484]	; (8002ac4 <FreqMenu_DrawFreqPresetMenu+0x1474>)
 80028e0:	f008 fbb6 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80028e4:	793b      	ldrb	r3, [r7, #4]
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2302      	movs	r3, #2
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	2178      	movs	r1, #120	; 0x78
 80028f6:	4874      	ldr	r0, [pc, #464]	; (8002ac8 <FreqMenu_DrawFreqPresetMenu+0x1478>)
 80028f8:	f008 fbaa 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	b29a      	uxth	r2, r3
 8002900:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	2302      	movs	r3, #2
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	2300      	movs	r3, #0
 800290c:	2178      	movs	r1, #120	; 0x78
 800290e:	486f      	ldr	r0, [pc, #444]	; (8002acc <FreqMenu_DrawFreqPresetMenu+0x147c>)
 8002910:	f008 fb9e 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002914:	78bb      	ldrb	r3, [r7, #2]
 8002916:	b29a      	uxth	r2, r3
 8002918:	2300      	movs	r3, #0
 800291a:	9301      	str	r3, [sp, #4]
 800291c:	2302      	movs	r3, #2
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002924:	2178      	movs	r1, #120	; 0x78
 8002926:	486a      	ldr	r0, [pc, #424]	; (8002ad0 <FreqMenu_DrawFreqPresetMenu+0x1480>)
 8002928:	f008 fb92 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800292c:	787b      	ldrb	r3, [r7, #1]
 800292e:	b29a      	uxth	r2, r3
 8002930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	2302      	movs	r3, #2
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2178      	movs	r1, #120	; 0x78
 800293e:	4865      	ldr	r0, [pc, #404]	; (8002ad4 <FreqMenu_DrawFreqPresetMenu+0x1484>)
 8002940:	f008 fb86 	bl	800b050 <ILI9341_Draw_Text>
		break;
 8002944:	e0a8      	b.n	8002a98 <FreqMenu_DrawFreqPresetMenu+0x1448>
		case FPRESET_100KHZ:
			ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	b29a      	uxth	r2, r3
 800294a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	2302      	movs	r3, #2
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2300      	movs	r3, #0
 8002956:	210a      	movs	r1, #10
 8002958:	4851      	ldr	r0, [pc, #324]	; (8002aa0 <FreqMenu_DrawFreqPresetMenu+0x1450>)
 800295a:	f008 fb79 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800295e:	79bb      	ldrb	r3, [r7, #6]
 8002960:	b29a      	uxth	r2, r3
 8002962:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	2302      	movs	r3, #2
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	2300      	movs	r3, #0
 800296e:	210a      	movs	r1, #10
 8002970:	484c      	ldr	r0, [pc, #304]	; (8002aa4 <FreqMenu_DrawFreqPresetMenu+0x1454>)
 8002972:	f008 fb6d 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002976:	797b      	ldrb	r3, [r7, #5]
 8002978:	b29a      	uxth	r2, r3
 800297a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	2302      	movs	r3, #2
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2300      	movs	r3, #0
 8002986:	210a      	movs	r1, #10
 8002988:	4847      	ldr	r0, [pc, #284]	; (8002aa8 <FreqMenu_DrawFreqPresetMenu+0x1458>)
 800298a:	f008 fb61 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800298e:	793b      	ldrb	r3, [r7, #4]
 8002990:	b29a      	uxth	r2, r3
 8002992:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	2302      	movs	r3, #2
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2300      	movs	r3, #0
 800299e:	210a      	movs	r1, #10
 80029a0:	4842      	ldr	r0, [pc, #264]	; (8002aac <FreqMenu_DrawFreqPresetMenu+0x145c>)
 80029a2:	f008 fb55 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	2302      	movs	r3, #2
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2300      	movs	r3, #0
 80029b6:	210a      	movs	r1, #10
 80029b8:	483d      	ldr	r0, [pc, #244]	; (8002ab0 <FreqMenu_DrawFreqPresetMenu+0x1460>)
 80029ba:	f008 fb49 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80029be:	78bb      	ldrb	r3, [r7, #2]
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029c6:	9301      	str	r3, [sp, #4]
 80029c8:	2302      	movs	r3, #2
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	2300      	movs	r3, #0
 80029ce:	210a      	movs	r1, #10
 80029d0:	4838      	ldr	r0, [pc, #224]	; (8002ab4 <FreqMenu_DrawFreqPresetMenu+0x1464>)
 80029d2:	f008 fb3d 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80029d6:	787b      	ldrb	r3, [r7, #1]
 80029d8:	b29a      	uxth	r2, r3
 80029da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029de:	9301      	str	r3, [sp, #4]
 80029e0:	2302      	movs	r3, #2
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2300      	movs	r3, #0
 80029e6:	210a      	movs	r1, #10
 80029e8:	4833      	ldr	r0, [pc, #204]	; (8002ab8 <FreqMenu_DrawFreqPresetMenu+0x1468>)
 80029ea:	f008 fb31 	bl	800b050 <ILI9341_Draw_Text>

			ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f6:	9301      	str	r3, [sp, #4]
 80029f8:	2302      	movs	r3, #2
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	2300      	movs	r3, #0
 80029fe:	2178      	movs	r1, #120	; 0x78
 8002a00:	482e      	ldr	r0, [pc, #184]	; (8002abc <FreqMenu_DrawFreqPresetMenu+0x146c>)
 8002a02:	f008 fb25 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	2302      	movs	r3, #2
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2300      	movs	r3, #0
 8002a16:	2178      	movs	r1, #120	; 0x78
 8002a18:	4829      	ldr	r0, [pc, #164]	; (8002ac0 <FreqMenu_DrawFreqPresetMenu+0x1470>)
 8002a1a:	f008 fb19 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002a1e:	797b      	ldrb	r3, [r7, #5]
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a26:	9301      	str	r3, [sp, #4]
 8002a28:	2302      	movs	r3, #2
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	2178      	movs	r1, #120	; 0x78
 8002a30:	4824      	ldr	r0, [pc, #144]	; (8002ac4 <FreqMenu_DrawFreqPresetMenu+0x1474>)
 8002a32:	f008 fb0d 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002a36:	793b      	ldrb	r3, [r7, #4]
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	2302      	movs	r3, #2
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	2300      	movs	r3, #0
 8002a46:	2178      	movs	r1, #120	; 0x78
 8002a48:	481f      	ldr	r0, [pc, #124]	; (8002ac8 <FreqMenu_DrawFreqPresetMenu+0x1478>)
 8002a4a:	f008 fb01 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002a4e:	78fb      	ldrb	r3, [r7, #3]
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a56:	9301      	str	r3, [sp, #4]
 8002a58:	2302      	movs	r3, #2
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	2178      	movs	r1, #120	; 0x78
 8002a60:	481a      	ldr	r0, [pc, #104]	; (8002acc <FreqMenu_DrawFreqPresetMenu+0x147c>)
 8002a62:	f008 faf5 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002a66:	78bb      	ldrb	r3, [r7, #2]
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	2302      	movs	r3, #2
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2300      	movs	r3, #0
 8002a76:	2178      	movs	r1, #120	; 0x78
 8002a78:	4815      	ldr	r0, [pc, #84]	; (8002ad0 <FreqMenu_DrawFreqPresetMenu+0x1480>)
 8002a7a:	f008 fae9 	bl	800b050 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002a7e:	787b      	ldrb	r3, [r7, #1]
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	2300      	movs	r3, #0
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	2302      	movs	r3, #2
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a8e:	2178      	movs	r1, #120	; 0x78
 8002a90:	4810      	ldr	r0, [pc, #64]	; (8002ad4 <FreqMenu_DrawFreqPresetMenu+0x1484>)
 8002a92:	f008 fadd 	bl	800b050 <ILI9341_Draw_Text>
		break;
 8002a96:	bf00      	nop

	}
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	0800e674 	.word	0x0800e674
 8002aa4:	0800e67c 	.word	0x0800e67c
 8002aa8:	0800e684 	.word	0x0800e684
 8002aac:	0800e68c 	.word	0x0800e68c
 8002ab0:	0800e694 	.word	0x0800e694
 8002ab4:	0800e69c 	.word	0x0800e69c
 8002ab8:	0800e6a4 	.word	0x0800e6a4
 8002abc:	0800e6ac 	.word	0x0800e6ac
 8002ac0:	0800e6b4 	.word	0x0800e6b4
 8002ac4:	0800e6bc 	.word	0x0800e6bc
 8002ac8:	0800e6c4 	.word	0x0800e6c4
 8002acc:	0800e6cc 	.word	0x0800e6cc
 8002ad0:	0800e6d4 	.word	0x0800e6d4
 8002ad4:	0800e6dc 	.word	0x0800e6dc

08002ad8 <FreqMenu_DrawFreqAdjustMenu>:
 *
 *
 *
 */
void FreqMenu_DrawFreqAdjustMenu()
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 8002ade:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	2296      	movs	r2, #150	; 0x96
 8002aec:	210a      	movs	r1, #10
 8002aee:	4811      	ldr	r0, [pc, #68]	; (8002b34 <FreqMenu_DrawFreqAdjustMenu+0x5c>)
 8002af0:	f008 faae 	bl	800b050 <ILI9341_Draw_Text>

	char freq[6] = "";
 8002af4:	2300      	movs	r3, #0
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	2300      	movs	r3, #0
 8002afa:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 8002afc:	f000 fc1e 	bl	800333c <FreqO_GetOutputFreq>
 8002b00:	4603      	mov	r3, r0
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	4639      	mov	r1, r7
 8002b06:	2206      	movs	r2, #6
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fe fcfd 	bl	8001508 <DM_AddDigitPadding>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10a      	bne.n	8002b2a <FreqMenu_DrawFreqAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002b14:	4638      	mov	r0, r7
 8002b16:	2300      	movs	r3, #0
 8002b18:	9301      	str	r3, [sp, #4]
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	9300      	str	r3, [sp, #0]
 8002b1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b22:	2296      	movs	r2, #150	; 0x96
 8002b24:	21fa      	movs	r1, #250	; 0xfa
 8002b26:	f008 fa93 	bl	800b050 <ILI9341_Draw_Text>


}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	0800e6e8 	.word	0x0800e6e8

08002b38 <FreqMenu_DrawFreqSweepMenu>:
 *
 *
 *
 */
void FreqMenu_DrawFreqSweepMenu()
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("TODO: Freq Sweep Menu", 	10, 120, BLACK, 2, WHITE);
 8002b3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	2302      	movs	r3, #2
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2278      	movs	r2, #120	; 0x78
 8002b4c:	210a      	movs	r1, #10
 8002b4e:	4803      	ldr	r0, [pc, #12]	; (8002b5c <FreqMenu_DrawFreqSweepMenu+0x24>)
 8002b50:	f008 fa7e 	bl	800b050 <ILI9341_Draw_Text>




}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	0800e700 	.word	0x0800e700

08002b60 <EM_ProcessEvent>:
 *
 * 	Main state machine for event process
 *
 */
void EM_ProcessEvent()
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0

	switch(eNextState)
 8002b64:	4b79      	ldr	r3, [pc, #484]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b07      	cmp	r3, #7
 8002b6a:	f200 80db 	bhi.w	8002d24 <EM_ProcessEvent+0x1c4>
 8002b6e:	a201      	add	r2, pc, #4	; (adr r2, 8002b74 <EM_ProcessEvent+0x14>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002b95 	.word	0x08002b95
 8002b78:	08002be9 	.word	0x08002be9
 8002b7c:	08002c15 	.word	0x08002c15
 8002b80:	08002c3f 	.word	0x08002c3f
 8002b84:	08002c91 	.word	0x08002c91
 8002b88:	08002cbb 	.word	0x08002cbb
 8002b8c:	08002ce5 	.word	0x08002ce5
 8002b90:	08002cfb 	.word	0x08002cfb
	{
		case Idle_State:

			if(eNewEvent == evBlueBtn)
 8002b94:	4b6e      	ldr	r3, [pc, #440]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d105      	bne.n	8002ba8 <EM_ProcessEvent+0x48>
			{
				eNextState = _FuncMenuEntryHandler();
 8002b9c:	f000 f8da 	bl	8002d54 <_FuncMenuEntryHandler>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4b69      	ldr	r3, [pc, #420]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002ba6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002ba8:	4b69      	ldr	r3, [pc, #420]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d105      	bne.n	8002bbc <EM_ProcessEvent+0x5c>
			{
				eNextState = _FreqMainMenuEntryHandler();
 8002bb0:	f000 f9a6 	bl	8002f00 <_FreqMainMenuEntryHandler>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4b64      	ldr	r3, [pc, #400]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002bba:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002bbc:	4b64      	ldr	r3, [pc, #400]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b03      	cmp	r3, #3
 8002bc2:	d105      	bne.n	8002bd0 <EM_ProcessEvent+0x70>
			{
				eNextState = _GainMenuEntryHandler();
 8002bc4:	f000 f90a 	bl	8002ddc <_GainMenuEntryHandler>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4b5f      	ldr	r3, [pc, #380]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002bce:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8002bd0:	4b5f      	ldr	r3, [pc, #380]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b04      	cmp	r3, #4
 8002bd6:	f040 80a7 	bne.w	8002d28 <EM_ProcessEvent+0x1c8>
			{
				eNextState = _BiasMenuEntryHandler();
 8002bda:	f000 f94b 	bl	8002e74 <_BiasMenuEntryHandler>
 8002bde:	4603      	mov	r3, r0
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b5a      	ldr	r3, [pc, #360]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002be4:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002be6:	e09f      	b.n	8002d28 <EM_ProcessEvent+0x1c8>

		case Func_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002be8:	4b59      	ldr	r3, [pc, #356]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b05      	cmp	r3, #5
 8002bee:	d105      	bne.n	8002bfc <EM_ProcessEvent+0x9c>
			{
				eNextState = _FuncMenuInputHandler();
 8002bf0:	f000 f8c8 	bl	8002d84 <_FuncMenuInputHandler>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	4b54      	ldr	r3, [pc, #336]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002bfa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002bfc:	4b54      	ldr	r3, [pc, #336]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b06      	cmp	r3, #6
 8002c02:	f040 8093 	bne.w	8002d2c <EM_ProcessEvent+0x1cc>
			{
				eNextState = _FuncMenuExitHandler();
 8002c06:	f000 f8cf 	bl	8002da8 <_FuncMenuExitHandler>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b4f      	ldr	r3, [pc, #316]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c10:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002c12:	e08b      	b.n	8002d2c <EM_ProcessEvent+0x1cc>

		case Gain_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002c14:	4b4e      	ldr	r3, [pc, #312]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b05      	cmp	r3, #5
 8002c1a:	d105      	bne.n	8002c28 <EM_ProcessEvent+0xc8>
			{
				eNextState = _GainMenuInputHandler();
 8002c1c:	f000 f8f8 	bl	8002e10 <_GainMenuInputHandler>
 8002c20:	4603      	mov	r3, r0
 8002c22:	461a      	mov	r2, r3
 8002c24:	4b49      	ldr	r3, [pc, #292]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c26:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002c28:	4b49      	ldr	r3, [pc, #292]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b06      	cmp	r3, #6
 8002c2e:	d17f      	bne.n	8002d30 <EM_ProcessEvent+0x1d0>
			{
				eNextState = _GainMenuExitHandler();
 8002c30:	f000 f906 	bl	8002e40 <_GainMenuExitHandler>
 8002c34:	4603      	mov	r3, r0
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b44      	ldr	r3, [pc, #272]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c3a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002c3c:	e078      	b.n	8002d30 <EM_ProcessEvent+0x1d0>

			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002c3e:	4b44      	ldr	r3, [pc, #272]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b06      	cmp	r3, #6
 8002c44:	d105      	bne.n	8002c52 <EM_ProcessEvent+0xf2>
			{
				eNextState = _FreqMainMenuExitHandler();
 8002c46:	f000 f96f 	bl	8002f28 <_FreqMainMenuExitHandler>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4b3f      	ldr	r3, [pc, #252]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c50:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8002c52:	4b3f      	ldr	r3, [pc, #252]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d105      	bne.n	8002c66 <EM_ProcessEvent+0x106>
			{
//				FreqO_ApplyPreset(FPRESET_1HZ);
				eNextState = _FreqPresetMenuEntryHandler();
 8002c5a:	f000 f97f 	bl	8002f5c <_FreqPresetMenuEntryHandler>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	461a      	mov	r2, r3
 8002c62:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c64:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002c66:	4b3a      	ldr	r3, [pc, #232]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d105      	bne.n	8002c7a <EM_ProcessEvent+0x11a>
			{
//				FreqO_ApplyPreset(FPRESET_100HZ);
				eNextState = _FreqAdjustMenuEntryHandler();
 8002c6e:	f000 f9b9 	bl	8002fe4 <_FreqAdjustMenuEntryHandler>
 8002c72:	4603      	mov	r3, r0
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b35      	ldr	r3, [pc, #212]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c78:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002c7a:	4b35      	ldr	r3, [pc, #212]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d158      	bne.n	8002d34 <EM_ProcessEvent+0x1d4>
			{
//				FreqO_ApplyPreset(FPRESET_1KHZ);
				eNextState = _FreqSweepMenuEntryHandler();
 8002c82:	f000 f9f3 	bl	800306c <_FreqSweepMenuEntryHandler>
 8002c86:	4603      	mov	r3, r0
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b30      	ldr	r3, [pc, #192]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002c8c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// No menu action
			}
			break;
 8002c8e:	e051      	b.n	8002d34 <EM_ProcessEvent+0x1d4>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002c90:	4b2f      	ldr	r3, [pc, #188]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b05      	cmp	r3, #5
 8002c96:	d105      	bne.n	8002ca4 <EM_ProcessEvent+0x144>
			{
				eNextState = _FreqPresetMenuInputHandler();
 8002c98:	f000 f980 	bl	8002f9c <_FreqPresetMenuInputHandler>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	4b2a      	ldr	r3, [pc, #168]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002ca2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002ca4:	4b2a      	ldr	r3, [pc, #168]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b06      	cmp	r3, #6
 8002caa:	d145      	bne.n	8002d38 <EM_ProcessEvent+0x1d8>
			{
				eNextState = _FreqPresetMenuExitHandler();
 8002cac:	f000 f988 	bl	8002fc0 <_FreqPresetMenuExitHandler>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4b25      	ldr	r3, [pc, #148]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002cb6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002cb8:	e03e      	b.n	8002d38 <EM_ProcessEvent+0x1d8>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002cba:	4b25      	ldr	r3, [pc, #148]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	d105      	bne.n	8002cce <EM_ProcessEvent+0x16e>
			{
				eNextState = _FreqAdjustMenuInputHandler();
 8002cc2:	f000 f9af 	bl	8003024 <_FreqAdjustMenuInputHandler>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b20      	ldr	r3, [pc, #128]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002ccc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002cce:	4b20      	ldr	r3, [pc, #128]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b06      	cmp	r3, #6
 8002cd4:	d132      	bne.n	8002d3c <EM_ProcessEvent+0x1dc>
			{
				eNextState = _FreqAdjustMenuExitHandler();
 8002cd6:	f000 f9b7 	bl	8003048 <_FreqAdjustMenuExitHandler>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b1b      	ldr	r3, [pc, #108]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002ce0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002ce2:	e02b      	b.n	8002d3c <EM_ProcessEvent+0x1dc>
		case Freq_Sweep_Menu_State:
			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	2b06      	cmp	r3, #6
 8002cea:	d129      	bne.n	8002d40 <EM_ProcessEvent+0x1e0>
			{
				eNextState = _FreqSweepMenuExitHandler();
 8002cec:	f000 f9da 	bl	80030a4 <_FreqSweepMenuExitHandler>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002cf6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002cf8:	e022      	b.n	8002d40 <EM_ProcessEvent+0x1e0>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002cfa:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b05      	cmp	r3, #5
 8002d00:	d105      	bne.n	8002d0e <EM_ProcessEvent+0x1ae>
			{
				eNextState = _BiasMenuInputHandler();
 8002d02:	f000 f8d1 	bl	8002ea8 <_BiasMenuInputHandler>
 8002d06:	4603      	mov	r3, r0
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002d0c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <EM_ProcessEvent+0x1f0>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	2b06      	cmp	r3, #6
 8002d14:	d116      	bne.n	8002d44 <EM_ProcessEvent+0x1e4>
			{
				eNextState = _BiasMenuExitHandler();
 8002d16:	f000 f8d9 	bl	8002ecc <_BiasMenuExitHandler>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <EM_ProcessEvent+0x1ec>)
 8002d20:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002d22:	e00f      	b.n	8002d44 <EM_ProcessEvent+0x1e4>

		default:
			break;
 8002d24:	bf00      	nop
 8002d26:	e00e      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d28:	bf00      	nop
 8002d2a:	e00c      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d2c:	bf00      	nop
 8002d2e:	e00a      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d30:	bf00      	nop
 8002d32:	e008      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d34:	bf00      	nop
 8002d36:	e006      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d38:	bf00      	nop
 8002d3a:	e004      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d3c:	bf00      	nop
 8002d3e:	e002      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d40:	bf00      	nop
 8002d42:	e000      	b.n	8002d46 <EM_ProcessEvent+0x1e6>
			break;
 8002d44:	bf00      	nop
	}

}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20001260 	.word	0x20001260
 8002d50:	20001261 	.word	0x20001261

08002d54 <_FuncMenuEntryHandler>:
 *
 *	Business logic for evFunctionMenu events
 *
 */
eSystemState _FuncMenuEntryHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8002d58:	4808      	ldr	r0, [pc, #32]	; (8002d7c <_FuncMenuEntryHandler+0x28>)
 8002d5a:	f009 fc63 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002d5e:	f000 f9c9 	bl	80030f4 <_RefreshDisplay>

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8002d62:	2001      	movs	r0, #1
 8002d64:	f7fe f928 	bl	8000fb8 <DM_ShowFuncSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu
	ENCODER_TIMER->CNT = 20;
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <_FuncMenuEntryHandler+0x2c>)
 8002d6a:	2214      	movs	r2, #20
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 20;
 8002d6e:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <_FuncMenuEntryHandler+0x2c>)
 8002d70:	2214      	movs	r2, #20
 8002d72:	62da      	str	r2, [r3, #44]	; 0x2c

	return Func_Menu_State;
 8002d74:	2301      	movs	r3, #1
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	0800e718 	.word	0x0800e718
 8002d80:	40012c00 	.word	0x40012c00

08002d84 <_FuncMenuInputHandler>:
 *
 *	Business logic for evFunctionSet events
 *
 */
eSystemState _FuncMenuInputHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8002d88:	4805      	ldr	r0, [pc, #20]	; (8002da0 <_FuncMenuInputHandler+0x1c>)
 8002d8a:	f009 fc4b 	bl	800c624 <puts>
#endif


	FuncO_ModifyOutput();
 8002d8e:	f000 fbc3 	bl	8003518 <FuncO_ModifyOutput>
	eNewEvent = evBlueBtn;
 8002d92:	4b04      	ldr	r3, [pc, #16]	; (8002da4 <_FuncMenuInputHandler+0x20>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8002d98:	2301      	movs	r3, #1
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	0800e734 	.word	0x0800e734
 8002da4:	20001261 	.word	0x20001261

08002da8 <_FuncMenuExitHandler>:
 *
 *
 *
 */
eSystemState _FuncMenuExitHandler()
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8002dac:	4808      	ldr	r0, [pc, #32]	; (8002dd0 <_FuncMenuExitHandler+0x28>)
 8002dae:	f009 fc39 	bl	800c624 <puts>
#endif

	// disable the menu

	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8002db2:	2000      	movs	r0, #0
 8002db4:	f7fe f900 	bl	8000fb8 <DM_ShowFuncSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <_FuncMenuExitHandler+0x2c>)
 8002dba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dbe:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002dc0:	f000 f998 	bl	80030f4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002dc4:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <_FuncMenuExitHandler+0x30>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	0800e754 	.word	0x0800e754
 8002dd4:	40012c00 	.word	0x40012c00
 8002dd8:	20001261 	.word	0x20001261

08002ddc <_GainMenuEntryHandler>:
 *
 *	Business logic for AmplitudeAdjust events
 *
 */
eSystemState _GainMenuEntryHandler()
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8002de0:	4809      	ldr	r0, [pc, #36]	; (8002e08 <_GainMenuEntryHandler+0x2c>)
 8002de2:	f009 fc1f 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002de6:	f000 f985 	bl	80030f4 <_RefreshDisplay>

	DM_ShowGainSelectMenu(ENABLE_GAINMENU);
 8002dea:	2001      	movs	r0, #1
 8002dec:	f7fe fac8 	bl	8001380 <DM_ShowGainSelectMenu>

	// set the rotary encoder limits to 0-32 for this menu
	ENCODER_TIMER->CNT = GO_GetOutputGain();
 8002df0:	f000 fd4e 	bl	8003890 <GO_GetOutputGain>
 8002df4:	4603      	mov	r3, r0
 8002df6:	461a      	mov	r2, r3
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <_GainMenuEntryHandler+0x30>)
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 32;
 8002dfc:	4b03      	ldr	r3, [pc, #12]	; (8002e0c <_GainMenuEntryHandler+0x30>)
 8002dfe:	2220      	movs	r2, #32
 8002e00:	62da      	str	r2, [r3, #44]	; 0x2c

	return Gain_Menu_State;
 8002e02:	2302      	movs	r3, #2
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	0800e770 	.word	0x0800e770
 8002e0c:	40012c00 	.word	0x40012c00

08002e10 <_GainMenuInputHandler>:
 *
 *
 *
 */
eSystemState _GainMenuInputHandler()
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8002e14:	4808      	ldr	r0, [pc, #32]	; (8002e38 <_GainMenuInputHandler+0x28>)
 8002e16:	f009 fc05 	bl	800c624 <puts>
#endif

	GO_SetOutputToEncoder(SM_GetEncoderValue(ENCODER_REVERSE));
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f000 fd44 	bl	80038a8 <SM_GetEncoderValue>
 8002e20:	4603      	mov	r3, r0
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fc45 	bl	80036b4 <GO_SetOutputToEncoder>

	eNewEvent = evYellowBtn;
 8002e2a:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <_GainMenuInputHandler+0x2c>)
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8002e30:	2302      	movs	r3, #2
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	0800e788 	.word	0x0800e788
 8002e3c:	20001261 	.word	0x20001261

08002e40 <_GainMenuExitHandler>:
 *
 *
 *
 */
eSystemState _GainMenuExitHandler()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8002e44:	4808      	ldr	r0, [pc, #32]	; (8002e68 <_GainMenuExitHandler+0x28>)
 8002e46:	f009 fbed 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowGainSelectMenu(DISABLE_GAINMENU);
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	f7fe fa98 	bl	8001380 <DM_ShowGainSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <_GainMenuExitHandler+0x2c>)
 8002e52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002e58:	f000 f94c 	bl	80030f4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <_GainMenuExitHandler+0x30>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	0800e7a0 	.word	0x0800e7a0
 8002e6c:	40012c00 	.word	0x40012c00
 8002e70:	20001261 	.word	0x20001261

08002e74 <_BiasMenuEntryHandler>:
 *
 *	Business logic for BiasMenu events
 *
 */
eSystemState _BiasMenuEntryHandler()
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8002e78:	4809      	ldr	r0, [pc, #36]	; (8002ea0 <_BiasMenuEntryHandler+0x2c>)
 8002e7a:	f009 fbd3 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002e7e:	f000 f939 	bl	80030f4 <_RefreshDisplay>

	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8002e82:	2001      	movs	r0, #1
 8002e84:	f7fe fab0 	bl	80013e8 <DM_ShowBiasSelectMenu>

	// set the rotary encoder limits to 0-20 for this menu


	ENCODER_TIMER->ARR = BIAS_MAX;
 8002e88:	4b06      	ldr	r3, [pc, #24]	; (8002ea4 <_BiasMenuEntryHandler+0x30>)
 8002e8a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002e8e:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BIAS_CENTER;
 8002e90:	4b04      	ldr	r3, [pc, #16]	; (8002ea4 <_BiasMenuEntryHandler+0x30>)
 8002e92:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24

	return Bias_Menu_State;
 8002e98:	2307      	movs	r3, #7
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	0800e7bc 	.word	0x0800e7bc
 8002ea4:	40012c00 	.word	0x40012c00

08002ea8 <_BiasMenuInputHandler>:
 *
 *
 *
 */
eSystemState _BiasMenuInputHandler()
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8002eac:	4805      	ldr	r0, [pc, #20]	; (8002ec4 <_BiasMenuInputHandler+0x1c>)
 8002eae:	f009 fbb9 	bl	800c624 <puts>
#endif

	BO_ModifyOutput();
 8002eb2:	f000 f939 	bl	8003128 <BO_ModifyOutput>

	eNewEvent = evRedBtn;
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <_BiasMenuInputHandler+0x20>)
 8002eb8:	2204      	movs	r2, #4
 8002eba:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8002ebc:	2307      	movs	r3, #7
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	0800e7d4 	.word	0x0800e7d4
 8002ec8:	20001261 	.word	0x20001261

08002ecc <_BiasMenuExitHandler>:
 *
 *
 *
 */
eSystemState _BiasMenuExitHandler()
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8002ed0:	4808      	ldr	r0, [pc, #32]	; (8002ef4 <_BiasMenuExitHandler+0x28>)
 8002ed2:	f009 fba7 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	f7fe fa86 	bl	80013e8 <DM_ShowBiasSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002edc:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <_BiasMenuExitHandler+0x2c>)
 8002ede:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ee2:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002ee4:	f000 f906 	bl	80030f4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002ee8:	4b04      	ldr	r3, [pc, #16]	; (8002efc <_BiasMenuExitHandler+0x30>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	0800e7ec 	.word	0x0800e7ec
 8002ef8:	40012c00 	.word	0x40012c00
 8002efc:	20001261 	.word	0x20001261

08002f00 <_FreqMainMenuEntryHandler>:
 *
 *	event handler for main freq menu
 *
 */
eSystemState _FreqMainMenuEntryHandler()
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 8002f04:	4806      	ldr	r0, [pc, #24]	; (8002f20 <_FreqMainMenuEntryHandler+0x20>)
 8002f06:	f009 fb8d 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002f0a:	f000 f8f3 	bl	80030f4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_MAIN_MENU);
 8002f0e:	2001      	movs	r0, #1
 8002f10:	f7fe fa5a 	bl	80013c8 <DM_ShowFreqMenu>
	// set the rotary encoder limits to 0-? for this menu
//	ENCODER_TIMER->CNT = 0;
//	ENCODER_TIMER->ARR = 56;

	// stay in this state
	eNewEvent = evIdle;
 8002f14:	4b03      	ldr	r3, [pc, #12]	; (8002f24 <_FreqMainMenuEntryHandler+0x24>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8002f1a:	2303      	movs	r3, #3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	0800e808 	.word	0x0800e808
 8002f24:	20001261 	.word	0x20001261

08002f28 <_FreqMainMenuExitHandler>:
 *
 *
 *
 */
eSystemState _FreqMainMenuExitHandler()
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 8002f2c:	4808      	ldr	r0, [pc, #32]	; (8002f50 <_FreqMainMenuExitHandler+0x28>)
 8002f2e:	f009 fb79 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7fe fa48 	bl	80013c8 <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002f38:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <_FreqMainMenuExitHandler+0x2c>)
 8002f3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f3e:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002f40:	f000 f8d8 	bl	80030f4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002f44:	4b04      	ldr	r3, [pc, #16]	; (8002f58 <_FreqMainMenuExitHandler+0x30>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	0800e838 	.word	0x0800e838
 8002f54:	40012c00 	.word	0x40012c00
 8002f58:	20001261 	.word	0x20001261

08002f5c <_FreqPresetMenuEntryHandler>:
 *
 *	event handler for main freq menu
 *
 */
eSystemState _FreqPresetMenuEntryHandler()
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 8002f60:	480b      	ldr	r0, [pc, #44]	; (8002f90 <_FreqPresetMenuEntryHandler+0x34>)
 8002f62:	f009 fb5f 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002f66:	f000 f8c5 	bl	80030f4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_PRESET_MENU);
 8002f6a:	2002      	movs	r0, #2
 8002f6c:	f7fe fa2c 	bl	80013c8 <DM_ShowFreqMenu>

	// Always set the default preset to 100Hz
	ENCODER_TIMER->CNT = 44;
 8002f70:	4b08      	ldr	r3, [pc, #32]	; (8002f94 <_FreqPresetMenuEntryHandler+0x38>)
 8002f72:	222c      	movs	r2, #44	; 0x2c
 8002f74:	625a      	str	r2, [r3, #36]	; 0x24
	FreqO_ApplyPreset(FPRESET_100HZ);
 8002f76:	2003      	movs	r0, #3
 8002f78:	f000 f9ec 	bl	8003354 <FreqO_ApplyPreset>
	ENCODER_TIMER->ARR = 56;
 8002f7c:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <_FreqPresetMenuEntryHandler+0x38>)
 8002f7e:	2238      	movs	r2, #56	; 0x38
 8002f80:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8002f82:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <_FreqPresetMenuEntryHandler+0x3c>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8002f88:	2304      	movs	r3, #4
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	0800e85c 	.word	0x0800e85c
 8002f94:	40012c00 	.word	0x40012c00
 8002f98:	20001261 	.word	0x20001261

08002f9c <_FreqPresetMenuInputHandler>:
 *
 *
 *
 */
eSystemState _FreqPresetMenuInputHandler()
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8002fa0:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <_FreqPresetMenuInputHandler+0x1c>)
 8002fa2:	f009 fb3f 	bl	800c624 <puts>
#endif

	FreqO_ModifyOutput();
 8002fa6:	f000 f911 	bl	80031cc <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 8002faa:	4b04      	ldr	r3, [pc, #16]	; (8002fbc <_FreqPresetMenuInputHandler+0x20>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8002fb0:	2304      	movs	r3, #4
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	0800e820 	.word	0x0800e820
 8002fbc:	20001261 	.word	0x20001261

08002fc0 <_FreqPresetMenuExitHandler>:
 *
 *
 *
 */
eSystemState _FreqPresetMenuExitHandler()
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 8002fc4:	4805      	ldr	r0, [pc, #20]	; (8002fdc <_FreqPresetMenuExitHandler+0x1c>)
 8002fc6:	f009 fb2d 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 8002fca:	2000      	movs	r0, #0
 8002fcc:	f7fe f9fc 	bl	80013c8 <DM_ShowFreqMenu>
	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <_FreqPresetMenuExitHandler+0x20>)
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	0800e884 	.word	0x0800e884
 8002fe0:	20001261 	.word	0x20001261

08002fe4 <_FreqAdjustMenuEntryHandler>:
 *
 *	event handler for main freq menu
 *
 */
eSystemState _FreqAdjustMenuEntryHandler()
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 8002fe8:	480a      	ldr	r0, [pc, #40]	; (8003014 <_FreqAdjustMenuEntryHandler+0x30>)
 8002fea:	f009 fb1b 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8002fee:	f000 f881 	bl	80030f4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_ADJUST_MENU);
 8002ff2:	2003      	movs	r0, #3
 8002ff4:	f7fe f9e8 	bl	80013c8 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8002ff8:	4b07      	ldr	r3, [pc, #28]	; (8003018 <_FreqAdjustMenuEntryHandler+0x34>)
 8002ffa:	4a08      	ldr	r2, [pc, #32]	; (800301c <_FreqAdjustMenuEntryHandler+0x38>)
 8002ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffe:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8003000:	4b06      	ldr	r3, [pc, #24]	; (800301c <_FreqAdjustMenuEntryHandler+0x38>)
 8003002:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003006:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8003008:	4b05      	ldr	r3, [pc, #20]	; (8003020 <_FreqAdjustMenuEntryHandler+0x3c>)
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 800300e:	2305      	movs	r3, #5
}
 8003010:	4618      	mov	r0, r3
 8003012:	bd80      	pop	{r7, pc}
 8003014:	0800e8a4 	.word	0x0800e8a4
 8003018:	40013400 	.word	0x40013400
 800301c:	40012c00 	.word	0x40012c00
 8003020:	20001261 	.word	0x20001261

08003024 <_FreqAdjustMenuInputHandler>:
 *
 *
 *
 */
eSystemState _FreqAdjustMenuInputHandler()
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003028:	4805      	ldr	r0, [pc, #20]	; (8003040 <_FreqAdjustMenuInputHandler+0x1c>)
 800302a:	f009 fafb 	bl	800c624 <puts>
#endif

	FreqO_AdjustFreq();
 800302e:	f000 fa65 	bl	80034fc <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8003032:	4b04      	ldr	r3, [pc, #16]	; (8003044 <_FreqAdjustMenuInputHandler+0x20>)
 8003034:	2200      	movs	r2, #0
 8003036:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8003038:	2305      	movs	r3, #5
}
 800303a:	4618      	mov	r0, r3
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	0800e820 	.word	0x0800e820
 8003044:	20001261 	.word	0x20001261

08003048 <_FreqAdjustMenuExitHandler>:
 *
 *
 *
 */
eSystemState _FreqAdjustMenuExitHandler()
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 800304c:	4805      	ldr	r0, [pc, #20]	; (8003064 <_FreqAdjustMenuExitHandler+0x1c>)
 800304e:	f009 fae9 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 8003052:	2000      	movs	r0, #0
 8003054:	f7fe f9b8 	bl	80013c8 <DM_ShowFreqMenu>
	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <_FreqAdjustMenuExitHandler+0x20>)
 800305a:	2202      	movs	r2, #2
 800305c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	bd80      	pop	{r7, pc}
 8003064:	0800e8c4 	.word	0x0800e8c4
 8003068:	20001261 	.word	0x20001261

0800306c <_FreqSweepMenuEntryHandler>:
 *
 *	event handler for main freq menu
 *
 */
eSystemState _FreqSweepMenuEntryHandler()
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 8003070:	4809      	ldr	r0, [pc, #36]	; (8003098 <_FreqSweepMenuEntryHandler+0x2c>)
 8003072:	f009 fad7 	bl	800c624 <puts>
#endif

	_RefreshDisplay();
 8003076:	f000 f83d 	bl	80030f4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_SWEEP_MENU);
 800307a:	2004      	movs	r0, #4
 800307c:	f7fe f9a4 	bl	80013c8 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 8003080:	4b06      	ldr	r3, [pc, #24]	; (800309c <_FreqSweepMenuEntryHandler+0x30>)
 8003082:	2200      	movs	r2, #0
 8003084:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 8003086:	4b05      	ldr	r3, [pc, #20]	; (800309c <_FreqSweepMenuEntryHandler+0x30>)
 8003088:	2238      	movs	r2, #56	; 0x38
 800308a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 800308c:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <_FreqSweepMenuEntryHandler+0x34>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003092:	2306      	movs	r3, #6
}
 8003094:	4618      	mov	r0, r3
 8003096:	bd80      	pop	{r7, pc}
 8003098:	0800e8f0 	.word	0x0800e8f0
 800309c:	40012c00 	.word	0x40012c00
 80030a0:	20001261 	.word	0x20001261

080030a4 <_FreqSweepMenuExitHandler>:
 *
 *
 *
 */
eSystemState _FreqSweepMenuExitHandler()
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 80030a8:	4807      	ldr	r0, [pc, #28]	; (80030c8 <_FreqSweepMenuExitHandler+0x24>)
 80030aa:	f009 fabb 	bl	800c624 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 80030ae:	2000      	movs	r0, #0
 80030b0:	f7fe f98a 	bl	80013c8 <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <_FreqSweepMenuExitHandler+0x28>)
 80030b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030ba:	62da      	str	r2, [r3, #44]	; 0x2c

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80030bc:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <_FreqSweepMenuExitHandler+0x2c>)
 80030be:	2202      	movs	r2, #2
 80030c0:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	0800e910 	.word	0x0800e910
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	20001261 	.word	0x20001261

080030d4 <EM_SetNewEvent>:
 *
 * 	Set by NVIC interrupt handlers
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 80030de:	4a04      	ldr	r2, [pc, #16]	; (80030f0 <EM_SetNewEvent+0x1c>)
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	7013      	strb	r3, [r2, #0]
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	20001261 	.word	0x20001261

080030f4 <_RefreshDisplay>:
}



void _RefreshDisplay()
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 80030f8:	4804      	ldr	r0, [pc, #16]	; (800310c <_RefreshDisplay+0x18>)
 80030fa:	f006 fb67 	bl	80097cc <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 80030fe:	f7fe f9c1 	bl	8001484 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8003102:	4802      	ldr	r0, [pc, #8]	; (800310c <_RefreshDisplay+0x18>)
 8003104:	f006 fb2c 	bl	8009760 <HAL_TIM_Base_Start_IT>
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20001510 	.word	0x20001510

08003110 <BO_GetBiasPolarity>:
 *
 *
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8003114:	4b03      	ldr	r3, [pc, #12]	; (8003124 <BO_GetBiasPolarity+0x14>)
 8003116:	781b      	ldrb	r3, [r3, #0]
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20000008 	.word	0x20000008

08003128 <BO_ModifyOutput>:
 *
 *
 *
 */
void BO_ModifyOutput()
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
	// apply negative dc bias
	if(SM_GetEncoderValue(ENCODER_REVERSE) < BIAS_CENTER) {
 800312c:	2001      	movs	r0, #1
 800312e:	f000 fbbb 	bl	80038a8 <SM_GetEncoderValue>
 8003132:	4603      	mov	r3, r0
 8003134:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003138:	d217      	bcs.n	800316a <BO_ModifyOutput+0x42>

		eBiasPolarity = INVERSEBIAS;
 800313a:	4b1c      	ldr	r3, [pc, #112]	; (80031ac <BO_ModifyOutput+0x84>)
 800313c:	2200      	movs	r2, #0
 800313e:	701a      	strb	r2, [r3, #0]

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							(BIAS_CENTER - SM_GetEncoderValue(ENCODER_REVERSE)) * BIAS_MAG);
 8003140:	2001      	movs	r0, #1
 8003142:	f000 fbb1 	bl	80038a8 <SM_GetEncoderValue>
 8003146:	4603      	mov	r3, r0
 8003148:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003154:	2200      	movs	r2, #0
 8003156:	2110      	movs	r1, #16
 8003158:	4815      	ldr	r0, [pc, #84]	; (80031b0 <BO_ModifyOutput+0x88>)
 800315a:	f004 f869 	bl	8007230 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 800315e:	2201      	movs	r2, #1
 8003160:	2108      	movs	r1, #8
 8003162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003166:	f004 ff51 	bl	800800c <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(SM_GetEncoderValue(ENCODER_REVERSE) >= BIAS_CENTER) {
 800316a:	2001      	movs	r0, #1
 800316c:	f000 fb9c 	bl	80038a8 <SM_GetEncoderValue>
 8003170:	4603      	mov	r3, r0
 8003172:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003176:	d317      	bcc.n	80031a8 <BO_ModifyOutput+0x80>

		eBiasPolarity = NORMALBIAS;
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <BO_ModifyOutput+0x84>)
 800317a:	2201      	movs	r2, #1
 800317c:	701a      	strb	r2, [r3, #0]

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							(SM_GetEncoderValue(ENCODER_REVERSE) - BIAS_CENTER) * BIAS_MAG);
 800317e:	2001      	movs	r0, #1
 8003180:	f000 fb92 	bl	80038a8 <SM_GetEncoderValue>
 8003184:	4603      	mov	r3, r0
 8003186:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003192:	2200      	movs	r2, #0
 8003194:	2110      	movs	r1, #16
 8003196:	4806      	ldr	r0, [pc, #24]	; (80031b0 <BO_ModifyOutput+0x88>)
 8003198:	f004 f84a 	bl	8007230 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 800319c:	2200      	movs	r2, #0
 800319e:	2108      	movs	r1, #8
 80031a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031a4:	f004 ff32 	bl	800800c <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 80031a8:	bf00      	nop
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000008 	.word	0x20000008
 80031b0:	2000138c 	.word	0x2000138c

080031b4 <BO_GetOutputBias>:
 *
 *
 *
 */
uint32_t BO_GetOutputBias()
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 80031b8:	2110      	movs	r1, #16
 80031ba:	4803      	ldr	r0, [pc, #12]	; (80031c8 <BO_GetOutputBias+0x14>)
 80031bc:	f004 f874 	bl	80072a8 <HAL_DAC_GetValue>
 80031c0:	4603      	mov	r3, r0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	2000138c 	.word	0x2000138c

080031cc <FreqO_ModifyOutput>:
 *
 *
 *
 */
void FreqO_ModifyOutput()
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0

	switch(SM_GetEncoderValue(ENCODER_REVERSE))
 80031d0:	2001      	movs	r0, #1
 80031d2:	f000 fb69 	bl	80038a8 <SM_GetEncoderValue>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b38      	cmp	r3, #56	; 0x38
 80031da:	f200 80ad 	bhi.w	8003338 <FreqO_ModifyOutput+0x16c>
 80031de:	a201      	add	r2, pc, #4	; (adr r2, 80031e4 <FreqO_ModifyOutput+0x18>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	080032c9 	.word	0x080032c9
 80031e8:	080032c9 	.word	0x080032c9
 80031ec:	080032c9 	.word	0x080032c9
 80031f0:	080032c9 	.word	0x080032c9
 80031f4:	080032d1 	.word	0x080032d1
 80031f8:	080032d1 	.word	0x080032d1
 80031fc:	080032d1 	.word	0x080032d1
 8003200:	080032d1 	.word	0x080032d1
 8003204:	080032d9 	.word	0x080032d9
 8003208:	080032d9 	.word	0x080032d9
 800320c:	080032d9 	.word	0x080032d9
 8003210:	080032d9 	.word	0x080032d9
 8003214:	080032e1 	.word	0x080032e1
 8003218:	080032e1 	.word	0x080032e1
 800321c:	080032e1 	.word	0x080032e1
 8003220:	080032e1 	.word	0x080032e1
 8003224:	080032e9 	.word	0x080032e9
 8003228:	080032e9 	.word	0x080032e9
 800322c:	080032e9 	.word	0x080032e9
 8003230:	080032e9 	.word	0x080032e9
 8003234:	080032f1 	.word	0x080032f1
 8003238:	080032f1 	.word	0x080032f1
 800323c:	080032f1 	.word	0x080032f1
 8003240:	080032f1 	.word	0x080032f1
 8003244:	080032f9 	.word	0x080032f9
 8003248:	080032f9 	.word	0x080032f9
 800324c:	080032f9 	.word	0x080032f9
 8003250:	080032f9 	.word	0x080032f9
 8003254:	08003301 	.word	0x08003301
 8003258:	08003301 	.word	0x08003301
 800325c:	08003301 	.word	0x08003301
 8003260:	08003339 	.word	0x08003339
 8003264:	08003301 	.word	0x08003301
 8003268:	08003309 	.word	0x08003309
 800326c:	08003309 	.word	0x08003309
 8003270:	08003309 	.word	0x08003309
 8003274:	08003309 	.word	0x08003309
 8003278:	08003311 	.word	0x08003311
 800327c:	08003311 	.word	0x08003311
 8003280:	08003311 	.word	0x08003311
 8003284:	08003311 	.word	0x08003311
 8003288:	08003319 	.word	0x08003319
 800328c:	08003319 	.word	0x08003319
 8003290:	08003319 	.word	0x08003319
 8003294:	08003319 	.word	0x08003319
 8003298:	08003321 	.word	0x08003321
 800329c:	08003321 	.word	0x08003321
 80032a0:	08003321 	.word	0x08003321
 80032a4:	08003321 	.word	0x08003321
 80032a8:	08003329 	.word	0x08003329
 80032ac:	08003329 	.word	0x08003329
 80032b0:	08003329 	.word	0x08003329
 80032b4:	08003329 	.word	0x08003329
 80032b8:	08003331 	.word	0x08003331
 80032bc:	08003331 	.word	0x08003331
 80032c0:	08003331 	.word	0x08003331
 80032c4:	08003331 	.word	0x08003331
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f000 f843 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032ce:	e033      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 80032d0:	2001      	movs	r0, #1
 80032d2:	f000 f83f 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032d6:	e02f      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 80032d8:	2002      	movs	r0, #2
 80032da:	f000 f83b 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032de:	e02b      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 80032e0:	2003      	movs	r0, #3
 80032e2:	f000 f837 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032e6:	e027      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 80032e8:	2004      	movs	r0, #4
 80032ea:	f000 f833 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032ee:	e023      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 80032f0:	2005      	movs	r0, #5
 80032f2:	f000 f82f 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032f6:	e01f      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 80032f8:	2006      	movs	r0, #6
 80032fa:	f000 f82b 	bl	8003354 <FreqO_ApplyPreset>
			break;
 80032fe:	e01b      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003300:	2007      	movs	r0, #7
 8003302:	f000 f827 	bl	8003354 <FreqO_ApplyPreset>
			break;
 8003306:	e017      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 8003308:	2008      	movs	r0, #8
 800330a:	f000 f823 	bl	8003354 <FreqO_ApplyPreset>
			break;
 800330e:	e013      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003310:	2009      	movs	r0, #9
 8003312:	f000 f81f 	bl	8003354 <FreqO_ApplyPreset>
			break;
 8003316:	e00f      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8003318:	200a      	movs	r0, #10
 800331a:	f000 f81b 	bl	8003354 <FreqO_ApplyPreset>
			break;
 800331e:	e00b      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 8003320:	200b      	movs	r0, #11
 8003322:	f000 f817 	bl	8003354 <FreqO_ApplyPreset>
			break;
 8003326:	e007      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003328:	200c      	movs	r0, #12
 800332a:	f000 f813 	bl	8003354 <FreqO_ApplyPreset>
			break;
 800332e:	e003      	b.n	8003338 <FreqO_ModifyOutput+0x16c>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 8003330:	200d      	movs	r0, #13
 8003332:	f000 f80f 	bl	8003354 <FreqO_ApplyPreset>
			break;
 8003336:	bf00      	nop
	}

}
 8003338:	bf00      	nop
 800333a:	bd80      	pop	{r7, pc}

0800333c <FreqO_GetOutputFreq>:
 *
 *
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8003340:	4b03      	ldr	r3, [pc, #12]	; (8003350 <FreqO_GetOutputFreq+0x14>)
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8003344:	4618      	mov	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40013400 	.word	0x40013400

08003354 <FreqO_ApplyPreset>:
 *
 *
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPreset)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	71fb      	strb	r3, [r7, #7]
	switch(pPreset)
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	2b0d      	cmp	r3, #13
 8003362:	f200 80b4 	bhi.w	80034ce <FreqO_ApplyPreset+0x17a>
 8003366:	a201      	add	r2, pc, #4	; (adr r2, 800336c <FreqO_ApplyPreset+0x18>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	080033a5 	.word	0x080033a5
 8003370:	080033bb 	.word	0x080033bb
 8003374:	080033d1 	.word	0x080033d1
 8003378:	080033e7 	.word	0x080033e7
 800337c:	080033fd 	.word	0x080033fd
 8003380:	08003413 	.word	0x08003413
 8003384:	08003429 	.word	0x08003429
 8003388:	0800343f 	.word	0x0800343f
 800338c:	08003455 	.word	0x08003455
 8003390:	0800346b 	.word	0x0800346b
 8003394:	0800347f 	.word	0x0800347f
 8003398:	08003493 	.word	0x08003493
 800339c:	080034a7 	.word	0x080034a7
 80033a0:	080034bb 	.word	0x080034bb
	{
		case FPRESET_1HZ:
			TIM8->PSC = 0x0014;
 80033a4:	4b4d      	ldr	r3, [pc, #308]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033a6:	2214      	movs	r2, #20
 80033a8:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0xFFFF;
 80033aa:	4b4c      	ldr	r3, [pc, #304]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_1HZ;
 80033b2:	4b4b      	ldr	r3, [pc, #300]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
			break;
 80033b8:	e089      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_10HZ:
			TIM8->PSC = 0x0003;
 80033ba:	4b48      	ldr	r3, [pc, #288]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033bc:	2203      	movs	r2, #3
 80033be:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x87FF;
 80033c0:	4b46      	ldr	r3, [pc, #280]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033c2:	f248 72ff 	movw	r2, #34815	; 0x87ff
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_10HZ;
 80033c8:	4b45      	ldr	r3, [pc, #276]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	701a      	strb	r2, [r3, #0]
			break;
 80033ce:	e07e      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_50HZ:
			TIM8->PSC = 0x0000;
 80033d0:	4b42      	ldr	r3, [pc, #264]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x6D7F;
 80033d6:	4b41      	ldr	r3, [pc, #260]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033d8:	f646 527f 	movw	r2, #28031	; 0x6d7f
 80033dc:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_50HZ;
 80033de:	4b40      	ldr	r3, [pc, #256]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80033e0:	2202      	movs	r2, #2
 80033e2:	701a      	strb	r2, [r3, #0]
			break;
 80033e4:	e073      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_100HZ:
			TIM8->PSC = 0x0000;
 80033e6:	4b3d      	ldr	r3, [pc, #244]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x36C1;
 80033ec:	4b3b      	ldr	r3, [pc, #236]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033ee:	f243 62c1 	movw	r2, #14017	; 0x36c1
 80033f2:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_100HZ;
 80033f4:	4b3a      	ldr	r3, [pc, #232]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80033f6:	2203      	movs	r2, #3
 80033f8:	701a      	strb	r2, [r3, #0]
			break;
 80033fa:	e068      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_250HZ:
			TIM8->PSC = 0x0000;
 80033fc:	4b37      	ldr	r3, [pc, #220]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80033fe:	2200      	movs	r2, #0
 8003400:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x15F0;
 8003402:	4b36      	ldr	r3, [pc, #216]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003404:	f241 52f0 	movw	r2, #5616	; 0x15f0
 8003408:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_250HZ;
 800340a:	4b35      	ldr	r3, [pc, #212]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 800340c:	2204      	movs	r2, #4
 800340e:	701a      	strb	r2, [r3, #0]
			break;
 8003410:	e05d      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_500HZ:
			TIM8->PSC = 0x0000;
 8003412:	4b32      	ldr	r3, [pc, #200]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003414:	2200      	movs	r2, #0
 8003416:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0AFF;
 8003418:	4b30      	ldr	r3, [pc, #192]	; (80034dc <FreqO_ApplyPreset+0x188>)
 800341a:	f640 22ff 	movw	r2, #2815	; 0xaff
 800341e:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_500HZ;
 8003420:	4b2f      	ldr	r3, [pc, #188]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 8003422:	2205      	movs	r2, #5
 8003424:	701a      	strb	r2, [r3, #0]
			break;
 8003426:	e052      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_750HZ:
			TIM8->PSC = 0x0000;
 8003428:	4b2c      	ldr	r3, [pc, #176]	; (80034dc <FreqO_ApplyPreset+0x188>)
 800342a:	2200      	movs	r2, #0
 800342c:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x07BF;
 800342e:	4b2b      	ldr	r3, [pc, #172]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003430:	f240 72bf 	movw	r2, #1983	; 0x7bf
 8003434:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_750HZ;
 8003436:	4b2a      	ldr	r3, [pc, #168]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 8003438:	2206      	movs	r2, #6
 800343a:	701a      	strb	r2, [r3, #0]
			break;
 800343c:	e047      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_1KHZ:
			TIM8->PSC = 0x0000;
 800343e:	4b27      	ldr	r3, [pc, #156]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003440:	2200      	movs	r2, #0
 8003442:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0577;
 8003444:	4b25      	ldr	r3, [pc, #148]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003446:	f240 5277 	movw	r2, #1399	; 0x577
 800344a:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_1KHZ;
 800344c:	4b24      	ldr	r3, [pc, #144]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 800344e:	2207      	movs	r2, #7
 8003450:	701a      	strb	r2, [r3, #0]
			break;
 8003452:	e03c      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_5KHZ:
			TIM8->PSC = 0x0000;
 8003454:	4b21      	ldr	r3, [pc, #132]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003456:	2200      	movs	r2, #0
 8003458:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0118;
 800345a:	4b20      	ldr	r3, [pc, #128]	; (80034dc <FreqO_ApplyPreset+0x188>)
 800345c:	f44f 728c 	mov.w	r2, #280	; 0x118
 8003460:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_5KHZ;
 8003462:	4b1f      	ldr	r3, [pc, #124]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 8003464:	2208      	movs	r2, #8
 8003466:	701a      	strb	r2, [r3, #0]
			break;
 8003468:	e031      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_10KHZ:
			TIM8->PSC = 0x0000;
 800346a:	4b1c      	ldr	r3, [pc, #112]	; (80034dc <FreqO_ApplyPreset+0x188>)
 800346c:	2200      	movs	r2, #0
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x008B;
 8003470:	4b1a      	ldr	r3, [pc, #104]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003472:	228b      	movs	r2, #139	; 0x8b
 8003474:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_10KHZ;
 8003476:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 8003478:	2209      	movs	r2, #9
 800347a:	701a      	strb	r2, [r3, #0]
			break;
 800347c:	e027      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_25KHZ:
			TIM8->PSC = 0x0000;
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003480:	2200      	movs	r2, #0
 8003482:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0037;
 8003484:	4b15      	ldr	r3, [pc, #84]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003486:	2237      	movs	r2, #55	; 0x37
 8003488:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_25KHZ;
 800348a:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 800348c:	220a      	movs	r2, #10
 800348e:	701a      	strb	r2, [r3, #0]
			break;
 8003490:	e01d      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_50KHZ:
			TIM8->PSC = 0x0000;
 8003492:	4b12      	ldr	r3, [pc, #72]	; (80034dc <FreqO_ApplyPreset+0x188>)
 8003494:	2200      	movs	r2, #0
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x001B;
 8003498:	4b10      	ldr	r3, [pc, #64]	; (80034dc <FreqO_ApplyPreset+0x188>)
 800349a:	221b      	movs	r2, #27
 800349c:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_50KHZ;
 800349e:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80034a0:	220b      	movs	r2, #11
 80034a2:	701a      	strb	r2, [r3, #0]
			break;
 80034a4:	e013      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_75KHZ:
			TIM8->PSC = 0x0000;
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0012;
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80034ae:	2212      	movs	r2, #18
 80034b0:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_75KHZ;
 80034b2:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80034b4:	220c      	movs	r2, #12
 80034b6:	701a      	strb	r2, [r3, #0]
			break;
 80034b8:	e009      	b.n	80034ce <FreqO_ApplyPreset+0x17a>
		case FPRESET_100KHZ:
			TIM8->PSC = 0x0000;
 80034ba:	4b08      	ldr	r3, [pc, #32]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80034bc:	2200      	movs	r2, #0
 80034be:	629a      	str	r2, [r3, #40]	; 0x28
			TIM8->ARR = 0x0006;
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <FreqO_ApplyPreset+0x188>)
 80034c2:	2206      	movs	r2, #6
 80034c4:	62da      	str	r2, [r3, #44]	; 0x2c

			eNewFreqPreset = FPRESET_100KHZ;
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <FreqO_ApplyPreset+0x18c>)
 80034c8:	220d      	movs	r2, #13
 80034ca:	701a      	strb	r2, [r3, #0]
			break;
 80034cc:	bf00      	nop
	}
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	40013400 	.word	0x40013400
 80034e0:	20000009 	.word	0x20000009

080034e4 <FreqO_GetFPreset>:

eFreq_Preset FreqO_GetFPreset()
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
	return eNewFreqPreset;
 80034e8:	4b03      	ldr	r3, [pc, #12]	; (80034f8 <FreqO_GetFPreset+0x14>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000009 	.word	0x20000009

080034fc <FreqO_AdjustFreq>:

void FreqO_AdjustFreq()
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8003500:	2000      	movs	r0, #0
 8003502:	f000 f9d1 	bl	80038a8 <SM_GetEncoderValue>
 8003506:	4603      	mov	r3, r0
 8003508:	461a      	mov	r2, r3
 800350a:	4b02      	ldr	r3, [pc, #8]	; (8003514 <FreqO_AdjustFreq+0x18>)
 800350c:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40013400 	.word	0x40013400

08003518 <FuncO_ModifyOutput>:

// signal output function
eOutput_mode eNewOutMode = Sine_Out_Mode;

void FuncO_ModifyOutput()
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af02      	add	r7, sp, #8


	switch(SM_GetEncoderValue(ENCODER_REVERSE))
 800351e:	2001      	movs	r0, #1
 8003520:	f000 f9c2 	bl	80038a8 <SM_GetEncoderValue>
 8003524:	4603      	mov	r3, r0
 8003526:	2b17      	cmp	r3, #23
 8003528:	f200 8094 	bhi.w	8003654 <FuncO_ModifyOutput+0x13c>
 800352c:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <FuncO_ModifyOutput+0x1c>)
 800352e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003532:	bf00      	nop
 8003534:	08003595 	.word	0x08003595
 8003538:	08003595 	.word	0x08003595
 800353c:	08003595 	.word	0x08003595
 8003540:	080035b5 	.word	0x080035b5
 8003544:	080035b5 	.word	0x080035b5
 8003548:	080035b5 	.word	0x080035b5
 800354c:	080035b5 	.word	0x080035b5
 8003550:	080035d5 	.word	0x080035d5
 8003554:	080035d5 	.word	0x080035d5
 8003558:	080035d5 	.word	0x080035d5
 800355c:	080035d5 	.word	0x080035d5
 8003560:	080035f5 	.word	0x080035f5
 8003564:	080035f5 	.word	0x080035f5
 8003568:	080035f5 	.word	0x080035f5
 800356c:	080035f5 	.word	0x080035f5
 8003570:	08003615 	.word	0x08003615
 8003574:	08003615 	.word	0x08003615
 8003578:	08003615 	.word	0x08003615
 800357c:	08003615 	.word	0x08003615
 8003580:	08003635 	.word	0x08003635
 8003584:	08003635 	.word	0x08003635
 8003588:	08003635 	.word	0x08003635
 800358c:	08003635 	.word	0x08003635
 8003590:	08003635 	.word	0x08003635
	{
		case 0:
		case 1:
		case 2:

			eNewOutMode = Sine_Out_Mode;
 8003594:	4b31      	ldr	r3, [pc, #196]	; (800365c <FuncO_ModifyOutput+0x144>)
 8003596:	2200      	movs	r2, #0
 8003598:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800359a:	2100      	movs	r1, #0
 800359c:	4830      	ldr	r0, [pc, #192]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800359e:	f003 fdf1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80035a2:	2300      	movs	r3, #0
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	2378      	movs	r3, #120	; 0x78
 80035a8:	4a2e      	ldr	r2, [pc, #184]	; (8003664 <FuncO_ModifyOutput+0x14c>)
 80035aa:	2100      	movs	r1, #0
 80035ac:	482c      	ldr	r0, [pc, #176]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035ae:	f003 fd27 	bl	8007000 <HAL_DAC_Start_DMA>
			break;
 80035b2:	e04f      	b.n	8003654 <FuncO_ModifyOutput+0x13c>
		case 3:
		case 4:
		case 5:
		case 6:

			eNewOutMode = Square_Out_Mode;
 80035b4:	4b29      	ldr	r3, [pc, #164]	; (800365c <FuncO_ModifyOutput+0x144>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80035ba:	2100      	movs	r1, #0
 80035bc:	4828      	ldr	r0, [pc, #160]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035be:	f003 fde1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 80035c2:	2300      	movs	r3, #0
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	2378      	movs	r3, #120	; 0x78
 80035c8:	4a27      	ldr	r2, [pc, #156]	; (8003668 <FuncO_ModifyOutput+0x150>)
 80035ca:	2100      	movs	r1, #0
 80035cc:	4824      	ldr	r0, [pc, #144]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035ce:	f003 fd17 	bl	8007000 <HAL_DAC_Start_DMA>

			break;
 80035d2:	e03f      	b.n	8003654 <FuncO_ModifyOutput+0x13c>
		case 7:
		case 8:
		case 9:
		case 10:

			eNewOutMode = Saw_Out_Mode;
 80035d4:	4b21      	ldr	r3, [pc, #132]	; (800365c <FuncO_ModifyOutput+0x144>)
 80035d6:	2202      	movs	r2, #2
 80035d8:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80035da:	2100      	movs	r1, #0
 80035dc:	4820      	ldr	r0, [pc, #128]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035de:	f003 fdd1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 80035e2:	2300      	movs	r3, #0
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	2378      	movs	r3, #120	; 0x78
 80035e8:	4a20      	ldr	r2, [pc, #128]	; (800366c <FuncO_ModifyOutput+0x154>)
 80035ea:	2100      	movs	r1, #0
 80035ec:	481c      	ldr	r0, [pc, #112]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035ee:	f003 fd07 	bl	8007000 <HAL_DAC_Start_DMA>
			break;
 80035f2:	e02f      	b.n	8003654 <FuncO_ModifyOutput+0x13c>
		case 11:
		case 12:
		case 13:
		case 14:

			eNewOutMode = RevSaw_Out_Mode;
 80035f4:	4b19      	ldr	r3, [pc, #100]	; (800365c <FuncO_ModifyOutput+0x144>)
 80035f6:	2203      	movs	r2, #3
 80035f8:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80035fa:	2100      	movs	r1, #0
 80035fc:	4818      	ldr	r0, [pc, #96]	; (8003660 <FuncO_ModifyOutput+0x148>)
 80035fe:	f003 fdc1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 8003602:	2300      	movs	r3, #0
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	2378      	movs	r3, #120	; 0x78
 8003608:	4a19      	ldr	r2, [pc, #100]	; (8003670 <FuncO_ModifyOutput+0x158>)
 800360a:	2100      	movs	r1, #0
 800360c:	4814      	ldr	r0, [pc, #80]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800360e:	f003 fcf7 	bl	8007000 <HAL_DAC_Start_DMA>
			break;
 8003612:	e01f      	b.n	8003654 <FuncO_ModifyOutput+0x13c>
		case 15:
		case 16:
		case 17:
		case 18:

			eNewOutMode = Triangle_Out_Mode;
 8003614:	4b11      	ldr	r3, [pc, #68]	; (800365c <FuncO_ModifyOutput+0x144>)
 8003616:	2204      	movs	r2, #4
 8003618:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800361a:	2100      	movs	r1, #0
 800361c:	4810      	ldr	r0, [pc, #64]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800361e:	f003 fdb1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003622:	2300      	movs	r3, #0
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2378      	movs	r3, #120	; 0x78
 8003628:	4a12      	ldr	r2, [pc, #72]	; (8003674 <FuncO_ModifyOutput+0x15c>)
 800362a:	2100      	movs	r1, #0
 800362c:	480c      	ldr	r0, [pc, #48]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800362e:	f003 fce7 	bl	8007000 <HAL_DAC_Start_DMA>
			break;
 8003632:	e00f      	b.n	8003654 <FuncO_ModifyOutput+0x13c>
		case 20:
		case 21:
		case 22:
		case 23:

			eNewOutMode = Impulse_Out_Mode;
 8003634:	4b09      	ldr	r3, [pc, #36]	; (800365c <FuncO_ModifyOutput+0x144>)
 8003636:	2205      	movs	r2, #5
 8003638:	701a      	strb	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800363a:	2100      	movs	r1, #0
 800363c:	4808      	ldr	r0, [pc, #32]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800363e:	f003 fda1 	bl	8007184 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003642:	2300      	movs	r3, #0
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	2378      	movs	r3, #120	; 0x78
 8003648:	4a0b      	ldr	r2, [pc, #44]	; (8003678 <FuncO_ModifyOutput+0x160>)
 800364a:	2100      	movs	r1, #0
 800364c:	4804      	ldr	r0, [pc, #16]	; (8003660 <FuncO_ModifyOutput+0x148>)
 800364e:	f003 fcd7 	bl	8007000 <HAL_DAC_Start_DMA>
			break;
 8003652:	bf00      	nop
	}
}
 8003654:	bf00      	nop
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	20001262 	.word	0x20001262
 8003660:	2000138c 	.word	0x2000138c
 8003664:	200008f0 	.word	0x200008f0
 8003668:	20000ad0 	.word	0x20000ad0
 800366c:	20000530 	.word	0x20000530
 8003670:	20000710 	.word	0x20000710
 8003674:	20000cb0 	.word	0x20000cb0
 8003678:	20000e90 	.word	0x20000e90

0800367c <FuncO_GetOutputMode>:
 *
 *
 *
 */
eOutput_mode FuncO_GetOutputMode()
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
	return eNewOutMode;
 8003680:	4b03      	ldr	r3, [pc, #12]	; (8003690 <FuncO_GetOutputMode+0x14>)
 8003682:	781b      	ldrb	r3, [r3, #0]
}
 8003684:	4618      	mov	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20001262 	.word	0x20001262

08003694 <GO_GetGainInDecibels>:
 *
 *
 *
 */
int8_t GO_GetGainInDecibels(eOutput_gain pGain)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
	return gain_decibels[pGain];
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	4a03      	ldr	r2, [pc, #12]	; (80036b0 <GO_GetGainInDecibels+0x1c>)
 80036a2:	56d3      	ldrsb	r3, [r2, r3]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	2000000c 	.word	0x2000000c

080036b4 <GO_SetOutputToEncoder>:
 *
 *
 *
 */
void GO_SetOutputToEncoder(uint8_t pGain)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]

	// PGA Truth table for LTC6910:
	// https://www.analog.com/media/en/technical-documentation/data-sheets/6910fb.pdf
	switch(pGain)
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	2b1f      	cmp	r3, #31
 80036c2:	f200 80db 	bhi.w	800387c <GO_SetOutputToEncoder+0x1c8>
 80036c6:	a201      	add	r2, pc, #4	; (adr r2, 80036cc <GO_SetOutputToEncoder+0x18>)
 80036c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036cc:	0800374d 	.word	0x0800374d
 80036d0:	0800374d 	.word	0x0800374d
 80036d4:	0800374d 	.word	0x0800374d
 80036d8:	0800374d 	.word	0x0800374d
 80036dc:	08003773 	.word	0x08003773
 80036e0:	08003773 	.word	0x08003773
 80036e4:	08003773 	.word	0x08003773
 80036e8:	08003773 	.word	0x08003773
 80036ec:	08003799 	.word	0x08003799
 80036f0:	08003799 	.word	0x08003799
 80036f4:	08003799 	.word	0x08003799
 80036f8:	08003799 	.word	0x08003799
 80036fc:	080037bf 	.word	0x080037bf
 8003700:	080037bf 	.word	0x080037bf
 8003704:	080037bf 	.word	0x080037bf
 8003708:	080037bf 	.word	0x080037bf
 800370c:	080037e5 	.word	0x080037e5
 8003710:	080037e5 	.word	0x080037e5
 8003714:	080037e5 	.word	0x080037e5
 8003718:	080037e5 	.word	0x080037e5
 800371c:	0800380b 	.word	0x0800380b
 8003720:	0800380b 	.word	0x0800380b
 8003724:	0800380b 	.word	0x0800380b
 8003728:	0800380b 	.word	0x0800380b
 800372c:	08003831 	.word	0x08003831
 8003730:	08003831 	.word	0x08003831
 8003734:	08003831 	.word	0x08003831
 8003738:	08003831 	.word	0x08003831
 800373c:	08003857 	.word	0x08003857
 8003740:	08003857 	.word	0x08003857
 8003744:	08003857 	.word	0x08003857
 8003748:	08003857 	.word	0x08003857
	{
		case 0:
		case 1:
		case 2:
		case 3:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800374c:	2200      	movs	r2, #0
 800374e:	2101      	movs	r1, #1
 8003750:	484c      	ldr	r0, [pc, #304]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 8003752:	f004 fc5b 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003756:	2200      	movs	r2, #0
 8003758:	2120      	movs	r1, #32
 800375a:	484b      	ldr	r0, [pc, #300]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 800375c:	f004 fc56 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003760:	2200      	movs	r2, #0
 8003762:	2110      	movs	r1, #16
 8003764:	4848      	ldr	r0, [pc, #288]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003766:	f004 fc51 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Zero_Gain;
 800376a:	4b48      	ldr	r3, [pc, #288]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
			break;
 8003770:	e084      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 4:
		case 5:
		case 6:
		case 7:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003772:	2201      	movs	r2, #1
 8003774:	2101      	movs	r1, #1
 8003776:	4843      	ldr	r0, [pc, #268]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 8003778:	f004 fc48 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800377c:	2200      	movs	r2, #0
 800377e:	2120      	movs	r1, #32
 8003780:	4841      	ldr	r0, [pc, #260]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003782:	f004 fc43 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003786:	2200      	movs	r2, #0
 8003788:	2110      	movs	r1, #16
 800378a:	483f      	ldr	r0, [pc, #252]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 800378c:	f004 fc3e 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = One_Gain;
 8003790:	4b3e      	ldr	r3, [pc, #248]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 8003792:	2201      	movs	r2, #1
 8003794:	701a      	strb	r2, [r3, #0]
			break;
 8003796:	e071      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 8:
		case 9:
		case 10:
		case 11:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003798:	2200      	movs	r2, #0
 800379a:	2101      	movs	r1, #1
 800379c:	4839      	ldr	r0, [pc, #228]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 800379e:	f004 fc35 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80037a2:	2201      	movs	r2, #1
 80037a4:	2120      	movs	r1, #32
 80037a6:	4838      	ldr	r0, [pc, #224]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037a8:	f004 fc30 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80037ac:	2200      	movs	r2, #0
 80037ae:	2110      	movs	r1, #16
 80037b0:	4835      	ldr	r0, [pc, #212]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037b2:	f004 fc2b 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Two_Gain;
 80037b6:	4b35      	ldr	r3, [pc, #212]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 80037b8:	2202      	movs	r2, #2
 80037ba:	701a      	strb	r2, [r3, #0]
			break;
 80037bc:	e05e      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 12:
		case 13:
		case 14:
		case 15:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80037be:	2201      	movs	r2, #1
 80037c0:	2101      	movs	r1, #1
 80037c2:	4830      	ldr	r0, [pc, #192]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 80037c4:	f004 fc22 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80037c8:	2201      	movs	r2, #1
 80037ca:	2120      	movs	r1, #32
 80037cc:	482e      	ldr	r0, [pc, #184]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037ce:	f004 fc1d 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80037d2:	2200      	movs	r2, #0
 80037d4:	2110      	movs	r1, #16
 80037d6:	482c      	ldr	r0, [pc, #176]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037d8:	f004 fc18 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Three_Gain;
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 80037de:	2203      	movs	r2, #3
 80037e0:	701a      	strb	r2, [r3, #0]
			break;
 80037e2:	e04b      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 16:
		case 17:
		case 18:
		case 19:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80037e4:	2200      	movs	r2, #0
 80037e6:	2101      	movs	r1, #1
 80037e8:	4826      	ldr	r0, [pc, #152]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 80037ea:	f004 fc0f 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80037ee:	2200      	movs	r2, #0
 80037f0:	2120      	movs	r1, #32
 80037f2:	4825      	ldr	r0, [pc, #148]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037f4:	f004 fc0a 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80037f8:	2201      	movs	r2, #1
 80037fa:	2110      	movs	r1, #16
 80037fc:	4822      	ldr	r0, [pc, #136]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 80037fe:	f004 fc05 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Four_Gain;
 8003802:	4b22      	ldr	r3, [pc, #136]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 8003804:	2204      	movs	r2, #4
 8003806:	701a      	strb	r2, [r3, #0]
			break;
 8003808:	e038      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 20:
		case 21:
		case 22:
		case 23:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800380a:	2201      	movs	r2, #1
 800380c:	2101      	movs	r1, #1
 800380e:	481d      	ldr	r0, [pc, #116]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 8003810:	f004 fbfc 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003814:	2200      	movs	r2, #0
 8003816:	2120      	movs	r1, #32
 8003818:	481b      	ldr	r0, [pc, #108]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 800381a:	f004 fbf7 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800381e:	2201      	movs	r2, #1
 8003820:	2110      	movs	r1, #16
 8003822:	4819      	ldr	r0, [pc, #100]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003824:	f004 fbf2 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Five_Gain;
 8003828:	4b18      	ldr	r3, [pc, #96]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 800382a:	2205      	movs	r2, #5
 800382c:	701a      	strb	r2, [r3, #0]
			break;
 800382e:	e025      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 24:
		case 25:
		case 26:
		case 27:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003830:	2200      	movs	r2, #0
 8003832:	2101      	movs	r1, #1
 8003834:	4813      	ldr	r0, [pc, #76]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 8003836:	f004 fbe9 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800383a:	2201      	movs	r2, #1
 800383c:	2120      	movs	r1, #32
 800383e:	4812      	ldr	r0, [pc, #72]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003840:	f004 fbe4 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003844:	2201      	movs	r2, #1
 8003846:	2110      	movs	r1, #16
 8003848:	480f      	ldr	r0, [pc, #60]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 800384a:	f004 fbdf 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Six_Gain;
 800384e:	4b0f      	ldr	r3, [pc, #60]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 8003850:	2206      	movs	r2, #6
 8003852:	701a      	strb	r2, [r3, #0]
			break;
 8003854:	e012      	b.n	800387c <GO_SetOutputToEncoder+0x1c8>
		case 28:
		case 29:
		case 30:
		case 31:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003856:	2201      	movs	r2, #1
 8003858:	2101      	movs	r1, #1
 800385a:	480a      	ldr	r0, [pc, #40]	; (8003884 <GO_SetOutputToEncoder+0x1d0>)
 800385c:	f004 fbd6 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003860:	2201      	movs	r2, #1
 8003862:	2120      	movs	r1, #32
 8003864:	4808      	ldr	r0, [pc, #32]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003866:	f004 fbd1 	bl	800800c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800386a:	2201      	movs	r2, #1
 800386c:	2110      	movs	r1, #16
 800386e:	4806      	ldr	r0, [pc, #24]	; (8003888 <GO_SetOutputToEncoder+0x1d4>)
 8003870:	f004 fbcc 	bl	800800c <HAL_GPIO_WritePin>
			eNewOutGain = Seven_Gain;
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <GO_SetOutputToEncoder+0x1d8>)
 8003876:	2207      	movs	r2, #7
 8003878:	701a      	strb	r2, [r3, #0]
			break;
 800387a:	bf00      	nop
	}

}
 800387c:	bf00      	nop
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	48000400 	.word	0x48000400
 8003888:	48000800 	.word	0x48000800
 800388c:	20000014 	.word	0x20000014

08003890 <GO_GetOutputGain>:
 *
 *
 *
 */
uint8_t GO_GetOutputGain()
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
	return (uint8_t)eNewOutGain;
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <GO_GetOutputGain+0x14>)
 8003896:	781b      	ldrb	r3, [r3, #0]
}
 8003898:	4618      	mov	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20000014 	.word	0x20000014

080038a8 <SM_GetEncoderValue>:

#define MCLK 168000000		// MCU master clock frequency
#define FSAMP 120			// sampling frequency, defined in WaveTableGeneratiom scripts

uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	71fb      	strb	r3, [r7, #7]
	if(direction)
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d008      	beq.n	80038ca <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 80038b8:	4b08      	ldr	r3, [pc, #32]	; (80038dc <SM_GetEncoderValue+0x34>)
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	b29a      	uxth	r2, r3
 80038be:	4b07      	ldr	r3, [pc, #28]	; (80038dc <SM_GetEncoderValue+0x34>)
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	e002      	b.n	80038d0 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <SM_GetEncoderValue+0x34>)
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	b29b      	uxth	r3, r3
	}
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00

080038e0 <SM_GetOutputInHertz>:

float SM_GetOutputInHertz()
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 80038e6:	4b1d      	ldr	r3, [pc, #116]	; (800395c <SM_GetOutputInHertz+0x7c>)
 80038e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d103      	bne.n	80038f6 <SM_GetOutputInHertz+0x16>
 80038ee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80038f2:	60bb      	str	r3, [r7, #8]
 80038f4:	e007      	b.n	8003906 <SM_GetOutputInHertz+0x26>
 80038f6:	4b19      	ldr	r3, [pc, #100]	; (800395c <SM_GetOutputInHertz+0x7c>)
 80038f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fa:	ee07 3a90 	vmov	s15, r3
 80038fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003902:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 8003906:	4b15      	ldr	r3, [pc, #84]	; (800395c <SM_GetOutputInHertz+0x7c>)
 8003908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390a:	2b00      	cmp	r3, #0
 800390c:	d103      	bne.n	8003916 <SM_GetOutputInHertz+0x36>
 800390e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003912:	607b      	str	r3, [r7, #4]
 8003914:	e007      	b.n	8003926 <SM_GetOutputInHertz+0x46>
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <SM_GetOutputInHertz+0x7c>)
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391a:	ee07 3a90 	vmov	s15, r3
 800391e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003922:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = MCLK / (tim8_psc * tim8_arr);
 8003926:	ed97 7a02 	vldr	s14, [r7, #8]
 800392a:	edd7 7a01 	vldr	s15, [r7, #4]
 800392e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003932:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003960 <SM_GetOutputInHertz+0x80>
 8003936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393a:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / FSAMP;
 800393e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003942:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003964 <SM_GetOutputInHertz+0x84>
 8003946:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800394a:	eef0 7a66 	vmov.f32	s15, s13
}
 800394e:	eeb0 0a67 	vmov.f32	s0, s15
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	40013400 	.word	0x40013400
 8003960:	4d2037a0 	.word	0x4d2037a0
 8003964:	42f00000 	.word	0x42f00000

08003968 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08c      	sub	sp, #48	; 0x30
 800396c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800396e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
 8003976:	605a      	str	r2, [r3, #4]
 8003978:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800397a:	1d3b      	adds	r3, r7, #4
 800397c:	2220      	movs	r2, #32
 800397e:	2100      	movs	r1, #0
 8003980:	4618      	mov	r0, r3
 8003982:	f008 f98f 	bl	800bca4 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003986:	4b32      	ldr	r3, [pc, #200]	; (8003a50 <MX_ADC1_Init+0xe8>)
 8003988:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800398c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800398e:	4b30      	ldr	r3, [pc, #192]	; (8003a50 <MX_ADC1_Init+0xe8>)
 8003990:	2200      	movs	r2, #0
 8003992:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003994:	4b2e      	ldr	r3, [pc, #184]	; (8003a50 <MX_ADC1_Init+0xe8>)
 8003996:	2200      	movs	r2, #0
 8003998:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800399a:	4b2d      	ldr	r3, [pc, #180]	; (8003a50 <MX_ADC1_Init+0xe8>)
 800399c:	2200      	movs	r2, #0
 800399e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80039a0:	4b2b      	ldr	r3, [pc, #172]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80039a6:	4b2a      	ldr	r3, [pc, #168]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80039ac:	4b28      	ldr	r3, [pc, #160]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039ae:	2204      	movs	r2, #4
 80039b0:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80039b2:	4b27      	ldr	r3, [pc, #156]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80039b8:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80039be:	4b24      	ldr	r3, [pc, #144]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80039c4:	4b22      	ldr	r3, [pc, #136]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039cc:	4b20      	ldr	r3, [pc, #128]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80039d2:	4b1f      	ldr	r3, [pc, #124]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80039d8:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80039e0:	4b1b      	ldr	r3, [pc, #108]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039e6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80039e8:	4b19      	ldr	r3, [pc, #100]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80039f0:	4817      	ldr	r0, [pc, #92]	; (8003a50 <MX_ADC1_Init+0xe8>)
 80039f2:	f002 f803 	bl	80059fc <HAL_ADC_Init>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80039fc:	f000 ff40 	bl	8004880 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003a00:	2300      	movs	r3, #0
 8003a02:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4811      	ldr	r0, [pc, #68]	; (8003a50 <MX_ADC1_Init+0xe8>)
 8003a0c:	f002 fd8c 	bl	8006528 <HAL_ADCEx_MultiModeConfigChannel>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003a16:	f000 ff33 	bl	8004880 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003a1a:	4b0e      	ldr	r3, [pc, #56]	; (8003a54 <MX_ADC1_Init+0xec>)
 8003a1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003a1e:	2306      	movs	r3, #6
 8003a20:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003a22:	2300      	movs	r3, #0
 8003a24:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003a26:	237f      	movs	r3, #127	; 0x7f
 8003a28:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003a2a:	2304      	movs	r3, #4
 8003a2c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a32:	1d3b      	adds	r3, r7, #4
 8003a34:	4619      	mov	r1, r3
 8003a36:	4806      	ldr	r0, [pc, #24]	; (8003a50 <MX_ADC1_Init+0xe8>)
 8003a38:	f002 f9a0 	bl	8005d7c <HAL_ADC_ConfigChannel>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003a42:	f000 ff1d 	bl	8004880 <Error_Handler>
  }

}
 8003a46:	bf00      	nop
 8003a48:	3730      	adds	r7, #48	; 0x30
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20001288 	.word	0x20001288
 8003a54:	0c900008 	.word	0x0c900008

08003a58 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a60:	f107 0314 	add.w	r3, r7, #20
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	605a      	str	r2, [r3, #4]
 8003a6a:	609a      	str	r2, [r3, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a78:	d14f      	bne.n	8003b1a <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003a7a:	4b2a      	ldr	r3, [pc, #168]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7e:	4a29      	ldr	r2, [pc, #164]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003a80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a86:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a92:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a96:	4a23      	ldr	r2, [pc, #140]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003a98:	f043 0301 	orr.w	r3, r3, #1
 8003a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a9e:	4b21      	ldr	r3, [pc, #132]	; (8003b24 <HAL_ADC_MspInit+0xcc>)
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003aaa:	2304      	movs	r3, #4
 8003aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab6:	f107 0314 	add.w	r3, r7, #20
 8003aba:	4619      	mov	r1, r3
 8003abc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ac0:	f004 f90a 	bl	8007cd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003ac4:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003ac6:	4a19      	ldr	r2, [pc, #100]	; (8003b2c <HAL_ADC_MspInit+0xd4>)
 8003ac8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003aca:	4b17      	ldr	r3, [pc, #92]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003acc:	2205      	movs	r2, #5
 8003ace:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ad0:	4b15      	ldr	r3, [pc, #84]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ad6:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003adc:	4b12      	ldr	r3, [pc, #72]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003ade:	2280      	movs	r2, #128	; 0x80
 8003ae0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ae2:	4b11      	ldr	r3, [pc, #68]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003ae4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ae8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003aea:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003aec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003af0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003af2:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003af4:	2220      	movs	r2, #32
 8003af6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003af8:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003afe:	480a      	ldr	r0, [pc, #40]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003b00:	f003 fe1e 	bl	8007740 <HAL_DMA_Init>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8003b0a:	f000 feb9 	bl	8004880 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a05      	ldr	r2, [pc, #20]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003b12:	655a      	str	r2, [r3, #84]	; 0x54
 8003b14:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <HAL_ADC_MspInit+0xd0>)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003b1a:	bf00      	nop
 8003b1c:	3728      	adds	r7, #40	; 0x28
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40021000 	.word	0x40021000
 8003b28:	200012f4 	.word	0x200012f4
 8003b2c:	40020008 	.word	0x40020008

08003b30 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8003b34:	4b0f      	ldr	r3, [pc, #60]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b36:	4a10      	ldr	r2, [pc, #64]	; (8003b78 <MX_COMP1_Init+0x48>)
 8003b38:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003b3a:	4b0e      	ldr	r3, [pc, #56]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b42:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <MX_COMP1_Init+0x4c>)
 8003b44:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003b46:	4b0b      	ldr	r3, [pc, #44]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003b4c:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8003b52:	4b08      	ldr	r3, [pc, #32]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8003b5e:	4805      	ldr	r0, [pc, #20]	; (8003b74 <MX_COMP1_Init+0x44>)
 8003b60:	f002 ff36 	bl	80069d0 <HAL_COMP_Init>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8003b6a:	f000 fe89 	bl	8004880 <Error_Handler>
  }

}
 8003b6e:	bf00      	nop
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	20001354 	.word	0x20001354
 8003b78:	40010200 	.word	0x40010200
 8003b7c:	00800030 	.word	0x00800030

08003b80 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b088      	sub	sp, #32
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b88:	f107 030c 	add.w	r3, r7, #12
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	605a      	str	r2, [r3, #4]
 8003b92:	609a      	str	r2, [r3, #8]
 8003b94:	60da      	str	r2, [r3, #12]
 8003b96:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a0f      	ldr	r2, [pc, #60]	; (8003bdc <HAL_COMP_MspInit+0x5c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d118      	bne.n	8003bd4 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba2:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <HAL_COMP_MspInit+0x60>)
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba6:	4a0e      	ldr	r2, [pc, #56]	; (8003be0 <HAL_COMP_MspInit+0x60>)
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <HAL_COMP_MspInit+0x60>)
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	60bb      	str	r3, [r7, #8]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc6:	f107 030c 	add.w	r3, r7, #12
 8003bca:	4619      	mov	r1, r3
 8003bcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bd0:	f004 f882 	bl	8007cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8003bd4:	bf00      	nop
 8003bd6:	3720      	adds	r7, #32
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40010200 	.word	0x40010200
 8003be0:	40021000 	.word	0x40021000

08003be4 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08c      	sub	sp, #48	; 0x30
 8003be8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8003bea:	463b      	mov	r3, r7
 8003bec:	2230      	movs	r2, #48	; 0x30
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f008 f857 	bl	800bca4 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	; (8003c70 <MX_DAC1_Init+0x8c>)
 8003bf8:	4a1e      	ldr	r2, [pc, #120]	; (8003c74 <MX_DAC1_Init+0x90>)
 8003bfa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003bfc:	481c      	ldr	r0, [pc, #112]	; (8003c70 <MX_DAC1_Init+0x8c>)
 8003bfe:	f003 f98a 	bl	8006f16 <HAL_DAC_Init>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003c08:	f000 fe3a 	bl	8004880 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003c0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c10:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003c12:	2300      	movs	r3, #0
 8003c14:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003c16:	2300      	movs	r3, #0
 8003c18:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8003c1e:	2306      	movs	r3, #6
 8003c20:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003c22:	2300      	movs	r3, #0
 8003c24:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003c26:	2300      	movs	r3, #0
 8003c28:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003c32:	463b      	mov	r3, r7
 8003c34:	2200      	movs	r2, #0
 8003c36:	4619      	mov	r1, r3
 8003c38:	480d      	ldr	r0, [pc, #52]	; (8003c70 <MX_DAC1_Init+0x8c>)
 8003c3a:	f003 fb4b 	bl	80072d4 <HAL_DAC_ConfigChannel>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8003c44:	f000 fe1c 	bl	8004880 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003c50:	463b      	mov	r3, r7
 8003c52:	2210      	movs	r2, #16
 8003c54:	4619      	mov	r1, r3
 8003c56:	4806      	ldr	r0, [pc, #24]	; (8003c70 <MX_DAC1_Init+0x8c>)
 8003c58:	f003 fb3c 	bl	80072d4 <HAL_DAC_ConfigChannel>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8003c62:	f000 fe0d 	bl	8004880 <Error_Handler>
  }

}
 8003c66:	bf00      	nop
 8003c68:	3730      	adds	r7, #48	; 0x30
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	2000138c 	.word	0x2000138c
 8003c74:	50000800 	.word	0x50000800

08003c78 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08c      	sub	sp, #48	; 0x30
 8003c7c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8003c7e:	463b      	mov	r3, r7
 8003c80:	2230      	movs	r2, #48	; 0x30
 8003c82:	2100      	movs	r1, #0
 8003c84:	4618      	mov	r0, r3
 8003c86:	f008 f80d 	bl	800bca4 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8003c8a:	4b16      	ldr	r3, [pc, #88]	; (8003ce4 <MX_DAC2_Init+0x6c>)
 8003c8c:	4a16      	ldr	r2, [pc, #88]	; (8003ce8 <MX_DAC2_Init+0x70>)
 8003c8e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8003c90:	4814      	ldr	r0, [pc, #80]	; (8003ce4 <MX_DAC2_Init+0x6c>)
 8003c92:	f003 f940 	bl	8006f16 <HAL_DAC_Init>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8003c9c:	f000 fdf0 	bl	8004880 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003ca0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ca4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003caa:	2300      	movs	r3, #0
 8003cac:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8003cb2:	2306      	movs	r3, #6
 8003cb4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003cc6:	463b      	mov	r3, r7
 8003cc8:	2200      	movs	r2, #0
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4805      	ldr	r0, [pc, #20]	; (8003ce4 <MX_DAC2_Init+0x6c>)
 8003cce:	f003 fb01 	bl	80072d4 <HAL_DAC_ConfigChannel>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8003cd8:	f000 fdd2 	bl	8004880 <Error_Handler>
  }

}
 8003cdc:	bf00      	nop
 8003cde:	3730      	adds	r7, #48	; 0x30
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	20001378 	.word	0x20001378
 8003ce8:	50000c00 	.word	0x50000c00

08003cec <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b08c      	sub	sp, #48	; 0x30
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf4:	f107 031c 	add.w	r3, r7, #28
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	605a      	str	r2, [r3, #4]
 8003cfe:	609a      	str	r2, [r3, #8]
 8003d00:	60da      	str	r2, [r3, #12]
 8003d02:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a56      	ldr	r2, [pc, #344]	; (8003e64 <HAL_DAC_MspInit+0x178>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d150      	bne.n	8003db0 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003d0e:	4b56      	ldr	r3, [pc, #344]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d12:	4a55      	ldr	r2, [pc, #340]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d1a:	4b53      	ldr	r3, [pc, #332]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d22:	61bb      	str	r3, [r7, #24]
 8003d24:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d26:	4b50      	ldr	r3, [pc, #320]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2a:	4a4f      	ldr	r2, [pc, #316]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d32:	4b4d      	ldr	r3, [pc, #308]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d3e:	2330      	movs	r3, #48	; 0x30
 8003d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d42:	2303      	movs	r3, #3
 8003d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d4a:	f107 031c 	add.w	r3, r7, #28
 8003d4e:	4619      	mov	r1, r3
 8003d50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d54:	f003 ffc0 	bl	8007cd8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8003d58:	4b44      	ldr	r3, [pc, #272]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d5a:	4a45      	ldr	r2, [pc, #276]	; (8003e70 <HAL_DAC_MspInit+0x184>)
 8003d5c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003d5e:	4b43      	ldr	r3, [pc, #268]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d60:	2206      	movs	r2, #6
 8003d62:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d64:	4b41      	ldr	r3, [pc, #260]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d66:	2210      	movs	r2, #16
 8003d68:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d6a:	4b40      	ldr	r3, [pc, #256]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003d70:	4b3e      	ldr	r3, [pc, #248]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d72:	2280      	movs	r2, #128	; 0x80
 8003d74:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d76:	4b3d      	ldr	r3, [pc, #244]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d7c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d7e:	4b3b      	ldr	r3, [pc, #236]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d84:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003d86:	4b39      	ldr	r3, [pc, #228]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d88:	2220      	movs	r2, #32
 8003d8a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003d8c:	4b37      	ldr	r3, [pc, #220]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003d92:	4836      	ldr	r0, [pc, #216]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003d94:	f003 fcd4 	bl	8007740 <HAL_DMA_Init>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8003d9e:	f000 fd6f 	bl	8004880 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a31      	ldr	r2, [pc, #196]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	4a30      	ldr	r2, [pc, #192]	; (8003e6c <HAL_DAC_MspInit+0x180>)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8003dae:	e054      	b.n	8003e5a <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a2f      	ldr	r2, [pc, #188]	; (8003e74 <HAL_DAC_MspInit+0x188>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d14f      	bne.n	8003e5a <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003dba:	4b2b      	ldr	r3, [pc, #172]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbe:	4a2a      	ldr	r2, [pc, #168]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dc6:	4b28      	ldr	r3, [pc, #160]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dce:	613b      	str	r3, [r7, #16]
 8003dd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd2:	4b25      	ldr	r3, [pc, #148]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dd6:	4a24      	ldr	r2, [pc, #144]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dde:	4b22      	ldr	r3, [pc, #136]	; (8003e68 <HAL_DAC_MspInit+0x17c>)
 8003de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003dea:	2340      	movs	r3, #64	; 0x40
 8003dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dee:	2303      	movs	r3, #3
 8003df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df6:	f107 031c 	add.w	r3, r7, #28
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e00:	f003 ff6a 	bl	8007cd8 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8003e04:	4b1c      	ldr	r3, [pc, #112]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e06:	4a1d      	ldr	r2, [pc, #116]	; (8003e7c <HAL_DAC_MspInit+0x190>)
 8003e08:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e0c:	2229      	movs	r2, #41	; 0x29
 8003e0e:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e10:	4b19      	ldr	r3, [pc, #100]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e12:	2210      	movs	r2, #16
 8003e14:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e16:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003e1c:	4b16      	ldr	r3, [pc, #88]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003e22:	4b15      	ldr	r3, [pc, #84]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e28:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003e2a:	4b13      	ldr	r3, [pc, #76]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e30:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8003e32:	4b11      	ldr	r3, [pc, #68]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e34:	2220      	movs	r2, #32
 8003e36:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003e38:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8003e3e:	480e      	ldr	r0, [pc, #56]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e40:	f003 fc7e 	bl	8007740 <HAL_DMA_Init>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8003e4a:	f000 fd19 	bl	8004880 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a09      	ldr	r2, [pc, #36]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e52:	609a      	str	r2, [r3, #8]
 8003e54:	4a08      	ldr	r2, [pc, #32]	; (8003e78 <HAL_DAC_MspInit+0x18c>)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003e5a:	bf00      	nop
 8003e5c:	3730      	adds	r7, #48	; 0x30
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	50000800 	.word	0x50000800
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	200013a0 	.word	0x200013a0
 8003e70:	4002001c 	.word	0x4002001c
 8003e74:	50000c00 	.word	0x50000c00
 8003e78:	20001400 	.word	0x20001400
 8003e7c:	40020030 	.word	0x40020030

08003e80 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003e86:	4b1a      	ldr	r3, [pc, #104]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003e88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e8a:	4a19      	ldr	r2, [pc, #100]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003e8c:	f043 0304 	orr.w	r3, r3, #4
 8003e90:	6493      	str	r3, [r2, #72]	; 0x48
 8003e92:	4b17      	ldr	r3, [pc, #92]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	607b      	str	r3, [r7, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e9e:	4b14      	ldr	r3, [pc, #80]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003ea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea2:	4a13      	ldr	r2, [pc, #76]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	6493      	str	r3, [r2, #72]	; 0x48
 8003eaa:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <MX_DMA_Init+0x70>)
 8003eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	2101      	movs	r1, #1
 8003eba:	200b      	movs	r0, #11
 8003ebc:	f002 fff7 	bl	8006eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003ec0:	200b      	movs	r0, #11
 8003ec2:	f003 f80e 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	2100      	movs	r1, #0
 8003eca:	200c      	movs	r0, #12
 8003ecc:	f002 ffef 	bl	8006eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003ed0:	200c      	movs	r0, #12
 8003ed2:	f003 f806 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2100      	movs	r1, #0
 8003eda:	200d      	movs	r0, #13
 8003edc:	f002 ffe7 	bl	8006eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003ee0:	200d      	movs	r0, #13
 8003ee2:	f002 fffe 	bl	8006ee2 <HAL_NVIC_EnableIRQ>

}
 8003ee6:	bf00      	nop
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000

08003ef4 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8003ef8:	4b20      	ldr	r3, [pc, #128]	; (8003f7c <update_dc_bias_sweep+0x88>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d006      	beq.n	8003f0e <update_dc_bias_sweep+0x1a>
 8003f00:	4b1f      	ldr	r3, [pc, #124]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	3301      	adds	r3, #1
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	4b1d      	ldr	r3, [pc, #116]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f0a:	801a      	strh	r2, [r3, #0]
 8003f0c:	e005      	b.n	8003f1a <update_dc_bias_sweep+0x26>
 8003f0e:	4b1c      	ldr	r3, [pc, #112]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	4b1a      	ldr	r3, [pc, #104]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f18:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8003f1a:	4b19      	ldr	r3, [pc, #100]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f1c:	881b      	ldrh	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10a      	bne.n	8003f38 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 8003f22:	4b18      	ldr	r3, [pc, #96]	; (8003f84 <update_dc_bias_sweep+0x90>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <update_dc_bias_sweep+0x3e>
 8003f2a:	4b16      	ldr	r3, [pc, #88]	; (8003f84 <update_dc_bias_sweep+0x90>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	e002      	b.n	8003f38 <update_dc_bias_sweep+0x44>
 8003f32:	4b14      	ldr	r3, [pc, #80]	; (8003f84 <update_dc_bias_sweep+0x90>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8003f38:	4b11      	ldr	r3, [pc, #68]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d102      	bne.n	8003f46 <update_dc_bias_sweep+0x52>
 8003f40:	4b0e      	ldr	r3, [pc, #56]	; (8003f7c <update_dc_bias_sweep+0x88>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8003f46:	4b0e      	ldr	r3, [pc, #56]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f48:	881b      	ldrh	r3, [r3, #0]
 8003f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f4e:	d302      	bcc.n	8003f56 <update_dc_bias_sweep+0x62>
 8003f50:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <update_dc_bias_sweep+0x88>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8003f56:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <update_dc_bias_sweep+0x90>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2108      	movs	r1, #8
 8003f60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f64:	f004 f852 	bl	800800c <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8003f68:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <update_dc_bias_sweep+0x8c>)
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2110      	movs	r1, #16
 8003f70:	4805      	ldr	r0, [pc, #20]	; (8003f88 <update_dc_bias_sweep+0x94>)
 8003f72:	f003 f95d 	bl	8007230 <HAL_DAC_SetValue>
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000018 	.word	0x20000018
 8003f80:	20001264 	.word	0x20001264
 8003f84:	20001268 	.word	0x20001268
 8003f88:	2000138c 	.word	0x2000138c

08003f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f90:	4b04      	ldr	r3, [pc, #16]	; (8003fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	0a1b      	lsrs	r3, r3, #8
 8003f96:	f003 0307 	and.w	r3, r3, #7
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	4603      	mov	r3, r0
 8003fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	db0b      	blt.n	8003fd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fba:	79fb      	ldrb	r3, [r7, #7]
 8003fbc:	f003 021f 	and.w	r2, r3, #31
 8003fc0:	4907      	ldr	r1, [pc, #28]	; (8003fe0 <__NVIC_EnableIRQ+0x38>)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2001      	movs	r0, #1
 8003fca:	fa00 f202 	lsl.w	r2, r0, r2
 8003fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	e000e100 	.word	0xe000e100

08003fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	6039      	str	r1, [r7, #0]
 8003fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	db0a      	blt.n	800400e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	490c      	ldr	r1, [pc, #48]	; (8004030 <__NVIC_SetPriority+0x4c>)
 8003ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004002:	0112      	lsls	r2, r2, #4
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	440b      	add	r3, r1
 8004008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800400c:	e00a      	b.n	8004024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	b2da      	uxtb	r2, r3
 8004012:	4908      	ldr	r1, [pc, #32]	; (8004034 <__NVIC_SetPriority+0x50>)
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	3b04      	subs	r3, #4
 800401c:	0112      	lsls	r2, r2, #4
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	440b      	add	r3, r1
 8004022:	761a      	strb	r2, [r3, #24]
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	e000e100 	.word	0xe000e100
 8004034:	e000ed00 	.word	0xe000ed00

08004038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004038:	b480      	push	{r7}
 800403a:	b089      	sub	sp, #36	; 0x24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f1c3 0307 	rsb	r3, r3, #7
 8004052:	2b04      	cmp	r3, #4
 8004054:	bf28      	it	cs
 8004056:	2304      	movcs	r3, #4
 8004058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	3304      	adds	r3, #4
 800405e:	2b06      	cmp	r3, #6
 8004060:	d902      	bls.n	8004068 <NVIC_EncodePriority+0x30>
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	3b03      	subs	r3, #3
 8004066:	e000      	b.n	800406a <NVIC_EncodePriority+0x32>
 8004068:	2300      	movs	r3, #0
 800406a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800406c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43da      	mvns	r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	401a      	ands	r2, r3
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004080:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	fa01 f303 	lsl.w	r3, r1, r3
 800408a:	43d9      	mvns	r1, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	4313      	orrs	r3, r2
         );
}
 8004092:	4618      	mov	r0, r3
 8004094:	3724      	adds	r7, #36	; 0x24
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 80040aa:	4a14      	ldr	r2, [pc, #80]	; (80040fc <LL_SYSCFG_SetEXTISource+0x5c>)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	3302      	adds	r3, #2
 80040b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	0c1b      	lsrs	r3, r3, #16
 80040bc:	43db      	mvns	r3, r3
 80040be:	ea02 0103 	and.w	r1, r2, r3
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	0c1b      	lsrs	r3, r3, #16
 80040c6:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	fa93 f3a3 	rbit	r3, r3
 80040ce:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	fab3 f383 	clz	r3, r3
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	f003 031f 	and.w	r3, r3, #31
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	409a      	lsls	r2, r3
 80040e0:	4806      	ldr	r0, [pc, #24]	; (80040fc <LL_SYSCFG_SetEXTISource+0x5c>)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	430a      	orrs	r2, r1
 80040ea:	3302      	adds	r3, #2
 80040ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80040f0:	bf00      	nop
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	40010000 	.word	0x40010000

08004100 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004100:	b480      	push	{r7}
 8004102:	b089      	sub	sp, #36	; 0x24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	fa93 f3a3 	rbit	r3, r3
 800411a:	613b      	str	r3, [r7, #16]
  return result;
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	fab3 f383 	clz	r3, r3
 8004122:	b2db      	uxtb	r3, r3
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	2103      	movs	r1, #3
 8004128:	fa01 f303 	lsl.w	r3, r1, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	401a      	ands	r2, r3
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	fa93 f3a3 	rbit	r3, r3
 800413a:	61bb      	str	r3, [r7, #24]
  return result;
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	fab3 f383 	clz	r3, r3
 8004142:	b2db      	uxtb	r3, r3
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	fa01 f303 	lsl.w	r3, r1, r3
 800414c:	431a      	orrs	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	601a      	str	r2, [r3, #0]
}
 8004152:	bf00      	nop
 8004154:	3724      	adds	r7, #36	; 0x24
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800415e:	b480      	push	{r7}
 8004160:	b089      	sub	sp, #36	; 0x24
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	fa93 f3a3 	rbit	r3, r3
 8004178:	613b      	str	r3, [r7, #16]
  return result;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	fab3 f383 	clz	r3, r3
 8004180:	b2db      	uxtb	r3, r3
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	2103      	movs	r1, #3
 8004186:	fa01 f303 	lsl.w	r3, r1, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	401a      	ands	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	fa93 f3a3 	rbit	r3, r3
 8004198:	61bb      	str	r3, [r7, #24]
  return result;
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	fab3 f383 	clz	r3, r3
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	fa01 f303 	lsl.w	r3, r1, r3
 80041aa:	431a      	orrs	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	60da      	str	r2, [r3, #12]
}
 80041b0:	bf00      	nop
 80041b2:	3724      	adds	r7, #36	; 0x24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80041e0:	4b08      	ldr	r3, [pc, #32]	; (8004204 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041e4:	4907      	ldr	r1, [pc, #28]	; (8004204 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80041ec:	4b05      	ldr	r3, [pc, #20]	; (8004204 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4013      	ands	r3, r2
 80041f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80041f6:	68fb      	ldr	r3, [r7, #12]
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40021000 	.word	0x40021000

08004208 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	; 0x28
 800420c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800420e:	f107 031c 	add.w	r3, r7, #28
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	605a      	str	r2, [r3, #4]
 8004218:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421a:	1d3b      	adds	r3, r7, #4
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	605a      	str	r2, [r3, #4]
 8004222:	609a      	str	r2, [r3, #8]
 8004224:	60da      	str	r2, [r3, #12]
 8004226:	611a      	str	r2, [r3, #16]
 8004228:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800422a:	2004      	movs	r0, #4
 800422c:	f7ff ffd4 	bl	80041d8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8004230:	2020      	movs	r0, #32
 8004232:	f7ff ffd1 	bl	80041d8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004236:	2001      	movs	r0, #1
 8004238:	f7ff ffce 	bl	80041d8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800423c:	2002      	movs	r0, #2
 800423e:	f7ff ffcb 	bl	80041d8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8004242:	2108      	movs	r1, #8
 8004244:	48d3      	ldr	r0, [pc, #844]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004246:	f7ff ffb9 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 800424a:	2108      	movs	r1, #8
 800424c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004250:	f7ff ffb4 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8004254:	2110      	movs	r1, #16
 8004256:	48cf      	ldr	r0, [pc, #828]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004258:	f7ff ffb0 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 800425c:	2120      	movs	r1, #32
 800425e:	48cd      	ldr	r0, [pc, #820]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004260:	f7ff ffac 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8004264:	2101      	movs	r1, #1
 8004266:	48cc      	ldr	r0, [pc, #816]	; (8004598 <MX_GPIO_Init+0x390>)
 8004268:	f7ff ffa8 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 800426c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004270:	48c8      	ldr	r0, [pc, #800]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004272:	f7ff ffa3 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8004276:	f44f 7100 	mov.w	r1, #512	; 0x200
 800427a:	48c6      	ldr	r0, [pc, #792]	; (8004594 <MX_GPIO_Init+0x38c>)
 800427c:	f7ff ff9e 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8004280:	2140      	movs	r1, #64	; 0x40
 8004282:	48c5      	ldr	r0, [pc, #788]	; (8004598 <MX_GPIO_Init+0x390>)
 8004284:	f7ff ff9a 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8004288:	2180      	movs	r1, #128	; 0x80
 800428a:	48c3      	ldr	r0, [pc, #780]	; (8004598 <MX_GPIO_Init+0x390>)
 800428c:	f7ff ff96 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8004290:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004294:	48c0      	ldr	r0, [pc, #768]	; (8004598 <MX_GPIO_Init+0x390>)
 8004296:	f7ff ff91 	bl	80041bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 800429a:	49c0      	ldr	r1, [pc, #768]	; (800459c <MX_GPIO_Init+0x394>)
 800429c:	2002      	movs	r0, #2
 800429e:	f7ff feff 	bl	80040a0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 80042a2:	49bf      	ldr	r1, [pc, #764]	; (80045a0 <MX_GPIO_Init+0x398>)
 80042a4:	2002      	movs	r0, #2
 80042a6:	f7ff fefb 	bl	80040a0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 80042aa:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 80042ae:	2005      	movs	r0, #5
 80042b0:	f7ff fef6 	bl	80040a0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 80042b4:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80042b8:	2005      	movs	r0, #5
 80042ba:	f7ff fef1 	bl	80040a0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 80042be:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80042c2:	2002      	movs	r0, #2
 80042c4:	f7ff feec 	bl	80040a0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80042c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042cc:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80042d4:	2300      	movs	r3, #0
 80042d6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80042da:	2302      	movs	r3, #2
 80042dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80042e0:	f107 031c 	add.w	r3, r7, #28
 80042e4:	4618      	mov	r0, r3
 80042e6:	f006 fae7 	bl	800a8b8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80042ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042ee:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80042f0:	2301      	movs	r3, #1
 80042f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80042f6:	2300      	movs	r3, #0
 80042f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80042fc:	2302      	movs	r3, #2
 80042fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8004302:	f107 031c 	add.w	r3, r7, #28
 8004306:	4618      	mov	r0, r3
 8004308:	f006 fad6 	bl	800a8b8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 800430c:	2301      	movs	r3, #1
 800430e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004310:	2301      	movs	r3, #1
 8004312:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004316:	2300      	movs	r3, #0
 8004318:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800431c:	2302      	movs	r3, #2
 800431e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8004322:	f107 031c 	add.w	r3, r7, #28
 8004326:	4618      	mov	r0, r3
 8004328:	f006 fac6 	bl	800a8b8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 800432c:	2302      	movs	r3, #2
 800432e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004330:	2301      	movs	r3, #1
 8004332:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004336:	2300      	movs	r3, #0
 8004338:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800433c:	2302      	movs	r3, #2
 800433e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8004342:	f107 031c 	add.w	r3, r7, #28
 8004346:	4618      	mov	r0, r3
 8004348:	f006 fab6 	bl	800a8b8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 800434c:	2304      	movs	r3, #4
 800434e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004350:	2301      	movs	r3, #1
 8004352:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004356:	2300      	movs	r3, #0
 8004358:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800435c:	2302      	movs	r3, #2
 800435e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8004362:	f107 031c 	add.w	r3, r7, #28
 8004366:	4618      	mov	r0, r3
 8004368:	f006 faa6 	bl	800a8b8 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 800436c:	2201      	movs	r2, #1
 800436e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004372:	4888      	ldr	r0, [pc, #544]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004374:	f7ff fef3 	bl	800415e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8004378:	2201      	movs	r2, #1
 800437a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800437e:	4885      	ldr	r0, [pc, #532]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004380:	f7ff feed 	bl	800415e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8004384:	2201      	movs	r2, #1
 8004386:	2101      	movs	r1, #1
 8004388:	4886      	ldr	r0, [pc, #536]	; (80045a4 <MX_GPIO_Init+0x39c>)
 800438a:	f7ff fee8 	bl	800415e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800438e:	2201      	movs	r2, #1
 8004390:	2102      	movs	r1, #2
 8004392:	4884      	ldr	r0, [pc, #528]	; (80045a4 <MX_GPIO_Init+0x39c>)
 8004394:	f7ff fee3 	bl	800415e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8004398:	2201      	movs	r2, #1
 800439a:	2104      	movs	r1, #4
 800439c:	487d      	ldr	r0, [pc, #500]	; (8004594 <MX_GPIO_Init+0x38c>)
 800439e:	f7ff fede 	bl	800415e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 80043a2:	2200      	movs	r2, #0
 80043a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043a8:	487a      	ldr	r0, [pc, #488]	; (8004594 <MX_GPIO_Init+0x38c>)
 80043aa:	f7ff fea9 	bl	8004100 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 80043ae:	2200      	movs	r2, #0
 80043b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043b4:	4877      	ldr	r0, [pc, #476]	; (8004594 <MX_GPIO_Init+0x38c>)
 80043b6:	f7ff fea3 	bl	8004100 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 80043ba:	2200      	movs	r2, #0
 80043bc:	2101      	movs	r1, #1
 80043be:	4879      	ldr	r0, [pc, #484]	; (80045a4 <MX_GPIO_Init+0x39c>)
 80043c0:	f7ff fe9e 	bl	8004100 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 80043c4:	2200      	movs	r2, #0
 80043c6:	2102      	movs	r1, #2
 80043c8:	4876      	ldr	r0, [pc, #472]	; (80045a4 <MX_GPIO_Init+0x39c>)
 80043ca:	f7ff fe99 	bl	8004100 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 80043ce:	2200      	movs	r2, #0
 80043d0:	2104      	movs	r1, #4
 80043d2:	4870      	ldr	r0, [pc, #448]	; (8004594 <MX_GPIO_Init+0x38c>)
 80043d4:	f7ff fe94 	bl	8004100 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80043d8:	2308      	movs	r3, #8
 80043da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80043dc:	2301      	movs	r3, #1
 80043de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80043e0:	2300      	movs	r3, #0
 80043e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80043e8:	2302      	movs	r3, #2
 80043ea:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80043ec:	1d3b      	adds	r3, r7, #4
 80043ee:	4619      	mov	r1, r3
 80043f0:	4868      	ldr	r0, [pc, #416]	; (8004594 <MX_GPIO_Init+0x38c>)
 80043f2:	f006 fc54 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 80043f6:	2308      	movs	r3, #8
 80043f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80043fa:	2301      	movs	r3, #1
 80043fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004402:	2300      	movs	r3, #0
 8004404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004406:	2300      	movs	r3, #0
 8004408:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 800440a:	1d3b      	adds	r3, r7, #4
 800440c:	4619      	mov	r1, r3
 800440e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004412:	f006 fc44 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8004416:	2310      	movs	r3, #16
 8004418:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800441a:	2301      	movs	r3, #1
 800441c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004422:	2300      	movs	r3, #0
 8004424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 800442a:	1d3b      	adds	r3, r7, #4
 800442c:	4619      	mov	r1, r3
 800442e:	4859      	ldr	r0, [pc, #356]	; (8004594 <MX_GPIO_Init+0x38c>)
 8004430:	f006 fc35 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8004434:	2320      	movs	r3, #32
 8004436:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004438:	2301      	movs	r3, #1
 800443a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800443c:	2300      	movs	r3, #0
 800443e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004440:	2300      	movs	r3, #0
 8004442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004444:	2300      	movs	r3, #0
 8004446:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8004448:	1d3b      	adds	r3, r7, #4
 800444a:	4619      	mov	r1, r3
 800444c:	4851      	ldr	r0, [pc, #324]	; (8004594 <MX_GPIO_Init+0x38c>)
 800444e:	f006 fc26 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8004452:	2301      	movs	r3, #1
 8004454:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004456:	2301      	movs	r3, #1
 8004458:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8004466:	1d3b      	adds	r3, r7, #4
 8004468:	4619      	mov	r1, r3
 800446a:	484b      	ldr	r0, [pc, #300]	; (8004598 <MX_GPIO_Init+0x390>)
 800446c:	f006 fc17 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8004470:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004474:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004476:	2301      	movs	r3, #1
 8004478:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800447a:	2300      	movs	r3, #0
 800447c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800447e:	2300      	movs	r3, #0
 8004480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004482:	2300      	movs	r3, #0
 8004484:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4842      	ldr	r0, [pc, #264]	; (8004594 <MX_GPIO_Init+0x38c>)
 800448c:	f006 fc07 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8004490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004494:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004496:	2301      	movs	r3, #1
 8004498:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800449a:	2300      	movs	r3, #0
 800449c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800449e:	2300      	movs	r3, #0
 80044a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80044a2:	2300      	movs	r3, #0
 80044a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 80044a6:	1d3b      	adds	r3, r7, #4
 80044a8:	4619      	mov	r1, r3
 80044aa:	483a      	ldr	r0, [pc, #232]	; (8004594 <MX_GPIO_Init+0x38c>)
 80044ac:	f006 fbf7 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 80044b0:	2340      	movs	r3, #64	; 0x40
 80044b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80044b4:	2301      	movs	r3, #1
 80044b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80044b8:	2303      	movs	r3, #3
 80044ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 80044c4:	1d3b      	adds	r3, r7, #4
 80044c6:	4619      	mov	r1, r3
 80044c8:	4833      	ldr	r0, [pc, #204]	; (8004598 <MX_GPIO_Init+0x390>)
 80044ca:	f006 fbe8 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 80044ce:	2380      	movs	r3, #128	; 0x80
 80044d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80044d2:	2301      	movs	r3, #1
 80044d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80044d6:	2303      	movs	r3, #3
 80044d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80044e2:	1d3b      	adds	r3, r7, #4
 80044e4:	4619      	mov	r1, r3
 80044e6:	482c      	ldr	r0, [pc, #176]	; (8004598 <MX_GPIO_Init+0x390>)
 80044e8:	f006 fbd9 	bl	800ac9e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80044ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80044f2:	2301      	movs	r3, #1
 80044f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80044f6:	2303      	movs	r3, #3
 80044f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8004502:	1d3b      	adds	r3, r7, #4
 8004504:	4619      	mov	r1, r3
 8004506:	4824      	ldr	r0, [pc, #144]	; (8004598 <MX_GPIO_Init+0x390>)
 8004508:	f006 fbc9 	bl	800ac9e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800450c:	f7ff fd3e 	bl	8003f8c <__NVIC_GetPriorityGrouping>
 8004510:	4603      	mov	r3, r0
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff fd8e 	bl	8004038 <NVIC_EncodePriority>
 800451c:	4603      	mov	r3, r0
 800451e:	4619      	mov	r1, r3
 8004520:	2006      	movs	r0, #6
 8004522:	f7ff fd5f 	bl	8003fe4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8004526:	2006      	movs	r0, #6
 8004528:	f7ff fd3e 	bl	8003fa8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800452c:	f7ff fd2e 	bl	8003f8c <__NVIC_GetPriorityGrouping>
 8004530:	4603      	mov	r3, r0
 8004532:	2200      	movs	r2, #0
 8004534:	2100      	movs	r1, #0
 8004536:	4618      	mov	r0, r3
 8004538:	f7ff fd7e 	bl	8004038 <NVIC_EncodePriority>
 800453c:	4603      	mov	r3, r0
 800453e:	4619      	mov	r1, r3
 8004540:	2007      	movs	r0, #7
 8004542:	f7ff fd4f 	bl	8003fe4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8004546:	2007      	movs	r0, #7
 8004548:	f7ff fd2e 	bl	8003fa8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800454c:	f7ff fd1e 	bl	8003f8c <__NVIC_GetPriorityGrouping>
 8004550:	4603      	mov	r3, r0
 8004552:	2200      	movs	r2, #0
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f7ff fd6e 	bl	8004038 <NVIC_EncodePriority>
 800455c:	4603      	mov	r3, r0
 800455e:	4619      	mov	r1, r3
 8004560:	2008      	movs	r0, #8
 8004562:	f7ff fd3f 	bl	8003fe4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8004566:	2008      	movs	r0, #8
 8004568:	f7ff fd1e 	bl	8003fa8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800456c:	f7ff fd0e 	bl	8003f8c <__NVIC_GetPriorityGrouping>
 8004570:	4603      	mov	r3, r0
 8004572:	2200      	movs	r2, #0
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff fd5e 	bl	8004038 <NVIC_EncodePriority>
 800457c:	4603      	mov	r3, r0
 800457e:	4619      	mov	r1, r3
 8004580:	2028      	movs	r0, #40	; 0x28
 8004582:	f7ff fd2f 	bl	8003fe4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004586:	2028      	movs	r0, #40	; 0x28
 8004588:	f7ff fd0e 	bl	8003fa8 <__NVIC_EnableIRQ>

}
 800458c:	bf00      	nop
 800458e:	3728      	adds	r7, #40	; 0x28
 8004590:	46bd      	mov	sp, r7
 8004592:	e009      	b.n	80045a8 <MX_GPIO_Init+0x3a0>
 8004594:	48000800 	.word	0x48000800
 8004598:	48000400 	.word	0x48000400
 800459c:	0f000003 	.word	0x0f000003
 80045a0:	f0000003 	.word	0xf0000003
 80045a4:	48001400 	.word	0x48001400
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop

080045ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80045b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80045b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d013      	beq.n	80045ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80045c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80045c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80045cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00b      	beq.n	80045ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80045d4:	e000      	b.n	80045d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80045d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80045d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f9      	beq.n	80045d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80045e2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80045ec:	687b      	ldr	r3, [r7, #4]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b086      	sub	sp, #24
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	e009      	b.n	8004624 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	60ba      	str	r2, [r7, #8]
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff ffc7 	bl	80045ac <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	3301      	adds	r3, #1
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	429a      	cmp	r2, r3
 800462a:	dbf1      	blt.n	8004610 <_write+0x16>
  return len;
 800462c:	687b      	ldr	r3, [r7, #4]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
	// do something
}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
	...

0800464c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004652:	f000 ff7e 	bl	8005552 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004656:	f000 f8a5 	bl	80047a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800465a:	f7ff fdd5 	bl	8004208 <MX_GPIO_Init>
  MX_DMA_Init();
 800465e:	f7ff fc0f 	bl	8003e80 <MX_DMA_Init>
  MX_DAC1_Init();
 8004662:	f7ff fabf 	bl	8003be4 <MX_DAC1_Init>
  MX_DAC2_Init();
 8004666:	f7ff fb07 	bl	8003c78 <MX_DAC2_Init>
  MX_ADC1_Init();
 800466a:	f7ff f97d 	bl	8003968 <MX_ADC1_Init>
  MX_COMP1_Init();
 800466e:	f7ff fa5f 	bl	8003b30 <MX_COMP1_Init>
  MX_TIM2_Init();
 8004672:	f000 fc65 	bl	8004f40 <MX_TIM2_Init>
  MX_TIM17_Init();
 8004676:	f000 fdfd 	bl	8005274 <MX_TIM17_Init>
  MX_SPI3_Init();
 800467a:	f000 f93f 	bl	80048fc <MX_SPI3_Init>
  MX_RNG_Init();
 800467e:	f000 f92f 	bl	80048e0 <MX_RNG_Init>
  MX_TIM1_Init();
 8004682:	f000 fbed 	bl	8004e60 <MX_TIM1_Init>
  MX_TIM8_Init();
 8004686:	f000 fd15 	bl	80050b4 <MX_TIM8_Init>
  MX_TIM16_Init();
 800468a:	f000 fdcd 	bl	8005228 <MX_TIM16_Init>
  MX_TIM15_Init();
 800468e:	f000 fd79 	bl	8005184 <MX_TIM15_Init>
  MX_TIM5_Init();
 8004692:	f000 fcbf 	bl	8005014 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // main signal function output (external)
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004696:	2300      	movs	r3, #0
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	2378      	movs	r3, #120	; 0x78
 800469c:	4a34      	ldr	r2, [pc, #208]	; (8004770 <main+0x124>)
 800469e:	2100      	movs	r1, #0
 80046a0:	4834      	ldr	r0, [pc, #208]	; (8004774 <main+0x128>)
 80046a2:	f002 fcad 	bl	8007000 <HAL_DAC_Start_DMA>
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 80046a6:	2110      	movs	r1, #16
 80046a8:	4832      	ldr	r0, [pc, #200]	; (8004774 <main+0x128>)
 80046aa:	f002 fc56 	bl	8006f5a <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 80046ae:	2300      	movs	r3, #0
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	2378      	movs	r3, #120	; 0x78
 80046b4:	4a30      	ldr	r2, [pc, #192]	; (8004778 <main+0x12c>)
 80046b6:	2100      	movs	r1, #0
 80046b8:	4830      	ldr	r0, [pc, #192]	; (800477c <main+0x130>)
 80046ba:	f002 fca1 	bl	8007000 <HAL_DAC_Start_DMA>

  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
#ifndef DISABLE_ALL_TIMERS
  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 80046be:	4830      	ldr	r0, [pc, #192]	; (8004780 <main+0x134>)
 80046c0:	f005 f820 	bl	8009704 <HAL_TIM_Base_Start>
  TIM8->ARR = 14015;			// 100Hz
 80046c4:	4b2f      	ldr	r3, [pc, #188]	; (8004784 <main+0x138>)
 80046c6:	f243 62bf 	movw	r2, #14015	; 0x36bf
 80046ca:	62da      	str	r2, [r3, #44]	; 0x2c
  //TIM8->ARR = 65535;
#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 80046cc:	2201      	movs	r2, #1
 80046ce:	2108      	movs	r1, #8
 80046d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046d4:	f003 fc9a 	bl	800800c <HAL_GPIO_WritePin>

  // PGA gain
  HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80046d8:	2201      	movs	r2, #1
 80046da:	2101      	movs	r1, #1
 80046dc:	482a      	ldr	r0, [pc, #168]	; (8004788 <main+0x13c>)
 80046de:	f003 fc95 	bl	800800c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80046e2:	2201      	movs	r2, #1
 80046e4:	2120      	movs	r1, #32
 80046e6:	4829      	ldr	r0, [pc, #164]	; (800478c <main+0x140>)
 80046e8:	f003 fc90 	bl	800800c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80046ec:	2201      	movs	r2, #1
 80046ee:	2110      	movs	r1, #16
 80046f0:	4826      	ldr	r0, [pc, #152]	; (800478c <main+0x140>)
 80046f2:	f003 fc8b 	bl	800800c <HAL_GPIO_WritePin>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 80046f6:	2200      	movs	r2, #0
 80046f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046fc:	4823      	ldr	r0, [pc, #140]	; (800478c <main+0x140>)
 80046fe:	f003 fc85 	bl	800800c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8004702:	2200      	movs	r2, #0
 8004704:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004708:	4820      	ldr	r0, [pc, #128]	; (800478c <main+0x140>)
 800470a:	f003 fc7f 	bl	800800c <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 800470e:	2201      	movs	r2, #1
 8004710:	2108      	movs	r1, #8
 8004712:	481e      	ldr	r0, [pc, #120]	; (800478c <main+0x140>)
 8004714:	f003 fc7a 	bl	800800c <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8004718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004722:	f023 0307 	bic.w	r3, r3, #7
 8004726:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8004728:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004732:	f043 0305 	orr.w	r3, r3, #5
 8004736:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8004738:	4815      	ldr	r0, [pc, #84]	; (8004790 <main+0x144>)
 800473a:	f005 f811 	bl	8009760 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800473e:	4815      	ldr	r0, [pc, #84]	; (8004794 <main+0x148>)
 8004740:	f004 ffe0 	bl	8009704 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8004744:	4b14      	ldr	r3, [pc, #80]	; (8004798 <main+0x14c>)
 8004746:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800474a:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 800474c:	4b12      	ldr	r3, [pc, #72]	; (8004798 <main+0x14c>)
 800474e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004752:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8004754:	f7fc fa50 	bl	8000bf8 <DM_Init>
  DM_PostInit();
 8004758:	f7fc fa5c 	bl	8000c14 <DM_PostInit>


  HAL_TIM_Base_Start_IT(&htim15);
 800475c:	480f      	ldr	r0, [pc, #60]	; (800479c <main+0x150>)
 800475e:	f004 ffff 	bl	8009760 <HAL_TIM_Base_Start_IT>

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 8004762:	480f      	ldr	r0, [pc, #60]	; (80047a0 <main+0x154>)
 8004764:	f004 ffce 	bl	8009704 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8004768:	f7fe f9fa 	bl	8002b60 <EM_ProcessEvent>
 800476c:	e7fc      	b.n	8004768 <main+0x11c>
 800476e:	bf00      	nop
 8004770:	200008f0 	.word	0x200008f0
 8004774:	2000138c 	.word	0x2000138c
 8004778:	20000cb0 	.word	0x20000cb0
 800477c:	20001378 	.word	0x20001378
 8004780:	200014c4 	.word	0x200014c4
 8004784:	40013400 	.word	0x40013400
 8004788:	48000400 	.word	0x48000400
 800478c:	48000800 	.word	0x48000800
 8004790:	20001640 	.word	0x20001640
 8004794:	200015f4 	.word	0x200015f4
 8004798:	40001000 	.word	0x40001000
 800479c:	20001510 	.word	0x20001510
 80047a0:	200015a8 	.word	0x200015a8

080047a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b0a8      	sub	sp, #160	; 0xa0
 80047a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80047ae:	2238      	movs	r2, #56	; 0x38
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f007 fa76 	bl	800bca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	60da      	str	r2, [r3, #12]
 80047c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047c8:	463b      	mov	r3, r7
 80047ca:	2254      	movs	r2, #84	; 0x54
 80047cc:	2100      	movs	r1, #0
 80047ce:	4618      	mov	r0, r3
 80047d0:	f007 fa68 	bl	800bca4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80047d4:	2000      	movs	r0, #0
 80047d6:	f003 fc31 	bl	800803c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80047da:	2322      	movs	r3, #34	; 0x22
 80047dc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047e2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80047e4:	2340      	movs	r3, #64	; 0x40
 80047e6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80047e8:	2301      	movs	r3, #1
 80047ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80047ee:	2302      	movs	r3, #2
 80047f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80047f4:	2302      	movs	r3, #2
 80047f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80047fa:	2302      	movs	r3, #2
 80047fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8004800:	232a      	movs	r3, #42	; 0x2a
 8004802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004806:	2302      	movs	r3, #2
 8004808:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800480c:	2304      	movs	r3, #4
 800480e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004812:	2302      	movs	r3, #2
 8004814:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004818:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800481c:	4618      	mov	r0, r3
 800481e:	f003 fcb1 	bl	8008184 <HAL_RCC_OscConfig>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8004828:	f000 f82a 	bl	8004880 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800482c:	230f      	movs	r3, #15
 800482e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004830:	2303      	movs	r3, #3
 8004832:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004834:	2300      	movs	r3, #0
 8004836:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004838:	2300      	movs	r3, #0
 800483a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800483c:	2300      	movs	r3, #0
 800483e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8004840:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004844:	2108      	movs	r1, #8
 8004846:	4618      	mov	r0, r3
 8004848:	f003 ffb4 	bl	80087b4 <HAL_RCC_ClockConfig>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004852:	f000 f815 	bl	8004880 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8004856:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800485a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800485c:	2300      	movs	r3, #0
 800485e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004860:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004864:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004866:	463b      	mov	r3, r7
 8004868:	4618      	mov	r0, r3
 800486a:	f004 f993 	bl	8008b94 <HAL_RCCEx_PeriphCLKConfig>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004874:	f000 f804 	bl	8004880 <Error_Handler>
  }
}
 8004878:	bf00      	nop
 800487a:	37a0      	adds	r7, #160	; 0xa0
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004884:	bf00      	nop
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f043 0204 	orr.w	r2, r3, #4
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	601a      	str	r2, [r3, #0]
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <LL_AHB2_GRP1_EnableClock>:
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80048b8:	4b08      	ldr	r3, [pc, #32]	; (80048dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80048ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048bc:	4907      	ldr	r1, [pc, #28]	; (80048dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80048c4:	4b05      	ldr	r3, [pc, #20]	; (80048dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80048c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4013      	ands	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80048ce:	68fb      	ldr	r3, [r7, #12]
}
 80048d0:	bf00      	nop
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	40021000 	.word	0x40021000

080048e0 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80048e4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80048e8:	f7ff ffe2 	bl	80048b0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80048ec:	4802      	ldr	r0, [pc, #8]	; (80048f8 <MX_RNG_Init+0x18>)
 80048ee:	f7ff ffce 	bl	800488e <LL_RNG_Enable>

}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	50060800 	.word	0x50060800

080048fc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8004900:	4b1b      	ldr	r3, [pc, #108]	; (8004970 <MX_SPI3_Init+0x74>)
 8004902:	4a1c      	ldr	r2, [pc, #112]	; (8004974 <MX_SPI3_Init+0x78>)
 8004904:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004906:	4b1a      	ldr	r3, [pc, #104]	; (8004970 <MX_SPI3_Init+0x74>)
 8004908:	f44f 7282 	mov.w	r2, #260	; 0x104
 800490c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800490e:	4b18      	ldr	r3, [pc, #96]	; (8004970 <MX_SPI3_Init+0x74>)
 8004910:	2200      	movs	r2, #0
 8004912:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004914:	4b16      	ldr	r3, [pc, #88]	; (8004970 <MX_SPI3_Init+0x74>)
 8004916:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800491a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800491c:	4b14      	ldr	r3, [pc, #80]	; (8004970 <MX_SPI3_Init+0x74>)
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004922:	4b13      	ldr	r3, [pc, #76]	; (8004970 <MX_SPI3_Init+0x74>)
 8004924:	2200      	movs	r2, #0
 8004926:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004928:	4b11      	ldr	r3, [pc, #68]	; (8004970 <MX_SPI3_Init+0x74>)
 800492a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800492e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004930:	4b0f      	ldr	r3, [pc, #60]	; (8004970 <MX_SPI3_Init+0x74>)
 8004932:	2210      	movs	r2, #16
 8004934:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004936:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <MX_SPI3_Init+0x74>)
 8004938:	2200      	movs	r2, #0
 800493a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800493c:	4b0c      	ldr	r3, [pc, #48]	; (8004970 <MX_SPI3_Init+0x74>)
 800493e:	2200      	movs	r2, #0
 8004940:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004942:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <MX_SPI3_Init+0x74>)
 8004944:	2200      	movs	r2, #0
 8004946:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004948:	4b09      	ldr	r3, [pc, #36]	; (8004970 <MX_SPI3_Init+0x74>)
 800494a:	2207      	movs	r2, #7
 800494c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800494e:	4b08      	ldr	r3, [pc, #32]	; (8004970 <MX_SPI3_Init+0x74>)
 8004950:	2200      	movs	r2, #0
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004954:	4b06      	ldr	r3, [pc, #24]	; (8004970 <MX_SPI3_Init+0x74>)
 8004956:	2208      	movs	r2, #8
 8004958:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800495a:	4805      	ldr	r0, [pc, #20]	; (8004970 <MX_SPI3_Init+0x74>)
 800495c:	f004 fb66 	bl	800902c <HAL_SPI_Init>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8004966:	f7ff ff8b 	bl	8004880 <Error_Handler>
  }

}
 800496a:	bf00      	nop
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20001460 	.word	0x20001460
 8004974:	40003c00 	.word	0x40003c00

08004978 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	; 0x28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004980:	f107 0314 	add.w	r3, r7, #20
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	605a      	str	r2, [r3, #4]
 800498a:	609a      	str	r2, [r3, #8]
 800498c:	60da      	str	r2, [r3, #12]
 800498e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a17      	ldr	r2, [pc, #92]	; (80049f4 <HAL_SPI_MspInit+0x7c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d128      	bne.n	80049ec <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800499a:	4b17      	ldr	r3, [pc, #92]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499e:	4a16      	ldr	r2, [pc, #88]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 80049a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049a4:	6593      	str	r3, [r2, #88]	; 0x58
 80049a6:	4b14      	ldr	r3, [pc, #80]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 80049a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049ae:	613b      	str	r3, [r7, #16]
 80049b0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 80049b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b6:	4a10      	ldr	r2, [pc, #64]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 80049b8:	f043 0304 	orr.w	r3, r3, #4
 80049bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049be:	4b0e      	ldr	r3, [pc, #56]	; (80049f8 <HAL_SPI_MspInit+0x80>)
 80049c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80049ca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80049ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d0:	2302      	movs	r3, #2
 80049d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d4:	2300      	movs	r3, #0
 80049d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049d8:	2300      	movs	r3, #0
 80049da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80049dc:	2306      	movs	r3, #6
 80049de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049e0:	f107 0314 	add.w	r3, r7, #20
 80049e4:	4619      	mov	r1, r3
 80049e6:	4805      	ldr	r0, [pc, #20]	; (80049fc <HAL_SPI_MspInit+0x84>)
 80049e8:	f003 f976 	bl	8007cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80049ec:	bf00      	nop
 80049ee:	3728      	adds	r7, #40	; 0x28
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40003c00 	.word	0x40003c00
 80049f8:	40021000 	.word	0x40021000
 80049fc:	48000800 	.word	0x48000800

08004a00 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	4a04      	ldr	r2, [pc, #16]	; (8004a1c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8004a0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a0e:	6093      	str	r3, [r2, #8]
}
 8004a10:	bf00      	nop
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40007000 	.word	0x40007000

08004a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a26:	4b0f      	ldr	r3, [pc, #60]	; (8004a64 <HAL_MspInit+0x44>)
 8004a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a2a:	4a0e      	ldr	r2, [pc, #56]	; (8004a64 <HAL_MspInit+0x44>)
 8004a2c:	f043 0301 	orr.w	r3, r3, #1
 8004a30:	6613      	str	r3, [r2, #96]	; 0x60
 8004a32:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <HAL_MspInit+0x44>)
 8004a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	607b      	str	r3, [r7, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a3e:	4b09      	ldr	r3, [pc, #36]	; (8004a64 <HAL_MspInit+0x44>)
 8004a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a42:	4a08      	ldr	r2, [pc, #32]	; (8004a64 <HAL_MspInit+0x44>)
 8004a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a48:	6593      	str	r3, [r2, #88]	; 0x58
 8004a4a:	4b06      	ldr	r3, [pc, #24]	; (8004a64 <HAL_MspInit+0x44>)
 8004a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a52:	603b      	str	r3, [r7, #0]
 8004a54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8004a56:	f7ff ffd3 	bl	8004a00 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a5a:	bf00      	nop
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40021000 	.word	0x40021000

08004a68 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004a70:	4b07      	ldr	r3, [pc, #28]	; (8004a90 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4013      	ands	r3, r2
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d101      	bne.n	8004a82 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	40010400 	.word	0x40010400

08004a94 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004a9c:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6153      	str	r3, [r2, #20]
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004ab8:	bf00      	nop
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ac6:	e7fe      	b.n	8004ac6 <HardFault_Handler+0x4>

08004ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004acc:	e7fe      	b.n	8004acc <MemManage_Handler+0x4>

08004ace <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ad2:	e7fe      	b.n	8004ad2 <BusFault_Handler+0x4>

08004ad4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ad8:	e7fe      	b.n	8004ad8 <UsageFault_Handler+0x4>

08004ada <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ada:	b480      	push	{r7}
 8004adc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004af6:	b480      	push	{r7}
 8004af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004afa:	bf00      	nop
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b08:	f000 fd76 	bl	80055f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b0c:	bf00      	nop
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	uint16_t interrupt_time = TIM5->CNT;
 8004b16:	4b0e      	ldr	r3, [pc, #56]	; (8004b50 <EXTI0_IRQHandler+0x40>)
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	80fb      	strh	r3, [r7, #6]
	if (interrupt_time - last_interrupt_time > DEBOUNCE_DELAY)
 8004b1c:	88fb      	ldrh	r3, [r7, #6]
 8004b1e:	4a0d      	ldr	r2, [pc, #52]	; (8004b54 <EXTI0_IRQHandler+0x44>)
 8004b20:	8812      	ldrh	r2, [r2, #0]
 8004b22:	1a9b      	subs	r3, r3, r2
 8004b24:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b28:	dd02      	ble.n	8004b30 <EXTI0_IRQHandler+0x20>
	{
		EM_SetNewEvent(evRedBtn);
 8004b2a:	2004      	movs	r0, #4
 8004b2c:	f7fe fad2 	bl	80030d4 <EM_SetNewEvent>
	}
	last_interrupt_time = interrupt_time;
 8004b30:	4a08      	ldr	r2, [pc, #32]	; (8004b54 <EXTI0_IRQHandler+0x44>)
 8004b32:	88fb      	ldrh	r3, [r7, #6]
 8004b34:	8013      	strh	r3, [r2, #0]

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8004b36:	2001      	movs	r0, #1
 8004b38:	f7ff ff96 	bl	8004a68 <LL_EXTI_IsActiveFlag_0_31>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <EXTI0_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8004b42:	2001      	movs	r0, #1
 8004b44:	f7ff ffa6 	bl	8004a94 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004b48:	bf00      	nop
 8004b4a:	3708      	adds	r7, #8
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40000c00 	.word	0x40000c00
 8004b54:	2000126e 	.word	0x2000126e

08004b58 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	uint16_t interrupt_time = TIM5->CNT;
 8004b5e:	4b0e      	ldr	r3, [pc, #56]	; (8004b98 <EXTI1_IRQHandler+0x40>)
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	80fb      	strh	r3, [r7, #6]
	if (interrupt_time - last_interrupt_time > DEBOUNCE_DELAY)
 8004b64:	88fb      	ldrh	r3, [r7, #6]
 8004b66:	4a0d      	ldr	r2, [pc, #52]	; (8004b9c <EXTI1_IRQHandler+0x44>)
 8004b68:	8812      	ldrh	r2, [r2, #0]
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b70:	dd02      	ble.n	8004b78 <EXTI1_IRQHandler+0x20>
	{
		EM_SetNewEvent(evGreenBtn);
 8004b72:	2002      	movs	r0, #2
 8004b74:	f7fe faae 	bl	80030d4 <EM_SetNewEvent>
	}
	last_interrupt_time = interrupt_time;
 8004b78:	4a08      	ldr	r2, [pc, #32]	; (8004b9c <EXTI1_IRQHandler+0x44>)
 8004b7a:	88fb      	ldrh	r3, [r7, #6]
 8004b7c:	8013      	strh	r3, [r2, #0]

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8004b7e:	2002      	movs	r0, #2
 8004b80:	f7ff ff72 	bl	8004a68 <LL_EXTI_IsActiveFlag_0_31>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d002      	beq.n	8004b90 <EXTI1_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8004b8a:	2002      	movs	r0, #2
 8004b8c:	f7ff ff82 	bl	8004a94 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004b90:	bf00      	nop
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	40000c00 	.word	0x40000c00
 8004b9c:	2000126e 	.word	0x2000126e

08004ba0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */


	uint16_t interrupt_time = TIM5->CNT;
 8004ba6:	4b0e      	ldr	r3, [pc, #56]	; (8004be0 <EXTI2_IRQHandler+0x40>)
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	80fb      	strh	r3, [r7, #6]
	if (interrupt_time - last_interrupt_time > DEBOUNCE_DELAY)
 8004bac:	88fb      	ldrh	r3, [r7, #6]
 8004bae:	4a0d      	ldr	r2, [pc, #52]	; (8004be4 <EXTI2_IRQHandler+0x44>)
 8004bb0:	8812      	ldrh	r2, [r2, #0]
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004bb8:	dd02      	ble.n	8004bc0 <EXTI2_IRQHandler+0x20>
	{
		EM_SetNewEvent(evEncoderPush);
 8004bba:	2006      	movs	r0, #6
 8004bbc:	f7fe fa8a 	bl	80030d4 <EM_SetNewEvent>
	}
	last_interrupt_time = interrupt_time;
 8004bc0:	4a08      	ldr	r2, [pc, #32]	; (8004be4 <EXTI2_IRQHandler+0x44>)
 8004bc2:	88fb      	ldrh	r3, [r7, #6]
 8004bc4:	8013      	strh	r3, [r2, #0]


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8004bc6:	2004      	movs	r0, #4
 8004bc8:	f7ff ff4e 	bl	8004a68 <LL_EXTI_IsActiveFlag_0_31>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <EXTI2_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8004bd2:	2004      	movs	r0, #4
 8004bd4:	f7ff ff5e 	bl	8004a94 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40000c00 	.word	0x40000c00
 8004be4:	2000126e 	.word	0x2000126e

08004be8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004bec:	4802      	ldr	r0, [pc, #8]	; (8004bf8 <DMA1_Channel1_IRQHandler+0x10>)
 8004bee:	f002 ff23 	bl	8007a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004bf2:	bf00      	nop
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	200012f4 	.word	0x200012f4

08004bfc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004c00:	4802      	ldr	r0, [pc, #8]	; (8004c0c <DMA1_Channel2_IRQHandler+0x10>)
 8004c02:	f002 ff19 	bl	8007a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004c06:	bf00      	nop
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	200013a0 	.word	0x200013a0

08004c10 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8004c14:	4802      	ldr	r0, [pc, #8]	; (8004c20 <DMA1_Channel3_IRQHandler+0x10>)
 8004c16:	f002 ff0f 	bl	8007a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20001400 	.word	0x20001400

08004c24 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 8004c28:	f7fc f916 	bl	8000e58 <DM_UpdateDisplay>
	//DM_TestScreen();

	if((TIM1->CNT < last_enc_value) || (TIM1->CNT > last_enc_value))
 8004c2c:	4b0d      	ldr	r3, [pc, #52]	; (8004c64 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	4a0d      	ldr	r2, [pc, #52]	; (8004c68 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8004c32:	8812      	ldrh	r2, [r2, #0]
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d305      	bcc.n	8004c44 <TIM1_BRK_TIM15_IRQHandler+0x20>
 8004c38:	4b0a      	ldr	r3, [pc, #40]	; (8004c64 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	4a0a      	ldr	r2, [pc, #40]	; (8004c68 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8004c3e:	8812      	ldrh	r2, [r2, #0]
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d902      	bls.n	8004c4a <TIM1_BRK_TIM15_IRQHandler+0x26>
	{

		EM_SetNewEvent(evEncoderSet);
 8004c44:	2005      	movs	r0, #5
 8004c46:	f7fe fa45 	bl	80030d4 <EM_SetNewEvent>

	}
	last_enc_value = TIM1->CNT;
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	4b05      	ldr	r3, [pc, #20]	; (8004c68 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8004c52:	801a      	strh	r2, [r3, #0]

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004c54:	4805      	ldr	r0, [pc, #20]	; (8004c6c <TIM1_BRK_TIM15_IRQHandler+0x48>)
 8004c56:	f004 fe8e 	bl	8009976 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8004c5a:	4805      	ldr	r0, [pc, #20]	; (8004c70 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 8004c5c:	f004 fe8b 	bl	8009976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004c60:	bf00      	nop
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40012c00 	.word	0x40012c00
 8004c68:	2000126c 	.word	0x2000126c
 8004c6c:	200015f4 	.word	0x200015f4
 8004c70:	20001510 	.word	0x20001510

08004c74 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	snprintf(control_pressed, sizeof(control_pressed), " ");
 8004c78:	4a05      	ldr	r2, [pc, #20]	; (8004c90 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8004c7a:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004c80:	4805      	ldr	r0, [pc, #20]	; (8004c98 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004c82:	f004 fe78 	bl	8009976 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8004c86:	4805      	ldr	r0, [pc, #20]	; (8004c9c <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004c88:	f004 fe75 	bl	8009976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004c8c:	bf00      	nop
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	2000127c 	.word	0x2000127c
 8004c94:	0800e93c 	.word	0x0800e93c
 8004c98:	200015f4 	.word	0x200015f4
 8004c9c:	2000168c 	.word	0x2000168c

08004ca0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8004ca4:	f7ff f926 	bl	8003ef4 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ca8:	4803      	ldr	r0, [pc, #12]	; (8004cb8 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8004caa:	f004 fe64 	bl	8009976 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8004cae:	4803      	ldr	r0, [pc, #12]	; (8004cbc <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8004cb0:	f004 fe61 	bl	8009976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004cb4:	bf00      	nop
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	200015f4 	.word	0x200015f4
 8004cbc:	2000155c 	.word	0x2000155c

08004cc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004cc4:	4802      	ldr	r0, [pc, #8]	; (8004cd0 <TIM2_IRQHandler+0x10>)
 8004cc6:	f004 fe56 	bl	8009976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004cca:	bf00      	nop
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20001640 	.word	0x20001640

08004cd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	if(HAL_GPIO_ReadPin(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin))
 8004cd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cdc:	4815      	ldr	r0, [pc, #84]	; (8004d34 <EXTI15_10_IRQHandler+0x60>)
 8004cde:	f003 f97d 	bl	8007fdc <HAL_GPIO_ReadPin>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <EXTI15_10_IRQHandler+0x1a>
	{
//		uint16_t interrupt_time = TIM5->CNT;
//		if (interrupt_time - last_interrupt_time > DEBOUNCE_DELAY)
//		{
			EM_SetNewEvent(evYellowBtn);
 8004ce8:	2003      	movs	r0, #3
 8004cea:	f7fe f9f3 	bl	80030d4 <EM_SetNewEvent>
//		}
//		last_interrupt_time = interrupt_time;
		//snprintf(control_pressed, sizeof(control_pressed), "BTN1");
		//printf("BTN1_EXTI14_Pin\n");
	}
	if(HAL_GPIO_ReadPin(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin))
 8004cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cf2:	4810      	ldr	r0, [pc, #64]	; (8004d34 <EXTI15_10_IRQHandler+0x60>)
 8004cf4:	f003 f972 	bl	8007fdc <HAL_GPIO_ReadPin>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <EXTI15_10_IRQHandler+0x30>
	{
//		uint16_t interrupt_time = TIM5->CNT;
//		if (interrupt_time - last_interrupt_time > DEBOUNCE_DELAY)
//		{
			EM_SetNewEvent(evBlueBtn);
 8004cfe:	2001      	movs	r0, #1
 8004d00:	f7fe f9e8 	bl	80030d4 <EM_SetNewEvent>
		//snprintf(control_pressed, sizeof(control_pressed), "BTN2");
		//printf("BTN2_EXTI15_Pin\n");
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8004d04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d08:	f7ff feae 	bl	8004a68 <LL_EXTI_IsActiveFlag_0_31>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <EXTI15_10_IRQHandler+0x46>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8004d12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d16:	f7ff febd 	bl	8004a94 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8004d1a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004d1e:	f7ff fea3 	bl	8004a68 <LL_EXTI_IsActiveFlag_0_31>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <EXTI15_10_IRQHandler+0x5c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8004d28:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004d2c:	f7ff feb2 	bl	8004a94 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004d30:	bf00      	nop
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	48000800 	.word	0x48000800

08004d38 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d44:	2300      	movs	r3, #0
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e00a      	b.n	8004d60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d4a:	f3af 8000 	nop.w
 8004d4e:	4601      	mov	r1, r0
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	60ba      	str	r2, [r7, #8]
 8004d56:	b2ca      	uxtb	r2, r1
 8004d58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	dbf0      	blt.n	8004d4a <_read+0x12>
	}

return len;
 8004d68:	687b      	ldr	r3, [r7, #4]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
	return -1;
 8004d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d9a:	605a      	str	r2, [r3, #4]
	return 0;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <_isatty>:

int _isatty(int file)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
	return 1;
 8004db2:	2301      	movs	r3, #1
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
	return 0;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3714      	adds	r7, #20
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
	...

08004ddc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004de4:	4b11      	ldr	r3, [pc, #68]	; (8004e2c <_sbrk+0x50>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d102      	bne.n	8004df2 <_sbrk+0x16>
		heap_end = &end;
 8004dec:	4b0f      	ldr	r3, [pc, #60]	; (8004e2c <_sbrk+0x50>)
 8004dee:	4a10      	ldr	r2, [pc, #64]	; (8004e30 <_sbrk+0x54>)
 8004df0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004df2:	4b0e      	ldr	r3, [pc, #56]	; (8004e2c <_sbrk+0x50>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <_sbrk+0x50>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4413      	add	r3, r2
 8004e00:	466a      	mov	r2, sp
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d907      	bls.n	8004e16 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004e06:	f006 ff23 	bl	800bc50 <__errno>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	230c      	movs	r3, #12
 8004e0e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004e10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e14:	e006      	b.n	8004e24 <_sbrk+0x48>
	}

	heap_end += incr;
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <_sbrk+0x50>)
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	4a03      	ldr	r2, [pc, #12]	; (8004e2c <_sbrk+0x50>)
 8004e20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004e22:	68fb      	ldr	r3, [r7, #12]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	20001270 	.word	0x20001270
 8004e30:	200016e0 	.word	0x200016e0

08004e34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e38:	4b08      	ldr	r3, [pc, #32]	; (8004e5c <SystemInit+0x28>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e3e:	4a07      	ldr	r2, [pc, #28]	; (8004e5c <SystemInit+0x28>)
 8004e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e48:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <SystemInit+0x28>)
 8004e4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e4e:	609a      	str	r2, [r3, #8]
#endif
}
 8004e50:	bf00      	nop
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	e000ed00 	.word	0xe000ed00

08004e60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b09a      	sub	sp, #104	; 0x68
 8004e64:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004e66:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004e6a:	2224      	movs	r2, #36	; 0x24
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f006 ff18 	bl	800bca4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	605a      	str	r2, [r3, #4]
 8004e7e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004e80:	1d3b      	adds	r3, r7, #4
 8004e82:	2234      	movs	r2, #52	; 0x34
 8004e84:	2100      	movs	r1, #0
 8004e86:	4618      	mov	r0, r3
 8004e88:	f006 ff0c 	bl	800bca4 <memset>

  htim1.Instance = TIM1;
 8004e8c:	4b2a      	ldr	r3, [pc, #168]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004e8e:	4a2b      	ldr	r2, [pc, #172]	; (8004f3c <MX_TIM1_Init+0xdc>)
 8004e90:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004e92:	4b29      	ldr	r3, [pc, #164]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8004e98:	4b27      	ldr	r3, [pc, #156]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004e9a:	2240      	movs	r2, #64	; 0x40
 8004e9c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8004e9e:	4b26      	ldr	r3, [pc, #152]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004ea0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ea4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ea6:	4b24      	ldr	r3, [pc, #144]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004eac:	4b22      	ldr	r3, [pc, #136]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004eb2:	4b21      	ldr	r3, [pc, #132]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004edc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4815      	ldr	r0, [pc, #84]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004ee4:	f004 fca1 	bl	800982a <HAL_TIM_Encoder_Init>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8004eee:	f7ff fcc7 	bl	8004880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004efa:	2300      	movs	r3, #0
 8004efc:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004efe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004f02:	4619      	mov	r1, r3
 8004f04:	480c      	ldr	r0, [pc, #48]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004f06:	f005 fa19 	bl	800a33c <HAL_TIMEx_MasterConfigSynchronization>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004f10:	f7ff fcb6 	bl	8004880 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004f14:	2300      	movs	r3, #0
 8004f16:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004f1c:	1d3b      	adds	r3, r7, #4
 8004f1e:	4619      	mov	r1, r3
 8004f20:	4805      	ldr	r0, [pc, #20]	; (8004f38 <MX_TIM1_Init+0xd8>)
 8004f22:	f005 faa1 	bl	800a468 <HAL_TIMEx_ConfigBreakDeadTime>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8004f2c:	f7ff fca8 	bl	8004880 <Error_Handler>
  }

}
 8004f30:	bf00      	nop
 8004f32:	3768      	adds	r7, #104	; 0x68
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	200015f4 	.word	0x200015f4
 8004f3c:	40012c00 	.word	0x40012c00

08004f40 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08c      	sub	sp, #48	; 0x30
 8004f44:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f46:	f107 0320 	add.w	r3, r7, #32
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]
 8004f4e:	605a      	str	r2, [r3, #4]
 8004f50:	609a      	str	r2, [r3, #8]
 8004f52:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8004f54:	f107 030c 	add.w	r3, r7, #12
 8004f58:	2200      	movs	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]
 8004f5c:	605a      	str	r2, [r3, #4]
 8004f5e:	609a      	str	r2, [r3, #8]
 8004f60:	60da      	str	r2, [r3, #12]
 8004f62:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f64:	463b      	mov	r3, r7
 8004f66:	2200      	movs	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	605a      	str	r2, [r3, #4]
 8004f6c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8004f6e:	4b28      	ldr	r3, [pc, #160]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 8004f76:	4b26      	ldr	r3, [pc, #152]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f78:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004f7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f7e:	4b24      	ldr	r3, [pc, #144]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8004f84:	4b22      	ldr	r3, [pc, #136]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f8c:	4b20      	ldr	r3, [pc, #128]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f8e:	2200      	movs	r2, #0
 8004f90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f92:	4b1f      	ldr	r3, [pc, #124]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004f98:	481d      	ldr	r0, [pc, #116]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004f9a:	f004 fb5c 	bl	8009656 <HAL_TIM_Base_Init>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004fa4:	f7ff fc6c 	bl	8004880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fac:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004fae:	f107 0320 	add.w	r3, r7, #32
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4816      	ldr	r0, [pc, #88]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004fb6:	f004 fe5d 	bl	8009c74 <HAL_TIM_ConfigClockSource>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004fc0:	f7ff fc5e 	bl	8004880 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8004fc4:	2305      	movs	r3, #5
 8004fc6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8004fc8:	2350      	movs	r3, #80	; 0x50
 8004fca:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8004fd4:	f107 030c 	add.w	r3, r7, #12
 8004fd8:	4619      	mov	r1, r3
 8004fda:	480d      	ldr	r0, [pc, #52]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004fdc:	f004 ff3a 	bl	8009e54 <HAL_TIM_SlaveConfigSynchro>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8004fe6:	f7ff fc4b 	bl	8004880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fea:	2300      	movs	r3, #0
 8004fec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	4806      	ldr	r0, [pc, #24]	; (8005010 <MX_TIM2_Init+0xd0>)
 8004ff8:	f005 f9a0 	bl	800a33c <HAL_TIMEx_MasterConfigSynchronization>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005002:	f7ff fc3d 	bl	8004880 <Error_Handler>
  }

}
 8005006:	bf00      	nop
 8005008:	3730      	adds	r7, #48	; 0x30
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	20001640 	.word	0x20001640

08005014 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b088      	sub	sp, #32
 8005018:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800501a:	f107 0310 	add.w	r3, r7, #16
 800501e:	2200      	movs	r2, #0
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	605a      	str	r2, [r3, #4]
 8005024:	609a      	str	r2, [r3, #8]
 8005026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005028:	1d3b      	adds	r3, r7, #4
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	605a      	str	r2, [r3, #4]
 8005030:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8005032:	4b1e      	ldr	r3, [pc, #120]	; (80050ac <MX_TIM5_Init+0x98>)
 8005034:	4a1e      	ldr	r2, [pc, #120]	; (80050b0 <MX_TIM5_Init+0x9c>)
 8005036:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8005038:	4b1c      	ldr	r3, [pc, #112]	; (80050ac <MX_TIM5_Init+0x98>)
 800503a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800503e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005040:	4b1a      	ldr	r3, [pc, #104]	; (80050ac <MX_TIM5_Init+0x98>)
 8005042:	2200      	movs	r2, #0
 8005044:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8005046:	4b19      	ldr	r3, [pc, #100]	; (80050ac <MX_TIM5_Init+0x98>)
 8005048:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800504c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800504e:	4b17      	ldr	r3, [pc, #92]	; (80050ac <MX_TIM5_Init+0x98>)
 8005050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005054:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005056:	4b15      	ldr	r3, [pc, #84]	; (80050ac <MX_TIM5_Init+0x98>)
 8005058:	2200      	movs	r2, #0
 800505a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800505c:	4813      	ldr	r0, [pc, #76]	; (80050ac <MX_TIM5_Init+0x98>)
 800505e:	f004 fafa 	bl	8009656 <HAL_TIM_Base_Init>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8005068:	f7ff fc0a 	bl	8004880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800506c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005070:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005072:	f107 0310 	add.w	r3, r7, #16
 8005076:	4619      	mov	r1, r3
 8005078:	480c      	ldr	r0, [pc, #48]	; (80050ac <MX_TIM5_Init+0x98>)
 800507a:	f004 fdfb 	bl	8009c74 <HAL_TIM_ConfigClockSource>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8005084:	f7ff fbfc 	bl	8004880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005088:	2300      	movs	r3, #0
 800508a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800508c:	2300      	movs	r3, #0
 800508e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005090:	1d3b      	adds	r3, r7, #4
 8005092:	4619      	mov	r1, r3
 8005094:	4805      	ldr	r0, [pc, #20]	; (80050ac <MX_TIM5_Init+0x98>)
 8005096:	f005 f951 	bl	800a33c <HAL_TIMEx_MasterConfigSynchronization>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 80050a0:	f7ff fbee 	bl	8004880 <Error_Handler>
  }

}
 80050a4:	bf00      	nop
 80050a6:	3720      	adds	r7, #32
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	200015a8 	.word	0x200015a8
 80050b0:	40000c00 	.word	0x40000c00

080050b4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b094      	sub	sp, #80	; 0x50
 80050b8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80050ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80050be:	2200      	movs	r2, #0
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	605a      	str	r2, [r3, #4]
 80050c4:	609a      	str	r2, [r3, #8]
 80050c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80050cc:	2200      	movs	r2, #0
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	605a      	str	r2, [r3, #4]
 80050d2:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80050d4:	463b      	mov	r3, r7
 80050d6:	2234      	movs	r2, #52	; 0x34
 80050d8:	2100      	movs	r1, #0
 80050da:	4618      	mov	r0, r3
 80050dc:	f006 fde2 	bl	800bca4 <memset>

  htim8.Instance = TIM8;
 80050e0:	4b26      	ldr	r3, [pc, #152]	; (800517c <MX_TIM8_Init+0xc8>)
 80050e2:	4a27      	ldr	r2, [pc, #156]	; (8005180 <MX_TIM8_Init+0xcc>)
 80050e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80050e6:	4b25      	ldr	r3, [pc, #148]	; (800517c <MX_TIM8_Init+0xc8>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050ec:	4b23      	ldr	r3, [pc, #140]	; (800517c <MX_TIM8_Init+0xc8>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80050f2:	4b22      	ldr	r3, [pc, #136]	; (800517c <MX_TIM8_Init+0xc8>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050f8:	4b20      	ldr	r3, [pc, #128]	; (800517c <MX_TIM8_Init+0xc8>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80050fe:	4b1f      	ldr	r3, [pc, #124]	; (800517c <MX_TIM8_Init+0xc8>)
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005104:	4b1d      	ldr	r3, [pc, #116]	; (800517c <MX_TIM8_Init+0xc8>)
 8005106:	2200      	movs	r2, #0
 8005108:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800510a:	481c      	ldr	r0, [pc, #112]	; (800517c <MX_TIM8_Init+0xc8>)
 800510c:	f004 faa3 	bl	8009656 <HAL_TIM_Base_Init>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8005116:	f7ff fbb3 	bl	8004880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800511a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800511e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005120:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005124:	4619      	mov	r1, r3
 8005126:	4815      	ldr	r0, [pc, #84]	; (800517c <MX_TIM8_Init+0xc8>)
 8005128:	f004 fda4 	bl	8009c74 <HAL_TIM_ConfigClockSource>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005132:	f7ff fba5 	bl	8004880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005136:	2320      	movs	r3, #32
 8005138:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800513a:	2300      	movs	r3, #0
 800513c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800513e:	2300      	movs	r3, #0
 8005140:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005142:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005146:	4619      	mov	r1, r3
 8005148:	480c      	ldr	r0, [pc, #48]	; (800517c <MX_TIM8_Init+0xc8>)
 800514a:	f005 f8f7 	bl	800a33c <HAL_TIMEx_MasterConfigSynchronization>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005154:	f7ff fb94 	bl	8004880 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005158:	2300      	movs	r3, #0
 800515a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800515c:	2300      	movs	r3, #0
 800515e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005160:	463b      	mov	r3, r7
 8005162:	4619      	mov	r1, r3
 8005164:	4805      	ldr	r0, [pc, #20]	; (800517c <MX_TIM8_Init+0xc8>)
 8005166:	f005 f97f 	bl	800a468 <HAL_TIMEx_ConfigBreakDeadTime>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8005170:	f7ff fb86 	bl	8004880 <Error_Handler>
  }

}
 8005174:	bf00      	nop
 8005176:	3750      	adds	r7, #80	; 0x50
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	200014c4 	.word	0x200014c4
 8005180:	40013400 	.word	0x40013400

08005184 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800518a:	f107 0310 	add.w	r3, r7, #16
 800518e:	2200      	movs	r2, #0
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	605a      	str	r2, [r3, #4]
 8005194:	609a      	str	r2, [r3, #8]
 8005196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005198:	1d3b      	adds	r3, r7, #4
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	605a      	str	r2, [r3, #4]
 80051a0:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 80051a2:	4b1f      	ldr	r3, [pc, #124]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051a4:	4a1f      	ldr	r2, [pc, #124]	; (8005224 <MX_TIM15_Init+0xa0>)
 80051a6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 80051a8:	4b1d      	ldr	r3, [pc, #116]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051ae:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051b0:	4b1b      	ldr	r3, [pc, #108]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 80051b6:	4b1a      	ldr	r3, [pc, #104]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051bc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051be:	4b18      	ldr	r3, [pc, #96]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80051c4:	4b16      	ldr	r3, [pc, #88]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051ca:	4b15      	ldr	r3, [pc, #84]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80051d0:	4813      	ldr	r0, [pc, #76]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051d2:	f004 fa40 	bl	8009656 <HAL_TIM_Base_Init>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80051dc:	f7ff fb50 	bl	8004880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80051e6:	f107 0310 	add.w	r3, r7, #16
 80051ea:	4619      	mov	r1, r3
 80051ec:	480c      	ldr	r0, [pc, #48]	; (8005220 <MX_TIM15_Init+0x9c>)
 80051ee:	f004 fd41 	bl	8009c74 <HAL_TIM_ConfigClockSource>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80051f8:	f7ff fb42 	bl	8004880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051fc:	2300      	movs	r3, #0
 80051fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005204:	1d3b      	adds	r3, r7, #4
 8005206:	4619      	mov	r1, r3
 8005208:	4805      	ldr	r0, [pc, #20]	; (8005220 <MX_TIM15_Init+0x9c>)
 800520a:	f005 f897 	bl	800a33c <HAL_TIMEx_MasterConfigSynchronization>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005214:	f7ff fb34 	bl	8004880 <Error_Handler>
  }

}
 8005218:	bf00      	nop
 800521a:	3720      	adds	r7, #32
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20001510 	.word	0x20001510
 8005224:	40014000 	.word	0x40014000

08005228 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 800522c:	4b0f      	ldr	r3, [pc, #60]	; (800526c <MX_TIM16_Init+0x44>)
 800522e:	4a10      	ldr	r2, [pc, #64]	; (8005270 <MX_TIM16_Init+0x48>)
 8005230:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8005232:	4b0e      	ldr	r3, [pc, #56]	; (800526c <MX_TIM16_Init+0x44>)
 8005234:	2200      	movs	r2, #0
 8005236:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005238:	4b0c      	ldr	r3, [pc, #48]	; (800526c <MX_TIM16_Init+0x44>)
 800523a:	2200      	movs	r2, #0
 800523c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 8191;
 800523e:	4b0b      	ldr	r3, [pc, #44]	; (800526c <MX_TIM16_Init+0x44>)
 8005240:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8005244:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005246:	4b09      	ldr	r3, [pc, #36]	; (800526c <MX_TIM16_Init+0x44>)
 8005248:	2200      	movs	r2, #0
 800524a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800524c:	4b07      	ldr	r3, [pc, #28]	; (800526c <MX_TIM16_Init+0x44>)
 800524e:	2200      	movs	r2, #0
 8005250:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005252:	4b06      	ldr	r3, [pc, #24]	; (800526c <MX_TIM16_Init+0x44>)
 8005254:	2200      	movs	r2, #0
 8005256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005258:	4804      	ldr	r0, [pc, #16]	; (800526c <MX_TIM16_Init+0x44>)
 800525a:	f004 f9fc 	bl	8009656 <HAL_TIM_Base_Init>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8005264:	f7ff fb0c 	bl	8004880 <Error_Handler>
  }

}
 8005268:	bf00      	nop
 800526a:	bd80      	pop	{r7, pc}
 800526c:	2000168c 	.word	0x2000168c
 8005270:	40014400 	.word	0x40014400

08005274 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8005278:	4b0f      	ldr	r3, [pc, #60]	; (80052b8 <MX_TIM17_Init+0x44>)
 800527a:	4a10      	ldr	r2, [pc, #64]	; (80052bc <MX_TIM17_Init+0x48>)
 800527c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 800527e:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <MX_TIM17_Init+0x44>)
 8005280:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005284:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005286:	4b0c      	ldr	r3, [pc, #48]	; (80052b8 <MX_TIM17_Init+0x44>)
 8005288:	2200      	movs	r2, #0
 800528a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 800528c:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <MX_TIM17_Init+0x44>)
 800528e:	2240      	movs	r2, #64	; 0x40
 8005290:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005292:	4b09      	ldr	r3, [pc, #36]	; (80052b8 <MX_TIM17_Init+0x44>)
 8005294:	2200      	movs	r2, #0
 8005296:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005298:	4b07      	ldr	r3, [pc, #28]	; (80052b8 <MX_TIM17_Init+0x44>)
 800529a:	2200      	movs	r2, #0
 800529c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800529e:	4b06      	ldr	r3, [pc, #24]	; (80052b8 <MX_TIM17_Init+0x44>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80052a4:	4804      	ldr	r0, [pc, #16]	; (80052b8 <MX_TIM17_Init+0x44>)
 80052a6:	f004 f9d6 	bl	8009656 <HAL_TIM_Base_Init>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80052b0:	f7ff fae6 	bl	8004880 <Error_Handler>
  }

}
 80052b4:	bf00      	nop
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	2000155c 	.word	0x2000155c
 80052bc:	40014800 	.word	0x40014800

080052c0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b08a      	sub	sp, #40	; 0x28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c8:	f107 0314 	add.w	r3, r7, #20
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	609a      	str	r2, [r3, #8]
 80052d4:	60da      	str	r2, [r3, #12]
 80052d6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a23      	ldr	r2, [pc, #140]	; (800536c <HAL_TIM_Encoder_MspInit+0xac>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d13f      	bne.n	8005362 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80052e2:	4b23      	ldr	r3, [pc, #140]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 80052e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e6:	4a22      	ldr	r2, [pc, #136]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 80052e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052ec:	6613      	str	r3, [r2, #96]	; 0x60
 80052ee:	4b20      	ldr	r3, [pc, #128]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 80052f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052fa:	4b1d      	ldr	r3, [pc, #116]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 80052fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052fe:	4a1c      	ldr	r2, [pc, #112]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005300:	f043 0304 	orr.w	r3, r3, #4
 8005304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005306:	4b1a      	ldr	r3, [pc, #104]	; (8005370 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800530a:	f003 0304 	and.w	r3, r3, #4
 800530e:	60fb      	str	r3, [r7, #12]
 8005310:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005312:	2303      	movs	r3, #3
 8005314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005316:	2302      	movs	r3, #2
 8005318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800531a:	2300      	movs	r3, #0
 800531c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800531e:	2300      	movs	r3, #0
 8005320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005322:	2302      	movs	r3, #2
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005326:	f107 0314 	add.w	r3, r7, #20
 800532a:	4619      	mov	r1, r3
 800532c:	4811      	ldr	r0, [pc, #68]	; (8005374 <HAL_TIM_Encoder_MspInit+0xb4>)
 800532e:	f002 fcd3 	bl	8007cd8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005332:	2200      	movs	r2, #0
 8005334:	2100      	movs	r1, #0
 8005336:	2018      	movs	r0, #24
 8005338:	f001 fdb9 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800533c:	2018      	movs	r0, #24
 800533e:	f001 fdd0 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8005342:	2200      	movs	r2, #0
 8005344:	2101      	movs	r1, #1
 8005346:	2019      	movs	r0, #25
 8005348:	f001 fdb1 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800534c:	2019      	movs	r0, #25
 800534e:	f001 fdc8 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8005352:	2200      	movs	r2, #0
 8005354:	2101      	movs	r1, #1
 8005356:	201a      	movs	r0, #26
 8005358:	f001 fda9 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800535c:	201a      	movs	r0, #26
 800535e:	f001 fdc0 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005362:	bf00      	nop
 8005364:	3728      	adds	r7, #40	; 0x28
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40012c00 	.word	0x40012c00
 8005370:	40021000 	.word	0x40021000
 8005374:	48000800 	.word	0x48000800

08005378 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b08e      	sub	sp, #56	; 0x38
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005380:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	605a      	str	r2, [r3, #4]
 800538a:	609a      	str	r2, [r3, #8]
 800538c:	60da      	str	r2, [r3, #12]
 800538e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005398:	d131      	bne.n	80053fe <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800539a:	4b53      	ldr	r3, [pc, #332]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800539c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800539e:	4a52      	ldr	r2, [pc, #328]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80053a0:	f043 0301 	orr.w	r3, r3, #1
 80053a4:	6593      	str	r3, [r2, #88]	; 0x58
 80053a6:	4b50      	ldr	r3, [pc, #320]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80053a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	623b      	str	r3, [r7, #32]
 80053b0:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053b2:	4b4d      	ldr	r3, [pc, #308]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80053b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053b6:	4a4c      	ldr	r2, [pc, #304]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80053b8:	f043 0301 	orr.w	r3, r3, #1
 80053bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80053be:	4b4a      	ldr	r3, [pc, #296]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80053c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80053ca:	2301      	movs	r3, #1
 80053cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ce:	2302      	movs	r3, #2
 80053d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d2:	2300      	movs	r3, #0
 80053d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053d6:	2300      	movs	r3, #0
 80053d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80053da:	2301      	movs	r3, #1
 80053dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053e2:	4619      	mov	r1, r3
 80053e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053e8:	f002 fc76 	bl	8007cd8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80053ec:	2200      	movs	r2, #0
 80053ee:	2101      	movs	r1, #1
 80053f0:	201c      	movs	r0, #28
 80053f2:	f001 fd5c 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80053f6:	201c      	movs	r0, #28
 80053f8:	f001 fd73 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80053fc:	e070      	b.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a3a      	ldr	r2, [pc, #232]	; (80054ec <HAL_TIM_Base_MspInit+0x174>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d10c      	bne.n	8005422 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005408:	4b37      	ldr	r3, [pc, #220]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	4a36      	ldr	r2, [pc, #216]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800540e:	f043 0308 	orr.w	r3, r3, #8
 8005412:	6593      	str	r3, [r2, #88]	; 0x58
 8005414:	4b34      	ldr	r3, [pc, #208]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005418:	f003 0308 	and.w	r3, r3, #8
 800541c:	61bb      	str	r3, [r7, #24]
 800541e:	69bb      	ldr	r3, [r7, #24]
}
 8005420:	e05e      	b.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a32      	ldr	r2, [pc, #200]	; (80054f0 <HAL_TIM_Base_MspInit+0x178>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d10c      	bne.n	8005446 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800542c:	4b2e      	ldr	r3, [pc, #184]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800542e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005430:	4a2d      	ldr	r2, [pc, #180]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005432:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005436:	6613      	str	r3, [r2, #96]	; 0x60
 8005438:	4b2b      	ldr	r3, [pc, #172]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800543a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800543c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005440:	617b      	str	r3, [r7, #20]
 8005442:	697b      	ldr	r3, [r7, #20]
}
 8005444:	e04c      	b.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a2a      	ldr	r2, [pc, #168]	; (80054f4 <HAL_TIM_Base_MspInit+0x17c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d114      	bne.n	800547a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005450:	4b25      	ldr	r3, [pc, #148]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005454:	4a24      	ldr	r2, [pc, #144]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005456:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800545a:	6613      	str	r3, [r2, #96]	; 0x60
 800545c:	4b22      	ldr	r3, [pc, #136]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800545e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005464:	613b      	str	r3, [r7, #16]
 8005466:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2100      	movs	r1, #0
 800546c:	2018      	movs	r0, #24
 800546e:	f001 fd1e 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005472:	2018      	movs	r0, #24
 8005474:	f001 fd35 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
}
 8005478:	e032      	b.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a1e      	ldr	r2, [pc, #120]	; (80054f8 <HAL_TIM_Base_MspInit+0x180>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d114      	bne.n	80054ae <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005484:	4b18      	ldr	r3, [pc, #96]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005488:	4a17      	ldr	r2, [pc, #92]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 800548a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800548e:	6613      	str	r3, [r2, #96]	; 0x60
 8005490:	4b15      	ldr	r3, [pc, #84]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 8005492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005498:	60fb      	str	r3, [r7, #12]
 800549a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 800549c:	2200      	movs	r2, #0
 800549e:	2101      	movs	r1, #1
 80054a0:	2019      	movs	r0, #25
 80054a2:	f001 fd04 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80054a6:	2019      	movs	r0, #25
 80054a8:	f001 fd1b 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
}
 80054ac:	e018      	b.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a12      	ldr	r2, [pc, #72]	; (80054fc <HAL_TIM_Base_MspInit+0x184>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d113      	bne.n	80054e0 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80054b8:	4b0b      	ldr	r3, [pc, #44]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80054ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054bc:	4a0a      	ldr	r2, [pc, #40]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80054be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054c2:	6613      	str	r3, [r2, #96]	; 0x60
 80054c4:	4b08      	ldr	r3, [pc, #32]	; (80054e8 <HAL_TIM_Base_MspInit+0x170>)
 80054c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054cc:	60bb      	str	r3, [r7, #8]
 80054ce:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 80054d0:	2200      	movs	r2, #0
 80054d2:	2101      	movs	r1, #1
 80054d4:	201a      	movs	r0, #26
 80054d6:	f001 fcea 	bl	8006eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80054da:	201a      	movs	r0, #26
 80054dc:	f001 fd01 	bl	8006ee2 <HAL_NVIC_EnableIRQ>
}
 80054e0:	bf00      	nop
 80054e2:	3738      	adds	r7, #56	; 0x38
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	40021000 	.word	0x40021000
 80054ec:	40000c00 	.word	0x40000c00
 80054f0:	40013400 	.word	0x40013400
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40014400 	.word	0x40014400
 80054fc:	40014800 	.word	0x40014800

08005500 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005500:	480d      	ldr	r0, [pc, #52]	; (8005538 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005502:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005504:	480d      	ldr	r0, [pc, #52]	; (800553c <LoopForever+0x6>)
  ldr r1, =_edata
 8005506:	490e      	ldr	r1, [pc, #56]	; (8005540 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005508:	4a0e      	ldr	r2, [pc, #56]	; (8005544 <LoopForever+0xe>)
  movs r3, #0
 800550a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800550c:	e002      	b.n	8005514 <LoopCopyDataInit>

0800550e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800550e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005512:	3304      	adds	r3, #4

08005514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005518:	d3f9      	bcc.n	800550e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800551a:	4a0b      	ldr	r2, [pc, #44]	; (8005548 <LoopForever+0x12>)
  ldr r4, =_ebss
 800551c:	4c0b      	ldr	r4, [pc, #44]	; (800554c <LoopForever+0x16>)
  movs r3, #0
 800551e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005520:	e001      	b.n	8005526 <LoopFillZerobss>

08005522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005524:	3204      	adds	r2, #4

08005526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005528:	d3fb      	bcc.n	8005522 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800552a:	f7ff fc83 	bl	8004e34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800552e:	f006 fb95 	bl	800bc5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005532:	f7ff f88b 	bl	800464c <main>

08005536 <LoopForever>:

LoopForever:
    b LoopForever
 8005536:	e7fe      	b.n	8005536 <LoopForever>
  ldr   r0, =_estack
 8005538:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800553c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005540:	20001240 	.word	0x20001240
  ldr r2, =_sidata
 8005544:	0800ee58 	.word	0x0800ee58
  ldr r2, =_sbss
 8005548:	20001240 	.word	0x20001240
  ldr r4, =_ebss
 800554c:	200016e0 	.word	0x200016e0

08005550 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005550:	e7fe      	b.n	8005550 <ADC1_2_IRQHandler>

08005552 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b082      	sub	sp, #8
 8005556:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005558:	2300      	movs	r3, #0
 800555a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800555c:	2003      	movs	r0, #3
 800555e:	f001 fc9b 	bl	8006e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005562:	2000      	movs	r0, #0
 8005564:	f000 f80e 	bl	8005584 <HAL_InitTick>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	71fb      	strb	r3, [r7, #7]
 8005572:	e001      	b.n	8005578 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005574:	f7ff fa54 	bl	8004a20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005578:	79fb      	ldrb	r3, [r7, #7]

}
 800557a:	4618      	mov	r0, r3
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
	...

08005584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005590:	4b16      	ldr	r3, [pc, #88]	; (80055ec <HAL_InitTick+0x68>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d022      	beq.n	80055de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005598:	4b15      	ldr	r3, [pc, #84]	; (80055f0 <HAL_InitTick+0x6c>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	4b13      	ldr	r3, [pc, #76]	; (80055ec <HAL_InitTick+0x68>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80055a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80055a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ac:	4618      	mov	r0, r3
 80055ae:	f001 fca6 	bl	8006efe <HAL_SYSTICK_Config>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10f      	bne.n	80055d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b0f      	cmp	r3, #15
 80055bc:	d809      	bhi.n	80055d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055be:	2200      	movs	r2, #0
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055c6:	f001 fc72 	bl	8006eae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80055ca:	4a0a      	ldr	r2, [pc, #40]	; (80055f4 <HAL_InitTick+0x70>)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	e007      	b.n	80055e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
 80055d6:	e004      	b.n	80055e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	73fb      	strb	r3, [r7, #15]
 80055dc:	e001      	b.n	80055e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	20000024 	.word	0x20000024
 80055f0:	2000001c 	.word	0x2000001c
 80055f4:	20000020 	.word	0x20000020

080055f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055fc:	4b05      	ldr	r3, [pc, #20]	; (8005614 <HAL_IncTick+0x1c>)
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	4b05      	ldr	r3, [pc, #20]	; (8005618 <HAL_IncTick+0x20>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4413      	add	r3, r2
 8005606:	4a03      	ldr	r2, [pc, #12]	; (8005614 <HAL_IncTick+0x1c>)
 8005608:	6013      	str	r3, [r2, #0]
}
 800560a:	bf00      	nop
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr
 8005614:	200016d8 	.word	0x200016d8
 8005618:	20000024 	.word	0x20000024

0800561c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
  return uwTick;
 8005620:	4b03      	ldr	r3, [pc, #12]	; (8005630 <HAL_GetTick+0x14>)
 8005622:	681b      	ldr	r3, [r3, #0]
}
 8005624:	4618      	mov	r0, r3
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	200016d8 	.word	0x200016d8

08005634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800563c:	f7ff ffee 	bl	800561c <HAL_GetTick>
 8005640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800564c:	d004      	beq.n	8005658 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800564e:	4b09      	ldr	r3, [pc, #36]	; (8005674 <HAL_Delay+0x40>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4413      	add	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005658:	bf00      	nop
 800565a:	f7ff ffdf 	bl	800561c <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	429a      	cmp	r2, r3
 8005668:	d8f7      	bhi.n	800565a <HAL_Delay+0x26>
  {
  }
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	20000024 	.word	0x20000024

08005678 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	431a      	orrs	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	609a      	str	r2, [r3, #8]
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800569e:	b480      	push	{r7}
 80056a0:	b083      	sub	sp, #12
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
 80056a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	609a      	str	r2, [r3, #8]
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80056e0:	b490      	push	{r4, r7}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3360      	adds	r3, #96	; 0x60
 80056f2:	461a      	mov	r2, r3
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80056fc:	6822      	ldr	r2, [r4, #0]
 80056fe:	4b08      	ldr	r3, [pc, #32]	; (8005720 <LL_ADC_SetOffset+0x40>)
 8005700:	4013      	ands	r3, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	4313      	orrs	r3, r2
 800570e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005712:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005714:	bf00      	nop
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bc90      	pop	{r4, r7}
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	03fff000 	.word	0x03fff000

08005724 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005724:	b490      	push	{r4, r7}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3360      	adds	r3, #96	; 0x60
 8005732:	461a      	mov	r2, r3
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4413      	add	r3, r2
 800573a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800573c:	6823      	ldr	r3, [r4, #0]
 800573e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005742:	4618      	mov	r0, r3
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bc90      	pop	{r4, r7}
 800574a:	4770      	bx	lr

0800574c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800574c:	b490      	push	{r4, r7}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	3360      	adds	r3, #96	; 0x60
 800575c:	461a      	mov	r2, r3
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4313      	orrs	r3, r2
 8005770:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005772:	bf00      	nop
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bc90      	pop	{r4, r7}
 800577a:	4770      	bx	lr

0800577c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800577c:	b490      	push	{r4, r7}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	3360      	adds	r3, #96	; 0x60
 800578c:	461a      	mov	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	4413      	add	r3, r2
 8005794:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4313      	orrs	r3, r2
 80057a0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80057a2:	bf00      	nop
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc90      	pop	{r4, r7}
 80057aa:	4770      	bx	lr

080057ac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80057ac:	b490      	push	{r4, r7}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	3360      	adds	r3, #96	; 0x60
 80057bc:	461a      	mov	r2, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4413      	add	r3, r2
 80057c4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80057d2:	bf00      	nop
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bc90      	pop	{r4, r7}
 80057da:	4770      	bx	lr

080057dc <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	431a      	orrs	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	615a      	str	r2, [r3, #20]
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005802:	b490      	push	{r4, r7}
 8005804:	b084      	sub	sp, #16
 8005806:	af00      	add	r7, sp, #0
 8005808:	60f8      	str	r0, [r7, #12]
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	3330      	adds	r3, #48	; 0x30
 8005812:	461a      	mov	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	0a1b      	lsrs	r3, r3, #8
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	f003 030c 	and.w	r3, r3, #12
 800581e:	4413      	add	r3, r2
 8005820:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005822:	6822      	ldr	r2, [r4, #0]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f003 031f 	and.w	r3, r3, #31
 800582a:	211f      	movs	r1, #31
 800582c:	fa01 f303 	lsl.w	r3, r1, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	401a      	ands	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	0e9b      	lsrs	r3, r3, #26
 8005838:	f003 011f 	and.w	r1, r3, #31
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	f003 031f 	and.w	r3, r3, #31
 8005842:	fa01 f303 	lsl.w	r3, r1, r3
 8005846:	4313      	orrs	r3, r2
 8005848:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bc90      	pop	{r4, r7}
 8005852:	4770      	bx	lr

08005854 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005854:	b490      	push	{r4, r7}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	3314      	adds	r3, #20
 8005864:	461a      	mov	r2, r3
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	0e5b      	lsrs	r3, r3, #25
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	4413      	add	r3, r2
 8005872:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005874:	6822      	ldr	r2, [r4, #0]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	0d1b      	lsrs	r3, r3, #20
 800587a:	f003 031f 	and.w	r3, r3, #31
 800587e:	2107      	movs	r1, #7
 8005880:	fa01 f303 	lsl.w	r3, r1, r3
 8005884:	43db      	mvns	r3, r3
 8005886:	401a      	ands	r2, r3
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	0d1b      	lsrs	r3, r3, #20
 800588c:	f003 031f 	and.w	r3, r3, #31
 8005890:	6879      	ldr	r1, [r7, #4]
 8005892:	fa01 f303 	lsl.w	r3, r1, r3
 8005896:	4313      	orrs	r3, r2
 8005898:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800589a:	bf00      	nop
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc90      	pop	{r4, r7}
 80058a2:	4770      	bx	lr

080058a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058bc:	43db      	mvns	r3, r3
 80058be:	401a      	ands	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f003 0318 	and.w	r3, r3, #24
 80058c6:	4908      	ldr	r1, [pc, #32]	; (80058e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80058c8:	40d9      	lsrs	r1, r3
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	400b      	ands	r3, r1
 80058ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058d2:	431a      	orrs	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80058da:	bf00      	nop
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	0007ffff 	.word	0x0007ffff

080058ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80058fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6093      	str	r3, [r2, #8]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005920:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005924:	d101      	bne.n	800592a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005926:	2301      	movs	r3, #1
 8005928:	e000      	b.n	800592c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005948:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800594c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005970:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005974:	d101      	bne.n	800597a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005976:	2301      	movs	r3, #1
 8005978:	e000      	b.n	800597c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <LL_ADC_IsEnabled+0x18>
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <LL_ADC_IsEnabled+0x1a>
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b083      	sub	sp, #12
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d101      	bne.n	80059c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e000      	b.n	80059c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0308 	and.w	r3, r3, #8
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d101      	bne.n	80059ec <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059e8:	2301      	movs	r3, #1
 80059ea:	e000      	b.n	80059ee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
	...

080059fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80059fc:	b590      	push	{r4, r7, lr}
 80059fe:	b089      	sub	sp, #36	; 0x24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d101      	bne.n	8005a16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e1ad      	b.n	8005d72 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d109      	bne.n	8005a38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f7fe f817 	bl	8003a58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff ff67 	bl	8005910 <LL_ADC_IsDeepPowerDownEnabled>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d004      	beq.n	8005a52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff ff4d 	bl	80058ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7ff ff82 	bl	8005960 <LL_ADC_IsInternalRegulatorEnabled>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d113      	bne.n	8005a8a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff ff66 	bl	8005938 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005a6c:	4b9e      	ldr	r3, [pc, #632]	; (8005ce8 <HAL_ADC_Init+0x2ec>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	099b      	lsrs	r3, r3, #6
 8005a72:	4a9e      	ldr	r2, [pc, #632]	; (8005cec <HAL_ADC_Init+0x2f0>)
 8005a74:	fba2 2303 	umull	r2, r3, r2, r3
 8005a78:	099b      	lsrs	r3, r3, #6
 8005a7a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a7c:	e002      	b.n	8005a84 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	3b01      	subs	r3, #1
 8005a82:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f9      	bne.n	8005a7e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7ff ff66 	bl	8005960 <LL_ADC_IsInternalRegulatorEnabled>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10d      	bne.n	8005ab6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9e:	f043 0210 	orr.w	r2, r3, #16
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005aaa:	f043 0201 	orr.w	r2, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff ff77 	bl	80059ae <LL_ADC_REG_IsConversionOngoing>
 8005ac0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ac6:	f003 0310 	and.w	r3, r3, #16
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 8148 	bne.w	8005d60 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f040 8144 	bne.w	8005d60 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005adc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005ae0:	f043 0202 	orr.w	r2, r3, #2
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7ff ff4b 	bl	8005988 <LL_ADC_IsEnabled>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d141      	bne.n	8005b7c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b00:	d004      	beq.n	8005b0c <HAL_ADC_Init+0x110>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a7a      	ldr	r2, [pc, #488]	; (8005cf0 <HAL_ADC_Init+0x2f4>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d10f      	bne.n	8005b2c <HAL_ADC_Init+0x130>
 8005b0c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005b10:	f7ff ff3a 	bl	8005988 <LL_ADC_IsEnabled>
 8005b14:	4604      	mov	r4, r0
 8005b16:	4876      	ldr	r0, [pc, #472]	; (8005cf0 <HAL_ADC_Init+0x2f4>)
 8005b18:	f7ff ff36 	bl	8005988 <LL_ADC_IsEnabled>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	4323      	orrs	r3, r4
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	bf0c      	ite	eq
 8005b24:	2301      	moveq	r3, #1
 8005b26:	2300      	movne	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	e012      	b.n	8005b52 <HAL_ADC_Init+0x156>
 8005b2c:	4871      	ldr	r0, [pc, #452]	; (8005cf4 <HAL_ADC_Init+0x2f8>)
 8005b2e:	f7ff ff2b 	bl	8005988 <LL_ADC_IsEnabled>
 8005b32:	4604      	mov	r4, r0
 8005b34:	4870      	ldr	r0, [pc, #448]	; (8005cf8 <HAL_ADC_Init+0x2fc>)
 8005b36:	f7ff ff27 	bl	8005988 <LL_ADC_IsEnabled>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	431c      	orrs	r4, r3
 8005b3e:	486f      	ldr	r0, [pc, #444]	; (8005cfc <HAL_ADC_Init+0x300>)
 8005b40:	f7ff ff22 	bl	8005988 <LL_ADC_IsEnabled>
 8005b44:	4603      	mov	r3, r0
 8005b46:	4323      	orrs	r3, r4
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	bf0c      	ite	eq
 8005b4c:	2301      	moveq	r3, #1
 8005b4e:	2300      	movne	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d012      	beq.n	8005b7c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b5e:	d004      	beq.n	8005b6a <HAL_ADC_Init+0x16e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a62      	ldr	r2, [pc, #392]	; (8005cf0 <HAL_ADC_Init+0x2f4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d101      	bne.n	8005b6e <HAL_ADC_Init+0x172>
 8005b6a:	4a65      	ldr	r2, [pc, #404]	; (8005d00 <HAL_ADC_Init+0x304>)
 8005b6c:	e000      	b.n	8005b70 <HAL_ADC_Init+0x174>
 8005b6e:	4a65      	ldr	r2, [pc, #404]	; (8005d04 <HAL_ADC_Init+0x308>)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	4619      	mov	r1, r3
 8005b76:	4610      	mov	r0, r2
 8005b78:	f7ff fd7e 	bl	8005678 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	7f5b      	ldrb	r3, [r3, #29]
 8005b80:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b86:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005b8c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005b92:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b9a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d106      	bne.n	8005bb8 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	045b      	lsls	r3, r3, #17
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d009      	beq.n	8005bd4 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	4b4b      	ldr	r3, [pc, #300]	; (8005d08 <HAL_ADC_Init+0x30c>)
 8005bdc:	4013      	ands	r3, r2
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6812      	ldr	r2, [r2, #0]
 8005be2:	69b9      	ldr	r1, [r7, #24]
 8005be4:	430b      	orrs	r3, r1
 8005be6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7ff fed3 	bl	80059ae <LL_ADC_REG_IsConversionOngoing>
 8005c08:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7ff fee0 	bl	80059d4 <LL_ADC_INJ_IsConversionOngoing>
 8005c14:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d17f      	bne.n	8005d1c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d17c      	bne.n	8005d1c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005c26:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c2e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005c30:	4313      	orrs	r3, r2
 8005c32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c3e:	f023 0302 	bic.w	r3, r3, #2
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6812      	ldr	r2, [r2, #0]
 8005c46:	69b9      	ldr	r1, [r7, #24]
 8005c48:	430b      	orrs	r3, r1
 8005c4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d017      	beq.n	8005c84 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691a      	ldr	r2, [r3, #16]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005c62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c6c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005c70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	6911      	ldr	r1, [r2, #16]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6812      	ldr	r2, [r2, #0]
 8005c7c:	430b      	orrs	r3, r1
 8005c7e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8005c82:	e013      	b.n	8005cac <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	691a      	ldr	r2, [r3, #16]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005c92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005ca4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ca8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d12a      	bne.n	8005d0c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005cc0:	f023 0304 	bic.w	r3, r3, #4
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005ccc:	4311      	orrs	r1, r2
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005cd2:	4311      	orrs	r1, r2
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f042 0201 	orr.w	r2, r2, #1
 8005ce4:	611a      	str	r2, [r3, #16]
 8005ce6:	e019      	b.n	8005d1c <HAL_ADC_Init+0x320>
 8005ce8:	2000001c 	.word	0x2000001c
 8005cec:	053e2d63 	.word	0x053e2d63
 8005cf0:	50000100 	.word	0x50000100
 8005cf4:	50000400 	.word	0x50000400
 8005cf8:	50000500 	.word	0x50000500
 8005cfc:	50000600 	.word	0x50000600
 8005d00:	50000300 	.word	0x50000300
 8005d04:	50000700 	.word	0x50000700
 8005d08:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691a      	ldr	r2, [r3, #16]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 0201 	bic.w	r2, r2, #1
 8005d1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d10c      	bne.n	8005d3e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2a:	f023 010f 	bic.w	r1, r3, #15
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	1e5a      	subs	r2, r3, #1
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	631a      	str	r2, [r3, #48]	; 0x30
 8005d3c:	e007      	b.n	8005d4e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 020f 	bic.w	r2, r2, #15
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d52:	f023 0303 	bic.w	r3, r3, #3
 8005d56:	f043 0201 	orr.w	r2, r3, #1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d5e:	e007      	b.n	8005d70 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d64:	f043 0210 	orr.w	r2, r3, #16
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d70:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3724      	adds	r7, #36	; 0x24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd90      	pop	{r4, r7, pc}
 8005d7a:	bf00      	nop

08005d7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b0a6      	sub	sp, #152	; 0x98
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d101      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x22>
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	e38e      	b.n	80064bc <HAL_ADC_ConfigChannel+0x740>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff fdff 	bl	80059ae <LL_ADC_REG_IsConversionOngoing>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f040 836f 	bne.w	8006496 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	6859      	ldr	r1, [r3, #4]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	f7ff fd1c 	bl	8005802 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fded 	bl	80059ae <LL_ADC_REG_IsConversionOngoing>
 8005dd4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7ff fdf9 	bl	80059d4 <LL_ADC_INJ_IsConversionOngoing>
 8005de2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f040 817b 	bne.w	80060e6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f040 8176 	bne.w	80060e6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e02:	d10f      	bne.n	8005e24 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6818      	ldr	r0, [r3, #0]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4619      	mov	r1, r3
 8005e10:	f7ff fd20 	bl	8005854 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff fcdd 	bl	80057dc <LL_ADC_SetSamplingTimeCommonConfig>
 8005e22:	e00e      	b.n	8005e42 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6818      	ldr	r0, [r3, #0]
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	6819      	ldr	r1, [r3, #0]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	461a      	mov	r2, r3
 8005e32:	f7ff fd0f 	bl	8005854 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff fccd 	bl	80057dc <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	695a      	ldr	r2, [r3, #20]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	08db      	lsrs	r3, r3, #3
 8005e4e:	f003 0303 	and.w	r3, r3, #3
 8005e52:	005b      	lsls	r3, r3, #1
 8005e54:	fa02 f303 	lsl.w	r3, r2, r3
 8005e58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d022      	beq.n	8005eaa <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	6919      	ldr	r1, [r3, #16]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e74:	f7ff fc34 	bl	80056e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	6919      	ldr	r1, [r3, #16]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	461a      	mov	r2, r3
 8005e86:	f7ff fc79 	bl	800577c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6818      	ldr	r0, [r3, #0]
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6919      	ldr	r1, [r3, #16]
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	7f1b      	ldrb	r3, [r3, #28]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d102      	bne.n	8005ea0 <HAL_ADC_ConfigChannel+0x124>
 8005e9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e9e:	e000      	b.n	8005ea2 <HAL_ADC_ConfigChannel+0x126>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	f7ff fc82 	bl	80057ac <LL_ADC_SetOffsetSaturation>
 8005ea8:	e11d      	b.n	80060e6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2100      	movs	r1, #0
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff fc37 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10a      	bne.n	8005ed6 <HAL_ADC_ConfigChannel+0x15a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7ff fc2c 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	0e9b      	lsrs	r3, r3, #26
 8005ed0:	f003 021f 	and.w	r2, r3, #31
 8005ed4:	e012      	b.n	8005efc <HAL_ADC_ConfigChannel+0x180>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2100      	movs	r1, #0
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7ff fc21 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ee8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005eec:	fa93 f3a3 	rbit	r3, r3
 8005ef0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005ef2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ef4:	fab3 f383 	clz	r3, r3
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	461a      	mov	r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d105      	bne.n	8005f14 <HAL_ADC_ConfigChannel+0x198>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	0e9b      	lsrs	r3, r3, #26
 8005f0e:	f003 031f 	and.w	r3, r3, #31
 8005f12:	e00a      	b.n	8005f2a <HAL_ADC_ConfigChannel+0x1ae>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f1c:	fa93 f3a3 	rbit	r3, r3
 8005f20:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8005f22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f24:	fab3 f383 	clz	r3, r3
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d106      	bne.n	8005f3c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2200      	movs	r2, #0
 8005f34:	2100      	movs	r1, #0
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fc08 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2101      	movs	r1, #1
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7ff fbee 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10a      	bne.n	8005f68 <HAL_ADC_ConfigChannel+0x1ec>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2101      	movs	r1, #1
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7ff fbe3 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	0e9b      	lsrs	r3, r3, #26
 8005f62:	f003 021f 	and.w	r2, r3, #31
 8005f66:	e010      	b.n	8005f8a <HAL_ADC_ConfigChannel+0x20e>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2101      	movs	r1, #1
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7ff fbd8 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005f74:	4603      	mov	r3, r0
 8005f76:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f7a:	fa93 f3a3 	rbit	r3, r3
 8005f7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f82:	fab3 f383 	clz	r3, r3
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	461a      	mov	r2, r3
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d105      	bne.n	8005fa2 <HAL_ADC_ConfigChannel+0x226>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	0e9b      	lsrs	r3, r3, #26
 8005f9c:	f003 031f 	and.w	r3, r3, #31
 8005fa0:	e00a      	b.n	8005fb8 <HAL_ADC_ConfigChannel+0x23c>
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005faa:	fa93 f3a3 	rbit	r3, r3
 8005fae:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005fb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fb2:	fab3 f383 	clz	r3, r3
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d106      	bne.n	8005fca <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fbc1 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2102      	movs	r1, #2
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff fba7 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <HAL_ADC_ConfigChannel+0x27a>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2102      	movs	r1, #2
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7ff fb9c 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8005fec:	4603      	mov	r3, r0
 8005fee:	0e9b      	lsrs	r3, r3, #26
 8005ff0:	f003 021f 	and.w	r2, r3, #31
 8005ff4:	e010      	b.n	8006018 <HAL_ADC_ConfigChannel+0x29c>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2102      	movs	r1, #2
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff fb91 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8006002:	4603      	mov	r3, r0
 8006004:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006006:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006008:	fa93 f3a3 	rbit	r3, r3
 800600c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800600e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006010:	fab3 f383 	clz	r3, r3
 8006014:	b2db      	uxtb	r3, r3
 8006016:	461a      	mov	r2, r3
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006020:	2b00      	cmp	r3, #0
 8006022:	d105      	bne.n	8006030 <HAL_ADC_ConfigChannel+0x2b4>
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	0e9b      	lsrs	r3, r3, #26
 800602a:	f003 031f 	and.w	r3, r3, #31
 800602e:	e00a      	b.n	8006046 <HAL_ADC_ConfigChannel+0x2ca>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006036:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006038:	fa93 f3a3 	rbit	r3, r3
 800603c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800603e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006040:	fab3 f383 	clz	r3, r3
 8006044:	b2db      	uxtb	r3, r3
 8006046:	429a      	cmp	r2, r3
 8006048:	d106      	bne.n	8006058 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2200      	movs	r2, #0
 8006050:	2102      	movs	r1, #2
 8006052:	4618      	mov	r0, r3
 8006054:	f7ff fb7a 	bl	800574c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2103      	movs	r1, #3
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff fb60 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8006064:	4603      	mov	r3, r0
 8006066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10a      	bne.n	8006084 <HAL_ADC_ConfigChannel+0x308>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2103      	movs	r1, #3
 8006074:	4618      	mov	r0, r3
 8006076:	f7ff fb55 	bl	8005724 <LL_ADC_GetOffsetChannel>
 800607a:	4603      	mov	r3, r0
 800607c:	0e9b      	lsrs	r3, r3, #26
 800607e:	f003 021f 	and.w	r2, r3, #31
 8006082:	e010      	b.n	80060a6 <HAL_ADC_ConfigChannel+0x32a>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2103      	movs	r1, #3
 800608a:	4618      	mov	r0, r3
 800608c:	f7ff fb4a 	bl	8005724 <LL_ADC_GetOffsetChannel>
 8006090:	4603      	mov	r3, r0
 8006092:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006096:	fa93 f3a3 	rbit	r3, r3
 800609a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800609c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800609e:	fab3 f383 	clz	r3, r3
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d105      	bne.n	80060be <HAL_ADC_ConfigChannel+0x342>
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	0e9b      	lsrs	r3, r3, #26
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	e00a      	b.n	80060d4 <HAL_ADC_ConfigChannel+0x358>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060c6:	fa93 f3a3 	rbit	r3, r3
 80060ca:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80060cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060ce:	fab3 f383 	clz	r3, r3
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d106      	bne.n	80060e6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2200      	movs	r2, #0
 80060de:	2103      	movs	r1, #3
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff fb33 	bl	800574c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff fc4c 	bl	8005988 <LL_ADC_IsEnabled>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f040 810c 	bne.w	8006310 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6818      	ldr	r0, [r3, #0]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	6819      	ldr	r1, [r3, #0]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	461a      	mov	r2, r3
 8006106:	f7ff fbcd 	bl	80058a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	4aaf      	ldr	r2, [pc, #700]	; (80063cc <HAL_ADC_ConfigChannel+0x650>)
 8006110:	4293      	cmp	r3, r2
 8006112:	f040 80fd 	bne.w	8006310 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006122:	2b00      	cmp	r3, #0
 8006124:	d10b      	bne.n	800613e <HAL_ADC_ConfigChannel+0x3c2>
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	0e9b      	lsrs	r3, r3, #26
 800612c:	3301      	adds	r3, #1
 800612e:	f003 031f 	and.w	r3, r3, #31
 8006132:	2b09      	cmp	r3, #9
 8006134:	bf94      	ite	ls
 8006136:	2301      	movls	r3, #1
 8006138:	2300      	movhi	r3, #0
 800613a:	b2db      	uxtb	r3, r3
 800613c:	e012      	b.n	8006164 <HAL_ADC_ConfigChannel+0x3e8>
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006144:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006146:	fa93 f3a3 	rbit	r3, r3
 800614a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800614c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800614e:	fab3 f383 	clz	r3, r3
 8006152:	b2db      	uxtb	r3, r3
 8006154:	3301      	adds	r3, #1
 8006156:	f003 031f 	and.w	r3, r3, #31
 800615a:	2b09      	cmp	r3, #9
 800615c:	bf94      	ite	ls
 800615e:	2301      	movls	r3, #1
 8006160:	2300      	movhi	r3, #0
 8006162:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006164:	2b00      	cmp	r3, #0
 8006166:	d064      	beq.n	8006232 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006170:	2b00      	cmp	r3, #0
 8006172:	d107      	bne.n	8006184 <HAL_ADC_ConfigChannel+0x408>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	0e9b      	lsrs	r3, r3, #26
 800617a:	3301      	adds	r3, #1
 800617c:	069b      	lsls	r3, r3, #26
 800617e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006182:	e00e      	b.n	80061a2 <HAL_ADC_ConfigChannel+0x426>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800618a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618c:	fa93 f3a3 	rbit	r3, r3
 8006190:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006194:	fab3 f383 	clz	r3, r3
 8006198:	b2db      	uxtb	r3, r3
 800619a:	3301      	adds	r3, #1
 800619c:	069b      	lsls	r3, r3, #26
 800619e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d109      	bne.n	80061c2 <HAL_ADC_ConfigChannel+0x446>
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	0e9b      	lsrs	r3, r3, #26
 80061b4:	3301      	adds	r3, #1
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	2101      	movs	r1, #1
 80061bc:	fa01 f303 	lsl.w	r3, r1, r3
 80061c0:	e010      	b.n	80061e4 <HAL_ADC_ConfigChannel+0x468>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ca:	fa93 f3a3 	rbit	r3, r3
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80061d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d2:	fab3 f383 	clz	r3, r3
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	3301      	adds	r3, #1
 80061da:	f003 031f 	and.w	r3, r3, #31
 80061de:	2101      	movs	r1, #1
 80061e0:	fa01 f303 	lsl.w	r3, r1, r3
 80061e4:	ea42 0103 	orr.w	r1, r2, r3
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10a      	bne.n	800620a <HAL_ADC_ConfigChannel+0x48e>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	0e9b      	lsrs	r3, r3, #26
 80061fa:	3301      	adds	r3, #1
 80061fc:	f003 021f 	and.w	r2, r3, #31
 8006200:	4613      	mov	r3, r2
 8006202:	005b      	lsls	r3, r3, #1
 8006204:	4413      	add	r3, r2
 8006206:	051b      	lsls	r3, r3, #20
 8006208:	e011      	b.n	800622e <HAL_ADC_ConfigChannel+0x4b2>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006212:	fa93 f3a3 	rbit	r3, r3
 8006216:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	fab3 f383 	clz	r3, r3
 800621e:	b2db      	uxtb	r3, r3
 8006220:	3301      	adds	r3, #1
 8006222:	f003 021f 	and.w	r2, r3, #31
 8006226:	4613      	mov	r3, r2
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	4413      	add	r3, r2
 800622c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800622e:	430b      	orrs	r3, r1
 8006230:	e069      	b.n	8006306 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800623a:	2b00      	cmp	r3, #0
 800623c:	d107      	bne.n	800624e <HAL_ADC_ConfigChannel+0x4d2>
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	0e9b      	lsrs	r3, r3, #26
 8006244:	3301      	adds	r3, #1
 8006246:	069b      	lsls	r3, r3, #26
 8006248:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800624c:	e00e      	b.n	800626c <HAL_ADC_ConfigChannel+0x4f0>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	fa93 f3a3 	rbit	r3, r3
 800625a:	61fb      	str	r3, [r7, #28]
  return result;
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	fab3 f383 	clz	r3, r3
 8006262:	b2db      	uxtb	r3, r3
 8006264:	3301      	adds	r3, #1
 8006266:	069b      	lsls	r3, r3, #26
 8006268:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006274:	2b00      	cmp	r3, #0
 8006276:	d109      	bne.n	800628c <HAL_ADC_ConfigChannel+0x510>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	0e9b      	lsrs	r3, r3, #26
 800627e:	3301      	adds	r3, #1
 8006280:	f003 031f 	and.w	r3, r3, #31
 8006284:	2101      	movs	r1, #1
 8006286:	fa01 f303 	lsl.w	r3, r1, r3
 800628a:	e010      	b.n	80062ae <HAL_ADC_ConfigChannel+0x532>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	fa93 f3a3 	rbit	r3, r3
 8006298:	617b      	str	r3, [r7, #20]
  return result;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	fab3 f383 	clz	r3, r3
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	3301      	adds	r3, #1
 80062a4:	f003 031f 	and.w	r3, r3, #31
 80062a8:	2101      	movs	r1, #1
 80062aa:	fa01 f303 	lsl.w	r3, r1, r3
 80062ae:	ea42 0103 	orr.w	r1, r2, r3
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10d      	bne.n	80062da <HAL_ADC_ConfigChannel+0x55e>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	0e9b      	lsrs	r3, r3, #26
 80062c4:	3301      	adds	r3, #1
 80062c6:	f003 021f 	and.w	r2, r3, #31
 80062ca:	4613      	mov	r3, r2
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	4413      	add	r3, r2
 80062d0:	3b1e      	subs	r3, #30
 80062d2:	051b      	lsls	r3, r3, #20
 80062d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80062d8:	e014      	b.n	8006304 <HAL_ADC_ConfigChannel+0x588>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	fa93 f3a3 	rbit	r3, r3
 80062e6:	60fb      	str	r3, [r7, #12]
  return result;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	fab3 f383 	clz	r3, r3
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	3301      	adds	r3, #1
 80062f2:	f003 021f 	and.w	r2, r3, #31
 80062f6:	4613      	mov	r3, r2
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	4413      	add	r3, r2
 80062fc:	3b1e      	subs	r3, #30
 80062fe:	051b      	lsls	r3, r3, #20
 8006300:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006304:	430b      	orrs	r3, r1
 8006306:	683a      	ldr	r2, [r7, #0]
 8006308:	6892      	ldr	r2, [r2, #8]
 800630a:	4619      	mov	r1, r3
 800630c:	f7ff faa2 	bl	8005854 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	4b2e      	ldr	r3, [pc, #184]	; (80063d0 <HAL_ADC_ConfigChannel+0x654>)
 8006316:	4013      	ands	r3, r2
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80c9 	beq.w	80064b0 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006326:	d004      	beq.n	8006332 <HAL_ADC_ConfigChannel+0x5b6>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a29      	ldr	r2, [pc, #164]	; (80063d4 <HAL_ADC_ConfigChannel+0x658>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d101      	bne.n	8006336 <HAL_ADC_ConfigChannel+0x5ba>
 8006332:	4b29      	ldr	r3, [pc, #164]	; (80063d8 <HAL_ADC_ConfigChannel+0x65c>)
 8006334:	e000      	b.n	8006338 <HAL_ADC_ConfigChannel+0x5bc>
 8006336:	4b29      	ldr	r3, [pc, #164]	; (80063dc <HAL_ADC_ConfigChannel+0x660>)
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff f9c3 	bl	80056c4 <LL_ADC_GetCommonPathInternalCh>
 800633e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a26      	ldr	r2, [pc, #152]	; (80063e0 <HAL_ADC_ConfigChannel+0x664>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d004      	beq.n	8006356 <HAL_ADC_ConfigChannel+0x5da>
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a24      	ldr	r2, [pc, #144]	; (80063e4 <HAL_ADC_ConfigChannel+0x668>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d14e      	bne.n	80063f4 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006356:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800635a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d148      	bne.n	80063f4 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800636a:	d005      	beq.n	8006378 <HAL_ADC_ConfigChannel+0x5fc>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a1d      	ldr	r2, [pc, #116]	; (80063e8 <HAL_ADC_ConfigChannel+0x66c>)
 8006372:	4293      	cmp	r3, r2
 8006374:	f040 8099 	bne.w	80064aa <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006380:	d004      	beq.n	800638c <HAL_ADC_ConfigChannel+0x610>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a13      	ldr	r2, [pc, #76]	; (80063d4 <HAL_ADC_ConfigChannel+0x658>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d101      	bne.n	8006390 <HAL_ADC_ConfigChannel+0x614>
 800638c:	4a12      	ldr	r2, [pc, #72]	; (80063d8 <HAL_ADC_ConfigChannel+0x65c>)
 800638e:	e000      	b.n	8006392 <HAL_ADC_ConfigChannel+0x616>
 8006390:	4a12      	ldr	r2, [pc, #72]	; (80063dc <HAL_ADC_ConfigChannel+0x660>)
 8006392:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006396:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800639a:	4619      	mov	r1, r3
 800639c:	4610      	mov	r0, r2
 800639e:	f7ff f97e 	bl	800569e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80063a2:	4b12      	ldr	r3, [pc, #72]	; (80063ec <HAL_ADC_ConfigChannel+0x670>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	099b      	lsrs	r3, r3, #6
 80063a8:	4a11      	ldr	r2, [pc, #68]	; (80063f0 <HAL_ADC_ConfigChannel+0x674>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	099a      	lsrs	r2, r3, #6
 80063b0:	4613      	mov	r3, r2
 80063b2:	005b      	lsls	r3, r3, #1
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80063ba:	e002      	b.n	80063c2 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	3b01      	subs	r3, #1
 80063c0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1f9      	bne.n	80063bc <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063c8:	e06f      	b.n	80064aa <HAL_ADC_ConfigChannel+0x72e>
 80063ca:	bf00      	nop
 80063cc:	407f0000 	.word	0x407f0000
 80063d0:	80080000 	.word	0x80080000
 80063d4:	50000100 	.word	0x50000100
 80063d8:	50000300 	.word	0x50000300
 80063dc:	50000700 	.word	0x50000700
 80063e0:	c3210000 	.word	0xc3210000
 80063e4:	90c00010 	.word	0x90c00010
 80063e8:	50000600 	.word	0x50000600
 80063ec:	2000001c 	.word	0x2000001c
 80063f0:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a32      	ldr	r2, [pc, #200]	; (80064c4 <HAL_ADC_ConfigChannel+0x748>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d125      	bne.n	800644a <HAL_ADC_ConfigChannel+0x6ce>
 80063fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006402:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d11f      	bne.n	800644a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a2e      	ldr	r2, [pc, #184]	; (80064c8 <HAL_ADC_ConfigChannel+0x74c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d104      	bne.n	800641e <HAL_ADC_ConfigChannel+0x6a2>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a2c      	ldr	r2, [pc, #176]	; (80064cc <HAL_ADC_ConfigChannel+0x750>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d047      	beq.n	80064ae <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006426:	d004      	beq.n	8006432 <HAL_ADC_ConfigChannel+0x6b6>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a26      	ldr	r2, [pc, #152]	; (80064c8 <HAL_ADC_ConfigChannel+0x74c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d101      	bne.n	8006436 <HAL_ADC_ConfigChannel+0x6ba>
 8006432:	4a27      	ldr	r2, [pc, #156]	; (80064d0 <HAL_ADC_ConfigChannel+0x754>)
 8006434:	e000      	b.n	8006438 <HAL_ADC_ConfigChannel+0x6bc>
 8006436:	4a27      	ldr	r2, [pc, #156]	; (80064d4 <HAL_ADC_ConfigChannel+0x758>)
 8006438:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800643c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006440:	4619      	mov	r1, r3
 8006442:	4610      	mov	r0, r2
 8006444:	f7ff f92b 	bl	800569e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006448:	e031      	b.n	80064ae <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a22      	ldr	r2, [pc, #136]	; (80064d8 <HAL_ADC_ConfigChannel+0x75c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d12d      	bne.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006454:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006458:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d127      	bne.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a18      	ldr	r2, [pc, #96]	; (80064c8 <HAL_ADC_ConfigChannel+0x74c>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d022      	beq.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006472:	d004      	beq.n	800647e <HAL_ADC_ConfigChannel+0x702>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a13      	ldr	r2, [pc, #76]	; (80064c8 <HAL_ADC_ConfigChannel+0x74c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d101      	bne.n	8006482 <HAL_ADC_ConfigChannel+0x706>
 800647e:	4a14      	ldr	r2, [pc, #80]	; (80064d0 <HAL_ADC_ConfigChannel+0x754>)
 8006480:	e000      	b.n	8006484 <HAL_ADC_ConfigChannel+0x708>
 8006482:	4a14      	ldr	r2, [pc, #80]	; (80064d4 <HAL_ADC_ConfigChannel+0x758>)
 8006484:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006488:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800648c:	4619      	mov	r1, r3
 800648e:	4610      	mov	r0, r2
 8006490:	f7ff f905 	bl	800569e <LL_ADC_SetCommonPathInternalCh>
 8006494:	e00c      	b.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800649a:	f043 0220 	orr.w	r2, r3, #32
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80064a8:	e002      	b.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064aa:	bf00      	nop
 80064ac:	e000      	b.n	80064b0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064ae:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80064b8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3798      	adds	r7, #152	; 0x98
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	c7520000 	.word	0xc7520000
 80064c8:	50000100 	.word	0x50000100
 80064cc:	50000500 	.word	0x50000500
 80064d0:	50000300 	.word	0x50000300
 80064d4:	50000700 	.word	0x50000700
 80064d8:	cb840000 	.word	0xcb840000

080064dc <LL_ADC_IsEnabled>:
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d101      	bne.n	80064f4 <LL_ADC_IsEnabled+0x18>
 80064f0:	2301      	movs	r3, #1
 80064f2:	e000      	b.n	80064f6 <LL_ADC_IsEnabled+0x1a>
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <LL_ADC_REG_IsConversionOngoing>:
{
 8006502:	b480      	push	{r7}
 8006504:	b083      	sub	sp, #12
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f003 0304 	and.w	r3, r3, #4
 8006512:	2b04      	cmp	r3, #4
 8006514:	d101      	bne.n	800651a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006516:	2301      	movs	r3, #1
 8006518:	e000      	b.n	800651c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006528:	b590      	push	{r4, r7, lr}
 800652a:	b0a1      	sub	sp, #132	; 0x84
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800653e:	2b01      	cmp	r3, #1
 8006540:	d101      	bne.n	8006546 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006542:	2302      	movs	r3, #2
 8006544:	e0e3      	b.n	800670e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006556:	d102      	bne.n	800655e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8006558:	4b6f      	ldr	r3, [pc, #444]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800655a:	60bb      	str	r3, [r7, #8]
 800655c:	e009      	b.n	8006572 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a6e      	ldr	r2, [pc, #440]	; (800671c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d102      	bne.n	800656e <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8006568:	4b6d      	ldr	r3, [pc, #436]	; (8006720 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800656a:	60bb      	str	r3, [r7, #8]
 800656c:	e001      	b.n	8006572 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800656e:	2300      	movs	r3, #0
 8006570:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10b      	bne.n	8006590 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800657c:	f043 0220 	orr.w	r2, r3, #32
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e0be      	b.n	800670e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff ffb5 	bl	8006502 <LL_ADC_REG_IsConversionOngoing>
 8006598:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4618      	mov	r0, r3
 80065a0:	f7ff ffaf 	bl	8006502 <LL_ADC_REG_IsConversionOngoing>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f040 80a0 	bne.w	80066ec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80065ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f040 809c 	bne.w	80066ec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065bc:	d004      	beq.n	80065c8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a55      	ldr	r2, [pc, #340]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d101      	bne.n	80065cc <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80065c8:	4b56      	ldr	r3, [pc, #344]	; (8006724 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80065ca:	e000      	b.n	80065ce <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80065cc:	4b56      	ldr	r3, [pc, #344]	; (8006728 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80065ce:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d04b      	beq.n	8006670 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80065d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	6859      	ldr	r1, [r3, #4]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80065ea:	035b      	lsls	r3, r3, #13
 80065ec:	430b      	orrs	r3, r1
 80065ee:	431a      	orrs	r2, r3
 80065f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065f2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065fc:	d004      	beq.n	8006608 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a45      	ldr	r2, [pc, #276]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d10f      	bne.n	8006628 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8006608:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800660c:	f7ff ff66 	bl	80064dc <LL_ADC_IsEnabled>
 8006610:	4604      	mov	r4, r0
 8006612:	4841      	ldr	r0, [pc, #260]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8006614:	f7ff ff62 	bl	80064dc <LL_ADC_IsEnabled>
 8006618:	4603      	mov	r3, r0
 800661a:	4323      	orrs	r3, r4
 800661c:	2b00      	cmp	r3, #0
 800661e:	bf0c      	ite	eq
 8006620:	2301      	moveq	r3, #1
 8006622:	2300      	movne	r3, #0
 8006624:	b2db      	uxtb	r3, r3
 8006626:	e012      	b.n	800664e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8006628:	483c      	ldr	r0, [pc, #240]	; (800671c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800662a:	f7ff ff57 	bl	80064dc <LL_ADC_IsEnabled>
 800662e:	4604      	mov	r4, r0
 8006630:	483b      	ldr	r0, [pc, #236]	; (8006720 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006632:	f7ff ff53 	bl	80064dc <LL_ADC_IsEnabled>
 8006636:	4603      	mov	r3, r0
 8006638:	431c      	orrs	r4, r3
 800663a:	483c      	ldr	r0, [pc, #240]	; (800672c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800663c:	f7ff ff4e 	bl	80064dc <LL_ADC_IsEnabled>
 8006640:	4603      	mov	r3, r0
 8006642:	4323      	orrs	r3, r4
 8006644:	2b00      	cmp	r3, #0
 8006646:	bf0c      	ite	eq
 8006648:	2301      	moveq	r3, #1
 800664a:	2300      	movne	r3, #0
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d056      	beq.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800665a:	f023 030f 	bic.w	r3, r3, #15
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	6811      	ldr	r1, [r2, #0]
 8006662:	683a      	ldr	r2, [r7, #0]
 8006664:	6892      	ldr	r2, [r2, #8]
 8006666:	430a      	orrs	r2, r1
 8006668:	431a      	orrs	r2, r3
 800666a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800666c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800666e:	e047      	b.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006678:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800667a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006684:	d004      	beq.n	8006690 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a23      	ldr	r2, [pc, #140]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d10f      	bne.n	80066b0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8006690:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006694:	f7ff ff22 	bl	80064dc <LL_ADC_IsEnabled>
 8006698:	4604      	mov	r4, r0
 800669a:	481f      	ldr	r0, [pc, #124]	; (8006718 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800669c:	f7ff ff1e 	bl	80064dc <LL_ADC_IsEnabled>
 80066a0:	4603      	mov	r3, r0
 80066a2:	4323      	orrs	r3, r4
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	bf0c      	ite	eq
 80066a8:	2301      	moveq	r3, #1
 80066aa:	2300      	movne	r3, #0
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	e012      	b.n	80066d6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80066b0:	481a      	ldr	r0, [pc, #104]	; (800671c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80066b2:	f7ff ff13 	bl	80064dc <LL_ADC_IsEnabled>
 80066b6:	4604      	mov	r4, r0
 80066b8:	4819      	ldr	r0, [pc, #100]	; (8006720 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066ba:	f7ff ff0f 	bl	80064dc <LL_ADC_IsEnabled>
 80066be:	4603      	mov	r3, r0
 80066c0:	431c      	orrs	r4, r3
 80066c2:	481a      	ldr	r0, [pc, #104]	; (800672c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80066c4:	f7ff ff0a 	bl	80064dc <LL_ADC_IsEnabled>
 80066c8:	4603      	mov	r3, r0
 80066ca:	4323      	orrs	r3, r4
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	bf0c      	ite	eq
 80066d0:	2301      	moveq	r3, #1
 80066d2:	2300      	movne	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d012      	beq.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80066da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80066e2:	f023 030f 	bic.w	r3, r3, #15
 80066e6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80066e8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80066ea:	e009      	b.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f0:	f043 0220 	orr.w	r2, r3, #32
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80066fe:	e000      	b.n	8006702 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006700:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800670a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800670e:	4618      	mov	r0, r3
 8006710:	3784      	adds	r7, #132	; 0x84
 8006712:	46bd      	mov	sp, r7
 8006714:	bd90      	pop	{r4, r7, pc}
 8006716:	bf00      	nop
 8006718:	50000100 	.word	0x50000100
 800671c:	50000400 	.word	0x50000400
 8006720:	50000500 	.word	0x50000500
 8006724:	50000300 	.word	0x50000300
 8006728:	50000700 	.word	0x50000700
 800672c:	50000600 	.word	0x50000600

08006730 <LL_EXTI_EnableIT_0_31>:
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006738:	4b05      	ldr	r3, [pc, #20]	; (8006750 <LL_EXTI_EnableIT_0_31+0x20>)
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	4904      	ldr	r1, [pc, #16]	; (8006750 <LL_EXTI_EnableIT_0_31+0x20>)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4313      	orrs	r3, r2
 8006742:	600b      	str	r3, [r1, #0]
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	40010400 	.word	0x40010400

08006754 <LL_EXTI_EnableIT_32_63>:
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800675c:	4b05      	ldr	r3, [pc, #20]	; (8006774 <LL_EXTI_EnableIT_32_63+0x20>)
 800675e:	6a1a      	ldr	r2, [r3, #32]
 8006760:	4904      	ldr	r1, [pc, #16]	; (8006774 <LL_EXTI_EnableIT_32_63+0x20>)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4313      	orrs	r3, r2
 8006766:	620b      	str	r3, [r1, #32]
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr
 8006774:	40010400 	.word	0x40010400

08006778 <LL_EXTI_DisableIT_0_31>:
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006780:	4b06      	ldr	r3, [pc, #24]	; (800679c <LL_EXTI_DisableIT_0_31+0x24>)
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	43db      	mvns	r3, r3
 8006788:	4904      	ldr	r1, [pc, #16]	; (800679c <LL_EXTI_DisableIT_0_31+0x24>)
 800678a:	4013      	ands	r3, r2
 800678c:	600b      	str	r3, [r1, #0]
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40010400 	.word	0x40010400

080067a0 <LL_EXTI_DisableIT_32_63>:
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80067a8:	4b06      	ldr	r3, [pc, #24]	; (80067c4 <LL_EXTI_DisableIT_32_63+0x24>)
 80067aa:	6a1a      	ldr	r2, [r3, #32]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	43db      	mvns	r3, r3
 80067b0:	4904      	ldr	r1, [pc, #16]	; (80067c4 <LL_EXTI_DisableIT_32_63+0x24>)
 80067b2:	4013      	ands	r3, r2
 80067b4:	620b      	str	r3, [r1, #32]
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	40010400 	.word	0x40010400

080067c8 <LL_EXTI_EnableEvent_0_31>:
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80067d0:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	4904      	ldr	r1, [pc, #16]	; (80067e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4313      	orrs	r3, r2
 80067da:	604b      	str	r3, [r1, #4]
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	40010400 	.word	0x40010400

080067ec <LL_EXTI_EnableEvent_32_63>:
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80067f4:	4b05      	ldr	r3, [pc, #20]	; (800680c <LL_EXTI_EnableEvent_32_63+0x20>)
 80067f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067f8:	4904      	ldr	r1, [pc, #16]	; (800680c <LL_EXTI_EnableEvent_32_63+0x20>)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr
 800680c:	40010400 	.word	0x40010400

08006810 <LL_EXTI_DisableEvent_0_31>:
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006818:	4b06      	ldr	r3, [pc, #24]	; (8006834 <LL_EXTI_DisableEvent_0_31+0x24>)
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	43db      	mvns	r3, r3
 8006820:	4904      	ldr	r1, [pc, #16]	; (8006834 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006822:	4013      	ands	r3, r2
 8006824:	604b      	str	r3, [r1, #4]
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	40010400 	.word	0x40010400

08006838 <LL_EXTI_DisableEvent_32_63>:
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8006840:	4b06      	ldr	r3, [pc, #24]	; (800685c <LL_EXTI_DisableEvent_32_63+0x24>)
 8006842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	43db      	mvns	r3, r3
 8006848:	4904      	ldr	r1, [pc, #16]	; (800685c <LL_EXTI_DisableEvent_32_63+0x24>)
 800684a:	4013      	ands	r3, r2
 800684c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	40010400 	.word	0x40010400

08006860 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006868:	4b05      	ldr	r3, [pc, #20]	; (8006880 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	4904      	ldr	r1, [pc, #16]	; (8006880 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4313      	orrs	r3, r2
 8006872:	608b      	str	r3, [r1, #8]
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	40010400 	.word	0x40010400

08006884 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800688c:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800688e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006890:	4904      	ldr	r1, [pc, #16]	; (80068a4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4313      	orrs	r3, r2
 8006896:	628b      	str	r3, [r1, #40]	; 0x28
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	40010400 	.word	0x40010400

080068a8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80068b0:	4b06      	ldr	r3, [pc, #24]	; (80068cc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80068b2:	689a      	ldr	r2, [r3, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	43db      	mvns	r3, r3
 80068b8:	4904      	ldr	r1, [pc, #16]	; (80068cc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80068ba:	4013      	ands	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	40010400 	.word	0x40010400

080068d0 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80068d8:	4b06      	ldr	r3, [pc, #24]	; (80068f4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80068da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	43db      	mvns	r3, r3
 80068e0:	4904      	ldr	r1, [pc, #16]	; (80068f4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80068e2:	4013      	ands	r3, r2
 80068e4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	40010400 	.word	0x40010400

080068f8 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006900:	4b05      	ldr	r3, [pc, #20]	; (8006918 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006902:	68da      	ldr	r2, [r3, #12]
 8006904:	4904      	ldr	r1, [pc, #16]	; (8006918 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4313      	orrs	r3, r2
 800690a:	60cb      	str	r3, [r1, #12]
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr
 8006918:	40010400 	.word	0x40010400

0800691c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8006924:	4b05      	ldr	r3, [pc, #20]	; (800693c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8006926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006928:	4904      	ldr	r1, [pc, #16]	; (800693c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4313      	orrs	r3, r2
 800692e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr
 800693c:	40010400 	.word	0x40010400

08006940 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006948:	4b06      	ldr	r3, [pc, #24]	; (8006964 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800694a:	68da      	ldr	r2, [r3, #12]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	43db      	mvns	r3, r3
 8006950:	4904      	ldr	r1, [pc, #16]	; (8006964 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006952:	4013      	ands	r3, r2
 8006954:	60cb      	str	r3, [r1, #12]
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	40010400 	.word	0x40010400

08006968 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8006970:	4b06      	ldr	r3, [pc, #24]	; (800698c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	43db      	mvns	r3, r3
 8006978:	4904      	ldr	r1, [pc, #16]	; (800698c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800697a:	4013      	ands	r3, r2
 800697c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40010400 	.word	0x40010400

08006990 <LL_EXTI_ClearFlag_0_31>:
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006998:	4a04      	ldr	r2, [pc, #16]	; (80069ac <LL_EXTI_ClearFlag_0_31+0x1c>)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6153      	str	r3, [r2, #20]
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	40010400 	.word	0x40010400

080069b0 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80069b8:	4a04      	ldr	r2, [pc, #16]	; (80069cc <LL_EXTI_ClearFlag_32_63+0x1c>)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6353      	str	r3, [r2, #52]	; 0x34
}
 80069be:	bf00      	nop
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	40010400 	.word	0x40010400

080069d0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80069d8:	2300      	movs	r3, #0
 80069da:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d102      	bne.n	80069ec <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	77fb      	strb	r3, [r7, #31]
 80069ea:	e180      	b.n	8006cee <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069fa:	d102      	bne.n	8006a02 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	77fb      	strb	r3, [r7, #31]
 8006a00:	e175      	b.n	8006cee <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	7f5b      	ldrb	r3, [r3, #29]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d108      	bne.n	8006a1e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7fd f8b1 	bl	8003b80 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a28:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	4b98      	ldr	r3, [pc, #608]	; (8006cb0 <HAL_COMP_Init+0x2e0>)
 8006a50:	4013      	ands	r3, r2
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	6812      	ldr	r2, [r2, #0]
 8006a56:	6979      	ldr	r1, [r7, #20]
 8006a58:	430b      	orrs	r3, r1
 8006a5a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d015      	beq.n	8006a96 <HAL_COMP_Init+0xc6>
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d112      	bne.n	8006a96 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8006a70:	4b90      	ldr	r3, [pc, #576]	; (8006cb4 <HAL_COMP_Init+0x2e4>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	099b      	lsrs	r3, r3, #6
 8006a76:	4a90      	ldr	r2, [pc, #576]	; (8006cb8 <HAL_COMP_Init+0x2e8>)
 8006a78:	fba2 2303 	umull	r2, r3, r2, r3
 8006a7c:	099a      	lsrs	r2, r3, #6
 8006a7e:	4613      	mov	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4413      	add	r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8006a88:	e002      	b.n	8006a90 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1f9      	bne.n	8006a8a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a88      	ldr	r2, [pc, #544]	; (8006cbc <HAL_COMP_Init+0x2ec>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d028      	beq.n	8006af2 <HAL_COMP_Init+0x122>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a86      	ldr	r2, [pc, #536]	; (8006cc0 <HAL_COMP_Init+0x2f0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d020      	beq.n	8006aec <HAL_COMP_Init+0x11c>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a85      	ldr	r2, [pc, #532]	; (8006cc4 <HAL_COMP_Init+0x2f4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d018      	beq.n	8006ae6 <HAL_COMP_Init+0x116>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a83      	ldr	r2, [pc, #524]	; (8006cc8 <HAL_COMP_Init+0x2f8>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d010      	beq.n	8006ae0 <HAL_COMP_Init+0x110>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a82      	ldr	r2, [pc, #520]	; (8006ccc <HAL_COMP_Init+0x2fc>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d008      	beq.n	8006ada <HAL_COMP_Init+0x10a>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a80      	ldr	r2, [pc, #512]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d101      	bne.n	8006ad6 <HAL_COMP_Init+0x106>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e00f      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	e00d      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006ada:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006ade:	e00a      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006ae0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ae4:	e007      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006ae6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006aea:	e004      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006aec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006af0:	e001      	b.n	8006af6 <HAL_COMP_Init+0x126>
 8006af2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006af6:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	f003 0303 	and.w	r3, r3, #3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 80b6 	beq.w	8006c72 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	f003 0310 	and.w	r3, r3, #16
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d011      	beq.n	8006b36 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a6e      	ldr	r2, [pc, #440]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d004      	beq.n	8006b26 <HAL_COMP_Init+0x156>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a6c      	ldr	r2, [pc, #432]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d103      	bne.n	8006b2e <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8006b26:	6938      	ldr	r0, [r7, #16]
 8006b28:	f7ff feac 	bl	8006884 <LL_EXTI_EnableRisingTrig_32_63>
 8006b2c:	e014      	b.n	8006b58 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8006b2e:	6938      	ldr	r0, [r7, #16]
 8006b30:	f7ff fe96 	bl	8006860 <LL_EXTI_EnableRisingTrig_0_31>
 8006b34:	e010      	b.n	8006b58 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a65      	ldr	r2, [pc, #404]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d004      	beq.n	8006b4a <HAL_COMP_Init+0x17a>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a63      	ldr	r2, [pc, #396]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d103      	bne.n	8006b52 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8006b4a:	6938      	ldr	r0, [r7, #16]
 8006b4c:	f7ff fec0 	bl	80068d0 <LL_EXTI_DisableRisingTrig_32_63>
 8006b50:	e002      	b.n	8006b58 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8006b52:	6938      	ldr	r0, [r7, #16]
 8006b54:	f7ff fea8 	bl	80068a8 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	f003 0320 	and.w	r3, r3, #32
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d011      	beq.n	8006b88 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a59      	ldr	r2, [pc, #356]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d004      	beq.n	8006b78 <HAL_COMP_Init+0x1a8>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a58      	ldr	r2, [pc, #352]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d103      	bne.n	8006b80 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8006b78:	6938      	ldr	r0, [r7, #16]
 8006b7a:	f7ff fecf 	bl	800691c <LL_EXTI_EnableFallingTrig_32_63>
 8006b7e:	e014      	b.n	8006baa <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8006b80:	6938      	ldr	r0, [r7, #16]
 8006b82:	f7ff feb9 	bl	80068f8 <LL_EXTI_EnableFallingTrig_0_31>
 8006b86:	e010      	b.n	8006baa <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a50      	ldr	r2, [pc, #320]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d004      	beq.n	8006b9c <HAL_COMP_Init+0x1cc>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a4f      	ldr	r2, [pc, #316]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d103      	bne.n	8006ba4 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8006b9c:	6938      	ldr	r0, [r7, #16]
 8006b9e:	f7ff fee3 	bl	8006968 <LL_EXTI_DisableFallingTrig_32_63>
 8006ba2:	e002      	b.n	8006baa <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8006ba4:	6938      	ldr	r0, [r7, #16]
 8006ba6:	f7ff fecb 	bl	8006940 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a48      	ldr	r2, [pc, #288]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d004      	beq.n	8006bbe <HAL_COMP_Init+0x1ee>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a46      	ldr	r2, [pc, #280]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d103      	bne.n	8006bc6 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8006bbe:	6938      	ldr	r0, [r7, #16]
 8006bc0:	f7ff fef6 	bl	80069b0 <LL_EXTI_ClearFlag_32_63>
 8006bc4:	e002      	b.n	8006bcc <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8006bc6:	6938      	ldr	r0, [r7, #16]
 8006bc8:	f7ff fee2 	bl	8006990 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	f003 0302 	and.w	r3, r3, #2
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d011      	beq.n	8006bfc <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a3c      	ldr	r2, [pc, #240]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d004      	beq.n	8006bec <HAL_COMP_Init+0x21c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a3b      	ldr	r2, [pc, #236]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d103      	bne.n	8006bf4 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8006bec:	6938      	ldr	r0, [r7, #16]
 8006bee:	f7ff fdfd 	bl	80067ec <LL_EXTI_EnableEvent_32_63>
 8006bf2:	e014      	b.n	8006c1e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8006bf4:	6938      	ldr	r0, [r7, #16]
 8006bf6:	f7ff fde7 	bl	80067c8 <LL_EXTI_EnableEvent_0_31>
 8006bfa:	e010      	b.n	8006c1e <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a33      	ldr	r2, [pc, #204]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d004      	beq.n	8006c10 <HAL_COMP_Init+0x240>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a32      	ldr	r2, [pc, #200]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d103      	bne.n	8006c18 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8006c10:	6938      	ldr	r0, [r7, #16]
 8006c12:	f7ff fe11 	bl	8006838 <LL_EXTI_DisableEvent_32_63>
 8006c16:	e002      	b.n	8006c1e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8006c18:	6938      	ldr	r0, [r7, #16]
 8006c1a:	f7ff fdf9 	bl	8006810 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d011      	beq.n	8006c4e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a28      	ldr	r2, [pc, #160]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d004      	beq.n	8006c3e <HAL_COMP_Init+0x26e>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a26      	ldr	r2, [pc, #152]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d103      	bne.n	8006c46 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8006c3e:	6938      	ldr	r0, [r7, #16]
 8006c40:	f7ff fd88 	bl	8006754 <LL_EXTI_EnableIT_32_63>
 8006c44:	e04b      	b.n	8006cde <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8006c46:	6938      	ldr	r0, [r7, #16]
 8006c48:	f7ff fd72 	bl	8006730 <LL_EXTI_EnableIT_0_31>
 8006c4c:	e047      	b.n	8006cde <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a1f      	ldr	r2, [pc, #124]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d004      	beq.n	8006c62 <HAL_COMP_Init+0x292>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a1d      	ldr	r2, [pc, #116]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d103      	bne.n	8006c6a <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8006c62:	6938      	ldr	r0, [r7, #16]
 8006c64:	f7ff fd9c 	bl	80067a0 <LL_EXTI_DisableIT_32_63>
 8006c68:	e039      	b.n	8006cde <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8006c6a:	6938      	ldr	r0, [r7, #16]
 8006c6c:	f7ff fd84 	bl	8006778 <LL_EXTI_DisableIT_0_31>
 8006c70:	e035      	b.n	8006cde <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a16      	ldr	r2, [pc, #88]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d004      	beq.n	8006c86 <HAL_COMP_Init+0x2b6>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a14      	ldr	r2, [pc, #80]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d103      	bne.n	8006c8e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8006c86:	6938      	ldr	r0, [r7, #16]
 8006c88:	f7ff fdd6 	bl	8006838 <LL_EXTI_DisableEvent_32_63>
 8006c8c:	e002      	b.n	8006c94 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8006c8e:	6938      	ldr	r0, [r7, #16]
 8006c90:	f7ff fdbe 	bl	8006810 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a0d      	ldr	r2, [pc, #52]	; (8006cd0 <HAL_COMP_Init+0x300>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d004      	beq.n	8006ca8 <HAL_COMP_Init+0x2d8>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a0c      	ldr	r2, [pc, #48]	; (8006cd4 <HAL_COMP_Init+0x304>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d117      	bne.n	8006cd8 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8006ca8:	6938      	ldr	r0, [r7, #16]
 8006caa:	f7ff fd79 	bl	80067a0 <LL_EXTI_DisableIT_32_63>
 8006cae:	e016      	b.n	8006cde <HAL_COMP_Init+0x30e>
 8006cb0:	ff007e0f 	.word	0xff007e0f
 8006cb4:	2000001c 	.word	0x2000001c
 8006cb8:	053e2d63 	.word	0x053e2d63
 8006cbc:	40010200 	.word	0x40010200
 8006cc0:	40010204 	.word	0x40010204
 8006cc4:	40010208 	.word	0x40010208
 8006cc8:	4001020c 	.word	0x4001020c
 8006ccc:	40010210 	.word	0x40010210
 8006cd0:	40010214 	.word	0x40010214
 8006cd4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8006cd8:	6938      	ldr	r0, [r7, #16]
 8006cda:	f7ff fd4d 	bl	8006778 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	7f5b      	ldrb	r3, [r3, #29]
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d102      	bne.n	8006cee <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8006cee:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3720      	adds	r7, #32
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <__NVIC_SetPriorityGrouping>:
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d08:	4b0c      	ldr	r3, [pc, #48]	; (8006d3c <__NVIC_SetPriorityGrouping+0x44>)
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006d14:	4013      	ands	r3, r2
 8006d16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d2a:	4a04      	ldr	r2, [pc, #16]	; (8006d3c <__NVIC_SetPriorityGrouping+0x44>)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	60d3      	str	r3, [r2, #12]
}
 8006d30:	bf00      	nop
 8006d32:	3714      	adds	r7, #20
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	e000ed00 	.word	0xe000ed00

08006d40 <__NVIC_GetPriorityGrouping>:
{
 8006d40:	b480      	push	{r7}
 8006d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d44:	4b04      	ldr	r3, [pc, #16]	; (8006d58 <__NVIC_GetPriorityGrouping+0x18>)
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	0a1b      	lsrs	r3, r3, #8
 8006d4a:	f003 0307 	and.w	r3, r3, #7
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	e000ed00 	.word	0xe000ed00

08006d5c <__NVIC_EnableIRQ>:
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4603      	mov	r3, r0
 8006d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	db0b      	blt.n	8006d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d6e:	79fb      	ldrb	r3, [r7, #7]
 8006d70:	f003 021f 	and.w	r2, r3, #31
 8006d74:	4907      	ldr	r1, [pc, #28]	; (8006d94 <__NVIC_EnableIRQ+0x38>)
 8006d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d7a:	095b      	lsrs	r3, r3, #5
 8006d7c:	2001      	movs	r0, #1
 8006d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8006d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006d86:	bf00      	nop
 8006d88:	370c      	adds	r7, #12
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	e000e100 	.word	0xe000e100

08006d98 <__NVIC_SetPriority>:
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	6039      	str	r1, [r7, #0]
 8006da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	db0a      	blt.n	8006dc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	490c      	ldr	r1, [pc, #48]	; (8006de4 <__NVIC_SetPriority+0x4c>)
 8006db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db6:	0112      	lsls	r2, r2, #4
 8006db8:	b2d2      	uxtb	r2, r2
 8006dba:	440b      	add	r3, r1
 8006dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006dc0:	e00a      	b.n	8006dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	4908      	ldr	r1, [pc, #32]	; (8006de8 <__NVIC_SetPriority+0x50>)
 8006dc8:	79fb      	ldrb	r3, [r7, #7]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	3b04      	subs	r3, #4
 8006dd0:	0112      	lsls	r2, r2, #4
 8006dd2:	b2d2      	uxtb	r2, r2
 8006dd4:	440b      	add	r3, r1
 8006dd6:	761a      	strb	r2, [r3, #24]
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	e000e100 	.word	0xe000e100
 8006de8:	e000ed00 	.word	0xe000ed00

08006dec <NVIC_EncodePriority>:
{
 8006dec:	b480      	push	{r7}
 8006dee:	b089      	sub	sp, #36	; 0x24
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f003 0307 	and.w	r3, r3, #7
 8006dfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f1c3 0307 	rsb	r3, r3, #7
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	bf28      	it	cs
 8006e0a:	2304      	movcs	r3, #4
 8006e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	3304      	adds	r3, #4
 8006e12:	2b06      	cmp	r3, #6
 8006e14:	d902      	bls.n	8006e1c <NVIC_EncodePriority+0x30>
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	3b03      	subs	r3, #3
 8006e1a:	e000      	b.n	8006e1e <NVIC_EncodePriority+0x32>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	43da      	mvns	r2, r3
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	401a      	ands	r2, r3
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e3e:	43d9      	mvns	r1, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e44:	4313      	orrs	r3, r2
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3724      	adds	r7, #36	; 0x24
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <SysTick_Config>:
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006e64:	d301      	bcc.n	8006e6a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006e66:	2301      	movs	r3, #1
 8006e68:	e00f      	b.n	8006e8a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e6a:	4a0a      	ldr	r2, [pc, #40]	; (8006e94 <SysTick_Config+0x40>)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e72:	210f      	movs	r1, #15
 8006e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e78:	f7ff ff8e 	bl	8006d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e7c:	4b05      	ldr	r3, [pc, #20]	; (8006e94 <SysTick_Config+0x40>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e82:	4b04      	ldr	r3, [pc, #16]	; (8006e94 <SysTick_Config+0x40>)
 8006e84:	2207      	movs	r2, #7
 8006e86:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3708      	adds	r7, #8
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	e000e010 	.word	0xe000e010

08006e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f7ff ff29 	bl	8006cf8 <__NVIC_SetPriorityGrouping>
}
 8006ea6:	bf00      	nop
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b086      	sub	sp, #24
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	60b9      	str	r1, [r7, #8]
 8006eb8:	607a      	str	r2, [r7, #4]
 8006eba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006ebc:	f7ff ff40 	bl	8006d40 <__NVIC_GetPriorityGrouping>
 8006ec0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	68b9      	ldr	r1, [r7, #8]
 8006ec6:	6978      	ldr	r0, [r7, #20]
 8006ec8:	f7ff ff90 	bl	8006dec <NVIC_EncodePriority>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ed2:	4611      	mov	r1, r2
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7ff ff5f 	bl	8006d98 <__NVIC_SetPriority>
}
 8006eda:	bf00      	nop
 8006edc:	3718      	adds	r7, #24
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b082      	sub	sp, #8
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	4603      	mov	r3, r0
 8006eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff ff33 	bl	8006d5c <__NVIC_EnableIRQ>
}
 8006ef6:	bf00      	nop
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b082      	sub	sp, #8
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7ff ffa4 	bl	8006e54 <SysTick_Config>
 8006f0c:	4603      	mov	r3, r0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3708      	adds	r7, #8
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b082      	sub	sp, #8
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d101      	bne.n	8006f28 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e014      	b.n	8006f52 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	791b      	ldrb	r3, [r3, #4]
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d105      	bne.n	8006f3e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f7fc fed7 	bl	8003cec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2202      	movs	r2, #2
 8006f42:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b082      	sub	sp, #8
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	795b      	ldrb	r3, [r3, #5]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d101      	bne.n	8006f70 <HAL_DAC_Start+0x16>
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e043      	b.n	8006ff8 <HAL_DAC_Start+0x9e>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2202      	movs	r2, #2
 8006f7a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6819      	ldr	r1, [r3, #0]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	2201      	movs	r2, #1
 8006f8a:	409a      	lsls	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	430a      	orrs	r2, r1
 8006f92:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8006f94:	2001      	movs	r0, #1
 8006f96:	f7fe fb4d 	bl	8005634 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10f      	bne.n	8006fc0 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	d11d      	bne.n	8006fea <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f042 0201 	orr.w	r2, r2, #1
 8006fbc:	605a      	str	r2, [r3, #4]
 8006fbe:	e014      	b.n	8006fea <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2102      	movs	r1, #2
 8006fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d107      	bne.n	8006fea <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	685a      	ldr	r2, [r3, #4]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0202 	orr.w	r2, r2, #2
 8006fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2201      	movs	r2, #1
 8006fee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3708      	adds	r7, #8
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	607a      	str	r2, [r7, #4]
 800700c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	795b      	ldrb	r3, [r3, #5]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d101      	bne.n	800701e <HAL_DAC_Start_DMA+0x1e>
 800701a:	2302      	movs	r3, #2
 800701c:	e0a1      	b.n	8007162 <HAL_DAC_Start_DMA+0x162>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2201      	movs	r2, #1
 8007022:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2202      	movs	r2, #2
 8007028:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d12a      	bne.n	8007086 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	4a4d      	ldr	r2, [pc, #308]	; (800716c <HAL_DAC_Start_DMA+0x16c>)
 8007036:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	4a4c      	ldr	r2, [pc, #304]	; (8007170 <HAL_DAC_Start_DMA+0x170>)
 800703e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	4a4b      	ldr	r2, [pc, #300]	; (8007174 <HAL_DAC_Start_DMA+0x174>)
 8007046:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007056:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	2b04      	cmp	r3, #4
 800705c:	d009      	beq.n	8007072 <HAL_DAC_Start_DMA+0x72>
 800705e:	2b08      	cmp	r3, #8
 8007060:	d00c      	beq.n	800707c <HAL_DAC_Start_DMA+0x7c>
 8007062:	2b00      	cmp	r3, #0
 8007064:	d000      	beq.n	8007068 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8007066:	e039      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	3308      	adds	r3, #8
 800706e:	613b      	str	r3, [r7, #16]
        break;
 8007070:	e034      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	613b      	str	r3, [r7, #16]
        break;
 800707a:	e02f      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	3310      	adds	r3, #16
 8007082:	613b      	str	r3, [r7, #16]
        break;
 8007084:	e02a      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	4a3b      	ldr	r2, [pc, #236]	; (8007178 <HAL_DAC_Start_DMA+0x178>)
 800708c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	4a3a      	ldr	r2, [pc, #232]	; (800717c <HAL_DAC_Start_DMA+0x17c>)
 8007094:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	4a39      	ldr	r2, [pc, #228]	; (8007180 <HAL_DAC_Start_DMA+0x180>)
 800709c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80070ac:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	d009      	beq.n	80070c8 <HAL_DAC_Start_DMA+0xc8>
 80070b4:	2b08      	cmp	r3, #8
 80070b6:	d00c      	beq.n	80070d2 <HAL_DAC_Start_DMA+0xd2>
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d000      	beq.n	80070be <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80070bc:	e00e      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3314      	adds	r3, #20
 80070c4:	613b      	str	r3, [r7, #16]
        break;
 80070c6:	e009      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3318      	adds	r3, #24
 80070ce:	613b      	str	r3, [r7, #16]
        break;
 80070d0:	e004      	b.n	80070dc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	331c      	adds	r3, #28
 80070d8:	613b      	str	r3, [r7, #16]
        break;
 80070da:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d111      	bne.n	8007106 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070f0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6898      	ldr	r0, [r3, #8]
 80070f6:	6879      	ldr	r1, [r7, #4]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	f000 fbc8 	bl	8007890 <HAL_DMA_Start_IT>
 8007100:	4603      	mov	r3, r0
 8007102:	75fb      	strb	r3, [r7, #23]
 8007104:	e010      	b.n	8007128 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007114:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	68d8      	ldr	r0, [r3, #12]
 800711a:	6879      	ldr	r1, [r7, #4]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	f000 fbb6 	bl	8007890 <HAL_DMA_Start_IT>
 8007124:	4603      	mov	r3, r0
 8007126:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800712e:	7dfb      	ldrb	r3, [r7, #23]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d10f      	bne.n	8007154 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6819      	ldr	r1, [r3, #0]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f003 0310 	and.w	r3, r3, #16
 8007140:	2201      	movs	r2, #1
 8007142:	409a      	lsls	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800714c:	2001      	movs	r0, #1
 800714e:	f7fe fa71 	bl	8005634 <HAL_Delay>
 8007152:	e005      	b.n	8007160 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f043 0204 	orr.w	r2, r3, #4
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007160:	7dfb      	ldrb	r3, [r7, #23]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	0800762d 	.word	0x0800762d
 8007170:	0800764f 	.word	0x0800764f
 8007174:	0800766b 	.word	0x0800766b
 8007178:	080076d5 	.word	0x080076d5
 800717c:	080076f7 	.word	0x080076f7
 8007180:	08007713 	.word	0x08007713

08007184 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	6819      	ldr	r1, [r3, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	f003 0310 	and.w	r3, r3, #16
 800719a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800719e:	fa02 f303 	lsl.w	r3, r2, r3
 80071a2:	43da      	mvns	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	400a      	ands	r2, r1
 80071aa:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	2201      	movs	r2, #1
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	43da      	mvns	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	400a      	ands	r2, r1
 80071c6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 80071c8:	2001      	movs	r0, #1
 80071ca:	f7fe fa33 	bl	8005634 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d10f      	bne.n	80071f4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	4618      	mov	r0, r3
 80071da:	f000 fbd4 	bl	8007986 <HAL_DMA_Abort>
 80071de:	4603      	mov	r3, r0
 80071e0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071f0:	601a      	str	r2, [r3, #0]
 80071f2:	e00e      	b.n	8007212 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f000 fbc4 	bl	8007986 <HAL_DMA_Abort>
 80071fe:	4603      	mov	r3, r0
 8007200:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007210:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8007212:	7bfb      	ldrb	r3, [r7, #15]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d003      	beq.n	8007220 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2204      	movs	r2, #4
 800721c:	711a      	strb	r2, [r3, #4]
 800721e:	e002      	b.n	8007226 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8007226:	7bfb      	ldrb	r3, [r7, #15]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007230:	b480      	push	{r7}
 8007232:	b087      	sub	sp, #28
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
 800723c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800723e:	2300      	movs	r3, #0
 8007240:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d105      	bne.n	8007260 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007254:	697a      	ldr	r2, [r7, #20]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4413      	add	r3, r2
 800725a:	3308      	adds	r3, #8
 800725c:	617b      	str	r3, [r7, #20]
 800725e:	e004      	b.n	800726a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4413      	add	r3, r2
 8007266:	3314      	adds	r3, #20
 8007268:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	461a      	mov	r2, r3
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	371c      	adds	r7, #28
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d103      	bne.n	80072c0 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072be:	e002      	b.n	80072c6 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	370c      	adds	r7, #12
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
	...

080072d4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08a      	sub	sp, #40	; 0x28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80072e0:	2300      	movs	r3, #0
 80072e2:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	795b      	ldrb	r3, [r3, #5]
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d101      	bne.n	80072f0 <HAL_DAC_ConfigChannel+0x1c>
 80072ec:	2302      	movs	r3, #2
 80072ee:	e194      	b.n	800761a <HAL_DAC_ConfigChannel+0x346>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2202      	movs	r2, #2
 80072fa:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	2b04      	cmp	r3, #4
 8007302:	d174      	bne.n	80073ee <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d137      	bne.n	800737a <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800730a:	f7fe f987 	bl	800561c <HAL_GetTick>
 800730e:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007310:	e011      	b.n	8007336 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007312:	f7fe f983 	bl	800561c <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	2b01      	cmp	r3, #1
 800731e:	d90a      	bls.n	8007336 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	f043 0208 	orr.w	r2, r3, #8
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2203      	movs	r2, #3
 8007330:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e171      	b.n	800761a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800733c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1e6      	bne.n	8007312 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8007344:	2001      	movs	r0, #1
 8007346:	f7fe f975 	bl	8005634 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007352:	641a      	str	r2, [r3, #64]	; 0x40
 8007354:	e01e      	b.n	8007394 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007356:	f7fe f961 	bl	800561c <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d90a      	bls.n	800737a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	691b      	ldr	r3, [r3, #16]
 8007368:	f043 0208 	orr.w	r2, r3, #8
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2203      	movs	r2, #3
 8007374:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e14f      	b.n	800761a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007380:	2b00      	cmp	r3, #0
 8007382:	dbe8      	blt.n	8007356 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8007384:	2001      	movs	r0, #1
 8007386:	f7fe f955 	bl	8005634 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007392:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f003 0310 	and.w	r3, r3, #16
 80073a0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80073a4:	fa01 f303 	lsl.w	r3, r1, r3
 80073a8:	43db      	mvns	r3, r3
 80073aa:	ea02 0103 	and.w	r1, r2, r3
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	409a      	lsls	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f003 0310 	and.w	r3, r3, #16
 80073ce:	21ff      	movs	r1, #255	; 0xff
 80073d0:	fa01 f303 	lsl.w	r3, r1, r3
 80073d4:	43db      	mvns	r3, r3
 80073d6:	ea02 0103 	and.w	r1, r2, r3
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f003 0310 	and.w	r3, r3, #16
 80073e4:	409a      	lsls	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	430a      	orrs	r2, r1
 80073ec:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d11d      	bne.n	8007432 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f003 0310 	and.w	r3, r3, #16
 8007404:	221f      	movs	r2, #31
 8007406:	fa02 f303 	lsl.w	r3, r2, r3
 800740a:	43db      	mvns	r3, r3
 800740c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800740e:	4013      	ands	r3, r2
 8007410:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f003 0310 	and.w	r3, r3, #16
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	fa02 f303 	lsl.w	r3, r2, r3
 8007424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007426:	4313      	orrs	r3, r2
 8007428:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007430:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007438:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f003 0310 	and.w	r3, r3, #16
 8007440:	2207      	movs	r2, #7
 8007442:	fa02 f303 	lsl.w	r3, r2, r3
 8007446:	43db      	mvns	r3, r3
 8007448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800744a:	4013      	ands	r3, r2
 800744c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d002      	beq.n	8007460 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800745a:	2300      	movs	r3, #0
 800745c:	623b      	str	r3, [r7, #32]
 800745e:	e011      	b.n	8007484 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	699b      	ldr	r3, [r3, #24]
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800746c:	2301      	movs	r3, #1
 800746e:	623b      	str	r3, [r7, #32]
 8007470:	e008      	b.n	8007484 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d102      	bne.n	8007480 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800747a:	2301      	movs	r3, #1
 800747c:	623b      	str	r3, [r7, #32]
 800747e:	e001      	b.n	8007484 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007480:	2300      	movs	r3, #0
 8007482:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	689a      	ldr	r2, [r3, #8]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	695b      	ldr	r3, [r3, #20]
 800748c:	4313      	orrs	r3, r2
 800748e:	6a3a      	ldr	r2, [r7, #32]
 8007490:	4313      	orrs	r3, r2
 8007492:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f003 0310 	and.w	r3, r3, #16
 800749a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800749e:	fa02 f303 	lsl.w	r3, r2, r3
 80074a2:	43db      	mvns	r3, r3
 80074a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a6:	4013      	ands	r3, r2
 80074a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	791b      	ldrb	r3, [r3, #4]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d102      	bne.n	80074b8 <HAL_DAC_ConfigChannel+0x1e4>
 80074b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074b6:	e000      	b.n	80074ba <HAL_DAC_ConfigChannel+0x1e6>
 80074b8:	2300      	movs	r3, #0
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	4313      	orrs	r3, r2
 80074be:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f003 0310 	and.w	r3, r3, #16
 80074c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ca:	fa02 f303 	lsl.w	r3, r2, r3
 80074ce:	43db      	mvns	r3, r3
 80074d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074d2:	4013      	ands	r3, r2
 80074d4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	795b      	ldrb	r3, [r3, #5]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d102      	bne.n	80074e4 <HAL_DAC_ConfigChannel+0x210>
 80074de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074e2:	e000      	b.n	80074e6 <HAL_DAC_ConfigChannel+0x212>
 80074e4:	2300      	movs	r3, #0
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80074f2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d114      	bne.n	8007526 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80074fc:	f001 faf8 	bl	8008af0 <HAL_RCC_GetHCLKFreq>
 8007500:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	4a47      	ldr	r2, [pc, #284]	; (8007624 <HAL_DAC_ConfigChannel+0x350>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d904      	bls.n	8007514 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007510:	627b      	str	r3, [r7, #36]	; 0x24
 8007512:	e00d      	b.n	8007530 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	4a44      	ldr	r2, [pc, #272]	; (8007628 <HAL_DAC_ConfigChannel+0x354>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d909      	bls.n	8007530 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007522:	627b      	str	r3, [r7, #36]	; 0x24
 8007524:	e004      	b.n	8007530 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800752c:	4313      	orrs	r3, r2
 800752e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f003 0310 	and.w	r3, r3, #16
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800753e:	4313      	orrs	r3, r2
 8007540:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007548:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6819      	ldr	r1, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f003 0310 	and.w	r3, r3, #16
 8007556:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800755a:	fa02 f303 	lsl.w	r3, r2, r3
 800755e:	43da      	mvns	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	400a      	ands	r2, r1
 8007566:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f003 0310 	and.w	r3, r3, #16
 8007576:	f640 72fe 	movw	r2, #4094	; 0xffe
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	43db      	mvns	r3, r3
 8007580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007582:	4013      	ands	r3, r2
 8007584:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f003 0310 	and.w	r3, r3, #16
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	fa02 f303 	lsl.w	r3, r2, r3
 8007598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800759a:	4313      	orrs	r3, r2
 800759c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075a4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6819      	ldr	r1, [r3, #0]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f003 0310 	and.w	r3, r3, #16
 80075b2:	22c0      	movs	r2, #192	; 0xc0
 80075b4:	fa02 f303 	lsl.w	r3, r2, r3
 80075b8:	43da      	mvns	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	400a      	ands	r2, r1
 80075c0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	089b      	lsrs	r3, r3, #2
 80075c8:	f003 030f 	and.w	r3, r3, #15
 80075cc:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	089b      	lsrs	r3, r3, #2
 80075d4:	021b      	lsls	r3, r3, #8
 80075d6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80075da:	69ba      	ldr	r2, [r7, #24]
 80075dc:	4313      	orrs	r3, r2
 80075de:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f003 0310 	and.w	r3, r3, #16
 80075ec:	f640 710f 	movw	r1, #3855	; 0xf0f
 80075f0:	fa01 f303 	lsl.w	r3, r1, r3
 80075f4:	43db      	mvns	r3, r3
 80075f6:	ea02 0103 	and.w	r1, r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f003 0310 	and.w	r3, r3, #16
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	409a      	lsls	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	430a      	orrs	r2, r1
 800760a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2201      	movs	r2, #1
 8007610:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3728      	adds	r7, #40	; 0x28
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	09896800 	.word	0x09896800
 8007628:	04c4b400 	.word	0x04c4b400

0800762c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007638:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f7ff fe20 	bl	8007280 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2201      	movs	r2, #1
 8007644:	711a      	strb	r2, [r3, #4]
}
 8007646:	bf00      	nop
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b084      	sub	sp, #16
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f7ff fe19 	bl	8007294 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007662:	bf00      	nop
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007676:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	f043 0204 	orr.w	r2, r3, #4
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f7fc ffd6 	bl	8004636 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2201      	movs	r2, #1
 800768e:	711a      	strb	r2, [r3, #4]
}
 8007690:	bf00      	nop
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f7ff ffd8 	bl	8007698 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2201      	movs	r2, #1
 80076ec:	711a      	strb	r2, [r3, #4]
}
 80076ee:	bf00      	nop
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b084      	sub	sp, #16
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007702:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007704:	68f8      	ldr	r0, [r7, #12]
 8007706:	f7ff ffd1 	bl	80076ac <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800770a:	bf00      	nop
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b084      	sub	sp, #16
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	f043 0204 	orr.w	r2, r3, #4
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f7ff ffc7 	bl	80076c0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2201      	movs	r2, #1
 8007736:	711a      	strb	r2, [r3, #4]
}
 8007738:	bf00      	nop
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e08d      	b.n	800786e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	461a      	mov	r2, r3
 8007758:	4b47      	ldr	r3, [pc, #284]	; (8007878 <HAL_DMA_Init+0x138>)
 800775a:	429a      	cmp	r2, r3
 800775c:	d80f      	bhi.n	800777e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
 8007764:	4b45      	ldr	r3, [pc, #276]	; (800787c <HAL_DMA_Init+0x13c>)
 8007766:	4413      	add	r3, r2
 8007768:	4a45      	ldr	r2, [pc, #276]	; (8007880 <HAL_DMA_Init+0x140>)
 800776a:	fba2 2303 	umull	r2, r3, r2, r3
 800776e:	091b      	lsrs	r3, r3, #4
 8007770:	009a      	lsls	r2, r3, #2
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a42      	ldr	r2, [pc, #264]	; (8007884 <HAL_DMA_Init+0x144>)
 800777a:	641a      	str	r2, [r3, #64]	; 0x40
 800777c:	e00e      	b.n	800779c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	461a      	mov	r2, r3
 8007784:	4b40      	ldr	r3, [pc, #256]	; (8007888 <HAL_DMA_Init+0x148>)
 8007786:	4413      	add	r3, r2
 8007788:	4a3d      	ldr	r2, [pc, #244]	; (8007880 <HAL_DMA_Init+0x140>)
 800778a:	fba2 2303 	umull	r2, r3, r2, r3
 800778e:	091b      	lsrs	r3, r3, #4
 8007790:	009a      	lsls	r2, r3, #2
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a3c      	ldr	r2, [pc, #240]	; (800788c <HAL_DMA_Init+0x14c>)
 800779a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80077b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80077c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	691b      	ldr	r3, [r3, #16]
 80077c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	699b      	ldr	r3, [r3, #24]
 80077d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fa10 	bl	8007c14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077fc:	d102      	bne.n	8007804 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685a      	ldr	r2, [r3, #4]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800780c:	b2d2      	uxtb	r2, r2
 800780e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007818:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d010      	beq.n	8007844 <HAL_DMA_Init+0x104>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	2b04      	cmp	r3, #4
 8007828:	d80c      	bhi.n	8007844 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fa30 	bl	8007c90 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007834:	2200      	movs	r2, #0
 8007836:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007840:	605a      	str	r2, [r3, #4]
 8007842:	e008      	b.n	8007856 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3710      	adds	r7, #16
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	40020407 	.word	0x40020407
 800787c:	bffdfff8 	.word	0xbffdfff8
 8007880:	cccccccd 	.word	0xcccccccd
 8007884:	40020000 	.word	0x40020000
 8007888:	bffdfbf8 	.word	0xbffdfbf8
 800788c:	40020400 	.word	0x40020400

08007890 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800789e:	2300      	movs	r3, #0
 80078a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d101      	bne.n	80078b0 <HAL_DMA_Start_IT+0x20>
 80078ac:	2302      	movs	r3, #2
 80078ae:	e066      	b.n	800797e <HAL_DMA_Start_IT+0xee>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d155      	bne.n	8007970 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 0201 	bic.w	r2, r2, #1
 80078e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	68b9      	ldr	r1, [r7, #8]
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f000 f954 	bl	8007b96 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d008      	beq.n	8007908 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f042 020e 	orr.w	r2, r2, #14
 8007904:	601a      	str	r2, [r3, #0]
 8007906:	e00f      	b.n	8007928 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f022 0204 	bic.w	r2, r2, #4
 8007916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f042 020a 	orr.w	r2, r2, #10
 8007926:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007932:	2b00      	cmp	r3, #0
 8007934:	d007      	beq.n	8007946 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007940:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007944:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800794a:	2b00      	cmp	r3, #0
 800794c:	d007      	beq.n	800795e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007958:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800795c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f042 0201 	orr.w	r2, r2, #1
 800796c:	601a      	str	r2, [r3, #0]
 800796e:	e005      	b.n	800797c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007978:	2302      	movs	r3, #2
 800797a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800797c:	7dfb      	ldrb	r3, [r7, #23]
}
 800797e:	4618      	mov	r0, r3
 8007980:	3718      	adds	r7, #24
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007986:	b480      	push	{r7}
 8007988:	b085      	sub	sp, #20
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007998:	b2db      	uxtb	r3, r3
 800799a:	2b02      	cmp	r3, #2
 800799c:	d005      	beq.n	80079aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2204      	movs	r2, #4
 80079a2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	73fb      	strb	r3, [r7, #15]
 80079a8:	e037      	b.n	8007a1a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f022 020e 	bic.w	r2, r2, #14
 80079b8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80079c8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 0201 	bic.w	r2, r2, #1
 80079d8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079de:	f003 021f 	and.w	r2, r3, #31
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e6:	2101      	movs	r1, #1
 80079e8:	fa01 f202 	lsl.w	r2, r1, r2
 80079ec:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80079f6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00c      	beq.n	8007a1a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a0e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a18:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3714      	adds	r7, #20
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a54:	f003 031f 	and.w	r3, r3, #31
 8007a58:	2204      	movs	r2, #4
 8007a5a:	409a      	lsls	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	4013      	ands	r3, r2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d026      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0x7a>
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f003 0304 	and.w	r3, r3, #4
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d021      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 0320 	and.w	r3, r3, #32
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d107      	bne.n	8007a8c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f022 0204 	bic.w	r2, r2, #4
 8007a8a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a90:	f003 021f 	and.w	r2, r3, #31
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a98:	2104      	movs	r1, #4
 8007a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8007a9e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d071      	beq.n	8007b8c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007ab0:	e06c      	b.n	8007b8c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ab6:	f003 031f 	and.w	r3, r3, #31
 8007aba:	2202      	movs	r2, #2
 8007abc:	409a      	lsls	r2, r3
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d02e      	beq.n	8007b24 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d029      	beq.n	8007b24 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0320 	and.w	r3, r3, #32
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f022 020a 	bic.w	r2, r2, #10
 8007aec:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007afa:	f003 021f 	and.w	r2, r3, #31
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b02:	2102      	movs	r1, #2
 8007b04:	fa01 f202 	lsl.w	r2, r1, r2
 8007b08:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d038      	beq.n	8007b8c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007b22:	e033      	b.n	8007b8c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	409a      	lsls	r2, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	4013      	ands	r3, r2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d02a      	beq.n	8007b8e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f003 0308 	and.w	r3, r3, #8
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d025      	beq.n	8007b8e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 020e 	bic.w	r2, r2, #14
 8007b50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b56:	f003 021f 	and.w	r2, r3, #31
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	2101      	movs	r1, #1
 8007b60:	fa01 f202 	lsl.w	r2, r1, r2
 8007b64:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d004      	beq.n	8007b8e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007b8c:	bf00      	nop
 8007b8e:	bf00      	nop
}
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b085      	sub	sp, #20
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	60f8      	str	r0, [r7, #12]
 8007b9e:	60b9      	str	r1, [r7, #8]
 8007ba0:	607a      	str	r2, [r7, #4]
 8007ba2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007bac:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d004      	beq.n	8007bc0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007bbe:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bc4:	f003 021f 	and.w	r2, r3, #31
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bcc:	2101      	movs	r1, #1
 8007bce:	fa01 f202 	lsl.w	r2, r1, r2
 8007bd2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	683a      	ldr	r2, [r7, #0]
 8007bda:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	2b10      	cmp	r3, #16
 8007be2:	d108      	bne.n	8007bf6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007bf4:	e007      	b.n	8007c06 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	60da      	str	r2, [r3, #12]
}
 8007c06:	bf00      	nop
 8007c08:	3714      	adds	r7, #20
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
	...

08007c14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b087      	sub	sp, #28
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	4b16      	ldr	r3, [pc, #88]	; (8007c7c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d802      	bhi.n	8007c2e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007c28:	4b15      	ldr	r3, [pc, #84]	; (8007c80 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007c2a:	617b      	str	r3, [r7, #20]
 8007c2c:	e001      	b.n	8007c32 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007c2e:	4b15      	ldr	r3, [pc, #84]	; (8007c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007c30:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	3b08      	subs	r3, #8
 8007c3e:	4a12      	ldr	r2, [pc, #72]	; (8007c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007c40:	fba2 2303 	umull	r2, r3, r2, r3
 8007c44:	091b      	lsrs	r3, r3, #4
 8007c46:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c4c:	089b      	lsrs	r3, r3, #2
 8007c4e:	009a      	lsls	r2, r3, #2
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	4413      	add	r3, r2
 8007c54:	461a      	mov	r2, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a0b      	ldr	r2, [pc, #44]	; (8007c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007c5e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f003 031f 	and.w	r3, r3, #31
 8007c66:	2201      	movs	r2, #1
 8007c68:	409a      	lsls	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007c6e:	bf00      	nop
 8007c70:	371c      	adds	r7, #28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	40020407 	.word	0x40020407
 8007c80:	40020800 	.word	0x40020800
 8007c84:	40020820 	.word	0x40020820
 8007c88:	cccccccd 	.word	0xcccccccd
 8007c8c:	40020880 	.word	0x40020880

08007c90 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	4b0b      	ldr	r3, [pc, #44]	; (8007cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007ca4:	4413      	add	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	461a      	mov	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	4a08      	ldr	r2, [pc, #32]	; (8007cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007cb2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	f003 031f 	and.w	r3, r3, #31
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	409a      	lsls	r2, r3
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007cc4:	bf00      	nop
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	1000823f 	.word	0x1000823f
 8007cd4:	40020940 	.word	0x40020940

08007cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b087      	sub	sp, #28
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007ce6:	e15a      	b.n	8007f9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	2101      	movs	r1, #1
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 814c 	beq.w	8007f98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d00b      	beq.n	8007d20 <HAL_GPIO_Init+0x48>
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	2b02      	cmp	r3, #2
 8007d0e:	d007      	beq.n	8007d20 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d14:	2b11      	cmp	r3, #17
 8007d16:	d003      	beq.n	8007d20 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b12      	cmp	r3, #18
 8007d1e:	d130      	bne.n	8007d82 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	005b      	lsls	r3, r3, #1
 8007d2a:	2203      	movs	r2, #3
 8007d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d30:	43db      	mvns	r3, r3
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4013      	ands	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	68da      	ldr	r2, [r3, #12]
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	005b      	lsls	r3, r3, #1
 8007d40:	fa02 f303 	lsl.w	r3, r2, r3
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d56:	2201      	movs	r2, #1
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5e:	43db      	mvns	r3, r3
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	4013      	ands	r3, r2
 8007d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	091b      	lsrs	r3, r3, #4
 8007d6c:	f003 0201 	and.w	r2, r3, #1
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	fa02 f303 	lsl.w	r3, r2, r3
 8007d76:	693a      	ldr	r2, [r7, #16]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	005b      	lsls	r3, r3, #1
 8007d8c:	2203      	movs	r2, #3
 8007d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d92:	43db      	mvns	r3, r3
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	4013      	ands	r3, r2
 8007d98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	689a      	ldr	r2, [r3, #8]
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	005b      	lsls	r3, r3, #1
 8007da2:	fa02 f303 	lsl.w	r3, r2, r3
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d003      	beq.n	8007dc2 <HAL_GPIO_Init+0xea>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	2b12      	cmp	r3, #18
 8007dc0:	d123      	bne.n	8007e0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	08da      	lsrs	r2, r3, #3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	3208      	adds	r2, #8
 8007dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	f003 0307 	and.w	r3, r3, #7
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	220f      	movs	r2, #15
 8007dda:	fa02 f303 	lsl.w	r3, r2, r3
 8007dde:	43db      	mvns	r3, r3
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	4013      	ands	r3, r2
 8007de4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	691a      	ldr	r2, [r3, #16]
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	f003 0307 	and.w	r3, r3, #7
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	fa02 f303 	lsl.w	r3, r2, r3
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	08da      	lsrs	r2, r3, #3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	3208      	adds	r2, #8
 8007e04:	6939      	ldr	r1, [r7, #16]
 8007e06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	2203      	movs	r2, #3
 8007e16:	fa02 f303 	lsl.w	r3, r2, r3
 8007e1a:	43db      	mvns	r3, r3
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	4013      	ands	r3, r2
 8007e20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f003 0203 	and.w	r2, r3, #3
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	005b      	lsls	r3, r3, #1
 8007e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f000 80a6 	beq.w	8007f98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e4c:	4b5b      	ldr	r3, [pc, #364]	; (8007fbc <HAL_GPIO_Init+0x2e4>)
 8007e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e50:	4a5a      	ldr	r2, [pc, #360]	; (8007fbc <HAL_GPIO_Init+0x2e4>)
 8007e52:	f043 0301 	orr.w	r3, r3, #1
 8007e56:	6613      	str	r3, [r2, #96]	; 0x60
 8007e58:	4b58      	ldr	r3, [pc, #352]	; (8007fbc <HAL_GPIO_Init+0x2e4>)
 8007e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e5c:	f003 0301 	and.w	r3, r3, #1
 8007e60:	60bb      	str	r3, [r7, #8]
 8007e62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e64:	4a56      	ldr	r2, [pc, #344]	; (8007fc0 <HAL_GPIO_Init+0x2e8>)
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	089b      	lsrs	r3, r3, #2
 8007e6a:	3302      	adds	r3, #2
 8007e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f003 0303 	and.w	r3, r3, #3
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	220f      	movs	r2, #15
 8007e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e80:	43db      	mvns	r3, r3
 8007e82:	693a      	ldr	r2, [r7, #16]
 8007e84:	4013      	ands	r3, r2
 8007e86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007e8e:	d01f      	beq.n	8007ed0 <HAL_GPIO_Init+0x1f8>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a4c      	ldr	r2, [pc, #304]	; (8007fc4 <HAL_GPIO_Init+0x2ec>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d019      	beq.n	8007ecc <HAL_GPIO_Init+0x1f4>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a4b      	ldr	r2, [pc, #300]	; (8007fc8 <HAL_GPIO_Init+0x2f0>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d013      	beq.n	8007ec8 <HAL_GPIO_Init+0x1f0>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a4a      	ldr	r2, [pc, #296]	; (8007fcc <HAL_GPIO_Init+0x2f4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d00d      	beq.n	8007ec4 <HAL_GPIO_Init+0x1ec>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	4a49      	ldr	r2, [pc, #292]	; (8007fd0 <HAL_GPIO_Init+0x2f8>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d007      	beq.n	8007ec0 <HAL_GPIO_Init+0x1e8>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	4a48      	ldr	r2, [pc, #288]	; (8007fd4 <HAL_GPIO_Init+0x2fc>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d101      	bne.n	8007ebc <HAL_GPIO_Init+0x1e4>
 8007eb8:	2305      	movs	r3, #5
 8007eba:	e00a      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ebc:	2306      	movs	r3, #6
 8007ebe:	e008      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ec0:	2304      	movs	r3, #4
 8007ec2:	e006      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e004      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ec8:	2302      	movs	r3, #2
 8007eca:	e002      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e000      	b.n	8007ed2 <HAL_GPIO_Init+0x1fa>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	f002 0203 	and.w	r2, r2, #3
 8007ed8:	0092      	lsls	r2, r2, #2
 8007eda:	4093      	lsls	r3, r2
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ee2:	4937      	ldr	r1, [pc, #220]	; (8007fc0 <HAL_GPIO_Init+0x2e8>)
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	089b      	lsrs	r3, r3, #2
 8007ee8:	3302      	adds	r3, #2
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007ef0:	4b39      	ldr	r3, [pc, #228]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	43db      	mvns	r3, r3
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	4013      	ands	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007f14:	4a30      	ldr	r2, [pc, #192]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8007f1a:	4b2f      	ldr	r3, [pc, #188]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	43db      	mvns	r3, r3
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	4013      	ands	r3, r2
 8007f28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007f3e:	4a26      	ldr	r2, [pc, #152]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007f44:	4b24      	ldr	r3, [pc, #144]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	43db      	mvns	r3, r3
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	4013      	ands	r3, r2
 8007f52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d003      	beq.n	8007f68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007f68:	4a1b      	ldr	r2, [pc, #108]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007f6e:	4b1a      	ldr	r3, [pc, #104]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	43db      	mvns	r3, r3
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d003      	beq.n	8007f92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007f92:	4a11      	ldr	r2, [pc, #68]	; (8007fd8 <HAL_GPIO_Init+0x300>)
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f47f ae9d 	bne.w	8007ce8 <HAL_GPIO_Init+0x10>
  }
}
 8007fae:	bf00      	nop
 8007fb0:	371c      	adds	r7, #28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop
 8007fbc:	40021000 	.word	0x40021000
 8007fc0:	40010000 	.word	0x40010000
 8007fc4:	48000400 	.word	0x48000400
 8007fc8:	48000800 	.word	0x48000800
 8007fcc:	48000c00 	.word	0x48000c00
 8007fd0:	48001000 	.word	0x48001000
 8007fd4:	48001400 	.word	0x48001400
 8007fd8:	40010400 	.word	0x40010400

08007fdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	691a      	ldr	r2, [r3, #16]
 8007fec:	887b      	ldrh	r3, [r7, #2]
 8007fee:	4013      	ands	r3, r2
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	73fb      	strb	r3, [r7, #15]
 8007ff8:	e001      	b.n	8007ffe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3714      	adds	r7, #20
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	460b      	mov	r3, r1
 8008016:	807b      	strh	r3, [r7, #2]
 8008018:	4613      	mov	r3, r2
 800801a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800801c:	787b      	ldrb	r3, [r7, #1]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d003      	beq.n	800802a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008022:	887a      	ldrh	r2, [r7, #2]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008028:	e002      	b.n	8008030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800802a:	887a      	ldrh	r2, [r7, #2]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800803c:	b480      	push	{r7}
 800803e:	b085      	sub	sp, #20
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d141      	bne.n	80080ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800804a:	4b4b      	ldr	r3, [pc, #300]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008056:	d131      	bne.n	80080bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008058:	4b47      	ldr	r3, [pc, #284]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800805a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800805e:	4a46      	ldr	r2, [pc, #280]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008060:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008064:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008068:	4b43      	ldr	r3, [pc, #268]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008070:	4a41      	ldr	r2, [pc, #260]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008076:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008078:	4b40      	ldr	r3, [pc, #256]	; (800817c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2232      	movs	r2, #50	; 0x32
 800807e:	fb02 f303 	mul.w	r3, r2, r3
 8008082:	4a3f      	ldr	r2, [pc, #252]	; (8008180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008084:	fba2 2303 	umull	r2, r3, r2, r3
 8008088:	0c9b      	lsrs	r3, r3, #18
 800808a:	3301      	adds	r3, #1
 800808c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800808e:	e002      	b.n	8008096 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	3b01      	subs	r3, #1
 8008094:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008096:	4b38      	ldr	r3, [pc, #224]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008098:	695b      	ldr	r3, [r3, #20]
 800809a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800809e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080a2:	d102      	bne.n	80080aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d1f2      	bne.n	8008090 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80080aa:	4b33      	ldr	r3, [pc, #204]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080b6:	d158      	bne.n	800816a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e057      	b.n	800816c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080bc:	4b2e      	ldr	r3, [pc, #184]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080c2:	4a2d      	ldr	r2, [pc, #180]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80080cc:	e04d      	b.n	800816a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d4:	d141      	bne.n	800815a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80080d6:	4b28      	ldr	r3, [pc, #160]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80080de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080e2:	d131      	bne.n	8008148 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080e4:	4b24      	ldr	r3, [pc, #144]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080ea:	4a23      	ldr	r2, [pc, #140]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80080f4:	4b20      	ldr	r3, [pc, #128]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80080fc:	4a1e      	ldr	r2, [pc, #120]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008102:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008104:	4b1d      	ldr	r3, [pc, #116]	; (800817c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2232      	movs	r2, #50	; 0x32
 800810a:	fb02 f303 	mul.w	r3, r2, r3
 800810e:	4a1c      	ldr	r2, [pc, #112]	; (8008180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008110:	fba2 2303 	umull	r2, r3, r2, r3
 8008114:	0c9b      	lsrs	r3, r3, #18
 8008116:	3301      	adds	r3, #1
 8008118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800811a:	e002      	b.n	8008122 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3b01      	subs	r3, #1
 8008120:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008122:	4b15      	ldr	r3, [pc, #84]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800812a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800812e:	d102      	bne.n	8008136 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1f2      	bne.n	800811c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008136:	4b10      	ldr	r3, [pc, #64]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800813e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008142:	d112      	bne.n	800816a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	e011      	b.n	800816c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008148:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800814a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800814e:	4a0a      	ldr	r2, [pc, #40]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008154:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008158:	e007      	b.n	800816a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800815a:	4b07      	ldr	r3, [pc, #28]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008162:	4a05      	ldr	r2, [pc, #20]	; (8008178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008164:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008168:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3714      	adds	r7, #20
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	40007000 	.word	0x40007000
 800817c:	2000001c 	.word	0x2000001c
 8008180:	431bde83 	.word	0x431bde83

08008184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b088      	sub	sp, #32
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e308      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d075      	beq.n	800828e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081a2:	4ba3      	ldr	r3, [pc, #652]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f003 030c 	and.w	r3, r3, #12
 80081aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80081ac:	4ba0      	ldr	r3, [pc, #640]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	f003 0303 	and.w	r3, r3, #3
 80081b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	2b0c      	cmp	r3, #12
 80081ba:	d102      	bne.n	80081c2 <HAL_RCC_OscConfig+0x3e>
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d002      	beq.n	80081c8 <HAL_RCC_OscConfig+0x44>
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	2b08      	cmp	r3, #8
 80081c6:	d10b      	bne.n	80081e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081c8:	4b99      	ldr	r3, [pc, #612]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d05b      	beq.n	800828c <HAL_RCC_OscConfig+0x108>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d157      	bne.n	800828c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e2e3      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e8:	d106      	bne.n	80081f8 <HAL_RCC_OscConfig+0x74>
 80081ea:	4b91      	ldr	r3, [pc, #580]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a90      	ldr	r2, [pc, #576]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80081f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081f4:	6013      	str	r3, [r2, #0]
 80081f6:	e01d      	b.n	8008234 <HAL_RCC_OscConfig+0xb0>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008200:	d10c      	bne.n	800821c <HAL_RCC_OscConfig+0x98>
 8008202:	4b8b      	ldr	r3, [pc, #556]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a8a      	ldr	r2, [pc, #552]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800820c:	6013      	str	r3, [r2, #0]
 800820e:	4b88      	ldr	r3, [pc, #544]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a87      	ldr	r2, [pc, #540]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008218:	6013      	str	r3, [r2, #0]
 800821a:	e00b      	b.n	8008234 <HAL_RCC_OscConfig+0xb0>
 800821c:	4b84      	ldr	r3, [pc, #528]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a83      	ldr	r2, [pc, #524]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008226:	6013      	str	r3, [r2, #0]
 8008228:	4b81      	ldr	r3, [pc, #516]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a80      	ldr	r2, [pc, #512]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800822e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d013      	beq.n	8008264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800823c:	f7fd f9ee 	bl	800561c <HAL_GetTick>
 8008240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008242:	e008      	b.n	8008256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008244:	f7fd f9ea 	bl	800561c <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	2b64      	cmp	r3, #100	; 0x64
 8008250:	d901      	bls.n	8008256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e2a8      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008256:	4b76      	ldr	r3, [pc, #472]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0f0      	beq.n	8008244 <HAL_RCC_OscConfig+0xc0>
 8008262:	e014      	b.n	800828e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008264:	f7fd f9da 	bl	800561c <HAL_GetTick>
 8008268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800826a:	e008      	b.n	800827e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800826c:	f7fd f9d6 	bl	800561c <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	2b64      	cmp	r3, #100	; 0x64
 8008278:	d901      	bls.n	800827e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800827a:	2303      	movs	r3, #3
 800827c:	e294      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800827e:	4b6c      	ldr	r3, [pc, #432]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1f0      	bne.n	800826c <HAL_RCC_OscConfig+0xe8>
 800828a:	e000      	b.n	800828e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800828c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 0302 	and.w	r3, r3, #2
 8008296:	2b00      	cmp	r3, #0
 8008298:	d075      	beq.n	8008386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800829a:	4b65      	ldr	r3, [pc, #404]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	f003 030c 	and.w	r3, r3, #12
 80082a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80082a4:	4b62      	ldr	r3, [pc, #392]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	f003 0303 	and.w	r3, r3, #3
 80082ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	2b0c      	cmp	r3, #12
 80082b2:	d102      	bne.n	80082ba <HAL_RCC_OscConfig+0x136>
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d002      	beq.n	80082c0 <HAL_RCC_OscConfig+0x13c>
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	2b04      	cmp	r3, #4
 80082be:	d11f      	bne.n	8008300 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80082c0:	4b5b      	ldr	r3, [pc, #364]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d005      	beq.n	80082d8 <HAL_RCC_OscConfig+0x154>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e267      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082d8:	4b55      	ldr	r3, [pc, #340]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	061b      	lsls	r3, r3, #24
 80082e6:	4952      	ldr	r1, [pc, #328]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80082ec:	4b51      	ldr	r3, [pc, #324]	; (8008434 <HAL_RCC_OscConfig+0x2b0>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f7fd f947 	bl	8005584 <HAL_InitTick>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d043      	beq.n	8008384 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e253      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d023      	beq.n	8008350 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008308:	4b49      	ldr	r3, [pc, #292]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a48      	ldr	r2, [pc, #288]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800830e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008314:	f7fd f982 	bl	800561c <HAL_GetTick>
 8008318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800831a:	e008      	b.n	800832e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800831c:	f7fd f97e 	bl	800561c <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	2b02      	cmp	r3, #2
 8008328:	d901      	bls.n	800832e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	e23c      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800832e:	4b40      	ldr	r3, [pc, #256]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0f0      	beq.n	800831c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800833a:	4b3d      	ldr	r3, [pc, #244]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	061b      	lsls	r3, r3, #24
 8008348:	4939      	ldr	r1, [pc, #228]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800834a:	4313      	orrs	r3, r2
 800834c:	604b      	str	r3, [r1, #4]
 800834e:	e01a      	b.n	8008386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008350:	4b37      	ldr	r3, [pc, #220]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a36      	ldr	r2, [pc, #216]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008356:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800835a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800835c:	f7fd f95e 	bl	800561c <HAL_GetTick>
 8008360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008362:	e008      	b.n	8008376 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008364:	f7fd f95a 	bl	800561c <HAL_GetTick>
 8008368:	4602      	mov	r2, r0
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	2b02      	cmp	r3, #2
 8008370:	d901      	bls.n	8008376 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008372:	2303      	movs	r3, #3
 8008374:	e218      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008376:	4b2e      	ldr	r3, [pc, #184]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1f0      	bne.n	8008364 <HAL_RCC_OscConfig+0x1e0>
 8008382:	e000      	b.n	8008386 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008384:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0308 	and.w	r3, r3, #8
 800838e:	2b00      	cmp	r3, #0
 8008390:	d03c      	beq.n	800840c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	695b      	ldr	r3, [r3, #20]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d01c      	beq.n	80083d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800839a:	4b25      	ldr	r3, [pc, #148]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 800839c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80083a0:	4a23      	ldr	r2, [pc, #140]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80083a2:	f043 0301 	orr.w	r3, r3, #1
 80083a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083aa:	f7fd f937 	bl	800561c <HAL_GetTick>
 80083ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083b0:	e008      	b.n	80083c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083b2:	f7fd f933 	bl	800561c <HAL_GetTick>
 80083b6:	4602      	mov	r2, r0
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d901      	bls.n	80083c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e1f1      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083c4:	4b1a      	ldr	r3, [pc, #104]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80083c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80083ca:	f003 0302 	and.w	r3, r3, #2
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d0ef      	beq.n	80083b2 <HAL_RCC_OscConfig+0x22e>
 80083d2:	e01b      	b.n	800840c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083d4:	4b16      	ldr	r3, [pc, #88]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80083d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80083da:	4a15      	ldr	r2, [pc, #84]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 80083dc:	f023 0301 	bic.w	r3, r3, #1
 80083e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083e4:	f7fd f91a 	bl	800561c <HAL_GetTick>
 80083e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80083ea:	e008      	b.n	80083fe <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083ec:	f7fd f916 	bl	800561c <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e1d4      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80083fe:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008400:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1ef      	bne.n	80083ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f003 0304 	and.w	r3, r3, #4
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 80ab 	beq.w	8008570 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800841a:	2300      	movs	r3, #0
 800841c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800841e:	4b04      	ldr	r3, [pc, #16]	; (8008430 <HAL_RCC_OscConfig+0x2ac>)
 8008420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d106      	bne.n	8008438 <HAL_RCC_OscConfig+0x2b4>
 800842a:	2301      	movs	r3, #1
 800842c:	e005      	b.n	800843a <HAL_RCC_OscConfig+0x2b6>
 800842e:	bf00      	nop
 8008430:	40021000 	.word	0x40021000
 8008434:	20000020 	.word	0x20000020
 8008438:	2300      	movs	r3, #0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00d      	beq.n	800845a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800843e:	4baf      	ldr	r3, [pc, #700]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008442:	4aae      	ldr	r2, [pc, #696]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008448:	6593      	str	r3, [r2, #88]	; 0x58
 800844a:	4bac      	ldr	r3, [pc, #688]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800844c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800844e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008452:	60fb      	str	r3, [r7, #12]
 8008454:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008456:	2301      	movs	r3, #1
 8008458:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800845a:	4ba9      	ldr	r3, [pc, #676]	; (8008700 <HAL_RCC_OscConfig+0x57c>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008462:	2b00      	cmp	r3, #0
 8008464:	d118      	bne.n	8008498 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008466:	4ba6      	ldr	r3, [pc, #664]	; (8008700 <HAL_RCC_OscConfig+0x57c>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4aa5      	ldr	r2, [pc, #660]	; (8008700 <HAL_RCC_OscConfig+0x57c>)
 800846c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008472:	f7fd f8d3 	bl	800561c <HAL_GetTick>
 8008476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800847a:	f7fd f8cf 	bl	800561c <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e18d      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800848c:	4b9c      	ldr	r3, [pc, #624]	; (8008700 <HAL_RCC_OscConfig+0x57c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f0      	beq.n	800847a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	2b01      	cmp	r3, #1
 800849e:	d108      	bne.n	80084b2 <HAL_RCC_OscConfig+0x32e>
 80084a0:	4b96      	ldr	r3, [pc, #600]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a6:	4a95      	ldr	r2, [pc, #596]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084a8:	f043 0301 	orr.w	r3, r3, #1
 80084ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80084b0:	e024      	b.n	80084fc <HAL_RCC_OscConfig+0x378>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	2b05      	cmp	r3, #5
 80084b8:	d110      	bne.n	80084dc <HAL_RCC_OscConfig+0x358>
 80084ba:	4b90      	ldr	r3, [pc, #576]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084c0:	4a8e      	ldr	r2, [pc, #568]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084c2:	f043 0304 	orr.w	r3, r3, #4
 80084c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80084ca:	4b8c      	ldr	r3, [pc, #560]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084d0:	4a8a      	ldr	r2, [pc, #552]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084d2:	f043 0301 	orr.w	r3, r3, #1
 80084d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80084da:	e00f      	b.n	80084fc <HAL_RCC_OscConfig+0x378>
 80084dc:	4b87      	ldr	r3, [pc, #540]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084e2:	4a86      	ldr	r2, [pc, #536]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084e4:	f023 0301 	bic.w	r3, r3, #1
 80084e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80084ec:	4b83      	ldr	r3, [pc, #524]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084f2:	4a82      	ldr	r2, [pc, #520]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80084f4:	f023 0304 	bic.w	r3, r3, #4
 80084f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d016      	beq.n	8008532 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008504:	f7fd f88a 	bl	800561c <HAL_GetTick>
 8008508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800850a:	e00a      	b.n	8008522 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800850c:	f7fd f886 	bl	800561c <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	f241 3288 	movw	r2, #5000	; 0x1388
 800851a:	4293      	cmp	r3, r2
 800851c:	d901      	bls.n	8008522 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e142      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008522:	4b76      	ldr	r3, [pc, #472]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008528:	f003 0302 	and.w	r3, r3, #2
 800852c:	2b00      	cmp	r3, #0
 800852e:	d0ed      	beq.n	800850c <HAL_RCC_OscConfig+0x388>
 8008530:	e015      	b.n	800855e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008532:	f7fd f873 	bl	800561c <HAL_GetTick>
 8008536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008538:	e00a      	b.n	8008550 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800853a:	f7fd f86f 	bl	800561c <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	f241 3288 	movw	r2, #5000	; 0x1388
 8008548:	4293      	cmp	r3, r2
 800854a:	d901      	bls.n	8008550 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e12b      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008550:	4b6a      	ldr	r3, [pc, #424]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008556:	f003 0302 	and.w	r3, r3, #2
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1ed      	bne.n	800853a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800855e:	7ffb      	ldrb	r3, [r7, #31]
 8008560:	2b01      	cmp	r3, #1
 8008562:	d105      	bne.n	8008570 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008564:	4b65      	ldr	r3, [pc, #404]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008568:	4a64      	ldr	r2, [pc, #400]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800856a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800856e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0320 	and.w	r3, r3, #32
 8008578:	2b00      	cmp	r3, #0
 800857a:	d03c      	beq.n	80085f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d01c      	beq.n	80085be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008584:	4b5d      	ldr	r3, [pc, #372]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008586:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800858a:	4a5c      	ldr	r2, [pc, #368]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800858c:	f043 0301 	orr.w	r3, r3, #1
 8008590:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008594:	f7fd f842 	bl	800561c <HAL_GetTick>
 8008598:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800859a:	e008      	b.n	80085ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800859c:	f7fd f83e 	bl	800561c <HAL_GetTick>
 80085a0:	4602      	mov	r2, r0
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	1ad3      	subs	r3, r2, r3
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d901      	bls.n	80085ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e0fc      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80085ae:	4b53      	ldr	r3, [pc, #332]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80085b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80085b4:	f003 0302 	and.w	r3, r3, #2
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d0ef      	beq.n	800859c <HAL_RCC_OscConfig+0x418>
 80085bc:	e01b      	b.n	80085f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80085be:	4b4f      	ldr	r3, [pc, #316]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80085c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80085c4:	4a4d      	ldr	r2, [pc, #308]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80085c6:	f023 0301 	bic.w	r3, r3, #1
 80085ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085ce:	f7fd f825 	bl	800561c <HAL_GetTick>
 80085d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80085d4:	e008      	b.n	80085e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80085d6:	f7fd f821 	bl	800561c <HAL_GetTick>
 80085da:	4602      	mov	r2, r0
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d901      	bls.n	80085e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80085e4:	2303      	movs	r3, #3
 80085e6:	e0df      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80085e8:	4b44      	ldr	r3, [pc, #272]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80085ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1ef      	bne.n	80085d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	69db      	ldr	r3, [r3, #28]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	f000 80d3 	beq.w	80087a6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008600:	4b3e      	ldr	r3, [pc, #248]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	f003 030c 	and.w	r3, r3, #12
 8008608:	2b0c      	cmp	r3, #12
 800860a:	f000 808d 	beq.w	8008728 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	2b02      	cmp	r3, #2
 8008614:	d15a      	bne.n	80086cc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008616:	4b39      	ldr	r3, [pc, #228]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a38      	ldr	r2, [pc, #224]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800861c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008622:	f7fc fffb 	bl	800561c <HAL_GetTick>
 8008626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008628:	e008      	b.n	800863c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800862a:	f7fc fff7 	bl	800561c <HAL_GetTick>
 800862e:	4602      	mov	r2, r0
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	2b02      	cmp	r3, #2
 8008636:	d901      	bls.n	800863c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e0b5      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800863c:	4b2f      	ldr	r3, [pc, #188]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1f0      	bne.n	800862a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008648:	4b2c      	ldr	r3, [pc, #176]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800864a:	68da      	ldr	r2, [r3, #12]
 800864c:	4b2d      	ldr	r3, [pc, #180]	; (8008704 <HAL_RCC_OscConfig+0x580>)
 800864e:	4013      	ands	r3, r2
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	6a11      	ldr	r1, [r2, #32]
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008658:	3a01      	subs	r2, #1
 800865a:	0112      	lsls	r2, r2, #4
 800865c:	4311      	orrs	r1, r2
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008662:	0212      	lsls	r2, r2, #8
 8008664:	4311      	orrs	r1, r2
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800866a:	0852      	lsrs	r2, r2, #1
 800866c:	3a01      	subs	r2, #1
 800866e:	0552      	lsls	r2, r2, #21
 8008670:	4311      	orrs	r1, r2
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008676:	0852      	lsrs	r2, r2, #1
 8008678:	3a01      	subs	r2, #1
 800867a:	0652      	lsls	r2, r2, #25
 800867c:	4311      	orrs	r1, r2
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008682:	06d2      	lsls	r2, r2, #27
 8008684:	430a      	orrs	r2, r1
 8008686:	491d      	ldr	r1, [pc, #116]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008688:	4313      	orrs	r3, r2
 800868a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800868c:	4b1b      	ldr	r3, [pc, #108]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a1a      	ldr	r2, [pc, #104]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 8008692:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008696:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008698:	4b18      	ldr	r3, [pc, #96]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	4a17      	ldr	r2, [pc, #92]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 800869e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80086a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a4:	f7fc ffba 	bl	800561c <HAL_GetTick>
 80086a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086aa:	e008      	b.n	80086be <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086ac:	f7fc ffb6 	bl	800561c <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d901      	bls.n	80086be <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e074      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086be:	4b0f      	ldr	r3, [pc, #60]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d0f0      	beq.n	80086ac <HAL_RCC_OscConfig+0x528>
 80086ca:	e06c      	b.n	80087a6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086cc:	4b0b      	ldr	r3, [pc, #44]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a0a      	ldr	r2, [pc, #40]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80086d6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80086d8:	4b08      	ldr	r3, [pc, #32]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	4a07      	ldr	r2, [pc, #28]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086de:	f023 0303 	bic.w	r3, r3, #3
 80086e2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80086e4:	4b05      	ldr	r3, [pc, #20]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	4a04      	ldr	r2, [pc, #16]	; (80086fc <HAL_RCC_OscConfig+0x578>)
 80086ea:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80086ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f4:	f7fc ff92 	bl	800561c <HAL_GetTick>
 80086f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80086fa:	e00e      	b.n	800871a <HAL_RCC_OscConfig+0x596>
 80086fc:	40021000 	.word	0x40021000
 8008700:	40007000 	.word	0x40007000
 8008704:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008708:	f7fc ff88 	bl	800561c <HAL_GetTick>
 800870c:	4602      	mov	r2, r0
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	1ad3      	subs	r3, r2, r3
 8008712:	2b02      	cmp	r3, #2
 8008714:	d901      	bls.n	800871a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e046      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800871a:	4b25      	ldr	r3, [pc, #148]	; (80087b0 <HAL_RCC_OscConfig+0x62c>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008722:	2b00      	cmp	r3, #0
 8008724:	d1f0      	bne.n	8008708 <HAL_RCC_OscConfig+0x584>
 8008726:	e03e      	b.n	80087a6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	69db      	ldr	r3, [r3, #28]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d101      	bne.n	8008734 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	e039      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008734:	4b1e      	ldr	r3, [pc, #120]	; (80087b0 <HAL_RCC_OscConfig+0x62c>)
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f003 0203 	and.w	r2, r3, #3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a1b      	ldr	r3, [r3, #32]
 8008744:	429a      	cmp	r2, r3
 8008746:	d12c      	bne.n	80087a2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008752:	3b01      	subs	r3, #1
 8008754:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008756:	429a      	cmp	r2, r3
 8008758:	d123      	bne.n	80087a2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008764:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008766:	429a      	cmp	r2, r3
 8008768:	d11b      	bne.n	80087a2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008774:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008776:	429a      	cmp	r2, r3
 8008778:	d113      	bne.n	80087a2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008784:	085b      	lsrs	r3, r3, #1
 8008786:	3b01      	subs	r3, #1
 8008788:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800878a:	429a      	cmp	r2, r3
 800878c:	d109      	bne.n	80087a2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008798:	085b      	lsrs	r3, r3, #1
 800879a:	3b01      	subs	r3, #1
 800879c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800879e:	429a      	cmp	r2, r3
 80087a0:	d001      	beq.n	80087a6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e000      	b.n	80087a8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3720      	adds	r7, #32
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	40021000 	.word	0x40021000

080087b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b086      	sub	sp, #24
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80087be:	2300      	movs	r3, #0
 80087c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d101      	bne.n	80087cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e11e      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80087cc:	4b91      	ldr	r3, [pc, #580]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 030f 	and.w	r3, r3, #15
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d910      	bls.n	80087fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087da:	4b8e      	ldr	r3, [pc, #568]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f023 020f 	bic.w	r2, r3, #15
 80087e2:	498c      	ldr	r1, [pc, #560]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087ea:	4b8a      	ldr	r3, [pc, #552]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 030f 	and.w	r3, r3, #15
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d001      	beq.n	80087fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e106      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 0301 	and.w	r3, r3, #1
 8008804:	2b00      	cmp	r3, #0
 8008806:	d073      	beq.n	80088f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	2b03      	cmp	r3, #3
 800880e:	d129      	bne.n	8008864 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008810:	4b81      	ldr	r3, [pc, #516]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	e0f4      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008820:	f000 f972 	bl	8008b08 <RCC_GetSysClockFreqFromPLLSource>
 8008824:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	4a7c      	ldr	r2, [pc, #496]	; (8008a1c <HAL_RCC_ClockConfig+0x268>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d93f      	bls.n	80088ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800882e:	4b7a      	ldr	r3, [pc, #488]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d009      	beq.n	800884e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008842:	2b00      	cmp	r3, #0
 8008844:	d033      	beq.n	80088ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800884a:	2b00      	cmp	r3, #0
 800884c:	d12f      	bne.n	80088ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800884e:	4b72      	ldr	r3, [pc, #456]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008856:	4a70      	ldr	r2, [pc, #448]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800885c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800885e:	2380      	movs	r3, #128	; 0x80
 8008860:	617b      	str	r3, [r7, #20]
 8008862:	e024      	b.n	80088ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	2b02      	cmp	r3, #2
 800886a:	d107      	bne.n	800887c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800886c:	4b6a      	ldr	r3, [pc, #424]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008874:	2b00      	cmp	r3, #0
 8008876:	d109      	bne.n	800888c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e0c6      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800887c:	4b66      	ldr	r3, [pc, #408]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008884:	2b00      	cmp	r3, #0
 8008886:	d101      	bne.n	800888c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	e0be      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800888c:	f000 f8ce 	bl	8008a2c <HAL_RCC_GetSysClockFreq>
 8008890:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	4a61      	ldr	r2, [pc, #388]	; (8008a1c <HAL_RCC_ClockConfig+0x268>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d909      	bls.n	80088ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800889a:	4b5f      	ldr	r3, [pc, #380]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80088a2:	4a5d      	ldr	r2, [pc, #372]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80088a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80088aa:	2380      	movs	r3, #128	; 0x80
 80088ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088ae:	4b5a      	ldr	r3, [pc, #360]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f023 0203 	bic.w	r2, r3, #3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	4957      	ldr	r1, [pc, #348]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80088bc:	4313      	orrs	r3, r2
 80088be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088c0:	f7fc feac 	bl	800561c <HAL_GetTick>
 80088c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c6:	e00a      	b.n	80088de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c8:	f7fc fea8 	bl	800561c <HAL_GetTick>
 80088cc:	4602      	mov	r2, r0
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	1ad3      	subs	r3, r2, r3
 80088d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d901      	bls.n	80088de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80088da:	2303      	movs	r3, #3
 80088dc:	e095      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088de:	4b4e      	ldr	r3, [pc, #312]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f003 020c 	and.w	r2, r3, #12
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d1eb      	bne.n	80088c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d023      	beq.n	8008944 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0304 	and.w	r3, r3, #4
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008908:	4b43      	ldr	r3, [pc, #268]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	4a42      	ldr	r2, [pc, #264]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800890e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008912:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b00      	cmp	r3, #0
 800891e:	d007      	beq.n	8008930 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008920:	4b3d      	ldr	r3, [pc, #244]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008928:	4a3b      	ldr	r2, [pc, #236]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800892a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800892e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008930:	4b39      	ldr	r3, [pc, #228]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	4936      	ldr	r1, [pc, #216]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800893e:	4313      	orrs	r3, r2
 8008940:	608b      	str	r3, [r1, #8]
 8008942:	e008      	b.n	8008956 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	2b80      	cmp	r3, #128	; 0x80
 8008948:	d105      	bne.n	8008956 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800894a:	4b33      	ldr	r3, [pc, #204]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	4a32      	ldr	r2, [pc, #200]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 8008950:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008954:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008956:	4b2f      	ldr	r3, [pc, #188]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f003 030f 	and.w	r3, r3, #15
 800895e:	683a      	ldr	r2, [r7, #0]
 8008960:	429a      	cmp	r2, r3
 8008962:	d21d      	bcs.n	80089a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008964:	4b2b      	ldr	r3, [pc, #172]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f023 020f 	bic.w	r2, r3, #15
 800896c:	4929      	ldr	r1, [pc, #164]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	4313      	orrs	r3, r2
 8008972:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008974:	f7fc fe52 	bl	800561c <HAL_GetTick>
 8008978:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800897a:	e00a      	b.n	8008992 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800897c:	f7fc fe4e 	bl	800561c <HAL_GetTick>
 8008980:	4602      	mov	r2, r0
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	f241 3288 	movw	r2, #5000	; 0x1388
 800898a:	4293      	cmp	r3, r2
 800898c:	d901      	bls.n	8008992 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800898e:	2303      	movs	r3, #3
 8008990:	e03b      	b.n	8008a0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008992:	4b20      	ldr	r3, [pc, #128]	; (8008a14 <HAL_RCC_ClockConfig+0x260>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 030f 	and.w	r3, r3, #15
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	429a      	cmp	r2, r3
 800899e:	d1ed      	bne.n	800897c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f003 0304 	and.w	r3, r3, #4
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d008      	beq.n	80089be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089ac:	4b1a      	ldr	r3, [pc, #104]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	4917      	ldr	r1, [pc, #92]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f003 0308 	and.w	r3, r3, #8
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d009      	beq.n	80089de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80089ca:	4b13      	ldr	r3, [pc, #76]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	691b      	ldr	r3, [r3, #16]
 80089d6:	00db      	lsls	r3, r3, #3
 80089d8:	490f      	ldr	r1, [pc, #60]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80089de:	f000 f825 	bl	8008a2c <HAL_RCC_GetSysClockFreq>
 80089e2:	4601      	mov	r1, r0
 80089e4:	4b0c      	ldr	r3, [pc, #48]	; (8008a18 <HAL_RCC_ClockConfig+0x264>)
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	091b      	lsrs	r3, r3, #4
 80089ea:	f003 030f 	and.w	r3, r3, #15
 80089ee:	4a0c      	ldr	r2, [pc, #48]	; (8008a20 <HAL_RCC_ClockConfig+0x26c>)
 80089f0:	5cd3      	ldrb	r3, [r2, r3]
 80089f2:	f003 031f 	and.w	r3, r3, #31
 80089f6:	fa21 f303 	lsr.w	r3, r1, r3
 80089fa:	4a0a      	ldr	r2, [pc, #40]	; (8008a24 <HAL_RCC_ClockConfig+0x270>)
 80089fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80089fe:	4b0a      	ldr	r3, [pc, #40]	; (8008a28 <HAL_RCC_ClockConfig+0x274>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fc fdbe 	bl	8005584 <HAL_InitTick>
 8008a08:	4603      	mov	r3, r0
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3718      	adds	r7, #24
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	40022000 	.word	0x40022000
 8008a18:	40021000 	.word	0x40021000
 8008a1c:	04c4b400 	.word	0x04c4b400
 8008a20:	0800e940 	.word	0x0800e940
 8008a24:	2000001c 	.word	0x2000001c
 8008a28:	20000020 	.word	0x20000020

08008a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b087      	sub	sp, #28
 8008a30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008a32:	4b2c      	ldr	r3, [pc, #176]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	f003 030c 	and.w	r3, r3, #12
 8008a3a:	2b04      	cmp	r3, #4
 8008a3c:	d102      	bne.n	8008a44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008a3e:	4b2a      	ldr	r3, [pc, #168]	; (8008ae8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008a40:	613b      	str	r3, [r7, #16]
 8008a42:	e047      	b.n	8008ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008a44:	4b27      	ldr	r3, [pc, #156]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	f003 030c 	and.w	r3, r3, #12
 8008a4c:	2b08      	cmp	r3, #8
 8008a4e:	d102      	bne.n	8008a56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008a50:	4b26      	ldr	r3, [pc, #152]	; (8008aec <HAL_RCC_GetSysClockFreq+0xc0>)
 8008a52:	613b      	str	r3, [r7, #16]
 8008a54:	e03e      	b.n	8008ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008a56:	4b23      	ldr	r3, [pc, #140]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f003 030c 	and.w	r3, r3, #12
 8008a5e:	2b0c      	cmp	r3, #12
 8008a60:	d136      	bne.n	8008ad0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008a62:	4b20      	ldr	r3, [pc, #128]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f003 0303 	and.w	r3, r3, #3
 8008a6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008a6c:	4b1d      	ldr	r3, [pc, #116]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	091b      	lsrs	r3, r3, #4
 8008a72:	f003 030f 	and.w	r3, r3, #15
 8008a76:	3301      	adds	r3, #1
 8008a78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d10c      	bne.n	8008a9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008a80:	4a1a      	ldr	r2, [pc, #104]	; (8008aec <HAL_RCC_GetSysClockFreq+0xc0>)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a88:	4a16      	ldr	r2, [pc, #88]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a8a:	68d2      	ldr	r2, [r2, #12]
 8008a8c:	0a12      	lsrs	r2, r2, #8
 8008a8e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008a92:	fb02 f303 	mul.w	r3, r2, r3
 8008a96:	617b      	str	r3, [r7, #20]
      break;
 8008a98:	e00c      	b.n	8008ab4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008a9a:	4a13      	ldr	r2, [pc, #76]	; (8008ae8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aa2:	4a10      	ldr	r2, [pc, #64]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008aa4:	68d2      	ldr	r2, [r2, #12]
 8008aa6:	0a12      	lsrs	r2, r2, #8
 8008aa8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008aac:	fb02 f303 	mul.w	r3, r2, r3
 8008ab0:	617b      	str	r3, [r7, #20]
      break;
 8008ab2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008ab4:	4b0b      	ldr	r3, [pc, #44]	; (8008ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	0e5b      	lsrs	r3, r3, #25
 8008aba:	f003 0303 	and.w	r3, r3, #3
 8008abe:	3301      	adds	r3, #1
 8008ac0:	005b      	lsls	r3, r3, #1
 8008ac2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008acc:	613b      	str	r3, [r7, #16]
 8008ace:	e001      	b.n	8008ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008ad4:	693b      	ldr	r3, [r7, #16]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	371c      	adds	r7, #28
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr
 8008ae2:	bf00      	nop
 8008ae4:	40021000 	.word	0x40021000
 8008ae8:	00f42400 	.word	0x00f42400
 8008aec:	007a1200 	.word	0x007a1200

08008af0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008af0:	b480      	push	{r7}
 8008af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008af4:	4b03      	ldr	r3, [pc, #12]	; (8008b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8008af6:	681b      	ldr	r3, [r3, #0]
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	2000001c 	.word	0x2000001c

08008b08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b087      	sub	sp, #28
 8008b0c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008b0e:	4b1e      	ldr	r3, [pc, #120]	; (8008b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008b18:	4b1b      	ldr	r3, [pc, #108]	; (8008b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	091b      	lsrs	r3, r3, #4
 8008b1e:	f003 030f 	and.w	r3, r3, #15
 8008b22:	3301      	adds	r3, #1
 8008b24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	2b03      	cmp	r3, #3
 8008b2a:	d10c      	bne.n	8008b46 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008b2c:	4a17      	ldr	r2, [pc, #92]	; (8008b8c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b34:	4a14      	ldr	r2, [pc, #80]	; (8008b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b36:	68d2      	ldr	r2, [r2, #12]
 8008b38:	0a12      	lsrs	r2, r2, #8
 8008b3a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008b3e:	fb02 f303 	mul.w	r3, r2, r3
 8008b42:	617b      	str	r3, [r7, #20]
    break;
 8008b44:	e00c      	b.n	8008b60 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008b46:	4a12      	ldr	r2, [pc, #72]	; (8008b90 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b4e:	4a0e      	ldr	r2, [pc, #56]	; (8008b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b50:	68d2      	ldr	r2, [r2, #12]
 8008b52:	0a12      	lsrs	r2, r2, #8
 8008b54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008b58:	fb02 f303 	mul.w	r3, r2, r3
 8008b5c:	617b      	str	r3, [r7, #20]
    break;
 8008b5e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008b60:	4b09      	ldr	r3, [pc, #36]	; (8008b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	0e5b      	lsrs	r3, r3, #25
 8008b66:	f003 0303 	and.w	r3, r3, #3
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	005b      	lsls	r3, r3, #1
 8008b6e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008b70:	697a      	ldr	r2, [r7, #20]
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b78:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008b7a:	687b      	ldr	r3, [r7, #4]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	371c      	adds	r7, #28
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr
 8008b88:	40021000 	.word	0x40021000
 8008b8c:	007a1200 	.word	0x007a1200
 8008b90:	00f42400 	.word	0x00f42400

08008b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b086      	sub	sp, #24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 8098 	beq.w	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008bb6:	4b43      	ldr	r3, [pc, #268]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d10d      	bne.n	8008bde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008bc2:	4b40      	ldr	r3, [pc, #256]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bc6:	4a3f      	ldr	r2, [pc, #252]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bcc:	6593      	str	r3, [r2, #88]	; 0x58
 8008bce:	4b3d      	ldr	r3, [pc, #244]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bd6:	60bb      	str	r3, [r7, #8]
 8008bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008bde:	4b3a      	ldr	r3, [pc, #232]	; (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a39      	ldr	r2, [pc, #228]	; (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008be8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008bea:	f7fc fd17 	bl	800561c <HAL_GetTick>
 8008bee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bf0:	e009      	b.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bf2:	f7fc fd13 	bl	800561c <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d902      	bls.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008c00:	2303      	movs	r3, #3
 8008c02:	74fb      	strb	r3, [r7, #19]
        break;
 8008c04:	e005      	b.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c06:	4b30      	ldr	r3, [pc, #192]	; (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d0ef      	beq.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008c12:	7cfb      	ldrb	r3, [r7, #19]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d159      	bne.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008c18:	4b2a      	ldr	r3, [pc, #168]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c22:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d01e      	beq.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c2e:	697a      	ldr	r2, [r7, #20]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d019      	beq.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008c34:	4b23      	ldr	r3, [pc, #140]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008c40:	4b20      	ldr	r3, [pc, #128]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c46:	4a1f      	ldr	r2, [pc, #124]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c50:	4b1c      	ldr	r3, [pc, #112]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c56:	4a1b      	ldr	r2, [pc, #108]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008c60:	4a18      	ldr	r2, [pc, #96]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f003 0301 	and.w	r3, r3, #1
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d016      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c72:	f7fc fcd3 	bl	800561c <HAL_GetTick>
 8008c76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c78:	e00b      	b.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c7a:	f7fc fccf 	bl	800561c <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d902      	bls.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008c8c:	2303      	movs	r3, #3
 8008c8e:	74fb      	strb	r3, [r7, #19]
            break;
 8008c90:	e006      	b.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c92:	4b0c      	ldr	r3, [pc, #48]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c98:	f003 0302 	and.w	r3, r3, #2
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0ec      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008ca0:	7cfb      	ldrb	r3, [r7, #19]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10b      	bne.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ca6:	4b07      	ldr	r3, [pc, #28]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cb4:	4903      	ldr	r1, [pc, #12]	; (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008cbc:	e008      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008cbe:	7cfb      	ldrb	r3, [r7, #19]
 8008cc0:	74bb      	strb	r3, [r7, #18]
 8008cc2:	e005      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008cc4:	40021000 	.word	0x40021000
 8008cc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ccc:	7cfb      	ldrb	r3, [r7, #19]
 8008cce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008cd0:	7c7b      	ldrb	r3, [r7, #17]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d105      	bne.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008cd6:	4baf      	ldr	r3, [pc, #700]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cda:	4aae      	ldr	r2, [pc, #696]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ce0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0301 	and.w	r3, r3, #1
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00a      	beq.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008cee:	4ba9      	ldr	r3, [pc, #676]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cf4:	f023 0203 	bic.w	r2, r3, #3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	49a5      	ldr	r1, [pc, #660]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f003 0302 	and.w	r3, r3, #2
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00a      	beq.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008d10:	4ba0      	ldr	r3, [pc, #640]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d16:	f023 020c 	bic.w	r2, r3, #12
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	499d      	ldr	r1, [pc, #628]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d20:	4313      	orrs	r3, r2
 8008d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00a      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008d32:	4b98      	ldr	r3, [pc, #608]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d38:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	4994      	ldr	r1, [pc, #592]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f003 0308 	and.w	r3, r3, #8
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00a      	beq.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008d54:	4b8f      	ldr	r3, [pc, #572]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	498c      	ldr	r1, [pc, #560]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d64:	4313      	orrs	r3, r2
 8008d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0310 	and.w	r3, r3, #16
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00a      	beq.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008d76:	4b87      	ldr	r3, [pc, #540]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	4983      	ldr	r1, [pc, #524]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d86:	4313      	orrs	r3, r2
 8008d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0320 	and.w	r3, r3, #32
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00a      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008d98:	4b7e      	ldr	r3, [pc, #504]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	699b      	ldr	r3, [r3, #24]
 8008da6:	497b      	ldr	r1, [pc, #492]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008da8:	4313      	orrs	r3, r2
 8008daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00a      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008dba:	4b76      	ldr	r3, [pc, #472]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dc0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	69db      	ldr	r3, [r3, #28]
 8008dc8:	4972      	ldr	r1, [pc, #456]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d00a      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008ddc:	4b6d      	ldr	r3, [pc, #436]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008de2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a1b      	ldr	r3, [r3, #32]
 8008dea:	496a      	ldr	r1, [pc, #424]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008dec:	4313      	orrs	r3, r2
 8008dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00a      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008dfe:	4b65      	ldr	r3, [pc, #404]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0c:	4961      	ldr	r1, [pc, #388]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00a      	beq.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008e20:	4b5c      	ldr	r3, [pc, #368]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008e26:	f023 0203 	bic.w	r2, r3, #3
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e2e:	4959      	ldr	r1, [pc, #356]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e30:	4313      	orrs	r3, r2
 8008e32:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00a      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008e42:	4b54      	ldr	r3, [pc, #336]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e50:	4950      	ldr	r1, [pc, #320]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e52:	4313      	orrs	r3, r2
 8008e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d015      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e64:	4b4b      	ldr	r3, [pc, #300]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e72:	4948      	ldr	r1, [pc, #288]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e74:	4313      	orrs	r3, r2
 8008e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e82:	d105      	bne.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e84:	4b43      	ldr	r3, [pc, #268]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	4a42      	ldr	r2, [pc, #264]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d015      	beq.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008e9c:	4b3d      	ldr	r3, [pc, #244]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ea2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eaa:	493a      	ldr	r1, [pc, #232]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008eba:	d105      	bne.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ebc:	4b35      	ldr	r3, [pc, #212]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	4a34      	ldr	r2, [pc, #208]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008ec2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ec6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d015      	beq.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008ed4:	4b2f      	ldr	r3, [pc, #188]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008eda:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	492c      	ldr	r1, [pc, #176]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008ef2:	d105      	bne.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ef4:	4b27      	ldr	r3, [pc, #156]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	4a26      	ldr	r2, [pc, #152]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008efa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008efe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d015      	beq.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008f0c:	4b21      	ldr	r3, [pc, #132]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f1a:	491e      	ldr	r1, [pc, #120]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008f2a:	d105      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f2c:	4b19      	ldr	r3, [pc, #100]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	4a18      	ldr	r2, [pc, #96]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f36:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d015      	beq.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008f44:	4b13      	ldr	r3, [pc, #76]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f52:	4910      	ldr	r1, [pc, #64]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f54:	4313      	orrs	r3, r2
 8008f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008f62:	d105      	bne.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f64:	4b0b      	ldr	r3, [pc, #44]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	4a0a      	ldr	r2, [pc, #40]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d018      	beq.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008f7c:	4b05      	ldr	r3, [pc, #20]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f8a:	4902      	ldr	r1, [pc, #8]	; (8008f94 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8008f92:	e001      	b.n	8008f98 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8008f94:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008fa0:	d105      	bne.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008fa2:	4b21      	ldr	r3, [pc, #132]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	4a20      	ldr	r2, [pc, #128]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fac:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d015      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008fba:	4b1b      	ldr	r3, [pc, #108]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fc0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fc8:	4917      	ldr	r1, [pc, #92]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fd8:	d105      	bne.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008fda:	4b13      	ldr	r3, [pc, #76]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	4a12      	ldr	r2, [pc, #72]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fe4:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d015      	beq.n	800901e <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8008ff4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ff8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009000:	4909      	ldr	r1, [pc, #36]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009002:	4313      	orrs	r3, r2
 8009004:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800900c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009010:	d105      	bne.n	800901e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009012:	4b05      	ldr	r3, [pc, #20]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009014:	68db      	ldr	r3, [r3, #12]
 8009016:	4a04      	ldr	r2, [pc, #16]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800901c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800901e:	7cbb      	ldrb	r3, [r7, #18]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3718      	adds	r7, #24
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}
 8009028:	40021000 	.word	0x40021000

0800902c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d101      	bne.n	800903e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e084      	b.n	8009148 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800904a:	b2db      	uxtb	r3, r3
 800904c:	2b00      	cmp	r3, #0
 800904e:	d106      	bne.n	800905e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2200      	movs	r2, #0
 8009054:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f7fb fc8d 	bl	8004978 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2202      	movs	r2, #2
 8009062:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681a      	ldr	r2, [r3, #0]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009074:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800907e:	d902      	bls.n	8009086 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009080:	2300      	movs	r3, #0
 8009082:	60fb      	str	r3, [r7, #12]
 8009084:	e002      	b.n	800908c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800908a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009094:	d007      	beq.n	80090a6 <HAL_SPI_Init+0x7a>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800909e:	d002      	beq.n	80090a6 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10b      	bne.n	80090c6 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090b6:	d903      	bls.n	80090c0 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2202      	movs	r2, #2
 80090bc:	631a      	str	r2, [r3, #48]	; 0x30
 80090be:	e002      	b.n	80090c6 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2201      	movs	r2, #1
 80090c4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	685a      	ldr	r2, [r3, #4]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	431a      	orrs	r2, r3
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	431a      	orrs	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	431a      	orrs	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80090e4:	431a      	orrs	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	69db      	ldr	r3, [r3, #28]
 80090ea:	431a      	orrs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6a1b      	ldr	r3, [r3, #32]
 80090f0:	ea42 0103 	orr.w	r1, r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	0c1b      	lsrs	r3, r3, #16
 8009106:	f003 0204 	and.w	r2, r3, #4
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910e:	431a      	orrs	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009114:	431a      	orrs	r2, r3
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	ea42 0103 	orr.w	r1, r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	68fa      	ldr	r2, [r7, #12]
 8009124:	430a      	orrs	r2, r1
 8009126:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	69da      	ldr	r2, [r3, #28]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009136:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2201      	movs	r2, #1
 8009142:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	3710      	adds	r7, #16
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b088      	sub	sp, #32
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	603b      	str	r3, [r7, #0]
 800915c:	4613      	mov	r3, r2
 800915e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009160:	2300      	movs	r3, #0
 8009162:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800916a:	2b01      	cmp	r3, #1
 800916c:	d101      	bne.n	8009172 <HAL_SPI_Transmit+0x22>
 800916e:	2302      	movs	r3, #2
 8009170:	e150      	b.n	8009414 <HAL_SPI_Transmit+0x2c4>
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2201      	movs	r2, #1
 8009176:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800917a:	f7fc fa4f 	bl	800561c <HAL_GetTick>
 800917e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009180:	88fb      	ldrh	r3, [r7, #6]
 8009182:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b01      	cmp	r3, #1
 800918e:	d002      	beq.n	8009196 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009190:	2302      	movs	r3, #2
 8009192:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009194:	e135      	b.n	8009402 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_SPI_Transmit+0x52>
 800919c:	88fb      	ldrh	r3, [r7, #6]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80091a6:	e12c      	b.n	8009402 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2203      	movs	r2, #3
 80091ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2200      	movs	r2, #0
 80091b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	88fa      	ldrh	r2, [r7, #6]
 80091c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	88fa      	ldrh	r2, [r7, #6]
 80091c6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2200      	movs	r2, #0
 80091e2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091f2:	d107      	bne.n	8009204 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009202:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800920e:	2b40      	cmp	r3, #64	; 0x40
 8009210:	d007      	beq.n	8009222 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009220:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800922a:	d94b      	bls.n	80092c4 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <HAL_SPI_Transmit+0xea>
 8009234:	8afb      	ldrh	r3, [r7, #22]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d13e      	bne.n	80092b8 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800923e:	881a      	ldrh	r2, [r3, #0]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924a:	1c9a      	adds	r2, r3, #2
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009254:	b29b      	uxth	r3, r3
 8009256:	3b01      	subs	r3, #1
 8009258:	b29a      	uxth	r2, r3
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800925e:	e02b      	b.n	80092b8 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f003 0302 	and.w	r3, r3, #2
 800926a:	2b02      	cmp	r3, #2
 800926c:	d112      	bne.n	8009294 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009272:	881a      	ldrh	r2, [r3, #0]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800927e:	1c9a      	adds	r2, r3, #2
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009288:	b29b      	uxth	r3, r3
 800928a:	3b01      	subs	r3, #1
 800928c:	b29a      	uxth	r2, r3
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009292:	e011      	b.n	80092b8 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009294:	f7fc f9c2 	bl	800561c <HAL_GetTick>
 8009298:	4602      	mov	r2, r0
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	1ad3      	subs	r3, r2, r3
 800929e:	683a      	ldr	r2, [r7, #0]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d803      	bhi.n	80092ac <HAL_SPI_Transmit+0x15c>
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092aa:	d102      	bne.n	80092b2 <HAL_SPI_Transmit+0x162>
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d102      	bne.n	80092b8 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80092b6:	e0a4      	b.n	8009402 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092bc:	b29b      	uxth	r3, r3
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1ce      	bne.n	8009260 <HAL_SPI_Transmit+0x110>
 80092c2:	e07c      	b.n	80093be <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <HAL_SPI_Transmit+0x182>
 80092cc:	8afb      	ldrh	r3, [r7, #22]
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d170      	bne.n	80093b4 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d912      	bls.n	8009302 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092e0:	881a      	ldrh	r2, [r3, #0]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ec:	1c9a      	adds	r2, r3, #2
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	3b02      	subs	r3, #2
 80092fa:	b29a      	uxth	r2, r3
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009300:	e058      	b.n	80093b4 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	330c      	adds	r3, #12
 800930c:	7812      	ldrb	r2, [r2, #0]
 800930e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009314:	1c5a      	adds	r2, r3, #1
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800931e:	b29b      	uxth	r3, r3
 8009320:	3b01      	subs	r3, #1
 8009322:	b29a      	uxth	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009328:	e044      	b.n	80093b4 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	f003 0302 	and.w	r3, r3, #2
 8009334:	2b02      	cmp	r3, #2
 8009336:	d12b      	bne.n	8009390 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800933c:	b29b      	uxth	r3, r3
 800933e:	2b01      	cmp	r3, #1
 8009340:	d912      	bls.n	8009368 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009346:	881a      	ldrh	r2, [r3, #0]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009352:	1c9a      	adds	r2, r3, #2
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b02      	subs	r3, #2
 8009360:	b29a      	uxth	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009366:	e025      	b.n	80093b4 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	330c      	adds	r3, #12
 8009372:	7812      	ldrb	r2, [r2, #0]
 8009374:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800937a:	1c5a      	adds	r2, r3, #1
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009384:	b29b      	uxth	r3, r3
 8009386:	3b01      	subs	r3, #1
 8009388:	b29a      	uxth	r2, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800938e:	e011      	b.n	80093b4 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009390:	f7fc f944 	bl	800561c <HAL_GetTick>
 8009394:	4602      	mov	r2, r0
 8009396:	69bb      	ldr	r3, [r7, #24]
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	683a      	ldr	r2, [r7, #0]
 800939c:	429a      	cmp	r2, r3
 800939e:	d803      	bhi.n	80093a8 <HAL_SPI_Transmit+0x258>
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093a6:	d102      	bne.n	80093ae <HAL_SPI_Transmit+0x25e>
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d102      	bne.n	80093b4 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80093ae:	2303      	movs	r3, #3
 80093b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80093b2:	e026      	b.n	8009402 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1b5      	bne.n	800932a <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093be:	69ba      	ldr	r2, [r7, #24]
 80093c0:	6839      	ldr	r1, [r7, #0]
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f000 f901 	bl	80095ca <SPI_EndRxTxTransaction>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d002      	beq.n	80093d4 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2220      	movs	r2, #32
 80093d2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d10a      	bne.n	80093f2 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093dc:	2300      	movs	r3, #0
 80093de:	613b      	str	r3, [r7, #16]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	68db      	ldr	r3, [r3, #12]
 80093e6:	613b      	str	r3, [r7, #16]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	613b      	str	r3, [r7, #16]
 80093f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d002      	beq.n	8009400 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	77fb      	strb	r3, [r7, #31]
 80093fe:	e000      	b.n	8009402 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8009400:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2201      	movs	r2, #1
 8009406:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009412:	7ffb      	ldrb	r3, [r7, #31]
}
 8009414:	4618      	mov	r0, r3
 8009416:	3720      	adds	r7, #32
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	603b      	str	r3, [r7, #0]
 8009428:	4613      	mov	r3, r2
 800942a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800942c:	e04c      	b.n	80094c8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009434:	d048      	beq.n	80094c8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009436:	f7fc f8f1 	bl	800561c <HAL_GetTick>
 800943a:	4602      	mov	r2, r0
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	429a      	cmp	r2, r3
 8009444:	d902      	bls.n	800944c <SPI_WaitFlagStateUntilTimeout+0x30>
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d13d      	bne.n	80094c8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	685a      	ldr	r2, [r3, #4]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800945a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009464:	d111      	bne.n	800948a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800946e:	d004      	beq.n	800947a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009478:	d107      	bne.n	800948a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009488:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800948e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009492:	d10f      	bne.n	80094b4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80094b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80094c4:	2303      	movs	r3, #3
 80094c6:	e00f      	b.n	80094e8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689a      	ldr	r2, [r3, #8]
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	4013      	ands	r3, r2
 80094d2:	68ba      	ldr	r2, [r7, #8]
 80094d4:	429a      	cmp	r2, r3
 80094d6:	bf0c      	ite	eq
 80094d8:	2301      	moveq	r3, #1
 80094da:	2300      	movne	r3, #0
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	461a      	mov	r2, r3
 80094e0:	79fb      	ldrb	r3, [r7, #7]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d1a3      	bne.n	800942e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80094e6:	2300      	movs	r3, #0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3710      	adds	r7, #16
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
 80094fc:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80094fe:	e057      	b.n	80095b0 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009506:	d106      	bne.n	8009516 <SPI_WaitFifoStateUntilTimeout+0x26>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d103      	bne.n	8009516 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	330c      	adds	r3, #12
 8009514:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800951c:	d048      	beq.n	80095b0 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800951e:	f7fc f87d 	bl	800561c <HAL_GetTick>
 8009522:	4602      	mov	r2, r0
 8009524:	69bb      	ldr	r3, [r7, #24]
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	683a      	ldr	r2, [r7, #0]
 800952a:	429a      	cmp	r2, r3
 800952c:	d902      	bls.n	8009534 <SPI_WaitFifoStateUntilTimeout+0x44>
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d13d      	bne.n	80095b0 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009542:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800954c:	d111      	bne.n	8009572 <SPI_WaitFifoStateUntilTimeout+0x82>
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009556:	d004      	beq.n	8009562 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009560:	d107      	bne.n	8009572 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009570:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009576:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800957a:	d10f      	bne.n	800959c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800958a:	601a      	str	r2, [r3, #0]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800959a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80095ac:	2303      	movs	r3, #3
 80095ae:	e008      	b.n	80095c2 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	689a      	ldr	r2, [r3, #8]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	4013      	ands	r3, r2
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	429a      	cmp	r2, r3
 80095be:	d19f      	bne.n	8009500 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b086      	sub	sp, #24
 80095ce:	af02      	add	r7, sp, #8
 80095d0:	60f8      	str	r0, [r7, #12]
 80095d2:	60b9      	str	r1, [r7, #8]
 80095d4:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	2200      	movs	r2, #0
 80095de:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f7ff ff84 	bl	80094f0 <SPI_WaitFifoStateUntilTimeout>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d007      	beq.n	80095fe <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095f2:	f043 0220 	orr.w	r2, r3, #32
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e027      	b.n	800964e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	2200      	movs	r2, #0
 8009606:	2180      	movs	r1, #128	; 0x80
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f7ff ff07 	bl	800941c <SPI_WaitFlagStateUntilTimeout>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d007      	beq.n	8009624 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009618:	f043 0220 	orr.w	r2, r3, #32
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009620:	2303      	movs	r3, #3
 8009622:	e014      	b.n	800964e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	9300      	str	r3, [sp, #0]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	2200      	movs	r2, #0
 800962c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f7ff ff5d 	bl	80094f0 <SPI_WaitFifoStateUntilTimeout>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d007      	beq.n	800964c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009640:	f043 0220 	orr.w	r2, r3, #32
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009648:	2303      	movs	r3, #3
 800964a:	e000      	b.n	800964e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3710      	adds	r7, #16
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b082      	sub	sp, #8
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e049      	b.n	80096fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800966e:	b2db      	uxtb	r3, r3
 8009670:	2b00      	cmp	r3, #0
 8009672:	d106      	bne.n	8009682 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f7fb fe7b 	bl	8005378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2202      	movs	r2, #2
 8009686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	3304      	adds	r3, #4
 8009692:	4619      	mov	r1, r3
 8009694:	4610      	mov	r0, r2
 8009696:	f000 fc51 	bl	8009f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096fa:	2300      	movs	r3, #0
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009712:	b2db      	uxtb	r3, r3
 8009714:	2b01      	cmp	r3, #1
 8009716:	d001      	beq.n	800971c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e019      	b.n	8009750 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2202      	movs	r2, #2
 8009720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	689a      	ldr	r2, [r3, #8]
 800972a:	4b0c      	ldr	r3, [pc, #48]	; (800975c <HAL_TIM_Base_Start+0x58>)
 800972c:	4013      	ands	r3, r2
 800972e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2b06      	cmp	r3, #6
 8009734:	d00b      	beq.n	800974e <HAL_TIM_Base_Start+0x4a>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800973c:	d007      	beq.n	800974e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f042 0201 	orr.w	r2, r2, #1
 800974c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3714      	adds	r7, #20
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr
 800975c:	00010007 	.word	0x00010007

08009760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009760:	b480      	push	{r7}
 8009762:	b085      	sub	sp, #20
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800976e:	b2db      	uxtb	r3, r3
 8009770:	2b01      	cmp	r3, #1
 8009772:	d001      	beq.n	8009778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e021      	b.n	80097bc <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68da      	ldr	r2, [r3, #12]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f042 0201 	orr.w	r2, r2, #1
 800978e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689a      	ldr	r2, [r3, #8]
 8009796:	4b0c      	ldr	r3, [pc, #48]	; (80097c8 <HAL_TIM_Base_Start_IT+0x68>)
 8009798:	4013      	ands	r3, r2
 800979a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2b06      	cmp	r3, #6
 80097a0:	d00b      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x5a>
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097a8:	d007      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f042 0201 	orr.w	r2, r2, #1
 80097b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3714      	adds	r7, #20
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr
 80097c8:	00010007 	.word	0x00010007

080097cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	68da      	ldr	r2, [r3, #12]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0201 	bic.w	r2, r2, #1
 80097e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	6a1a      	ldr	r2, [r3, #32]
 80097ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80097ee:	4013      	ands	r3, r2
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d10f      	bne.n	8009814 <HAL_TIM_Base_Stop_IT+0x48>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	6a1a      	ldr	r2, [r3, #32]
 80097fa:	f244 4344 	movw	r3, #17476	; 0x4444
 80097fe:	4013      	ands	r3, r2
 8009800:	2b00      	cmp	r3, #0
 8009802:	d107      	bne.n	8009814 <HAL_TIM_Base_Stop_IT+0x48>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f022 0201 	bic.w	r2, r2, #1
 8009812:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	370c      	adds	r7, #12
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr

0800982a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b086      	sub	sp, #24
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
 8009832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d101      	bne.n	800983e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e097      	b.n	800996e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	d106      	bne.n	8009858 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f7fb fd34 	bl	80052c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2202      	movs	r2, #2
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	6812      	ldr	r2, [r2, #0]
 800986a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800986e:	f023 0307 	bic.w	r3, r3, #7
 8009872:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	3304      	adds	r3, #4
 800987c:	4619      	mov	r1, r3
 800987e:	4610      	mov	r0, r2
 8009880:	f000 fb5c 	bl	8009f3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	699b      	ldr	r3, [r3, #24]
 8009892:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	6a1b      	ldr	r3, [r3, #32]
 800989a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	697a      	ldr	r2, [r7, #20]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ac:	f023 0303 	bic.w	r3, r3, #3
 80098b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	689a      	ldr	r2, [r3, #8]
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	699b      	ldr	r3, [r3, #24]
 80098ba:	021b      	lsls	r3, r3, #8
 80098bc:	4313      	orrs	r3, r2
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80098ca:	f023 030c 	bic.w	r3, r3, #12
 80098ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80098d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80098da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	68da      	ldr	r2, [r3, #12]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	021b      	lsls	r3, r3, #8
 80098e6:	4313      	orrs	r3, r2
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	4313      	orrs	r3, r2
 80098ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	691b      	ldr	r3, [r3, #16]
 80098f2:	011a      	lsls	r2, r3, #4
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	031b      	lsls	r3, r3, #12
 80098fa:	4313      	orrs	r3, r2
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	4313      	orrs	r3, r2
 8009900:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009908:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009910:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	685a      	ldr	r2, [r3, #4]
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	011b      	lsls	r3, r3, #4
 800991c:	4313      	orrs	r3, r2
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	4313      	orrs	r3, r2
 8009922:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	68fa      	ldr	r2, [r7, #12]
 800993a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	3718      	adds	r7, #24
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b082      	sub	sp, #8
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	f003 0302 	and.w	r3, r3, #2
 8009988:	2b02      	cmp	r3, #2
 800998a:	d122      	bne.n	80099d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	f003 0302 	and.w	r3, r3, #2
 8009996:	2b02      	cmp	r3, #2
 8009998:	d11b      	bne.n	80099d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f06f 0202 	mvn.w	r2, #2
 80099a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	699b      	ldr	r3, [r3, #24]
 80099b0:	f003 0303 	and.w	r3, r3, #3
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d003      	beq.n	80099c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 faa1 	bl	8009f00 <HAL_TIM_IC_CaptureCallback>
 80099be:	e005      	b.n	80099cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 fa93 	bl	8009eec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 faa4 	bl	8009f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	f003 0304 	and.w	r3, r3, #4
 80099dc:	2b04      	cmp	r3, #4
 80099de:	d122      	bne.n	8009a26 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68db      	ldr	r3, [r3, #12]
 80099e6:	f003 0304 	and.w	r3, r3, #4
 80099ea:	2b04      	cmp	r3, #4
 80099ec:	d11b      	bne.n	8009a26 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f06f 0204 	mvn.w	r2, #4
 80099f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2202      	movs	r2, #2
 80099fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d003      	beq.n	8009a14 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 fa77 	bl	8009f00 <HAL_TIM_IC_CaptureCallback>
 8009a12:	e005      	b.n	8009a20 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fa69 	bl	8009eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 fa7a 	bl	8009f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	f003 0308 	and.w	r3, r3, #8
 8009a30:	2b08      	cmp	r3, #8
 8009a32:	d122      	bne.n	8009a7a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	f003 0308 	and.w	r3, r3, #8
 8009a3e:	2b08      	cmp	r3, #8
 8009a40:	d11b      	bne.n	8009a7a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f06f 0208 	mvn.w	r2, #8
 8009a4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2204      	movs	r2, #4
 8009a50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	69db      	ldr	r3, [r3, #28]
 8009a58:	f003 0303 	and.w	r3, r3, #3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d003      	beq.n	8009a68 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f000 fa4d 	bl	8009f00 <HAL_TIM_IC_CaptureCallback>
 8009a66:	e005      	b.n	8009a74 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fa3f 	bl	8009eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fa50 	bl	8009f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	f003 0310 	and.w	r3, r3, #16
 8009a84:	2b10      	cmp	r3, #16
 8009a86:	d122      	bne.n	8009ace <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	f003 0310 	and.w	r3, r3, #16
 8009a92:	2b10      	cmp	r3, #16
 8009a94:	d11b      	bne.n	8009ace <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f06f 0210 	mvn.w	r2, #16
 8009a9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2208      	movs	r2, #8
 8009aa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	69db      	ldr	r3, [r3, #28]
 8009aac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d003      	beq.n	8009abc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fa23 	bl	8009f00 <HAL_TIM_IC_CaptureCallback>
 8009aba:	e005      	b.n	8009ac8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fa15 	bl	8009eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 fa26 	bl	8009f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	f003 0301 	and.w	r3, r3, #1
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d10e      	bne.n	8009afa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	68db      	ldr	r3, [r3, #12]
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d107      	bne.n	8009afa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f06f 0201 	mvn.w	r2, #1
 8009af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f9ef 	bl	8009ed8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b04:	2b80      	cmp	r3, #128	; 0x80
 8009b06:	d10e      	bne.n	8009b26 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b12:	2b80      	cmp	r3, #128	; 0x80
 8009b14:	d107      	bne.n	8009b26 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fd5d 	bl	800a5e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b34:	d10e      	bne.n	8009b54 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b40:	2b80      	cmp	r3, #128	; 0x80
 8009b42:	d107      	bne.n	8009b54 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 fd50 	bl	800a5f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5e:	2b40      	cmp	r3, #64	; 0x40
 8009b60:	d10e      	bne.n	8009b80 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	68db      	ldr	r3, [r3, #12]
 8009b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b6c:	2b40      	cmp	r3, #64	; 0x40
 8009b6e:	d107      	bne.n	8009b80 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 f9d4 	bl	8009f28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	691b      	ldr	r3, [r3, #16]
 8009b86:	f003 0320 	and.w	r3, r3, #32
 8009b8a:	2b20      	cmp	r3, #32
 8009b8c:	d10e      	bne.n	8009bac <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	f003 0320 	and.w	r3, r3, #32
 8009b98:	2b20      	cmp	r3, #32
 8009b9a:	d107      	bne.n	8009bac <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f06f 0220 	mvn.w	r2, #32
 8009ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 fd10 	bl	800a5cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009bba:	d10f      	bne.n	8009bdc <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009bca:	d107      	bne.n	8009bdc <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 fd16 	bl	800a608 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	691b      	ldr	r3, [r3, #16]
 8009be2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009be6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009bea:	d10f      	bne.n	8009c0c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009bf6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009bfa:	d107      	bne.n	8009c0c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8009c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fd08 	bl	800a61c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	691b      	ldr	r3, [r3, #16]
 8009c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c1a:	d10f      	bne.n	8009c3c <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c2a:	d107      	bne.n	8009c3c <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8009c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fcfa 	bl	800a630 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	691b      	ldr	r3, [r3, #16]
 8009c42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009c4a:	d10f      	bne.n	8009c6c <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009c5a:	d107      	bne.n	8009c6c <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8009c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fcec 	bl	800a644 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c6c:	bf00      	nop
 8009c6e:	3708      	adds	r7, #8
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b084      	sub	sp, #16
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d101      	bne.n	8009c8c <HAL_TIM_ConfigClockSource+0x18>
 8009c88:	2302      	movs	r3, #2
 8009c8a:	e0d2      	b.n	8009e32 <HAL_TIM_ConfigClockSource+0x1be>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2201      	movs	r2, #1
 8009c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2202      	movs	r2, #2
 8009c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	689b      	ldr	r3, [r3, #8]
 8009ca2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8009caa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009cae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cb6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68fa      	ldr	r2, [r7, #12]
 8009cbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cc8:	f000 80a9 	beq.w	8009e1e <HAL_TIM_ConfigClockSource+0x1aa>
 8009ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cd0:	d81a      	bhi.n	8009d08 <HAL_TIM_ConfigClockSource+0x94>
 8009cd2:	2b30      	cmp	r3, #48	; 0x30
 8009cd4:	f000 809a 	beq.w	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009cd8:	2b30      	cmp	r3, #48	; 0x30
 8009cda:	d809      	bhi.n	8009cf0 <HAL_TIM_ConfigClockSource+0x7c>
 8009cdc:	2b10      	cmp	r3, #16
 8009cde:	f000 8095 	beq.w	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009ce2:	2b20      	cmp	r3, #32
 8009ce4:	f000 8092 	beq.w	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	f000 808f 	beq.w	8009e0c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009cee:	e097      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009cf0:	2b50      	cmp	r3, #80	; 0x50
 8009cf2:	d05b      	beq.n	8009dac <HAL_TIM_ConfigClockSource+0x138>
 8009cf4:	2b50      	cmp	r3, #80	; 0x50
 8009cf6:	d802      	bhi.n	8009cfe <HAL_TIM_ConfigClockSource+0x8a>
 8009cf8:	2b40      	cmp	r3, #64	; 0x40
 8009cfa:	d077      	beq.n	8009dec <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009cfc:	e090      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009cfe:	2b60      	cmp	r3, #96	; 0x60
 8009d00:	d064      	beq.n	8009dcc <HAL_TIM_ConfigClockSource+0x158>
 8009d02:	2b70      	cmp	r3, #112	; 0x70
 8009d04:	d028      	beq.n	8009d58 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 8009d06:	e08b      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009d08:	4a4c      	ldr	r2, [pc, #304]	; (8009e3c <HAL_TIM_ConfigClockSource+0x1c8>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d07e      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009d0e:	4a4b      	ldr	r2, [pc, #300]	; (8009e3c <HAL_TIM_ConfigClockSource+0x1c8>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d810      	bhi.n	8009d36 <HAL_TIM_ConfigClockSource+0xc2>
 8009d14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d18:	d078      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009d1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d1e:	d803      	bhi.n	8009d28 <HAL_TIM_ConfigClockSource+0xb4>
 8009d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d24:	d02f      	beq.n	8009d86 <HAL_TIM_ConfigClockSource+0x112>
      break;
 8009d26:	e07b      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009d28:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009d2c:	d06e      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009d2e:	4a44      	ldr	r2, [pc, #272]	; (8009e40 <HAL_TIM_ConfigClockSource+0x1cc>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d06b      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009d34:	e074      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009d36:	4a43      	ldr	r2, [pc, #268]	; (8009e44 <HAL_TIM_ConfigClockSource+0x1d0>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d067      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009d3c:	4a41      	ldr	r2, [pc, #260]	; (8009e44 <HAL_TIM_ConfigClockSource+0x1d0>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d803      	bhi.n	8009d4a <HAL_TIM_ConfigClockSource+0xd6>
 8009d42:	4a41      	ldr	r2, [pc, #260]	; (8009e48 <HAL_TIM_ConfigClockSource+0x1d4>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d061      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009d48:	e06a      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009d4a:	4a40      	ldr	r2, [pc, #256]	; (8009e4c <HAL_TIM_ConfigClockSource+0x1d8>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d05d      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
 8009d50:	4a3f      	ldr	r2, [pc, #252]	; (8009e50 <HAL_TIM_ConfigClockSource+0x1dc>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d05a      	beq.n	8009e0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009d56:	e063      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6818      	ldr	r0, [r3, #0]
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	6899      	ldr	r1, [r3, #8]
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	685a      	ldr	r2, [r3, #4]
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	68db      	ldr	r3, [r3, #12]
 8009d68:	f000 fac8 	bl	800a2fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	689b      	ldr	r3, [r3, #8]
 8009d72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009d7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	609a      	str	r2, [r3, #8]
      break;
 8009d84:	e04c      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6818      	ldr	r0, [r3, #0]
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	6899      	ldr	r1, [r3, #8]
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	685a      	ldr	r2, [r3, #4]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	68db      	ldr	r3, [r3, #12]
 8009d96:	f000 fab1 	bl	800a2fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	689a      	ldr	r2, [r3, #8]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009da8:	609a      	str	r2, [r3, #8]
      break;
 8009daa:	e039      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6818      	ldr	r0, [r3, #0]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	6859      	ldr	r1, [r3, #4]
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	461a      	mov	r2, r3
 8009dba:	f000 fa23 	bl	800a204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2150      	movs	r1, #80	; 0x50
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f000 fa7c 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009dca:	e029      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6818      	ldr	r0, [r3, #0]
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	6859      	ldr	r1, [r3, #4]
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	461a      	mov	r2, r3
 8009dda:	f000 fa42 	bl	800a262 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2160      	movs	r1, #96	; 0x60
 8009de4:	4618      	mov	r0, r3
 8009de6:	f000 fa6c 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009dea:	e019      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6818      	ldr	r0, [r3, #0]
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	6859      	ldr	r1, [r3, #4]
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	f000 fa03 	bl	800a204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2140      	movs	r1, #64	; 0x40
 8009e04:	4618      	mov	r0, r3
 8009e06:	f000 fa5c 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009e0a:	e009      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4619      	mov	r1, r3
 8009e16:	4610      	mov	r0, r2
 8009e18:	f000 fa53 	bl	800a2c2 <TIM_ITRx_SetConfig>
      break;
 8009e1c:	e000      	b.n	8009e20 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 8009e1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2201      	movs	r2, #1
 8009e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	00100030 	.word	0x00100030
 8009e40:	00100020 	.word	0x00100020
 8009e44:	00100050 	.word	0x00100050
 8009e48:	00100040 	.word	0x00100040
 8009e4c:	00100060 	.word	0x00100060
 8009e50:	00100070 	.word	0x00100070

08009e54 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b082      	sub	sp, #8
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d101      	bne.n	8009e6c <HAL_TIM_SlaveConfigSynchro+0x18>
 8009e68:	2302      	movs	r3, #2
 8009e6a:	e031      	b.n	8009ed0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2202      	movs	r2, #2
 8009e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009e7c:	6839      	ldr	r1, [r7, #0]
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 f904 	bl	800a08c <TIM_SlaveTimer_SetConfig>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d009      	beq.n	8009e9e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2200      	movs	r2, #0
 8009e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e018      	b.n	8009ed0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	68da      	ldr	r2, [r3, #12]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eac:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68da      	ldr	r2, [r3, #12]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009ebc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ece:	2300      	movs	r3, #0
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3708      	adds	r7, #8
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}

08009ed8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b083      	sub	sp, #12
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009ee0:	bf00      	nop
 8009ee2:	370c      	adds	r7, #12
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009ef4:	bf00      	nop
 8009ef6:	370c      	adds	r7, #12
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr

08009f00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009f08:	bf00      	nop
 8009f0a:	370c      	adds	r7, #12
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr

08009f14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b085      	sub	sp, #20
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	4a46      	ldr	r2, [pc, #280]	; (800a068 <TIM_Base_SetConfig+0x12c>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d017      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f5a:	d013      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	4a43      	ldr	r2, [pc, #268]	; (800a06c <TIM_Base_SetConfig+0x130>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d00f      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a42      	ldr	r2, [pc, #264]	; (800a070 <TIM_Base_SetConfig+0x134>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d00b      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4a41      	ldr	r2, [pc, #260]	; (800a074 <TIM_Base_SetConfig+0x138>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d007      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	4a40      	ldr	r2, [pc, #256]	; (800a078 <TIM_Base_SetConfig+0x13c>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d003      	beq.n	8009f84 <TIM_Base_SetConfig+0x48>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a3f      	ldr	r2, [pc, #252]	; (800a07c <TIM_Base_SetConfig+0x140>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d108      	bne.n	8009f96 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	4a33      	ldr	r2, [pc, #204]	; (800a068 <TIM_Base_SetConfig+0x12c>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d023      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fa4:	d01f      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	4a30      	ldr	r2, [pc, #192]	; (800a06c <TIM_Base_SetConfig+0x130>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d01b      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	4a2f      	ldr	r2, [pc, #188]	; (800a070 <TIM_Base_SetConfig+0x134>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d017      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	4a2e      	ldr	r2, [pc, #184]	; (800a074 <TIM_Base_SetConfig+0x138>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d013      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4a2d      	ldr	r2, [pc, #180]	; (800a078 <TIM_Base_SetConfig+0x13c>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d00f      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	4a2d      	ldr	r2, [pc, #180]	; (800a080 <TIM_Base_SetConfig+0x144>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d00b      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4a2c      	ldr	r2, [pc, #176]	; (800a084 <TIM_Base_SetConfig+0x148>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d007      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	4a2b      	ldr	r2, [pc, #172]	; (800a088 <TIM_Base_SetConfig+0x14c>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d003      	beq.n	8009fe6 <TIM_Base_SetConfig+0xaa>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4a26      	ldr	r2, [pc, #152]	; (800a07c <TIM_Base_SetConfig+0x140>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d108      	bne.n	8009ff8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	68fa      	ldr	r2, [r7, #12]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	695b      	ldr	r3, [r3, #20]
 800a002:	4313      	orrs	r3, r2
 800a004:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	689a      	ldr	r2, [r3, #8]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a12      	ldr	r2, [pc, #72]	; (800a068 <TIM_Base_SetConfig+0x12c>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d013      	beq.n	800a04c <TIM_Base_SetConfig+0x110>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4a14      	ldr	r2, [pc, #80]	; (800a078 <TIM_Base_SetConfig+0x13c>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d00f      	beq.n	800a04c <TIM_Base_SetConfig+0x110>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	4a14      	ldr	r2, [pc, #80]	; (800a080 <TIM_Base_SetConfig+0x144>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d00b      	beq.n	800a04c <TIM_Base_SetConfig+0x110>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4a13      	ldr	r2, [pc, #76]	; (800a084 <TIM_Base_SetConfig+0x148>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d007      	beq.n	800a04c <TIM_Base_SetConfig+0x110>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	4a12      	ldr	r2, [pc, #72]	; (800a088 <TIM_Base_SetConfig+0x14c>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d003      	beq.n	800a04c <TIM_Base_SetConfig+0x110>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a0d      	ldr	r2, [pc, #52]	; (800a07c <TIM_Base_SetConfig+0x140>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d103      	bne.n	800a054 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	691a      	ldr	r2, [r3, #16]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2201      	movs	r2, #1
 800a058:	615a      	str	r2, [r3, #20]
}
 800a05a:	bf00      	nop
 800a05c:	3714      	adds	r7, #20
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	40012c00 	.word	0x40012c00
 800a06c:	40000400 	.word	0x40000400
 800a070:	40000800 	.word	0x40000800
 800a074:	40000c00 	.word	0x40000c00
 800a078:	40013400 	.word	0x40013400
 800a07c:	40015000 	.word	0x40015000
 800a080:	40014000 	.word	0x40014000
 800a084:	40014400 	.word	0x40014400
 800a088:	40014800 	.word	0x40014800

0800a08c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a0a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0a8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	697a      	ldr	r2, [r7, #20]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0ba:	f023 0307 	bic.w	r3, r3, #7
 800a0be:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	2b70      	cmp	r3, #112	; 0x70
 800a0d8:	d034      	beq.n	800a144 <TIM_SlaveTimer_SetConfig+0xb8>
 800a0da:	2b70      	cmp	r3, #112	; 0x70
 800a0dc:	d811      	bhi.n	800a102 <TIM_SlaveTimer_SetConfig+0x76>
 800a0de:	2b30      	cmp	r3, #48	; 0x30
 800a0e0:	d07d      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a0e2:	2b30      	cmp	r3, #48	; 0x30
 800a0e4:	d806      	bhi.n	800a0f4 <TIM_SlaveTimer_SetConfig+0x68>
 800a0e6:	2b10      	cmp	r3, #16
 800a0e8:	d079      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a0ea:	2b20      	cmp	r3, #32
 800a0ec:	d077      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d075      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800a0f2:	e075      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a0f4:	2b50      	cmp	r3, #80	; 0x50
 800a0f6:	d05e      	beq.n	800a1b6 <TIM_SlaveTimer_SetConfig+0x12a>
 800a0f8:	2b60      	cmp	r3, #96	; 0x60
 800a0fa:	d066      	beq.n	800a1ca <TIM_SlaveTimer_SetConfig+0x13e>
 800a0fc:	2b40      	cmp	r3, #64	; 0x40
 800a0fe:	d02c      	beq.n	800a15a <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800a100:	e06e      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a102:	4a3a      	ldr	r2, [pc, #232]	; (800a1ec <TIM_SlaveTimer_SetConfig+0x160>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d06a      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a108:	4a38      	ldr	r2, [pc, #224]	; (800a1ec <TIM_SlaveTimer_SetConfig+0x160>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d809      	bhi.n	800a122 <TIM_SlaveTimer_SetConfig+0x96>
 800a10e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a112:	d064      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a114:	4a36      	ldr	r2, [pc, #216]	; (800a1f0 <TIM_SlaveTimer_SetConfig+0x164>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d061      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a11a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a11e:	d05e      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a120:	e05e      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a122:	4a34      	ldr	r2, [pc, #208]	; (800a1f4 <TIM_SlaveTimer_SetConfig+0x168>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d05a      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a128:	4a32      	ldr	r2, [pc, #200]	; (800a1f4 <TIM_SlaveTimer_SetConfig+0x168>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d803      	bhi.n	800a136 <TIM_SlaveTimer_SetConfig+0xaa>
 800a12e:	4a32      	ldr	r2, [pc, #200]	; (800a1f8 <TIM_SlaveTimer_SetConfig+0x16c>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d054      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a134:	e054      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a136:	4a31      	ldr	r2, [pc, #196]	; (800a1fc <TIM_SlaveTimer_SetConfig+0x170>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d050      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
 800a13c:	4a30      	ldr	r2, [pc, #192]	; (800a200 <TIM_SlaveTimer_SetConfig+0x174>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d04d      	beq.n	800a1de <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a142:	e04d      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6818      	ldr	r0, [r3, #0]
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	68d9      	ldr	r1, [r3, #12]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	689a      	ldr	r2, [r3, #8]
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	691b      	ldr	r3, [r3, #16]
 800a154:	f000 f8d2 	bl	800a2fc <TIM_ETR_SetConfig>
      break;
 800a158:	e042      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	2b05      	cmp	r3, #5
 800a160:	d004      	beq.n	800a16c <TIM_SlaveTimer_SetConfig+0xe0>
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800a16a:	d101      	bne.n	800a170 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e038      	b.n	800a1e2 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	6a1b      	ldr	r3, [r3, #32]
 800a176:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6a1a      	ldr	r2, [r3, #32]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f022 0201 	bic.w	r2, r2, #1
 800a186:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	699b      	ldr	r3, [r3, #24]
 800a18e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a196:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	011b      	lsls	r3, r3, #4
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	621a      	str	r2, [r3, #32]
      break;
 800a1b4:	e014      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6818      	ldr	r0, [r3, #0]
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	6899      	ldr	r1, [r3, #8]
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f000 f81e 	bl	800a204 <TIM_TI1_ConfigInputStage>
      break;
 800a1c8:	e00a      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6818      	ldr	r0, [r3, #0]
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	6899      	ldr	r1, [r3, #8]
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	f000 f843 	bl	800a262 <TIM_TI2_ConfigInputStage>
      break;
 800a1dc:	e000      	b.n	800a1e0 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800a1de:	bf00      	nop
  }
  return HAL_OK;
 800a1e0:	2300      	movs	r3, #0
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3718      	adds	r7, #24
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	00100030 	.word	0x00100030
 800a1f0:	00100020 	.word	0x00100020
 800a1f4:	00100050 	.word	0x00100050
 800a1f8:	00100040 	.word	0x00100040
 800a1fc:	00100060 	.word	0x00100060
 800a200:	00100070 	.word	0x00100070

0800a204 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a204:	b480      	push	{r7}
 800a206:	b087      	sub	sp, #28
 800a208:	af00      	add	r7, sp, #0
 800a20a:	60f8      	str	r0, [r7, #12]
 800a20c:	60b9      	str	r1, [r7, #8]
 800a20e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6a1b      	ldr	r3, [r3, #32]
 800a214:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6a1b      	ldr	r3, [r3, #32]
 800a21a:	f023 0201 	bic.w	r2, r3, #1
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a22e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	011b      	lsls	r3, r3, #4
 800a234:	693a      	ldr	r2, [r7, #16]
 800a236:	4313      	orrs	r3, r2
 800a238:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f023 030a 	bic.w	r3, r3, #10
 800a240:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	4313      	orrs	r3, r2
 800a248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	693a      	ldr	r2, [r7, #16]
 800a24e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	621a      	str	r2, [r3, #32]
}
 800a256:	bf00      	nop
 800a258:	371c      	adds	r7, #28
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a262:	b480      	push	{r7}
 800a264:	b087      	sub	sp, #28
 800a266:	af00      	add	r7, sp, #0
 800a268:	60f8      	str	r0, [r7, #12]
 800a26a:	60b9      	str	r1, [r7, #8]
 800a26c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	6a1b      	ldr	r3, [r3, #32]
 800a272:	f023 0210 	bic.w	r2, r3, #16
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6a1b      	ldr	r3, [r3, #32]
 800a284:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a28c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	031b      	lsls	r3, r3, #12
 800a292:	697a      	ldr	r2, [r7, #20]
 800a294:	4313      	orrs	r3, r2
 800a296:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a29e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	011b      	lsls	r3, r3, #4
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	697a      	ldr	r2, [r7, #20]
 800a2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	693a      	ldr	r2, [r7, #16]
 800a2b4:	621a      	str	r2, [r3, #32]
}
 800a2b6:	bf00      	nop
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b085      	sub	sp, #20
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	689b      	ldr	r3, [r3, #8]
 800a2d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a2d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2de:	683a      	ldr	r2, [r7, #0]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	f043 0307 	orr.w	r3, r3, #7
 800a2e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	609a      	str	r2, [r3, #8]
}
 800a2f0:	bf00      	nop
 800a2f2:	3714      	adds	r7, #20
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b087      	sub	sp, #28
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
 800a308:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a316:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	021a      	lsls	r2, r3, #8
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	431a      	orrs	r2, r3
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	4313      	orrs	r3, r2
 800a324:	697a      	ldr	r2, [r7, #20]
 800a326:	4313      	orrs	r3, r2
 800a328:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	697a      	ldr	r2, [r7, #20]
 800a32e:	609a      	str	r2, [r3, #8]
}
 800a330:	bf00      	nop
 800a332:	371c      	adds	r7, #28
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d101      	bne.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a350:	2302      	movs	r3, #2
 800a352:	e074      	b.n	800a43e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2202      	movs	r2, #2
 800a360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a34      	ldr	r2, [pc, #208]	; (800a44c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d009      	beq.n	800a392 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a33      	ldr	r2, [pc, #204]	; (800a450 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d004      	beq.n	800a392 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a31      	ldr	r2, [pc, #196]	; (800a454 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d108      	bne.n	800a3a4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a398:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	68fa      	ldr	r2, [r7, #12]
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a3aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a21      	ldr	r2, [pc, #132]	; (800a44c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d022      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3d4:	d01d      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a1f      	ldr	r2, [pc, #124]	; (800a458 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d018      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a1d      	ldr	r2, [pc, #116]	; (800a45c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d013      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a1c      	ldr	r2, [pc, #112]	; (800a460 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d00e      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a15      	ldr	r2, [pc, #84]	; (800a450 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d009      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a18      	ldr	r2, [pc, #96]	; (800a464 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d004      	beq.n	800a412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a11      	ldr	r2, [pc, #68]	; (800a454 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d10c      	bne.n	800a42c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a418:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	68ba      	ldr	r2, [r7, #8]
 800a420:	4313      	orrs	r3, r2
 800a422:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2201      	movs	r2, #1
 800a430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3714      	adds	r7, #20
 800a442:	46bd      	mov	sp, r7
 800a444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop
 800a44c:	40012c00 	.word	0x40012c00
 800a450:	40013400 	.word	0x40013400
 800a454:	40015000 	.word	0x40015000
 800a458:	40000400 	.word	0x40000400
 800a45c:	40000800 	.word	0x40000800
 800a460:	40000c00 	.word	0x40000c00
 800a464:	40014000 	.word	0x40014000

0800a468 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a472:	2300      	movs	r3, #0
 800a474:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d101      	bne.n	800a484 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a480:	2302      	movs	r3, #2
 800a482:	e096      	b.n	800a5b2 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2201      	movs	r2, #1
 800a488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	68db      	ldr	r3, [r3, #12]
 800a496:	4313      	orrs	r3, r2
 800a498:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	699b      	ldr	r3, [r3, #24]
 800a4f8:	041b      	lsls	r3, r3, #16
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a2f      	ldr	r2, [pc, #188]	; (800a5c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d009      	beq.n	800a51c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a2d      	ldr	r2, [pc, #180]	; (800a5c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d004      	beq.n	800a51c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a2c      	ldr	r2, [pc, #176]	; (800a5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d106      	bne.n	800a52a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	69db      	ldr	r3, [r3, #28]
 800a526:	4313      	orrs	r3, r2
 800a528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4a24      	ldr	r2, [pc, #144]	; (800a5c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a530:	4293      	cmp	r3, r2
 800a532:	d009      	beq.n	800a548 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a22      	ldr	r2, [pc, #136]	; (800a5c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d004      	beq.n	800a548 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a21      	ldr	r2, [pc, #132]	; (800a5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d12b      	bne.n	800a5a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a552:	051b      	lsls	r3, r3, #20
 800a554:	4313      	orrs	r3, r2
 800a556:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	4313      	orrs	r3, r2
 800a564:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a570:	4313      	orrs	r3, r2
 800a572:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a11      	ldr	r2, [pc, #68]	; (800a5c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d009      	beq.n	800a592 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a10      	ldr	r2, [pc, #64]	; (800a5c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d004      	beq.n	800a592 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a0e      	ldr	r2, [pc, #56]	; (800a5c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d106      	bne.n	800a5a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a59c:	4313      	orrs	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3714      	adds	r7, #20
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop
 800a5c0:	40012c00 	.word	0x40012c00
 800a5c4:	40013400 	.word	0x40013400
 800a5c8:	40015000 	.word	0x40015000

0800a5cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a5d4:	bf00      	nop
 800a5d6:	370c      	adds	r7, #12
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr

0800a5e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a5e8:	bf00      	nop
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b083      	sub	sp, #12
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a5fc:	bf00      	nop
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a638:	bf00      	nop
 800a63a:	370c      	adds	r7, #12
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <LL_EXTI_EnableIT_0_31>:
{
 800a658:	b480      	push	{r7}
 800a65a:	b083      	sub	sp, #12
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a660:	4b05      	ldr	r3, [pc, #20]	; (800a678 <LL_EXTI_EnableIT_0_31+0x20>)
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	4904      	ldr	r1, [pc, #16]	; (800a678 <LL_EXTI_EnableIT_0_31+0x20>)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	4313      	orrs	r3, r2
 800a66a:	600b      	str	r3, [r1, #0]
}
 800a66c:	bf00      	nop
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr
 800a678:	40010400 	.word	0x40010400

0800a67c <LL_EXTI_EnableIT_32_63>:
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800a684:	4b05      	ldr	r3, [pc, #20]	; (800a69c <LL_EXTI_EnableIT_32_63+0x20>)
 800a686:	6a1a      	ldr	r2, [r3, #32]
 800a688:	4904      	ldr	r1, [pc, #16]	; (800a69c <LL_EXTI_EnableIT_32_63+0x20>)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	620b      	str	r3, [r1, #32]
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr
 800a69c:	40010400 	.word	0x40010400

0800a6a0 <LL_EXTI_DisableIT_0_31>:
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a6a8:	4b06      	ldr	r3, [pc, #24]	; (800a6c4 <LL_EXTI_DisableIT_0_31+0x24>)
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	43db      	mvns	r3, r3
 800a6b0:	4904      	ldr	r1, [pc, #16]	; (800a6c4 <LL_EXTI_DisableIT_0_31+0x24>)
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	600b      	str	r3, [r1, #0]
}
 800a6b6:	bf00      	nop
 800a6b8:	370c      	adds	r7, #12
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	40010400 	.word	0x40010400

0800a6c8 <LL_EXTI_DisableIT_32_63>:
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b083      	sub	sp, #12
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a6d0:	4b06      	ldr	r3, [pc, #24]	; (800a6ec <LL_EXTI_DisableIT_32_63+0x24>)
 800a6d2:	6a1a      	ldr	r2, [r3, #32]
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	43db      	mvns	r3, r3
 800a6d8:	4904      	ldr	r1, [pc, #16]	; (800a6ec <LL_EXTI_DisableIT_32_63+0x24>)
 800a6da:	4013      	ands	r3, r2
 800a6dc:	620b      	str	r3, [r1, #32]
}
 800a6de:	bf00      	nop
 800a6e0:	370c      	adds	r7, #12
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	40010400 	.word	0x40010400

0800a6f0 <LL_EXTI_EnableEvent_0_31>:
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a6f8:	4b05      	ldr	r3, [pc, #20]	; (800a710 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a6fa:	685a      	ldr	r2, [r3, #4]
 800a6fc:	4904      	ldr	r1, [pc, #16]	; (800a710 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4313      	orrs	r3, r2
 800a702:	604b      	str	r3, [r1, #4]
}
 800a704:	bf00      	nop
 800a706:	370c      	adds	r7, #12
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr
 800a710:	40010400 	.word	0x40010400

0800a714 <LL_EXTI_EnableEvent_32_63>:
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a71c:	4b05      	ldr	r3, [pc, #20]	; (800a734 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a71e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a720:	4904      	ldr	r1, [pc, #16]	; (800a734 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4313      	orrs	r3, r2
 800a726:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a728:	bf00      	nop
 800a72a:	370c      	adds	r7, #12
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	40010400 	.word	0x40010400

0800a738 <LL_EXTI_DisableEvent_0_31>:
{
 800a738:	b480      	push	{r7}
 800a73a:	b083      	sub	sp, #12
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a740:	4b06      	ldr	r3, [pc, #24]	; (800a75c <LL_EXTI_DisableEvent_0_31+0x24>)
 800a742:	685a      	ldr	r2, [r3, #4]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	43db      	mvns	r3, r3
 800a748:	4904      	ldr	r1, [pc, #16]	; (800a75c <LL_EXTI_DisableEvent_0_31+0x24>)
 800a74a:	4013      	ands	r3, r2
 800a74c:	604b      	str	r3, [r1, #4]
}
 800a74e:	bf00      	nop
 800a750:	370c      	adds	r7, #12
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	40010400 	.word	0x40010400

0800a760 <LL_EXTI_DisableEvent_32_63>:
{
 800a760:	b480      	push	{r7}
 800a762:	b083      	sub	sp, #12
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a768:	4b06      	ldr	r3, [pc, #24]	; (800a784 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a76a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	43db      	mvns	r3, r3
 800a770:	4904      	ldr	r1, [pc, #16]	; (800a784 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a772:	4013      	ands	r3, r2
 800a774:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a776:	bf00      	nop
 800a778:	370c      	adds	r7, #12
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr
 800a782:	bf00      	nop
 800a784:	40010400 	.word	0x40010400

0800a788 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a788:	b480      	push	{r7}
 800a78a:	b083      	sub	sp, #12
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a790:	4b05      	ldr	r3, [pc, #20]	; (800a7a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a792:	689a      	ldr	r2, [r3, #8]
 800a794:	4904      	ldr	r1, [pc, #16]	; (800a7a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4313      	orrs	r3, r2
 800a79a:	608b      	str	r3, [r1, #8]
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	40010400 	.word	0x40010400

0800a7ac <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a7b4:	4b05      	ldr	r3, [pc, #20]	; (800a7cc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a7b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a7b8:	4904      	ldr	r1, [pc, #16]	; (800a7cc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a7c0:	bf00      	nop
 800a7c2:	370c      	adds	r7, #12
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr
 800a7cc:	40010400 	.word	0x40010400

0800a7d0 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a7d8:	4b06      	ldr	r3, [pc, #24]	; (800a7f4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a7da:	689a      	ldr	r2, [r3, #8]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	43db      	mvns	r3, r3
 800a7e0:	4904      	ldr	r1, [pc, #16]	; (800a7f4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a7e2:	4013      	ands	r3, r2
 800a7e4:	608b      	str	r3, [r1, #8]
}
 800a7e6:	bf00      	nop
 800a7e8:	370c      	adds	r7, #12
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr
 800a7f2:	bf00      	nop
 800a7f4:	40010400 	.word	0x40010400

0800a7f8 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800a800:	4b06      	ldr	r3, [pc, #24]	; (800a81c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a802:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	43db      	mvns	r3, r3
 800a808:	4904      	ldr	r1, [pc, #16]	; (800a81c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a80a:	4013      	ands	r3, r2
 800a80c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a80e:	bf00      	nop
 800a810:	370c      	adds	r7, #12
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	40010400 	.word	0x40010400

0800a820 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800a828:	4b05      	ldr	r3, [pc, #20]	; (800a840 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a82a:	68da      	ldr	r2, [r3, #12]
 800a82c:	4904      	ldr	r1, [pc, #16]	; (800a840 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4313      	orrs	r3, r2
 800a832:	60cb      	str	r3, [r1, #12]
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	40010400 	.word	0x40010400

0800a844 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a84e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a850:	4904      	ldr	r1, [pc, #16]	; (800a864 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4313      	orrs	r3, r2
 800a856:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a858:	bf00      	nop
 800a85a:	370c      	adds	r7, #12
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr
 800a864:	40010400 	.word	0x40010400

0800a868 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800a870:	4b06      	ldr	r3, [pc, #24]	; (800a88c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a872:	68da      	ldr	r2, [r3, #12]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	43db      	mvns	r3, r3
 800a878:	4904      	ldr	r1, [pc, #16]	; (800a88c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a87a:	4013      	ands	r3, r2
 800a87c:	60cb      	str	r3, [r1, #12]
}
 800a87e:	bf00      	nop
 800a880:	370c      	adds	r7, #12
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop
 800a88c:	40010400 	.word	0x40010400

0800a890 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800a890:	b480      	push	{r7}
 800a892:	b083      	sub	sp, #12
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800a898:	4b06      	ldr	r3, [pc, #24]	; (800a8b4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a89a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	43db      	mvns	r3, r3
 800a8a0:	4904      	ldr	r1, [pc, #16]	; (800a8b4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a8a6:	bf00      	nop
 800a8a8:	370c      	adds	r7, #12
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop
 800a8b4:	40010400 	.word	0x40010400

0800a8b8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	7a1b      	ldrb	r3, [r3, #8]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	f000 80c8 	beq.w	800aa5e <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d05d      	beq.n	800a992 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	7a5b      	ldrb	r3, [r3, #9]
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d00e      	beq.n	800a8fc <LL_EXTI_Init+0x44>
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	d017      	beq.n	800a912 <LL_EXTI_Init+0x5a>
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d120      	bne.n	800a928 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7ff ff24 	bl	800a738 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7ff feaf 	bl	800a658 <LL_EXTI_EnableIT_0_31>
          break;
 800a8fa:	e018      	b.n	800a92e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4618      	mov	r0, r3
 800a902:	f7ff fecd 	bl	800a6a0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7ff fef0 	bl	800a6f0 <LL_EXTI_EnableEvent_0_31>
          break;
 800a910:	e00d      	b.n	800a92e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4618      	mov	r0, r3
 800a918:	f7ff fe9e 	bl	800a658 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4618      	mov	r0, r3
 800a922:	f7ff fee5 	bl	800a6f0 <LL_EXTI_EnableEvent_0_31>
          break;
 800a926:	e002      	b.n	800a92e <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800a928:	2301      	movs	r3, #1
 800a92a:	60fb      	str	r3, [r7, #12]
          break;
 800a92c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	7a9b      	ldrb	r3, [r3, #10]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d02d      	beq.n	800a992 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	7a9b      	ldrb	r3, [r3, #10]
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d00e      	beq.n	800a95c <LL_EXTI_Init+0xa4>
 800a93e:	2b03      	cmp	r3, #3
 800a940:	d017      	beq.n	800a972 <LL_EXTI_Init+0xba>
 800a942:	2b01      	cmp	r3, #1
 800a944:	d120      	bne.n	800a988 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7ff ff8c 	bl	800a868 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4618      	mov	r0, r3
 800a956:	f7ff ff17 	bl	800a788 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800a95a:	e01b      	b.n	800a994 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4618      	mov	r0, r3
 800a962:	f7ff ff35 	bl	800a7d0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4618      	mov	r0, r3
 800a96c:	f7ff ff58 	bl	800a820 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800a970:	e010      	b.n	800a994 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4618      	mov	r0, r3
 800a978:	f7ff ff06 	bl	800a788 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4618      	mov	r0, r3
 800a982:	f7ff ff4d 	bl	800a820 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800a986:	e005      	b.n	800a994 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f043 0302 	orr.w	r3, r3, #2
 800a98e:	60fb      	str	r3, [r7, #12]
            break;
 800a990:	e000      	b.n	800a994 <LL_EXTI_Init+0xdc>
        }
      }
 800a992:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d075      	beq.n	800aa88 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	7a5b      	ldrb	r3, [r3, #9]
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d00e      	beq.n	800a9c2 <LL_EXTI_Init+0x10a>
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d017      	beq.n	800a9d8 <LL_EXTI_Init+0x120>
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d120      	bne.n	800a9ee <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7ff fed5 	bl	800a760 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7ff fe5e 	bl	800a67c <LL_EXTI_EnableIT_32_63>
          break;
 800a9c0:	e01a      	b.n	800a9f8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7ff fe7e 	bl	800a6c8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7ff fe9f 	bl	800a714 <LL_EXTI_EnableEvent_32_63>
          break;
 800a9d6:	e00f      	b.n	800a9f8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7ff fe4d 	bl	800a67c <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f7ff fe94 	bl	800a714 <LL_EXTI_EnableEvent_32_63>
          break;
 800a9ec:	e004      	b.n	800a9f8 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f043 0304 	orr.w	r3, r3, #4
 800a9f4:	60fb      	str	r3, [r7, #12]
          break;
 800a9f6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	7a9b      	ldrb	r3, [r3, #10]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d043      	beq.n	800aa88 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	7a9b      	ldrb	r3, [r3, #10]
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	d00e      	beq.n	800aa26 <LL_EXTI_Init+0x16e>
 800aa08:	2b03      	cmp	r3, #3
 800aa0a:	d017      	beq.n	800aa3c <LL_EXTI_Init+0x184>
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	d120      	bne.n	800aa52 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7ff ff3b 	bl	800a890 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7ff fec4 	bl	800a7ac <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800aa24:	e031      	b.n	800aa8a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7ff fee4 	bl	800a7f8 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	4618      	mov	r0, r3
 800aa36:	f7ff ff05 	bl	800a844 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800aa3a:	e026      	b.n	800aa8a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	4618      	mov	r0, r3
 800aa42:	f7ff feb3 	bl	800a7ac <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f7ff fefa 	bl	800a844 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800aa50:	e01b      	b.n	800aa8a <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f043 0305 	orr.w	r3, r3, #5
 800aa58:	60fb      	str	r3, [r7, #12]
            break;
 800aa5a:	bf00      	nop
 800aa5c:	e015      	b.n	800aa8a <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff fe1c 	bl	800a6a0 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7ff fe63 	bl	800a738 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7ff fe26 	bl	800a6c8 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7ff fe6d 	bl	800a760 <LL_EXTI_DisableEvent_32_63>
 800aa86:	e000      	b.n	800aa8a <LL_EXTI_Init+0x1d2>
      }
 800aa88:	bf00      	nop
  }

  return status;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <LL_GPIO_SetPinMode>:
{
 800aa94:	b480      	push	{r7}
 800aa96:	b089      	sub	sp, #36	; 0x24
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	fa93 f3a3 	rbit	r3, r3
 800aaae:	613b      	str	r3, [r7, #16]
  return result;
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	fab3 f383 	clz	r3, r3
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	005b      	lsls	r3, r3, #1
 800aaba:	2103      	movs	r1, #3
 800aabc:	fa01 f303 	lsl.w	r3, r1, r3
 800aac0:	43db      	mvns	r3, r3
 800aac2:	401a      	ands	r2, r3
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	fa93 f3a3 	rbit	r3, r3
 800aace:	61bb      	str	r3, [r7, #24]
  return result;
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	fab3 f383 	clz	r3, r3
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	005b      	lsls	r3, r3, #1
 800aada:	6879      	ldr	r1, [r7, #4]
 800aadc:	fa01 f303 	lsl.w	r3, r1, r3
 800aae0:	431a      	orrs	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	601a      	str	r2, [r3, #0]
}
 800aae6:	bf00      	nop
 800aae8:	3724      	adds	r7, #36	; 0x24
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr

0800aaf2 <LL_GPIO_SetPinOutputType>:
{
 800aaf2:	b480      	push	{r7}
 800aaf4:	b085      	sub	sp, #20
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	60f8      	str	r0, [r7, #12]
 800aafa:	60b9      	str	r1, [r7, #8]
 800aafc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	685a      	ldr	r2, [r3, #4]
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	43db      	mvns	r3, r3
 800ab06:	401a      	ands	r2, r3
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	6879      	ldr	r1, [r7, #4]
 800ab0c:	fb01 f303 	mul.w	r3, r1, r3
 800ab10:	431a      	orrs	r2, r3
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	605a      	str	r2, [r3, #4]
}
 800ab16:	bf00      	nop
 800ab18:	3714      	adds	r7, #20
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr

0800ab22 <LL_GPIO_SetPinSpeed>:
{
 800ab22:	b480      	push	{r7}
 800ab24:	b089      	sub	sp, #36	; 0x24
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	60f8      	str	r0, [r7, #12]
 800ab2a:	60b9      	str	r1, [r7, #8]
 800ab2c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	689a      	ldr	r2, [r3, #8]
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	fa93 f3a3 	rbit	r3, r3
 800ab3c:	613b      	str	r3, [r7, #16]
  return result;
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	fab3 f383 	clz	r3, r3
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	005b      	lsls	r3, r3, #1
 800ab48:	2103      	movs	r1, #3
 800ab4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab4e:	43db      	mvns	r3, r3
 800ab50:	401a      	ands	r2, r3
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	fa93 f3a3 	rbit	r3, r3
 800ab5c:	61bb      	str	r3, [r7, #24]
  return result;
 800ab5e:	69bb      	ldr	r3, [r7, #24]
 800ab60:	fab3 f383 	clz	r3, r3
 800ab64:	b2db      	uxtb	r3, r3
 800ab66:	005b      	lsls	r3, r3, #1
 800ab68:	6879      	ldr	r1, [r7, #4]
 800ab6a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab6e:	431a      	orrs	r2, r3
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	609a      	str	r2, [r3, #8]
}
 800ab74:	bf00      	nop
 800ab76:	3724      	adds	r7, #36	; 0x24
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <LL_GPIO_SetPinPull>:
{
 800ab80:	b480      	push	{r7}
 800ab82:	b089      	sub	sp, #36	; 0x24
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	68da      	ldr	r2, [r3, #12]
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	fa93 f3a3 	rbit	r3, r3
 800ab9a:	613b      	str	r3, [r7, #16]
  return result;
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	fab3 f383 	clz	r3, r3
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	2103      	movs	r1, #3
 800aba8:	fa01 f303 	lsl.w	r3, r1, r3
 800abac:	43db      	mvns	r3, r3
 800abae:	401a      	ands	r2, r3
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	fa93 f3a3 	rbit	r3, r3
 800abba:	61bb      	str	r3, [r7, #24]
  return result;
 800abbc:	69bb      	ldr	r3, [r7, #24]
 800abbe:	fab3 f383 	clz	r3, r3
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	005b      	lsls	r3, r3, #1
 800abc6:	6879      	ldr	r1, [r7, #4]
 800abc8:	fa01 f303 	lsl.w	r3, r1, r3
 800abcc:	431a      	orrs	r2, r3
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	60da      	str	r2, [r3, #12]
}
 800abd2:	bf00      	nop
 800abd4:	3724      	adds	r7, #36	; 0x24
 800abd6:	46bd      	mov	sp, r7
 800abd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abdc:	4770      	bx	lr

0800abde <LL_GPIO_SetAFPin_0_7>:
{
 800abde:	b480      	push	{r7}
 800abe0:	b089      	sub	sp, #36	; 0x24
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	60f8      	str	r0, [r7, #12]
 800abe6:	60b9      	str	r1, [r7, #8]
 800abe8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6a1a      	ldr	r2, [r3, #32]
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	fa93 f3a3 	rbit	r3, r3
 800abf8:	613b      	str	r3, [r7, #16]
  return result;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	fab3 f383 	clz	r3, r3
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	210f      	movs	r1, #15
 800ac06:	fa01 f303 	lsl.w	r3, r1, r3
 800ac0a:	43db      	mvns	r3, r3
 800ac0c:	401a      	ands	r2, r3
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	fa93 f3a3 	rbit	r3, r3
 800ac18:	61bb      	str	r3, [r7, #24]
  return result;
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	fab3 f383 	clz	r3, r3
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	009b      	lsls	r3, r3, #2
 800ac24:	6879      	ldr	r1, [r7, #4]
 800ac26:	fa01 f303 	lsl.w	r3, r1, r3
 800ac2a:	431a      	orrs	r2, r3
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	621a      	str	r2, [r3, #32]
}
 800ac30:	bf00      	nop
 800ac32:	3724      	adds	r7, #36	; 0x24
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <LL_GPIO_SetAFPin_8_15>:
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b089      	sub	sp, #36	; 0x24
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	0a1b      	lsrs	r3, r3, #8
 800ac50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	fa93 f3a3 	rbit	r3, r3
 800ac58:	613b      	str	r3, [r7, #16]
  return result;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	fab3 f383 	clz	r3, r3
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	210f      	movs	r1, #15
 800ac66:	fa01 f303 	lsl.w	r3, r1, r3
 800ac6a:	43db      	mvns	r3, r3
 800ac6c:	401a      	ands	r2, r3
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	0a1b      	lsrs	r3, r3, #8
 800ac72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	fa93 f3a3 	rbit	r3, r3
 800ac7a:	61bb      	str	r3, [r7, #24]
  return result;
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	fab3 f383 	clz	r3, r3
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	6879      	ldr	r1, [r7, #4]
 800ac88:	fa01 f303 	lsl.w	r3, r1, r3
 800ac8c:	431a      	orrs	r2, r3
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	625a      	str	r2, [r3, #36]	; 0x24
}
 800ac92:	bf00      	nop
 800ac94:	3724      	adds	r7, #36	; 0x24
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr

0800ac9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b086      	sub	sp, #24
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
 800aca6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	fa93 f3a3 	rbit	r3, r3
 800acb4:	60bb      	str	r3, [r7, #8]
  return result;
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	fab3 f383 	clz	r3, r3
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800acc0:	e040      	b.n	800ad44 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	2101      	movs	r1, #1
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	fa01 f303 	lsl.w	r3, r1, r3
 800acce:	4013      	ands	r3, r2
 800acd0:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d032      	beq.n	800ad3e <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	461a      	mov	r2, r3
 800acde:	6939      	ldr	r1, [r7, #16]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f7ff fed7 	bl	800aa94 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	2b01      	cmp	r3, #1
 800acec:	d003      	beq.n	800acf6 <LL_GPIO_Init+0x58>
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d106      	bne.n	800ad04 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	689b      	ldr	r3, [r3, #8]
 800acfa:	461a      	mov	r2, r3
 800acfc:	6939      	ldr	r1, [r7, #16]
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7ff ff0f 	bl	800ab22 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	691b      	ldr	r3, [r3, #16]
 800ad08:	461a      	mov	r2, r3
 800ad0a:	6939      	ldr	r1, [r7, #16]
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f7ff ff37 	bl	800ab80 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	2b02      	cmp	r3, #2
 800ad18:	d111      	bne.n	800ad3e <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	2bff      	cmp	r3, #255	; 0xff
 800ad1e:	d807      	bhi.n	800ad30 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	695b      	ldr	r3, [r3, #20]
 800ad24:	461a      	mov	r2, r3
 800ad26:	6939      	ldr	r1, [r7, #16]
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7ff ff58 	bl	800abde <LL_GPIO_SetAFPin_0_7>
 800ad2e:	e006      	b.n	800ad3e <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	695b      	ldr	r3, [r3, #20]
 800ad34:	461a      	mov	r2, r3
 800ad36:	6939      	ldr	r1, [r7, #16]
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f7ff ff7f 	bl	800ac3c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	3301      	adds	r3, #1
 800ad42:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d1b7      	bne.n	800acc2 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d003      	beq.n	800ad62 <LL_GPIO_Init+0xc4>
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d107      	bne.n	800ad72 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	6819      	ldr	r1, [r3, #0]
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	68db      	ldr	r3, [r3, #12]
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f7ff fec0 	bl	800aaf2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3718      	adds	r7, #24
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800ad7c:	b590      	push	{r4, r7, lr}
 800ad7e:	b087      	sub	sp, #28
 800ad80:	af02      	add	r7, sp, #8
 800ad82:	4604      	mov	r4, r0
 800ad84:	4608      	mov	r0, r1
 800ad86:	4611      	mov	r1, r2
 800ad88:	461a      	mov	r2, r3
 800ad8a:	4623      	mov	r3, r4
 800ad8c:	80fb      	strh	r3, [r7, #6]
 800ad8e:	4603      	mov	r3, r0
 800ad90:	80bb      	strh	r3, [r7, #4]
 800ad92:	460b      	mov	r3, r1
 800ad94:	807b      	strh	r3, [r7, #2]
 800ad96:	4613      	mov	r3, r2
 800ad98:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800ad9e:	7bfa      	ldrb	r2, [r7, #15]
 800ada0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d93a      	bls.n	800ae1e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800ada8:	88ba      	ldrh	r2, [r7, #4]
 800adaa:	7bfb      	ldrb	r3, [r7, #15]
 800adac:	441a      	add	r2, r3
 800adae:	88b9      	ldrh	r1, [r7, #4]
 800adb0:	883b      	ldrh	r3, [r7, #0]
 800adb2:	4419      	add	r1, r3
 800adb4:	7bfb      	ldrb	r3, [r7, #15]
 800adb6:	1acb      	subs	r3, r1, r3
 800adb8:	429a      	cmp	r2, r3
 800adba:	f000 8090 	beq.w	800aede <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800adbe:	88fa      	ldrh	r2, [r7, #6]
 800adc0:	7bfb      	ldrb	r3, [r7, #15]
 800adc2:	441a      	add	r2, r3
 800adc4:	88f9      	ldrh	r1, [r7, #6]
 800adc6:	887b      	ldrh	r3, [r7, #2]
 800adc8:	4419      	add	r1, r3
 800adca:	7bfb      	ldrb	r3, [r7, #15]
 800adcc:	1acb      	subs	r3, r1, r3
 800adce:	429a      	cmp	r2, r3
 800add0:	f000 8085 	beq.w	800aede <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800add4:	7bfb      	ldrb	r3, [r7, #15]
 800add6:	b29a      	uxth	r2, r3
 800add8:	88fb      	ldrh	r3, [r7, #6]
 800adda:	4413      	add	r3, r2
 800addc:	b298      	uxth	r0, r3
 800adde:	7bfb      	ldrb	r3, [r7, #15]
 800ade0:	b29a      	uxth	r2, r3
 800ade2:	88bb      	ldrh	r3, [r7, #4]
 800ade4:	4413      	add	r3, r2
 800ade6:	b299      	uxth	r1, r3
 800ade8:	7bfb      	ldrb	r3, [r7, #15]
 800adea:	b29b      	uxth	r3, r3
 800adec:	005b      	lsls	r3, r3, #1
 800adee:	b29b      	uxth	r3, r3
 800adf0:	887a      	ldrh	r2, [r7, #2]
 800adf2:	1ad3      	subs	r3, r2, r3
 800adf4:	b29b      	uxth	r3, r3
 800adf6:	3301      	adds	r3, #1
 800adf8:	b29c      	uxth	r4, r3
 800adfa:	7bfb      	ldrb	r3, [r7, #15]
 800adfc:	b29b      	uxth	r3, r3
 800adfe:	005b      	lsls	r3, r3, #1
 800ae00:	b29b      	uxth	r3, r3
 800ae02:	883a      	ldrh	r2, [r7, #0]
 800ae04:	1ad3      	subs	r3, r2, r3
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	3301      	adds	r3, #1
 800ae0a:	b29a      	uxth	r2, r3
 800ae0c:	2304      	movs	r3, #4
 800ae0e:	9301      	str	r3, [sp, #4]
 800ae10:	8c3b      	ldrh	r3, [r7, #32]
 800ae12:	9300      	str	r3, [sp, #0]
 800ae14:	4613      	mov	r3, r2
 800ae16:	4622      	mov	r2, r4
 800ae18:	f000 fcd6 	bl	800b7c8 <ILI9341_Draw_Rectangle>
				goto finish;
 800ae1c:	e060      	b.n	800aee0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800ae1e:	7bfb      	ldrb	r3, [r7, #15]
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	88fb      	ldrh	r3, [r7, #6]
 800ae24:	4413      	add	r3, r2
 800ae26:	b298      	uxth	r0, r3
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
 800ae2a:	b29a      	uxth	r2, r3
 800ae2c:	88bb      	ldrh	r3, [r7, #4]
 800ae2e:	4413      	add	r3, r2
 800ae30:	b299      	uxth	r1, r3
 800ae32:	7bfb      	ldrb	r3, [r7, #15]
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	005b      	lsls	r3, r3, #1
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	887a      	ldrh	r2, [r7, #2]
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	b29a      	uxth	r2, r3
 800ae40:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ae44:	b29b      	uxth	r3, r3
 800ae46:	f000 fa81 	bl	800b34c <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800ae4a:	7bfb      	ldrb	r3, [r7, #15]
 800ae4c:	b29a      	uxth	r2, r3
 800ae4e:	88fb      	ldrh	r3, [r7, #6]
 800ae50:	4413      	add	r3, r2
 800ae52:	b298      	uxth	r0, r3
										(y + h) - b,
 800ae54:	88ba      	ldrh	r2, [r7, #4]
 800ae56:	883b      	ldrh	r3, [r7, #0]
 800ae58:	4413      	add	r3, r2
 800ae5a:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	1ad3      	subs	r3, r2, r3
 800ae62:	b299      	uxth	r1, r3
 800ae64:	7bfb      	ldrb	r3, [r7, #15]
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	887a      	ldrh	r2, [r7, #2]
 800ae6a:	1ad3      	subs	r3, r2, r3
 800ae6c:	b29a      	uxth	r2, r3
 800ae6e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	f000 fa6a 	bl	800b34c <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	b29a      	uxth	r2, r3
 800ae7c:	88fb      	ldrh	r3, [r7, #6]
 800ae7e:	4413      	add	r3, r2
 800ae80:	b298      	uxth	r0, r3
 800ae82:	7bfb      	ldrb	r3, [r7, #15]
 800ae84:	b29a      	uxth	r2, r3
 800ae86:	88bb      	ldrh	r3, [r7, #4]
 800ae88:	4413      	add	r3, r2
 800ae8a:	b299      	uxth	r1, r3
 800ae8c:	7bfb      	ldrb	r3, [r7, #15]
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	005b      	lsls	r3, r3, #1
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	883a      	ldrh	r2, [r7, #0]
 800ae96:	1ad3      	subs	r3, r2, r3
 800ae98:	b29a      	uxth	r2, r3
 800ae9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	f000 fa9c 	bl	800b3dc <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800aea4:	88fa      	ldrh	r2, [r7, #6]
 800aea6:	887b      	ldrh	r3, [r7, #2]
 800aea8:	4413      	add	r3, r2
 800aeaa:	b29a      	uxth	r2, r3
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	1ad3      	subs	r3, r2, r3
 800aeb2:	b298      	uxth	r0, r3
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
 800aeb6:	b29a      	uxth	r2, r3
 800aeb8:	88bb      	ldrh	r3, [r7, #4]
 800aeba:	4413      	add	r3, r2
 800aebc:	b299      	uxth	r1, r3
 800aebe:	7bfb      	ldrb	r3, [r7, #15]
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	005b      	lsls	r3, r3, #1
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	883a      	ldrh	r2, [r7, #0]
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	f000 fa83 	bl	800b3dc <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800aed6:	7bfb      	ldrb	r3, [r7, #15]
 800aed8:	3301      	adds	r3, #1
 800aeda:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800aedc:	e75f      	b.n	800ad9e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800aede:	bf00      	nop
	// done
	return;
 800aee0:	bf00      	nop
}
 800aee2:	3714      	adds	r7, #20
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd90      	pop	{r4, r7, pc}

0800aee8 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800aee8:	b590      	push	{r4, r7, lr}
 800aeea:	b089      	sub	sp, #36	; 0x24
 800aeec:	af02      	add	r7, sp, #8
 800aeee:	4604      	mov	r4, r0
 800aef0:	4608      	mov	r0, r1
 800aef2:	4611      	mov	r1, r2
 800aef4:	461a      	mov	r2, r3
 800aef6:	4623      	mov	r3, r4
 800aef8:	71fb      	strb	r3, [r7, #7]
 800aefa:	4603      	mov	r3, r0
 800aefc:	80bb      	strh	r3, [r7, #4]
 800aefe:	460b      	mov	r3, r1
 800af00:	807b      	strh	r3, [r7, #2]
 800af02:	4613      	mov	r3, r2
 800af04:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800af06:	79fb      	ldrb	r3, [r7, #7]
 800af08:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800af0a:	7dfb      	ldrb	r3, [r7, #23]
 800af0c:	2b1f      	cmp	r3, #31
 800af0e:	d802      	bhi.n	800af16 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800af10:	2300      	movs	r3, #0
 800af12:	71fb      	strb	r3, [r7, #7]
 800af14:	e002      	b.n	800af1c <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800af16:	7dfb      	ldrb	r3, [r7, #23]
 800af18:	3b20      	subs	r3, #32
 800af1a:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800af1c:	2300      	movs	r3, #0
 800af1e:	753b      	strb	r3, [r7, #20]
 800af20:	e012      	b.n	800af48 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800af22:	7dfa      	ldrb	r2, [r7, #23]
 800af24:	7d38      	ldrb	r0, [r7, #20]
 800af26:	7d39      	ldrb	r1, [r7, #20]
 800af28:	4c48      	ldr	r4, [pc, #288]	; (800b04c <ILI9341_Draw_Char+0x164>)
 800af2a:	4613      	mov	r3, r2
 800af2c:	005b      	lsls	r3, r3, #1
 800af2e:	4413      	add	r3, r2
 800af30:	005b      	lsls	r3, r3, #1
 800af32:	4423      	add	r3, r4
 800af34:	4403      	add	r3, r0
 800af36:	781a      	ldrb	r2, [r3, #0]
 800af38:	f107 0318 	add.w	r3, r7, #24
 800af3c:	440b      	add	r3, r1
 800af3e:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800af42:	7d3b      	ldrb	r3, [r7, #20]
 800af44:	3301      	adds	r3, #1
 800af46:	753b      	strb	r3, [r7, #20]
 800af48:	7d3b      	ldrb	r3, [r7, #20]
 800af4a:	2b05      	cmp	r3, #5
 800af4c:	d9e9      	bls.n	800af22 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800af4e:	2300      	movs	r3, #0
 800af50:	757b      	strb	r3, [r7, #21]
 800af52:	e074      	b.n	800b03e <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800af54:	2300      	movs	r3, #0
 800af56:	75bb      	strb	r3, [r7, #22]
 800af58:	e06b      	b.n	800b032 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800af5a:	7d7b      	ldrb	r3, [r7, #21]
 800af5c:	f107 0218 	add.w	r2, r7, #24
 800af60:	4413      	add	r3, r2
 800af62:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800af66:	461a      	mov	r2, r3
 800af68:	7dbb      	ldrb	r3, [r7, #22]
 800af6a:	fa42 f303 	asr.w	r3, r2, r3
 800af6e:	f003 0301 	and.w	r3, r3, #1
 800af72:	2b00      	cmp	r3, #0
 800af74:	d02d      	beq.n	800afd2 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800af76:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d10e      	bne.n	800af9a <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800af7c:	7d7b      	ldrb	r3, [r7, #21]
 800af7e:	b29a      	uxth	r2, r3
 800af80:	88bb      	ldrh	r3, [r7, #4]
 800af82:	4413      	add	r3, r2
 800af84:	b298      	uxth	r0, r3
 800af86:	7dbb      	ldrb	r3, [r7, #22]
 800af88:	b29a      	uxth	r2, r3
 800af8a:	887b      	ldrh	r3, [r7, #2]
 800af8c:	4413      	add	r3, r2
 800af8e:	b29b      	uxth	r3, r3
 800af90:	883a      	ldrh	r2, [r7, #0]
 800af92:	4619      	mov	r1, r3
 800af94:	f000 fae0 	bl	800b558 <ILI9341_Draw_Pixel>
 800af98:	e048      	b.n	800b02c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800af9a:	7d7b      	ldrb	r3, [r7, #21]
 800af9c:	b29b      	uxth	r3, r3
 800af9e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800afa0:	fb12 f303 	smulbb	r3, r2, r3
 800afa4:	b29a      	uxth	r2, r3
 800afa6:	88bb      	ldrh	r3, [r7, #4]
 800afa8:	4413      	add	r3, r2
 800afaa:	b298      	uxth	r0, r3
 800afac:	7dbb      	ldrb	r3, [r7, #22]
 800afae:	b29b      	uxth	r3, r3
 800afb0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800afb2:	fb12 f303 	smulbb	r3, r2, r3
 800afb6:	b29a      	uxth	r2, r3
 800afb8:	887b      	ldrh	r3, [r7, #2]
 800afba:	4413      	add	r3, r2
 800afbc:	b299      	uxth	r1, r3
 800afbe:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800afc0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800afc2:	2301      	movs	r3, #1
 800afc4:	9301      	str	r3, [sp, #4]
 800afc6:	883b      	ldrh	r3, [r7, #0]
 800afc8:	9300      	str	r3, [sp, #0]
 800afca:	4623      	mov	r3, r4
 800afcc:	f000 fbfc 	bl	800b7c8 <ILI9341_Draw_Rectangle>
 800afd0:	e02c      	b.n	800b02c <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800afd2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d10e      	bne.n	800aff6 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800afd8:	7d7b      	ldrb	r3, [r7, #21]
 800afda:	b29a      	uxth	r2, r3
 800afdc:	88bb      	ldrh	r3, [r7, #4]
 800afde:	4413      	add	r3, r2
 800afe0:	b298      	uxth	r0, r3
 800afe2:	7dbb      	ldrb	r3, [r7, #22]
 800afe4:	b29a      	uxth	r2, r3
 800afe6:	887b      	ldrh	r3, [r7, #2]
 800afe8:	4413      	add	r3, r2
 800afea:	b29b      	uxth	r3, r3
 800afec:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800afee:	4619      	mov	r1, r3
 800aff0:	f000 fab2 	bl	800b558 <ILI9341_Draw_Pixel>
 800aff4:	e01a      	b.n	800b02c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800aff6:	7d7b      	ldrb	r3, [r7, #21]
 800aff8:	b29b      	uxth	r3, r3
 800affa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800affc:	fb12 f303 	smulbb	r3, r2, r3
 800b000:	b29a      	uxth	r2, r3
 800b002:	88bb      	ldrh	r3, [r7, #4]
 800b004:	4413      	add	r3, r2
 800b006:	b298      	uxth	r0, r3
 800b008:	7dbb      	ldrb	r3, [r7, #22]
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b00e:	fb12 f303 	smulbb	r3, r2, r3
 800b012:	b29a      	uxth	r2, r3
 800b014:	887b      	ldrh	r3, [r7, #2]
 800b016:	4413      	add	r3, r2
 800b018:	b299      	uxth	r1, r3
 800b01a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800b01c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b01e:	2301      	movs	r3, #1
 800b020:	9301      	str	r3, [sp, #4]
 800b022:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b024:	9300      	str	r3, [sp, #0]
 800b026:	4623      	mov	r3, r4
 800b028:	f000 fbce 	bl	800b7c8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800b02c:	7dbb      	ldrb	r3, [r7, #22]
 800b02e:	3301      	adds	r3, #1
 800b030:	75bb      	strb	r3, [r7, #22]
 800b032:	7dbb      	ldrb	r3, [r7, #22]
 800b034:	2b07      	cmp	r3, #7
 800b036:	d990      	bls.n	800af5a <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800b038:	7d7b      	ldrb	r3, [r7, #21]
 800b03a:	3301      	adds	r3, #1
 800b03c:	757b      	strb	r3, [r7, #21]
 800b03e:	7d7b      	ldrb	r3, [r7, #21]
 800b040:	2b05      	cmp	r3, #5
 800b042:	d987      	bls.n	800af54 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800b044:	bf00      	nop
 800b046:	371c      	adds	r7, #28
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd90      	pop	{r4, r7, pc}
 800b04c:	0800e950 	.word	0x0800e950

0800b050 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800b050:	b590      	push	{r4, r7, lr}
 800b052:	b087      	sub	sp, #28
 800b054:	af02      	add	r7, sp, #8
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	4608      	mov	r0, r1
 800b05a:	4611      	mov	r1, r2
 800b05c:	461a      	mov	r2, r3
 800b05e:	4603      	mov	r3, r0
 800b060:	817b      	strh	r3, [r7, #10]
 800b062:	460b      	mov	r3, r1
 800b064:	813b      	strh	r3, [r7, #8]
 800b066:	4613      	mov	r3, r2
 800b068:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800b06a:	e016      	b.n	800b09a <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	1c5a      	adds	r2, r3, #1
 800b070:	60fa      	str	r2, [r7, #12]
 800b072:	7818      	ldrb	r0, [r3, #0]
 800b074:	88fc      	ldrh	r4, [r7, #6]
 800b076:	893a      	ldrh	r2, [r7, #8]
 800b078:	8979      	ldrh	r1, [r7, #10]
 800b07a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b07c:	9301      	str	r3, [sp, #4]
 800b07e:	8c3b      	ldrh	r3, [r7, #32]
 800b080:	9300      	str	r3, [sp, #0]
 800b082:	4623      	mov	r3, r4
 800b084:	f7ff ff30 	bl	800aee8 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800b088:	8c3b      	ldrh	r3, [r7, #32]
 800b08a:	461a      	mov	r2, r3
 800b08c:	0052      	lsls	r2, r2, #1
 800b08e:	4413      	add	r3, r2
 800b090:	005b      	lsls	r3, r3, #1
 800b092:	b29a      	uxth	r2, r3
 800b094:	897b      	ldrh	r3, [r7, #10]
 800b096:	4413      	add	r3, r2
 800b098:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1e4      	bne.n	800b06c <ILI9341_Draw_Text+0x1c>
    }


}
 800b0a2:	bf00      	nop
 800b0a4:	3714      	adds	r7, #20
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd90      	pop	{r4, r7, pc}
	...

0800b0ac <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	80fb      	strh	r3, [r7, #6]
 800b0ba:	e010      	b.n	800b0de <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800b0bc:	88fb      	ldrh	r3, [r7, #6]
 800b0be:	4a0c      	ldr	r2, [pc, #48]	; (800b0f0 <ILI9341_FillScreenGradient+0x44>)
 800b0c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0c4:	b29b      	uxth	r3, r3
 800b0c6:	88b9      	ldrh	r1, [r7, #4]
 800b0c8:	88f8      	ldrh	r0, [r7, #6]
 800b0ca:	2204      	movs	r2, #4
 800b0cc:	9201      	str	r2, [sp, #4]
 800b0ce:	9300      	str	r3, [sp, #0]
 800b0d0:	23f0      	movs	r3, #240	; 0xf0
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	f000 fb78 	bl	800b7c8 <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800b0d8:	88fb      	ldrh	r3, [r7, #6]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	80fb      	strh	r3, [r7, #6]
 800b0de:	88fb      	ldrh	r3, [r7, #6]
 800b0e0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b0e4:	d9ea      	bls.n	800b0bc <ILI9341_FillScreenGradient+0x10>

	}
}
 800b0e6:	bf00      	nop
 800b0e8:	3708      	adds	r7, #8
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	20000030 	.word	0x20000030

0800b0f4 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800b0f8:	f000 fc3a 	bl	800b970 <_LCD_Enable>
	ILI9341_SPI_Init();
 800b0fc:	f000 f908 	bl	800b310 <ILI9341_SPI_Init>
	_LCD_Reset();
 800b100:	f000 fc46 	bl	800b990 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800b104:	2001      	movs	r0, #1
 800b106:	f000 fd11 	bl	800bb2c <_LCD_SendCommand>
	HAL_Delay(2000);
 800b10a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800b10e:	f7fa fa91 	bl	8005634 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800b112:	20cb      	movs	r0, #203	; 0xcb
 800b114:	f000 fd0a 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800b118:	2039      	movs	r0, #57	; 0x39
 800b11a:	f000 fd39 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800b11e:	202c      	movs	r0, #44	; 0x2c
 800b120:	f000 fd36 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b124:	2000      	movs	r0, #0
 800b126:	f000 fd33 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x34);
 800b12a:	2034      	movs	r0, #52	; 0x34
 800b12c:	f000 fd30 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x02);
 800b130:	2002      	movs	r0, #2
 800b132:	f000 fd2d 	bl	800bb90 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800b136:	20cf      	movs	r0, #207	; 0xcf
 800b138:	f000 fcf8 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b13c:	2000      	movs	r0, #0
 800b13e:	f000 fd27 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800b142:	20c1      	movs	r0, #193	; 0xc1
 800b144:	f000 fd24 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x30);
 800b148:	2030      	movs	r0, #48	; 0x30
 800b14a:	f000 fd21 	bl	800bb90 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800b14e:	20e8      	movs	r0, #232	; 0xe8
 800b150:	f000 fcec 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800b154:	2085      	movs	r0, #133	; 0x85
 800b156:	f000 fd1b 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b15a:	2000      	movs	r0, #0
 800b15c:	f000 fd18 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x78);
 800b160:	2078      	movs	r0, #120	; 0x78
 800b162:	f000 fd15 	bl	800bb90 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800b166:	20ea      	movs	r0, #234	; 0xea
 800b168:	f000 fce0 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b16c:	2000      	movs	r0, #0
 800b16e:	f000 fd0f 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b172:	2000      	movs	r0, #0
 800b174:	f000 fd0c 	bl	800bb90 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800b178:	20ed      	movs	r0, #237	; 0xed
 800b17a:	f000 fcd7 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800b17e:	2064      	movs	r0, #100	; 0x64
 800b180:	f000 fd06 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b184:	2003      	movs	r0, #3
 800b186:	f000 fd03 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x12);
 800b18a:	2012      	movs	r0, #18
 800b18c:	f000 fd00 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x81);
 800b190:	2081      	movs	r0, #129	; 0x81
 800b192:	f000 fcfd 	bl	800bb90 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800b196:	20f7      	movs	r0, #247	; 0xf7
 800b198:	f000 fcc8 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800b19c:	2020      	movs	r0, #32
 800b19e:	f000 fcf7 	bl	800bb90 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800b1a2:	20c0      	movs	r0, #192	; 0xc0
 800b1a4:	f000 fcc2 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800b1a8:	2023      	movs	r0, #35	; 0x23
 800b1aa:	f000 fcf1 	bl	800bb90 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800b1ae:	20c1      	movs	r0, #193	; 0xc1
 800b1b0:	f000 fcbc 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800b1b4:	2010      	movs	r0, #16
 800b1b6:	f000 fceb 	bl	800bb90 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800b1ba:	20c5      	movs	r0, #197	; 0xc5
 800b1bc:	f000 fcb6 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800b1c0:	203e      	movs	r0, #62	; 0x3e
 800b1c2:	f000 fce5 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x28);
 800b1c6:	2028      	movs	r0, #40	; 0x28
 800b1c8:	f000 fce2 	bl	800bb90 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800b1cc:	20c7      	movs	r0, #199	; 0xc7
 800b1ce:	f000 fcad 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800b1d2:	2086      	movs	r0, #134	; 0x86
 800b1d4:	f000 fcdc 	bl	800bb90 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800b1d8:	2036      	movs	r0, #54	; 0x36
 800b1da:	f000 fca7 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800b1de:	2048      	movs	r0, #72	; 0x48
 800b1e0:	f000 fcd6 	bl	800bb90 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800b1e4:	203a      	movs	r0, #58	; 0x3a
 800b1e6:	f000 fca1 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800b1ea:	2055      	movs	r0, #85	; 0x55
 800b1ec:	f000 fcd0 	bl	800bb90 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800b1f0:	20b1      	movs	r0, #177	; 0xb1
 800b1f2:	f000 fc9b 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	f000 fcca 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x18);
 800b1fc:	2018      	movs	r0, #24
 800b1fe:	f000 fcc7 	bl	800bb90 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800b202:	20b6      	movs	r0, #182	; 0xb6
 800b204:	f000 fc92 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800b208:	2008      	movs	r0, #8
 800b20a:	f000 fcc1 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x82);
 800b20e:	2082      	movs	r0, #130	; 0x82
 800b210:	f000 fcbe 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x27);
 800b214:	2027      	movs	r0, #39	; 0x27
 800b216:	f000 fcbb 	bl	800bb90 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800b21a:	20f2      	movs	r0, #242	; 0xf2
 800b21c:	f000 fc86 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b220:	2000      	movs	r0, #0
 800b222:	f000 fcb5 	bl	800bb90 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800b226:	2026      	movs	r0, #38	; 0x26
 800b228:	f000 fc80 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800b22c:	2001      	movs	r0, #1
 800b22e:	f000 fcaf 	bl	800bb90 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800b232:	20e0      	movs	r0, #224	; 0xe0
 800b234:	f000 fc7a 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800b238:	200f      	movs	r0, #15
 800b23a:	f000 fca9 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b23e:	2031      	movs	r0, #49	; 0x31
 800b240:	f000 fca6 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800b244:	202b      	movs	r0, #43	; 0x2b
 800b246:	f000 fca3 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800b24a:	200c      	movs	r0, #12
 800b24c:	f000 fca0 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b250:	200e      	movs	r0, #14
 800b252:	f000 fc9d 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x08);
 800b256:	2008      	movs	r0, #8
 800b258:	f000 fc9a 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800b25c:	204e      	movs	r0, #78	; 0x4e
 800b25e:	f000 fc97 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800b262:	20f1      	movs	r0, #241	; 0xf1
 800b264:	f000 fc94 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x37);
 800b268:	2037      	movs	r0, #55	; 0x37
 800b26a:	f000 fc91 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x07);
 800b26e:	2007      	movs	r0, #7
 800b270:	f000 fc8e 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x10);
 800b274:	2010      	movs	r0, #16
 800b276:	f000 fc8b 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b27a:	2003      	movs	r0, #3
 800b27c:	f000 fc88 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b280:	200e      	movs	r0, #14
 800b282:	f000 fc85 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x09);
 800b286:	2009      	movs	r0, #9
 800b288:	f000 fc82 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b28c:	2000      	movs	r0, #0
 800b28e:	f000 fc7f 	bl	800bb90 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800b292:	20e1      	movs	r0, #225	; 0xe1
 800b294:	f000 fc4a 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b298:	2000      	movs	r0, #0
 800b29a:	f000 fc79 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b29e:	200e      	movs	r0, #14
 800b2a0:	f000 fc76 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x14);
 800b2a4:	2014      	movs	r0, #20
 800b2a6:	f000 fc73 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b2aa:	2003      	movs	r0, #3
 800b2ac:	f000 fc70 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x11);
 800b2b0:	2011      	movs	r0, #17
 800b2b2:	f000 fc6d 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x07);
 800b2b6:	2007      	movs	r0, #7
 800b2b8:	f000 fc6a 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b2bc:	2031      	movs	r0, #49	; 0x31
 800b2be:	f000 fc67 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800b2c2:	20c1      	movs	r0, #193	; 0xc1
 800b2c4:	f000 fc64 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x48);
 800b2c8:	2048      	movs	r0, #72	; 0x48
 800b2ca:	f000 fc61 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x08);
 800b2ce:	2008      	movs	r0, #8
 800b2d0:	f000 fc5e 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800b2d4:	200f      	movs	r0, #15
 800b2d6:	f000 fc5b 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800b2da:	200c      	movs	r0, #12
 800b2dc:	f000 fc58 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b2e0:	2031      	movs	r0, #49	; 0x31
 800b2e2:	f000 fc55 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x36);
 800b2e6:	2036      	movs	r0, #54	; 0x36
 800b2e8:	f000 fc52 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800b2ec:	200f      	movs	r0, #15
 800b2ee:	f000 fc4f 	bl	800bb90 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800b2f2:	2011      	movs	r0, #17
 800b2f4:	f000 fc1a 	bl	800bb2c <_LCD_SendCommand>
	HAL_Delay(240);
 800b2f8:	20f0      	movs	r0, #240	; 0xf0
 800b2fa:	f7fa f99b 	bl	8005634 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800b2fe:	2029      	movs	r0, #41	; 0x29
 800b300:	f000 fc14 	bl	800bb2c <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800b304:	2000      	movs	r0, #0
 800b306:	f000 fae5 	bl	800b8d4 <ILI9341_Set_Rotation>
}
 800b30a:	bf00      	nop
 800b30c:	bd80      	pop	{r7, pc}
	...

0800b310 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800b310:	b480      	push	{r7}
 800b312:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b314:	4b0b      	ldr	r3, [pc, #44]	; (800b344 <ILI9341_SPI_Init+0x34>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b31c:	2b40      	cmp	r3, #64	; 0x40
 800b31e:	d005      	beq.n	800b32c <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800b320:	4b08      	ldr	r3, [pc, #32]	; (800b344 <ILI9341_SPI_Init+0x34>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a07      	ldr	r2, [pc, #28]	; (800b344 <ILI9341_SPI_Init+0x34>)
 800b326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b32a:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b32c:	4b06      	ldr	r3, [pc, #24]	; (800b348 <ILI9341_SPI_Init+0x38>)
 800b32e:	695b      	ldr	r3, [r3, #20]
 800b330:	4a05      	ldr	r2, [pc, #20]	; (800b348 <ILI9341_SPI_Init+0x38>)
 800b332:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b336:	6153      	str	r3, [r2, #20]
}
 800b338:	bf00      	nop
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr
 800b342:	bf00      	nop
 800b344:	40003c00 	.word	0x40003c00
 800b348:	48000400 	.word	0x48000400

0800b34c <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800b34c:	b590      	push	{r4, r7, lr}
 800b34e:	b085      	sub	sp, #20
 800b350:	af02      	add	r7, sp, #8
 800b352:	4604      	mov	r4, r0
 800b354:	4608      	mov	r0, r1
 800b356:	4611      	mov	r1, r2
 800b358:	461a      	mov	r2, r3
 800b35a:	4623      	mov	r3, r4
 800b35c:	80fb      	strh	r3, [r7, #6]
 800b35e:	4603      	mov	r3, r0
 800b360:	80bb      	strh	r3, [r7, #4]
 800b362:	460b      	mov	r3, r1
 800b364:	807b      	strh	r3, [r7, #2]
 800b366:	4613      	mov	r3, r2
 800b368:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b36a:	4b1a      	ldr	r3, [pc, #104]	; (800b3d4 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b36c:	881b      	ldrh	r3, [r3, #0]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	88fa      	ldrh	r2, [r7, #6]
 800b372:	429a      	cmp	r2, r3
 800b374:	d229      	bcs.n	800b3ca <ILI9341_Draw_Horizontal_Line+0x7e>
 800b376:	4b18      	ldr	r3, [pc, #96]	; (800b3d8 <ILI9341_Draw_Horizontal_Line+0x8c>)
 800b378:	881b      	ldrh	r3, [r3, #0]
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	88ba      	ldrh	r2, [r7, #4]
 800b37e:	429a      	cmp	r2, r3
 800b380:	d223      	bcs.n	800b3ca <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800b382:	88fa      	ldrh	r2, [r7, #6]
 800b384:	887b      	ldrh	r3, [r7, #2]
 800b386:	4413      	add	r3, r2
 800b388:	3b01      	subs	r3, #1
 800b38a:	4a12      	ldr	r2, [pc, #72]	; (800b3d4 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b38c:	8812      	ldrh	r2, [r2, #0]
 800b38e:	b292      	uxth	r2, r2
 800b390:	4293      	cmp	r3, r2
 800b392:	db05      	blt.n	800b3a0 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800b394:	4b0f      	ldr	r3, [pc, #60]	; (800b3d4 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b396:	881b      	ldrh	r3, [r3, #0]
 800b398:	b29a      	uxth	r2, r3
 800b39a:	88fb      	ldrh	r3, [r7, #6]
 800b39c:	1ad3      	subs	r3, r2, r3
 800b39e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800b3a0:	88fa      	ldrh	r2, [r7, #6]
 800b3a2:	887b      	ldrh	r3, [r7, #2]
 800b3a4:	4413      	add	r3, r2
 800b3a6:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800b3a8:	3b01      	subs	r3, #1
 800b3aa:	b29a      	uxth	r2, r3
 800b3ac:	88bb      	ldrh	r3, [r7, #4]
 800b3ae:	88b9      	ldrh	r1, [r7, #4]
 800b3b0:	88f8      	ldrh	r0, [r7, #6]
 800b3b2:	f000 f85b 	bl	800b46c <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800b3b6:	887c      	ldrh	r4, [r7, #2]
 800b3b8:	883a      	ldrh	r2, [r7, #0]
 800b3ba:	88b9      	ldrh	r1, [r7, #4]
 800b3bc:	88f8      	ldrh	r0, [r7, #6]
 800b3be:	2303      	movs	r3, #3
 800b3c0:	9300      	str	r3, [sp, #0]
 800b3c2:	4623      	mov	r3, r4
 800b3c4:	f000 fb02 	bl	800b9cc <_LCD_Write_Frame>
 800b3c8:	e000      	b.n	800b3cc <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b3ca:	bf00      	nop
}
 800b3cc:	370c      	adds	r7, #12
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd90      	pop	{r4, r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	2000002a 	.word	0x2000002a
 800b3d8:	20000028 	.word	0x20000028

0800b3dc <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800b3dc:	b590      	push	{r4, r7, lr}
 800b3de:	b085      	sub	sp, #20
 800b3e0:	af02      	add	r7, sp, #8
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	4608      	mov	r0, r1
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	4623      	mov	r3, r4
 800b3ec:	80fb      	strh	r3, [r7, #6]
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	80bb      	strh	r3, [r7, #4]
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	807b      	strh	r3, [r7, #2]
 800b3f6:	4613      	mov	r3, r2
 800b3f8:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800b3fa:	4b1a      	ldr	r3, [pc, #104]	; (800b464 <ILI9341_Draw_Vertical_Line+0x88>)
 800b3fc:	881b      	ldrh	r3, [r3, #0]
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	88fa      	ldrh	r2, [r7, #6]
 800b402:	429a      	cmp	r2, r3
 800b404:	d229      	bcs.n	800b45a <ILI9341_Draw_Vertical_Line+0x7e>
 800b406:	4b18      	ldr	r3, [pc, #96]	; (800b468 <ILI9341_Draw_Vertical_Line+0x8c>)
 800b408:	881b      	ldrh	r3, [r3, #0]
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	88ba      	ldrh	r2, [r7, #4]
 800b40e:	429a      	cmp	r2, r3
 800b410:	d223      	bcs.n	800b45a <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800b412:	88ba      	ldrh	r2, [r7, #4]
 800b414:	887b      	ldrh	r3, [r7, #2]
 800b416:	4413      	add	r3, r2
 800b418:	3b01      	subs	r3, #1
 800b41a:	4a13      	ldr	r2, [pc, #76]	; (800b468 <ILI9341_Draw_Vertical_Line+0x8c>)
 800b41c:	8812      	ldrh	r2, [r2, #0]
 800b41e:	b292      	uxth	r2, r2
 800b420:	4293      	cmp	r3, r2
 800b422:	db05      	blt.n	800b430 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800b424:	4b10      	ldr	r3, [pc, #64]	; (800b468 <ILI9341_Draw_Vertical_Line+0x8c>)
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	b29a      	uxth	r2, r3
 800b42a:	88bb      	ldrh	r3, [r7, #4]
 800b42c:	1ad3      	subs	r3, r2, r3
 800b42e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800b430:	88ba      	ldrh	r2, [r7, #4]
 800b432:	887b      	ldrh	r3, [r7, #2]
 800b434:	4413      	add	r3, r2
 800b436:	b29b      	uxth	r3, r3
 800b438:	3b01      	subs	r3, #1
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	88fa      	ldrh	r2, [r7, #6]
 800b43e:	88b9      	ldrh	r1, [r7, #4]
 800b440:	88f8      	ldrh	r0, [r7, #6]
 800b442:	f000 f813 	bl	800b46c <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800b446:	887c      	ldrh	r4, [r7, #2]
 800b448:	883a      	ldrh	r2, [r7, #0]
 800b44a:	88b9      	ldrh	r1, [r7, #4]
 800b44c:	88f8      	ldrh	r0, [r7, #6]
 800b44e:	2303      	movs	r3, #3
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	4623      	mov	r3, r4
 800b454:	f000 faba 	bl	800b9cc <_LCD_Write_Frame>
 800b458:	e000      	b.n	800b45c <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800b45a:	bf00      	nop
}
 800b45c:	370c      	adds	r7, #12
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd90      	pop	{r4, r7, pc}
 800b462:	bf00      	nop
 800b464:	2000002a 	.word	0x2000002a
 800b468:	20000028 	.word	0x20000028

0800b46c <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800b46c:	b590      	push	{r4, r7, lr}
 800b46e:	b083      	sub	sp, #12
 800b470:	af00      	add	r7, sp, #0
 800b472:	4604      	mov	r4, r0
 800b474:	4608      	mov	r0, r1
 800b476:	4611      	mov	r1, r2
 800b478:	461a      	mov	r2, r3
 800b47a:	4623      	mov	r3, r4
 800b47c:	80fb      	strh	r3, [r7, #6]
 800b47e:	4603      	mov	r3, r0
 800b480:	80bb      	strh	r3, [r7, #4]
 800b482:	460b      	mov	r3, r1
 800b484:	807b      	strh	r3, [r7, #2]
 800b486:	4613      	mov	r3, r2
 800b488:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800b48a:	202a      	movs	r0, #42	; 0x2a
 800b48c:	f000 fb4e 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800b490:	88fb      	ldrh	r3, [r7, #6]
 800b492:	0a1b      	lsrs	r3, r3, #8
 800b494:	b29b      	uxth	r3, r3
 800b496:	b2db      	uxtb	r3, r3
 800b498:	4618      	mov	r0, r3
 800b49a:	f000 fb79 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(sc);
 800b49e:	88fb      	ldrh	r3, [r7, #6]
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f000 fb74 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800b4a8:	887b      	ldrh	r3, [r7, #2]
 800b4aa:	0a1b      	lsrs	r3, r3, #8
 800b4ac:	b29b      	uxth	r3, r3
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f000 fb6d 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(ec);
 800b4b6:	887b      	ldrh	r3, [r7, #2]
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f000 fb68 	bl	800bb90 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800b4c0:	202b      	movs	r0, #43	; 0x2b
 800b4c2:	f000 fb33 	bl	800bb2c <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800b4c6:	88bb      	ldrh	r3, [r7, #4]
 800b4c8:	0a1b      	lsrs	r3, r3, #8
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 fb5e 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(sp);
 800b4d4:	88bb      	ldrh	r3, [r7, #4]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	4618      	mov	r0, r3
 800b4da:	f000 fb59 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800b4de:	883b      	ldrh	r3, [r7, #0]
 800b4e0:	0a1b      	lsrs	r3, r3, #8
 800b4e2:	b29b      	uxth	r3, r3
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f000 fb52 	bl	800bb90 <_LCD_SendData>
	_LCD_SendData(ep);
 800b4ec:	883b      	ldrh	r3, [r7, #0]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f000 fb4d 	bl	800bb90 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800b4f6:	202c      	movs	r0, #44	; 0x2c
 800b4f8:	f000 fb18 	bl	800bb2c <_LCD_SendCommand>
}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	bd90      	pop	{r4, r7, pc}

0800b504 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af02      	add	r7, sp, #8
 800b50a:	4603      	mov	r3, r0
 800b50c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800b50e:	4b10      	ldr	r3, [pc, #64]	; (800b550 <ILI9341_Fill_Screen+0x4c>)
 800b510:	881b      	ldrh	r3, [r3, #0]
 800b512:	b29a      	uxth	r2, r3
 800b514:	4b0f      	ldr	r3, [pc, #60]	; (800b554 <ILI9341_Fill_Screen+0x50>)
 800b516:	881b      	ldrh	r3, [r3, #0]
 800b518:	b29b      	uxth	r3, r3
 800b51a:	2100      	movs	r1, #0
 800b51c:	2000      	movs	r0, #0
 800b51e:	f7ff ffa5 	bl	800b46c <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800b522:	4b0b      	ldr	r3, [pc, #44]	; (800b550 <ILI9341_Fill_Screen+0x4c>)
 800b524:	881b      	ldrh	r3, [r3, #0]
 800b526:	b29b      	uxth	r3, r3
 800b528:	461a      	mov	r2, r3
 800b52a:	4b0a      	ldr	r3, [pc, #40]	; (800b554 <ILI9341_Fill_Screen+0x50>)
 800b52c:	881b      	ldrh	r3, [r3, #0]
 800b52e:	b29b      	uxth	r3, r3
 800b530:	fb03 f302 	mul.w	r3, r3, r2
 800b534:	4619      	mov	r1, r3
 800b536:	88fa      	ldrh	r2, [r7, #6]
 800b538:	2304      	movs	r3, #4
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	460b      	mov	r3, r1
 800b53e:	2100      	movs	r1, #0
 800b540:	2000      	movs	r0, #0
 800b542:	f000 fa43 	bl	800b9cc <_LCD_Write_Frame>
}
 800b546:	bf00      	nop
 800b548:	3708      	adds	r7, #8
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	2000002a 	.word	0x2000002a
 800b554:	20000028 	.word	0x20000028

0800b558 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b08c      	sub	sp, #48	; 0x30
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	4603      	mov	r3, r0
 800b560:	80fb      	strh	r3, [r7, #6]
 800b562:	460b      	mov	r3, r1
 800b564:	80bb      	strh	r3, [r7, #4]
 800b566:	4613      	mov	r3, r2
 800b568:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800b56a:	4b94      	ldr	r3, [pc, #592]	; (800b7bc <ILI9341_Draw_Pixel+0x264>)
 800b56c:	881b      	ldrh	r3, [r3, #0]
 800b56e:	b29b      	uxth	r3, r3
 800b570:	88fa      	ldrh	r2, [r7, #6]
 800b572:	429a      	cmp	r2, r3
 800b574:	f080 811e 	bcs.w	800b7b4 <ILI9341_Draw_Pixel+0x25c>
 800b578:	4b91      	ldr	r3, [pc, #580]	; (800b7c0 <ILI9341_Draw_Pixel+0x268>)
 800b57a:	881b      	ldrh	r3, [r3, #0]
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	88ba      	ldrh	r2, [r7, #4]
 800b580:	429a      	cmp	r2, r3
 800b582:	f080 8117 	bcs.w	800b7b4 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b586:	4b8f      	ldr	r3, [pc, #572]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b588:	695b      	ldr	r3, [r3, #20]
 800b58a:	4a8e      	ldr	r2, [pc, #568]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b58c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b590:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b592:	4b8c      	ldr	r3, [pc, #560]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b594:	695b      	ldr	r3, [r3, #20]
 800b596:	4a8b      	ldr	r2, [pc, #556]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b59c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800b59e:	2200      	movs	r2, #0
 800b5a0:	2100      	movs	r1, #0
 800b5a2:	202a      	movs	r0, #42	; 0x2a
 800b5a4:	f000 fb26 	bl	800bbf4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5ac:	e008      	b.n	800b5c0 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b5ae:	4b85      	ldr	r3, [pc, #532]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	4a84      	ldr	r2, [pc, #528]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5b8:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5bc:	3301      	adds	r3, #1
 800b5be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c2:	2b02      	cmp	r3, #2
 800b5c4:	ddf3      	ble.n	800b5ae <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b5c6:	4b7f      	ldr	r3, [pc, #508]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5c8:	695b      	ldr	r3, [r3, #20]
 800b5ca:	4a7e      	ldr	r2, [pc, #504]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5d0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b5d2:	4b7c      	ldr	r3, [pc, #496]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5d4:	695b      	ldr	r3, [r3, #20]
 800b5d6:	4a7b      	ldr	r2, [pc, #492]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5dc:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b5de:	4b79      	ldr	r3, [pc, #484]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	4a78      	ldr	r2, [pc, #480]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b5e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5e8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800b5ea:	88fb      	ldrh	r3, [r7, #6]
 800b5ec:	0a1b      	lsrs	r3, r3, #8
 800b5ee:	b29b      	uxth	r3, r3
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	753b      	strb	r3, [r7, #20]
 800b5f4:	88fb      	ldrh	r3, [r7, #6]
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800b5fa:	88fb      	ldrh	r3, [r7, #6]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800b600:	b2db      	uxtb	r3, r3
 800b602:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800b604:	88fb      	ldrh	r3, [r7, #6]
 800b606:	b2db      	uxtb	r3, r3
 800b608:	3301      	adds	r3, #1
 800b60a:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800b60c:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 9);
 800b60e:	f107 0014 	add.w	r0, r7, #20
 800b612:	2309      	movs	r3, #9
 800b614:	2200      	movs	r2, #0
 800b616:	2104      	movs	r1, #4
 800b618:	f000 fb02 	bl	800bc20 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b61c:	2300      	movs	r3, #0
 800b61e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b620:	e008      	b.n	800b634 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b622:	4b68      	ldr	r3, [pc, #416]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	4a67      	ldr	r2, [pc, #412]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b62c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b62e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b630:	3301      	adds	r3, #1
 800b632:	62bb      	str	r3, [r7, #40]	; 0x28
 800b634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b636:	2b02      	cmp	r3, #2
 800b638:	ddf3      	ble.n	800b622 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b63a:	4b62      	ldr	r3, [pc, #392]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b63c:	695b      	ldr	r3, [r3, #20]
 800b63e:	4a61      	ldr	r2, [pc, #388]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b644:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b646:	4b5f      	ldr	r3, [pc, #380]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b648:	695b      	ldr	r3, [r3, #20]
 800b64a:	4a5e      	ldr	r2, [pc, #376]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b64c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b650:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b652:	4b5c      	ldr	r3, [pc, #368]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b654:	695b      	ldr	r3, [r3, #20]
 800b656:	4a5b      	ldr	r2, [pc, #364]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b658:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b65c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800b65e:	2200      	movs	r2, #0
 800b660:	2100      	movs	r1, #0
 800b662:	202b      	movs	r0, #43	; 0x2b
 800b664:	f000 fac6 	bl	800bbf4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b668:	2300      	movs	r3, #0
 800b66a:	627b      	str	r3, [r7, #36]	; 0x24
 800b66c:	e008      	b.n	800b680 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b66e:	4b55      	ldr	r3, [pc, #340]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b670:	695b      	ldr	r3, [r3, #20]
 800b672:	4a54      	ldr	r2, [pc, #336]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b674:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b678:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67c:	3301      	adds	r3, #1
 800b67e:	627b      	str	r3, [r7, #36]	; 0x24
 800b680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b682:	2b02      	cmp	r3, #2
 800b684:	ddf3      	ble.n	800b66e <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b686:	4b4f      	ldr	r3, [pc, #316]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b688:	695b      	ldr	r3, [r3, #20]
 800b68a:	4a4e      	ldr	r2, [pc, #312]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b68c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b690:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b692:	4b4c      	ldr	r3, [pc, #304]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b694:	695b      	ldr	r3, [r3, #20]
 800b696:	4a4b      	ldr	r2, [pc, #300]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b69c:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b69e:	4b49      	ldr	r3, [pc, #292]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b6a0:	695b      	ldr	r3, [r3, #20]
 800b6a2:	4a48      	ldr	r2, [pc, #288]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b6a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6a8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800b6aa:	88bb      	ldrh	r3, [r7, #4]
 800b6ac:	0a1b      	lsrs	r3, r3, #8
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	743b      	strb	r3, [r7, #16]
 800b6b4:	88bb      	ldrh	r3, [r7, #4]
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800b6ba:	88bb      	ldrh	r3, [r7, #4]
 800b6bc:	3301      	adds	r3, #1
 800b6be:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800b6c0:	b2db      	uxtb	r3, r3
 800b6c2:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800b6c4:	88bb      	ldrh	r3, [r7, #4]
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800b6cc:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 9);
 800b6ce:	f107 0010 	add.w	r0, r7, #16
 800b6d2:	2309      	movs	r3, #9
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2104      	movs	r1, #4
 800b6d8:	f000 faa2 	bl	800bc20 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b6dc:	2300      	movs	r3, #0
 800b6de:	623b      	str	r3, [r7, #32]
 800b6e0:	e008      	b.n	800b6f4 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b6e2:	4b38      	ldr	r3, [pc, #224]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b6e4:	695b      	ldr	r3, [r3, #20]
 800b6e6:	4a37      	ldr	r2, [pc, #220]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b6e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6ec:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b6ee:	6a3b      	ldr	r3, [r7, #32]
 800b6f0:	3301      	adds	r3, #1
 800b6f2:	623b      	str	r3, [r7, #32]
 800b6f4:	6a3b      	ldr	r3, [r7, #32]
 800b6f6:	2b02      	cmp	r3, #2
 800b6f8:	ddf3      	ble.n	800b6e2 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b6fa:	4b32      	ldr	r3, [pc, #200]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b6fc:	695b      	ldr	r3, [r3, #20]
 800b6fe:	4a31      	ldr	r2, [pc, #196]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b704:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b706:	4b2f      	ldr	r3, [pc, #188]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b708:	695b      	ldr	r3, [r3, #20]
 800b70a:	4a2e      	ldr	r2, [pc, #184]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b70c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b710:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b712:	4b2c      	ldr	r3, [pc, #176]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b714:	695b      	ldr	r3, [r3, #20]
 800b716:	4a2b      	ldr	r2, [pc, #172]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b718:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b71c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800b71e:	2200      	movs	r2, #0
 800b720:	2100      	movs	r1, #0
 800b722:	202c      	movs	r0, #44	; 0x2c
 800b724:	f000 fa66 	bl	800bbf4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b728:	2300      	movs	r3, #0
 800b72a:	61fb      	str	r3, [r7, #28]
 800b72c:	e008      	b.n	800b740 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b72e:	4b25      	ldr	r3, [pc, #148]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b730:	695b      	ldr	r3, [r3, #20]
 800b732:	4a24      	ldr	r2, [pc, #144]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b738:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b73a:	69fb      	ldr	r3, [r7, #28]
 800b73c:	3301      	adds	r3, #1
 800b73e:	61fb      	str	r3, [r7, #28]
 800b740:	69fb      	ldr	r3, [r7, #28]
 800b742:	2b02      	cmp	r3, #2
 800b744:	ddf3      	ble.n	800b72e <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b746:	4b1f      	ldr	r3, [pc, #124]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b748:	695b      	ldr	r3, [r3, #20]
 800b74a:	4a1e      	ldr	r2, [pc, #120]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b74c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b750:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b752:	4b1c      	ldr	r3, [pc, #112]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b754:	695b      	ldr	r3, [r3, #20]
 800b756:	4a1b      	ldr	r2, [pc, #108]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b75c:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b75e:	4b19      	ldr	r3, [pc, #100]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b760:	695b      	ldr	r3, [r3, #20]
 800b762:	4a18      	ldr	r2, [pc, #96]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b768:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800b76a:	887b      	ldrh	r3, [r7, #2]
 800b76c:	0a1b      	lsrs	r3, r3, #8
 800b76e:	b29b      	uxth	r3, r3
 800b770:	b2db      	uxtb	r3, r3
 800b772:	733b      	strb	r3, [r7, #12]
 800b774:	887b      	ldrh	r3, [r7, #2]
 800b776:	b2db      	uxtb	r3, r3
 800b778:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 9);
 800b77a:	f107 000c 	add.w	r0, r7, #12
 800b77e:	2309      	movs	r3, #9
 800b780:	2200      	movs	r2, #0
 800b782:	2104      	movs	r1, #4
 800b784:	f000 fa4c 	bl	800bc20 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b788:	2300      	movs	r3, #0
 800b78a:	61bb      	str	r3, [r7, #24]
 800b78c:	e008      	b.n	800b7a0 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b78e:	4b0d      	ldr	r3, [pc, #52]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b790:	695b      	ldr	r3, [r3, #20]
 800b792:	4a0c      	ldr	r2, [pc, #48]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b794:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b798:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b79a:	69bb      	ldr	r3, [r7, #24]
 800b79c:	3301      	adds	r3, #1
 800b79e:	61bb      	str	r3, [r7, #24]
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	2b02      	cmp	r3, #2
 800b7a4:	ddf3      	ble.n	800b78e <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b7a6:	4b07      	ldr	r3, [pc, #28]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b7a8:	695b      	ldr	r3, [r3, #20]
 800b7aa:	4a06      	ldr	r2, [pc, #24]	; (800b7c4 <ILI9341_Draw_Pixel+0x26c>)
 800b7ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7b0:	6153      	str	r3, [r2, #20]
 800b7b2:	e000      	b.n	800b7b6 <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800b7b4:	bf00      	nop


}
 800b7b6:	3730      	adds	r7, #48	; 0x30
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}
 800b7bc:	2000002a 	.word	0x2000002a
 800b7c0:	20000028 	.word	0x20000028
 800b7c4:	48000400 	.word	0x48000400

0800b7c8 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800b7c8:	b590      	push	{r4, r7, lr}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af02      	add	r7, sp, #8
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	4608      	mov	r0, r1
 800b7d2:	4611      	mov	r1, r2
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	4623      	mov	r3, r4
 800b7d8:	80fb      	strh	r3, [r7, #6]
 800b7da:	4603      	mov	r3, r0
 800b7dc:	80bb      	strh	r3, [r7, #4]
 800b7de:	460b      	mov	r3, r1
 800b7e0:	807b      	strh	r3, [r7, #2]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b7e6:	4b39      	ldr	r3, [pc, #228]	; (800b8cc <ILI9341_Draw_Rectangle+0x104>)
 800b7e8:	881b      	ldrh	r3, [r3, #0]
 800b7ea:	b29b      	uxth	r3, r3
 800b7ec:	88fa      	ldrh	r2, [r7, #6]
 800b7ee:	429a      	cmp	r2, r3
 800b7f0:	d268      	bcs.n	800b8c4 <ILI9341_Draw_Rectangle+0xfc>
 800b7f2:	4b37      	ldr	r3, [pc, #220]	; (800b8d0 <ILI9341_Draw_Rectangle+0x108>)
 800b7f4:	881b      	ldrh	r3, [r3, #0]
 800b7f6:	b29b      	uxth	r3, r3
 800b7f8:	88ba      	ldrh	r2, [r7, #4]
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d262      	bcs.n	800b8c4 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800b7fe:	88fa      	ldrh	r2, [r7, #6]
 800b800:	887b      	ldrh	r3, [r7, #2]
 800b802:	4413      	add	r3, r2
 800b804:	3b01      	subs	r3, #1
 800b806:	4a31      	ldr	r2, [pc, #196]	; (800b8cc <ILI9341_Draw_Rectangle+0x104>)
 800b808:	8812      	ldrh	r2, [r2, #0]
 800b80a:	b292      	uxth	r2, r2
 800b80c:	4293      	cmp	r3, r2
 800b80e:	db05      	blt.n	800b81c <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800b810:	4b2e      	ldr	r3, [pc, #184]	; (800b8cc <ILI9341_Draw_Rectangle+0x104>)
 800b812:	881b      	ldrh	r3, [r3, #0]
 800b814:	b29a      	uxth	r2, r3
 800b816:	88fb      	ldrh	r3, [r7, #6]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800b81c:	88ba      	ldrh	r2, [r7, #4]
 800b81e:	883b      	ldrh	r3, [r7, #0]
 800b820:	4413      	add	r3, r2
 800b822:	3b01      	subs	r3, #1
 800b824:	4a2a      	ldr	r2, [pc, #168]	; (800b8d0 <ILI9341_Draw_Rectangle+0x108>)
 800b826:	8812      	ldrh	r2, [r2, #0]
 800b828:	b292      	uxth	r2, r2
 800b82a:	4293      	cmp	r3, r2
 800b82c:	db05      	blt.n	800b83a <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800b82e:	4b28      	ldr	r3, [pc, #160]	; (800b8d0 <ILI9341_Draw_Rectangle+0x108>)
 800b830:	881b      	ldrh	r3, [r3, #0]
 800b832:	b29a      	uxth	r2, r3
 800b834:	88bb      	ldrh	r3, [r7, #4]
 800b836:	1ad3      	subs	r3, r2, r3
 800b838:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800b83a:	88fa      	ldrh	r2, [r7, #6]
 800b83c:	887b      	ldrh	r3, [r7, #2]
 800b83e:	4413      	add	r3, r2
 800b840:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800b842:	3b01      	subs	r3, #1
 800b844:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800b846:	88ba      	ldrh	r2, [r7, #4]
 800b848:	883b      	ldrh	r3, [r7, #0]
 800b84a:	4413      	add	r3, r2
 800b84c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800b84e:	3b01      	subs	r3, #1
 800b850:	b29b      	uxth	r3, r3
 800b852:	88b9      	ldrh	r1, [r7, #4]
 800b854:	88f8      	ldrh	r0, [r7, #6]
 800b856:	4622      	mov	r2, r4
 800b858:	f7ff fe08 	bl	800b46c <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800b85c:	883a      	ldrh	r2, [r7, #0]
 800b85e:	887b      	ldrh	r3, [r7, #2]
 800b860:	fb12 f303 	smulbb	r3, r2, r3
 800b864:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800b866:	2300      	movs	r3, #0
 800b868:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800b86a:	89fb      	ldrh	r3, [r7, #14]
 800b86c:	f003 0301 	and.w	r3, r3, #1
 800b870:	2b00      	cmp	r3, #0
 800b872:	d009      	beq.n	800b888 <ILI9341_Draw_Rectangle+0xc0>
 800b874:	89fb      	ldrh	r3, [r7, #14]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d906      	bls.n	800b888 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800b87a:	2301      	movs	r3, #1
 800b87c:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800b87e:	89fb      	ldrh	r3, [r7, #14]
 800b880:	085b      	lsrs	r3, r3, #1
 800b882:	b29b      	uxth	r3, r3
 800b884:	005b      	lsls	r3, r3, #1
 800b886:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800b888:	89fc      	ldrh	r4, [r7, #14]
 800b88a:	8c3a      	ldrh	r2, [r7, #32]
 800b88c:	88b9      	ldrh	r1, [r7, #4]
 800b88e:	88f8      	ldrh	r0, [r7, #6]
 800b890:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b894:	9300      	str	r3, [sp, #0]
 800b896:	4623      	mov	r3, r4
 800b898:	f000 f898 	bl	800b9cc <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800b89c:	7b7b      	ldrb	r3, [r7, #13]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d011      	beq.n	800b8c6 <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800b8a2:	88fa      	ldrh	r2, [r7, #6]
 800b8a4:	887b      	ldrh	r3, [r7, #2]
 800b8a6:	4413      	add	r3, r2
 800b8a8:	b29b      	uxth	r3, r3
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800b8ae:	88ba      	ldrh	r2, [r7, #4]
 800b8b0:	883b      	ldrh	r3, [r7, #0]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	b29b      	uxth	r3, r3
 800b8ba:	8c3a      	ldrh	r2, [r7, #32]
 800b8bc:	4619      	mov	r1, r3
 800b8be:	f7ff fe4b 	bl	800b558 <ILI9341_Draw_Pixel>
 800b8c2:	e000      	b.n	800b8c6 <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b8c4:	bf00      	nop
							colour);
	}
}
 800b8c6:	3714      	adds	r7, #20
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd90      	pop	{r4, r7, pc}
 800b8cc:	2000002a 	.word	0x2000002a
 800b8d0:	20000028 	.word	0x20000028

0800b8d4 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b084      	sub	sp, #16
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	4603      	mov	r3, r0
 800b8dc:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800b8de:	79fb      	ldrb	r3, [r7, #7]
 800b8e0:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800b8e2:	2036      	movs	r0, #54	; 0x36
 800b8e4:	f000 f922 	bl	800bb2c <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800b8e8:	7bfb      	ldrb	r3, [r7, #15]
 800b8ea:	2b03      	cmp	r3, #3
 800b8ec:	d836      	bhi.n	800b95c <ILI9341_Set_Rotation+0x88>
 800b8ee:	a201      	add	r2, pc, #4	; (adr r2, 800b8f4 <ILI9341_Set_Rotation+0x20>)
 800b8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f4:	0800b905 	.word	0x0800b905
 800b8f8:	0800b91b 	.word	0x0800b91b
 800b8fc:	0800b931 	.word	0x0800b931
 800b900:	0800b947 	.word	0x0800b947
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800b904:	2048      	movs	r0, #72	; 0x48
 800b906:	f000 f943 	bl	800bb90 <_LCD_SendData>
			LCD_WIDTH = 240;
 800b90a:	4b17      	ldr	r3, [pc, #92]	; (800b968 <ILI9341_Set_Rotation+0x94>)
 800b90c:	22f0      	movs	r2, #240	; 0xf0
 800b90e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800b910:	4b16      	ldr	r3, [pc, #88]	; (800b96c <ILI9341_Set_Rotation+0x98>)
 800b912:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800b916:	801a      	strh	r2, [r3, #0]
			break;
 800b918:	e021      	b.n	800b95e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800b91a:	2028      	movs	r0, #40	; 0x28
 800b91c:	f000 f938 	bl	800bb90 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800b920:	4b11      	ldr	r3, [pc, #68]	; (800b968 <ILI9341_Set_Rotation+0x94>)
 800b922:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800b926:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800b928:	4b10      	ldr	r3, [pc, #64]	; (800b96c <ILI9341_Set_Rotation+0x98>)
 800b92a:	22f0      	movs	r2, #240	; 0xf0
 800b92c:	801a      	strh	r2, [r3, #0]
			break;
 800b92e:	e016      	b.n	800b95e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800b930:	2088      	movs	r0, #136	; 0x88
 800b932:	f000 f92d 	bl	800bb90 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800b936:	4b0c      	ldr	r3, [pc, #48]	; (800b968 <ILI9341_Set_Rotation+0x94>)
 800b938:	22f0      	movs	r2, #240	; 0xf0
 800b93a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800b93c:	4b0b      	ldr	r3, [pc, #44]	; (800b96c <ILI9341_Set_Rotation+0x98>)
 800b93e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800b942:	801a      	strh	r2, [r3, #0]
			break;
 800b944:	e00b      	b.n	800b95e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800b946:	20e8      	movs	r0, #232	; 0xe8
 800b948:	f000 f922 	bl	800bb90 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800b94c:	4b06      	ldr	r3, [pc, #24]	; (800b968 <ILI9341_Set_Rotation+0x94>)
 800b94e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800b952:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800b954:	4b05      	ldr	r3, [pc, #20]	; (800b96c <ILI9341_Set_Rotation+0x98>)
 800b956:	22f0      	movs	r2, #240	; 0xf0
 800b958:	801a      	strh	r2, [r3, #0]
			break;
 800b95a:	e000      	b.n	800b95e <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800b95c:	bf00      	nop
	}
}
 800b95e:	bf00      	nop
 800b960:	3710      	adds	r7, #16
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	2000002a 	.word	0x2000002a
 800b96c:	20000028 	.word	0x20000028

0800b970 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800b970:	b480      	push	{r7}
 800b972:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800b974:	4b05      	ldr	r3, [pc, #20]	; (800b98c <_LCD_Enable+0x1c>)
 800b976:	695b      	ldr	r3, [r3, #20]
 800b978:	4a04      	ldr	r2, [pc, #16]	; (800b98c <_LCD_Enable+0x1c>)
 800b97a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b97e:	6153      	str	r3, [r2, #20]
}
 800b980:	bf00      	nop
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	48000400 	.word	0x48000400

0800b990 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800b990:	b580      	push	{r7, lr}
 800b992:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800b994:	4b0c      	ldr	r3, [pc, #48]	; (800b9c8 <_LCD_Reset+0x38>)
 800b996:	695b      	ldr	r3, [r3, #20]
 800b998:	4a0b      	ldr	r2, [pc, #44]	; (800b9c8 <_LCD_Reset+0x38>)
 800b99a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b99e:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800b9a0:	20c8      	movs	r0, #200	; 0xc8
 800b9a2:	f7f9 fe47 	bl	8005634 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b9a6:	4b08      	ldr	r3, [pc, #32]	; (800b9c8 <_LCD_Reset+0x38>)
 800b9a8:	695b      	ldr	r3, [r3, #20]
 800b9aa:	4a07      	ldr	r2, [pc, #28]	; (800b9c8 <_LCD_Reset+0x38>)
 800b9ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b9b0:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800b9b2:	20c8      	movs	r0, #200	; 0xc8
 800b9b4:	f7f9 fe3e 	bl	8005634 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800b9b8:	4b03      	ldr	r3, [pc, #12]	; (800b9c8 <_LCD_Reset+0x38>)
 800b9ba:	695b      	ldr	r3, [r3, #20]
 800b9bc:	4a02      	ldr	r2, [pc, #8]	; (800b9c8 <_LCD_Reset+0x38>)
 800b9be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b9c2:	6153      	str	r3, [r2, #20]
}
 800b9c4:	bf00      	nop
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	48000400 	.word	0x48000400

0800b9cc <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800b9cc:	b5b0      	push	{r4, r5, r7, lr}
 800b9ce:	b08e      	sub	sp, #56	; 0x38
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	607b      	str	r3, [r7, #4]
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	81fb      	strh	r3, [r7, #14]
 800b9d8:	460b      	mov	r3, r1
 800b9da:	81bb      	strh	r3, [r7, #12]
 800b9dc:	4613      	mov	r3, r2
 800b9de:	817b      	strh	r3, [r7, #10]
 800b9e0:	466b      	mov	r3, sp
 800b9e2:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	005b      	lsls	r3, r3, #1
 800b9ec:	4a4d      	ldr	r2, [pc, #308]	; (800bb24 <_LCD_Write_Frame+0x158>)
 800b9ee:	8812      	ldrh	r2, [r2, #0]
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d202      	bcs.n	800b9fa <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b9f8:	e002      	b.n	800ba00 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800b9fa:	4b4a      	ldr	r3, [pc, #296]	; (800bb24 <_LCD_Write_Frame+0x158>)
 800b9fc:	881b      	ldrh	r3, [r3, #0]
 800b9fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800ba00:	897b      	ldrh	r3, [r7, #10]
 800ba02:	0a1b      	lsrs	r3, r3, #8
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800ba08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	3b01      	subs	r3, #1
 800ba0e:	61bb      	str	r3, [r7, #24]
 800ba10:	4601      	mov	r1, r0
 800ba12:	f04f 0200 	mov.w	r2, #0
 800ba16:	f04f 0300 	mov.w	r3, #0
 800ba1a:	f04f 0400 	mov.w	r4, #0
 800ba1e:	00d4      	lsls	r4, r2, #3
 800ba20:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ba24:	00cb      	lsls	r3, r1, #3
 800ba26:	4601      	mov	r1, r0
 800ba28:	f04f 0200 	mov.w	r2, #0
 800ba2c:	f04f 0300 	mov.w	r3, #0
 800ba30:	f04f 0400 	mov.w	r4, #0
 800ba34:	00d4      	lsls	r4, r2, #3
 800ba36:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ba3a:	00cb      	lsls	r3, r1, #3
 800ba3c:	1dc3      	adds	r3, r0, #7
 800ba3e:	08db      	lsrs	r3, r3, #3
 800ba40:	00db      	lsls	r3, r3, #3
 800ba42:	ebad 0d03 	sub.w	sp, sp, r3
 800ba46:	466b      	mov	r3, sp
 800ba48:	3300      	adds	r3, #0
 800ba4a:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	633b      	str	r3, [r7, #48]	; 0x30
 800ba50:	e00d      	b.n	800ba6e <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba56:	4413      	add	r3, r2
 800ba58:	7ffa      	ldrb	r2, [r7, #31]
 800ba5a:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800ba5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5e:	3301      	adds	r3, #1
 800ba60:	897a      	ldrh	r2, [r7, #10]
 800ba62:	b2d1      	uxtb	r1, r2
 800ba64:	697a      	ldr	r2, [r7, #20]
 800ba66:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	3302      	adds	r3, #2
 800ba6c:	633b      	str	r3, [r7, #48]	; 0x30
 800ba6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d3ed      	bcc.n	800ba52 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	005b      	lsls	r3, r3, #1
 800ba7a:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800ba80:	2300      	movs	r3, #0
 800ba82:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00d      	beq.n	800baa6 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800ba8a:	693a      	ldr	r2, [r7, #16]
 800ba8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba92:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba98:	fbb3 f2f2 	udiv	r2, r3, r2
 800ba9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba9e:	fb01 f202 	mul.w	r2, r1, r2
 800baa2:	1a9b      	subs	r3, r3, r2
 800baa4:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800baa6:	4b20      	ldr	r3, [pc, #128]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800baa8:	695b      	ldr	r3, [r3, #20]
 800baaa:	4a1f      	ldr	r2, [pc, #124]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800baac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bab0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bab2:	4b1d      	ldr	r3, [pc, #116]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800bab4:	695b      	ldr	r3, [r3, #20]
 800bab6:	4a1c      	ldr	r2, [pc, #112]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800bab8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800babc:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800babe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d00f      	beq.n	800bae4 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800bac4:	2300      	movs	r3, #0
 800bac6:	627b      	str	r3, [r7, #36]	; 0x24
 800bac8:	e008      	b.n	800badc <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 9);
 800baca:	6978      	ldr	r0, [r7, #20]
 800bacc:	2309      	movs	r3, #9
 800bace:	2200      	movs	r2, #0
 800bad0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bad2:	f000 f8a5 	bl	800bc20 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800bad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad8:	3301      	adds	r3, #1
 800bada:	627b      	str	r3, [r7, #36]	; 0x24
 800badc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d3f2      	bcc.n	800baca <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 9);
 800bae4:	6978      	ldr	r0, [r7, #20]
 800bae6:	2309      	movs	r3, #9
 800bae8:	2200      	movs	r2, #0
 800baea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800baec:	f000 f898 	bl	800bc20 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800baf0:	2300      	movs	r3, #0
 800baf2:	623b      	str	r3, [r7, #32]
 800baf4:	e008      	b.n	800bb08 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800baf6:	4b0c      	ldr	r3, [pc, #48]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800baf8:	695b      	ldr	r3, [r3, #20]
 800bafa:	4a0b      	ldr	r2, [pc, #44]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800bafc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb00:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bb02:	6a3b      	ldr	r3, [r7, #32]
 800bb04:	3301      	adds	r3, #1
 800bb06:	623b      	str	r3, [r7, #32]
 800bb08:	6a3b      	ldr	r3, [r7, #32]
 800bb0a:	2b02      	cmp	r3, #2
 800bb0c:	ddf3      	ble.n	800baf6 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bb0e:	4b06      	ldr	r3, [pc, #24]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800bb10:	695b      	ldr	r3, [r3, #20]
 800bb12:	4a05      	ldr	r2, [pc, #20]	; (800bb28 <_LCD_Write_Frame+0x15c>)
 800bb14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb18:	6153      	str	r3, [r2, #20]
 800bb1a:	46ad      	mov	sp, r5

}
 800bb1c:	bf00      	nop
 800bb1e:	3738      	adds	r7, #56	; 0x38
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bdb0      	pop	{r4, r5, r7, pc}
 800bb24:	2000002c 	.word	0x2000002c
 800bb28:	48000400 	.word	0x48000400

0800bb2c <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	4603      	mov	r3, r0
 800bb34:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bb36:	4b15      	ldr	r3, [pc, #84]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb38:	695b      	ldr	r3, [r3, #20]
 800bb3a:	4a14      	ldr	r2, [pc, #80]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb40:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800bb42:	4b12      	ldr	r3, [pc, #72]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb44:	695b      	ldr	r3, [r3, #20]
 800bb46:	4a11      	ldr	r2, [pc, #68]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb4c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	2200      	movs	r2, #0
 800bb52:	2100      	movs	r1, #0
 800bb54:	4618      	mov	r0, r3
 800bb56:	f000 f84d 	bl	800bbf4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	e008      	b.n	800bb72 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bb60:	4b0a      	ldr	r3, [pc, #40]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb62:	695b      	ldr	r3, [r3, #20]
 800bb64:	4a09      	ldr	r2, [pc, #36]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb6a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	60fb      	str	r3, [r7, #12]
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	2b02      	cmp	r3, #2
 800bb76:	ddf3      	ble.n	800bb60 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bb78:	4b04      	ldr	r3, [pc, #16]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb7a:	695b      	ldr	r3, [r3, #20]
 800bb7c:	4a03      	ldr	r2, [pc, #12]	; (800bb8c <_LCD_SendCommand+0x60>)
 800bb7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb82:	6153      	str	r3, [r2, #20]
}
 800bb84:	bf00      	nop
 800bb86:	3710      	adds	r7, #16
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	48000400 	.word	0x48000400

0800bb90 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	4603      	mov	r3, r0
 800bb98:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800bb9a:	4b15      	ldr	r3, [pc, #84]	; (800bbf0 <_LCD_SendData+0x60>)
 800bb9c:	695b      	ldr	r3, [r3, #20]
 800bb9e:	4a14      	ldr	r2, [pc, #80]	; (800bbf0 <_LCD_SendData+0x60>)
 800bba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bba4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bba6:	4b12      	ldr	r3, [pc, #72]	; (800bbf0 <_LCD_SendData+0x60>)
 800bba8:	695b      	ldr	r3, [r3, #20]
 800bbaa:	4a11      	ldr	r2, [pc, #68]	; (800bbf0 <_LCD_SendData+0x60>)
 800bbac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bbb0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800bbb2:	79fb      	ldrb	r3, [r7, #7]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	2100      	movs	r1, #0
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f000 f81b 	bl	800bbf4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	60fb      	str	r3, [r7, #12]
 800bbc2:	e008      	b.n	800bbd6 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bbc4:	4b0a      	ldr	r3, [pc, #40]	; (800bbf0 <_LCD_SendData+0x60>)
 800bbc6:	695b      	ldr	r3, [r3, #20]
 800bbc8:	4a09      	ldr	r2, [pc, #36]	; (800bbf0 <_LCD_SendData+0x60>)
 800bbca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bbce:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	3301      	adds	r3, #1
 800bbd4:	60fb      	str	r3, [r7, #12]
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2b02      	cmp	r3, #2
 800bbda:	ddf3      	ble.n	800bbc4 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bbdc:	4b04      	ldr	r3, [pc, #16]	; (800bbf0 <_LCD_SendData+0x60>)
 800bbde:	695b      	ldr	r3, [r3, #20]
 800bbe0:	4a03      	ldr	r2, [pc, #12]	; (800bbf0 <_LCD_SendData+0x60>)
 800bbe2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bbe6:	6153      	str	r3, [r2, #20]
}
 800bbe8:	bf00      	nop
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	48000400 	.word	0x48000400

0800bbf4 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b082      	sub	sp, #8
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	71fb      	strb	r3, [r7, #7]
 800bbfe:	460b      	mov	r3, r1
 800bc00:	71bb      	strb	r3, [r7, #6]
 800bc02:	4613      	mov	r3, r2
 800bc04:	717b      	strb	r3, [r7, #5]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, &data_buffer, 1, 1);
 800bc06:	1df9      	adds	r1, r7, #7
 800bc08:	2301      	movs	r3, #1
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	4803      	ldr	r0, [pc, #12]	; (800bc1c <_SPI_SendByte+0x28>)
 800bc0e:	f7fd fa9f 	bl	8009150 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800bc12:	bf00      	nop
 800bc14:	3708      	adds	r7, #8
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20001460 	.word	0x20001460

0800bc20 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b084      	sub	sp, #16
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	4611      	mov	r1, r2
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	460b      	mov	r3, r1
 800bc30:	71fb      	strb	r3, [r7, #7]
 800bc32:	4613      	mov	r3, r2
 800bc34:	71bb      	strb	r3, [r7, #6]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)data_buffer, buffer_size, 2 );
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	b29a      	uxth	r2, r3
 800bc3a:	2302      	movs	r3, #2
 800bc3c:	68f9      	ldr	r1, [r7, #12]
 800bc3e:	4803      	ldr	r0, [pc, #12]	; (800bc4c <_SPI_SendByteMultiByte+0x2c>)
 800bc40:	f7fd fa86 	bl	8009150 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800bc44:	bf00      	nop
 800bc46:	3710      	adds	r7, #16
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}
 800bc4c:	20001460 	.word	0x20001460

0800bc50 <__errno>:
 800bc50:	4b01      	ldr	r3, [pc, #4]	; (800bc58 <__errno+0x8>)
 800bc52:	6818      	ldr	r0, [r3, #0]
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	20001070 	.word	0x20001070

0800bc5c <__libc_init_array>:
 800bc5c:	b570      	push	{r4, r5, r6, lr}
 800bc5e:	4e0d      	ldr	r6, [pc, #52]	; (800bc94 <__libc_init_array+0x38>)
 800bc60:	4c0d      	ldr	r4, [pc, #52]	; (800bc98 <__libc_init_array+0x3c>)
 800bc62:	1ba4      	subs	r4, r4, r6
 800bc64:	10a4      	asrs	r4, r4, #2
 800bc66:	2500      	movs	r5, #0
 800bc68:	42a5      	cmp	r5, r4
 800bc6a:	d109      	bne.n	800bc80 <__libc_init_array+0x24>
 800bc6c:	4e0b      	ldr	r6, [pc, #44]	; (800bc9c <__libc_init_array+0x40>)
 800bc6e:	4c0c      	ldr	r4, [pc, #48]	; (800bca0 <__libc_init_array+0x44>)
 800bc70:	f002 fc32 	bl	800e4d8 <_init>
 800bc74:	1ba4      	subs	r4, r4, r6
 800bc76:	10a4      	asrs	r4, r4, #2
 800bc78:	2500      	movs	r5, #0
 800bc7a:	42a5      	cmp	r5, r4
 800bc7c:	d105      	bne.n	800bc8a <__libc_init_array+0x2e>
 800bc7e:	bd70      	pop	{r4, r5, r6, pc}
 800bc80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bc84:	4798      	blx	r3
 800bc86:	3501      	adds	r5, #1
 800bc88:	e7ee      	b.n	800bc68 <__libc_init_array+0xc>
 800bc8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bc8e:	4798      	blx	r3
 800bc90:	3501      	adds	r5, #1
 800bc92:	e7f2      	b.n	800bc7a <__libc_init_array+0x1e>
 800bc94:	0800ee50 	.word	0x0800ee50
 800bc98:	0800ee50 	.word	0x0800ee50
 800bc9c:	0800ee50 	.word	0x0800ee50
 800bca0:	0800ee54 	.word	0x0800ee54

0800bca4 <memset>:
 800bca4:	4402      	add	r2, r0
 800bca6:	4603      	mov	r3, r0
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d100      	bne.n	800bcae <memset+0xa>
 800bcac:	4770      	bx	lr
 800bcae:	f803 1b01 	strb.w	r1, [r3], #1
 800bcb2:	e7f9      	b.n	800bca8 <memset+0x4>

0800bcb4 <__cvt>:
 800bcb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcb8:	ec55 4b10 	vmov	r4, r5, d0
 800bcbc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800bcbe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bcc2:	2d00      	cmp	r5, #0
 800bcc4:	460e      	mov	r6, r1
 800bcc6:	4691      	mov	r9, r2
 800bcc8:	4619      	mov	r1, r3
 800bcca:	bfb8      	it	lt
 800bccc:	4622      	movlt	r2, r4
 800bcce:	462b      	mov	r3, r5
 800bcd0:	f027 0720 	bic.w	r7, r7, #32
 800bcd4:	bfbb      	ittet	lt
 800bcd6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bcda:	461d      	movlt	r5, r3
 800bcdc:	2300      	movge	r3, #0
 800bcde:	232d      	movlt	r3, #45	; 0x2d
 800bce0:	bfb8      	it	lt
 800bce2:	4614      	movlt	r4, r2
 800bce4:	2f46      	cmp	r7, #70	; 0x46
 800bce6:	700b      	strb	r3, [r1, #0]
 800bce8:	d004      	beq.n	800bcf4 <__cvt+0x40>
 800bcea:	2f45      	cmp	r7, #69	; 0x45
 800bcec:	d100      	bne.n	800bcf0 <__cvt+0x3c>
 800bcee:	3601      	adds	r6, #1
 800bcf0:	2102      	movs	r1, #2
 800bcf2:	e000      	b.n	800bcf6 <__cvt+0x42>
 800bcf4:	2103      	movs	r1, #3
 800bcf6:	ab03      	add	r3, sp, #12
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	ab02      	add	r3, sp, #8
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	4632      	mov	r2, r6
 800bd00:	4653      	mov	r3, sl
 800bd02:	ec45 4b10 	vmov	d0, r4, r5
 800bd06:	f000 fe27 	bl	800c958 <_dtoa_r>
 800bd0a:	2f47      	cmp	r7, #71	; 0x47
 800bd0c:	4680      	mov	r8, r0
 800bd0e:	d102      	bne.n	800bd16 <__cvt+0x62>
 800bd10:	f019 0f01 	tst.w	r9, #1
 800bd14:	d026      	beq.n	800bd64 <__cvt+0xb0>
 800bd16:	2f46      	cmp	r7, #70	; 0x46
 800bd18:	eb08 0906 	add.w	r9, r8, r6
 800bd1c:	d111      	bne.n	800bd42 <__cvt+0x8e>
 800bd1e:	f898 3000 	ldrb.w	r3, [r8]
 800bd22:	2b30      	cmp	r3, #48	; 0x30
 800bd24:	d10a      	bne.n	800bd3c <__cvt+0x88>
 800bd26:	2200      	movs	r2, #0
 800bd28:	2300      	movs	r3, #0
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	f7f4 fef3 	bl	8000b18 <__aeabi_dcmpeq>
 800bd32:	b918      	cbnz	r0, 800bd3c <__cvt+0x88>
 800bd34:	f1c6 0601 	rsb	r6, r6, #1
 800bd38:	f8ca 6000 	str.w	r6, [sl]
 800bd3c:	f8da 3000 	ldr.w	r3, [sl]
 800bd40:	4499      	add	r9, r3
 800bd42:	2200      	movs	r2, #0
 800bd44:	2300      	movs	r3, #0
 800bd46:	4620      	mov	r0, r4
 800bd48:	4629      	mov	r1, r5
 800bd4a:	f7f4 fee5 	bl	8000b18 <__aeabi_dcmpeq>
 800bd4e:	b938      	cbnz	r0, 800bd60 <__cvt+0xac>
 800bd50:	2230      	movs	r2, #48	; 0x30
 800bd52:	9b03      	ldr	r3, [sp, #12]
 800bd54:	454b      	cmp	r3, r9
 800bd56:	d205      	bcs.n	800bd64 <__cvt+0xb0>
 800bd58:	1c59      	adds	r1, r3, #1
 800bd5a:	9103      	str	r1, [sp, #12]
 800bd5c:	701a      	strb	r2, [r3, #0]
 800bd5e:	e7f8      	b.n	800bd52 <__cvt+0x9e>
 800bd60:	f8cd 900c 	str.w	r9, [sp, #12]
 800bd64:	9b03      	ldr	r3, [sp, #12]
 800bd66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd68:	eba3 0308 	sub.w	r3, r3, r8
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	6013      	str	r3, [r2, #0]
 800bd70:	b004      	add	sp, #16
 800bd72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bd76 <__exponent>:
 800bd76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd78:	2900      	cmp	r1, #0
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	bfba      	itte	lt
 800bd7e:	4249      	neglt	r1, r1
 800bd80:	232d      	movlt	r3, #45	; 0x2d
 800bd82:	232b      	movge	r3, #43	; 0x2b
 800bd84:	2909      	cmp	r1, #9
 800bd86:	f804 2b02 	strb.w	r2, [r4], #2
 800bd8a:	7043      	strb	r3, [r0, #1]
 800bd8c:	dd20      	ble.n	800bdd0 <__exponent+0x5a>
 800bd8e:	f10d 0307 	add.w	r3, sp, #7
 800bd92:	461f      	mov	r7, r3
 800bd94:	260a      	movs	r6, #10
 800bd96:	fb91 f5f6 	sdiv	r5, r1, r6
 800bd9a:	fb06 1115 	mls	r1, r6, r5, r1
 800bd9e:	3130      	adds	r1, #48	; 0x30
 800bda0:	2d09      	cmp	r5, #9
 800bda2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bda6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800bdaa:	4629      	mov	r1, r5
 800bdac:	dc09      	bgt.n	800bdc2 <__exponent+0x4c>
 800bdae:	3130      	adds	r1, #48	; 0x30
 800bdb0:	3b02      	subs	r3, #2
 800bdb2:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bdb6:	42bb      	cmp	r3, r7
 800bdb8:	4622      	mov	r2, r4
 800bdba:	d304      	bcc.n	800bdc6 <__exponent+0x50>
 800bdbc:	1a10      	subs	r0, r2, r0
 800bdbe:	b003      	add	sp, #12
 800bdc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	e7e7      	b.n	800bd96 <__exponent+0x20>
 800bdc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdca:	f804 2b01 	strb.w	r2, [r4], #1
 800bdce:	e7f2      	b.n	800bdb6 <__exponent+0x40>
 800bdd0:	2330      	movs	r3, #48	; 0x30
 800bdd2:	4419      	add	r1, r3
 800bdd4:	7083      	strb	r3, [r0, #2]
 800bdd6:	1d02      	adds	r2, r0, #4
 800bdd8:	70c1      	strb	r1, [r0, #3]
 800bdda:	e7ef      	b.n	800bdbc <__exponent+0x46>

0800bddc <_printf_float>:
 800bddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde0:	b08d      	sub	sp, #52	; 0x34
 800bde2:	460c      	mov	r4, r1
 800bde4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800bde8:	4616      	mov	r6, r2
 800bdea:	461f      	mov	r7, r3
 800bdec:	4605      	mov	r5, r0
 800bdee:	f001 fce5 	bl	800d7bc <_localeconv_r>
 800bdf2:	6803      	ldr	r3, [r0, #0]
 800bdf4:	9304      	str	r3, [sp, #16]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7f4 fa12 	bl	8000220 <strlen>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	930a      	str	r3, [sp, #40]	; 0x28
 800be00:	f8d8 3000 	ldr.w	r3, [r8]
 800be04:	9005      	str	r0, [sp, #20]
 800be06:	3307      	adds	r3, #7
 800be08:	f023 0307 	bic.w	r3, r3, #7
 800be0c:	f103 0208 	add.w	r2, r3, #8
 800be10:	f894 a018 	ldrb.w	sl, [r4, #24]
 800be14:	f8d4 b000 	ldr.w	fp, [r4]
 800be18:	f8c8 2000 	str.w	r2, [r8]
 800be1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be20:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800be24:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800be28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be2c:	9307      	str	r3, [sp, #28]
 800be2e:	f8cd 8018 	str.w	r8, [sp, #24]
 800be32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be36:	4ba7      	ldr	r3, [pc, #668]	; (800c0d4 <_printf_float+0x2f8>)
 800be38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be3c:	f7f4 fe9e 	bl	8000b7c <__aeabi_dcmpun>
 800be40:	bb70      	cbnz	r0, 800bea0 <_printf_float+0xc4>
 800be42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be46:	4ba3      	ldr	r3, [pc, #652]	; (800c0d4 <_printf_float+0x2f8>)
 800be48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be4c:	f7f4 fe78 	bl	8000b40 <__aeabi_dcmple>
 800be50:	bb30      	cbnz	r0, 800bea0 <_printf_float+0xc4>
 800be52:	2200      	movs	r2, #0
 800be54:	2300      	movs	r3, #0
 800be56:	4640      	mov	r0, r8
 800be58:	4649      	mov	r1, r9
 800be5a:	f7f4 fe67 	bl	8000b2c <__aeabi_dcmplt>
 800be5e:	b110      	cbz	r0, 800be66 <_printf_float+0x8a>
 800be60:	232d      	movs	r3, #45	; 0x2d
 800be62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be66:	4a9c      	ldr	r2, [pc, #624]	; (800c0d8 <_printf_float+0x2fc>)
 800be68:	4b9c      	ldr	r3, [pc, #624]	; (800c0dc <_printf_float+0x300>)
 800be6a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800be6e:	bf8c      	ite	hi
 800be70:	4690      	movhi	r8, r2
 800be72:	4698      	movls	r8, r3
 800be74:	2303      	movs	r3, #3
 800be76:	f02b 0204 	bic.w	r2, fp, #4
 800be7a:	6123      	str	r3, [r4, #16]
 800be7c:	6022      	str	r2, [r4, #0]
 800be7e:	f04f 0900 	mov.w	r9, #0
 800be82:	9700      	str	r7, [sp, #0]
 800be84:	4633      	mov	r3, r6
 800be86:	aa0b      	add	r2, sp, #44	; 0x2c
 800be88:	4621      	mov	r1, r4
 800be8a:	4628      	mov	r0, r5
 800be8c:	f000 f9e6 	bl	800c25c <_printf_common>
 800be90:	3001      	adds	r0, #1
 800be92:	f040 808d 	bne.w	800bfb0 <_printf_float+0x1d4>
 800be96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be9a:	b00d      	add	sp, #52	; 0x34
 800be9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea0:	4642      	mov	r2, r8
 800bea2:	464b      	mov	r3, r9
 800bea4:	4640      	mov	r0, r8
 800bea6:	4649      	mov	r1, r9
 800bea8:	f7f4 fe68 	bl	8000b7c <__aeabi_dcmpun>
 800beac:	b110      	cbz	r0, 800beb4 <_printf_float+0xd8>
 800beae:	4a8c      	ldr	r2, [pc, #560]	; (800c0e0 <_printf_float+0x304>)
 800beb0:	4b8c      	ldr	r3, [pc, #560]	; (800c0e4 <_printf_float+0x308>)
 800beb2:	e7da      	b.n	800be6a <_printf_float+0x8e>
 800beb4:	6861      	ldr	r1, [r4, #4]
 800beb6:	1c4b      	adds	r3, r1, #1
 800beb8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800bebc:	a80a      	add	r0, sp, #40	; 0x28
 800bebe:	d13e      	bne.n	800bf3e <_printf_float+0x162>
 800bec0:	2306      	movs	r3, #6
 800bec2:	6063      	str	r3, [r4, #4]
 800bec4:	2300      	movs	r3, #0
 800bec6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800beca:	ab09      	add	r3, sp, #36	; 0x24
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	ec49 8b10 	vmov	d0, r8, r9
 800bed2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bed6:	6022      	str	r2, [r4, #0]
 800bed8:	f8cd a004 	str.w	sl, [sp, #4]
 800bedc:	6861      	ldr	r1, [r4, #4]
 800bede:	4628      	mov	r0, r5
 800bee0:	f7ff fee8 	bl	800bcb4 <__cvt>
 800bee4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800bee8:	2b47      	cmp	r3, #71	; 0x47
 800beea:	4680      	mov	r8, r0
 800beec:	d109      	bne.n	800bf02 <_printf_float+0x126>
 800beee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bef0:	1cd8      	adds	r0, r3, #3
 800bef2:	db02      	blt.n	800befa <_printf_float+0x11e>
 800bef4:	6862      	ldr	r2, [r4, #4]
 800bef6:	4293      	cmp	r3, r2
 800bef8:	dd47      	ble.n	800bf8a <_printf_float+0x1ae>
 800befa:	f1aa 0a02 	sub.w	sl, sl, #2
 800befe:	fa5f fa8a 	uxtb.w	sl, sl
 800bf02:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bf06:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf08:	d824      	bhi.n	800bf54 <_printf_float+0x178>
 800bf0a:	3901      	subs	r1, #1
 800bf0c:	4652      	mov	r2, sl
 800bf0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf12:	9109      	str	r1, [sp, #36]	; 0x24
 800bf14:	f7ff ff2f 	bl	800bd76 <__exponent>
 800bf18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf1a:	1813      	adds	r3, r2, r0
 800bf1c:	2a01      	cmp	r2, #1
 800bf1e:	4681      	mov	r9, r0
 800bf20:	6123      	str	r3, [r4, #16]
 800bf22:	dc02      	bgt.n	800bf2a <_printf_float+0x14e>
 800bf24:	6822      	ldr	r2, [r4, #0]
 800bf26:	07d1      	lsls	r1, r2, #31
 800bf28:	d501      	bpl.n	800bf2e <_printf_float+0x152>
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	6123      	str	r3, [r4, #16]
 800bf2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d0a5      	beq.n	800be82 <_printf_float+0xa6>
 800bf36:	232d      	movs	r3, #45	; 0x2d
 800bf38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf3c:	e7a1      	b.n	800be82 <_printf_float+0xa6>
 800bf3e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800bf42:	f000 8177 	beq.w	800c234 <_printf_float+0x458>
 800bf46:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800bf4a:	d1bb      	bne.n	800bec4 <_printf_float+0xe8>
 800bf4c:	2900      	cmp	r1, #0
 800bf4e:	d1b9      	bne.n	800bec4 <_printf_float+0xe8>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e7b6      	b.n	800bec2 <_printf_float+0xe6>
 800bf54:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800bf58:	d119      	bne.n	800bf8e <_printf_float+0x1b2>
 800bf5a:	2900      	cmp	r1, #0
 800bf5c:	6863      	ldr	r3, [r4, #4]
 800bf5e:	dd0c      	ble.n	800bf7a <_printf_float+0x19e>
 800bf60:	6121      	str	r1, [r4, #16]
 800bf62:	b913      	cbnz	r3, 800bf6a <_printf_float+0x18e>
 800bf64:	6822      	ldr	r2, [r4, #0]
 800bf66:	07d2      	lsls	r2, r2, #31
 800bf68:	d502      	bpl.n	800bf70 <_printf_float+0x194>
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	440b      	add	r3, r1
 800bf6e:	6123      	str	r3, [r4, #16]
 800bf70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf72:	65a3      	str	r3, [r4, #88]	; 0x58
 800bf74:	f04f 0900 	mov.w	r9, #0
 800bf78:	e7d9      	b.n	800bf2e <_printf_float+0x152>
 800bf7a:	b913      	cbnz	r3, 800bf82 <_printf_float+0x1a6>
 800bf7c:	6822      	ldr	r2, [r4, #0]
 800bf7e:	07d0      	lsls	r0, r2, #31
 800bf80:	d501      	bpl.n	800bf86 <_printf_float+0x1aa>
 800bf82:	3302      	adds	r3, #2
 800bf84:	e7f3      	b.n	800bf6e <_printf_float+0x192>
 800bf86:	2301      	movs	r3, #1
 800bf88:	e7f1      	b.n	800bf6e <_printf_float+0x192>
 800bf8a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800bf8e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bf92:	4293      	cmp	r3, r2
 800bf94:	db05      	blt.n	800bfa2 <_printf_float+0x1c6>
 800bf96:	6822      	ldr	r2, [r4, #0]
 800bf98:	6123      	str	r3, [r4, #16]
 800bf9a:	07d1      	lsls	r1, r2, #31
 800bf9c:	d5e8      	bpl.n	800bf70 <_printf_float+0x194>
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	e7e5      	b.n	800bf6e <_printf_float+0x192>
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	bfd4      	ite	le
 800bfa6:	f1c3 0302 	rsble	r3, r3, #2
 800bfaa:	2301      	movgt	r3, #1
 800bfac:	4413      	add	r3, r2
 800bfae:	e7de      	b.n	800bf6e <_printf_float+0x192>
 800bfb0:	6823      	ldr	r3, [r4, #0]
 800bfb2:	055a      	lsls	r2, r3, #21
 800bfb4:	d407      	bmi.n	800bfc6 <_printf_float+0x1ea>
 800bfb6:	6923      	ldr	r3, [r4, #16]
 800bfb8:	4642      	mov	r2, r8
 800bfba:	4631      	mov	r1, r6
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	47b8      	blx	r7
 800bfc0:	3001      	adds	r0, #1
 800bfc2:	d12b      	bne.n	800c01c <_printf_float+0x240>
 800bfc4:	e767      	b.n	800be96 <_printf_float+0xba>
 800bfc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bfca:	f240 80dc 	bls.w	800c186 <_printf_float+0x3aa>
 800bfce:	2200      	movs	r2, #0
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bfd6:	f7f4 fd9f 	bl	8000b18 <__aeabi_dcmpeq>
 800bfda:	2800      	cmp	r0, #0
 800bfdc:	d033      	beq.n	800c046 <_printf_float+0x26a>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	4a41      	ldr	r2, [pc, #260]	; (800c0e8 <_printf_float+0x30c>)
 800bfe2:	4631      	mov	r1, r6
 800bfe4:	4628      	mov	r0, r5
 800bfe6:	47b8      	blx	r7
 800bfe8:	3001      	adds	r0, #1
 800bfea:	f43f af54 	beq.w	800be96 <_printf_float+0xba>
 800bfee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bff2:	429a      	cmp	r2, r3
 800bff4:	db02      	blt.n	800bffc <_printf_float+0x220>
 800bff6:	6823      	ldr	r3, [r4, #0]
 800bff8:	07d8      	lsls	r0, r3, #31
 800bffa:	d50f      	bpl.n	800c01c <_printf_float+0x240>
 800bffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c000:	4631      	mov	r1, r6
 800c002:	4628      	mov	r0, r5
 800c004:	47b8      	blx	r7
 800c006:	3001      	adds	r0, #1
 800c008:	f43f af45 	beq.w	800be96 <_printf_float+0xba>
 800c00c:	f04f 0800 	mov.w	r8, #0
 800c010:	f104 091a 	add.w	r9, r4, #26
 800c014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c016:	3b01      	subs	r3, #1
 800c018:	4543      	cmp	r3, r8
 800c01a:	dc09      	bgt.n	800c030 <_printf_float+0x254>
 800c01c:	6823      	ldr	r3, [r4, #0]
 800c01e:	079b      	lsls	r3, r3, #30
 800c020:	f100 8103 	bmi.w	800c22a <_printf_float+0x44e>
 800c024:	68e0      	ldr	r0, [r4, #12]
 800c026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c028:	4298      	cmp	r0, r3
 800c02a:	bfb8      	it	lt
 800c02c:	4618      	movlt	r0, r3
 800c02e:	e734      	b.n	800be9a <_printf_float+0xbe>
 800c030:	2301      	movs	r3, #1
 800c032:	464a      	mov	r2, r9
 800c034:	4631      	mov	r1, r6
 800c036:	4628      	mov	r0, r5
 800c038:	47b8      	blx	r7
 800c03a:	3001      	adds	r0, #1
 800c03c:	f43f af2b 	beq.w	800be96 <_printf_float+0xba>
 800c040:	f108 0801 	add.w	r8, r8, #1
 800c044:	e7e6      	b.n	800c014 <_printf_float+0x238>
 800c046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c048:	2b00      	cmp	r3, #0
 800c04a:	dc2b      	bgt.n	800c0a4 <_printf_float+0x2c8>
 800c04c:	2301      	movs	r3, #1
 800c04e:	4a26      	ldr	r2, [pc, #152]	; (800c0e8 <_printf_float+0x30c>)
 800c050:	4631      	mov	r1, r6
 800c052:	4628      	mov	r0, r5
 800c054:	47b8      	blx	r7
 800c056:	3001      	adds	r0, #1
 800c058:	f43f af1d 	beq.w	800be96 <_printf_float+0xba>
 800c05c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c05e:	b923      	cbnz	r3, 800c06a <_printf_float+0x28e>
 800c060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c062:	b913      	cbnz	r3, 800c06a <_printf_float+0x28e>
 800c064:	6823      	ldr	r3, [r4, #0]
 800c066:	07d9      	lsls	r1, r3, #31
 800c068:	d5d8      	bpl.n	800c01c <_printf_float+0x240>
 800c06a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c06e:	4631      	mov	r1, r6
 800c070:	4628      	mov	r0, r5
 800c072:	47b8      	blx	r7
 800c074:	3001      	adds	r0, #1
 800c076:	f43f af0e 	beq.w	800be96 <_printf_float+0xba>
 800c07a:	f04f 0900 	mov.w	r9, #0
 800c07e:	f104 0a1a 	add.w	sl, r4, #26
 800c082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c084:	425b      	negs	r3, r3
 800c086:	454b      	cmp	r3, r9
 800c088:	dc01      	bgt.n	800c08e <_printf_float+0x2b2>
 800c08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c08c:	e794      	b.n	800bfb8 <_printf_float+0x1dc>
 800c08e:	2301      	movs	r3, #1
 800c090:	4652      	mov	r2, sl
 800c092:	4631      	mov	r1, r6
 800c094:	4628      	mov	r0, r5
 800c096:	47b8      	blx	r7
 800c098:	3001      	adds	r0, #1
 800c09a:	f43f aefc 	beq.w	800be96 <_printf_float+0xba>
 800c09e:	f109 0901 	add.w	r9, r9, #1
 800c0a2:	e7ee      	b.n	800c082 <_printf_float+0x2a6>
 800c0a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	bfa8      	it	ge
 800c0ac:	461a      	movge	r2, r3
 800c0ae:	2a00      	cmp	r2, #0
 800c0b0:	4691      	mov	r9, r2
 800c0b2:	dd07      	ble.n	800c0c4 <_printf_float+0x2e8>
 800c0b4:	4613      	mov	r3, r2
 800c0b6:	4631      	mov	r1, r6
 800c0b8:	4642      	mov	r2, r8
 800c0ba:	4628      	mov	r0, r5
 800c0bc:	47b8      	blx	r7
 800c0be:	3001      	adds	r0, #1
 800c0c0:	f43f aee9 	beq.w	800be96 <_printf_float+0xba>
 800c0c4:	f104 031a 	add.w	r3, r4, #26
 800c0c8:	f04f 0b00 	mov.w	fp, #0
 800c0cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0d0:	9306      	str	r3, [sp, #24]
 800c0d2:	e015      	b.n	800c100 <_printf_float+0x324>
 800c0d4:	7fefffff 	.word	0x7fefffff
 800c0d8:	0800eb98 	.word	0x0800eb98
 800c0dc:	0800eb94 	.word	0x0800eb94
 800c0e0:	0800eba0 	.word	0x0800eba0
 800c0e4:	0800eb9c 	.word	0x0800eb9c
 800c0e8:	0800eba4 	.word	0x0800eba4
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	9a06      	ldr	r2, [sp, #24]
 800c0f0:	4631      	mov	r1, r6
 800c0f2:	4628      	mov	r0, r5
 800c0f4:	47b8      	blx	r7
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	f43f aecd 	beq.w	800be96 <_printf_float+0xba>
 800c0fc:	f10b 0b01 	add.w	fp, fp, #1
 800c100:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c104:	ebaa 0309 	sub.w	r3, sl, r9
 800c108:	455b      	cmp	r3, fp
 800c10a:	dcef      	bgt.n	800c0ec <_printf_float+0x310>
 800c10c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c110:	429a      	cmp	r2, r3
 800c112:	44d0      	add	r8, sl
 800c114:	db15      	blt.n	800c142 <_printf_float+0x366>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	07da      	lsls	r2, r3, #31
 800c11a:	d412      	bmi.n	800c142 <_printf_float+0x366>
 800c11c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c11e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c120:	eba3 020a 	sub.w	r2, r3, sl
 800c124:	eba3 0a01 	sub.w	sl, r3, r1
 800c128:	4592      	cmp	sl, r2
 800c12a:	bfa8      	it	ge
 800c12c:	4692      	movge	sl, r2
 800c12e:	f1ba 0f00 	cmp.w	sl, #0
 800c132:	dc0e      	bgt.n	800c152 <_printf_float+0x376>
 800c134:	f04f 0800 	mov.w	r8, #0
 800c138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c13c:	f104 091a 	add.w	r9, r4, #26
 800c140:	e019      	b.n	800c176 <_printf_float+0x39a>
 800c142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c146:	4631      	mov	r1, r6
 800c148:	4628      	mov	r0, r5
 800c14a:	47b8      	blx	r7
 800c14c:	3001      	adds	r0, #1
 800c14e:	d1e5      	bne.n	800c11c <_printf_float+0x340>
 800c150:	e6a1      	b.n	800be96 <_printf_float+0xba>
 800c152:	4653      	mov	r3, sl
 800c154:	4642      	mov	r2, r8
 800c156:	4631      	mov	r1, r6
 800c158:	4628      	mov	r0, r5
 800c15a:	47b8      	blx	r7
 800c15c:	3001      	adds	r0, #1
 800c15e:	d1e9      	bne.n	800c134 <_printf_float+0x358>
 800c160:	e699      	b.n	800be96 <_printf_float+0xba>
 800c162:	2301      	movs	r3, #1
 800c164:	464a      	mov	r2, r9
 800c166:	4631      	mov	r1, r6
 800c168:	4628      	mov	r0, r5
 800c16a:	47b8      	blx	r7
 800c16c:	3001      	adds	r0, #1
 800c16e:	f43f ae92 	beq.w	800be96 <_printf_float+0xba>
 800c172:	f108 0801 	add.w	r8, r8, #1
 800c176:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c17a:	1a9b      	subs	r3, r3, r2
 800c17c:	eba3 030a 	sub.w	r3, r3, sl
 800c180:	4543      	cmp	r3, r8
 800c182:	dcee      	bgt.n	800c162 <_printf_float+0x386>
 800c184:	e74a      	b.n	800c01c <_printf_float+0x240>
 800c186:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c188:	2a01      	cmp	r2, #1
 800c18a:	dc01      	bgt.n	800c190 <_printf_float+0x3b4>
 800c18c:	07db      	lsls	r3, r3, #31
 800c18e:	d53a      	bpl.n	800c206 <_printf_float+0x42a>
 800c190:	2301      	movs	r3, #1
 800c192:	4642      	mov	r2, r8
 800c194:	4631      	mov	r1, r6
 800c196:	4628      	mov	r0, r5
 800c198:	47b8      	blx	r7
 800c19a:	3001      	adds	r0, #1
 800c19c:	f43f ae7b 	beq.w	800be96 <_printf_float+0xba>
 800c1a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1a4:	4631      	mov	r1, r6
 800c1a6:	4628      	mov	r0, r5
 800c1a8:	47b8      	blx	r7
 800c1aa:	3001      	adds	r0, #1
 800c1ac:	f108 0801 	add.w	r8, r8, #1
 800c1b0:	f43f ae71 	beq.w	800be96 <_printf_float+0xba>
 800c1b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800c1bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	f7f4 fca9 	bl	8000b18 <__aeabi_dcmpeq>
 800c1c6:	b9c8      	cbnz	r0, 800c1fc <_printf_float+0x420>
 800c1c8:	4653      	mov	r3, sl
 800c1ca:	4642      	mov	r2, r8
 800c1cc:	4631      	mov	r1, r6
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	47b8      	blx	r7
 800c1d2:	3001      	adds	r0, #1
 800c1d4:	d10e      	bne.n	800c1f4 <_printf_float+0x418>
 800c1d6:	e65e      	b.n	800be96 <_printf_float+0xba>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	4652      	mov	r2, sl
 800c1dc:	4631      	mov	r1, r6
 800c1de:	4628      	mov	r0, r5
 800c1e0:	47b8      	blx	r7
 800c1e2:	3001      	adds	r0, #1
 800c1e4:	f43f ae57 	beq.w	800be96 <_printf_float+0xba>
 800c1e8:	f108 0801 	add.w	r8, r8, #1
 800c1ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	4543      	cmp	r3, r8
 800c1f2:	dcf1      	bgt.n	800c1d8 <_printf_float+0x3fc>
 800c1f4:	464b      	mov	r3, r9
 800c1f6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c1fa:	e6de      	b.n	800bfba <_printf_float+0x1de>
 800c1fc:	f04f 0800 	mov.w	r8, #0
 800c200:	f104 0a1a 	add.w	sl, r4, #26
 800c204:	e7f2      	b.n	800c1ec <_printf_float+0x410>
 800c206:	2301      	movs	r3, #1
 800c208:	e7df      	b.n	800c1ca <_printf_float+0x3ee>
 800c20a:	2301      	movs	r3, #1
 800c20c:	464a      	mov	r2, r9
 800c20e:	4631      	mov	r1, r6
 800c210:	4628      	mov	r0, r5
 800c212:	47b8      	blx	r7
 800c214:	3001      	adds	r0, #1
 800c216:	f43f ae3e 	beq.w	800be96 <_printf_float+0xba>
 800c21a:	f108 0801 	add.w	r8, r8, #1
 800c21e:	68e3      	ldr	r3, [r4, #12]
 800c220:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c222:	1a9b      	subs	r3, r3, r2
 800c224:	4543      	cmp	r3, r8
 800c226:	dcf0      	bgt.n	800c20a <_printf_float+0x42e>
 800c228:	e6fc      	b.n	800c024 <_printf_float+0x248>
 800c22a:	f04f 0800 	mov.w	r8, #0
 800c22e:	f104 0919 	add.w	r9, r4, #25
 800c232:	e7f4      	b.n	800c21e <_printf_float+0x442>
 800c234:	2900      	cmp	r1, #0
 800c236:	f43f ae8b 	beq.w	800bf50 <_printf_float+0x174>
 800c23a:	2300      	movs	r3, #0
 800c23c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c240:	ab09      	add	r3, sp, #36	; 0x24
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	ec49 8b10 	vmov	d0, r8, r9
 800c248:	6022      	str	r2, [r4, #0]
 800c24a:	f8cd a004 	str.w	sl, [sp, #4]
 800c24e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c252:	4628      	mov	r0, r5
 800c254:	f7ff fd2e 	bl	800bcb4 <__cvt>
 800c258:	4680      	mov	r8, r0
 800c25a:	e648      	b.n	800beee <_printf_float+0x112>

0800c25c <_printf_common>:
 800c25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c260:	4691      	mov	r9, r2
 800c262:	461f      	mov	r7, r3
 800c264:	688a      	ldr	r2, [r1, #8]
 800c266:	690b      	ldr	r3, [r1, #16]
 800c268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c26c:	4293      	cmp	r3, r2
 800c26e:	bfb8      	it	lt
 800c270:	4613      	movlt	r3, r2
 800c272:	f8c9 3000 	str.w	r3, [r9]
 800c276:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c27a:	4606      	mov	r6, r0
 800c27c:	460c      	mov	r4, r1
 800c27e:	b112      	cbz	r2, 800c286 <_printf_common+0x2a>
 800c280:	3301      	adds	r3, #1
 800c282:	f8c9 3000 	str.w	r3, [r9]
 800c286:	6823      	ldr	r3, [r4, #0]
 800c288:	0699      	lsls	r1, r3, #26
 800c28a:	bf42      	ittt	mi
 800c28c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c290:	3302      	addmi	r3, #2
 800c292:	f8c9 3000 	strmi.w	r3, [r9]
 800c296:	6825      	ldr	r5, [r4, #0]
 800c298:	f015 0506 	ands.w	r5, r5, #6
 800c29c:	d107      	bne.n	800c2ae <_printf_common+0x52>
 800c29e:	f104 0a19 	add.w	sl, r4, #25
 800c2a2:	68e3      	ldr	r3, [r4, #12]
 800c2a4:	f8d9 2000 	ldr.w	r2, [r9]
 800c2a8:	1a9b      	subs	r3, r3, r2
 800c2aa:	42ab      	cmp	r3, r5
 800c2ac:	dc28      	bgt.n	800c300 <_printf_common+0xa4>
 800c2ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c2b2:	6822      	ldr	r2, [r4, #0]
 800c2b4:	3300      	adds	r3, #0
 800c2b6:	bf18      	it	ne
 800c2b8:	2301      	movne	r3, #1
 800c2ba:	0692      	lsls	r2, r2, #26
 800c2bc:	d42d      	bmi.n	800c31a <_printf_common+0xbe>
 800c2be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c2c2:	4639      	mov	r1, r7
 800c2c4:	4630      	mov	r0, r6
 800c2c6:	47c0      	blx	r8
 800c2c8:	3001      	adds	r0, #1
 800c2ca:	d020      	beq.n	800c30e <_printf_common+0xb2>
 800c2cc:	6823      	ldr	r3, [r4, #0]
 800c2ce:	68e5      	ldr	r5, [r4, #12]
 800c2d0:	f8d9 2000 	ldr.w	r2, [r9]
 800c2d4:	f003 0306 	and.w	r3, r3, #6
 800c2d8:	2b04      	cmp	r3, #4
 800c2da:	bf08      	it	eq
 800c2dc:	1aad      	subeq	r5, r5, r2
 800c2de:	68a3      	ldr	r3, [r4, #8]
 800c2e0:	6922      	ldr	r2, [r4, #16]
 800c2e2:	bf0c      	ite	eq
 800c2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2e8:	2500      	movne	r5, #0
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	bfc4      	itt	gt
 800c2ee:	1a9b      	subgt	r3, r3, r2
 800c2f0:	18ed      	addgt	r5, r5, r3
 800c2f2:	f04f 0900 	mov.w	r9, #0
 800c2f6:	341a      	adds	r4, #26
 800c2f8:	454d      	cmp	r5, r9
 800c2fa:	d11a      	bne.n	800c332 <_printf_common+0xd6>
 800c2fc:	2000      	movs	r0, #0
 800c2fe:	e008      	b.n	800c312 <_printf_common+0xb6>
 800c300:	2301      	movs	r3, #1
 800c302:	4652      	mov	r2, sl
 800c304:	4639      	mov	r1, r7
 800c306:	4630      	mov	r0, r6
 800c308:	47c0      	blx	r8
 800c30a:	3001      	adds	r0, #1
 800c30c:	d103      	bne.n	800c316 <_printf_common+0xba>
 800c30e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c316:	3501      	adds	r5, #1
 800c318:	e7c3      	b.n	800c2a2 <_printf_common+0x46>
 800c31a:	18e1      	adds	r1, r4, r3
 800c31c:	1c5a      	adds	r2, r3, #1
 800c31e:	2030      	movs	r0, #48	; 0x30
 800c320:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c324:	4422      	add	r2, r4
 800c326:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c32a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c32e:	3302      	adds	r3, #2
 800c330:	e7c5      	b.n	800c2be <_printf_common+0x62>
 800c332:	2301      	movs	r3, #1
 800c334:	4622      	mov	r2, r4
 800c336:	4639      	mov	r1, r7
 800c338:	4630      	mov	r0, r6
 800c33a:	47c0      	blx	r8
 800c33c:	3001      	adds	r0, #1
 800c33e:	d0e6      	beq.n	800c30e <_printf_common+0xb2>
 800c340:	f109 0901 	add.w	r9, r9, #1
 800c344:	e7d8      	b.n	800c2f8 <_printf_common+0x9c>
	...

0800c348 <_printf_i>:
 800c348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c34c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c350:	460c      	mov	r4, r1
 800c352:	7e09      	ldrb	r1, [r1, #24]
 800c354:	b085      	sub	sp, #20
 800c356:	296e      	cmp	r1, #110	; 0x6e
 800c358:	4617      	mov	r7, r2
 800c35a:	4606      	mov	r6, r0
 800c35c:	4698      	mov	r8, r3
 800c35e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c360:	f000 80b3 	beq.w	800c4ca <_printf_i+0x182>
 800c364:	d822      	bhi.n	800c3ac <_printf_i+0x64>
 800c366:	2963      	cmp	r1, #99	; 0x63
 800c368:	d036      	beq.n	800c3d8 <_printf_i+0x90>
 800c36a:	d80a      	bhi.n	800c382 <_printf_i+0x3a>
 800c36c:	2900      	cmp	r1, #0
 800c36e:	f000 80b9 	beq.w	800c4e4 <_printf_i+0x19c>
 800c372:	2958      	cmp	r1, #88	; 0x58
 800c374:	f000 8083 	beq.w	800c47e <_printf_i+0x136>
 800c378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c37c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c380:	e032      	b.n	800c3e8 <_printf_i+0xa0>
 800c382:	2964      	cmp	r1, #100	; 0x64
 800c384:	d001      	beq.n	800c38a <_printf_i+0x42>
 800c386:	2969      	cmp	r1, #105	; 0x69
 800c388:	d1f6      	bne.n	800c378 <_printf_i+0x30>
 800c38a:	6820      	ldr	r0, [r4, #0]
 800c38c:	6813      	ldr	r3, [r2, #0]
 800c38e:	0605      	lsls	r5, r0, #24
 800c390:	f103 0104 	add.w	r1, r3, #4
 800c394:	d52a      	bpl.n	800c3ec <_printf_i+0xa4>
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	6011      	str	r1, [r2, #0]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	da03      	bge.n	800c3a6 <_printf_i+0x5e>
 800c39e:	222d      	movs	r2, #45	; 0x2d
 800c3a0:	425b      	negs	r3, r3
 800c3a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c3a6:	486f      	ldr	r0, [pc, #444]	; (800c564 <_printf_i+0x21c>)
 800c3a8:	220a      	movs	r2, #10
 800c3aa:	e039      	b.n	800c420 <_printf_i+0xd8>
 800c3ac:	2973      	cmp	r1, #115	; 0x73
 800c3ae:	f000 809d 	beq.w	800c4ec <_printf_i+0x1a4>
 800c3b2:	d808      	bhi.n	800c3c6 <_printf_i+0x7e>
 800c3b4:	296f      	cmp	r1, #111	; 0x6f
 800c3b6:	d020      	beq.n	800c3fa <_printf_i+0xb2>
 800c3b8:	2970      	cmp	r1, #112	; 0x70
 800c3ba:	d1dd      	bne.n	800c378 <_printf_i+0x30>
 800c3bc:	6823      	ldr	r3, [r4, #0]
 800c3be:	f043 0320 	orr.w	r3, r3, #32
 800c3c2:	6023      	str	r3, [r4, #0]
 800c3c4:	e003      	b.n	800c3ce <_printf_i+0x86>
 800c3c6:	2975      	cmp	r1, #117	; 0x75
 800c3c8:	d017      	beq.n	800c3fa <_printf_i+0xb2>
 800c3ca:	2978      	cmp	r1, #120	; 0x78
 800c3cc:	d1d4      	bne.n	800c378 <_printf_i+0x30>
 800c3ce:	2378      	movs	r3, #120	; 0x78
 800c3d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c3d4:	4864      	ldr	r0, [pc, #400]	; (800c568 <_printf_i+0x220>)
 800c3d6:	e055      	b.n	800c484 <_printf_i+0x13c>
 800c3d8:	6813      	ldr	r3, [r2, #0]
 800c3da:	1d19      	adds	r1, r3, #4
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	6011      	str	r1, [r2, #0]
 800c3e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	e08c      	b.n	800c506 <_printf_i+0x1be>
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	6011      	str	r1, [r2, #0]
 800c3f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c3f4:	bf18      	it	ne
 800c3f6:	b21b      	sxthne	r3, r3
 800c3f8:	e7cf      	b.n	800c39a <_printf_i+0x52>
 800c3fa:	6813      	ldr	r3, [r2, #0]
 800c3fc:	6825      	ldr	r5, [r4, #0]
 800c3fe:	1d18      	adds	r0, r3, #4
 800c400:	6010      	str	r0, [r2, #0]
 800c402:	0628      	lsls	r0, r5, #24
 800c404:	d501      	bpl.n	800c40a <_printf_i+0xc2>
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	e002      	b.n	800c410 <_printf_i+0xc8>
 800c40a:	0668      	lsls	r0, r5, #25
 800c40c:	d5fb      	bpl.n	800c406 <_printf_i+0xbe>
 800c40e:	881b      	ldrh	r3, [r3, #0]
 800c410:	4854      	ldr	r0, [pc, #336]	; (800c564 <_printf_i+0x21c>)
 800c412:	296f      	cmp	r1, #111	; 0x6f
 800c414:	bf14      	ite	ne
 800c416:	220a      	movne	r2, #10
 800c418:	2208      	moveq	r2, #8
 800c41a:	2100      	movs	r1, #0
 800c41c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c420:	6865      	ldr	r5, [r4, #4]
 800c422:	60a5      	str	r5, [r4, #8]
 800c424:	2d00      	cmp	r5, #0
 800c426:	f2c0 8095 	blt.w	800c554 <_printf_i+0x20c>
 800c42a:	6821      	ldr	r1, [r4, #0]
 800c42c:	f021 0104 	bic.w	r1, r1, #4
 800c430:	6021      	str	r1, [r4, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d13d      	bne.n	800c4b2 <_printf_i+0x16a>
 800c436:	2d00      	cmp	r5, #0
 800c438:	f040 808e 	bne.w	800c558 <_printf_i+0x210>
 800c43c:	4665      	mov	r5, ip
 800c43e:	2a08      	cmp	r2, #8
 800c440:	d10b      	bne.n	800c45a <_printf_i+0x112>
 800c442:	6823      	ldr	r3, [r4, #0]
 800c444:	07db      	lsls	r3, r3, #31
 800c446:	d508      	bpl.n	800c45a <_printf_i+0x112>
 800c448:	6923      	ldr	r3, [r4, #16]
 800c44a:	6862      	ldr	r2, [r4, #4]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	bfde      	ittt	le
 800c450:	2330      	movle	r3, #48	; 0x30
 800c452:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c456:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c45a:	ebac 0305 	sub.w	r3, ip, r5
 800c45e:	6123      	str	r3, [r4, #16]
 800c460:	f8cd 8000 	str.w	r8, [sp]
 800c464:	463b      	mov	r3, r7
 800c466:	aa03      	add	r2, sp, #12
 800c468:	4621      	mov	r1, r4
 800c46a:	4630      	mov	r0, r6
 800c46c:	f7ff fef6 	bl	800c25c <_printf_common>
 800c470:	3001      	adds	r0, #1
 800c472:	d14d      	bne.n	800c510 <_printf_i+0x1c8>
 800c474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c478:	b005      	add	sp, #20
 800c47a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c47e:	4839      	ldr	r0, [pc, #228]	; (800c564 <_printf_i+0x21c>)
 800c480:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c484:	6813      	ldr	r3, [r2, #0]
 800c486:	6821      	ldr	r1, [r4, #0]
 800c488:	1d1d      	adds	r5, r3, #4
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	6015      	str	r5, [r2, #0]
 800c48e:	060a      	lsls	r2, r1, #24
 800c490:	d50b      	bpl.n	800c4aa <_printf_i+0x162>
 800c492:	07ca      	lsls	r2, r1, #31
 800c494:	bf44      	itt	mi
 800c496:	f041 0120 	orrmi.w	r1, r1, #32
 800c49a:	6021      	strmi	r1, [r4, #0]
 800c49c:	b91b      	cbnz	r3, 800c4a6 <_printf_i+0x15e>
 800c49e:	6822      	ldr	r2, [r4, #0]
 800c4a0:	f022 0220 	bic.w	r2, r2, #32
 800c4a4:	6022      	str	r2, [r4, #0]
 800c4a6:	2210      	movs	r2, #16
 800c4a8:	e7b7      	b.n	800c41a <_printf_i+0xd2>
 800c4aa:	064d      	lsls	r5, r1, #25
 800c4ac:	bf48      	it	mi
 800c4ae:	b29b      	uxthmi	r3, r3
 800c4b0:	e7ef      	b.n	800c492 <_printf_i+0x14a>
 800c4b2:	4665      	mov	r5, ip
 800c4b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4b8:	fb02 3311 	mls	r3, r2, r1, r3
 800c4bc:	5cc3      	ldrb	r3, [r0, r3]
 800c4be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	2900      	cmp	r1, #0
 800c4c6:	d1f5      	bne.n	800c4b4 <_printf_i+0x16c>
 800c4c8:	e7b9      	b.n	800c43e <_printf_i+0xf6>
 800c4ca:	6813      	ldr	r3, [r2, #0]
 800c4cc:	6825      	ldr	r5, [r4, #0]
 800c4ce:	6961      	ldr	r1, [r4, #20]
 800c4d0:	1d18      	adds	r0, r3, #4
 800c4d2:	6010      	str	r0, [r2, #0]
 800c4d4:	0628      	lsls	r0, r5, #24
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	d501      	bpl.n	800c4de <_printf_i+0x196>
 800c4da:	6019      	str	r1, [r3, #0]
 800c4dc:	e002      	b.n	800c4e4 <_printf_i+0x19c>
 800c4de:	066a      	lsls	r2, r5, #25
 800c4e0:	d5fb      	bpl.n	800c4da <_printf_i+0x192>
 800c4e2:	8019      	strh	r1, [r3, #0]
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	6123      	str	r3, [r4, #16]
 800c4e8:	4665      	mov	r5, ip
 800c4ea:	e7b9      	b.n	800c460 <_printf_i+0x118>
 800c4ec:	6813      	ldr	r3, [r2, #0]
 800c4ee:	1d19      	adds	r1, r3, #4
 800c4f0:	6011      	str	r1, [r2, #0]
 800c4f2:	681d      	ldr	r5, [r3, #0]
 800c4f4:	6862      	ldr	r2, [r4, #4]
 800c4f6:	2100      	movs	r1, #0
 800c4f8:	4628      	mov	r0, r5
 800c4fa:	f7f3 fe99 	bl	8000230 <memchr>
 800c4fe:	b108      	cbz	r0, 800c504 <_printf_i+0x1bc>
 800c500:	1b40      	subs	r0, r0, r5
 800c502:	6060      	str	r0, [r4, #4]
 800c504:	6863      	ldr	r3, [r4, #4]
 800c506:	6123      	str	r3, [r4, #16]
 800c508:	2300      	movs	r3, #0
 800c50a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c50e:	e7a7      	b.n	800c460 <_printf_i+0x118>
 800c510:	6923      	ldr	r3, [r4, #16]
 800c512:	462a      	mov	r2, r5
 800c514:	4639      	mov	r1, r7
 800c516:	4630      	mov	r0, r6
 800c518:	47c0      	blx	r8
 800c51a:	3001      	adds	r0, #1
 800c51c:	d0aa      	beq.n	800c474 <_printf_i+0x12c>
 800c51e:	6823      	ldr	r3, [r4, #0]
 800c520:	079b      	lsls	r3, r3, #30
 800c522:	d413      	bmi.n	800c54c <_printf_i+0x204>
 800c524:	68e0      	ldr	r0, [r4, #12]
 800c526:	9b03      	ldr	r3, [sp, #12]
 800c528:	4298      	cmp	r0, r3
 800c52a:	bfb8      	it	lt
 800c52c:	4618      	movlt	r0, r3
 800c52e:	e7a3      	b.n	800c478 <_printf_i+0x130>
 800c530:	2301      	movs	r3, #1
 800c532:	464a      	mov	r2, r9
 800c534:	4639      	mov	r1, r7
 800c536:	4630      	mov	r0, r6
 800c538:	47c0      	blx	r8
 800c53a:	3001      	adds	r0, #1
 800c53c:	d09a      	beq.n	800c474 <_printf_i+0x12c>
 800c53e:	3501      	adds	r5, #1
 800c540:	68e3      	ldr	r3, [r4, #12]
 800c542:	9a03      	ldr	r2, [sp, #12]
 800c544:	1a9b      	subs	r3, r3, r2
 800c546:	42ab      	cmp	r3, r5
 800c548:	dcf2      	bgt.n	800c530 <_printf_i+0x1e8>
 800c54a:	e7eb      	b.n	800c524 <_printf_i+0x1dc>
 800c54c:	2500      	movs	r5, #0
 800c54e:	f104 0919 	add.w	r9, r4, #25
 800c552:	e7f5      	b.n	800c540 <_printf_i+0x1f8>
 800c554:	2b00      	cmp	r3, #0
 800c556:	d1ac      	bne.n	800c4b2 <_printf_i+0x16a>
 800c558:	7803      	ldrb	r3, [r0, #0]
 800c55a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c55e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c562:	e76c      	b.n	800c43e <_printf_i+0xf6>
 800c564:	0800eba6 	.word	0x0800eba6
 800c568:	0800ebb7 	.word	0x0800ebb7

0800c56c <_puts_r>:
 800c56c:	b570      	push	{r4, r5, r6, lr}
 800c56e:	460e      	mov	r6, r1
 800c570:	4605      	mov	r5, r0
 800c572:	b118      	cbz	r0, 800c57c <_puts_r+0x10>
 800c574:	6983      	ldr	r3, [r0, #24]
 800c576:	b90b      	cbnz	r3, 800c57c <_puts_r+0x10>
 800c578:	f001 f896 	bl	800d6a8 <__sinit>
 800c57c:	69ab      	ldr	r3, [r5, #24]
 800c57e:	68ac      	ldr	r4, [r5, #8]
 800c580:	b913      	cbnz	r3, 800c588 <_puts_r+0x1c>
 800c582:	4628      	mov	r0, r5
 800c584:	f001 f890 	bl	800d6a8 <__sinit>
 800c588:	4b23      	ldr	r3, [pc, #140]	; (800c618 <_puts_r+0xac>)
 800c58a:	429c      	cmp	r4, r3
 800c58c:	d117      	bne.n	800c5be <_puts_r+0x52>
 800c58e:	686c      	ldr	r4, [r5, #4]
 800c590:	89a3      	ldrh	r3, [r4, #12]
 800c592:	071b      	lsls	r3, r3, #28
 800c594:	d51d      	bpl.n	800c5d2 <_puts_r+0x66>
 800c596:	6923      	ldr	r3, [r4, #16]
 800c598:	b1db      	cbz	r3, 800c5d2 <_puts_r+0x66>
 800c59a:	3e01      	subs	r6, #1
 800c59c:	68a3      	ldr	r3, [r4, #8]
 800c59e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c5a2:	3b01      	subs	r3, #1
 800c5a4:	60a3      	str	r3, [r4, #8]
 800c5a6:	b9e9      	cbnz	r1, 800c5e4 <_puts_r+0x78>
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	da2e      	bge.n	800c60a <_puts_r+0x9e>
 800c5ac:	4622      	mov	r2, r4
 800c5ae:	210a      	movs	r1, #10
 800c5b0:	4628      	mov	r0, r5
 800c5b2:	f000 f883 	bl	800c6bc <__swbuf_r>
 800c5b6:	3001      	adds	r0, #1
 800c5b8:	d011      	beq.n	800c5de <_puts_r+0x72>
 800c5ba:	200a      	movs	r0, #10
 800c5bc:	e011      	b.n	800c5e2 <_puts_r+0x76>
 800c5be:	4b17      	ldr	r3, [pc, #92]	; (800c61c <_puts_r+0xb0>)
 800c5c0:	429c      	cmp	r4, r3
 800c5c2:	d101      	bne.n	800c5c8 <_puts_r+0x5c>
 800c5c4:	68ac      	ldr	r4, [r5, #8]
 800c5c6:	e7e3      	b.n	800c590 <_puts_r+0x24>
 800c5c8:	4b15      	ldr	r3, [pc, #84]	; (800c620 <_puts_r+0xb4>)
 800c5ca:	429c      	cmp	r4, r3
 800c5cc:	bf08      	it	eq
 800c5ce:	68ec      	ldreq	r4, [r5, #12]
 800c5d0:	e7de      	b.n	800c590 <_puts_r+0x24>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	f000 f8c3 	bl	800c760 <__swsetup_r>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d0dd      	beq.n	800c59a <_puts_r+0x2e>
 800c5de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	da04      	bge.n	800c5f2 <_puts_r+0x86>
 800c5e8:	69a2      	ldr	r2, [r4, #24]
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	dc06      	bgt.n	800c5fc <_puts_r+0x90>
 800c5ee:	290a      	cmp	r1, #10
 800c5f0:	d004      	beq.n	800c5fc <_puts_r+0x90>
 800c5f2:	6823      	ldr	r3, [r4, #0]
 800c5f4:	1c5a      	adds	r2, r3, #1
 800c5f6:	6022      	str	r2, [r4, #0]
 800c5f8:	7019      	strb	r1, [r3, #0]
 800c5fa:	e7cf      	b.n	800c59c <_puts_r+0x30>
 800c5fc:	4622      	mov	r2, r4
 800c5fe:	4628      	mov	r0, r5
 800c600:	f000 f85c 	bl	800c6bc <__swbuf_r>
 800c604:	3001      	adds	r0, #1
 800c606:	d1c9      	bne.n	800c59c <_puts_r+0x30>
 800c608:	e7e9      	b.n	800c5de <_puts_r+0x72>
 800c60a:	6823      	ldr	r3, [r4, #0]
 800c60c:	200a      	movs	r0, #10
 800c60e:	1c5a      	adds	r2, r3, #1
 800c610:	6022      	str	r2, [r4, #0]
 800c612:	7018      	strb	r0, [r3, #0]
 800c614:	e7e5      	b.n	800c5e2 <_puts_r+0x76>
 800c616:	bf00      	nop
 800c618:	0800ebf8 	.word	0x0800ebf8
 800c61c:	0800ec18 	.word	0x0800ec18
 800c620:	0800ebd8 	.word	0x0800ebd8

0800c624 <puts>:
 800c624:	4b02      	ldr	r3, [pc, #8]	; (800c630 <puts+0xc>)
 800c626:	4601      	mov	r1, r0
 800c628:	6818      	ldr	r0, [r3, #0]
 800c62a:	f7ff bf9f 	b.w	800c56c <_puts_r>
 800c62e:	bf00      	nop
 800c630:	20001070 	.word	0x20001070

0800c634 <sniprintf>:
 800c634:	b40c      	push	{r2, r3}
 800c636:	b530      	push	{r4, r5, lr}
 800c638:	4b17      	ldr	r3, [pc, #92]	; (800c698 <sniprintf+0x64>)
 800c63a:	1e0c      	subs	r4, r1, #0
 800c63c:	b09d      	sub	sp, #116	; 0x74
 800c63e:	681d      	ldr	r5, [r3, #0]
 800c640:	da08      	bge.n	800c654 <sniprintf+0x20>
 800c642:	238b      	movs	r3, #139	; 0x8b
 800c644:	602b      	str	r3, [r5, #0]
 800c646:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c64a:	b01d      	add	sp, #116	; 0x74
 800c64c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c650:	b002      	add	sp, #8
 800c652:	4770      	bx	lr
 800c654:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c658:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c65c:	bf14      	ite	ne
 800c65e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800c662:	4623      	moveq	r3, r4
 800c664:	9304      	str	r3, [sp, #16]
 800c666:	9307      	str	r3, [sp, #28]
 800c668:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c66c:	9002      	str	r0, [sp, #8]
 800c66e:	9006      	str	r0, [sp, #24]
 800c670:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c674:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c676:	ab21      	add	r3, sp, #132	; 0x84
 800c678:	a902      	add	r1, sp, #8
 800c67a:	4628      	mov	r0, r5
 800c67c:	9301      	str	r3, [sp, #4]
 800c67e:	f001 fd0d 	bl	800e09c <_svfiprintf_r>
 800c682:	1c43      	adds	r3, r0, #1
 800c684:	bfbc      	itt	lt
 800c686:	238b      	movlt	r3, #139	; 0x8b
 800c688:	602b      	strlt	r3, [r5, #0]
 800c68a:	2c00      	cmp	r4, #0
 800c68c:	d0dd      	beq.n	800c64a <sniprintf+0x16>
 800c68e:	9b02      	ldr	r3, [sp, #8]
 800c690:	2200      	movs	r2, #0
 800c692:	701a      	strb	r2, [r3, #0]
 800c694:	e7d9      	b.n	800c64a <sniprintf+0x16>
 800c696:	bf00      	nop
 800c698:	20001070 	.word	0x20001070

0800c69c <strcat>:
 800c69c:	b510      	push	{r4, lr}
 800c69e:	4603      	mov	r3, r0
 800c6a0:	781a      	ldrb	r2, [r3, #0]
 800c6a2:	1c5c      	adds	r4, r3, #1
 800c6a4:	b93a      	cbnz	r2, 800c6b6 <strcat+0x1a>
 800c6a6:	3b01      	subs	r3, #1
 800c6a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6b0:	2a00      	cmp	r2, #0
 800c6b2:	d1f9      	bne.n	800c6a8 <strcat+0xc>
 800c6b4:	bd10      	pop	{r4, pc}
 800c6b6:	4623      	mov	r3, r4
 800c6b8:	e7f2      	b.n	800c6a0 <strcat+0x4>
	...

0800c6bc <__swbuf_r>:
 800c6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6be:	460e      	mov	r6, r1
 800c6c0:	4614      	mov	r4, r2
 800c6c2:	4605      	mov	r5, r0
 800c6c4:	b118      	cbz	r0, 800c6ce <__swbuf_r+0x12>
 800c6c6:	6983      	ldr	r3, [r0, #24]
 800c6c8:	b90b      	cbnz	r3, 800c6ce <__swbuf_r+0x12>
 800c6ca:	f000 ffed 	bl	800d6a8 <__sinit>
 800c6ce:	4b21      	ldr	r3, [pc, #132]	; (800c754 <__swbuf_r+0x98>)
 800c6d0:	429c      	cmp	r4, r3
 800c6d2:	d12a      	bne.n	800c72a <__swbuf_r+0x6e>
 800c6d4:	686c      	ldr	r4, [r5, #4]
 800c6d6:	69a3      	ldr	r3, [r4, #24]
 800c6d8:	60a3      	str	r3, [r4, #8]
 800c6da:	89a3      	ldrh	r3, [r4, #12]
 800c6dc:	071a      	lsls	r2, r3, #28
 800c6de:	d52e      	bpl.n	800c73e <__swbuf_r+0x82>
 800c6e0:	6923      	ldr	r3, [r4, #16]
 800c6e2:	b363      	cbz	r3, 800c73e <__swbuf_r+0x82>
 800c6e4:	6923      	ldr	r3, [r4, #16]
 800c6e6:	6820      	ldr	r0, [r4, #0]
 800c6e8:	1ac0      	subs	r0, r0, r3
 800c6ea:	6963      	ldr	r3, [r4, #20]
 800c6ec:	b2f6      	uxtb	r6, r6
 800c6ee:	4283      	cmp	r3, r0
 800c6f0:	4637      	mov	r7, r6
 800c6f2:	dc04      	bgt.n	800c6fe <__swbuf_r+0x42>
 800c6f4:	4621      	mov	r1, r4
 800c6f6:	4628      	mov	r0, r5
 800c6f8:	f000 ff6c 	bl	800d5d4 <_fflush_r>
 800c6fc:	bb28      	cbnz	r0, 800c74a <__swbuf_r+0x8e>
 800c6fe:	68a3      	ldr	r3, [r4, #8]
 800c700:	3b01      	subs	r3, #1
 800c702:	60a3      	str	r3, [r4, #8]
 800c704:	6823      	ldr	r3, [r4, #0]
 800c706:	1c5a      	adds	r2, r3, #1
 800c708:	6022      	str	r2, [r4, #0]
 800c70a:	701e      	strb	r6, [r3, #0]
 800c70c:	6963      	ldr	r3, [r4, #20]
 800c70e:	3001      	adds	r0, #1
 800c710:	4283      	cmp	r3, r0
 800c712:	d004      	beq.n	800c71e <__swbuf_r+0x62>
 800c714:	89a3      	ldrh	r3, [r4, #12]
 800c716:	07db      	lsls	r3, r3, #31
 800c718:	d519      	bpl.n	800c74e <__swbuf_r+0x92>
 800c71a:	2e0a      	cmp	r6, #10
 800c71c:	d117      	bne.n	800c74e <__swbuf_r+0x92>
 800c71e:	4621      	mov	r1, r4
 800c720:	4628      	mov	r0, r5
 800c722:	f000 ff57 	bl	800d5d4 <_fflush_r>
 800c726:	b190      	cbz	r0, 800c74e <__swbuf_r+0x92>
 800c728:	e00f      	b.n	800c74a <__swbuf_r+0x8e>
 800c72a:	4b0b      	ldr	r3, [pc, #44]	; (800c758 <__swbuf_r+0x9c>)
 800c72c:	429c      	cmp	r4, r3
 800c72e:	d101      	bne.n	800c734 <__swbuf_r+0x78>
 800c730:	68ac      	ldr	r4, [r5, #8]
 800c732:	e7d0      	b.n	800c6d6 <__swbuf_r+0x1a>
 800c734:	4b09      	ldr	r3, [pc, #36]	; (800c75c <__swbuf_r+0xa0>)
 800c736:	429c      	cmp	r4, r3
 800c738:	bf08      	it	eq
 800c73a:	68ec      	ldreq	r4, [r5, #12]
 800c73c:	e7cb      	b.n	800c6d6 <__swbuf_r+0x1a>
 800c73e:	4621      	mov	r1, r4
 800c740:	4628      	mov	r0, r5
 800c742:	f000 f80d 	bl	800c760 <__swsetup_r>
 800c746:	2800      	cmp	r0, #0
 800c748:	d0cc      	beq.n	800c6e4 <__swbuf_r+0x28>
 800c74a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c74e:	4638      	mov	r0, r7
 800c750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c752:	bf00      	nop
 800c754:	0800ebf8 	.word	0x0800ebf8
 800c758:	0800ec18 	.word	0x0800ec18
 800c75c:	0800ebd8 	.word	0x0800ebd8

0800c760 <__swsetup_r>:
 800c760:	4b32      	ldr	r3, [pc, #200]	; (800c82c <__swsetup_r+0xcc>)
 800c762:	b570      	push	{r4, r5, r6, lr}
 800c764:	681d      	ldr	r5, [r3, #0]
 800c766:	4606      	mov	r6, r0
 800c768:	460c      	mov	r4, r1
 800c76a:	b125      	cbz	r5, 800c776 <__swsetup_r+0x16>
 800c76c:	69ab      	ldr	r3, [r5, #24]
 800c76e:	b913      	cbnz	r3, 800c776 <__swsetup_r+0x16>
 800c770:	4628      	mov	r0, r5
 800c772:	f000 ff99 	bl	800d6a8 <__sinit>
 800c776:	4b2e      	ldr	r3, [pc, #184]	; (800c830 <__swsetup_r+0xd0>)
 800c778:	429c      	cmp	r4, r3
 800c77a:	d10f      	bne.n	800c79c <__swsetup_r+0x3c>
 800c77c:	686c      	ldr	r4, [r5, #4]
 800c77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c782:	b29a      	uxth	r2, r3
 800c784:	0715      	lsls	r5, r2, #28
 800c786:	d42c      	bmi.n	800c7e2 <__swsetup_r+0x82>
 800c788:	06d0      	lsls	r0, r2, #27
 800c78a:	d411      	bmi.n	800c7b0 <__swsetup_r+0x50>
 800c78c:	2209      	movs	r2, #9
 800c78e:	6032      	str	r2, [r6, #0]
 800c790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c794:	81a3      	strh	r3, [r4, #12]
 800c796:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c79a:	e03e      	b.n	800c81a <__swsetup_r+0xba>
 800c79c:	4b25      	ldr	r3, [pc, #148]	; (800c834 <__swsetup_r+0xd4>)
 800c79e:	429c      	cmp	r4, r3
 800c7a0:	d101      	bne.n	800c7a6 <__swsetup_r+0x46>
 800c7a2:	68ac      	ldr	r4, [r5, #8]
 800c7a4:	e7eb      	b.n	800c77e <__swsetup_r+0x1e>
 800c7a6:	4b24      	ldr	r3, [pc, #144]	; (800c838 <__swsetup_r+0xd8>)
 800c7a8:	429c      	cmp	r4, r3
 800c7aa:	bf08      	it	eq
 800c7ac:	68ec      	ldreq	r4, [r5, #12]
 800c7ae:	e7e6      	b.n	800c77e <__swsetup_r+0x1e>
 800c7b0:	0751      	lsls	r1, r2, #29
 800c7b2:	d512      	bpl.n	800c7da <__swsetup_r+0x7a>
 800c7b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7b6:	b141      	cbz	r1, 800c7ca <__swsetup_r+0x6a>
 800c7b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7bc:	4299      	cmp	r1, r3
 800c7be:	d002      	beq.n	800c7c6 <__swsetup_r+0x66>
 800c7c0:	4630      	mov	r0, r6
 800c7c2:	f001 fb69 	bl	800de98 <_free_r>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	6363      	str	r3, [r4, #52]	; 0x34
 800c7ca:	89a3      	ldrh	r3, [r4, #12]
 800c7cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c7d0:	81a3      	strh	r3, [r4, #12]
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	6063      	str	r3, [r4, #4]
 800c7d6:	6923      	ldr	r3, [r4, #16]
 800c7d8:	6023      	str	r3, [r4, #0]
 800c7da:	89a3      	ldrh	r3, [r4, #12]
 800c7dc:	f043 0308 	orr.w	r3, r3, #8
 800c7e0:	81a3      	strh	r3, [r4, #12]
 800c7e2:	6923      	ldr	r3, [r4, #16]
 800c7e4:	b94b      	cbnz	r3, 800c7fa <__swsetup_r+0x9a>
 800c7e6:	89a3      	ldrh	r3, [r4, #12]
 800c7e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c7ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7f0:	d003      	beq.n	800c7fa <__swsetup_r+0x9a>
 800c7f2:	4621      	mov	r1, r4
 800c7f4:	4630      	mov	r0, r6
 800c7f6:	f001 f813 	bl	800d820 <__smakebuf_r>
 800c7fa:	89a2      	ldrh	r2, [r4, #12]
 800c7fc:	f012 0301 	ands.w	r3, r2, #1
 800c800:	d00c      	beq.n	800c81c <__swsetup_r+0xbc>
 800c802:	2300      	movs	r3, #0
 800c804:	60a3      	str	r3, [r4, #8]
 800c806:	6963      	ldr	r3, [r4, #20]
 800c808:	425b      	negs	r3, r3
 800c80a:	61a3      	str	r3, [r4, #24]
 800c80c:	6923      	ldr	r3, [r4, #16]
 800c80e:	b953      	cbnz	r3, 800c826 <__swsetup_r+0xc6>
 800c810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c814:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c818:	d1ba      	bne.n	800c790 <__swsetup_r+0x30>
 800c81a:	bd70      	pop	{r4, r5, r6, pc}
 800c81c:	0792      	lsls	r2, r2, #30
 800c81e:	bf58      	it	pl
 800c820:	6963      	ldrpl	r3, [r4, #20]
 800c822:	60a3      	str	r3, [r4, #8]
 800c824:	e7f2      	b.n	800c80c <__swsetup_r+0xac>
 800c826:	2000      	movs	r0, #0
 800c828:	e7f7      	b.n	800c81a <__swsetup_r+0xba>
 800c82a:	bf00      	nop
 800c82c:	20001070 	.word	0x20001070
 800c830:	0800ebf8 	.word	0x0800ebf8
 800c834:	0800ec18 	.word	0x0800ec18
 800c838:	0800ebd8 	.word	0x0800ebd8

0800c83c <quorem>:
 800c83c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c840:	6903      	ldr	r3, [r0, #16]
 800c842:	690c      	ldr	r4, [r1, #16]
 800c844:	42a3      	cmp	r3, r4
 800c846:	4680      	mov	r8, r0
 800c848:	f2c0 8082 	blt.w	800c950 <quorem+0x114>
 800c84c:	3c01      	subs	r4, #1
 800c84e:	f101 0714 	add.w	r7, r1, #20
 800c852:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c856:	f100 0614 	add.w	r6, r0, #20
 800c85a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c85e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c862:	eb06 030c 	add.w	r3, r6, ip
 800c866:	3501      	adds	r5, #1
 800c868:	eb07 090c 	add.w	r9, r7, ip
 800c86c:	9301      	str	r3, [sp, #4]
 800c86e:	fbb0 f5f5 	udiv	r5, r0, r5
 800c872:	b395      	cbz	r5, 800c8da <quorem+0x9e>
 800c874:	f04f 0a00 	mov.w	sl, #0
 800c878:	4638      	mov	r0, r7
 800c87a:	46b6      	mov	lr, r6
 800c87c:	46d3      	mov	fp, sl
 800c87e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c882:	b293      	uxth	r3, r2
 800c884:	fb05 a303 	mla	r3, r5, r3, sl
 800c888:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c88c:	b29b      	uxth	r3, r3
 800c88e:	ebab 0303 	sub.w	r3, fp, r3
 800c892:	0c12      	lsrs	r2, r2, #16
 800c894:	f8de b000 	ldr.w	fp, [lr]
 800c898:	fb05 a202 	mla	r2, r5, r2, sl
 800c89c:	fa13 f38b 	uxtah	r3, r3, fp
 800c8a0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c8a4:	fa1f fb82 	uxth.w	fp, r2
 800c8a8:	f8de 2000 	ldr.w	r2, [lr]
 800c8ac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c8b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8ba:	4581      	cmp	r9, r0
 800c8bc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c8c0:	f84e 3b04 	str.w	r3, [lr], #4
 800c8c4:	d2db      	bcs.n	800c87e <quorem+0x42>
 800c8c6:	f856 300c 	ldr.w	r3, [r6, ip]
 800c8ca:	b933      	cbnz	r3, 800c8da <quorem+0x9e>
 800c8cc:	9b01      	ldr	r3, [sp, #4]
 800c8ce:	3b04      	subs	r3, #4
 800c8d0:	429e      	cmp	r6, r3
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	d330      	bcc.n	800c938 <quorem+0xfc>
 800c8d6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c8da:	4640      	mov	r0, r8
 800c8dc:	f001 fa08 	bl	800dcf0 <__mcmp>
 800c8e0:	2800      	cmp	r0, #0
 800c8e2:	db25      	blt.n	800c930 <quorem+0xf4>
 800c8e4:	3501      	adds	r5, #1
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	f04f 0c00 	mov.w	ip, #0
 800c8ec:	f857 2b04 	ldr.w	r2, [r7], #4
 800c8f0:	f8d0 e000 	ldr.w	lr, [r0]
 800c8f4:	b293      	uxth	r3, r2
 800c8f6:	ebac 0303 	sub.w	r3, ip, r3
 800c8fa:	0c12      	lsrs	r2, r2, #16
 800c8fc:	fa13 f38e 	uxtah	r3, r3, lr
 800c900:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c904:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c908:	b29b      	uxth	r3, r3
 800c90a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c90e:	45b9      	cmp	r9, r7
 800c910:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c914:	f840 3b04 	str.w	r3, [r0], #4
 800c918:	d2e8      	bcs.n	800c8ec <quorem+0xb0>
 800c91a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c91e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c922:	b92a      	cbnz	r2, 800c930 <quorem+0xf4>
 800c924:	3b04      	subs	r3, #4
 800c926:	429e      	cmp	r6, r3
 800c928:	461a      	mov	r2, r3
 800c92a:	d30b      	bcc.n	800c944 <quorem+0x108>
 800c92c:	f8c8 4010 	str.w	r4, [r8, #16]
 800c930:	4628      	mov	r0, r5
 800c932:	b003      	add	sp, #12
 800c934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c938:	6812      	ldr	r2, [r2, #0]
 800c93a:	3b04      	subs	r3, #4
 800c93c:	2a00      	cmp	r2, #0
 800c93e:	d1ca      	bne.n	800c8d6 <quorem+0x9a>
 800c940:	3c01      	subs	r4, #1
 800c942:	e7c5      	b.n	800c8d0 <quorem+0x94>
 800c944:	6812      	ldr	r2, [r2, #0]
 800c946:	3b04      	subs	r3, #4
 800c948:	2a00      	cmp	r2, #0
 800c94a:	d1ef      	bne.n	800c92c <quorem+0xf0>
 800c94c:	3c01      	subs	r4, #1
 800c94e:	e7ea      	b.n	800c926 <quorem+0xea>
 800c950:	2000      	movs	r0, #0
 800c952:	e7ee      	b.n	800c932 <quorem+0xf6>
 800c954:	0000      	movs	r0, r0
	...

0800c958 <_dtoa_r>:
 800c958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c95c:	ec57 6b10 	vmov	r6, r7, d0
 800c960:	b097      	sub	sp, #92	; 0x5c
 800c962:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c964:	9106      	str	r1, [sp, #24]
 800c966:	4604      	mov	r4, r0
 800c968:	920b      	str	r2, [sp, #44]	; 0x2c
 800c96a:	9312      	str	r3, [sp, #72]	; 0x48
 800c96c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c970:	e9cd 6700 	strd	r6, r7, [sp]
 800c974:	b93d      	cbnz	r5, 800c986 <_dtoa_r+0x2e>
 800c976:	2010      	movs	r0, #16
 800c978:	f000 ff92 	bl	800d8a0 <malloc>
 800c97c:	6260      	str	r0, [r4, #36]	; 0x24
 800c97e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c982:	6005      	str	r5, [r0, #0]
 800c984:	60c5      	str	r5, [r0, #12]
 800c986:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c988:	6819      	ldr	r1, [r3, #0]
 800c98a:	b151      	cbz	r1, 800c9a2 <_dtoa_r+0x4a>
 800c98c:	685a      	ldr	r2, [r3, #4]
 800c98e:	604a      	str	r2, [r1, #4]
 800c990:	2301      	movs	r3, #1
 800c992:	4093      	lsls	r3, r2
 800c994:	608b      	str	r3, [r1, #8]
 800c996:	4620      	mov	r0, r4
 800c998:	f000 ffc9 	bl	800d92e <_Bfree>
 800c99c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c99e:	2200      	movs	r2, #0
 800c9a0:	601a      	str	r2, [r3, #0]
 800c9a2:	1e3b      	subs	r3, r7, #0
 800c9a4:	bfbb      	ittet	lt
 800c9a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c9aa:	9301      	strlt	r3, [sp, #4]
 800c9ac:	2300      	movge	r3, #0
 800c9ae:	2201      	movlt	r2, #1
 800c9b0:	bfac      	ite	ge
 800c9b2:	f8c8 3000 	strge.w	r3, [r8]
 800c9b6:	f8c8 2000 	strlt.w	r2, [r8]
 800c9ba:	4baf      	ldr	r3, [pc, #700]	; (800cc78 <_dtoa_r+0x320>)
 800c9bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c9c0:	ea33 0308 	bics.w	r3, r3, r8
 800c9c4:	d114      	bne.n	800c9f0 <_dtoa_r+0x98>
 800c9c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c9c8:	f242 730f 	movw	r3, #9999	; 0x270f
 800c9cc:	6013      	str	r3, [r2, #0]
 800c9ce:	9b00      	ldr	r3, [sp, #0]
 800c9d0:	b923      	cbnz	r3, 800c9dc <_dtoa_r+0x84>
 800c9d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	f000 8542 	beq.w	800d460 <_dtoa_r+0xb08>
 800c9dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cc8c <_dtoa_r+0x334>
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	f000 8544 	beq.w	800d470 <_dtoa_r+0xb18>
 800c9e8:	f10b 0303 	add.w	r3, fp, #3
 800c9ec:	f000 bd3e 	b.w	800d46c <_dtoa_r+0xb14>
 800c9f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	4639      	mov	r1, r7
 800c9fc:	f7f4 f88c 	bl	8000b18 <__aeabi_dcmpeq>
 800ca00:	4681      	mov	r9, r0
 800ca02:	b168      	cbz	r0, 800ca20 <_dtoa_r+0xc8>
 800ca04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca06:	2301      	movs	r3, #1
 800ca08:	6013      	str	r3, [r2, #0]
 800ca0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f000 8524 	beq.w	800d45a <_dtoa_r+0xb02>
 800ca12:	4b9a      	ldr	r3, [pc, #616]	; (800cc7c <_dtoa_r+0x324>)
 800ca14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca16:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800ca1a:	6013      	str	r3, [r2, #0]
 800ca1c:	f000 bd28 	b.w	800d470 <_dtoa_r+0xb18>
 800ca20:	aa14      	add	r2, sp, #80	; 0x50
 800ca22:	a915      	add	r1, sp, #84	; 0x54
 800ca24:	ec47 6b10 	vmov	d0, r6, r7
 800ca28:	4620      	mov	r0, r4
 800ca2a:	f001 f9d8 	bl	800ddde <__d2b>
 800ca2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ca32:	9004      	str	r0, [sp, #16]
 800ca34:	2d00      	cmp	r5, #0
 800ca36:	d07c      	beq.n	800cb32 <_dtoa_r+0x1da>
 800ca38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ca3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ca40:	46b2      	mov	sl, r6
 800ca42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ca46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ca4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ca4e:	2200      	movs	r2, #0
 800ca50:	4b8b      	ldr	r3, [pc, #556]	; (800cc80 <_dtoa_r+0x328>)
 800ca52:	4650      	mov	r0, sl
 800ca54:	4659      	mov	r1, fp
 800ca56:	f7f3 fc3f 	bl	80002d8 <__aeabi_dsub>
 800ca5a:	a381      	add	r3, pc, #516	; (adr r3, 800cc60 <_dtoa_r+0x308>)
 800ca5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca60:	f7f3 fdf2 	bl	8000648 <__aeabi_dmul>
 800ca64:	a380      	add	r3, pc, #512	; (adr r3, 800cc68 <_dtoa_r+0x310>)
 800ca66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6a:	f7f3 fc37 	bl	80002dc <__adddf3>
 800ca6e:	4606      	mov	r6, r0
 800ca70:	4628      	mov	r0, r5
 800ca72:	460f      	mov	r7, r1
 800ca74:	f7f3 fd7e 	bl	8000574 <__aeabi_i2d>
 800ca78:	a37d      	add	r3, pc, #500	; (adr r3, 800cc70 <_dtoa_r+0x318>)
 800ca7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7e:	f7f3 fde3 	bl	8000648 <__aeabi_dmul>
 800ca82:	4602      	mov	r2, r0
 800ca84:	460b      	mov	r3, r1
 800ca86:	4630      	mov	r0, r6
 800ca88:	4639      	mov	r1, r7
 800ca8a:	f7f3 fc27 	bl	80002dc <__adddf3>
 800ca8e:	4606      	mov	r6, r0
 800ca90:	460f      	mov	r7, r1
 800ca92:	f7f4 f889 	bl	8000ba8 <__aeabi_d2iz>
 800ca96:	2200      	movs	r2, #0
 800ca98:	4682      	mov	sl, r0
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	4639      	mov	r1, r7
 800caa0:	f7f4 f844 	bl	8000b2c <__aeabi_dcmplt>
 800caa4:	b148      	cbz	r0, 800caba <_dtoa_r+0x162>
 800caa6:	4650      	mov	r0, sl
 800caa8:	f7f3 fd64 	bl	8000574 <__aeabi_i2d>
 800caac:	4632      	mov	r2, r6
 800caae:	463b      	mov	r3, r7
 800cab0:	f7f4 f832 	bl	8000b18 <__aeabi_dcmpeq>
 800cab4:	b908      	cbnz	r0, 800caba <_dtoa_r+0x162>
 800cab6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800caba:	f1ba 0f16 	cmp.w	sl, #22
 800cabe:	d859      	bhi.n	800cb74 <_dtoa_r+0x21c>
 800cac0:	4970      	ldr	r1, [pc, #448]	; (800cc84 <_dtoa_r+0x32c>)
 800cac2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cac6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cace:	f7f4 f84b 	bl	8000b68 <__aeabi_dcmpgt>
 800cad2:	2800      	cmp	r0, #0
 800cad4:	d050      	beq.n	800cb78 <_dtoa_r+0x220>
 800cad6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cada:	2300      	movs	r3, #0
 800cadc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cade:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cae0:	1b5d      	subs	r5, r3, r5
 800cae2:	f1b5 0801 	subs.w	r8, r5, #1
 800cae6:	bf49      	itett	mi
 800cae8:	f1c5 0301 	rsbmi	r3, r5, #1
 800caec:	2300      	movpl	r3, #0
 800caee:	9305      	strmi	r3, [sp, #20]
 800caf0:	f04f 0800 	movmi.w	r8, #0
 800caf4:	bf58      	it	pl
 800caf6:	9305      	strpl	r3, [sp, #20]
 800caf8:	f1ba 0f00 	cmp.w	sl, #0
 800cafc:	db3e      	blt.n	800cb7c <_dtoa_r+0x224>
 800cafe:	2300      	movs	r3, #0
 800cb00:	44d0      	add	r8, sl
 800cb02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800cb06:	9307      	str	r3, [sp, #28]
 800cb08:	9b06      	ldr	r3, [sp, #24]
 800cb0a:	2b09      	cmp	r3, #9
 800cb0c:	f200 8090 	bhi.w	800cc30 <_dtoa_r+0x2d8>
 800cb10:	2b05      	cmp	r3, #5
 800cb12:	bfc4      	itt	gt
 800cb14:	3b04      	subgt	r3, #4
 800cb16:	9306      	strgt	r3, [sp, #24]
 800cb18:	9b06      	ldr	r3, [sp, #24]
 800cb1a:	f1a3 0302 	sub.w	r3, r3, #2
 800cb1e:	bfcc      	ite	gt
 800cb20:	2500      	movgt	r5, #0
 800cb22:	2501      	movle	r5, #1
 800cb24:	2b03      	cmp	r3, #3
 800cb26:	f200 808f 	bhi.w	800cc48 <_dtoa_r+0x2f0>
 800cb2a:	e8df f003 	tbb	[pc, r3]
 800cb2e:	7f7d      	.short	0x7f7d
 800cb30:	7131      	.short	0x7131
 800cb32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800cb36:	441d      	add	r5, r3
 800cb38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cb3c:	2820      	cmp	r0, #32
 800cb3e:	dd13      	ble.n	800cb68 <_dtoa_r+0x210>
 800cb40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cb44:	9b00      	ldr	r3, [sp, #0]
 800cb46:	fa08 f800 	lsl.w	r8, r8, r0
 800cb4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cb4e:	fa23 f000 	lsr.w	r0, r3, r0
 800cb52:	ea48 0000 	orr.w	r0, r8, r0
 800cb56:	f7f3 fcfd 	bl	8000554 <__aeabi_ui2d>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	4682      	mov	sl, r0
 800cb5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cb62:	3d01      	subs	r5, #1
 800cb64:	9313      	str	r3, [sp, #76]	; 0x4c
 800cb66:	e772      	b.n	800ca4e <_dtoa_r+0xf6>
 800cb68:	9b00      	ldr	r3, [sp, #0]
 800cb6a:	f1c0 0020 	rsb	r0, r0, #32
 800cb6e:	fa03 f000 	lsl.w	r0, r3, r0
 800cb72:	e7f0      	b.n	800cb56 <_dtoa_r+0x1fe>
 800cb74:	2301      	movs	r3, #1
 800cb76:	e7b1      	b.n	800cadc <_dtoa_r+0x184>
 800cb78:	900f      	str	r0, [sp, #60]	; 0x3c
 800cb7a:	e7b0      	b.n	800cade <_dtoa_r+0x186>
 800cb7c:	9b05      	ldr	r3, [sp, #20]
 800cb7e:	eba3 030a 	sub.w	r3, r3, sl
 800cb82:	9305      	str	r3, [sp, #20]
 800cb84:	f1ca 0300 	rsb	r3, sl, #0
 800cb88:	9307      	str	r3, [sp, #28]
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	930e      	str	r3, [sp, #56]	; 0x38
 800cb8e:	e7bb      	b.n	800cb08 <_dtoa_r+0x1b0>
 800cb90:	2301      	movs	r3, #1
 800cb92:	930a      	str	r3, [sp, #40]	; 0x28
 800cb94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	dd59      	ble.n	800cc4e <_dtoa_r+0x2f6>
 800cb9a:	9302      	str	r3, [sp, #8]
 800cb9c:	4699      	mov	r9, r3
 800cb9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cba0:	2200      	movs	r2, #0
 800cba2:	6072      	str	r2, [r6, #4]
 800cba4:	2204      	movs	r2, #4
 800cba6:	f102 0014 	add.w	r0, r2, #20
 800cbaa:	4298      	cmp	r0, r3
 800cbac:	6871      	ldr	r1, [r6, #4]
 800cbae:	d953      	bls.n	800cc58 <_dtoa_r+0x300>
 800cbb0:	4620      	mov	r0, r4
 800cbb2:	f000 fe88 	bl	800d8c6 <_Balloc>
 800cbb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cbb8:	6030      	str	r0, [r6, #0]
 800cbba:	f1b9 0f0e 	cmp.w	r9, #14
 800cbbe:	f8d3 b000 	ldr.w	fp, [r3]
 800cbc2:	f200 80e6 	bhi.w	800cd92 <_dtoa_r+0x43a>
 800cbc6:	2d00      	cmp	r5, #0
 800cbc8:	f000 80e3 	beq.w	800cd92 <_dtoa_r+0x43a>
 800cbcc:	ed9d 7b00 	vldr	d7, [sp]
 800cbd0:	f1ba 0f00 	cmp.w	sl, #0
 800cbd4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cbd8:	dd74      	ble.n	800ccc4 <_dtoa_r+0x36c>
 800cbda:	4a2a      	ldr	r2, [pc, #168]	; (800cc84 <_dtoa_r+0x32c>)
 800cbdc:	f00a 030f 	and.w	r3, sl, #15
 800cbe0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cbe4:	ed93 7b00 	vldr	d7, [r3]
 800cbe8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cbec:	06f0      	lsls	r0, r6, #27
 800cbee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cbf2:	d565      	bpl.n	800ccc0 <_dtoa_r+0x368>
 800cbf4:	4b24      	ldr	r3, [pc, #144]	; (800cc88 <_dtoa_r+0x330>)
 800cbf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cbfa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cbfe:	f7f3 fe4d 	bl	800089c <__aeabi_ddiv>
 800cc02:	e9cd 0100 	strd	r0, r1, [sp]
 800cc06:	f006 060f 	and.w	r6, r6, #15
 800cc0a:	2503      	movs	r5, #3
 800cc0c:	4f1e      	ldr	r7, [pc, #120]	; (800cc88 <_dtoa_r+0x330>)
 800cc0e:	e04c      	b.n	800ccaa <_dtoa_r+0x352>
 800cc10:	2301      	movs	r3, #1
 800cc12:	930a      	str	r3, [sp, #40]	; 0x28
 800cc14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc16:	4453      	add	r3, sl
 800cc18:	f103 0901 	add.w	r9, r3, #1
 800cc1c:	9302      	str	r3, [sp, #8]
 800cc1e:	464b      	mov	r3, r9
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	bfb8      	it	lt
 800cc24:	2301      	movlt	r3, #1
 800cc26:	e7ba      	b.n	800cb9e <_dtoa_r+0x246>
 800cc28:	2300      	movs	r3, #0
 800cc2a:	e7b2      	b.n	800cb92 <_dtoa_r+0x23a>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	e7f0      	b.n	800cc12 <_dtoa_r+0x2ba>
 800cc30:	2501      	movs	r5, #1
 800cc32:	2300      	movs	r3, #0
 800cc34:	9306      	str	r3, [sp, #24]
 800cc36:	950a      	str	r5, [sp, #40]	; 0x28
 800cc38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cc3c:	9302      	str	r3, [sp, #8]
 800cc3e:	4699      	mov	r9, r3
 800cc40:	2200      	movs	r2, #0
 800cc42:	2312      	movs	r3, #18
 800cc44:	920b      	str	r2, [sp, #44]	; 0x2c
 800cc46:	e7aa      	b.n	800cb9e <_dtoa_r+0x246>
 800cc48:	2301      	movs	r3, #1
 800cc4a:	930a      	str	r3, [sp, #40]	; 0x28
 800cc4c:	e7f4      	b.n	800cc38 <_dtoa_r+0x2e0>
 800cc4e:	2301      	movs	r3, #1
 800cc50:	9302      	str	r3, [sp, #8]
 800cc52:	4699      	mov	r9, r3
 800cc54:	461a      	mov	r2, r3
 800cc56:	e7f5      	b.n	800cc44 <_dtoa_r+0x2ec>
 800cc58:	3101      	adds	r1, #1
 800cc5a:	6071      	str	r1, [r6, #4]
 800cc5c:	0052      	lsls	r2, r2, #1
 800cc5e:	e7a2      	b.n	800cba6 <_dtoa_r+0x24e>
 800cc60:	636f4361 	.word	0x636f4361
 800cc64:	3fd287a7 	.word	0x3fd287a7
 800cc68:	8b60c8b3 	.word	0x8b60c8b3
 800cc6c:	3fc68a28 	.word	0x3fc68a28
 800cc70:	509f79fb 	.word	0x509f79fb
 800cc74:	3fd34413 	.word	0x3fd34413
 800cc78:	7ff00000 	.word	0x7ff00000
 800cc7c:	0800eba5 	.word	0x0800eba5
 800cc80:	3ff80000 	.word	0x3ff80000
 800cc84:	0800ec60 	.word	0x0800ec60
 800cc88:	0800ec38 	.word	0x0800ec38
 800cc8c:	0800ebd1 	.word	0x0800ebd1
 800cc90:	07f1      	lsls	r1, r6, #31
 800cc92:	d508      	bpl.n	800cca6 <_dtoa_r+0x34e>
 800cc94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cc98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc9c:	f7f3 fcd4 	bl	8000648 <__aeabi_dmul>
 800cca0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cca4:	3501      	adds	r5, #1
 800cca6:	1076      	asrs	r6, r6, #1
 800cca8:	3708      	adds	r7, #8
 800ccaa:	2e00      	cmp	r6, #0
 800ccac:	d1f0      	bne.n	800cc90 <_dtoa_r+0x338>
 800ccae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ccb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ccb6:	f7f3 fdf1 	bl	800089c <__aeabi_ddiv>
 800ccba:	e9cd 0100 	strd	r0, r1, [sp]
 800ccbe:	e01a      	b.n	800ccf6 <_dtoa_r+0x39e>
 800ccc0:	2502      	movs	r5, #2
 800ccc2:	e7a3      	b.n	800cc0c <_dtoa_r+0x2b4>
 800ccc4:	f000 80a0 	beq.w	800ce08 <_dtoa_r+0x4b0>
 800ccc8:	f1ca 0600 	rsb	r6, sl, #0
 800cccc:	4b9f      	ldr	r3, [pc, #636]	; (800cf4c <_dtoa_r+0x5f4>)
 800ccce:	4fa0      	ldr	r7, [pc, #640]	; (800cf50 <_dtoa_r+0x5f8>)
 800ccd0:	f006 020f 	and.w	r2, r6, #15
 800ccd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccdc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cce0:	f7f3 fcb2 	bl	8000648 <__aeabi_dmul>
 800cce4:	e9cd 0100 	strd	r0, r1, [sp]
 800cce8:	1136      	asrs	r6, r6, #4
 800ccea:	2300      	movs	r3, #0
 800ccec:	2502      	movs	r5, #2
 800ccee:	2e00      	cmp	r6, #0
 800ccf0:	d17f      	bne.n	800cdf2 <_dtoa_r+0x49a>
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d1e1      	bne.n	800ccba <_dtoa_r+0x362>
 800ccf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	f000 8087 	beq.w	800ce0c <_dtoa_r+0x4b4>
 800ccfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cd02:	2200      	movs	r2, #0
 800cd04:	4b93      	ldr	r3, [pc, #588]	; (800cf54 <_dtoa_r+0x5fc>)
 800cd06:	4630      	mov	r0, r6
 800cd08:	4639      	mov	r1, r7
 800cd0a:	f7f3 ff0f 	bl	8000b2c <__aeabi_dcmplt>
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	d07c      	beq.n	800ce0c <_dtoa_r+0x4b4>
 800cd12:	f1b9 0f00 	cmp.w	r9, #0
 800cd16:	d079      	beq.n	800ce0c <_dtoa_r+0x4b4>
 800cd18:	9b02      	ldr	r3, [sp, #8]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	dd35      	ble.n	800cd8a <_dtoa_r+0x432>
 800cd1e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800cd22:	9308      	str	r3, [sp, #32]
 800cd24:	4639      	mov	r1, r7
 800cd26:	2200      	movs	r2, #0
 800cd28:	4b8b      	ldr	r3, [pc, #556]	; (800cf58 <_dtoa_r+0x600>)
 800cd2a:	4630      	mov	r0, r6
 800cd2c:	f7f3 fc8c 	bl	8000648 <__aeabi_dmul>
 800cd30:	e9cd 0100 	strd	r0, r1, [sp]
 800cd34:	9f02      	ldr	r7, [sp, #8]
 800cd36:	3501      	adds	r5, #1
 800cd38:	4628      	mov	r0, r5
 800cd3a:	f7f3 fc1b 	bl	8000574 <__aeabi_i2d>
 800cd3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd42:	f7f3 fc81 	bl	8000648 <__aeabi_dmul>
 800cd46:	2200      	movs	r2, #0
 800cd48:	4b84      	ldr	r3, [pc, #528]	; (800cf5c <_dtoa_r+0x604>)
 800cd4a:	f7f3 fac7 	bl	80002dc <__adddf3>
 800cd4e:	4605      	mov	r5, r0
 800cd50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cd54:	2f00      	cmp	r7, #0
 800cd56:	d15d      	bne.n	800ce14 <_dtoa_r+0x4bc>
 800cd58:	2200      	movs	r2, #0
 800cd5a:	4b81      	ldr	r3, [pc, #516]	; (800cf60 <_dtoa_r+0x608>)
 800cd5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd60:	f7f3 faba 	bl	80002d8 <__aeabi_dsub>
 800cd64:	462a      	mov	r2, r5
 800cd66:	4633      	mov	r3, r6
 800cd68:	e9cd 0100 	strd	r0, r1, [sp]
 800cd6c:	f7f3 fefc 	bl	8000b68 <__aeabi_dcmpgt>
 800cd70:	2800      	cmp	r0, #0
 800cd72:	f040 8288 	bne.w	800d286 <_dtoa_r+0x92e>
 800cd76:	462a      	mov	r2, r5
 800cd78:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cd7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd80:	f7f3 fed4 	bl	8000b2c <__aeabi_dcmplt>
 800cd84:	2800      	cmp	r0, #0
 800cd86:	f040 827c 	bne.w	800d282 <_dtoa_r+0x92a>
 800cd8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd8e:	e9cd 2300 	strd	r2, r3, [sp]
 800cd92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	f2c0 8150 	blt.w	800d03a <_dtoa_r+0x6e2>
 800cd9a:	f1ba 0f0e 	cmp.w	sl, #14
 800cd9e:	f300 814c 	bgt.w	800d03a <_dtoa_r+0x6e2>
 800cda2:	4b6a      	ldr	r3, [pc, #424]	; (800cf4c <_dtoa_r+0x5f4>)
 800cda4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cda8:	ed93 7b00 	vldr	d7, [r3]
 800cdac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cdb4:	f280 80d8 	bge.w	800cf68 <_dtoa_r+0x610>
 800cdb8:	f1b9 0f00 	cmp.w	r9, #0
 800cdbc:	f300 80d4 	bgt.w	800cf68 <_dtoa_r+0x610>
 800cdc0:	f040 825e 	bne.w	800d280 <_dtoa_r+0x928>
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	4b66      	ldr	r3, [pc, #408]	; (800cf60 <_dtoa_r+0x608>)
 800cdc8:	ec51 0b17 	vmov	r0, r1, d7
 800cdcc:	f7f3 fc3c 	bl	8000648 <__aeabi_dmul>
 800cdd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdd4:	f7f3 febe 	bl	8000b54 <__aeabi_dcmpge>
 800cdd8:	464f      	mov	r7, r9
 800cdda:	464e      	mov	r6, r9
 800cddc:	2800      	cmp	r0, #0
 800cdde:	f040 8234 	bne.w	800d24a <_dtoa_r+0x8f2>
 800cde2:	2331      	movs	r3, #49	; 0x31
 800cde4:	f10b 0501 	add.w	r5, fp, #1
 800cde8:	f88b 3000 	strb.w	r3, [fp]
 800cdec:	f10a 0a01 	add.w	sl, sl, #1
 800cdf0:	e22f      	b.n	800d252 <_dtoa_r+0x8fa>
 800cdf2:	07f2      	lsls	r2, r6, #31
 800cdf4:	d505      	bpl.n	800ce02 <_dtoa_r+0x4aa>
 800cdf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdfa:	f7f3 fc25 	bl	8000648 <__aeabi_dmul>
 800cdfe:	3501      	adds	r5, #1
 800ce00:	2301      	movs	r3, #1
 800ce02:	1076      	asrs	r6, r6, #1
 800ce04:	3708      	adds	r7, #8
 800ce06:	e772      	b.n	800ccee <_dtoa_r+0x396>
 800ce08:	2502      	movs	r5, #2
 800ce0a:	e774      	b.n	800ccf6 <_dtoa_r+0x39e>
 800ce0c:	f8cd a020 	str.w	sl, [sp, #32]
 800ce10:	464f      	mov	r7, r9
 800ce12:	e791      	b.n	800cd38 <_dtoa_r+0x3e0>
 800ce14:	4b4d      	ldr	r3, [pc, #308]	; (800cf4c <_dtoa_r+0x5f4>)
 800ce16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce1a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ce1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d047      	beq.n	800ceb4 <_dtoa_r+0x55c>
 800ce24:	4602      	mov	r2, r0
 800ce26:	460b      	mov	r3, r1
 800ce28:	2000      	movs	r0, #0
 800ce2a:	494e      	ldr	r1, [pc, #312]	; (800cf64 <_dtoa_r+0x60c>)
 800ce2c:	f7f3 fd36 	bl	800089c <__aeabi_ddiv>
 800ce30:	462a      	mov	r2, r5
 800ce32:	4633      	mov	r3, r6
 800ce34:	f7f3 fa50 	bl	80002d8 <__aeabi_dsub>
 800ce38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ce3c:	465d      	mov	r5, fp
 800ce3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce42:	f7f3 feb1 	bl	8000ba8 <__aeabi_d2iz>
 800ce46:	4606      	mov	r6, r0
 800ce48:	f7f3 fb94 	bl	8000574 <__aeabi_i2d>
 800ce4c:	4602      	mov	r2, r0
 800ce4e:	460b      	mov	r3, r1
 800ce50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce54:	f7f3 fa40 	bl	80002d8 <__aeabi_dsub>
 800ce58:	3630      	adds	r6, #48	; 0x30
 800ce5a:	f805 6b01 	strb.w	r6, [r5], #1
 800ce5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ce62:	e9cd 0100 	strd	r0, r1, [sp]
 800ce66:	f7f3 fe61 	bl	8000b2c <__aeabi_dcmplt>
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d163      	bne.n	800cf36 <_dtoa_r+0x5de>
 800ce6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce72:	2000      	movs	r0, #0
 800ce74:	4937      	ldr	r1, [pc, #220]	; (800cf54 <_dtoa_r+0x5fc>)
 800ce76:	f7f3 fa2f 	bl	80002d8 <__aeabi_dsub>
 800ce7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ce7e:	f7f3 fe55 	bl	8000b2c <__aeabi_dcmplt>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	f040 80b7 	bne.w	800cff6 <_dtoa_r+0x69e>
 800ce88:	eba5 030b 	sub.w	r3, r5, fp
 800ce8c:	429f      	cmp	r7, r3
 800ce8e:	f77f af7c 	ble.w	800cd8a <_dtoa_r+0x432>
 800ce92:	2200      	movs	r2, #0
 800ce94:	4b30      	ldr	r3, [pc, #192]	; (800cf58 <_dtoa_r+0x600>)
 800ce96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ce9a:	f7f3 fbd5 	bl	8000648 <__aeabi_dmul>
 800ce9e:	2200      	movs	r2, #0
 800cea0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cea4:	4b2c      	ldr	r3, [pc, #176]	; (800cf58 <_dtoa_r+0x600>)
 800cea6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ceaa:	f7f3 fbcd 	bl	8000648 <__aeabi_dmul>
 800ceae:	e9cd 0100 	strd	r0, r1, [sp]
 800ceb2:	e7c4      	b.n	800ce3e <_dtoa_r+0x4e6>
 800ceb4:	462a      	mov	r2, r5
 800ceb6:	4633      	mov	r3, r6
 800ceb8:	f7f3 fbc6 	bl	8000648 <__aeabi_dmul>
 800cebc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cec0:	eb0b 0507 	add.w	r5, fp, r7
 800cec4:	465e      	mov	r6, fp
 800cec6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ceca:	f7f3 fe6d 	bl	8000ba8 <__aeabi_d2iz>
 800cece:	4607      	mov	r7, r0
 800ced0:	f7f3 fb50 	bl	8000574 <__aeabi_i2d>
 800ced4:	3730      	adds	r7, #48	; 0x30
 800ced6:	4602      	mov	r2, r0
 800ced8:	460b      	mov	r3, r1
 800ceda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cede:	f7f3 f9fb 	bl	80002d8 <__aeabi_dsub>
 800cee2:	f806 7b01 	strb.w	r7, [r6], #1
 800cee6:	42ae      	cmp	r6, r5
 800cee8:	e9cd 0100 	strd	r0, r1, [sp]
 800ceec:	f04f 0200 	mov.w	r2, #0
 800cef0:	d126      	bne.n	800cf40 <_dtoa_r+0x5e8>
 800cef2:	4b1c      	ldr	r3, [pc, #112]	; (800cf64 <_dtoa_r+0x60c>)
 800cef4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cef8:	f7f3 f9f0 	bl	80002dc <__adddf3>
 800cefc:	4602      	mov	r2, r0
 800cefe:	460b      	mov	r3, r1
 800cf00:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf04:	f7f3 fe30 	bl	8000b68 <__aeabi_dcmpgt>
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	d174      	bne.n	800cff6 <_dtoa_r+0x69e>
 800cf0c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf10:	2000      	movs	r0, #0
 800cf12:	4914      	ldr	r1, [pc, #80]	; (800cf64 <_dtoa_r+0x60c>)
 800cf14:	f7f3 f9e0 	bl	80002d8 <__aeabi_dsub>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	460b      	mov	r3, r1
 800cf1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf20:	f7f3 fe04 	bl	8000b2c <__aeabi_dcmplt>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	f43f af30 	beq.w	800cd8a <_dtoa_r+0x432>
 800cf2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cf2e:	2b30      	cmp	r3, #48	; 0x30
 800cf30:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800cf34:	d002      	beq.n	800cf3c <_dtoa_r+0x5e4>
 800cf36:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cf3a:	e04a      	b.n	800cfd2 <_dtoa_r+0x67a>
 800cf3c:	4615      	mov	r5, r2
 800cf3e:	e7f4      	b.n	800cf2a <_dtoa_r+0x5d2>
 800cf40:	4b05      	ldr	r3, [pc, #20]	; (800cf58 <_dtoa_r+0x600>)
 800cf42:	f7f3 fb81 	bl	8000648 <__aeabi_dmul>
 800cf46:	e9cd 0100 	strd	r0, r1, [sp]
 800cf4a:	e7bc      	b.n	800cec6 <_dtoa_r+0x56e>
 800cf4c:	0800ec60 	.word	0x0800ec60
 800cf50:	0800ec38 	.word	0x0800ec38
 800cf54:	3ff00000 	.word	0x3ff00000
 800cf58:	40240000 	.word	0x40240000
 800cf5c:	401c0000 	.word	0x401c0000
 800cf60:	40140000 	.word	0x40140000
 800cf64:	3fe00000 	.word	0x3fe00000
 800cf68:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cf6c:	465d      	mov	r5, fp
 800cf6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf72:	4630      	mov	r0, r6
 800cf74:	4639      	mov	r1, r7
 800cf76:	f7f3 fc91 	bl	800089c <__aeabi_ddiv>
 800cf7a:	f7f3 fe15 	bl	8000ba8 <__aeabi_d2iz>
 800cf7e:	4680      	mov	r8, r0
 800cf80:	f7f3 faf8 	bl	8000574 <__aeabi_i2d>
 800cf84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf88:	f7f3 fb5e 	bl	8000648 <__aeabi_dmul>
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	460b      	mov	r3, r1
 800cf90:	4630      	mov	r0, r6
 800cf92:	4639      	mov	r1, r7
 800cf94:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800cf98:	f7f3 f99e 	bl	80002d8 <__aeabi_dsub>
 800cf9c:	f805 6b01 	strb.w	r6, [r5], #1
 800cfa0:	eba5 060b 	sub.w	r6, r5, fp
 800cfa4:	45b1      	cmp	r9, r6
 800cfa6:	4602      	mov	r2, r0
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	d139      	bne.n	800d020 <_dtoa_r+0x6c8>
 800cfac:	f7f3 f996 	bl	80002dc <__adddf3>
 800cfb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfb4:	4606      	mov	r6, r0
 800cfb6:	460f      	mov	r7, r1
 800cfb8:	f7f3 fdd6 	bl	8000b68 <__aeabi_dcmpgt>
 800cfbc:	b9c8      	cbnz	r0, 800cff2 <_dtoa_r+0x69a>
 800cfbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	4639      	mov	r1, r7
 800cfc6:	f7f3 fda7 	bl	8000b18 <__aeabi_dcmpeq>
 800cfca:	b110      	cbz	r0, 800cfd2 <_dtoa_r+0x67a>
 800cfcc:	f018 0f01 	tst.w	r8, #1
 800cfd0:	d10f      	bne.n	800cff2 <_dtoa_r+0x69a>
 800cfd2:	9904      	ldr	r1, [sp, #16]
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f000 fcaa 	bl	800d92e <_Bfree>
 800cfda:	2300      	movs	r3, #0
 800cfdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfde:	702b      	strb	r3, [r5, #0]
 800cfe0:	f10a 0301 	add.w	r3, sl, #1
 800cfe4:	6013      	str	r3, [r2, #0]
 800cfe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	f000 8241 	beq.w	800d470 <_dtoa_r+0xb18>
 800cfee:	601d      	str	r5, [r3, #0]
 800cff0:	e23e      	b.n	800d470 <_dtoa_r+0xb18>
 800cff2:	f8cd a020 	str.w	sl, [sp, #32]
 800cff6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cffa:	2a39      	cmp	r2, #57	; 0x39
 800cffc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d000:	d108      	bne.n	800d014 <_dtoa_r+0x6bc>
 800d002:	459b      	cmp	fp, r3
 800d004:	d10a      	bne.n	800d01c <_dtoa_r+0x6c4>
 800d006:	9b08      	ldr	r3, [sp, #32]
 800d008:	3301      	adds	r3, #1
 800d00a:	9308      	str	r3, [sp, #32]
 800d00c:	2330      	movs	r3, #48	; 0x30
 800d00e:	f88b 3000 	strb.w	r3, [fp]
 800d012:	465b      	mov	r3, fp
 800d014:	781a      	ldrb	r2, [r3, #0]
 800d016:	3201      	adds	r2, #1
 800d018:	701a      	strb	r2, [r3, #0]
 800d01a:	e78c      	b.n	800cf36 <_dtoa_r+0x5de>
 800d01c:	461d      	mov	r5, r3
 800d01e:	e7ea      	b.n	800cff6 <_dtoa_r+0x69e>
 800d020:	2200      	movs	r2, #0
 800d022:	4b9b      	ldr	r3, [pc, #620]	; (800d290 <_dtoa_r+0x938>)
 800d024:	f7f3 fb10 	bl	8000648 <__aeabi_dmul>
 800d028:	2200      	movs	r2, #0
 800d02a:	2300      	movs	r3, #0
 800d02c:	4606      	mov	r6, r0
 800d02e:	460f      	mov	r7, r1
 800d030:	f7f3 fd72 	bl	8000b18 <__aeabi_dcmpeq>
 800d034:	2800      	cmp	r0, #0
 800d036:	d09a      	beq.n	800cf6e <_dtoa_r+0x616>
 800d038:	e7cb      	b.n	800cfd2 <_dtoa_r+0x67a>
 800d03a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d03c:	2a00      	cmp	r2, #0
 800d03e:	f000 808b 	beq.w	800d158 <_dtoa_r+0x800>
 800d042:	9a06      	ldr	r2, [sp, #24]
 800d044:	2a01      	cmp	r2, #1
 800d046:	dc6e      	bgt.n	800d126 <_dtoa_r+0x7ce>
 800d048:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d04a:	2a00      	cmp	r2, #0
 800d04c:	d067      	beq.n	800d11e <_dtoa_r+0x7c6>
 800d04e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d052:	9f07      	ldr	r7, [sp, #28]
 800d054:	9d05      	ldr	r5, [sp, #20]
 800d056:	9a05      	ldr	r2, [sp, #20]
 800d058:	2101      	movs	r1, #1
 800d05a:	441a      	add	r2, r3
 800d05c:	4620      	mov	r0, r4
 800d05e:	9205      	str	r2, [sp, #20]
 800d060:	4498      	add	r8, r3
 800d062:	f000 fd04 	bl	800da6e <__i2b>
 800d066:	4606      	mov	r6, r0
 800d068:	2d00      	cmp	r5, #0
 800d06a:	dd0c      	ble.n	800d086 <_dtoa_r+0x72e>
 800d06c:	f1b8 0f00 	cmp.w	r8, #0
 800d070:	dd09      	ble.n	800d086 <_dtoa_r+0x72e>
 800d072:	4545      	cmp	r5, r8
 800d074:	9a05      	ldr	r2, [sp, #20]
 800d076:	462b      	mov	r3, r5
 800d078:	bfa8      	it	ge
 800d07a:	4643      	movge	r3, r8
 800d07c:	1ad2      	subs	r2, r2, r3
 800d07e:	9205      	str	r2, [sp, #20]
 800d080:	1aed      	subs	r5, r5, r3
 800d082:	eba8 0803 	sub.w	r8, r8, r3
 800d086:	9b07      	ldr	r3, [sp, #28]
 800d088:	b1eb      	cbz	r3, 800d0c6 <_dtoa_r+0x76e>
 800d08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d067      	beq.n	800d160 <_dtoa_r+0x808>
 800d090:	b18f      	cbz	r7, 800d0b6 <_dtoa_r+0x75e>
 800d092:	4631      	mov	r1, r6
 800d094:	463a      	mov	r2, r7
 800d096:	4620      	mov	r0, r4
 800d098:	f000 fd88 	bl	800dbac <__pow5mult>
 800d09c:	9a04      	ldr	r2, [sp, #16]
 800d09e:	4601      	mov	r1, r0
 800d0a0:	4606      	mov	r6, r0
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	f000 fcec 	bl	800da80 <__multiply>
 800d0a8:	9904      	ldr	r1, [sp, #16]
 800d0aa:	9008      	str	r0, [sp, #32]
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f000 fc3e 	bl	800d92e <_Bfree>
 800d0b2:	9b08      	ldr	r3, [sp, #32]
 800d0b4:	9304      	str	r3, [sp, #16]
 800d0b6:	9b07      	ldr	r3, [sp, #28]
 800d0b8:	1bda      	subs	r2, r3, r7
 800d0ba:	d004      	beq.n	800d0c6 <_dtoa_r+0x76e>
 800d0bc:	9904      	ldr	r1, [sp, #16]
 800d0be:	4620      	mov	r0, r4
 800d0c0:	f000 fd74 	bl	800dbac <__pow5mult>
 800d0c4:	9004      	str	r0, [sp, #16]
 800d0c6:	2101      	movs	r1, #1
 800d0c8:	4620      	mov	r0, r4
 800d0ca:	f000 fcd0 	bl	800da6e <__i2b>
 800d0ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0d0:	4607      	mov	r7, r0
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	f000 81d0 	beq.w	800d478 <_dtoa_r+0xb20>
 800d0d8:	461a      	mov	r2, r3
 800d0da:	4601      	mov	r1, r0
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f000 fd65 	bl	800dbac <__pow5mult>
 800d0e2:	9b06      	ldr	r3, [sp, #24]
 800d0e4:	2b01      	cmp	r3, #1
 800d0e6:	4607      	mov	r7, r0
 800d0e8:	dc40      	bgt.n	800d16c <_dtoa_r+0x814>
 800d0ea:	9b00      	ldr	r3, [sp, #0]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d139      	bne.n	800d164 <_dtoa_r+0x80c>
 800d0f0:	9b01      	ldr	r3, [sp, #4]
 800d0f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d136      	bne.n	800d168 <_dtoa_r+0x810>
 800d0fa:	9b01      	ldr	r3, [sp, #4]
 800d0fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d100:	0d1b      	lsrs	r3, r3, #20
 800d102:	051b      	lsls	r3, r3, #20
 800d104:	b12b      	cbz	r3, 800d112 <_dtoa_r+0x7ba>
 800d106:	9b05      	ldr	r3, [sp, #20]
 800d108:	3301      	adds	r3, #1
 800d10a:	9305      	str	r3, [sp, #20]
 800d10c:	f108 0801 	add.w	r8, r8, #1
 800d110:	2301      	movs	r3, #1
 800d112:	9307      	str	r3, [sp, #28]
 800d114:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d116:	2b00      	cmp	r3, #0
 800d118:	d12a      	bne.n	800d170 <_dtoa_r+0x818>
 800d11a:	2001      	movs	r0, #1
 800d11c:	e030      	b.n	800d180 <_dtoa_r+0x828>
 800d11e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d120:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d124:	e795      	b.n	800d052 <_dtoa_r+0x6fa>
 800d126:	9b07      	ldr	r3, [sp, #28]
 800d128:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d12c:	42bb      	cmp	r3, r7
 800d12e:	bfbf      	itttt	lt
 800d130:	9b07      	ldrlt	r3, [sp, #28]
 800d132:	9707      	strlt	r7, [sp, #28]
 800d134:	1afa      	sublt	r2, r7, r3
 800d136:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d138:	bfbb      	ittet	lt
 800d13a:	189b      	addlt	r3, r3, r2
 800d13c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d13e:	1bdf      	subge	r7, r3, r7
 800d140:	2700      	movlt	r7, #0
 800d142:	f1b9 0f00 	cmp.w	r9, #0
 800d146:	bfb5      	itete	lt
 800d148:	9b05      	ldrlt	r3, [sp, #20]
 800d14a:	9d05      	ldrge	r5, [sp, #20]
 800d14c:	eba3 0509 	sublt.w	r5, r3, r9
 800d150:	464b      	movge	r3, r9
 800d152:	bfb8      	it	lt
 800d154:	2300      	movlt	r3, #0
 800d156:	e77e      	b.n	800d056 <_dtoa_r+0x6fe>
 800d158:	9f07      	ldr	r7, [sp, #28]
 800d15a:	9d05      	ldr	r5, [sp, #20]
 800d15c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d15e:	e783      	b.n	800d068 <_dtoa_r+0x710>
 800d160:	9a07      	ldr	r2, [sp, #28]
 800d162:	e7ab      	b.n	800d0bc <_dtoa_r+0x764>
 800d164:	2300      	movs	r3, #0
 800d166:	e7d4      	b.n	800d112 <_dtoa_r+0x7ba>
 800d168:	9b00      	ldr	r3, [sp, #0]
 800d16a:	e7d2      	b.n	800d112 <_dtoa_r+0x7ba>
 800d16c:	2300      	movs	r3, #0
 800d16e:	9307      	str	r3, [sp, #28]
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d176:	6918      	ldr	r0, [r3, #16]
 800d178:	f000 fc2b 	bl	800d9d2 <__hi0bits>
 800d17c:	f1c0 0020 	rsb	r0, r0, #32
 800d180:	4440      	add	r0, r8
 800d182:	f010 001f 	ands.w	r0, r0, #31
 800d186:	d047      	beq.n	800d218 <_dtoa_r+0x8c0>
 800d188:	f1c0 0320 	rsb	r3, r0, #32
 800d18c:	2b04      	cmp	r3, #4
 800d18e:	dd3b      	ble.n	800d208 <_dtoa_r+0x8b0>
 800d190:	9b05      	ldr	r3, [sp, #20]
 800d192:	f1c0 001c 	rsb	r0, r0, #28
 800d196:	4403      	add	r3, r0
 800d198:	9305      	str	r3, [sp, #20]
 800d19a:	4405      	add	r5, r0
 800d19c:	4480      	add	r8, r0
 800d19e:	9b05      	ldr	r3, [sp, #20]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	dd05      	ble.n	800d1b0 <_dtoa_r+0x858>
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	9904      	ldr	r1, [sp, #16]
 800d1a8:	4620      	mov	r0, r4
 800d1aa:	f000 fd4d 	bl	800dc48 <__lshift>
 800d1ae:	9004      	str	r0, [sp, #16]
 800d1b0:	f1b8 0f00 	cmp.w	r8, #0
 800d1b4:	dd05      	ble.n	800d1c2 <_dtoa_r+0x86a>
 800d1b6:	4639      	mov	r1, r7
 800d1b8:	4642      	mov	r2, r8
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	f000 fd44 	bl	800dc48 <__lshift>
 800d1c0:	4607      	mov	r7, r0
 800d1c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1c4:	b353      	cbz	r3, 800d21c <_dtoa_r+0x8c4>
 800d1c6:	4639      	mov	r1, r7
 800d1c8:	9804      	ldr	r0, [sp, #16]
 800d1ca:	f000 fd91 	bl	800dcf0 <__mcmp>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	da24      	bge.n	800d21c <_dtoa_r+0x8c4>
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	220a      	movs	r2, #10
 800d1d6:	9904      	ldr	r1, [sp, #16]
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f000 fbbf 	bl	800d95c <__multadd>
 800d1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1e0:	9004      	str	r0, [sp, #16]
 800d1e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	f000 814d 	beq.w	800d486 <_dtoa_r+0xb2e>
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	4631      	mov	r1, r6
 800d1f0:	220a      	movs	r2, #10
 800d1f2:	4620      	mov	r0, r4
 800d1f4:	f000 fbb2 	bl	800d95c <__multadd>
 800d1f8:	9b02      	ldr	r3, [sp, #8]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	4606      	mov	r6, r0
 800d1fe:	dc4f      	bgt.n	800d2a0 <_dtoa_r+0x948>
 800d200:	9b06      	ldr	r3, [sp, #24]
 800d202:	2b02      	cmp	r3, #2
 800d204:	dd4c      	ble.n	800d2a0 <_dtoa_r+0x948>
 800d206:	e011      	b.n	800d22c <_dtoa_r+0x8d4>
 800d208:	d0c9      	beq.n	800d19e <_dtoa_r+0x846>
 800d20a:	9a05      	ldr	r2, [sp, #20]
 800d20c:	331c      	adds	r3, #28
 800d20e:	441a      	add	r2, r3
 800d210:	9205      	str	r2, [sp, #20]
 800d212:	441d      	add	r5, r3
 800d214:	4498      	add	r8, r3
 800d216:	e7c2      	b.n	800d19e <_dtoa_r+0x846>
 800d218:	4603      	mov	r3, r0
 800d21a:	e7f6      	b.n	800d20a <_dtoa_r+0x8b2>
 800d21c:	f1b9 0f00 	cmp.w	r9, #0
 800d220:	dc38      	bgt.n	800d294 <_dtoa_r+0x93c>
 800d222:	9b06      	ldr	r3, [sp, #24]
 800d224:	2b02      	cmp	r3, #2
 800d226:	dd35      	ble.n	800d294 <_dtoa_r+0x93c>
 800d228:	f8cd 9008 	str.w	r9, [sp, #8]
 800d22c:	9b02      	ldr	r3, [sp, #8]
 800d22e:	b963      	cbnz	r3, 800d24a <_dtoa_r+0x8f2>
 800d230:	4639      	mov	r1, r7
 800d232:	2205      	movs	r2, #5
 800d234:	4620      	mov	r0, r4
 800d236:	f000 fb91 	bl	800d95c <__multadd>
 800d23a:	4601      	mov	r1, r0
 800d23c:	4607      	mov	r7, r0
 800d23e:	9804      	ldr	r0, [sp, #16]
 800d240:	f000 fd56 	bl	800dcf0 <__mcmp>
 800d244:	2800      	cmp	r0, #0
 800d246:	f73f adcc 	bgt.w	800cde2 <_dtoa_r+0x48a>
 800d24a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d24c:	465d      	mov	r5, fp
 800d24e:	ea6f 0a03 	mvn.w	sl, r3
 800d252:	f04f 0900 	mov.w	r9, #0
 800d256:	4639      	mov	r1, r7
 800d258:	4620      	mov	r0, r4
 800d25a:	f000 fb68 	bl	800d92e <_Bfree>
 800d25e:	2e00      	cmp	r6, #0
 800d260:	f43f aeb7 	beq.w	800cfd2 <_dtoa_r+0x67a>
 800d264:	f1b9 0f00 	cmp.w	r9, #0
 800d268:	d005      	beq.n	800d276 <_dtoa_r+0x91e>
 800d26a:	45b1      	cmp	r9, r6
 800d26c:	d003      	beq.n	800d276 <_dtoa_r+0x91e>
 800d26e:	4649      	mov	r1, r9
 800d270:	4620      	mov	r0, r4
 800d272:	f000 fb5c 	bl	800d92e <_Bfree>
 800d276:	4631      	mov	r1, r6
 800d278:	4620      	mov	r0, r4
 800d27a:	f000 fb58 	bl	800d92e <_Bfree>
 800d27e:	e6a8      	b.n	800cfd2 <_dtoa_r+0x67a>
 800d280:	2700      	movs	r7, #0
 800d282:	463e      	mov	r6, r7
 800d284:	e7e1      	b.n	800d24a <_dtoa_r+0x8f2>
 800d286:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d28a:	463e      	mov	r6, r7
 800d28c:	e5a9      	b.n	800cde2 <_dtoa_r+0x48a>
 800d28e:	bf00      	nop
 800d290:	40240000 	.word	0x40240000
 800d294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d296:	f8cd 9008 	str.w	r9, [sp, #8]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	f000 80fa 	beq.w	800d494 <_dtoa_r+0xb3c>
 800d2a0:	2d00      	cmp	r5, #0
 800d2a2:	dd05      	ble.n	800d2b0 <_dtoa_r+0x958>
 800d2a4:	4631      	mov	r1, r6
 800d2a6:	462a      	mov	r2, r5
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f000 fccd 	bl	800dc48 <__lshift>
 800d2ae:	4606      	mov	r6, r0
 800d2b0:	9b07      	ldr	r3, [sp, #28]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d04c      	beq.n	800d350 <_dtoa_r+0x9f8>
 800d2b6:	6871      	ldr	r1, [r6, #4]
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	f000 fb04 	bl	800d8c6 <_Balloc>
 800d2be:	6932      	ldr	r2, [r6, #16]
 800d2c0:	3202      	adds	r2, #2
 800d2c2:	4605      	mov	r5, r0
 800d2c4:	0092      	lsls	r2, r2, #2
 800d2c6:	f106 010c 	add.w	r1, r6, #12
 800d2ca:	300c      	adds	r0, #12
 800d2cc:	f000 faf0 	bl	800d8b0 <memcpy>
 800d2d0:	2201      	movs	r2, #1
 800d2d2:	4629      	mov	r1, r5
 800d2d4:	4620      	mov	r0, r4
 800d2d6:	f000 fcb7 	bl	800dc48 <__lshift>
 800d2da:	9b00      	ldr	r3, [sp, #0]
 800d2dc:	f8cd b014 	str.w	fp, [sp, #20]
 800d2e0:	f003 0301 	and.w	r3, r3, #1
 800d2e4:	46b1      	mov	r9, r6
 800d2e6:	9307      	str	r3, [sp, #28]
 800d2e8:	4606      	mov	r6, r0
 800d2ea:	4639      	mov	r1, r7
 800d2ec:	9804      	ldr	r0, [sp, #16]
 800d2ee:	f7ff faa5 	bl	800c83c <quorem>
 800d2f2:	4649      	mov	r1, r9
 800d2f4:	4605      	mov	r5, r0
 800d2f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d2fa:	9804      	ldr	r0, [sp, #16]
 800d2fc:	f000 fcf8 	bl	800dcf0 <__mcmp>
 800d300:	4632      	mov	r2, r6
 800d302:	9000      	str	r0, [sp, #0]
 800d304:	4639      	mov	r1, r7
 800d306:	4620      	mov	r0, r4
 800d308:	f000 fd0c 	bl	800dd24 <__mdiff>
 800d30c:	68c3      	ldr	r3, [r0, #12]
 800d30e:	4602      	mov	r2, r0
 800d310:	bb03      	cbnz	r3, 800d354 <_dtoa_r+0x9fc>
 800d312:	4601      	mov	r1, r0
 800d314:	9008      	str	r0, [sp, #32]
 800d316:	9804      	ldr	r0, [sp, #16]
 800d318:	f000 fcea 	bl	800dcf0 <__mcmp>
 800d31c:	9a08      	ldr	r2, [sp, #32]
 800d31e:	4603      	mov	r3, r0
 800d320:	4611      	mov	r1, r2
 800d322:	4620      	mov	r0, r4
 800d324:	9308      	str	r3, [sp, #32]
 800d326:	f000 fb02 	bl	800d92e <_Bfree>
 800d32a:	9b08      	ldr	r3, [sp, #32]
 800d32c:	b9a3      	cbnz	r3, 800d358 <_dtoa_r+0xa00>
 800d32e:	9a06      	ldr	r2, [sp, #24]
 800d330:	b992      	cbnz	r2, 800d358 <_dtoa_r+0xa00>
 800d332:	9a07      	ldr	r2, [sp, #28]
 800d334:	b982      	cbnz	r2, 800d358 <_dtoa_r+0xa00>
 800d336:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d33a:	d029      	beq.n	800d390 <_dtoa_r+0xa38>
 800d33c:	9b00      	ldr	r3, [sp, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	dd01      	ble.n	800d346 <_dtoa_r+0x9ee>
 800d342:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d346:	9b05      	ldr	r3, [sp, #20]
 800d348:	1c5d      	adds	r5, r3, #1
 800d34a:	f883 8000 	strb.w	r8, [r3]
 800d34e:	e782      	b.n	800d256 <_dtoa_r+0x8fe>
 800d350:	4630      	mov	r0, r6
 800d352:	e7c2      	b.n	800d2da <_dtoa_r+0x982>
 800d354:	2301      	movs	r3, #1
 800d356:	e7e3      	b.n	800d320 <_dtoa_r+0x9c8>
 800d358:	9a00      	ldr	r2, [sp, #0]
 800d35a:	2a00      	cmp	r2, #0
 800d35c:	db04      	blt.n	800d368 <_dtoa_r+0xa10>
 800d35e:	d125      	bne.n	800d3ac <_dtoa_r+0xa54>
 800d360:	9a06      	ldr	r2, [sp, #24]
 800d362:	bb1a      	cbnz	r2, 800d3ac <_dtoa_r+0xa54>
 800d364:	9a07      	ldr	r2, [sp, #28]
 800d366:	bb0a      	cbnz	r2, 800d3ac <_dtoa_r+0xa54>
 800d368:	2b00      	cmp	r3, #0
 800d36a:	ddec      	ble.n	800d346 <_dtoa_r+0x9ee>
 800d36c:	2201      	movs	r2, #1
 800d36e:	9904      	ldr	r1, [sp, #16]
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fc69 	bl	800dc48 <__lshift>
 800d376:	4639      	mov	r1, r7
 800d378:	9004      	str	r0, [sp, #16]
 800d37a:	f000 fcb9 	bl	800dcf0 <__mcmp>
 800d37e:	2800      	cmp	r0, #0
 800d380:	dc03      	bgt.n	800d38a <_dtoa_r+0xa32>
 800d382:	d1e0      	bne.n	800d346 <_dtoa_r+0x9ee>
 800d384:	f018 0f01 	tst.w	r8, #1
 800d388:	d0dd      	beq.n	800d346 <_dtoa_r+0x9ee>
 800d38a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d38e:	d1d8      	bne.n	800d342 <_dtoa_r+0x9ea>
 800d390:	9b05      	ldr	r3, [sp, #20]
 800d392:	9a05      	ldr	r2, [sp, #20]
 800d394:	1c5d      	adds	r5, r3, #1
 800d396:	2339      	movs	r3, #57	; 0x39
 800d398:	7013      	strb	r3, [r2, #0]
 800d39a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d39e:	2b39      	cmp	r3, #57	; 0x39
 800d3a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d3a4:	d04f      	beq.n	800d446 <_dtoa_r+0xaee>
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	7013      	strb	r3, [r2, #0]
 800d3aa:	e754      	b.n	800d256 <_dtoa_r+0x8fe>
 800d3ac:	9a05      	ldr	r2, [sp, #20]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	f102 0501 	add.w	r5, r2, #1
 800d3b4:	dd06      	ble.n	800d3c4 <_dtoa_r+0xa6c>
 800d3b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d3ba:	d0e9      	beq.n	800d390 <_dtoa_r+0xa38>
 800d3bc:	f108 0801 	add.w	r8, r8, #1
 800d3c0:	9b05      	ldr	r3, [sp, #20]
 800d3c2:	e7c2      	b.n	800d34a <_dtoa_r+0x9f2>
 800d3c4:	9a02      	ldr	r2, [sp, #8]
 800d3c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d3ca:	eba5 030b 	sub.w	r3, r5, fp
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d021      	beq.n	800d416 <_dtoa_r+0xabe>
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	220a      	movs	r2, #10
 800d3d6:	9904      	ldr	r1, [sp, #16]
 800d3d8:	4620      	mov	r0, r4
 800d3da:	f000 fabf 	bl	800d95c <__multadd>
 800d3de:	45b1      	cmp	r9, r6
 800d3e0:	9004      	str	r0, [sp, #16]
 800d3e2:	f04f 0300 	mov.w	r3, #0
 800d3e6:	f04f 020a 	mov.w	r2, #10
 800d3ea:	4649      	mov	r1, r9
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	d105      	bne.n	800d3fc <_dtoa_r+0xaa4>
 800d3f0:	f000 fab4 	bl	800d95c <__multadd>
 800d3f4:	4681      	mov	r9, r0
 800d3f6:	4606      	mov	r6, r0
 800d3f8:	9505      	str	r5, [sp, #20]
 800d3fa:	e776      	b.n	800d2ea <_dtoa_r+0x992>
 800d3fc:	f000 faae 	bl	800d95c <__multadd>
 800d400:	4631      	mov	r1, r6
 800d402:	4681      	mov	r9, r0
 800d404:	2300      	movs	r3, #0
 800d406:	220a      	movs	r2, #10
 800d408:	4620      	mov	r0, r4
 800d40a:	f000 faa7 	bl	800d95c <__multadd>
 800d40e:	4606      	mov	r6, r0
 800d410:	e7f2      	b.n	800d3f8 <_dtoa_r+0xaa0>
 800d412:	f04f 0900 	mov.w	r9, #0
 800d416:	2201      	movs	r2, #1
 800d418:	9904      	ldr	r1, [sp, #16]
 800d41a:	4620      	mov	r0, r4
 800d41c:	f000 fc14 	bl	800dc48 <__lshift>
 800d420:	4639      	mov	r1, r7
 800d422:	9004      	str	r0, [sp, #16]
 800d424:	f000 fc64 	bl	800dcf0 <__mcmp>
 800d428:	2800      	cmp	r0, #0
 800d42a:	dcb6      	bgt.n	800d39a <_dtoa_r+0xa42>
 800d42c:	d102      	bne.n	800d434 <_dtoa_r+0xadc>
 800d42e:	f018 0f01 	tst.w	r8, #1
 800d432:	d1b2      	bne.n	800d39a <_dtoa_r+0xa42>
 800d434:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d438:	2b30      	cmp	r3, #48	; 0x30
 800d43a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d43e:	f47f af0a 	bne.w	800d256 <_dtoa_r+0x8fe>
 800d442:	4615      	mov	r5, r2
 800d444:	e7f6      	b.n	800d434 <_dtoa_r+0xadc>
 800d446:	4593      	cmp	fp, r2
 800d448:	d105      	bne.n	800d456 <_dtoa_r+0xafe>
 800d44a:	2331      	movs	r3, #49	; 0x31
 800d44c:	f10a 0a01 	add.w	sl, sl, #1
 800d450:	f88b 3000 	strb.w	r3, [fp]
 800d454:	e6ff      	b.n	800d256 <_dtoa_r+0x8fe>
 800d456:	4615      	mov	r5, r2
 800d458:	e79f      	b.n	800d39a <_dtoa_r+0xa42>
 800d45a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d4c0 <_dtoa_r+0xb68>
 800d45e:	e007      	b.n	800d470 <_dtoa_r+0xb18>
 800d460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d462:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d4c4 <_dtoa_r+0xb6c>
 800d466:	b11b      	cbz	r3, 800d470 <_dtoa_r+0xb18>
 800d468:	f10b 0308 	add.w	r3, fp, #8
 800d46c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d46e:	6013      	str	r3, [r2, #0]
 800d470:	4658      	mov	r0, fp
 800d472:	b017      	add	sp, #92	; 0x5c
 800d474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d478:	9b06      	ldr	r3, [sp, #24]
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	f77f ae35 	ble.w	800d0ea <_dtoa_r+0x792>
 800d480:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d482:	9307      	str	r3, [sp, #28]
 800d484:	e649      	b.n	800d11a <_dtoa_r+0x7c2>
 800d486:	9b02      	ldr	r3, [sp, #8]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	dc03      	bgt.n	800d494 <_dtoa_r+0xb3c>
 800d48c:	9b06      	ldr	r3, [sp, #24]
 800d48e:	2b02      	cmp	r3, #2
 800d490:	f73f aecc 	bgt.w	800d22c <_dtoa_r+0x8d4>
 800d494:	465d      	mov	r5, fp
 800d496:	4639      	mov	r1, r7
 800d498:	9804      	ldr	r0, [sp, #16]
 800d49a:	f7ff f9cf 	bl	800c83c <quorem>
 800d49e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d4a2:	f805 8b01 	strb.w	r8, [r5], #1
 800d4a6:	9a02      	ldr	r2, [sp, #8]
 800d4a8:	eba5 030b 	sub.w	r3, r5, fp
 800d4ac:	429a      	cmp	r2, r3
 800d4ae:	ddb0      	ble.n	800d412 <_dtoa_r+0xaba>
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	220a      	movs	r2, #10
 800d4b4:	9904      	ldr	r1, [sp, #16]
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	f000 fa50 	bl	800d95c <__multadd>
 800d4bc:	9004      	str	r0, [sp, #16]
 800d4be:	e7ea      	b.n	800d496 <_dtoa_r+0xb3e>
 800d4c0:	0800eba4 	.word	0x0800eba4
 800d4c4:	0800ebc8 	.word	0x0800ebc8

0800d4c8 <__sflush_r>:
 800d4c8:	898a      	ldrh	r2, [r1, #12]
 800d4ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4ce:	4605      	mov	r5, r0
 800d4d0:	0710      	lsls	r0, r2, #28
 800d4d2:	460c      	mov	r4, r1
 800d4d4:	d458      	bmi.n	800d588 <__sflush_r+0xc0>
 800d4d6:	684b      	ldr	r3, [r1, #4]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	dc05      	bgt.n	800d4e8 <__sflush_r+0x20>
 800d4dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	dc02      	bgt.n	800d4e8 <__sflush_r+0x20>
 800d4e2:	2000      	movs	r0, #0
 800d4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d4ea:	2e00      	cmp	r6, #0
 800d4ec:	d0f9      	beq.n	800d4e2 <__sflush_r+0x1a>
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d4f4:	682f      	ldr	r7, [r5, #0]
 800d4f6:	6a21      	ldr	r1, [r4, #32]
 800d4f8:	602b      	str	r3, [r5, #0]
 800d4fa:	d032      	beq.n	800d562 <__sflush_r+0x9a>
 800d4fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d4fe:	89a3      	ldrh	r3, [r4, #12]
 800d500:	075a      	lsls	r2, r3, #29
 800d502:	d505      	bpl.n	800d510 <__sflush_r+0x48>
 800d504:	6863      	ldr	r3, [r4, #4]
 800d506:	1ac0      	subs	r0, r0, r3
 800d508:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d50a:	b10b      	cbz	r3, 800d510 <__sflush_r+0x48>
 800d50c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d50e:	1ac0      	subs	r0, r0, r3
 800d510:	2300      	movs	r3, #0
 800d512:	4602      	mov	r2, r0
 800d514:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d516:	6a21      	ldr	r1, [r4, #32]
 800d518:	4628      	mov	r0, r5
 800d51a:	47b0      	blx	r6
 800d51c:	1c43      	adds	r3, r0, #1
 800d51e:	89a3      	ldrh	r3, [r4, #12]
 800d520:	d106      	bne.n	800d530 <__sflush_r+0x68>
 800d522:	6829      	ldr	r1, [r5, #0]
 800d524:	291d      	cmp	r1, #29
 800d526:	d848      	bhi.n	800d5ba <__sflush_r+0xf2>
 800d528:	4a29      	ldr	r2, [pc, #164]	; (800d5d0 <__sflush_r+0x108>)
 800d52a:	40ca      	lsrs	r2, r1
 800d52c:	07d6      	lsls	r6, r2, #31
 800d52e:	d544      	bpl.n	800d5ba <__sflush_r+0xf2>
 800d530:	2200      	movs	r2, #0
 800d532:	6062      	str	r2, [r4, #4]
 800d534:	04d9      	lsls	r1, r3, #19
 800d536:	6922      	ldr	r2, [r4, #16]
 800d538:	6022      	str	r2, [r4, #0]
 800d53a:	d504      	bpl.n	800d546 <__sflush_r+0x7e>
 800d53c:	1c42      	adds	r2, r0, #1
 800d53e:	d101      	bne.n	800d544 <__sflush_r+0x7c>
 800d540:	682b      	ldr	r3, [r5, #0]
 800d542:	b903      	cbnz	r3, 800d546 <__sflush_r+0x7e>
 800d544:	6560      	str	r0, [r4, #84]	; 0x54
 800d546:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d548:	602f      	str	r7, [r5, #0]
 800d54a:	2900      	cmp	r1, #0
 800d54c:	d0c9      	beq.n	800d4e2 <__sflush_r+0x1a>
 800d54e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d552:	4299      	cmp	r1, r3
 800d554:	d002      	beq.n	800d55c <__sflush_r+0x94>
 800d556:	4628      	mov	r0, r5
 800d558:	f000 fc9e 	bl	800de98 <_free_r>
 800d55c:	2000      	movs	r0, #0
 800d55e:	6360      	str	r0, [r4, #52]	; 0x34
 800d560:	e7c0      	b.n	800d4e4 <__sflush_r+0x1c>
 800d562:	2301      	movs	r3, #1
 800d564:	4628      	mov	r0, r5
 800d566:	47b0      	blx	r6
 800d568:	1c41      	adds	r1, r0, #1
 800d56a:	d1c8      	bne.n	800d4fe <__sflush_r+0x36>
 800d56c:	682b      	ldr	r3, [r5, #0]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d0c5      	beq.n	800d4fe <__sflush_r+0x36>
 800d572:	2b1d      	cmp	r3, #29
 800d574:	d001      	beq.n	800d57a <__sflush_r+0xb2>
 800d576:	2b16      	cmp	r3, #22
 800d578:	d101      	bne.n	800d57e <__sflush_r+0xb6>
 800d57a:	602f      	str	r7, [r5, #0]
 800d57c:	e7b1      	b.n	800d4e2 <__sflush_r+0x1a>
 800d57e:	89a3      	ldrh	r3, [r4, #12]
 800d580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d584:	81a3      	strh	r3, [r4, #12]
 800d586:	e7ad      	b.n	800d4e4 <__sflush_r+0x1c>
 800d588:	690f      	ldr	r7, [r1, #16]
 800d58a:	2f00      	cmp	r7, #0
 800d58c:	d0a9      	beq.n	800d4e2 <__sflush_r+0x1a>
 800d58e:	0793      	lsls	r3, r2, #30
 800d590:	680e      	ldr	r6, [r1, #0]
 800d592:	bf08      	it	eq
 800d594:	694b      	ldreq	r3, [r1, #20]
 800d596:	600f      	str	r7, [r1, #0]
 800d598:	bf18      	it	ne
 800d59a:	2300      	movne	r3, #0
 800d59c:	eba6 0807 	sub.w	r8, r6, r7
 800d5a0:	608b      	str	r3, [r1, #8]
 800d5a2:	f1b8 0f00 	cmp.w	r8, #0
 800d5a6:	dd9c      	ble.n	800d4e2 <__sflush_r+0x1a>
 800d5a8:	4643      	mov	r3, r8
 800d5aa:	463a      	mov	r2, r7
 800d5ac:	6a21      	ldr	r1, [r4, #32]
 800d5ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	47b0      	blx	r6
 800d5b4:	2800      	cmp	r0, #0
 800d5b6:	dc06      	bgt.n	800d5c6 <__sflush_r+0xfe>
 800d5b8:	89a3      	ldrh	r3, [r4, #12]
 800d5ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5be:	81a3      	strh	r3, [r4, #12]
 800d5c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5c4:	e78e      	b.n	800d4e4 <__sflush_r+0x1c>
 800d5c6:	4407      	add	r7, r0
 800d5c8:	eba8 0800 	sub.w	r8, r8, r0
 800d5cc:	e7e9      	b.n	800d5a2 <__sflush_r+0xda>
 800d5ce:	bf00      	nop
 800d5d0:	20400001 	.word	0x20400001

0800d5d4 <_fflush_r>:
 800d5d4:	b538      	push	{r3, r4, r5, lr}
 800d5d6:	690b      	ldr	r3, [r1, #16]
 800d5d8:	4605      	mov	r5, r0
 800d5da:	460c      	mov	r4, r1
 800d5dc:	b1db      	cbz	r3, 800d616 <_fflush_r+0x42>
 800d5de:	b118      	cbz	r0, 800d5e8 <_fflush_r+0x14>
 800d5e0:	6983      	ldr	r3, [r0, #24]
 800d5e2:	b90b      	cbnz	r3, 800d5e8 <_fflush_r+0x14>
 800d5e4:	f000 f860 	bl	800d6a8 <__sinit>
 800d5e8:	4b0c      	ldr	r3, [pc, #48]	; (800d61c <_fflush_r+0x48>)
 800d5ea:	429c      	cmp	r4, r3
 800d5ec:	d109      	bne.n	800d602 <_fflush_r+0x2e>
 800d5ee:	686c      	ldr	r4, [r5, #4]
 800d5f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5f4:	b17b      	cbz	r3, 800d616 <_fflush_r+0x42>
 800d5f6:	4621      	mov	r1, r4
 800d5f8:	4628      	mov	r0, r5
 800d5fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5fe:	f7ff bf63 	b.w	800d4c8 <__sflush_r>
 800d602:	4b07      	ldr	r3, [pc, #28]	; (800d620 <_fflush_r+0x4c>)
 800d604:	429c      	cmp	r4, r3
 800d606:	d101      	bne.n	800d60c <_fflush_r+0x38>
 800d608:	68ac      	ldr	r4, [r5, #8]
 800d60a:	e7f1      	b.n	800d5f0 <_fflush_r+0x1c>
 800d60c:	4b05      	ldr	r3, [pc, #20]	; (800d624 <_fflush_r+0x50>)
 800d60e:	429c      	cmp	r4, r3
 800d610:	bf08      	it	eq
 800d612:	68ec      	ldreq	r4, [r5, #12]
 800d614:	e7ec      	b.n	800d5f0 <_fflush_r+0x1c>
 800d616:	2000      	movs	r0, #0
 800d618:	bd38      	pop	{r3, r4, r5, pc}
 800d61a:	bf00      	nop
 800d61c:	0800ebf8 	.word	0x0800ebf8
 800d620:	0800ec18 	.word	0x0800ec18
 800d624:	0800ebd8 	.word	0x0800ebd8

0800d628 <std>:
 800d628:	2300      	movs	r3, #0
 800d62a:	b510      	push	{r4, lr}
 800d62c:	4604      	mov	r4, r0
 800d62e:	e9c0 3300 	strd	r3, r3, [r0]
 800d632:	6083      	str	r3, [r0, #8]
 800d634:	8181      	strh	r1, [r0, #12]
 800d636:	6643      	str	r3, [r0, #100]	; 0x64
 800d638:	81c2      	strh	r2, [r0, #14]
 800d63a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d63e:	6183      	str	r3, [r0, #24]
 800d640:	4619      	mov	r1, r3
 800d642:	2208      	movs	r2, #8
 800d644:	305c      	adds	r0, #92	; 0x5c
 800d646:	f7fe fb2d 	bl	800bca4 <memset>
 800d64a:	4b05      	ldr	r3, [pc, #20]	; (800d660 <std+0x38>)
 800d64c:	6263      	str	r3, [r4, #36]	; 0x24
 800d64e:	4b05      	ldr	r3, [pc, #20]	; (800d664 <std+0x3c>)
 800d650:	62a3      	str	r3, [r4, #40]	; 0x28
 800d652:	4b05      	ldr	r3, [pc, #20]	; (800d668 <std+0x40>)
 800d654:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d656:	4b05      	ldr	r3, [pc, #20]	; (800d66c <std+0x44>)
 800d658:	6224      	str	r4, [r4, #32]
 800d65a:	6323      	str	r3, [r4, #48]	; 0x30
 800d65c:	bd10      	pop	{r4, pc}
 800d65e:	bf00      	nop
 800d660:	0800e2ad 	.word	0x0800e2ad
 800d664:	0800e2cf 	.word	0x0800e2cf
 800d668:	0800e307 	.word	0x0800e307
 800d66c:	0800e32b 	.word	0x0800e32b

0800d670 <_cleanup_r>:
 800d670:	4901      	ldr	r1, [pc, #4]	; (800d678 <_cleanup_r+0x8>)
 800d672:	f000 b885 	b.w	800d780 <_fwalk_reent>
 800d676:	bf00      	nop
 800d678:	0800d5d5 	.word	0x0800d5d5

0800d67c <__sfmoreglue>:
 800d67c:	b570      	push	{r4, r5, r6, lr}
 800d67e:	1e4a      	subs	r2, r1, #1
 800d680:	2568      	movs	r5, #104	; 0x68
 800d682:	4355      	muls	r5, r2
 800d684:	460e      	mov	r6, r1
 800d686:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d68a:	f000 fc53 	bl	800df34 <_malloc_r>
 800d68e:	4604      	mov	r4, r0
 800d690:	b140      	cbz	r0, 800d6a4 <__sfmoreglue+0x28>
 800d692:	2100      	movs	r1, #0
 800d694:	e9c0 1600 	strd	r1, r6, [r0]
 800d698:	300c      	adds	r0, #12
 800d69a:	60a0      	str	r0, [r4, #8]
 800d69c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d6a0:	f7fe fb00 	bl	800bca4 <memset>
 800d6a4:	4620      	mov	r0, r4
 800d6a6:	bd70      	pop	{r4, r5, r6, pc}

0800d6a8 <__sinit>:
 800d6a8:	6983      	ldr	r3, [r0, #24]
 800d6aa:	b510      	push	{r4, lr}
 800d6ac:	4604      	mov	r4, r0
 800d6ae:	bb33      	cbnz	r3, 800d6fe <__sinit+0x56>
 800d6b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d6b4:	6503      	str	r3, [r0, #80]	; 0x50
 800d6b6:	4b12      	ldr	r3, [pc, #72]	; (800d700 <__sinit+0x58>)
 800d6b8:	4a12      	ldr	r2, [pc, #72]	; (800d704 <__sinit+0x5c>)
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	6282      	str	r2, [r0, #40]	; 0x28
 800d6be:	4298      	cmp	r0, r3
 800d6c0:	bf04      	itt	eq
 800d6c2:	2301      	moveq	r3, #1
 800d6c4:	6183      	streq	r3, [r0, #24]
 800d6c6:	f000 f81f 	bl	800d708 <__sfp>
 800d6ca:	6060      	str	r0, [r4, #4]
 800d6cc:	4620      	mov	r0, r4
 800d6ce:	f000 f81b 	bl	800d708 <__sfp>
 800d6d2:	60a0      	str	r0, [r4, #8]
 800d6d4:	4620      	mov	r0, r4
 800d6d6:	f000 f817 	bl	800d708 <__sfp>
 800d6da:	2200      	movs	r2, #0
 800d6dc:	60e0      	str	r0, [r4, #12]
 800d6de:	2104      	movs	r1, #4
 800d6e0:	6860      	ldr	r0, [r4, #4]
 800d6e2:	f7ff ffa1 	bl	800d628 <std>
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	2109      	movs	r1, #9
 800d6ea:	68a0      	ldr	r0, [r4, #8]
 800d6ec:	f7ff ff9c 	bl	800d628 <std>
 800d6f0:	2202      	movs	r2, #2
 800d6f2:	2112      	movs	r1, #18
 800d6f4:	68e0      	ldr	r0, [r4, #12]
 800d6f6:	f7ff ff97 	bl	800d628 <std>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	61a3      	str	r3, [r4, #24]
 800d6fe:	bd10      	pop	{r4, pc}
 800d700:	0800eb90 	.word	0x0800eb90
 800d704:	0800d671 	.word	0x0800d671

0800d708 <__sfp>:
 800d708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d70a:	4b1b      	ldr	r3, [pc, #108]	; (800d778 <__sfp+0x70>)
 800d70c:	681e      	ldr	r6, [r3, #0]
 800d70e:	69b3      	ldr	r3, [r6, #24]
 800d710:	4607      	mov	r7, r0
 800d712:	b913      	cbnz	r3, 800d71a <__sfp+0x12>
 800d714:	4630      	mov	r0, r6
 800d716:	f7ff ffc7 	bl	800d6a8 <__sinit>
 800d71a:	3648      	adds	r6, #72	; 0x48
 800d71c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d720:	3b01      	subs	r3, #1
 800d722:	d503      	bpl.n	800d72c <__sfp+0x24>
 800d724:	6833      	ldr	r3, [r6, #0]
 800d726:	b133      	cbz	r3, 800d736 <__sfp+0x2e>
 800d728:	6836      	ldr	r6, [r6, #0]
 800d72a:	e7f7      	b.n	800d71c <__sfp+0x14>
 800d72c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d730:	b16d      	cbz	r5, 800d74e <__sfp+0x46>
 800d732:	3468      	adds	r4, #104	; 0x68
 800d734:	e7f4      	b.n	800d720 <__sfp+0x18>
 800d736:	2104      	movs	r1, #4
 800d738:	4638      	mov	r0, r7
 800d73a:	f7ff ff9f 	bl	800d67c <__sfmoreglue>
 800d73e:	6030      	str	r0, [r6, #0]
 800d740:	2800      	cmp	r0, #0
 800d742:	d1f1      	bne.n	800d728 <__sfp+0x20>
 800d744:	230c      	movs	r3, #12
 800d746:	603b      	str	r3, [r7, #0]
 800d748:	4604      	mov	r4, r0
 800d74a:	4620      	mov	r0, r4
 800d74c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d74e:	4b0b      	ldr	r3, [pc, #44]	; (800d77c <__sfp+0x74>)
 800d750:	6665      	str	r5, [r4, #100]	; 0x64
 800d752:	e9c4 5500 	strd	r5, r5, [r4]
 800d756:	60a5      	str	r5, [r4, #8]
 800d758:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d75c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d760:	2208      	movs	r2, #8
 800d762:	4629      	mov	r1, r5
 800d764:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d768:	f7fe fa9c 	bl	800bca4 <memset>
 800d76c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d770:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d774:	e7e9      	b.n	800d74a <__sfp+0x42>
 800d776:	bf00      	nop
 800d778:	0800eb90 	.word	0x0800eb90
 800d77c:	ffff0001 	.word	0xffff0001

0800d780 <_fwalk_reent>:
 800d780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d784:	4680      	mov	r8, r0
 800d786:	4689      	mov	r9, r1
 800d788:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d78c:	2600      	movs	r6, #0
 800d78e:	b914      	cbnz	r4, 800d796 <_fwalk_reent+0x16>
 800d790:	4630      	mov	r0, r6
 800d792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d796:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d79a:	3f01      	subs	r7, #1
 800d79c:	d501      	bpl.n	800d7a2 <_fwalk_reent+0x22>
 800d79e:	6824      	ldr	r4, [r4, #0]
 800d7a0:	e7f5      	b.n	800d78e <_fwalk_reent+0xe>
 800d7a2:	89ab      	ldrh	r3, [r5, #12]
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d907      	bls.n	800d7b8 <_fwalk_reent+0x38>
 800d7a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d7ac:	3301      	adds	r3, #1
 800d7ae:	d003      	beq.n	800d7b8 <_fwalk_reent+0x38>
 800d7b0:	4629      	mov	r1, r5
 800d7b2:	4640      	mov	r0, r8
 800d7b4:	47c8      	blx	r9
 800d7b6:	4306      	orrs	r6, r0
 800d7b8:	3568      	adds	r5, #104	; 0x68
 800d7ba:	e7ee      	b.n	800d79a <_fwalk_reent+0x1a>

0800d7bc <_localeconv_r>:
 800d7bc:	4b04      	ldr	r3, [pc, #16]	; (800d7d0 <_localeconv_r+0x14>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	6a18      	ldr	r0, [r3, #32]
 800d7c2:	4b04      	ldr	r3, [pc, #16]	; (800d7d4 <_localeconv_r+0x18>)
 800d7c4:	2800      	cmp	r0, #0
 800d7c6:	bf08      	it	eq
 800d7c8:	4618      	moveq	r0, r3
 800d7ca:	30f0      	adds	r0, #240	; 0xf0
 800d7cc:	4770      	bx	lr
 800d7ce:	bf00      	nop
 800d7d0:	20001070 	.word	0x20001070
 800d7d4:	200010d4 	.word	0x200010d4

0800d7d8 <__swhatbuf_r>:
 800d7d8:	b570      	push	{r4, r5, r6, lr}
 800d7da:	460e      	mov	r6, r1
 800d7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7e0:	2900      	cmp	r1, #0
 800d7e2:	b096      	sub	sp, #88	; 0x58
 800d7e4:	4614      	mov	r4, r2
 800d7e6:	461d      	mov	r5, r3
 800d7e8:	da07      	bge.n	800d7fa <__swhatbuf_r+0x22>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	602b      	str	r3, [r5, #0]
 800d7ee:	89b3      	ldrh	r3, [r6, #12]
 800d7f0:	061a      	lsls	r2, r3, #24
 800d7f2:	d410      	bmi.n	800d816 <__swhatbuf_r+0x3e>
 800d7f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7f8:	e00e      	b.n	800d818 <__swhatbuf_r+0x40>
 800d7fa:	466a      	mov	r2, sp
 800d7fc:	f000 fdbc 	bl	800e378 <_fstat_r>
 800d800:	2800      	cmp	r0, #0
 800d802:	dbf2      	blt.n	800d7ea <__swhatbuf_r+0x12>
 800d804:	9a01      	ldr	r2, [sp, #4]
 800d806:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d80a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d80e:	425a      	negs	r2, r3
 800d810:	415a      	adcs	r2, r3
 800d812:	602a      	str	r2, [r5, #0]
 800d814:	e7ee      	b.n	800d7f4 <__swhatbuf_r+0x1c>
 800d816:	2340      	movs	r3, #64	; 0x40
 800d818:	2000      	movs	r0, #0
 800d81a:	6023      	str	r3, [r4, #0]
 800d81c:	b016      	add	sp, #88	; 0x58
 800d81e:	bd70      	pop	{r4, r5, r6, pc}

0800d820 <__smakebuf_r>:
 800d820:	898b      	ldrh	r3, [r1, #12]
 800d822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d824:	079d      	lsls	r5, r3, #30
 800d826:	4606      	mov	r6, r0
 800d828:	460c      	mov	r4, r1
 800d82a:	d507      	bpl.n	800d83c <__smakebuf_r+0x1c>
 800d82c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d830:	6023      	str	r3, [r4, #0]
 800d832:	6123      	str	r3, [r4, #16]
 800d834:	2301      	movs	r3, #1
 800d836:	6163      	str	r3, [r4, #20]
 800d838:	b002      	add	sp, #8
 800d83a:	bd70      	pop	{r4, r5, r6, pc}
 800d83c:	ab01      	add	r3, sp, #4
 800d83e:	466a      	mov	r2, sp
 800d840:	f7ff ffca 	bl	800d7d8 <__swhatbuf_r>
 800d844:	9900      	ldr	r1, [sp, #0]
 800d846:	4605      	mov	r5, r0
 800d848:	4630      	mov	r0, r6
 800d84a:	f000 fb73 	bl	800df34 <_malloc_r>
 800d84e:	b948      	cbnz	r0, 800d864 <__smakebuf_r+0x44>
 800d850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d854:	059a      	lsls	r2, r3, #22
 800d856:	d4ef      	bmi.n	800d838 <__smakebuf_r+0x18>
 800d858:	f023 0303 	bic.w	r3, r3, #3
 800d85c:	f043 0302 	orr.w	r3, r3, #2
 800d860:	81a3      	strh	r3, [r4, #12]
 800d862:	e7e3      	b.n	800d82c <__smakebuf_r+0xc>
 800d864:	4b0d      	ldr	r3, [pc, #52]	; (800d89c <__smakebuf_r+0x7c>)
 800d866:	62b3      	str	r3, [r6, #40]	; 0x28
 800d868:	89a3      	ldrh	r3, [r4, #12]
 800d86a:	6020      	str	r0, [r4, #0]
 800d86c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d870:	81a3      	strh	r3, [r4, #12]
 800d872:	9b00      	ldr	r3, [sp, #0]
 800d874:	6163      	str	r3, [r4, #20]
 800d876:	9b01      	ldr	r3, [sp, #4]
 800d878:	6120      	str	r0, [r4, #16]
 800d87a:	b15b      	cbz	r3, 800d894 <__smakebuf_r+0x74>
 800d87c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d880:	4630      	mov	r0, r6
 800d882:	f000 fd8b 	bl	800e39c <_isatty_r>
 800d886:	b128      	cbz	r0, 800d894 <__smakebuf_r+0x74>
 800d888:	89a3      	ldrh	r3, [r4, #12]
 800d88a:	f023 0303 	bic.w	r3, r3, #3
 800d88e:	f043 0301 	orr.w	r3, r3, #1
 800d892:	81a3      	strh	r3, [r4, #12]
 800d894:	89a3      	ldrh	r3, [r4, #12]
 800d896:	431d      	orrs	r5, r3
 800d898:	81a5      	strh	r5, [r4, #12]
 800d89a:	e7cd      	b.n	800d838 <__smakebuf_r+0x18>
 800d89c:	0800d671 	.word	0x0800d671

0800d8a0 <malloc>:
 800d8a0:	4b02      	ldr	r3, [pc, #8]	; (800d8ac <malloc+0xc>)
 800d8a2:	4601      	mov	r1, r0
 800d8a4:	6818      	ldr	r0, [r3, #0]
 800d8a6:	f000 bb45 	b.w	800df34 <_malloc_r>
 800d8aa:	bf00      	nop
 800d8ac:	20001070 	.word	0x20001070

0800d8b0 <memcpy>:
 800d8b0:	b510      	push	{r4, lr}
 800d8b2:	1e43      	subs	r3, r0, #1
 800d8b4:	440a      	add	r2, r1
 800d8b6:	4291      	cmp	r1, r2
 800d8b8:	d100      	bne.n	800d8bc <memcpy+0xc>
 800d8ba:	bd10      	pop	{r4, pc}
 800d8bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8c4:	e7f7      	b.n	800d8b6 <memcpy+0x6>

0800d8c6 <_Balloc>:
 800d8c6:	b570      	push	{r4, r5, r6, lr}
 800d8c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d8ca:	4604      	mov	r4, r0
 800d8cc:	460e      	mov	r6, r1
 800d8ce:	b93d      	cbnz	r5, 800d8e0 <_Balloc+0x1a>
 800d8d0:	2010      	movs	r0, #16
 800d8d2:	f7ff ffe5 	bl	800d8a0 <malloc>
 800d8d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d8d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d8dc:	6005      	str	r5, [r0, #0]
 800d8de:	60c5      	str	r5, [r0, #12]
 800d8e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d8e2:	68eb      	ldr	r3, [r5, #12]
 800d8e4:	b183      	cbz	r3, 800d908 <_Balloc+0x42>
 800d8e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d8ee:	b9b8      	cbnz	r0, 800d920 <_Balloc+0x5a>
 800d8f0:	2101      	movs	r1, #1
 800d8f2:	fa01 f506 	lsl.w	r5, r1, r6
 800d8f6:	1d6a      	adds	r2, r5, #5
 800d8f8:	0092      	lsls	r2, r2, #2
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	f000 fabe 	bl	800de7c <_calloc_r>
 800d900:	b160      	cbz	r0, 800d91c <_Balloc+0x56>
 800d902:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d906:	e00e      	b.n	800d926 <_Balloc+0x60>
 800d908:	2221      	movs	r2, #33	; 0x21
 800d90a:	2104      	movs	r1, #4
 800d90c:	4620      	mov	r0, r4
 800d90e:	f000 fab5 	bl	800de7c <_calloc_r>
 800d912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d914:	60e8      	str	r0, [r5, #12]
 800d916:	68db      	ldr	r3, [r3, #12]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d1e4      	bne.n	800d8e6 <_Balloc+0x20>
 800d91c:	2000      	movs	r0, #0
 800d91e:	bd70      	pop	{r4, r5, r6, pc}
 800d920:	6802      	ldr	r2, [r0, #0]
 800d922:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d926:	2300      	movs	r3, #0
 800d928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d92c:	e7f7      	b.n	800d91e <_Balloc+0x58>

0800d92e <_Bfree>:
 800d92e:	b570      	push	{r4, r5, r6, lr}
 800d930:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d932:	4606      	mov	r6, r0
 800d934:	460d      	mov	r5, r1
 800d936:	b93c      	cbnz	r4, 800d948 <_Bfree+0x1a>
 800d938:	2010      	movs	r0, #16
 800d93a:	f7ff ffb1 	bl	800d8a0 <malloc>
 800d93e:	6270      	str	r0, [r6, #36]	; 0x24
 800d940:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d944:	6004      	str	r4, [r0, #0]
 800d946:	60c4      	str	r4, [r0, #12]
 800d948:	b13d      	cbz	r5, 800d95a <_Bfree+0x2c>
 800d94a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d94c:	686a      	ldr	r2, [r5, #4]
 800d94e:	68db      	ldr	r3, [r3, #12]
 800d950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d954:	6029      	str	r1, [r5, #0]
 800d956:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d95a:	bd70      	pop	{r4, r5, r6, pc}

0800d95c <__multadd>:
 800d95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d960:	690d      	ldr	r5, [r1, #16]
 800d962:	461f      	mov	r7, r3
 800d964:	4606      	mov	r6, r0
 800d966:	460c      	mov	r4, r1
 800d968:	f101 0c14 	add.w	ip, r1, #20
 800d96c:	2300      	movs	r3, #0
 800d96e:	f8dc 0000 	ldr.w	r0, [ip]
 800d972:	b281      	uxth	r1, r0
 800d974:	fb02 7101 	mla	r1, r2, r1, r7
 800d978:	0c0f      	lsrs	r7, r1, #16
 800d97a:	0c00      	lsrs	r0, r0, #16
 800d97c:	fb02 7000 	mla	r0, r2, r0, r7
 800d980:	b289      	uxth	r1, r1
 800d982:	3301      	adds	r3, #1
 800d984:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d988:	429d      	cmp	r5, r3
 800d98a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d98e:	f84c 1b04 	str.w	r1, [ip], #4
 800d992:	dcec      	bgt.n	800d96e <__multadd+0x12>
 800d994:	b1d7      	cbz	r7, 800d9cc <__multadd+0x70>
 800d996:	68a3      	ldr	r3, [r4, #8]
 800d998:	42ab      	cmp	r3, r5
 800d99a:	dc12      	bgt.n	800d9c2 <__multadd+0x66>
 800d99c:	6861      	ldr	r1, [r4, #4]
 800d99e:	4630      	mov	r0, r6
 800d9a0:	3101      	adds	r1, #1
 800d9a2:	f7ff ff90 	bl	800d8c6 <_Balloc>
 800d9a6:	6922      	ldr	r2, [r4, #16]
 800d9a8:	3202      	adds	r2, #2
 800d9aa:	f104 010c 	add.w	r1, r4, #12
 800d9ae:	4680      	mov	r8, r0
 800d9b0:	0092      	lsls	r2, r2, #2
 800d9b2:	300c      	adds	r0, #12
 800d9b4:	f7ff ff7c 	bl	800d8b0 <memcpy>
 800d9b8:	4621      	mov	r1, r4
 800d9ba:	4630      	mov	r0, r6
 800d9bc:	f7ff ffb7 	bl	800d92e <_Bfree>
 800d9c0:	4644      	mov	r4, r8
 800d9c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d9c6:	3501      	adds	r5, #1
 800d9c8:	615f      	str	r7, [r3, #20]
 800d9ca:	6125      	str	r5, [r4, #16]
 800d9cc:	4620      	mov	r0, r4
 800d9ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d9d2 <__hi0bits>:
 800d9d2:	0c02      	lsrs	r2, r0, #16
 800d9d4:	0412      	lsls	r2, r2, #16
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	b9b2      	cbnz	r2, 800da08 <__hi0bits+0x36>
 800d9da:	0403      	lsls	r3, r0, #16
 800d9dc:	2010      	movs	r0, #16
 800d9de:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d9e2:	bf04      	itt	eq
 800d9e4:	021b      	lsleq	r3, r3, #8
 800d9e6:	3008      	addeq	r0, #8
 800d9e8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d9ec:	bf04      	itt	eq
 800d9ee:	011b      	lsleq	r3, r3, #4
 800d9f0:	3004      	addeq	r0, #4
 800d9f2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d9f6:	bf04      	itt	eq
 800d9f8:	009b      	lsleq	r3, r3, #2
 800d9fa:	3002      	addeq	r0, #2
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	db06      	blt.n	800da0e <__hi0bits+0x3c>
 800da00:	005b      	lsls	r3, r3, #1
 800da02:	d503      	bpl.n	800da0c <__hi0bits+0x3a>
 800da04:	3001      	adds	r0, #1
 800da06:	4770      	bx	lr
 800da08:	2000      	movs	r0, #0
 800da0a:	e7e8      	b.n	800d9de <__hi0bits+0xc>
 800da0c:	2020      	movs	r0, #32
 800da0e:	4770      	bx	lr

0800da10 <__lo0bits>:
 800da10:	6803      	ldr	r3, [r0, #0]
 800da12:	f013 0207 	ands.w	r2, r3, #7
 800da16:	4601      	mov	r1, r0
 800da18:	d00b      	beq.n	800da32 <__lo0bits+0x22>
 800da1a:	07da      	lsls	r2, r3, #31
 800da1c:	d423      	bmi.n	800da66 <__lo0bits+0x56>
 800da1e:	0798      	lsls	r0, r3, #30
 800da20:	bf49      	itett	mi
 800da22:	085b      	lsrmi	r3, r3, #1
 800da24:	089b      	lsrpl	r3, r3, #2
 800da26:	2001      	movmi	r0, #1
 800da28:	600b      	strmi	r3, [r1, #0]
 800da2a:	bf5c      	itt	pl
 800da2c:	600b      	strpl	r3, [r1, #0]
 800da2e:	2002      	movpl	r0, #2
 800da30:	4770      	bx	lr
 800da32:	b298      	uxth	r0, r3
 800da34:	b9a8      	cbnz	r0, 800da62 <__lo0bits+0x52>
 800da36:	0c1b      	lsrs	r3, r3, #16
 800da38:	2010      	movs	r0, #16
 800da3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800da3e:	bf04      	itt	eq
 800da40:	0a1b      	lsreq	r3, r3, #8
 800da42:	3008      	addeq	r0, #8
 800da44:	071a      	lsls	r2, r3, #28
 800da46:	bf04      	itt	eq
 800da48:	091b      	lsreq	r3, r3, #4
 800da4a:	3004      	addeq	r0, #4
 800da4c:	079a      	lsls	r2, r3, #30
 800da4e:	bf04      	itt	eq
 800da50:	089b      	lsreq	r3, r3, #2
 800da52:	3002      	addeq	r0, #2
 800da54:	07da      	lsls	r2, r3, #31
 800da56:	d402      	bmi.n	800da5e <__lo0bits+0x4e>
 800da58:	085b      	lsrs	r3, r3, #1
 800da5a:	d006      	beq.n	800da6a <__lo0bits+0x5a>
 800da5c:	3001      	adds	r0, #1
 800da5e:	600b      	str	r3, [r1, #0]
 800da60:	4770      	bx	lr
 800da62:	4610      	mov	r0, r2
 800da64:	e7e9      	b.n	800da3a <__lo0bits+0x2a>
 800da66:	2000      	movs	r0, #0
 800da68:	4770      	bx	lr
 800da6a:	2020      	movs	r0, #32
 800da6c:	4770      	bx	lr

0800da6e <__i2b>:
 800da6e:	b510      	push	{r4, lr}
 800da70:	460c      	mov	r4, r1
 800da72:	2101      	movs	r1, #1
 800da74:	f7ff ff27 	bl	800d8c6 <_Balloc>
 800da78:	2201      	movs	r2, #1
 800da7a:	6144      	str	r4, [r0, #20]
 800da7c:	6102      	str	r2, [r0, #16]
 800da7e:	bd10      	pop	{r4, pc}

0800da80 <__multiply>:
 800da80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da84:	4614      	mov	r4, r2
 800da86:	690a      	ldr	r2, [r1, #16]
 800da88:	6923      	ldr	r3, [r4, #16]
 800da8a:	429a      	cmp	r2, r3
 800da8c:	bfb8      	it	lt
 800da8e:	460b      	movlt	r3, r1
 800da90:	4688      	mov	r8, r1
 800da92:	bfbc      	itt	lt
 800da94:	46a0      	movlt	r8, r4
 800da96:	461c      	movlt	r4, r3
 800da98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800da9c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800daa0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800daa4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800daa8:	eb07 0609 	add.w	r6, r7, r9
 800daac:	42b3      	cmp	r3, r6
 800daae:	bfb8      	it	lt
 800dab0:	3101      	addlt	r1, #1
 800dab2:	f7ff ff08 	bl	800d8c6 <_Balloc>
 800dab6:	f100 0514 	add.w	r5, r0, #20
 800daba:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800dabe:	462b      	mov	r3, r5
 800dac0:	2200      	movs	r2, #0
 800dac2:	4573      	cmp	r3, lr
 800dac4:	d316      	bcc.n	800daf4 <__multiply+0x74>
 800dac6:	f104 0214 	add.w	r2, r4, #20
 800daca:	f108 0114 	add.w	r1, r8, #20
 800dace:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800dad2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	9b00      	ldr	r3, [sp, #0]
 800dada:	9201      	str	r2, [sp, #4]
 800dadc:	4293      	cmp	r3, r2
 800dade:	d80c      	bhi.n	800dafa <__multiply+0x7a>
 800dae0:	2e00      	cmp	r6, #0
 800dae2:	dd03      	ble.n	800daec <__multiply+0x6c>
 800dae4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d05d      	beq.n	800dba8 <__multiply+0x128>
 800daec:	6106      	str	r6, [r0, #16]
 800daee:	b003      	add	sp, #12
 800daf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daf4:	f843 2b04 	str.w	r2, [r3], #4
 800daf8:	e7e3      	b.n	800dac2 <__multiply+0x42>
 800dafa:	f8b2 b000 	ldrh.w	fp, [r2]
 800dafe:	f1bb 0f00 	cmp.w	fp, #0
 800db02:	d023      	beq.n	800db4c <__multiply+0xcc>
 800db04:	4689      	mov	r9, r1
 800db06:	46ac      	mov	ip, r5
 800db08:	f04f 0800 	mov.w	r8, #0
 800db0c:	f859 4b04 	ldr.w	r4, [r9], #4
 800db10:	f8dc a000 	ldr.w	sl, [ip]
 800db14:	b2a3      	uxth	r3, r4
 800db16:	fa1f fa8a 	uxth.w	sl, sl
 800db1a:	fb0b a303 	mla	r3, fp, r3, sl
 800db1e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800db22:	f8dc 4000 	ldr.w	r4, [ip]
 800db26:	4443      	add	r3, r8
 800db28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800db2c:	fb0b 840a 	mla	r4, fp, sl, r8
 800db30:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800db34:	46e2      	mov	sl, ip
 800db36:	b29b      	uxth	r3, r3
 800db38:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800db3c:	454f      	cmp	r7, r9
 800db3e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800db42:	f84a 3b04 	str.w	r3, [sl], #4
 800db46:	d82b      	bhi.n	800dba0 <__multiply+0x120>
 800db48:	f8cc 8004 	str.w	r8, [ip, #4]
 800db4c:	9b01      	ldr	r3, [sp, #4]
 800db4e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800db52:	3204      	adds	r2, #4
 800db54:	f1ba 0f00 	cmp.w	sl, #0
 800db58:	d020      	beq.n	800db9c <__multiply+0x11c>
 800db5a:	682b      	ldr	r3, [r5, #0]
 800db5c:	4689      	mov	r9, r1
 800db5e:	46a8      	mov	r8, r5
 800db60:	f04f 0b00 	mov.w	fp, #0
 800db64:	f8b9 c000 	ldrh.w	ip, [r9]
 800db68:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800db6c:	fb0a 440c 	mla	r4, sl, ip, r4
 800db70:	445c      	add	r4, fp
 800db72:	46c4      	mov	ip, r8
 800db74:	b29b      	uxth	r3, r3
 800db76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800db7a:	f84c 3b04 	str.w	r3, [ip], #4
 800db7e:	f859 3b04 	ldr.w	r3, [r9], #4
 800db82:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800db86:	0c1b      	lsrs	r3, r3, #16
 800db88:	fb0a b303 	mla	r3, sl, r3, fp
 800db8c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800db90:	454f      	cmp	r7, r9
 800db92:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800db96:	d805      	bhi.n	800dba4 <__multiply+0x124>
 800db98:	f8c8 3004 	str.w	r3, [r8, #4]
 800db9c:	3504      	adds	r5, #4
 800db9e:	e79b      	b.n	800dad8 <__multiply+0x58>
 800dba0:	46d4      	mov	ip, sl
 800dba2:	e7b3      	b.n	800db0c <__multiply+0x8c>
 800dba4:	46e0      	mov	r8, ip
 800dba6:	e7dd      	b.n	800db64 <__multiply+0xe4>
 800dba8:	3e01      	subs	r6, #1
 800dbaa:	e799      	b.n	800dae0 <__multiply+0x60>

0800dbac <__pow5mult>:
 800dbac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbb0:	4615      	mov	r5, r2
 800dbb2:	f012 0203 	ands.w	r2, r2, #3
 800dbb6:	4606      	mov	r6, r0
 800dbb8:	460f      	mov	r7, r1
 800dbba:	d007      	beq.n	800dbcc <__pow5mult+0x20>
 800dbbc:	3a01      	subs	r2, #1
 800dbbe:	4c21      	ldr	r4, [pc, #132]	; (800dc44 <__pow5mult+0x98>)
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbc6:	f7ff fec9 	bl	800d95c <__multadd>
 800dbca:	4607      	mov	r7, r0
 800dbcc:	10ad      	asrs	r5, r5, #2
 800dbce:	d035      	beq.n	800dc3c <__pow5mult+0x90>
 800dbd0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dbd2:	b93c      	cbnz	r4, 800dbe4 <__pow5mult+0x38>
 800dbd4:	2010      	movs	r0, #16
 800dbd6:	f7ff fe63 	bl	800d8a0 <malloc>
 800dbda:	6270      	str	r0, [r6, #36]	; 0x24
 800dbdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dbe0:	6004      	str	r4, [r0, #0]
 800dbe2:	60c4      	str	r4, [r0, #12]
 800dbe4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dbe8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dbec:	b94c      	cbnz	r4, 800dc02 <__pow5mult+0x56>
 800dbee:	f240 2171 	movw	r1, #625	; 0x271
 800dbf2:	4630      	mov	r0, r6
 800dbf4:	f7ff ff3b 	bl	800da6e <__i2b>
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f8c8 0008 	str.w	r0, [r8, #8]
 800dbfe:	4604      	mov	r4, r0
 800dc00:	6003      	str	r3, [r0, #0]
 800dc02:	f04f 0800 	mov.w	r8, #0
 800dc06:	07eb      	lsls	r3, r5, #31
 800dc08:	d50a      	bpl.n	800dc20 <__pow5mult+0x74>
 800dc0a:	4639      	mov	r1, r7
 800dc0c:	4622      	mov	r2, r4
 800dc0e:	4630      	mov	r0, r6
 800dc10:	f7ff ff36 	bl	800da80 <__multiply>
 800dc14:	4639      	mov	r1, r7
 800dc16:	4681      	mov	r9, r0
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f7ff fe88 	bl	800d92e <_Bfree>
 800dc1e:	464f      	mov	r7, r9
 800dc20:	106d      	asrs	r5, r5, #1
 800dc22:	d00b      	beq.n	800dc3c <__pow5mult+0x90>
 800dc24:	6820      	ldr	r0, [r4, #0]
 800dc26:	b938      	cbnz	r0, 800dc38 <__pow5mult+0x8c>
 800dc28:	4622      	mov	r2, r4
 800dc2a:	4621      	mov	r1, r4
 800dc2c:	4630      	mov	r0, r6
 800dc2e:	f7ff ff27 	bl	800da80 <__multiply>
 800dc32:	6020      	str	r0, [r4, #0]
 800dc34:	f8c0 8000 	str.w	r8, [r0]
 800dc38:	4604      	mov	r4, r0
 800dc3a:	e7e4      	b.n	800dc06 <__pow5mult+0x5a>
 800dc3c:	4638      	mov	r0, r7
 800dc3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc42:	bf00      	nop
 800dc44:	0800ed28 	.word	0x0800ed28

0800dc48 <__lshift>:
 800dc48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc4c:	460c      	mov	r4, r1
 800dc4e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc52:	6923      	ldr	r3, [r4, #16]
 800dc54:	6849      	ldr	r1, [r1, #4]
 800dc56:	eb0a 0903 	add.w	r9, sl, r3
 800dc5a:	68a3      	ldr	r3, [r4, #8]
 800dc5c:	4607      	mov	r7, r0
 800dc5e:	4616      	mov	r6, r2
 800dc60:	f109 0501 	add.w	r5, r9, #1
 800dc64:	42ab      	cmp	r3, r5
 800dc66:	db32      	blt.n	800dcce <__lshift+0x86>
 800dc68:	4638      	mov	r0, r7
 800dc6a:	f7ff fe2c 	bl	800d8c6 <_Balloc>
 800dc6e:	2300      	movs	r3, #0
 800dc70:	4680      	mov	r8, r0
 800dc72:	f100 0114 	add.w	r1, r0, #20
 800dc76:	461a      	mov	r2, r3
 800dc78:	4553      	cmp	r3, sl
 800dc7a:	db2b      	blt.n	800dcd4 <__lshift+0x8c>
 800dc7c:	6920      	ldr	r0, [r4, #16]
 800dc7e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dc82:	f104 0314 	add.w	r3, r4, #20
 800dc86:	f016 021f 	ands.w	r2, r6, #31
 800dc8a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dc8e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dc92:	d025      	beq.n	800dce0 <__lshift+0x98>
 800dc94:	f1c2 0e20 	rsb	lr, r2, #32
 800dc98:	2000      	movs	r0, #0
 800dc9a:	681e      	ldr	r6, [r3, #0]
 800dc9c:	468a      	mov	sl, r1
 800dc9e:	4096      	lsls	r6, r2
 800dca0:	4330      	orrs	r0, r6
 800dca2:	f84a 0b04 	str.w	r0, [sl], #4
 800dca6:	f853 0b04 	ldr.w	r0, [r3], #4
 800dcaa:	459c      	cmp	ip, r3
 800dcac:	fa20 f00e 	lsr.w	r0, r0, lr
 800dcb0:	d814      	bhi.n	800dcdc <__lshift+0x94>
 800dcb2:	6048      	str	r0, [r1, #4]
 800dcb4:	b108      	cbz	r0, 800dcba <__lshift+0x72>
 800dcb6:	f109 0502 	add.w	r5, r9, #2
 800dcba:	3d01      	subs	r5, #1
 800dcbc:	4638      	mov	r0, r7
 800dcbe:	f8c8 5010 	str.w	r5, [r8, #16]
 800dcc2:	4621      	mov	r1, r4
 800dcc4:	f7ff fe33 	bl	800d92e <_Bfree>
 800dcc8:	4640      	mov	r0, r8
 800dcca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcce:	3101      	adds	r1, #1
 800dcd0:	005b      	lsls	r3, r3, #1
 800dcd2:	e7c7      	b.n	800dc64 <__lshift+0x1c>
 800dcd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dcd8:	3301      	adds	r3, #1
 800dcda:	e7cd      	b.n	800dc78 <__lshift+0x30>
 800dcdc:	4651      	mov	r1, sl
 800dcde:	e7dc      	b.n	800dc9a <__lshift+0x52>
 800dce0:	3904      	subs	r1, #4
 800dce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dce6:	f841 2f04 	str.w	r2, [r1, #4]!
 800dcea:	459c      	cmp	ip, r3
 800dcec:	d8f9      	bhi.n	800dce2 <__lshift+0x9a>
 800dcee:	e7e4      	b.n	800dcba <__lshift+0x72>

0800dcf0 <__mcmp>:
 800dcf0:	6903      	ldr	r3, [r0, #16]
 800dcf2:	690a      	ldr	r2, [r1, #16]
 800dcf4:	1a9b      	subs	r3, r3, r2
 800dcf6:	b530      	push	{r4, r5, lr}
 800dcf8:	d10c      	bne.n	800dd14 <__mcmp+0x24>
 800dcfa:	0092      	lsls	r2, r2, #2
 800dcfc:	3014      	adds	r0, #20
 800dcfe:	3114      	adds	r1, #20
 800dd00:	1884      	adds	r4, r0, r2
 800dd02:	4411      	add	r1, r2
 800dd04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd0c:	4295      	cmp	r5, r2
 800dd0e:	d003      	beq.n	800dd18 <__mcmp+0x28>
 800dd10:	d305      	bcc.n	800dd1e <__mcmp+0x2e>
 800dd12:	2301      	movs	r3, #1
 800dd14:	4618      	mov	r0, r3
 800dd16:	bd30      	pop	{r4, r5, pc}
 800dd18:	42a0      	cmp	r0, r4
 800dd1a:	d3f3      	bcc.n	800dd04 <__mcmp+0x14>
 800dd1c:	e7fa      	b.n	800dd14 <__mcmp+0x24>
 800dd1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dd22:	e7f7      	b.n	800dd14 <__mcmp+0x24>

0800dd24 <__mdiff>:
 800dd24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd28:	460d      	mov	r5, r1
 800dd2a:	4607      	mov	r7, r0
 800dd2c:	4611      	mov	r1, r2
 800dd2e:	4628      	mov	r0, r5
 800dd30:	4614      	mov	r4, r2
 800dd32:	f7ff ffdd 	bl	800dcf0 <__mcmp>
 800dd36:	1e06      	subs	r6, r0, #0
 800dd38:	d108      	bne.n	800dd4c <__mdiff+0x28>
 800dd3a:	4631      	mov	r1, r6
 800dd3c:	4638      	mov	r0, r7
 800dd3e:	f7ff fdc2 	bl	800d8c6 <_Balloc>
 800dd42:	2301      	movs	r3, #1
 800dd44:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dd48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd4c:	bfa4      	itt	ge
 800dd4e:	4623      	movge	r3, r4
 800dd50:	462c      	movge	r4, r5
 800dd52:	4638      	mov	r0, r7
 800dd54:	6861      	ldr	r1, [r4, #4]
 800dd56:	bfa6      	itte	ge
 800dd58:	461d      	movge	r5, r3
 800dd5a:	2600      	movge	r6, #0
 800dd5c:	2601      	movlt	r6, #1
 800dd5e:	f7ff fdb2 	bl	800d8c6 <_Balloc>
 800dd62:	692b      	ldr	r3, [r5, #16]
 800dd64:	60c6      	str	r6, [r0, #12]
 800dd66:	6926      	ldr	r6, [r4, #16]
 800dd68:	f105 0914 	add.w	r9, r5, #20
 800dd6c:	f104 0214 	add.w	r2, r4, #20
 800dd70:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800dd74:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800dd78:	f100 0514 	add.w	r5, r0, #20
 800dd7c:	f04f 0e00 	mov.w	lr, #0
 800dd80:	f852 ab04 	ldr.w	sl, [r2], #4
 800dd84:	f859 4b04 	ldr.w	r4, [r9], #4
 800dd88:	fa1e f18a 	uxtah	r1, lr, sl
 800dd8c:	b2a3      	uxth	r3, r4
 800dd8e:	1ac9      	subs	r1, r1, r3
 800dd90:	0c23      	lsrs	r3, r4, #16
 800dd92:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800dd96:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dd9a:	b289      	uxth	r1, r1
 800dd9c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dda0:	45c8      	cmp	r8, r9
 800dda2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dda6:	4694      	mov	ip, r2
 800dda8:	f845 3b04 	str.w	r3, [r5], #4
 800ddac:	d8e8      	bhi.n	800dd80 <__mdiff+0x5c>
 800ddae:	45bc      	cmp	ip, r7
 800ddb0:	d304      	bcc.n	800ddbc <__mdiff+0x98>
 800ddb2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ddb6:	b183      	cbz	r3, 800ddda <__mdiff+0xb6>
 800ddb8:	6106      	str	r6, [r0, #16]
 800ddba:	e7c5      	b.n	800dd48 <__mdiff+0x24>
 800ddbc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ddc0:	fa1e f381 	uxtah	r3, lr, r1
 800ddc4:	141a      	asrs	r2, r3, #16
 800ddc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ddca:	b29b      	uxth	r3, r3
 800ddcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ddd0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ddd4:	f845 3b04 	str.w	r3, [r5], #4
 800ddd8:	e7e9      	b.n	800ddae <__mdiff+0x8a>
 800ddda:	3e01      	subs	r6, #1
 800dddc:	e7e9      	b.n	800ddb2 <__mdiff+0x8e>

0800ddde <__d2b>:
 800ddde:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dde2:	460e      	mov	r6, r1
 800dde4:	2101      	movs	r1, #1
 800dde6:	ec59 8b10 	vmov	r8, r9, d0
 800ddea:	4615      	mov	r5, r2
 800ddec:	f7ff fd6b 	bl	800d8c6 <_Balloc>
 800ddf0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ddf4:	4607      	mov	r7, r0
 800ddf6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ddfa:	bb34      	cbnz	r4, 800de4a <__d2b+0x6c>
 800ddfc:	9301      	str	r3, [sp, #4]
 800ddfe:	f1b8 0300 	subs.w	r3, r8, #0
 800de02:	d027      	beq.n	800de54 <__d2b+0x76>
 800de04:	a802      	add	r0, sp, #8
 800de06:	f840 3d08 	str.w	r3, [r0, #-8]!
 800de0a:	f7ff fe01 	bl	800da10 <__lo0bits>
 800de0e:	9900      	ldr	r1, [sp, #0]
 800de10:	b1f0      	cbz	r0, 800de50 <__d2b+0x72>
 800de12:	9a01      	ldr	r2, [sp, #4]
 800de14:	f1c0 0320 	rsb	r3, r0, #32
 800de18:	fa02 f303 	lsl.w	r3, r2, r3
 800de1c:	430b      	orrs	r3, r1
 800de1e:	40c2      	lsrs	r2, r0
 800de20:	617b      	str	r3, [r7, #20]
 800de22:	9201      	str	r2, [sp, #4]
 800de24:	9b01      	ldr	r3, [sp, #4]
 800de26:	61bb      	str	r3, [r7, #24]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	bf14      	ite	ne
 800de2c:	2102      	movne	r1, #2
 800de2e:	2101      	moveq	r1, #1
 800de30:	6139      	str	r1, [r7, #16]
 800de32:	b1c4      	cbz	r4, 800de66 <__d2b+0x88>
 800de34:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800de38:	4404      	add	r4, r0
 800de3a:	6034      	str	r4, [r6, #0]
 800de3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800de40:	6028      	str	r0, [r5, #0]
 800de42:	4638      	mov	r0, r7
 800de44:	b003      	add	sp, #12
 800de46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de4e:	e7d5      	b.n	800ddfc <__d2b+0x1e>
 800de50:	6179      	str	r1, [r7, #20]
 800de52:	e7e7      	b.n	800de24 <__d2b+0x46>
 800de54:	a801      	add	r0, sp, #4
 800de56:	f7ff fddb 	bl	800da10 <__lo0bits>
 800de5a:	9b01      	ldr	r3, [sp, #4]
 800de5c:	617b      	str	r3, [r7, #20]
 800de5e:	2101      	movs	r1, #1
 800de60:	6139      	str	r1, [r7, #16]
 800de62:	3020      	adds	r0, #32
 800de64:	e7e5      	b.n	800de32 <__d2b+0x54>
 800de66:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800de6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de6e:	6030      	str	r0, [r6, #0]
 800de70:	6918      	ldr	r0, [r3, #16]
 800de72:	f7ff fdae 	bl	800d9d2 <__hi0bits>
 800de76:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800de7a:	e7e1      	b.n	800de40 <__d2b+0x62>

0800de7c <_calloc_r>:
 800de7c:	b538      	push	{r3, r4, r5, lr}
 800de7e:	fb02 f401 	mul.w	r4, r2, r1
 800de82:	4621      	mov	r1, r4
 800de84:	f000 f856 	bl	800df34 <_malloc_r>
 800de88:	4605      	mov	r5, r0
 800de8a:	b118      	cbz	r0, 800de94 <_calloc_r+0x18>
 800de8c:	4622      	mov	r2, r4
 800de8e:	2100      	movs	r1, #0
 800de90:	f7fd ff08 	bl	800bca4 <memset>
 800de94:	4628      	mov	r0, r5
 800de96:	bd38      	pop	{r3, r4, r5, pc}

0800de98 <_free_r>:
 800de98:	b538      	push	{r3, r4, r5, lr}
 800de9a:	4605      	mov	r5, r0
 800de9c:	2900      	cmp	r1, #0
 800de9e:	d045      	beq.n	800df2c <_free_r+0x94>
 800dea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dea4:	1f0c      	subs	r4, r1, #4
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	bfb8      	it	lt
 800deaa:	18e4      	addlt	r4, r4, r3
 800deac:	f000 fac3 	bl	800e436 <__malloc_lock>
 800deb0:	4a1f      	ldr	r2, [pc, #124]	; (800df30 <_free_r+0x98>)
 800deb2:	6813      	ldr	r3, [r2, #0]
 800deb4:	4610      	mov	r0, r2
 800deb6:	b933      	cbnz	r3, 800dec6 <_free_r+0x2e>
 800deb8:	6063      	str	r3, [r4, #4]
 800deba:	6014      	str	r4, [r2, #0]
 800debc:	4628      	mov	r0, r5
 800debe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dec2:	f000 bab9 	b.w	800e438 <__malloc_unlock>
 800dec6:	42a3      	cmp	r3, r4
 800dec8:	d90c      	bls.n	800dee4 <_free_r+0x4c>
 800deca:	6821      	ldr	r1, [r4, #0]
 800decc:	1862      	adds	r2, r4, r1
 800dece:	4293      	cmp	r3, r2
 800ded0:	bf04      	itt	eq
 800ded2:	681a      	ldreq	r2, [r3, #0]
 800ded4:	685b      	ldreq	r3, [r3, #4]
 800ded6:	6063      	str	r3, [r4, #4]
 800ded8:	bf04      	itt	eq
 800deda:	1852      	addeq	r2, r2, r1
 800dedc:	6022      	streq	r2, [r4, #0]
 800dede:	6004      	str	r4, [r0, #0]
 800dee0:	e7ec      	b.n	800debc <_free_r+0x24>
 800dee2:	4613      	mov	r3, r2
 800dee4:	685a      	ldr	r2, [r3, #4]
 800dee6:	b10a      	cbz	r2, 800deec <_free_r+0x54>
 800dee8:	42a2      	cmp	r2, r4
 800deea:	d9fa      	bls.n	800dee2 <_free_r+0x4a>
 800deec:	6819      	ldr	r1, [r3, #0]
 800deee:	1858      	adds	r0, r3, r1
 800def0:	42a0      	cmp	r0, r4
 800def2:	d10b      	bne.n	800df0c <_free_r+0x74>
 800def4:	6820      	ldr	r0, [r4, #0]
 800def6:	4401      	add	r1, r0
 800def8:	1858      	adds	r0, r3, r1
 800defa:	4282      	cmp	r2, r0
 800defc:	6019      	str	r1, [r3, #0]
 800defe:	d1dd      	bne.n	800debc <_free_r+0x24>
 800df00:	6810      	ldr	r0, [r2, #0]
 800df02:	6852      	ldr	r2, [r2, #4]
 800df04:	605a      	str	r2, [r3, #4]
 800df06:	4401      	add	r1, r0
 800df08:	6019      	str	r1, [r3, #0]
 800df0a:	e7d7      	b.n	800debc <_free_r+0x24>
 800df0c:	d902      	bls.n	800df14 <_free_r+0x7c>
 800df0e:	230c      	movs	r3, #12
 800df10:	602b      	str	r3, [r5, #0]
 800df12:	e7d3      	b.n	800debc <_free_r+0x24>
 800df14:	6820      	ldr	r0, [r4, #0]
 800df16:	1821      	adds	r1, r4, r0
 800df18:	428a      	cmp	r2, r1
 800df1a:	bf04      	itt	eq
 800df1c:	6811      	ldreq	r1, [r2, #0]
 800df1e:	6852      	ldreq	r2, [r2, #4]
 800df20:	6062      	str	r2, [r4, #4]
 800df22:	bf04      	itt	eq
 800df24:	1809      	addeq	r1, r1, r0
 800df26:	6021      	streq	r1, [r4, #0]
 800df28:	605c      	str	r4, [r3, #4]
 800df2a:	e7c7      	b.n	800debc <_free_r+0x24>
 800df2c:	bd38      	pop	{r3, r4, r5, pc}
 800df2e:	bf00      	nop
 800df30:	20001274 	.word	0x20001274

0800df34 <_malloc_r>:
 800df34:	b570      	push	{r4, r5, r6, lr}
 800df36:	1ccd      	adds	r5, r1, #3
 800df38:	f025 0503 	bic.w	r5, r5, #3
 800df3c:	3508      	adds	r5, #8
 800df3e:	2d0c      	cmp	r5, #12
 800df40:	bf38      	it	cc
 800df42:	250c      	movcc	r5, #12
 800df44:	2d00      	cmp	r5, #0
 800df46:	4606      	mov	r6, r0
 800df48:	db01      	blt.n	800df4e <_malloc_r+0x1a>
 800df4a:	42a9      	cmp	r1, r5
 800df4c:	d903      	bls.n	800df56 <_malloc_r+0x22>
 800df4e:	230c      	movs	r3, #12
 800df50:	6033      	str	r3, [r6, #0]
 800df52:	2000      	movs	r0, #0
 800df54:	bd70      	pop	{r4, r5, r6, pc}
 800df56:	f000 fa6e 	bl	800e436 <__malloc_lock>
 800df5a:	4a21      	ldr	r2, [pc, #132]	; (800dfe0 <_malloc_r+0xac>)
 800df5c:	6814      	ldr	r4, [r2, #0]
 800df5e:	4621      	mov	r1, r4
 800df60:	b991      	cbnz	r1, 800df88 <_malloc_r+0x54>
 800df62:	4c20      	ldr	r4, [pc, #128]	; (800dfe4 <_malloc_r+0xb0>)
 800df64:	6823      	ldr	r3, [r4, #0]
 800df66:	b91b      	cbnz	r3, 800df70 <_malloc_r+0x3c>
 800df68:	4630      	mov	r0, r6
 800df6a:	f000 f98f 	bl	800e28c <_sbrk_r>
 800df6e:	6020      	str	r0, [r4, #0]
 800df70:	4629      	mov	r1, r5
 800df72:	4630      	mov	r0, r6
 800df74:	f000 f98a 	bl	800e28c <_sbrk_r>
 800df78:	1c43      	adds	r3, r0, #1
 800df7a:	d124      	bne.n	800dfc6 <_malloc_r+0x92>
 800df7c:	230c      	movs	r3, #12
 800df7e:	6033      	str	r3, [r6, #0]
 800df80:	4630      	mov	r0, r6
 800df82:	f000 fa59 	bl	800e438 <__malloc_unlock>
 800df86:	e7e4      	b.n	800df52 <_malloc_r+0x1e>
 800df88:	680b      	ldr	r3, [r1, #0]
 800df8a:	1b5b      	subs	r3, r3, r5
 800df8c:	d418      	bmi.n	800dfc0 <_malloc_r+0x8c>
 800df8e:	2b0b      	cmp	r3, #11
 800df90:	d90f      	bls.n	800dfb2 <_malloc_r+0x7e>
 800df92:	600b      	str	r3, [r1, #0]
 800df94:	50cd      	str	r5, [r1, r3]
 800df96:	18cc      	adds	r4, r1, r3
 800df98:	4630      	mov	r0, r6
 800df9a:	f000 fa4d 	bl	800e438 <__malloc_unlock>
 800df9e:	f104 000b 	add.w	r0, r4, #11
 800dfa2:	1d23      	adds	r3, r4, #4
 800dfa4:	f020 0007 	bic.w	r0, r0, #7
 800dfa8:	1ac3      	subs	r3, r0, r3
 800dfaa:	d0d3      	beq.n	800df54 <_malloc_r+0x20>
 800dfac:	425a      	negs	r2, r3
 800dfae:	50e2      	str	r2, [r4, r3]
 800dfb0:	e7d0      	b.n	800df54 <_malloc_r+0x20>
 800dfb2:	428c      	cmp	r4, r1
 800dfb4:	684b      	ldr	r3, [r1, #4]
 800dfb6:	bf16      	itet	ne
 800dfb8:	6063      	strne	r3, [r4, #4]
 800dfba:	6013      	streq	r3, [r2, #0]
 800dfbc:	460c      	movne	r4, r1
 800dfbe:	e7eb      	b.n	800df98 <_malloc_r+0x64>
 800dfc0:	460c      	mov	r4, r1
 800dfc2:	6849      	ldr	r1, [r1, #4]
 800dfc4:	e7cc      	b.n	800df60 <_malloc_r+0x2c>
 800dfc6:	1cc4      	adds	r4, r0, #3
 800dfc8:	f024 0403 	bic.w	r4, r4, #3
 800dfcc:	42a0      	cmp	r0, r4
 800dfce:	d005      	beq.n	800dfdc <_malloc_r+0xa8>
 800dfd0:	1a21      	subs	r1, r4, r0
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	f000 f95a 	bl	800e28c <_sbrk_r>
 800dfd8:	3001      	adds	r0, #1
 800dfda:	d0cf      	beq.n	800df7c <_malloc_r+0x48>
 800dfdc:	6025      	str	r5, [r4, #0]
 800dfde:	e7db      	b.n	800df98 <_malloc_r+0x64>
 800dfe0:	20001274 	.word	0x20001274
 800dfe4:	20001278 	.word	0x20001278

0800dfe8 <__ssputs_r>:
 800dfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfec:	688e      	ldr	r6, [r1, #8]
 800dfee:	429e      	cmp	r6, r3
 800dff0:	4682      	mov	sl, r0
 800dff2:	460c      	mov	r4, r1
 800dff4:	4690      	mov	r8, r2
 800dff6:	4699      	mov	r9, r3
 800dff8:	d837      	bhi.n	800e06a <__ssputs_r+0x82>
 800dffa:	898a      	ldrh	r2, [r1, #12]
 800dffc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e000:	d031      	beq.n	800e066 <__ssputs_r+0x7e>
 800e002:	6825      	ldr	r5, [r4, #0]
 800e004:	6909      	ldr	r1, [r1, #16]
 800e006:	1a6f      	subs	r7, r5, r1
 800e008:	6965      	ldr	r5, [r4, #20]
 800e00a:	2302      	movs	r3, #2
 800e00c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e010:	fb95 f5f3 	sdiv	r5, r5, r3
 800e014:	f109 0301 	add.w	r3, r9, #1
 800e018:	443b      	add	r3, r7
 800e01a:	429d      	cmp	r5, r3
 800e01c:	bf38      	it	cc
 800e01e:	461d      	movcc	r5, r3
 800e020:	0553      	lsls	r3, r2, #21
 800e022:	d530      	bpl.n	800e086 <__ssputs_r+0x9e>
 800e024:	4629      	mov	r1, r5
 800e026:	f7ff ff85 	bl	800df34 <_malloc_r>
 800e02a:	4606      	mov	r6, r0
 800e02c:	b950      	cbnz	r0, 800e044 <__ssputs_r+0x5c>
 800e02e:	230c      	movs	r3, #12
 800e030:	f8ca 3000 	str.w	r3, [sl]
 800e034:	89a3      	ldrh	r3, [r4, #12]
 800e036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e03a:	81a3      	strh	r3, [r4, #12]
 800e03c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e044:	463a      	mov	r2, r7
 800e046:	6921      	ldr	r1, [r4, #16]
 800e048:	f7ff fc32 	bl	800d8b0 <memcpy>
 800e04c:	89a3      	ldrh	r3, [r4, #12]
 800e04e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e056:	81a3      	strh	r3, [r4, #12]
 800e058:	6126      	str	r6, [r4, #16]
 800e05a:	6165      	str	r5, [r4, #20]
 800e05c:	443e      	add	r6, r7
 800e05e:	1bed      	subs	r5, r5, r7
 800e060:	6026      	str	r6, [r4, #0]
 800e062:	60a5      	str	r5, [r4, #8]
 800e064:	464e      	mov	r6, r9
 800e066:	454e      	cmp	r6, r9
 800e068:	d900      	bls.n	800e06c <__ssputs_r+0x84>
 800e06a:	464e      	mov	r6, r9
 800e06c:	4632      	mov	r2, r6
 800e06e:	4641      	mov	r1, r8
 800e070:	6820      	ldr	r0, [r4, #0]
 800e072:	f000 f9c7 	bl	800e404 <memmove>
 800e076:	68a3      	ldr	r3, [r4, #8]
 800e078:	1b9b      	subs	r3, r3, r6
 800e07a:	60a3      	str	r3, [r4, #8]
 800e07c:	6823      	ldr	r3, [r4, #0]
 800e07e:	441e      	add	r6, r3
 800e080:	6026      	str	r6, [r4, #0]
 800e082:	2000      	movs	r0, #0
 800e084:	e7dc      	b.n	800e040 <__ssputs_r+0x58>
 800e086:	462a      	mov	r2, r5
 800e088:	f000 f9d7 	bl	800e43a <_realloc_r>
 800e08c:	4606      	mov	r6, r0
 800e08e:	2800      	cmp	r0, #0
 800e090:	d1e2      	bne.n	800e058 <__ssputs_r+0x70>
 800e092:	6921      	ldr	r1, [r4, #16]
 800e094:	4650      	mov	r0, sl
 800e096:	f7ff feff 	bl	800de98 <_free_r>
 800e09a:	e7c8      	b.n	800e02e <__ssputs_r+0x46>

0800e09c <_svfiprintf_r>:
 800e09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0a0:	461d      	mov	r5, r3
 800e0a2:	898b      	ldrh	r3, [r1, #12]
 800e0a4:	061f      	lsls	r7, r3, #24
 800e0a6:	b09d      	sub	sp, #116	; 0x74
 800e0a8:	4680      	mov	r8, r0
 800e0aa:	460c      	mov	r4, r1
 800e0ac:	4616      	mov	r6, r2
 800e0ae:	d50f      	bpl.n	800e0d0 <_svfiprintf_r+0x34>
 800e0b0:	690b      	ldr	r3, [r1, #16]
 800e0b2:	b96b      	cbnz	r3, 800e0d0 <_svfiprintf_r+0x34>
 800e0b4:	2140      	movs	r1, #64	; 0x40
 800e0b6:	f7ff ff3d 	bl	800df34 <_malloc_r>
 800e0ba:	6020      	str	r0, [r4, #0]
 800e0bc:	6120      	str	r0, [r4, #16]
 800e0be:	b928      	cbnz	r0, 800e0cc <_svfiprintf_r+0x30>
 800e0c0:	230c      	movs	r3, #12
 800e0c2:	f8c8 3000 	str.w	r3, [r8]
 800e0c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e0ca:	e0c8      	b.n	800e25e <_svfiprintf_r+0x1c2>
 800e0cc:	2340      	movs	r3, #64	; 0x40
 800e0ce:	6163      	str	r3, [r4, #20]
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	9309      	str	r3, [sp, #36]	; 0x24
 800e0d4:	2320      	movs	r3, #32
 800e0d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0da:	2330      	movs	r3, #48	; 0x30
 800e0dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0e0:	9503      	str	r5, [sp, #12]
 800e0e2:	f04f 0b01 	mov.w	fp, #1
 800e0e6:	4637      	mov	r7, r6
 800e0e8:	463d      	mov	r5, r7
 800e0ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e0ee:	b10b      	cbz	r3, 800e0f4 <_svfiprintf_r+0x58>
 800e0f0:	2b25      	cmp	r3, #37	; 0x25
 800e0f2:	d13e      	bne.n	800e172 <_svfiprintf_r+0xd6>
 800e0f4:	ebb7 0a06 	subs.w	sl, r7, r6
 800e0f8:	d00b      	beq.n	800e112 <_svfiprintf_r+0x76>
 800e0fa:	4653      	mov	r3, sl
 800e0fc:	4632      	mov	r2, r6
 800e0fe:	4621      	mov	r1, r4
 800e100:	4640      	mov	r0, r8
 800e102:	f7ff ff71 	bl	800dfe8 <__ssputs_r>
 800e106:	3001      	adds	r0, #1
 800e108:	f000 80a4 	beq.w	800e254 <_svfiprintf_r+0x1b8>
 800e10c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e10e:	4453      	add	r3, sl
 800e110:	9309      	str	r3, [sp, #36]	; 0x24
 800e112:	783b      	ldrb	r3, [r7, #0]
 800e114:	2b00      	cmp	r3, #0
 800e116:	f000 809d 	beq.w	800e254 <_svfiprintf_r+0x1b8>
 800e11a:	2300      	movs	r3, #0
 800e11c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e120:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e124:	9304      	str	r3, [sp, #16]
 800e126:	9307      	str	r3, [sp, #28]
 800e128:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e12c:	931a      	str	r3, [sp, #104]	; 0x68
 800e12e:	462f      	mov	r7, r5
 800e130:	2205      	movs	r2, #5
 800e132:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e136:	4850      	ldr	r0, [pc, #320]	; (800e278 <_svfiprintf_r+0x1dc>)
 800e138:	f7f2 f87a 	bl	8000230 <memchr>
 800e13c:	9b04      	ldr	r3, [sp, #16]
 800e13e:	b9d0      	cbnz	r0, 800e176 <_svfiprintf_r+0xda>
 800e140:	06d9      	lsls	r1, r3, #27
 800e142:	bf44      	itt	mi
 800e144:	2220      	movmi	r2, #32
 800e146:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e14a:	071a      	lsls	r2, r3, #28
 800e14c:	bf44      	itt	mi
 800e14e:	222b      	movmi	r2, #43	; 0x2b
 800e150:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e154:	782a      	ldrb	r2, [r5, #0]
 800e156:	2a2a      	cmp	r2, #42	; 0x2a
 800e158:	d015      	beq.n	800e186 <_svfiprintf_r+0xea>
 800e15a:	9a07      	ldr	r2, [sp, #28]
 800e15c:	462f      	mov	r7, r5
 800e15e:	2000      	movs	r0, #0
 800e160:	250a      	movs	r5, #10
 800e162:	4639      	mov	r1, r7
 800e164:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e168:	3b30      	subs	r3, #48	; 0x30
 800e16a:	2b09      	cmp	r3, #9
 800e16c:	d94d      	bls.n	800e20a <_svfiprintf_r+0x16e>
 800e16e:	b1b8      	cbz	r0, 800e1a0 <_svfiprintf_r+0x104>
 800e170:	e00f      	b.n	800e192 <_svfiprintf_r+0xf6>
 800e172:	462f      	mov	r7, r5
 800e174:	e7b8      	b.n	800e0e8 <_svfiprintf_r+0x4c>
 800e176:	4a40      	ldr	r2, [pc, #256]	; (800e278 <_svfiprintf_r+0x1dc>)
 800e178:	1a80      	subs	r0, r0, r2
 800e17a:	fa0b f000 	lsl.w	r0, fp, r0
 800e17e:	4318      	orrs	r0, r3
 800e180:	9004      	str	r0, [sp, #16]
 800e182:	463d      	mov	r5, r7
 800e184:	e7d3      	b.n	800e12e <_svfiprintf_r+0x92>
 800e186:	9a03      	ldr	r2, [sp, #12]
 800e188:	1d11      	adds	r1, r2, #4
 800e18a:	6812      	ldr	r2, [r2, #0]
 800e18c:	9103      	str	r1, [sp, #12]
 800e18e:	2a00      	cmp	r2, #0
 800e190:	db01      	blt.n	800e196 <_svfiprintf_r+0xfa>
 800e192:	9207      	str	r2, [sp, #28]
 800e194:	e004      	b.n	800e1a0 <_svfiprintf_r+0x104>
 800e196:	4252      	negs	r2, r2
 800e198:	f043 0302 	orr.w	r3, r3, #2
 800e19c:	9207      	str	r2, [sp, #28]
 800e19e:	9304      	str	r3, [sp, #16]
 800e1a0:	783b      	ldrb	r3, [r7, #0]
 800e1a2:	2b2e      	cmp	r3, #46	; 0x2e
 800e1a4:	d10c      	bne.n	800e1c0 <_svfiprintf_r+0x124>
 800e1a6:	787b      	ldrb	r3, [r7, #1]
 800e1a8:	2b2a      	cmp	r3, #42	; 0x2a
 800e1aa:	d133      	bne.n	800e214 <_svfiprintf_r+0x178>
 800e1ac:	9b03      	ldr	r3, [sp, #12]
 800e1ae:	1d1a      	adds	r2, r3, #4
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	9203      	str	r2, [sp, #12]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	bfb8      	it	lt
 800e1b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e1bc:	3702      	adds	r7, #2
 800e1be:	9305      	str	r3, [sp, #20]
 800e1c0:	4d2e      	ldr	r5, [pc, #184]	; (800e27c <_svfiprintf_r+0x1e0>)
 800e1c2:	7839      	ldrb	r1, [r7, #0]
 800e1c4:	2203      	movs	r2, #3
 800e1c6:	4628      	mov	r0, r5
 800e1c8:	f7f2 f832 	bl	8000230 <memchr>
 800e1cc:	b138      	cbz	r0, 800e1de <_svfiprintf_r+0x142>
 800e1ce:	2340      	movs	r3, #64	; 0x40
 800e1d0:	1b40      	subs	r0, r0, r5
 800e1d2:	fa03 f000 	lsl.w	r0, r3, r0
 800e1d6:	9b04      	ldr	r3, [sp, #16]
 800e1d8:	4303      	orrs	r3, r0
 800e1da:	3701      	adds	r7, #1
 800e1dc:	9304      	str	r3, [sp, #16]
 800e1de:	7839      	ldrb	r1, [r7, #0]
 800e1e0:	4827      	ldr	r0, [pc, #156]	; (800e280 <_svfiprintf_r+0x1e4>)
 800e1e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1e6:	2206      	movs	r2, #6
 800e1e8:	1c7e      	adds	r6, r7, #1
 800e1ea:	f7f2 f821 	bl	8000230 <memchr>
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d038      	beq.n	800e264 <_svfiprintf_r+0x1c8>
 800e1f2:	4b24      	ldr	r3, [pc, #144]	; (800e284 <_svfiprintf_r+0x1e8>)
 800e1f4:	bb13      	cbnz	r3, 800e23c <_svfiprintf_r+0x1a0>
 800e1f6:	9b03      	ldr	r3, [sp, #12]
 800e1f8:	3307      	adds	r3, #7
 800e1fa:	f023 0307 	bic.w	r3, r3, #7
 800e1fe:	3308      	adds	r3, #8
 800e200:	9303      	str	r3, [sp, #12]
 800e202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e204:	444b      	add	r3, r9
 800e206:	9309      	str	r3, [sp, #36]	; 0x24
 800e208:	e76d      	b.n	800e0e6 <_svfiprintf_r+0x4a>
 800e20a:	fb05 3202 	mla	r2, r5, r2, r3
 800e20e:	2001      	movs	r0, #1
 800e210:	460f      	mov	r7, r1
 800e212:	e7a6      	b.n	800e162 <_svfiprintf_r+0xc6>
 800e214:	2300      	movs	r3, #0
 800e216:	3701      	adds	r7, #1
 800e218:	9305      	str	r3, [sp, #20]
 800e21a:	4619      	mov	r1, r3
 800e21c:	250a      	movs	r5, #10
 800e21e:	4638      	mov	r0, r7
 800e220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e224:	3a30      	subs	r2, #48	; 0x30
 800e226:	2a09      	cmp	r2, #9
 800e228:	d903      	bls.n	800e232 <_svfiprintf_r+0x196>
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d0c8      	beq.n	800e1c0 <_svfiprintf_r+0x124>
 800e22e:	9105      	str	r1, [sp, #20]
 800e230:	e7c6      	b.n	800e1c0 <_svfiprintf_r+0x124>
 800e232:	fb05 2101 	mla	r1, r5, r1, r2
 800e236:	2301      	movs	r3, #1
 800e238:	4607      	mov	r7, r0
 800e23a:	e7f0      	b.n	800e21e <_svfiprintf_r+0x182>
 800e23c:	ab03      	add	r3, sp, #12
 800e23e:	9300      	str	r3, [sp, #0]
 800e240:	4622      	mov	r2, r4
 800e242:	4b11      	ldr	r3, [pc, #68]	; (800e288 <_svfiprintf_r+0x1ec>)
 800e244:	a904      	add	r1, sp, #16
 800e246:	4640      	mov	r0, r8
 800e248:	f7fd fdc8 	bl	800bddc <_printf_float>
 800e24c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e250:	4681      	mov	r9, r0
 800e252:	d1d6      	bne.n	800e202 <_svfiprintf_r+0x166>
 800e254:	89a3      	ldrh	r3, [r4, #12]
 800e256:	065b      	lsls	r3, r3, #25
 800e258:	f53f af35 	bmi.w	800e0c6 <_svfiprintf_r+0x2a>
 800e25c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e25e:	b01d      	add	sp, #116	; 0x74
 800e260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e264:	ab03      	add	r3, sp, #12
 800e266:	9300      	str	r3, [sp, #0]
 800e268:	4622      	mov	r2, r4
 800e26a:	4b07      	ldr	r3, [pc, #28]	; (800e288 <_svfiprintf_r+0x1ec>)
 800e26c:	a904      	add	r1, sp, #16
 800e26e:	4640      	mov	r0, r8
 800e270:	f7fe f86a 	bl	800c348 <_printf_i>
 800e274:	e7ea      	b.n	800e24c <_svfiprintf_r+0x1b0>
 800e276:	bf00      	nop
 800e278:	0800ed34 	.word	0x0800ed34
 800e27c:	0800ed3a 	.word	0x0800ed3a
 800e280:	0800ed3e 	.word	0x0800ed3e
 800e284:	0800bddd 	.word	0x0800bddd
 800e288:	0800dfe9 	.word	0x0800dfe9

0800e28c <_sbrk_r>:
 800e28c:	b538      	push	{r3, r4, r5, lr}
 800e28e:	4c06      	ldr	r4, [pc, #24]	; (800e2a8 <_sbrk_r+0x1c>)
 800e290:	2300      	movs	r3, #0
 800e292:	4605      	mov	r5, r0
 800e294:	4608      	mov	r0, r1
 800e296:	6023      	str	r3, [r4, #0]
 800e298:	f7f6 fda0 	bl	8004ddc <_sbrk>
 800e29c:	1c43      	adds	r3, r0, #1
 800e29e:	d102      	bne.n	800e2a6 <_sbrk_r+0x1a>
 800e2a0:	6823      	ldr	r3, [r4, #0]
 800e2a2:	b103      	cbz	r3, 800e2a6 <_sbrk_r+0x1a>
 800e2a4:	602b      	str	r3, [r5, #0]
 800e2a6:	bd38      	pop	{r3, r4, r5, pc}
 800e2a8:	200016dc 	.word	0x200016dc

0800e2ac <__sread>:
 800e2ac:	b510      	push	{r4, lr}
 800e2ae:	460c      	mov	r4, r1
 800e2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2b4:	f000 f8e8 	bl	800e488 <_read_r>
 800e2b8:	2800      	cmp	r0, #0
 800e2ba:	bfab      	itete	ge
 800e2bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e2be:	89a3      	ldrhlt	r3, [r4, #12]
 800e2c0:	181b      	addge	r3, r3, r0
 800e2c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e2c6:	bfac      	ite	ge
 800e2c8:	6563      	strge	r3, [r4, #84]	; 0x54
 800e2ca:	81a3      	strhlt	r3, [r4, #12]
 800e2cc:	bd10      	pop	{r4, pc}

0800e2ce <__swrite>:
 800e2ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d2:	461f      	mov	r7, r3
 800e2d4:	898b      	ldrh	r3, [r1, #12]
 800e2d6:	05db      	lsls	r3, r3, #23
 800e2d8:	4605      	mov	r5, r0
 800e2da:	460c      	mov	r4, r1
 800e2dc:	4616      	mov	r6, r2
 800e2de:	d505      	bpl.n	800e2ec <__swrite+0x1e>
 800e2e0:	2302      	movs	r3, #2
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2e8:	f000 f868 	bl	800e3bc <_lseek_r>
 800e2ec:	89a3      	ldrh	r3, [r4, #12]
 800e2ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e2f6:	81a3      	strh	r3, [r4, #12]
 800e2f8:	4632      	mov	r2, r6
 800e2fa:	463b      	mov	r3, r7
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e302:	f000 b817 	b.w	800e334 <_write_r>

0800e306 <__sseek>:
 800e306:	b510      	push	{r4, lr}
 800e308:	460c      	mov	r4, r1
 800e30a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e30e:	f000 f855 	bl	800e3bc <_lseek_r>
 800e312:	1c43      	adds	r3, r0, #1
 800e314:	89a3      	ldrh	r3, [r4, #12]
 800e316:	bf15      	itete	ne
 800e318:	6560      	strne	r0, [r4, #84]	; 0x54
 800e31a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e31e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e322:	81a3      	strheq	r3, [r4, #12]
 800e324:	bf18      	it	ne
 800e326:	81a3      	strhne	r3, [r4, #12]
 800e328:	bd10      	pop	{r4, pc}

0800e32a <__sclose>:
 800e32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e32e:	f000 b813 	b.w	800e358 <_close_r>
	...

0800e334 <_write_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	4c07      	ldr	r4, [pc, #28]	; (800e354 <_write_r+0x20>)
 800e338:	4605      	mov	r5, r0
 800e33a:	4608      	mov	r0, r1
 800e33c:	4611      	mov	r1, r2
 800e33e:	2200      	movs	r2, #0
 800e340:	6022      	str	r2, [r4, #0]
 800e342:	461a      	mov	r2, r3
 800e344:	f7f6 f959 	bl	80045fa <_write>
 800e348:	1c43      	adds	r3, r0, #1
 800e34a:	d102      	bne.n	800e352 <_write_r+0x1e>
 800e34c:	6823      	ldr	r3, [r4, #0]
 800e34e:	b103      	cbz	r3, 800e352 <_write_r+0x1e>
 800e350:	602b      	str	r3, [r5, #0]
 800e352:	bd38      	pop	{r3, r4, r5, pc}
 800e354:	200016dc 	.word	0x200016dc

0800e358 <_close_r>:
 800e358:	b538      	push	{r3, r4, r5, lr}
 800e35a:	4c06      	ldr	r4, [pc, #24]	; (800e374 <_close_r+0x1c>)
 800e35c:	2300      	movs	r3, #0
 800e35e:	4605      	mov	r5, r0
 800e360:	4608      	mov	r0, r1
 800e362:	6023      	str	r3, [r4, #0]
 800e364:	f7f6 fd05 	bl	8004d72 <_close>
 800e368:	1c43      	adds	r3, r0, #1
 800e36a:	d102      	bne.n	800e372 <_close_r+0x1a>
 800e36c:	6823      	ldr	r3, [r4, #0]
 800e36e:	b103      	cbz	r3, 800e372 <_close_r+0x1a>
 800e370:	602b      	str	r3, [r5, #0]
 800e372:	bd38      	pop	{r3, r4, r5, pc}
 800e374:	200016dc 	.word	0x200016dc

0800e378 <_fstat_r>:
 800e378:	b538      	push	{r3, r4, r5, lr}
 800e37a:	4c07      	ldr	r4, [pc, #28]	; (800e398 <_fstat_r+0x20>)
 800e37c:	2300      	movs	r3, #0
 800e37e:	4605      	mov	r5, r0
 800e380:	4608      	mov	r0, r1
 800e382:	4611      	mov	r1, r2
 800e384:	6023      	str	r3, [r4, #0]
 800e386:	f7f6 fd00 	bl	8004d8a <_fstat>
 800e38a:	1c43      	adds	r3, r0, #1
 800e38c:	d102      	bne.n	800e394 <_fstat_r+0x1c>
 800e38e:	6823      	ldr	r3, [r4, #0]
 800e390:	b103      	cbz	r3, 800e394 <_fstat_r+0x1c>
 800e392:	602b      	str	r3, [r5, #0]
 800e394:	bd38      	pop	{r3, r4, r5, pc}
 800e396:	bf00      	nop
 800e398:	200016dc 	.word	0x200016dc

0800e39c <_isatty_r>:
 800e39c:	b538      	push	{r3, r4, r5, lr}
 800e39e:	4c06      	ldr	r4, [pc, #24]	; (800e3b8 <_isatty_r+0x1c>)
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	4605      	mov	r5, r0
 800e3a4:	4608      	mov	r0, r1
 800e3a6:	6023      	str	r3, [r4, #0]
 800e3a8:	f7f6 fcff 	bl	8004daa <_isatty>
 800e3ac:	1c43      	adds	r3, r0, #1
 800e3ae:	d102      	bne.n	800e3b6 <_isatty_r+0x1a>
 800e3b0:	6823      	ldr	r3, [r4, #0]
 800e3b2:	b103      	cbz	r3, 800e3b6 <_isatty_r+0x1a>
 800e3b4:	602b      	str	r3, [r5, #0]
 800e3b6:	bd38      	pop	{r3, r4, r5, pc}
 800e3b8:	200016dc 	.word	0x200016dc

0800e3bc <_lseek_r>:
 800e3bc:	b538      	push	{r3, r4, r5, lr}
 800e3be:	4c07      	ldr	r4, [pc, #28]	; (800e3dc <_lseek_r+0x20>)
 800e3c0:	4605      	mov	r5, r0
 800e3c2:	4608      	mov	r0, r1
 800e3c4:	4611      	mov	r1, r2
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	6022      	str	r2, [r4, #0]
 800e3ca:	461a      	mov	r2, r3
 800e3cc:	f7f6 fcf8 	bl	8004dc0 <_lseek>
 800e3d0:	1c43      	adds	r3, r0, #1
 800e3d2:	d102      	bne.n	800e3da <_lseek_r+0x1e>
 800e3d4:	6823      	ldr	r3, [r4, #0]
 800e3d6:	b103      	cbz	r3, 800e3da <_lseek_r+0x1e>
 800e3d8:	602b      	str	r3, [r5, #0]
 800e3da:	bd38      	pop	{r3, r4, r5, pc}
 800e3dc:	200016dc 	.word	0x200016dc

0800e3e0 <__ascii_mbtowc>:
 800e3e0:	b082      	sub	sp, #8
 800e3e2:	b901      	cbnz	r1, 800e3e6 <__ascii_mbtowc+0x6>
 800e3e4:	a901      	add	r1, sp, #4
 800e3e6:	b142      	cbz	r2, 800e3fa <__ascii_mbtowc+0x1a>
 800e3e8:	b14b      	cbz	r3, 800e3fe <__ascii_mbtowc+0x1e>
 800e3ea:	7813      	ldrb	r3, [r2, #0]
 800e3ec:	600b      	str	r3, [r1, #0]
 800e3ee:	7812      	ldrb	r2, [r2, #0]
 800e3f0:	1c10      	adds	r0, r2, #0
 800e3f2:	bf18      	it	ne
 800e3f4:	2001      	movne	r0, #1
 800e3f6:	b002      	add	sp, #8
 800e3f8:	4770      	bx	lr
 800e3fa:	4610      	mov	r0, r2
 800e3fc:	e7fb      	b.n	800e3f6 <__ascii_mbtowc+0x16>
 800e3fe:	f06f 0001 	mvn.w	r0, #1
 800e402:	e7f8      	b.n	800e3f6 <__ascii_mbtowc+0x16>

0800e404 <memmove>:
 800e404:	4288      	cmp	r0, r1
 800e406:	b510      	push	{r4, lr}
 800e408:	eb01 0302 	add.w	r3, r1, r2
 800e40c:	d807      	bhi.n	800e41e <memmove+0x1a>
 800e40e:	1e42      	subs	r2, r0, #1
 800e410:	4299      	cmp	r1, r3
 800e412:	d00a      	beq.n	800e42a <memmove+0x26>
 800e414:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e418:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e41c:	e7f8      	b.n	800e410 <memmove+0xc>
 800e41e:	4283      	cmp	r3, r0
 800e420:	d9f5      	bls.n	800e40e <memmove+0xa>
 800e422:	1881      	adds	r1, r0, r2
 800e424:	1ad2      	subs	r2, r2, r3
 800e426:	42d3      	cmn	r3, r2
 800e428:	d100      	bne.n	800e42c <memmove+0x28>
 800e42a:	bd10      	pop	{r4, pc}
 800e42c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e430:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e434:	e7f7      	b.n	800e426 <memmove+0x22>

0800e436 <__malloc_lock>:
 800e436:	4770      	bx	lr

0800e438 <__malloc_unlock>:
 800e438:	4770      	bx	lr

0800e43a <_realloc_r>:
 800e43a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43c:	4607      	mov	r7, r0
 800e43e:	4614      	mov	r4, r2
 800e440:	460e      	mov	r6, r1
 800e442:	b921      	cbnz	r1, 800e44e <_realloc_r+0x14>
 800e444:	4611      	mov	r1, r2
 800e446:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e44a:	f7ff bd73 	b.w	800df34 <_malloc_r>
 800e44e:	b922      	cbnz	r2, 800e45a <_realloc_r+0x20>
 800e450:	f7ff fd22 	bl	800de98 <_free_r>
 800e454:	4625      	mov	r5, r4
 800e456:	4628      	mov	r0, r5
 800e458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e45a:	f000 f834 	bl	800e4c6 <_malloc_usable_size_r>
 800e45e:	42a0      	cmp	r0, r4
 800e460:	d20f      	bcs.n	800e482 <_realloc_r+0x48>
 800e462:	4621      	mov	r1, r4
 800e464:	4638      	mov	r0, r7
 800e466:	f7ff fd65 	bl	800df34 <_malloc_r>
 800e46a:	4605      	mov	r5, r0
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d0f2      	beq.n	800e456 <_realloc_r+0x1c>
 800e470:	4631      	mov	r1, r6
 800e472:	4622      	mov	r2, r4
 800e474:	f7ff fa1c 	bl	800d8b0 <memcpy>
 800e478:	4631      	mov	r1, r6
 800e47a:	4638      	mov	r0, r7
 800e47c:	f7ff fd0c 	bl	800de98 <_free_r>
 800e480:	e7e9      	b.n	800e456 <_realloc_r+0x1c>
 800e482:	4635      	mov	r5, r6
 800e484:	e7e7      	b.n	800e456 <_realloc_r+0x1c>
	...

0800e488 <_read_r>:
 800e488:	b538      	push	{r3, r4, r5, lr}
 800e48a:	4c07      	ldr	r4, [pc, #28]	; (800e4a8 <_read_r+0x20>)
 800e48c:	4605      	mov	r5, r0
 800e48e:	4608      	mov	r0, r1
 800e490:	4611      	mov	r1, r2
 800e492:	2200      	movs	r2, #0
 800e494:	6022      	str	r2, [r4, #0]
 800e496:	461a      	mov	r2, r3
 800e498:	f7f6 fc4e 	bl	8004d38 <_read>
 800e49c:	1c43      	adds	r3, r0, #1
 800e49e:	d102      	bne.n	800e4a6 <_read_r+0x1e>
 800e4a0:	6823      	ldr	r3, [r4, #0]
 800e4a2:	b103      	cbz	r3, 800e4a6 <_read_r+0x1e>
 800e4a4:	602b      	str	r3, [r5, #0]
 800e4a6:	bd38      	pop	{r3, r4, r5, pc}
 800e4a8:	200016dc 	.word	0x200016dc

0800e4ac <__ascii_wctomb>:
 800e4ac:	b149      	cbz	r1, 800e4c2 <__ascii_wctomb+0x16>
 800e4ae:	2aff      	cmp	r2, #255	; 0xff
 800e4b0:	bf85      	ittet	hi
 800e4b2:	238a      	movhi	r3, #138	; 0x8a
 800e4b4:	6003      	strhi	r3, [r0, #0]
 800e4b6:	700a      	strbls	r2, [r1, #0]
 800e4b8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e4bc:	bf98      	it	ls
 800e4be:	2001      	movls	r0, #1
 800e4c0:	4770      	bx	lr
 800e4c2:	4608      	mov	r0, r1
 800e4c4:	4770      	bx	lr

0800e4c6 <_malloc_usable_size_r>:
 800e4c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4ca:	1f18      	subs	r0, r3, #4
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	bfbc      	itt	lt
 800e4d0:	580b      	ldrlt	r3, [r1, r0]
 800e4d2:	18c0      	addlt	r0, r0, r3
 800e4d4:	4770      	bx	lr
	...

0800e4d8 <_init>:
 800e4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4da:	bf00      	nop
 800e4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4de:	bc08      	pop	{r3}
 800e4e0:	469e      	mov	lr, r3
 800e4e2:	4770      	bx	lr

0800e4e4 <_fini>:
 800e4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4e6:	bf00      	nop
 800e4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ea:	bc08      	pop	{r3}
 800e4ec:	469e      	mov	lr, r3
 800e4ee:	4770      	bx	lr
