; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = icmp slt i32 %12, 512, !dbg !14
  %.frozen = freeze i32 %12, !dbg !15
  %14 = sdiv i32 %.frozen, 16, !dbg !15
  %15 = srem i32 %14, 8, !dbg !16
  %16 = mul i32 %14, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %16, !dbg !17
  %.frozen1 = freeze i32 %12, !dbg !18
  %17 = sdiv i32 %.frozen1, 128, !dbg !18
  %18 = icmp slt i32 %15, 4, !dbg !19
  %19 = icmp slt i32 %15, 2, !dbg !20
  %20 = mul i32 %17, 128, !dbg !21
  %srem.decomposed = sub i32 %.frozen1, %20, !dbg !21
  %21 = shl nsw i32 %17, 5, !dbg !22
  %22 = add nsw i32 %21, %srem.decomposed, !dbg !23
  %23 = sext i32 %22 to i64, !dbg !24
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !24
  %25 = and i1 %13, %19, !dbg !25
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %24, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #1, !dbg !26
  %27 = extractvalue { i32, i32 } %26, 0, !dbg !26
  %28 = extractvalue { i32, i32 } %26, 1, !dbg !26
  %29 = bitcast i32 %27 to float, !dbg !26
  %30 = bitcast i32 %28 to float, !dbg !26
  %31 = and i32 %15, -2, !dbg !27
  %32 = icmp eq i32 %31, 2, !dbg !27
  %33 = shl nsw i32 %15, 4, !dbg !28
  %34 = add nsw i32 %21, %.decomposed, !dbg !28
  %35 = add nsw i32 %34, -32, !dbg !29
  %36 = add nsw i32 %35, %33, !dbg !30
  %37 = sext i32 %36 to i64, !dbg !31
  %38 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !31
  %39 = and i1 %13, %32, !dbg !32
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %38, i1 %39, i32 0, i1 %39, i32 0, i1 %39) #1, !dbg !33
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !33
  %42 = extractvalue { i32, i32 } %40, 1, !dbg !33
  %43 = bitcast i32 %41 to float, !dbg !33
  %44 = bitcast i32 %42 to float, !dbg !33
  %45 = fsub float 0.000000e+00, %43, !dbg !34
  %46 = fsub float 0.000000e+00, %44, !dbg !34
  %47 = fmul float %45, 0x3FF7154760000000, !dbg !38
  %48 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %47) #1, !dbg !38
  %49 = fmul float %46, 0x3FF7154760000000, !dbg !38
  %50 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %49) #1, !dbg !38
  %51 = fadd float %48, 1.000000e+00, !dbg !39
  %52 = fadd float %50, 1.000000e+00, !dbg !39
  %53 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %51) #1, !dbg !40
  %54 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %52) #1, !dbg !40
  %55 = fmul float %53, %43, !dbg !41
  %56 = fmul float %54, %44, !dbg !41
  %57 = select i1 %32, float %55, float 0.000000e+00, !dbg !42
  %58 = select i1 %32, float %56, float 0.000000e+00, !dbg !42
  %59 = select i1 %19, float %29, float %57, !dbg !43
  %60 = select i1 %19, float %30, float %58, !dbg !43
  %61 = icmp slt i32 %15, 6, !dbg !44
  %62 = icmp eq i32 %31, 4, !dbg !45
  %63 = add nsw i32 %34, -64, !dbg !46
  %64 = add nsw i32 %63, %33, !dbg !47
  %65 = sext i32 %64 to i64, !dbg !48
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !48
  %67 = and i1 %13, %62, !dbg !49
  %68 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %66, i1 %67, i32 0, i1 %67, i32 0, i1 %67) #1, !dbg !50
  %69 = extractvalue { i32, i32 } %68, 0, !dbg !50
  %70 = extractvalue { i32, i32 } %68, 1, !dbg !50
  %71 = bitcast i32 %69 to float, !dbg !50
  %72 = bitcast i32 %70 to float, !dbg !50
  %73 = icmp sgt i32 %15, 5, !dbg !51
  %74 = add nsw i32 %34, -96, !dbg !52
  %75 = add nsw i32 %74, %33, !dbg !53
  %76 = sext i32 %75 to i64, !dbg !54
  %77 = getelementptr float, ptr addrspace(1) %3, i64 %76, !dbg !54
  %78 = and i1 %13, %73, !dbg !55
  %79 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %77, i1 %78, i32 0, i1 %78, i32 0, i1 %78) #1, !dbg !56
  %80 = extractvalue { i32, i32 } %79, 0, !dbg !56
  %81 = extractvalue { i32, i32 } %79, 1, !dbg !56
  %82 = bitcast i32 %80 to float, !dbg !56
  %83 = bitcast i32 %81 to float, !dbg !56
  %84 = fsub float 0.000000e+00, %82, !dbg !57
  %85 = fsub float 0.000000e+00, %83, !dbg !57
  %86 = fmul float %84, 0x3FF7154760000000, !dbg !59
  %87 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %86) #1, !dbg !59
  %88 = fmul float %85, 0x3FF7154760000000, !dbg !59
  %89 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %88) #1, !dbg !59
  %90 = fadd float %87, 1.000000e+00, !dbg !60
  %91 = fadd float %89, 1.000000e+00, !dbg !60
  %92 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %90) #1, !dbg !61
  %93 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %91) #1, !dbg !61
  %94 = fmul float %92, %82, !dbg !62
  %95 = fmul float %93, %83, !dbg !62
  %96 = select i1 %61, float %71, float %94, !dbg !63
  %97 = select i1 %61, float %72, float %95, !dbg !63
  %98 = select i1 %18, float %59, float %96, !dbg !64
  %99 = select i1 %18, float %60, float %97, !dbg !64
  %100 = sext i32 %12 to i64, !dbg !65
  %101 = getelementptr float, ptr addrspace(1) %4, i64 %100, !dbg !65
  %102 = bitcast float %98 to i32, !dbg !66
  %103 = bitcast float %99 to i32, !dbg !66
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %102, i32 %103, ptr addrspace(1) %101, i1 %13) #1, !dbg !66
  ret void, !dbg !67
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbmgoryeek5a36xbfhb5aqe254xud5aur5hragiajvxzx5cvqmrw.py", directory: "inductor_cache/bm")
!4 = !{ptr @triton_poi_fused_cat_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_5", linkageName: "triton_poi_fused_cat_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 18, scope: !7)
!20 = !DILocation(line: 37, column: 18, scope: !7)
!21 = !DILocation(line: 39, column: 36, scope: !7)
!22 = !DILocation(line: 39, column: 49, scope: !7)
!23 = !DILocation(line: 39, column: 46, scope: !7)
!24 = !DILocation(line: 39, column: 31, scope: !7)
!25 = !DILocation(line: 39, column: 62, scope: !7)
!26 = !DILocation(line: 39, column: 54, scope: !7)
!27 = !DILocation(line: 43, column: 20, scope: !7)
!28 = !DILocation(line: 44, column: 40, scope: !7)
!29 = !DILocation(line: 44, column: 36, scope: !7)
!30 = !DILocation(line: 44, column: 55, scope: !7)
!31 = !DILocation(line: 44, column: 31, scope: !7)
!32 = !DILocation(line: 44, column: 71, scope: !7)
!33 = !DILocation(line: 44, column: 63, scope: !7)
!34 = !DILocation(line: 47, column: 30, scope: !35, inlinedAt: !37)
!35 = distinct !DILexicalBlockFile(scope: !7, file: !36, discriminator: 0)
!36 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!37 = !DILocation(line: 45, column: 23, scope: !7)
!38 = !DILocation(line: 47, column: 29, scope: !35, inlinedAt: !37)
!39 = !DILocation(line: 47, column: 20, scope: !35, inlinedAt: !37)
!40 = !DILocation(line: 47, column: 16, scope: !35, inlinedAt: !37)
!41 = !DILocation(line: 46, column: 20, scope: !7)
!42 = !DILocation(line: 48, column: 35, scope: !7)
!43 = !DILocation(line: 49, column: 34, scope: !7)
!44 = !DILocation(line: 59, column: 20, scope: !7)
!45 = !DILocation(line: 60, column: 20, scope: !7)
!46 = !DILocation(line: 61, column: 36, scope: !7)
!47 = !DILocation(line: 61, column: 53, scope: !7)
!48 = !DILocation(line: 61, column: 31, scope: !7)
!49 = !DILocation(line: 61, column: 69, scope: !7)
!50 = !DILocation(line: 61, column: 61, scope: !7)
!51 = !DILocation(line: 62, column: 21, scope: !7)
!52 = !DILocation(line: 66, column: 36, scope: !7)
!53 = !DILocation(line: 66, column: 62, scope: !7)
!54 = !DILocation(line: 66, column: 31, scope: !7)
!55 = !DILocation(line: 66, column: 78, scope: !7)
!56 = !DILocation(line: 66, column: 70, scope: !7)
!57 = !DILocation(line: 47, column: 30, scope: !35, inlinedAt: !58)
!58 = !DILocation(line: 67, column: 23, scope: !7)
!59 = !DILocation(line: 47, column: 29, scope: !35, inlinedAt: !58)
!60 = !DILocation(line: 47, column: 20, scope: !35, inlinedAt: !58)
!61 = !DILocation(line: 47, column: 16, scope: !35, inlinedAt: !58)
!62 = !DILocation(line: 68, column: 20, scope: !7)
!63 = !DILocation(line: 71, column: 35, scope: !7)
!64 = !DILocation(line: 0, scope: !7)
!65 = !DILocation(line: 75, column: 25, scope: !7)
!66 = !DILocation(line: 75, column: 37, scope: !7)
!67 = !DILocation(line: 75, column: 4, scope: !7)
