Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: REG_FILE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "REG_FILE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "REG_FILE"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : REG_FILE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_REGISTERS.vhd" into library work
Parsing package <register_utils>.
Parsing package body <register_utils>.
Parsing entity <REG_FILE_REGISTERS>.
Parsing architecture <Behavioral> of entity <reg_file_registers>.
Parsing VHDL file "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_MUX.vhd" into library work
Parsing entity <REG_FILE_MUX>.
Parsing architecture <Behavioral> of entity <reg_file_mux>.
Parsing VHDL file "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_DECODER.vhd" into library work
Parsing entity <REG_FILE_DECODER>.
Parsing architecture <Behavioral> of entity <reg_file_decoder>.
Parsing VHDL file "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE.vhd" into library work
Parsing entity <REG_FILE>.
Parsing architecture <structural> of entity <reg_file>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <REG_FILE> (architecture <structural>) from library <work>.

Elaborating entity <REG_FILE_DECODER> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_DECODER.vhd" Line 53: Net <initial_value[31]> does not have a driver.

Elaborating entity <REG_FILE_REGISTERS> (architecture <Behavioral>) from library <work>.

Elaborating entity <REG_FILE_MUX> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <REG_FILE>.
    Related source file is "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE.vhd".
    Summary:
	no macro.
Unit <REG_FILE> synthesized.

Synthesizing Unit <REG_FILE_DECODER>.
    Related source file is "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_DECODER.vhd".
WARNING:Xst:2935 - Signal 'initial_value<31:1>', unconnected in block 'REG_FILE_DECODER', is tied to its initial value (0000000000000000000000000000000).
    Found 32-bit shifter logical left for signal <REG_FILE_DECODER_ENABLES> created at line 37
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <REG_FILE_DECODER> synthesized.

Synthesizing Unit <REG_FILE_REGISTERS>.
    Related source file is "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_REGISTERS.vhd".
WARNING:Xst:647 - Input <ENABLES<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <OUT_DATA<2>>.
    Found 32-bit register for signal <OUT_DATA<3>>.
    Found 32-bit register for signal <OUT_DATA<4>>.
    Found 32-bit register for signal <OUT_DATA<5>>.
    Found 32-bit register for signal <OUT_DATA<6>>.
    Found 32-bit register for signal <OUT_DATA<7>>.
    Found 32-bit register for signal <OUT_DATA<8>>.
    Found 32-bit register for signal <OUT_DATA<9>>.
    Found 32-bit register for signal <OUT_DATA<10>>.
    Found 32-bit register for signal <OUT_DATA<11>>.
    Found 32-bit register for signal <OUT_DATA<12>>.
    Found 32-bit register for signal <OUT_DATA<13>>.
    Found 32-bit register for signal <OUT_DATA<14>>.
    Found 32-bit register for signal <OUT_DATA<15>>.
    Found 32-bit register for signal <OUT_DATA<16>>.
    Found 32-bit register for signal <OUT_DATA<17>>.
    Found 32-bit register for signal <OUT_DATA<18>>.
    Found 32-bit register for signal <OUT_DATA<19>>.
    Found 32-bit register for signal <OUT_DATA<20>>.
    Found 32-bit register for signal <OUT_DATA<21>>.
    Found 32-bit register for signal <OUT_DATA<22>>.
    Found 32-bit register for signal <OUT_DATA<23>>.
    Found 32-bit register for signal <OUT_DATA<24>>.
    Found 32-bit register for signal <OUT_DATA<25>>.
    Found 32-bit register for signal <OUT_DATA<26>>.
    Found 32-bit register for signal <OUT_DATA<27>>.
    Found 32-bit register for signal <OUT_DATA<28>>.
    Found 32-bit register for signal <OUT_DATA<29>>.
    Found 32-bit register for signal <OUT_DATA<30>>.
    Found 32-bit register for signal <OUT_DATA<31>>.
    Found 32-bit register for signal <OUT_DATA<1>>.
    Summary:
	inferred 992 D-type flip-flop(s).
Unit <REG_FILE_REGISTERS> synthesized.

Synthesizing Unit <REG_FILE_MUX>.
    Related source file is "\\vboxsvr\te2031\lab-repo\Practica4\REG_FILE_MUX.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <REG_FILE_MUX_READ_DATA> created at line 148.
    Summary:
	inferred   1 Multiplexer(s).
Unit <REG_FILE_MUX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 31
 32-bit register                                       : 31
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG_FILE_REGISTERS> ...

Optimizing unit <REG_FILE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block REG_FILE, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : REG_FILE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 416
#      GND                         : 1
#      LUT3                        : 32
#      LUT6                        : 351
#      MUXF7                       : 32
# FlipFlops/Latches                : 992
#      FDE_1                       : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 107
#      IBUF                        : 43
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             992  out of  18224     5%  
 Number of Slice LUTs:                  383  out of   9112     4%  
    Number used as Logic:               383  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1087
   Number with an unused Flip Flop:      95  out of   1087     8%  
   Number with an unused LUT:           704  out of   1087    64%  
   Number of fully used LUT-FF pairs:   288  out of   1087    26%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    232    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.680ns
   Maximum output required time after clock: 6.581ns
   Maximum combinational path delay: 8.960ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 6944 / 1984
-------------------------------------------------------------------------
Offset:              4.680ns (Levels of Logic = 2)
  Source:            REG_FILE_WRITEREG_SEL<0> (PAD)
  Destination:       REGISTERS/OUT_DATA_31_31 (FF)
  Destination Clock: CLK falling

  Data Path: REG_FILE_WRITEREG_SEL<0> to REGISTERS/OUT_DATA_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.222   1.642  REG_FILE_WRITEREG_SEL_0_IBUF (REG_FILE_WRITEREG_SEL_0_IBUF)
     LUT6:I0->O           32   0.203   1.291  Sh651 (Sh65)
     FDE_1:CE                  0.322          REGISTERS/OUT_DATA_1_0
    ----------------------------------------
    Total                      4.680ns (1.747ns logic, 2.933ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              6.581ns (Levels of Logic = 4)
  Source:            REGISTERS/OUT_DATA_26_31 (FF)
  Destination:       REG_FILE_READ_DATA_1<31> (PAD)
  Source Clock:      CLK falling

  Data Path: REGISTERS/OUT_DATA_26_31 to REG_FILE_READ_DATA_1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.827  REGISTERS/OUT_DATA_26_31 (REGISTERS/OUT_DATA_26_31)
     LUT6:I2->O            1   0.203   0.827  MUX1/Mmux_REG_FILE_MUX_READ_DATA_873 (MUX1/Mmux_REG_FILE_MUX_READ_DATA_873)
     LUT6:I2->O            2   0.203   0.721  MUX1/Mmux_REG_FILE_MUX_READ_DATA_324 (MUX1/Mmux_REG_FILE_MUX_READ_DATA_324)
     LUT3:I1->O            1   0.203   0.579  MUX1/Mmux_REG_FILE_MUX_READ_DATA_2_f7_231 (REG_FILE_READ_DATA_1_31_OBUF)
     OBUF:I->O                 2.571          REG_FILE_READ_DATA_1_31_OBUF (REG_FILE_READ_DATA_1<31>)
    ----------------------------------------
    Total                      6.581ns (3.627ns logic, 2.954ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               8.960ns (Levels of Logic = 5)
  Source:            REG_FILE_MUX_READ_REG<1> (PAD)
  Destination:       REG_FILE_READ_DATA_1<31> (PAD)

  Data Path: REG_FILE_MUX_READ_REG<1> to REG_FILE_READ_DATA_1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.222   2.431  REG_FILE_MUX_READ_REG_1_IBUF (REG_FILE_MUX_READ_REG_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  MUX1/Mmux_REG_FILE_MUX_READ_DATA_81 (MUX1/Mmux_REG_FILE_MUX_READ_DATA_81)
     LUT6:I2->O            2   0.203   0.721  MUX1/Mmux_REG_FILE_MUX_READ_DATA_3 (MUX1/Mmux_REG_FILE_MUX_READ_DATA_3)
     LUT3:I1->O            1   0.203   0.579  MUX1/Mmux_REG_FILE_MUX_READ_DATA_2_f71 (REG_FILE_READ_DATA_1_0_OBUF)
     OBUF:I->O                 2.571          REG_FILE_READ_DATA_1_0_OBUF (REG_FILE_READ_DATA_1<0>)
    ----------------------------------------
    Total                      8.960ns (4.402ns logic, 4.558ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.51 secs
 
--> 

Total memory usage is 151104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

