// Seed: 3000256698
module module_0;
  always_latch @(*) begin
    $display(1);
  end
  wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2
);
  wand id_4;
  wire id_6;
  always @(posedge 1'b0, id_4) begin
    force id_4 = 1;
    if (1'b0) begin
      id_5 <= 1;
    end
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0();
  assign id_3 = 1;
endmodule
