#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 22 17:32:28 2022
# Process ID: 14992
# Current directory: D:/SDK_LED_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21392 D:\SDK_LED_0\SDK_LED_0.xpr
# Log file: D:/SDK_LED_0/vivado.log
# Journal file: D:/SDK_LED_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SDK_LED_0/SDK_LED_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 859.906 ; gain = 216.125
update_compile_order -fileset sources_1
open_bd_design {D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 954.812 ; gain = 91.707
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249854606A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249854606A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J512M8 RA-15E}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
reset_target all [get_files  D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\SDK_LED_0\SDK_LED_0.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2194.590 ; gain = 105.621
export_ip_user_files -of_objects [get_files D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SDK_LED_0/SDK_LED_0.ip_user_files/sim_scripts -ip_user_files_dir D:/SDK_LED_0/SDK_LED_0.ip_user_files -ipstatic_source_dir D:/SDK_LED_0/SDK_LED_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SDK_LED_0/SDK_LED_0.cache/compile_simlib/modelsim} {questa=D:/SDK_LED_0/SDK_LED_0.cache/compile_simlib/questa} {riviera=D:/SDK_LED_0/SDK_LED_0.cache/compile_simlib/riviera} {activehdl=D:/SDK_LED_0/SDK_LED_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SDK_LED_0/SDK_LED_0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 15
[Fri Apr 22 17:42:26 2022] Launched synth_1...
Run output will be captured here: D:/SDK_LED_0/SDK_LED_0.runs/synth_1/runme.log
[Fri Apr 22 17:42:26 2022] Launched impl_1...
Run output will be captured here: D:/SDK_LED_0/SDK_LED_0.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.sysdef D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
Wrote  : <D:\SDK_LED_0\SDK_LED_0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SDK_LED_0/SDK_LED_0.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 15
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SDK_LED_0/SDK_LED_0.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Apr 22 17:52:11 2022] Launched synth_1...
Run output will be captured here: D:/SDK_LED_0/SDK_LED_0.runs/synth_1/runme.log
[Fri Apr 22 17:52:11 2022] Launched impl_1...
Run output will be captured here: D:/SDK_LED_0/SDK_LED_0.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.391 ; gain = 22.414
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force D:/SDK_LED_0/SDK_LED_0.runs/impl_1/design_1_wrapper.sysdef D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SDK_LED_0/SDK_LED_0.sdk -hwspec D:/SDK_LED_0/SDK_LED_0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 17:58:53 2022...
