/*
 * Copyright 2023, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _ZEPHYR_DRIVERS_DISPLAY_ST7796S_H_
#define _ZEPHYR_DRIVERS_DISPLAY_ST7796S_H_

#define ST7796S_CMD_SLPIN	0x10
#define ST7796S_CMD_SLPOUT	0x11
#define ST7796S_CMD_INVOFF	0x20
#define ST7796S_CMD_INVON	0x21
#define ST7796S_CMD_CASET	0x2A
#define ST7796S_CMD_RASET	0x2B
#define ST7796S_CMD_RAMWR	0x2C
#define ST7796S_CMD_DISPOFF	0x28
#define ST7796S_CMD_DISPON	0x29
#define ST7796S_CMD_TEON	0x35
#define ST7796S_CMD_MADCTL	0x36
#define ST7796S_CMD_COLMOD	0x3A
#define ST7796S_CMD_FRMCTR1	0xB1
#define ST7796S_CMD_FRMCTR2	0xB2
#define ST7796S_CMD_FRMCTR3	0xB3
#define ST7796S_CMD_DIC		0xB4
#define ST7796S_CMD_BPC		0xB5
#define ST7796S_CMD_DFC		0xB6
#define ST7796S_CMD_PWR1	0xC0
#define ST7796S_CMD_PWR2	0xC1
#define ST7796S_CMD_PWR3	0xC2
#define ST7796S_CMD_VCMPCTL	0xC5
#define ST7796S_CMD_PGC		0xE0
#define ST7796S_CMD_NGC		0xE1
#define ST7796S_CMD_DOCA	0xE8
#define ST7796S_CMD_CSCON	0xF0

#define ST7796S_CONTROL_16BIT 0x5
#define ST7796S_MADCTL_BGR BIT(3)


#endif /* _ZEPHYR_DRIVERS_DISPLAY_ST7796S_H_ */
