// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gemm,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.913750,HLS_SYN_LAT=36267777,HLS_SYN_TPT=none,HLS_SYN_MEM=560,HLS_SYN_DSP=1027,HLS_SYN_FF=108953,HLS_SYN_LUT=57107,HLS_VERSION=2020_1}" *)

module kernel_gemm (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        alpha,
        beta,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_pp0_stage0 = 10'd4;
parameter    ap_ST_fsm_state13 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_state21 = 10'd32;
parameter    ap_ST_fsm_state22 = 10'd64;
parameter    ap_ST_fsm_state23 = 10'd128;
parameter    ap_ST_fsm_pp2_stage0 = 10'd256;
parameter    ap_ST_fsm_state32 = 10'd512;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [31:0] alpha;
input  [31:0] beta;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] C_V;
wire   [31:0] A_V;
wire   [31:0] B_V;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_20_reg_4474;
reg    gmem_blk_n_R;
reg    ap_enable_reg_pp0_iter8;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] empty_26_reg_6580;
reg    gmem_blk_n_W;
reg    ap_enable_reg_pp2_iter2;
reg   [0:0] icmp_ln115_reg_6515;
reg   [0:0] icmp_ln115_reg_6515_pp2_iter1_reg;
reg    gmem_blk_n_B;
reg    ap_enable_reg_pp2_iter7;
reg   [0:0] empty_29_reg_6600;
reg   [0:0] empty_29_reg_6600_pp2_iter6_reg;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
wire   [31:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [31:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [10:0] indvar_flatten_reg_681;
reg   [7:0] ii_0_reg_692;
reg   [3:0] jj_0_reg_703;
reg   [7:0] ii20_0_reg_714;
reg   [10:0] indvar_flatten29_reg_736;
reg   [7:0] ii22_0_reg_747;
reg   [3:0] jj23_0_reg_758;
reg   [25:0] B_V5_reg_4405;
reg   [25:0] A_V3_reg_4410;
wire   [26:0] p_cast_fu_1365_p1;
reg   [26:0] p_cast_reg_4415;
wire   [0:0] icmp_ln71_fu_1374_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] add_ln71_fu_1380_p2;
reg   [8:0] add_ln71_reg_4425;
wire   [11:0] select_ln72_fu_1400_p3;
reg   [11:0] select_ln72_reg_4430;
wire   [11:0] select_ln71_fu_1408_p3;
reg   [11:0] select_ln71_reg_4436;
reg   [6:0] trunc_ln78_1_reg_4446;
wire   [0:0] icmp_ln75_fu_1442_p2;
reg   [0:0] icmp_ln75_reg_4454;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state4_io;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln75_fu_1448_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] select_ln78_1_fu_1474_p3;
reg   [7:0] select_ln78_1_reg_4463;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter1_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter2_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter3_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter4_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter5_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter6_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter7_reg;
reg   [7:0] select_ln78_1_reg_4463_pp0_iter8_reg;
wire   [26:0] add_ln180_fu_1510_p2;
reg   [26:0] add_ln180_reg_4469;
wire   [0:0] empty_20_fu_1527_p2;
wire   [2:0] trunc_ln180_fu_1533_p1;
reg   [2:0] trunc_ln180_reg_4478;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter1_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter2_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter3_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter4_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter5_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter6_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter7_reg;
reg   [2:0] trunc_ln180_reg_4478_pp0_iter8_reg;
wire   [3:0] jj_fu_1537_p2;
reg   [511:0] gmem_addr_read_reg_4493;
wire   [0:0] icmp_ln84_fu_1564_p2;
reg   [0:0] icmp_ln84_reg_4505;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state16_pp1_stage0_iter2;
wire    ap_block_state17_pp1_stage0_iter3;
wire    ap_block_state18_pp1_stage0_iter4;
wire    ap_block_state19_pp1_stage0_iter5;
wire    ap_block_state20_pp1_stage0_iter6;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln84_reg_4505_pp1_iter1_reg;
reg   [0:0] icmp_ln84_reg_4505_pp1_iter2_reg;
reg   [0:0] icmp_ln84_reg_4505_pp1_iter3_reg;
reg   [0:0] icmp_ln84_reg_4505_pp1_iter4_reg;
reg   [0:0] icmp_ln84_reg_4505_pp1_iter5_reg;
wire   [7:0] ii_1_fu_1570_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [6:0] local_C_0_V_addr_reg_4514;
reg   [6:0] local_C_0_V_addr_reg_4514_pp1_iter1_reg;
reg   [6:0] local_C_0_V_addr_reg_4514_pp1_iter2_reg;
reg   [6:0] local_C_0_V_addr_reg_4514_pp1_iter3_reg;
reg   [6:0] local_C_0_V_addr_reg_4514_pp1_iter4_reg;
reg   [6:0] local_C_0_V_addr_reg_4514_pp1_iter5_reg;
reg   [6:0] local_C_1_V_addr_reg_4520;
reg   [6:0] local_C_1_V_addr_reg_4520_pp1_iter1_reg;
reg   [6:0] local_C_1_V_addr_reg_4520_pp1_iter2_reg;
reg   [6:0] local_C_1_V_addr_reg_4520_pp1_iter3_reg;
reg   [6:0] local_C_1_V_addr_reg_4520_pp1_iter4_reg;
reg   [6:0] local_C_1_V_addr_reg_4520_pp1_iter5_reg;
reg   [6:0] local_C_2_V_addr_reg_4526;
reg   [6:0] local_C_2_V_addr_reg_4526_pp1_iter1_reg;
reg   [6:0] local_C_2_V_addr_reg_4526_pp1_iter2_reg;
reg   [6:0] local_C_2_V_addr_reg_4526_pp1_iter3_reg;
reg   [6:0] local_C_2_V_addr_reg_4526_pp1_iter4_reg;
reg   [6:0] local_C_2_V_addr_reg_4526_pp1_iter5_reg;
reg   [6:0] local_C_3_V_addr_reg_4532;
reg   [6:0] local_C_3_V_addr_reg_4532_pp1_iter1_reg;
reg   [6:0] local_C_3_V_addr_reg_4532_pp1_iter2_reg;
reg   [6:0] local_C_3_V_addr_reg_4532_pp1_iter3_reg;
reg   [6:0] local_C_3_V_addr_reg_4532_pp1_iter4_reg;
reg   [6:0] local_C_3_V_addr_reg_4532_pp1_iter5_reg;
reg   [6:0] local_C_4_V_addr_reg_4538;
reg   [6:0] local_C_4_V_addr_reg_4538_pp1_iter1_reg;
reg   [6:0] local_C_4_V_addr_reg_4538_pp1_iter2_reg;
reg   [6:0] local_C_4_V_addr_reg_4538_pp1_iter3_reg;
reg   [6:0] local_C_4_V_addr_reg_4538_pp1_iter4_reg;
reg   [6:0] local_C_4_V_addr_reg_4538_pp1_iter5_reg;
reg   [6:0] local_C_5_V_addr_reg_4544;
reg   [6:0] local_C_5_V_addr_reg_4544_pp1_iter1_reg;
reg   [6:0] local_C_5_V_addr_reg_4544_pp1_iter2_reg;
reg   [6:0] local_C_5_V_addr_reg_4544_pp1_iter3_reg;
reg   [6:0] local_C_5_V_addr_reg_4544_pp1_iter4_reg;
reg   [6:0] local_C_5_V_addr_reg_4544_pp1_iter5_reg;
reg   [6:0] local_C_6_V_addr_reg_4550;
reg   [6:0] local_C_6_V_addr_reg_4550_pp1_iter1_reg;
reg   [6:0] local_C_6_V_addr_reg_4550_pp1_iter2_reg;
reg   [6:0] local_C_6_V_addr_reg_4550_pp1_iter3_reg;
reg   [6:0] local_C_6_V_addr_reg_4550_pp1_iter4_reg;
reg   [6:0] local_C_6_V_addr_reg_4550_pp1_iter5_reg;
reg   [6:0] local_C_7_V_addr_reg_4556;
reg   [6:0] local_C_7_V_addr_reg_4556_pp1_iter1_reg;
reg   [6:0] local_C_7_V_addr_reg_4556_pp1_iter2_reg;
reg   [6:0] local_C_7_V_addr_reg_4556_pp1_iter3_reg;
reg   [6:0] local_C_7_V_addr_reg_4556_pp1_iter4_reg;
reg   [6:0] local_C_7_V_addr_reg_4556_pp1_iter5_reg;
wire   [31:0] trunc_ln681_fu_1588_p1;
reg   [31:0] trunc_ln681_reg_4562;
reg   [31:0] p_Result_s_reg_4567;
reg   [31:0] p_Result_2_reg_4572;
reg   [31:0] p_Result_3_reg_4577;
reg   [31:0] p_Result_4_reg_4582;
reg   [31:0] p_Result_5_reg_4587;
reg   [31:0] p_Result_6_reg_4592;
reg   [31:0] p_Result_7_reg_4597;
reg   [31:0] p_Result_8_reg_4602;
reg   [31:0] p_Result_9_reg_4607;
reg   [31:0] p_Result_1_reg_4612;
reg   [31:0] p_Result_10_reg_4617;
reg   [31:0] p_Result_11_reg_4622;
reg   [31:0] p_Result_12_reg_4627;
reg   [31:0] p_Result_13_reg_4632;
reg   [31:0] p_Result_14_reg_4637;
wire   [31:0] trunc_ln681_1_fu_1742_p1;
reg   [31:0] trunc_ln681_1_reg_4642;
reg   [31:0] p_Result_15_reg_4647;
reg   [31:0] p_Result_16_reg_4652;
reg   [31:0] p_Result_17_reg_4657;
reg   [31:0] p_Result_18_reg_4662;
reg   [31:0] p_Result_19_reg_4667;
reg   [31:0] p_Result_20_reg_4672;
reg   [31:0] p_Result_21_reg_4677;
reg   [31:0] p_Result_22_reg_4682;
reg   [31:0] p_Result_23_reg_4687;
reg   [31:0] p_Result_24_reg_4692;
reg   [31:0] p_Result_25_reg_4697;
reg   [31:0] p_Result_26_reg_4702;
reg   [31:0] p_Result_27_reg_4707;
reg   [31:0] p_Result_28_reg_4712;
reg   [31:0] p_Result_29_reg_4717;
wire   [31:0] trunc_ln681_2_fu_1896_p1;
reg   [31:0] trunc_ln681_2_reg_4722;
reg   [31:0] p_Result_30_reg_4727;
reg   [31:0] p_Result_31_reg_4732;
reg   [31:0] p_Result_32_reg_4737;
reg   [31:0] p_Result_33_reg_4742;
reg   [31:0] p_Result_34_reg_4747;
reg   [31:0] p_Result_35_reg_4752;
reg   [31:0] p_Result_36_reg_4757;
reg   [31:0] p_Result_37_reg_4762;
reg   [31:0] p_Result_38_reg_4767;
reg   [31:0] p_Result_39_reg_4772;
reg   [31:0] p_Result_40_reg_4777;
reg   [31:0] p_Result_41_reg_4782;
reg   [31:0] p_Result_42_reg_4787;
reg   [31:0] p_Result_43_reg_4792;
reg   [31:0] p_Result_44_reg_4797;
wire   [31:0] trunc_ln681_3_fu_2050_p1;
reg   [31:0] trunc_ln681_3_reg_4802;
reg   [31:0] p_Result_45_reg_4807;
reg   [31:0] p_Result_46_reg_4812;
reg   [31:0] p_Result_47_reg_4817;
reg   [31:0] p_Result_48_reg_4822;
reg   [31:0] p_Result_49_reg_4827;
reg   [31:0] p_Result_50_reg_4832;
reg   [31:0] p_Result_51_reg_4837;
reg   [31:0] p_Result_52_reg_4842;
reg   [31:0] p_Result_53_reg_4847;
reg   [31:0] p_Result_54_reg_4852;
reg   [31:0] p_Result_55_reg_4857;
reg   [31:0] p_Result_56_reg_4862;
reg   [31:0] p_Result_57_reg_4867;
reg   [31:0] p_Result_58_reg_4872;
reg   [31:0] p_Result_59_reg_4877;
wire   [31:0] trunc_ln681_4_fu_2204_p1;
reg   [31:0] trunc_ln681_4_reg_4882;
reg   [31:0] p_Result_60_reg_4887;
reg   [31:0] p_Result_61_reg_4892;
reg   [31:0] p_Result_62_reg_4897;
reg   [31:0] p_Result_63_reg_4902;
reg   [31:0] p_Result_64_reg_4907;
reg   [31:0] p_Result_65_reg_4912;
reg   [31:0] p_Result_66_reg_4917;
reg   [31:0] p_Result_67_reg_4922;
reg   [31:0] p_Result_68_reg_4927;
reg   [31:0] p_Result_69_reg_4932;
reg   [31:0] p_Result_70_reg_4937;
reg   [31:0] p_Result_71_reg_4942;
reg   [31:0] p_Result_72_reg_4947;
reg   [31:0] p_Result_73_reg_4952;
reg   [31:0] p_Result_74_reg_4957;
wire   [31:0] trunc_ln681_5_fu_2358_p1;
reg   [31:0] trunc_ln681_5_reg_4962;
reg   [31:0] p_Result_75_reg_4967;
reg   [31:0] p_Result_76_reg_4972;
reg   [31:0] p_Result_77_reg_4977;
reg   [31:0] p_Result_78_reg_4982;
reg   [31:0] p_Result_79_reg_4987;
reg   [31:0] p_Result_80_reg_4992;
reg   [31:0] p_Result_81_reg_4997;
reg   [31:0] p_Result_82_reg_5002;
reg   [31:0] p_Result_83_reg_5007;
reg   [31:0] p_Result_84_reg_5012;
reg   [31:0] p_Result_85_reg_5017;
reg   [31:0] p_Result_86_reg_5022;
reg   [31:0] p_Result_87_reg_5027;
reg   [31:0] p_Result_88_reg_5032;
reg   [31:0] p_Result_89_reg_5037;
wire   [31:0] trunc_ln681_6_fu_2512_p1;
reg   [31:0] trunc_ln681_6_reg_5042;
reg   [31:0] p_Result_90_reg_5047;
reg   [31:0] p_Result_91_reg_5052;
reg   [31:0] p_Result_92_reg_5057;
reg   [31:0] p_Result_93_reg_5062;
reg   [31:0] p_Result_94_reg_5067;
reg   [31:0] p_Result_95_reg_5072;
reg   [31:0] p_Result_96_reg_5077;
reg   [31:0] p_Result_97_reg_5082;
reg   [31:0] p_Result_98_reg_5087;
reg   [31:0] p_Result_99_reg_5092;
reg   [31:0] p_Result_100_reg_5097;
reg   [31:0] p_Result_101_reg_5102;
reg   [31:0] p_Result_102_reg_5107;
reg   [31:0] p_Result_103_reg_5112;
reg   [31:0] p_Result_104_reg_5117;
wire   [31:0] trunc_ln681_7_fu_2666_p1;
reg   [31:0] trunc_ln681_7_reg_5122;
reg   [31:0] p_Result_105_reg_5127;
reg   [31:0] p_Result_106_reg_5132;
reg   [31:0] p_Result_107_reg_5137;
reg   [31:0] p_Result_108_reg_5142;
reg   [31:0] p_Result_109_reg_5147;
reg   [31:0] p_Result_110_reg_5152;
reg   [31:0] p_Result_111_reg_5157;
reg   [31:0] p_Result_112_reg_5162;
reg   [31:0] p_Result_113_reg_5167;
reg   [31:0] p_Result_114_reg_5172;
reg   [31:0] p_Result_115_reg_5177;
reg   [31:0] p_Result_116_reg_5182;
reg   [31:0] p_Result_117_reg_5187;
reg   [31:0] p_Result_118_reg_5192;
reg   [31:0] p_Result_119_reg_5197;
wire   [31:0] grp_fu_813_p2;
reg   [31:0] tmp_1_reg_5842;
wire   [31:0] grp_fu_817_p2;
reg   [31:0] tmp_1_1_reg_5847;
wire   [31:0] grp_fu_821_p2;
reg   [31:0] tmp_1_2_reg_5852;
wire   [31:0] grp_fu_825_p2;
reg   [31:0] tmp_1_3_reg_5857;
wire   [31:0] grp_fu_829_p2;
reg   [31:0] tmp_1_4_reg_5862;
wire   [31:0] grp_fu_833_p2;
reg   [31:0] tmp_1_5_reg_5867;
wire   [31:0] grp_fu_837_p2;
reg   [31:0] tmp_1_6_reg_5872;
wire   [31:0] grp_fu_841_p2;
reg   [31:0] tmp_1_7_reg_5877;
wire   [31:0] grp_fu_845_p2;
reg   [31:0] tmp_1_8_reg_5882;
wire   [31:0] grp_fu_849_p2;
reg   [31:0] tmp_1_9_reg_5887;
wire   [31:0] grp_fu_853_p2;
reg   [31:0] tmp_1_s_reg_5892;
wire   [31:0] grp_fu_857_p2;
reg   [31:0] tmp_1_10_reg_5897;
wire   [31:0] grp_fu_861_p2;
reg   [31:0] tmp_1_11_reg_5902;
wire   [31:0] grp_fu_865_p2;
reg   [31:0] tmp_1_12_reg_5907;
wire   [31:0] grp_fu_869_p2;
reg   [31:0] tmp_1_13_reg_5912;
wire   [31:0] grp_fu_873_p2;
reg   [31:0] tmp_1_14_reg_5917;
wire   [31:0] grp_fu_877_p2;
reg   [31:0] tmp_1_15_reg_5922;
wire   [31:0] grp_fu_881_p2;
reg   [31:0] tmp_1_16_reg_5927;
wire   [31:0] grp_fu_885_p2;
reg   [31:0] tmp_1_17_reg_5932;
wire   [31:0] grp_fu_889_p2;
reg   [31:0] tmp_1_18_reg_5937;
wire   [31:0] grp_fu_893_p2;
reg   [31:0] tmp_1_19_reg_5942;
wire   [31:0] grp_fu_897_p2;
reg   [31:0] tmp_1_20_reg_5947;
wire   [31:0] grp_fu_901_p2;
reg   [31:0] tmp_1_21_reg_5952;
wire   [31:0] grp_fu_905_p2;
reg   [31:0] tmp_1_22_reg_5957;
wire   [31:0] grp_fu_909_p2;
reg   [31:0] tmp_1_23_reg_5962;
wire   [31:0] grp_fu_913_p2;
reg   [31:0] tmp_1_24_reg_5967;
wire   [31:0] grp_fu_917_p2;
reg   [31:0] tmp_1_25_reg_5972;
wire   [31:0] grp_fu_921_p2;
reg   [31:0] tmp_1_26_reg_5977;
wire   [31:0] grp_fu_925_p2;
reg   [31:0] tmp_1_27_reg_5982;
wire   [31:0] grp_fu_929_p2;
reg   [31:0] tmp_1_28_reg_5987;
wire   [31:0] grp_fu_933_p2;
reg   [31:0] tmp_1_29_reg_5992;
wire   [31:0] grp_fu_937_p2;
reg   [31:0] tmp_1_30_reg_5997;
wire   [31:0] grp_fu_941_p2;
reg   [31:0] tmp_1_31_reg_6002;
wire   [31:0] grp_fu_945_p2;
reg   [31:0] tmp_1_32_reg_6007;
wire   [31:0] grp_fu_949_p2;
reg   [31:0] tmp_1_33_reg_6012;
wire   [31:0] grp_fu_953_p2;
reg   [31:0] tmp_1_34_reg_6017;
wire   [31:0] grp_fu_957_p2;
reg   [31:0] tmp_1_35_reg_6022;
wire   [31:0] grp_fu_961_p2;
reg   [31:0] tmp_1_36_reg_6027;
wire   [31:0] grp_fu_965_p2;
reg   [31:0] tmp_1_37_reg_6032;
wire   [31:0] grp_fu_969_p2;
reg   [31:0] tmp_1_38_reg_6037;
wire   [31:0] grp_fu_973_p2;
reg   [31:0] tmp_1_39_reg_6042;
wire   [31:0] grp_fu_977_p2;
reg   [31:0] tmp_1_40_reg_6047;
wire   [31:0] grp_fu_981_p2;
reg   [31:0] tmp_1_41_reg_6052;
wire   [31:0] grp_fu_985_p2;
reg   [31:0] tmp_1_42_reg_6057;
wire   [31:0] grp_fu_989_p2;
reg   [31:0] tmp_1_43_reg_6062;
wire   [31:0] grp_fu_993_p2;
reg   [31:0] tmp_1_44_reg_6067;
wire   [31:0] grp_fu_997_p2;
reg   [31:0] tmp_1_45_reg_6072;
wire   [31:0] grp_fu_1001_p2;
reg   [31:0] tmp_1_46_reg_6077;
wire   [31:0] grp_fu_1005_p2;
reg   [31:0] tmp_1_47_reg_6082;
wire   [31:0] grp_fu_1009_p2;
reg   [31:0] tmp_1_48_reg_6087;
wire   [31:0] grp_fu_1013_p2;
reg   [31:0] tmp_1_49_reg_6092;
wire   [31:0] grp_fu_1017_p2;
reg   [31:0] tmp_1_50_reg_6097;
wire   [31:0] grp_fu_1021_p2;
reg   [31:0] tmp_1_51_reg_6102;
wire   [31:0] grp_fu_1025_p2;
reg   [31:0] tmp_1_52_reg_6107;
wire   [31:0] grp_fu_1029_p2;
reg   [31:0] tmp_1_53_reg_6112;
wire   [31:0] grp_fu_1033_p2;
reg   [31:0] tmp_1_54_reg_6117;
wire   [31:0] grp_fu_1037_p2;
reg   [31:0] tmp_1_55_reg_6122;
wire   [31:0] grp_fu_1041_p2;
reg   [31:0] tmp_1_56_reg_6127;
wire   [31:0] grp_fu_1045_p2;
reg   [31:0] tmp_1_57_reg_6132;
wire   [31:0] grp_fu_1049_p2;
reg   [31:0] tmp_1_58_reg_6137;
wire   [31:0] grp_fu_1053_p2;
reg   [31:0] tmp_1_59_reg_6142;
wire   [31:0] grp_fu_1057_p2;
reg   [31:0] tmp_1_60_reg_6147;
wire   [31:0] grp_fu_1061_p2;
reg   [31:0] tmp_1_61_reg_6152;
wire   [31:0] grp_fu_1065_p2;
reg   [31:0] tmp_1_62_reg_6157;
wire   [31:0] grp_fu_1069_p2;
reg   [31:0] tmp_1_63_reg_6162;
wire   [31:0] grp_fu_1073_p2;
reg   [31:0] tmp_1_64_reg_6167;
wire   [31:0] grp_fu_1077_p2;
reg   [31:0] tmp_1_65_reg_6172;
wire   [31:0] grp_fu_1081_p2;
reg   [31:0] tmp_1_66_reg_6177;
wire   [31:0] grp_fu_1085_p2;
reg   [31:0] tmp_1_67_reg_6182;
wire   [31:0] grp_fu_1089_p2;
reg   [31:0] tmp_1_68_reg_6187;
wire   [31:0] grp_fu_1093_p2;
reg   [31:0] tmp_1_69_reg_6192;
wire   [31:0] grp_fu_1097_p2;
reg   [31:0] tmp_1_70_reg_6197;
wire   [31:0] grp_fu_1101_p2;
reg   [31:0] tmp_1_71_reg_6202;
wire   [31:0] grp_fu_1105_p2;
reg   [31:0] tmp_1_72_reg_6207;
wire   [31:0] grp_fu_1109_p2;
reg   [31:0] tmp_1_73_reg_6212;
wire   [31:0] grp_fu_1113_p2;
reg   [31:0] tmp_1_74_reg_6217;
wire   [31:0] grp_fu_1117_p2;
reg   [31:0] tmp_1_75_reg_6222;
wire   [31:0] grp_fu_1121_p2;
reg   [31:0] tmp_1_76_reg_6227;
wire   [31:0] grp_fu_1125_p2;
reg   [31:0] tmp_1_77_reg_6232;
wire   [31:0] grp_fu_1129_p2;
reg   [31:0] tmp_1_78_reg_6237;
wire   [31:0] grp_fu_1133_p2;
reg   [31:0] tmp_1_79_reg_6242;
wire   [31:0] grp_fu_1137_p2;
reg   [31:0] tmp_1_80_reg_6247;
wire   [31:0] grp_fu_1141_p2;
reg   [31:0] tmp_1_81_reg_6252;
wire   [31:0] grp_fu_1145_p2;
reg   [31:0] tmp_1_82_reg_6257;
wire   [31:0] grp_fu_1149_p2;
reg   [31:0] tmp_1_83_reg_6262;
wire   [31:0] grp_fu_1153_p2;
reg   [31:0] tmp_1_84_reg_6267;
wire   [31:0] grp_fu_1157_p2;
reg   [31:0] tmp_1_85_reg_6272;
wire   [31:0] grp_fu_1161_p2;
reg   [31:0] tmp_1_86_reg_6277;
wire   [31:0] grp_fu_1165_p2;
reg   [31:0] tmp_1_87_reg_6282;
wire   [31:0] grp_fu_1169_p2;
reg   [31:0] tmp_1_88_reg_6287;
wire   [31:0] grp_fu_1173_p2;
reg   [31:0] tmp_1_89_reg_6292;
wire   [31:0] grp_fu_1177_p2;
reg   [31:0] tmp_1_90_reg_6297;
wire   [31:0] grp_fu_1181_p2;
reg   [31:0] tmp_1_91_reg_6302;
wire   [31:0] grp_fu_1185_p2;
reg   [31:0] tmp_1_92_reg_6307;
wire   [31:0] grp_fu_1189_p2;
reg   [31:0] tmp_1_93_reg_6312;
wire   [31:0] grp_fu_1193_p2;
reg   [31:0] tmp_1_94_reg_6317;
wire   [31:0] grp_fu_1197_p2;
reg   [31:0] tmp_1_95_reg_6322;
wire   [31:0] grp_fu_1201_p2;
reg   [31:0] tmp_1_96_reg_6327;
wire   [31:0] grp_fu_1205_p2;
reg   [31:0] tmp_1_97_reg_6332;
wire   [31:0] grp_fu_1209_p2;
reg   [31:0] tmp_1_98_reg_6337;
wire   [31:0] grp_fu_1213_p2;
reg   [31:0] tmp_1_99_reg_6342;
wire   [31:0] grp_fu_1217_p2;
reg   [31:0] tmp_1_100_reg_6347;
wire   [31:0] grp_fu_1221_p2;
reg   [31:0] tmp_1_101_reg_6352;
wire   [31:0] grp_fu_1225_p2;
reg   [31:0] tmp_1_102_reg_6357;
wire   [31:0] grp_fu_1229_p2;
reg   [31:0] tmp_1_103_reg_6362;
wire   [31:0] grp_fu_1233_p2;
reg   [31:0] tmp_1_104_reg_6367;
wire   [31:0] grp_fu_1237_p2;
reg   [31:0] tmp_1_105_reg_6372;
wire   [31:0] grp_fu_1241_p2;
reg   [31:0] tmp_1_106_reg_6377;
wire   [31:0] grp_fu_1245_p2;
reg   [31:0] tmp_1_107_reg_6382;
wire   [31:0] grp_fu_1249_p2;
reg   [31:0] tmp_1_108_reg_6387;
wire   [31:0] grp_fu_1253_p2;
reg   [31:0] tmp_1_109_reg_6392;
wire   [31:0] grp_fu_1257_p2;
reg   [31:0] tmp_1_110_reg_6397;
wire   [31:0] grp_fu_1261_p2;
reg   [31:0] tmp_1_111_reg_6402;
wire   [31:0] grp_fu_1265_p2;
reg   [31:0] tmp_1_112_reg_6407;
wire   [31:0] grp_fu_1269_p2;
reg   [31:0] tmp_1_113_reg_6412;
wire   [31:0] grp_fu_1273_p2;
reg   [31:0] tmp_1_114_reg_6417;
wire   [31:0] grp_fu_1277_p2;
reg   [31:0] tmp_1_115_reg_6422;
wire   [31:0] grp_fu_1281_p2;
reg   [31:0] tmp_1_116_reg_6427;
wire   [31:0] grp_fu_1285_p2;
reg   [31:0] tmp_1_117_reg_6432;
wire   [31:0] grp_fu_1289_p2;
reg   [31:0] tmp_1_118_reg_6437;
wire   [31:0] grp_fu_1293_p2;
reg   [31:0] tmp_1_119_reg_6442;
wire   [31:0] grp_fu_1297_p2;
reg   [31:0] tmp_1_120_reg_6447;
wire   [31:0] grp_fu_1301_p2;
reg   [31:0] tmp_1_121_reg_6452;
wire   [31:0] grp_fu_1305_p2;
reg   [31:0] tmp_1_122_reg_6457;
wire   [31:0] grp_fu_1309_p2;
reg   [31:0] tmp_1_123_reg_6462;
wire   [31:0] grp_fu_1313_p2;
reg   [31:0] tmp_1_124_reg_6467;
wire   [31:0] grp_fu_1317_p2;
reg   [31:0] tmp_1_125_reg_6472;
wire   [31:0] grp_fu_1321_p2;
reg   [31:0] tmp_1_126_reg_6477;
wire   [0:0] icmp_ln99_fu_4012_p2;
wire    ap_CS_fsm_state22;
wire   [4:0] index_fu_4018_p2;
reg   [4:0] index_reg_6486;
wire   [0:0] icmp_ln101_fu_4024_p2;
reg   [0:0] icmp_ln101_reg_6491;
wire   [11:0] shl_ln_fu_4038_p3;
reg   [11:0] shl_ln_reg_6495;
wire   [0:0] xor_ln103_fu_4047_p2;
reg   [0:0] xor_ln103_reg_6500;
wire   [0:0] grp_fu_1328_p2;
reg   [0:0] icmp_ln108_reg_6505;
reg   [0:0] icmp_ln104_reg_6510;
wire   [0:0] icmp_ln115_fu_4095_p2;
wire    ap_block_state24_pp2_stage0_iter0;
wire    ap_block_state25_pp2_stage0_iter1;
reg    ap_block_state25_io;
wire    ap_block_state26_pp2_stage0_iter2;
reg    ap_block_state26_io;
wire    ap_block_state27_pp2_stage0_iter3;
wire    ap_block_state28_pp2_stage0_iter4;
wire    ap_block_state29_pp2_stage0_iter5;
wire    ap_block_state30_pp2_stage0_iter6;
reg    ap_block_state31_pp2_stage0_iter7;
reg    ap_block_pp2_stage0_11001;
wire   [10:0] add_ln115_fu_4101_p2;
reg   [10:0] add_ln115_reg_6519;
reg    ap_enable_reg_pp2_iter0;
wire   [7:0] select_ln118_1_fu_4136_p3;
reg   [7:0] select_ln118_1_reg_6525;
wire   [2:0] trunc_ln180_1_fu_4175_p1;
reg   [2:0] trunc_ln180_1_reg_6530;
wire   [26:0] add_ln180_3_fu_4179_p2;
reg   [26:0] add_ln180_3_reg_6575;
wire   [0:0] empty_26_fu_4196_p2;
wire   [3:0] jj_1_fu_4202_p2;
wire   [511:0] tmp_5_fu_4208_p10;
reg   [511:0] tmp_5_reg_6589;
wire   [0:0] empty_29_fu_4250_p2;
reg   [0:0] empty_29_reg_6600_pp2_iter2_reg;
reg   [0:0] empty_29_reg_6600_pp2_iter3_reg;
reg   [0:0] empty_29_reg_6600_pp2_iter4_reg;
reg   [0:0] empty_29_reg_6600_pp2_iter5_reg;
wire   [11:0] j_fu_4256_p2;
wire    ap_CS_fsm_state32;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter9;
wire    ap_CS_fsm_state13;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state24;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg   [9:0] local_A_ping_V_address0;
reg    local_A_ping_V_ce0;
reg    local_A_ping_V_we0;
wire   [511:0] local_A_ping_V_q0;
reg   [6:0] local_B_ping_0_V_address0;
reg    local_B_ping_0_V_ce0;
reg    local_B_ping_0_V_we0;
wire   [511:0] local_B_ping_0_V_q0;
reg   [6:0] local_B_ping_1_V_address0;
reg    local_B_ping_1_V_ce0;
reg    local_B_ping_1_V_we0;
wire   [511:0] local_B_ping_1_V_q0;
reg   [6:0] local_B_ping_2_V_address0;
reg    local_B_ping_2_V_ce0;
reg    local_B_ping_2_V_we0;
wire   [511:0] local_B_ping_2_V_q0;
reg   [6:0] local_B_ping_3_V_address0;
reg    local_B_ping_3_V_ce0;
reg    local_B_ping_3_V_we0;
wire   [511:0] local_B_ping_3_V_q0;
reg   [6:0] local_B_ping_4_V_address0;
reg    local_B_ping_4_V_ce0;
reg    local_B_ping_4_V_we0;
wire   [511:0] local_B_ping_4_V_q0;
reg   [6:0] local_B_ping_5_V_address0;
reg    local_B_ping_5_V_ce0;
reg    local_B_ping_5_V_we0;
wire   [511:0] local_B_ping_5_V_q0;
reg   [6:0] local_B_ping_6_V_address0;
reg    local_B_ping_6_V_ce0;
reg    local_B_ping_6_V_we0;
wire   [511:0] local_B_ping_6_V_q0;
reg   [6:0] local_B_ping_7_V_address0;
reg    local_B_ping_7_V_ce0;
reg    local_B_ping_7_V_we0;
wire   [511:0] local_B_ping_7_V_q0;
reg   [9:0] local_A_pong_V_address0;
reg    local_A_pong_V_ce0;
reg    local_A_pong_V_we0;
wire   [511:0] local_A_pong_V_q0;
reg   [6:0] local_B_pong_0_V_address0;
reg    local_B_pong_0_V_ce0;
reg    local_B_pong_0_V_we0;
wire   [511:0] local_B_pong_0_V_q0;
reg   [6:0] local_B_pong_1_V_address0;
reg    local_B_pong_1_V_ce0;
reg    local_B_pong_1_V_we0;
wire   [511:0] local_B_pong_1_V_q0;
reg   [6:0] local_B_pong_2_V_address0;
reg    local_B_pong_2_V_ce0;
reg    local_B_pong_2_V_we0;
wire   [511:0] local_B_pong_2_V_q0;
reg   [6:0] local_B_pong_3_V_address0;
reg    local_B_pong_3_V_ce0;
reg    local_B_pong_3_V_we0;
wire   [511:0] local_B_pong_3_V_q0;
reg   [6:0] local_B_pong_4_V_address0;
reg    local_B_pong_4_V_ce0;
reg    local_B_pong_4_V_we0;
wire   [511:0] local_B_pong_4_V_q0;
reg   [6:0] local_B_pong_5_V_address0;
reg    local_B_pong_5_V_ce0;
reg    local_B_pong_5_V_we0;
wire   [511:0] local_B_pong_5_V_q0;
reg   [6:0] local_B_pong_6_V_address0;
reg    local_B_pong_6_V_ce0;
reg    local_B_pong_6_V_we0;
wire   [511:0] local_B_pong_6_V_q0;
reg   [6:0] local_B_pong_7_V_address0;
reg    local_B_pong_7_V_ce0;
reg    local_B_pong_7_V_we0;
wire   [511:0] local_B_pong_7_V_q0;
reg   [6:0] local_C_0_V_address0;
reg    local_C_0_V_ce0;
reg    local_C_0_V_we0;
wire   [511:0] local_C_0_V_q0;
reg   [6:0] local_C_0_V_address1;
reg    local_C_0_V_ce1;
reg    local_C_0_V_we1;
reg   [511:0] local_C_0_V_d1;
wire   [511:0] local_C_0_V_q1;
reg   [6:0] local_C_1_V_address0;
reg    local_C_1_V_ce0;
reg    local_C_1_V_we0;
wire   [511:0] local_C_1_V_q0;
reg   [6:0] local_C_1_V_address1;
reg    local_C_1_V_ce1;
reg    local_C_1_V_we1;
reg   [511:0] local_C_1_V_d1;
wire   [511:0] local_C_1_V_q1;
reg   [6:0] local_C_2_V_address0;
reg    local_C_2_V_ce0;
reg    local_C_2_V_we0;
wire   [511:0] local_C_2_V_q0;
reg   [6:0] local_C_2_V_address1;
reg    local_C_2_V_ce1;
reg    local_C_2_V_we1;
reg   [511:0] local_C_2_V_d1;
wire   [511:0] local_C_2_V_q1;
reg   [6:0] local_C_3_V_address0;
reg    local_C_3_V_ce0;
reg    local_C_3_V_we0;
wire   [511:0] local_C_3_V_q0;
reg   [6:0] local_C_3_V_address1;
reg    local_C_3_V_ce1;
reg    local_C_3_V_we1;
reg   [511:0] local_C_3_V_d1;
wire   [511:0] local_C_3_V_q1;
reg   [6:0] local_C_4_V_address0;
reg    local_C_4_V_ce0;
reg    local_C_4_V_we0;
wire   [511:0] local_C_4_V_q0;
reg   [6:0] local_C_4_V_address1;
reg    local_C_4_V_ce1;
reg    local_C_4_V_we1;
reg   [511:0] local_C_4_V_d1;
wire   [511:0] local_C_4_V_q1;
reg   [6:0] local_C_5_V_address0;
reg    local_C_5_V_ce0;
reg    local_C_5_V_we0;
wire   [511:0] local_C_5_V_q0;
reg   [6:0] local_C_5_V_address1;
reg    local_C_5_V_ce1;
reg    local_C_5_V_we1;
reg   [511:0] local_C_5_V_d1;
wire   [511:0] local_C_5_V_q1;
reg   [6:0] local_C_6_V_address0;
reg    local_C_6_V_ce0;
reg    local_C_6_V_we0;
wire   [511:0] local_C_6_V_q0;
reg   [6:0] local_C_6_V_address1;
reg    local_C_6_V_ce1;
reg    local_C_6_V_we1;
reg   [511:0] local_C_6_V_d1;
wire   [511:0] local_C_6_V_q1;
reg   [6:0] local_C_7_V_address0;
reg    local_C_7_V_ce0;
reg    local_C_7_V_we0;
wire   [511:0] local_C_7_V_q0;
reg   [6:0] local_C_7_V_address1;
reg    local_C_7_V_ce1;
reg    local_C_7_V_we1;
reg   [511:0] local_C_7_V_d1;
wire   [511:0] local_C_7_V_q1;
wire    grp_compute_fu_769_ap_start;
wire    grp_compute_fu_769_ap_done;
wire    grp_compute_fu_769_ap_idle;
wire    grp_compute_fu_769_ap_ready;
reg   [0:0] grp_compute_fu_769_flag;
wire   [9:0] grp_compute_fu_769_local_A_V_address0;
wire    grp_compute_fu_769_local_A_V_ce0;
reg   [511:0] grp_compute_fu_769_local_A_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_0_V_address0;
wire    grp_compute_fu_769_local_B_0_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_0_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_1_V_address0;
wire    grp_compute_fu_769_local_B_1_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_1_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_2_V_address0;
wire    grp_compute_fu_769_local_B_2_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_2_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_3_V_address0;
wire    grp_compute_fu_769_local_B_3_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_3_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_4_V_address0;
wire    grp_compute_fu_769_local_B_4_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_4_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_5_V_address0;
wire    grp_compute_fu_769_local_B_5_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_5_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_6_V_address0;
wire    grp_compute_fu_769_local_B_6_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_6_V_q0;
wire   [6:0] grp_compute_fu_769_local_B_7_V_address0;
wire    grp_compute_fu_769_local_B_7_V_ce0;
reg   [511:0] grp_compute_fu_769_local_B_7_V_q0;
wire   [6:0] grp_compute_fu_769_local_C_0_V_address0;
wire    grp_compute_fu_769_local_C_0_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_0_V_address1;
wire    grp_compute_fu_769_local_C_0_V_ce1;
wire    grp_compute_fu_769_local_C_0_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_0_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_1_V_address0;
wire    grp_compute_fu_769_local_C_1_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_1_V_address1;
wire    grp_compute_fu_769_local_C_1_V_ce1;
wire    grp_compute_fu_769_local_C_1_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_1_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_2_V_address0;
wire    grp_compute_fu_769_local_C_2_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_2_V_address1;
wire    grp_compute_fu_769_local_C_2_V_ce1;
wire    grp_compute_fu_769_local_C_2_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_2_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_3_V_address0;
wire    grp_compute_fu_769_local_C_3_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_3_V_address1;
wire    grp_compute_fu_769_local_C_3_V_ce1;
wire    grp_compute_fu_769_local_C_3_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_3_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_4_V_address0;
wire    grp_compute_fu_769_local_C_4_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_4_V_address1;
wire    grp_compute_fu_769_local_C_4_V_ce1;
wire    grp_compute_fu_769_local_C_4_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_4_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_5_V_address0;
wire    grp_compute_fu_769_local_C_5_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_5_V_address1;
wire    grp_compute_fu_769_local_C_5_V_ce1;
wire    grp_compute_fu_769_local_C_5_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_5_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_6_V_address0;
wire    grp_compute_fu_769_local_C_6_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_6_V_address1;
wire    grp_compute_fu_769_local_C_6_V_ce1;
wire    grp_compute_fu_769_local_C_6_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_6_V_d1;
wire   [6:0] grp_compute_fu_769_local_C_7_V_address0;
wire    grp_compute_fu_769_local_C_7_V_ce0;
wire   [6:0] grp_compute_fu_769_local_C_7_V_address1;
wire    grp_compute_fu_769_local_C_7_V_ce1;
wire    grp_compute_fu_769_local_C_7_V_we1;
wire   [511:0] grp_compute_fu_769_local_C_7_V_d1;
wire    grp_load_fu_792_ap_start;
wire    grp_load_fu_792_ap_done;
wire    grp_load_fu_792_ap_idle;
wire    grp_load_fu_792_ap_ready;
wire   [9:0] grp_load_fu_792_local_A_V_address0;
wire    grp_load_fu_792_local_A_V_ce0;
wire    grp_load_fu_792_local_A_V_we0;
wire   [511:0] grp_load_fu_792_local_A_V_d0;
wire   [6:0] grp_load_fu_792_local_B_0_V_address0;
wire    grp_load_fu_792_local_B_0_V_ce0;
wire    grp_load_fu_792_local_B_0_V_we0;
wire   [511:0] grp_load_fu_792_local_B_0_V_d0;
wire   [6:0] grp_load_fu_792_local_B_1_V_address0;
wire    grp_load_fu_792_local_B_1_V_ce0;
wire    grp_load_fu_792_local_B_1_V_we0;
wire   [511:0] grp_load_fu_792_local_B_1_V_d0;
wire   [6:0] grp_load_fu_792_local_B_2_V_address0;
wire    grp_load_fu_792_local_B_2_V_ce0;
wire    grp_load_fu_792_local_B_2_V_we0;
wire   [511:0] grp_load_fu_792_local_B_2_V_d0;
wire   [6:0] grp_load_fu_792_local_B_3_V_address0;
wire    grp_load_fu_792_local_B_3_V_ce0;
wire    grp_load_fu_792_local_B_3_V_we0;
wire   [511:0] grp_load_fu_792_local_B_3_V_d0;
wire   [6:0] grp_load_fu_792_local_B_4_V_address0;
wire    grp_load_fu_792_local_B_4_V_ce0;
wire    grp_load_fu_792_local_B_4_V_we0;
wire   [511:0] grp_load_fu_792_local_B_4_V_d0;
wire   [6:0] grp_load_fu_792_local_B_5_V_address0;
wire    grp_load_fu_792_local_B_5_V_ce0;
wire    grp_load_fu_792_local_B_5_V_we0;
wire   [511:0] grp_load_fu_792_local_B_5_V_d0;
wire   [6:0] grp_load_fu_792_local_B_6_V_address0;
wire    grp_load_fu_792_local_B_6_V_ce0;
wire    grp_load_fu_792_local_B_6_V_we0;
wire   [511:0] grp_load_fu_792_local_B_6_V_d0;
wire   [6:0] grp_load_fu_792_local_B_7_V_address0;
wire    grp_load_fu_792_local_B_7_V_ce0;
wire    grp_load_fu_792_local_B_7_V_we0;
wire   [511:0] grp_load_fu_792_local_B_7_V_d0;
wire    grp_load_fu_792_m_axi_A_V_AWVALID;
wire   [31:0] grp_load_fu_792_m_axi_A_V_AWADDR;
wire   [0:0] grp_load_fu_792_m_axi_A_V_AWID;
wire   [31:0] grp_load_fu_792_m_axi_A_V_AWLEN;
wire   [2:0] grp_load_fu_792_m_axi_A_V_AWSIZE;
wire   [1:0] grp_load_fu_792_m_axi_A_V_AWBURST;
wire   [1:0] grp_load_fu_792_m_axi_A_V_AWLOCK;
wire   [3:0] grp_load_fu_792_m_axi_A_V_AWCACHE;
wire   [2:0] grp_load_fu_792_m_axi_A_V_AWPROT;
wire   [3:0] grp_load_fu_792_m_axi_A_V_AWQOS;
wire   [3:0] grp_load_fu_792_m_axi_A_V_AWREGION;
wire   [0:0] grp_load_fu_792_m_axi_A_V_AWUSER;
wire    grp_load_fu_792_m_axi_A_V_WVALID;
wire   [511:0] grp_load_fu_792_m_axi_A_V_WDATA;
wire   [63:0] grp_load_fu_792_m_axi_A_V_WSTRB;
wire    grp_load_fu_792_m_axi_A_V_WLAST;
wire   [0:0] grp_load_fu_792_m_axi_A_V_WID;
wire   [0:0] grp_load_fu_792_m_axi_A_V_WUSER;
wire    grp_load_fu_792_m_axi_A_V_ARVALID;
wire   [31:0] grp_load_fu_792_m_axi_A_V_ARADDR;
wire   [0:0] grp_load_fu_792_m_axi_A_V_ARID;
wire   [31:0] grp_load_fu_792_m_axi_A_V_ARLEN;
wire   [2:0] grp_load_fu_792_m_axi_A_V_ARSIZE;
wire   [1:0] grp_load_fu_792_m_axi_A_V_ARBURST;
wire   [1:0] grp_load_fu_792_m_axi_A_V_ARLOCK;
wire   [3:0] grp_load_fu_792_m_axi_A_V_ARCACHE;
wire   [2:0] grp_load_fu_792_m_axi_A_V_ARPROT;
wire   [3:0] grp_load_fu_792_m_axi_A_V_ARQOS;
wire   [3:0] grp_load_fu_792_m_axi_A_V_ARREGION;
wire   [0:0] grp_load_fu_792_m_axi_A_V_ARUSER;
wire    grp_load_fu_792_m_axi_A_V_RREADY;
wire    grp_load_fu_792_m_axi_A_V_BREADY;
reg   [8:0] indvar_flatten37_reg_648;
reg   [11:0] i_0_reg_659;
reg   [11:0] j_0_reg_670;
reg   [7:0] ap_phi_mux_ii_0_phi_fu_696_p4;
reg   [4:0] index_0_reg_725;
wire    ap_CS_fsm_state23;
reg    ap_block_state23_on_subcall_done;
wire    ap_CS_fsm_state21;
reg   [10:0] ap_phi_mux_indvar_flatten29_phi_fu_740_p4;
reg   [7:0] ap_phi_mux_ii22_0_phi_fu_751_p4;
reg    grp_compute_fu_769_ap_start_reg;
reg    grp_load_fu_792_ap_start_reg;
wire   [63:0] zext_ln78_1_fu_1553_p1;
wire   [63:0] zext_ln89_fu_1576_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln118_2_fu_4144_p1;
wire   [63:0] zext_ln180_fu_1543_p1;
wire   [63:0] zext_ln180_4_fu_4229_p1;
reg    ap_block_pp2_stage0_01001;
reg   [31:0] counter_1_fu_242;
wire   [31:0] select_ln111_fu_4066_p3;
wire   [511:0] p_Result_1_6_fu_3890_p17;
wire   [511:0] p_Result_1_5_fu_3805_p17;
wire   [511:0] p_Result_1_4_fu_3720_p17;
wire   [511:0] p_Result_1_3_fu_3635_p17;
wire   [511:0] p_Result_1_2_fu_3550_p17;
wire   [511:0] p_Result_1_1_fu_3465_p17;
wire   [511:0] p_Result_1_s_fu_3380_p17;
wire   [511:0] p_Result_1_7_fu_3975_p17;
wire   [31:0] grp_fu_813_p0;
wire   [31:0] grp_fu_817_p0;
wire   [31:0] grp_fu_821_p0;
wire   [31:0] grp_fu_825_p0;
wire   [31:0] grp_fu_829_p0;
wire   [31:0] grp_fu_833_p0;
wire   [31:0] grp_fu_837_p0;
wire   [31:0] grp_fu_841_p0;
wire   [31:0] grp_fu_845_p0;
wire   [31:0] grp_fu_849_p0;
wire   [31:0] grp_fu_853_p0;
wire   [31:0] grp_fu_857_p0;
wire   [31:0] grp_fu_861_p0;
wire   [31:0] grp_fu_865_p0;
wire   [31:0] grp_fu_869_p0;
wire   [31:0] grp_fu_873_p0;
wire   [31:0] grp_fu_877_p0;
wire   [31:0] grp_fu_881_p0;
wire   [31:0] grp_fu_885_p0;
wire   [31:0] grp_fu_889_p0;
wire   [31:0] grp_fu_893_p0;
wire   [31:0] grp_fu_897_p0;
wire   [31:0] grp_fu_901_p0;
wire   [31:0] grp_fu_905_p0;
wire   [31:0] grp_fu_909_p0;
wire   [31:0] grp_fu_913_p0;
wire   [31:0] grp_fu_917_p0;
wire   [31:0] grp_fu_921_p0;
wire   [31:0] grp_fu_925_p0;
wire   [31:0] grp_fu_929_p0;
wire   [31:0] grp_fu_933_p0;
wire   [31:0] grp_fu_937_p0;
wire   [31:0] grp_fu_941_p0;
wire   [31:0] grp_fu_945_p0;
wire   [31:0] grp_fu_949_p0;
wire   [31:0] grp_fu_953_p0;
wire   [31:0] grp_fu_957_p0;
wire   [31:0] grp_fu_961_p0;
wire   [31:0] grp_fu_965_p0;
wire   [31:0] grp_fu_969_p0;
wire   [31:0] grp_fu_973_p0;
wire   [31:0] grp_fu_977_p0;
wire   [31:0] grp_fu_981_p0;
wire   [31:0] grp_fu_985_p0;
wire   [31:0] grp_fu_989_p0;
wire   [31:0] grp_fu_993_p0;
wire   [31:0] grp_fu_997_p0;
wire   [31:0] grp_fu_1001_p0;
wire   [31:0] grp_fu_1005_p0;
wire   [31:0] grp_fu_1009_p0;
wire   [31:0] grp_fu_1013_p0;
wire   [31:0] grp_fu_1017_p0;
wire   [31:0] grp_fu_1021_p0;
wire   [31:0] grp_fu_1025_p0;
wire   [31:0] grp_fu_1029_p0;
wire   [31:0] grp_fu_1033_p0;
wire   [31:0] grp_fu_1037_p0;
wire   [31:0] grp_fu_1041_p0;
wire   [31:0] grp_fu_1045_p0;
wire   [31:0] grp_fu_1049_p0;
wire   [31:0] grp_fu_1053_p0;
wire   [31:0] grp_fu_1057_p0;
wire   [31:0] grp_fu_1061_p0;
wire   [31:0] grp_fu_1065_p0;
wire   [31:0] grp_fu_1069_p0;
wire   [31:0] grp_fu_1073_p0;
wire   [31:0] grp_fu_1077_p0;
wire   [31:0] grp_fu_1081_p0;
wire   [31:0] grp_fu_1085_p0;
wire   [31:0] grp_fu_1089_p0;
wire   [31:0] grp_fu_1093_p0;
wire   [31:0] grp_fu_1097_p0;
wire   [31:0] grp_fu_1101_p0;
wire   [31:0] grp_fu_1105_p0;
wire   [31:0] grp_fu_1109_p0;
wire   [31:0] grp_fu_1113_p0;
wire   [31:0] grp_fu_1117_p0;
wire   [31:0] grp_fu_1121_p0;
wire   [31:0] grp_fu_1125_p0;
wire   [31:0] grp_fu_1129_p0;
wire   [31:0] grp_fu_1133_p0;
wire   [31:0] grp_fu_1137_p0;
wire   [31:0] grp_fu_1141_p0;
wire   [31:0] grp_fu_1145_p0;
wire   [31:0] grp_fu_1149_p0;
wire   [31:0] grp_fu_1153_p0;
wire   [31:0] grp_fu_1157_p0;
wire   [31:0] grp_fu_1161_p0;
wire   [31:0] grp_fu_1165_p0;
wire   [31:0] grp_fu_1169_p0;
wire   [31:0] grp_fu_1173_p0;
wire   [31:0] grp_fu_1177_p0;
wire   [31:0] grp_fu_1181_p0;
wire   [31:0] grp_fu_1185_p0;
wire   [31:0] grp_fu_1189_p0;
wire   [31:0] grp_fu_1193_p0;
wire   [31:0] grp_fu_1197_p0;
wire   [31:0] grp_fu_1201_p0;
wire   [31:0] grp_fu_1205_p0;
wire   [31:0] grp_fu_1209_p0;
wire   [31:0] grp_fu_1213_p0;
wire   [31:0] grp_fu_1217_p0;
wire   [31:0] grp_fu_1221_p0;
wire   [31:0] grp_fu_1225_p0;
wire   [31:0] grp_fu_1229_p0;
wire   [31:0] grp_fu_1233_p0;
wire   [31:0] grp_fu_1237_p0;
wire   [31:0] grp_fu_1241_p0;
wire   [31:0] grp_fu_1245_p0;
wire   [31:0] grp_fu_1249_p0;
wire   [31:0] grp_fu_1253_p0;
wire   [31:0] grp_fu_1257_p0;
wire   [31:0] grp_fu_1261_p0;
wire   [31:0] grp_fu_1265_p0;
wire   [31:0] grp_fu_1269_p0;
wire   [31:0] grp_fu_1273_p0;
wire   [31:0] grp_fu_1277_p0;
wire   [31:0] grp_fu_1281_p0;
wire   [31:0] grp_fu_1285_p0;
wire   [31:0] grp_fu_1289_p0;
wire   [31:0] grp_fu_1293_p0;
wire   [31:0] grp_fu_1297_p0;
wire   [31:0] grp_fu_1301_p0;
wire   [31:0] grp_fu_1305_p0;
wire   [31:0] grp_fu_1309_p0;
wire   [31:0] grp_fu_1313_p0;
wire   [31:0] grp_fu_1317_p0;
wire   [31:0] grp_fu_1321_p0;
wire   [25:0] tmp_fu_1355_p4;
wire   [0:0] tmp_8_fu_1392_p3;
wire   [11:0] i_fu_1386_p2;
wire   [11:0] zext_ln78_fu_1426_p1;
wire   [11:0] add_ln78_fu_1430_p2;
wire   [0:0] icmp_ln76_fu_1460_p2;
wire   [7:0] ii_fu_1454_p2;
wire   [11:0] zext_ln78_2_fu_1482_p1;
wire   [11:0] add_ln78_1_fu_1486_p2;
wire   [18:0] tmp_2_mid1_fu_1491_p3;
wire   [18:0] tmp_2_fu_1435_p3;
wire   [18:0] select_ln78_2_fu_1498_p3;
wire   [26:0] zext_ln76_fu_1506_p1;
wire   [2:0] empty_19_fu_1515_p1;
wire   [10:0] tmp_10_fu_1519_p3;
wire   [3:0] select_ln78_fu_1466_p3;
wire   [31:0] bitcast_ln91_15_fu_3377_p1;
wire   [31:0] bitcast_ln91_14_fu_3374_p1;
wire   [31:0] bitcast_ln91_13_fu_3371_p1;
wire   [31:0] bitcast_ln91_12_fu_3368_p1;
wire   [31:0] bitcast_ln91_11_fu_3365_p1;
wire   [31:0] bitcast_ln91_10_fu_3362_p1;
wire   [31:0] bitcast_ln91_9_fu_3359_p1;
wire   [31:0] bitcast_ln91_8_fu_3356_p1;
wire   [31:0] bitcast_ln91_7_fu_3353_p1;
wire   [31:0] bitcast_ln91_6_fu_3350_p1;
wire   [31:0] bitcast_ln91_5_fu_3347_p1;
wire   [31:0] bitcast_ln91_4_fu_3344_p1;
wire   [31:0] bitcast_ln91_3_fu_3341_p1;
wire   [31:0] bitcast_ln91_2_fu_3338_p1;
wire   [31:0] bitcast_ln91_1_fu_3335_p1;
wire   [31:0] bitcast_ln91_fu_3332_p1;
wire   [31:0] bitcast_ln91_31_fu_3462_p1;
wire   [31:0] bitcast_ln91_30_fu_3459_p1;
wire   [31:0] bitcast_ln91_29_fu_3456_p1;
wire   [31:0] bitcast_ln91_28_fu_3453_p1;
wire   [31:0] bitcast_ln91_27_fu_3450_p1;
wire   [31:0] bitcast_ln91_26_fu_3447_p1;
wire   [31:0] bitcast_ln91_25_fu_3444_p1;
wire   [31:0] bitcast_ln91_24_fu_3441_p1;
wire   [31:0] bitcast_ln91_23_fu_3438_p1;
wire   [31:0] bitcast_ln91_22_fu_3435_p1;
wire   [31:0] bitcast_ln91_21_fu_3432_p1;
wire   [31:0] bitcast_ln91_20_fu_3429_p1;
wire   [31:0] bitcast_ln91_19_fu_3426_p1;
wire   [31:0] bitcast_ln91_18_fu_3423_p1;
wire   [31:0] bitcast_ln91_17_fu_3420_p1;
wire   [31:0] bitcast_ln91_16_fu_3417_p1;
wire   [31:0] bitcast_ln91_47_fu_3547_p1;
wire   [31:0] bitcast_ln91_46_fu_3544_p1;
wire   [31:0] bitcast_ln91_45_fu_3541_p1;
wire   [31:0] bitcast_ln91_44_fu_3538_p1;
wire   [31:0] bitcast_ln91_43_fu_3535_p1;
wire   [31:0] bitcast_ln91_42_fu_3532_p1;
wire   [31:0] bitcast_ln91_41_fu_3529_p1;
wire   [31:0] bitcast_ln91_40_fu_3526_p1;
wire   [31:0] bitcast_ln91_39_fu_3523_p1;
wire   [31:0] bitcast_ln91_38_fu_3520_p1;
wire   [31:0] bitcast_ln91_37_fu_3517_p1;
wire   [31:0] bitcast_ln91_36_fu_3514_p1;
wire   [31:0] bitcast_ln91_35_fu_3511_p1;
wire   [31:0] bitcast_ln91_34_fu_3508_p1;
wire   [31:0] bitcast_ln91_33_fu_3505_p1;
wire   [31:0] bitcast_ln91_32_fu_3502_p1;
wire   [31:0] bitcast_ln91_63_fu_3632_p1;
wire   [31:0] bitcast_ln91_62_fu_3629_p1;
wire   [31:0] bitcast_ln91_61_fu_3626_p1;
wire   [31:0] bitcast_ln91_60_fu_3623_p1;
wire   [31:0] bitcast_ln91_59_fu_3620_p1;
wire   [31:0] bitcast_ln91_58_fu_3617_p1;
wire   [31:0] bitcast_ln91_57_fu_3614_p1;
wire   [31:0] bitcast_ln91_56_fu_3611_p1;
wire   [31:0] bitcast_ln91_55_fu_3608_p1;
wire   [31:0] bitcast_ln91_54_fu_3605_p1;
wire   [31:0] bitcast_ln91_53_fu_3602_p1;
wire   [31:0] bitcast_ln91_52_fu_3599_p1;
wire   [31:0] bitcast_ln91_51_fu_3596_p1;
wire   [31:0] bitcast_ln91_50_fu_3593_p1;
wire   [31:0] bitcast_ln91_49_fu_3590_p1;
wire   [31:0] bitcast_ln91_48_fu_3587_p1;
wire   [31:0] bitcast_ln91_79_fu_3717_p1;
wire   [31:0] bitcast_ln91_78_fu_3714_p1;
wire   [31:0] bitcast_ln91_77_fu_3711_p1;
wire   [31:0] bitcast_ln91_76_fu_3708_p1;
wire   [31:0] bitcast_ln91_75_fu_3705_p1;
wire   [31:0] bitcast_ln91_74_fu_3702_p1;
wire   [31:0] bitcast_ln91_73_fu_3699_p1;
wire   [31:0] bitcast_ln91_72_fu_3696_p1;
wire   [31:0] bitcast_ln91_71_fu_3693_p1;
wire   [31:0] bitcast_ln91_70_fu_3690_p1;
wire   [31:0] bitcast_ln91_69_fu_3687_p1;
wire   [31:0] bitcast_ln91_68_fu_3684_p1;
wire   [31:0] bitcast_ln91_67_fu_3681_p1;
wire   [31:0] bitcast_ln91_66_fu_3678_p1;
wire   [31:0] bitcast_ln91_65_fu_3675_p1;
wire   [31:0] bitcast_ln91_64_fu_3672_p1;
wire   [31:0] bitcast_ln91_95_fu_3802_p1;
wire   [31:0] bitcast_ln91_94_fu_3799_p1;
wire   [31:0] bitcast_ln91_93_fu_3796_p1;
wire   [31:0] bitcast_ln91_92_fu_3793_p1;
wire   [31:0] bitcast_ln91_91_fu_3790_p1;
wire   [31:0] bitcast_ln91_90_fu_3787_p1;
wire   [31:0] bitcast_ln91_89_fu_3784_p1;
wire   [31:0] bitcast_ln91_88_fu_3781_p1;
wire   [31:0] bitcast_ln91_87_fu_3778_p1;
wire   [31:0] bitcast_ln91_86_fu_3775_p1;
wire   [31:0] bitcast_ln91_85_fu_3772_p1;
wire   [31:0] bitcast_ln91_84_fu_3769_p1;
wire   [31:0] bitcast_ln91_83_fu_3766_p1;
wire   [31:0] bitcast_ln91_82_fu_3763_p1;
wire   [31:0] bitcast_ln91_81_fu_3760_p1;
wire   [31:0] bitcast_ln91_80_fu_3757_p1;
wire   [31:0] bitcast_ln91_111_fu_3887_p1;
wire   [31:0] bitcast_ln91_110_fu_3884_p1;
wire   [31:0] bitcast_ln91_109_fu_3881_p1;
wire   [31:0] bitcast_ln91_108_fu_3878_p1;
wire   [31:0] bitcast_ln91_107_fu_3875_p1;
wire   [31:0] bitcast_ln91_106_fu_3872_p1;
wire   [31:0] bitcast_ln91_105_fu_3869_p1;
wire   [31:0] bitcast_ln91_104_fu_3866_p1;
wire   [31:0] bitcast_ln91_103_fu_3863_p1;
wire   [31:0] bitcast_ln91_102_fu_3860_p1;
wire   [31:0] bitcast_ln91_101_fu_3857_p1;
wire   [31:0] bitcast_ln91_100_fu_3854_p1;
wire   [31:0] bitcast_ln91_99_fu_3851_p1;
wire   [31:0] bitcast_ln91_98_fu_3848_p1;
wire   [31:0] bitcast_ln91_97_fu_3845_p1;
wire   [31:0] bitcast_ln91_96_fu_3842_p1;
wire   [31:0] bitcast_ln91_127_fu_3972_p1;
wire   [31:0] bitcast_ln91_126_fu_3969_p1;
wire   [31:0] bitcast_ln91_125_fu_3966_p1;
wire   [31:0] bitcast_ln91_124_fu_3963_p1;
wire   [31:0] bitcast_ln91_123_fu_3960_p1;
wire   [31:0] bitcast_ln91_122_fu_3957_p1;
wire   [31:0] bitcast_ln91_121_fu_3954_p1;
wire   [31:0] bitcast_ln91_120_fu_3951_p1;
wire   [31:0] bitcast_ln91_119_fu_3948_p1;
wire   [31:0] bitcast_ln91_118_fu_3945_p1;
wire   [31:0] bitcast_ln91_117_fu_3942_p1;
wire   [31:0] bitcast_ln91_116_fu_3939_p1;
wire   [31:0] bitcast_ln91_115_fu_3936_p1;
wire   [31:0] bitcast_ln91_114_fu_3933_p1;
wire   [31:0] bitcast_ln91_113_fu_3930_p1;
wire   [31:0] bitcast_ln91_112_fu_3927_p1;
wire   [0:0] tmp_11_fu_4030_p3;
wire   [31:0] counter_fu_4054_p2;
wire   [0:0] icmp_ln111_fu_4060_p2;
wire   [11:0] zext_ln118_fu_4079_p1;
wire   [11:0] add_ln118_fu_4083_p2;
wire   [0:0] icmp_ln116_fu_4113_p2;
wire   [7:0] ii_2_fu_4107_p2;
wire   [11:0] zext_ln118_1_fu_4127_p1;
wire   [11:0] add_ln118_1_fu_4131_p2;
wire   [18:0] tmp_3_mid1_fu_4156_p3;
wire   [18:0] tmp_3_fu_4088_p3;
wire   [18:0] select_ln118_2_fu_4163_p3;
wire   [3:0] select_ln118_fu_4119_p3;
wire   [26:0] zext_ln116_fu_4171_p1;
wire   [2:0] empty_25_fu_4184_p1;
wire   [10:0] tmp_12_fu_4188_p3;
wire   [2:0] empty_28_fu_4239_p1;
wire   [10:0] tmp_13_fu_4242_p3;
reg   [9:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_block_pp2;
reg    ap_enable_operation_173;
reg    ap_enable_state14_pp1_iter0_stage0;
reg    ap_enable_operation_188;
reg    ap_enable_state15_pp1_iter1_stage0;
reg    ap_enable_operation_984;
reg    ap_enable_state20_pp1_iter6_stage0;
reg    ap_enable_operation_175;
reg    ap_enable_operation_205;
reg    ap_enable_operation_1002;
reg    ap_enable_operation_177;
reg    ap_enable_operation_222;
reg    ap_enable_operation_1020;
reg    ap_enable_operation_179;
reg    ap_enable_operation_239;
reg    ap_enable_operation_1038;
reg    ap_enable_operation_181;
reg    ap_enable_operation_256;
reg    ap_enable_operation_1056;
reg    ap_enable_operation_183;
reg    ap_enable_operation_273;
reg    ap_enable_operation_1074;
reg    ap_enable_operation_185;
reg    ap_enable_operation_290;
reg    ap_enable_operation_1092;
reg    ap_enable_operation_187;
reg    ap_enable_operation_307;
reg    ap_enable_operation_1110;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 grp_compute_fu_769_ap_start_reg = 1'b0;
#0 grp_load_fu_792_ap_start_reg = 1'b0;
end

kernel_gemm_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
kernel_gemm_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .C_V(C_V),
    .A_V(A_V),
    .B_V(B_V)
);

kernel_gemm_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
kernel_gemm_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd8),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(tmp_5_reg_6589),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd18446744073709551615),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

kernel_gemm_localdEe #(
    .DataWidth( 512 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
local_A_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_A_ping_V_address0),
    .ce0(local_A_ping_V_ce0),
    .we0(local_A_ping_V_we0),
    .d0(grp_load_fu_792_local_A_V_d0),
    .q0(local_A_ping_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_0_V_address0),
    .ce0(local_B_ping_0_V_ce0),
    .we0(local_B_ping_0_V_we0),
    .d0(grp_load_fu_792_local_B_0_V_d0),
    .q0(local_B_ping_0_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_1_V_address0),
    .ce0(local_B_ping_1_V_ce0),
    .we0(local_B_ping_1_V_we0),
    .d0(grp_load_fu_792_local_B_1_V_d0),
    .q0(local_B_ping_1_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_2_V_address0),
    .ce0(local_B_ping_2_V_ce0),
    .we0(local_B_ping_2_V_we0),
    .d0(grp_load_fu_792_local_B_2_V_d0),
    .q0(local_B_ping_2_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_3_V_address0),
    .ce0(local_B_ping_3_V_ce0),
    .we0(local_B_ping_3_V_we0),
    .d0(grp_load_fu_792_local_B_3_V_d0),
    .q0(local_B_ping_3_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_4_V_address0),
    .ce0(local_B_ping_4_V_ce0),
    .we0(local_B_ping_4_V_we0),
    .d0(grp_load_fu_792_local_B_4_V_d0),
    .q0(local_B_ping_4_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_5_V_address0),
    .ce0(local_B_ping_5_V_ce0),
    .we0(local_B_ping_5_V_we0),
    .d0(grp_load_fu_792_local_B_5_V_d0),
    .q0(local_B_ping_5_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_6_V_address0),
    .ce0(local_B_ping_6_V_ce0),
    .we0(local_B_ping_6_V_we0),
    .d0(grp_load_fu_792_local_B_6_V_d0),
    .q0(local_B_ping_6_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_ping_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_ping_7_V_address0),
    .ce0(local_B_ping_7_V_ce0),
    .we0(local_B_ping_7_V_we0),
    .d0(grp_load_fu_792_local_B_7_V_d0),
    .q0(local_B_ping_7_V_q0)
);

kernel_gemm_localdEe #(
    .DataWidth( 512 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
local_A_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_A_pong_V_address0),
    .ce0(local_A_pong_V_ce0),
    .we0(local_A_pong_V_we0),
    .d0(grp_load_fu_792_local_A_V_d0),
    .q0(local_A_pong_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_0_V_address0),
    .ce0(local_B_pong_0_V_ce0),
    .we0(local_B_pong_0_V_we0),
    .d0(grp_load_fu_792_local_B_0_V_d0),
    .q0(local_B_pong_0_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_1_V_address0),
    .ce0(local_B_pong_1_V_ce0),
    .we0(local_B_pong_1_V_we0),
    .d0(grp_load_fu_792_local_B_1_V_d0),
    .q0(local_B_pong_1_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_2_V_address0),
    .ce0(local_B_pong_2_V_ce0),
    .we0(local_B_pong_2_V_we0),
    .d0(grp_load_fu_792_local_B_2_V_d0),
    .q0(local_B_pong_2_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_3_V_address0),
    .ce0(local_B_pong_3_V_ce0),
    .we0(local_B_pong_3_V_we0),
    .d0(grp_load_fu_792_local_B_3_V_d0),
    .q0(local_B_pong_3_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_4_V_address0),
    .ce0(local_B_pong_4_V_ce0),
    .we0(local_B_pong_4_V_we0),
    .d0(grp_load_fu_792_local_B_4_V_d0),
    .q0(local_B_pong_4_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_5_V_address0),
    .ce0(local_B_pong_5_V_ce0),
    .we0(local_B_pong_5_V_we0),
    .d0(grp_load_fu_792_local_B_5_V_d0),
    .q0(local_B_pong_5_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_6_V_address0),
    .ce0(local_B_pong_6_V_ce0),
    .we0(local_B_pong_6_V_we0),
    .d0(grp_load_fu_792_local_B_6_V_d0),
    .q0(local_B_pong_6_V_q0)
);

kernel_gemm_localeOg #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_B_pong_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_B_pong_7_V_address0),
    .ce0(local_B_pong_7_V_ce0),
    .we0(local_B_pong_7_V_we0),
    .d0(grp_load_fu_792_local_B_7_V_d0),
    .q0(local_B_pong_7_V_q0)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_0_V_address0),
    .ce0(local_C_0_V_ce0),
    .we0(local_C_0_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_0_V_q0),
    .address1(local_C_0_V_address1),
    .ce1(local_C_0_V_ce1),
    .we1(local_C_0_V_we1),
    .d1(local_C_0_V_d1),
    .q1(local_C_0_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_1_V_address0),
    .ce0(local_C_1_V_ce0),
    .we0(local_C_1_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_1_V_q0),
    .address1(local_C_1_V_address1),
    .ce1(local_C_1_V_ce1),
    .we1(local_C_1_V_we1),
    .d1(local_C_1_V_d1),
    .q1(local_C_1_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_2_V_address0),
    .ce0(local_C_2_V_ce0),
    .we0(local_C_2_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_2_V_q0),
    .address1(local_C_2_V_address1),
    .ce1(local_C_2_V_ce1),
    .we1(local_C_2_V_we1),
    .d1(local_C_2_V_d1),
    .q1(local_C_2_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_3_V_address0),
    .ce0(local_C_3_V_ce0),
    .we0(local_C_3_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_3_V_q0),
    .address1(local_C_3_V_address1),
    .ce1(local_C_3_V_ce1),
    .we1(local_C_3_V_we1),
    .d1(local_C_3_V_d1),
    .q1(local_C_3_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_4_V_address0),
    .ce0(local_C_4_V_ce0),
    .we0(local_C_4_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_4_V_q0),
    .address1(local_C_4_V_address1),
    .ce1(local_C_4_V_ce1),
    .we1(local_C_4_V_we1),
    .d1(local_C_4_V_d1),
    .q1(local_C_4_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_5_V_address0),
    .ce0(local_C_5_V_ce0),
    .we0(local_C_5_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_5_V_q0),
    .address1(local_C_5_V_address1),
    .ce1(local_C_5_V_ce1),
    .we1(local_C_5_V_we1),
    .d1(local_C_5_V_d1),
    .q1(local_C_5_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_6_V_address0),
    .ce0(local_C_6_V_ce0),
    .we0(local_C_6_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_6_V_q0),
    .address1(local_C_6_V_address1),
    .ce1(local_C_6_V_ce1),
    .we1(local_C_6_V_we1),
    .d1(local_C_6_V_d1),
    .q1(local_C_6_V_q1)
);

kernel_gemm_localvdy #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_C_7_V_address0),
    .ce0(local_C_7_V_ce0),
    .we0(local_C_7_V_we0),
    .d0(gmem_addr_read_reg_4493),
    .q0(local_C_7_V_q0),
    .address1(local_C_7_V_address1),
    .ce1(local_C_7_V_ce1),
    .we1(local_C_7_V_we1),
    .d1(local_C_7_V_d1),
    .q1(local_C_7_V_q1)
);

compute grp_compute_fu_769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_fu_769_ap_start),
    .ap_done(grp_compute_fu_769_ap_done),
    .ap_idle(grp_compute_fu_769_ap_idle),
    .ap_ready(grp_compute_fu_769_ap_ready),
    .flag(grp_compute_fu_769_flag),
    .local_A_V_address0(grp_compute_fu_769_local_A_V_address0),
    .local_A_V_ce0(grp_compute_fu_769_local_A_V_ce0),
    .local_A_V_q0(grp_compute_fu_769_local_A_V_q0),
    .local_B_0_V_address0(grp_compute_fu_769_local_B_0_V_address0),
    .local_B_0_V_ce0(grp_compute_fu_769_local_B_0_V_ce0),
    .local_B_0_V_q0(grp_compute_fu_769_local_B_0_V_q0),
    .local_B_1_V_address0(grp_compute_fu_769_local_B_1_V_address0),
    .local_B_1_V_ce0(grp_compute_fu_769_local_B_1_V_ce0),
    .local_B_1_V_q0(grp_compute_fu_769_local_B_1_V_q0),
    .local_B_2_V_address0(grp_compute_fu_769_local_B_2_V_address0),
    .local_B_2_V_ce0(grp_compute_fu_769_local_B_2_V_ce0),
    .local_B_2_V_q0(grp_compute_fu_769_local_B_2_V_q0),
    .local_B_3_V_address0(grp_compute_fu_769_local_B_3_V_address0),
    .local_B_3_V_ce0(grp_compute_fu_769_local_B_3_V_ce0),
    .local_B_3_V_q0(grp_compute_fu_769_local_B_3_V_q0),
    .local_B_4_V_address0(grp_compute_fu_769_local_B_4_V_address0),
    .local_B_4_V_ce0(grp_compute_fu_769_local_B_4_V_ce0),
    .local_B_4_V_q0(grp_compute_fu_769_local_B_4_V_q0),
    .local_B_5_V_address0(grp_compute_fu_769_local_B_5_V_address0),
    .local_B_5_V_ce0(grp_compute_fu_769_local_B_5_V_ce0),
    .local_B_5_V_q0(grp_compute_fu_769_local_B_5_V_q0),
    .local_B_6_V_address0(grp_compute_fu_769_local_B_6_V_address0),
    .local_B_6_V_ce0(grp_compute_fu_769_local_B_6_V_ce0),
    .local_B_6_V_q0(grp_compute_fu_769_local_B_6_V_q0),
    .local_B_7_V_address0(grp_compute_fu_769_local_B_7_V_address0),
    .local_B_7_V_ce0(grp_compute_fu_769_local_B_7_V_ce0),
    .local_B_7_V_q0(grp_compute_fu_769_local_B_7_V_q0),
    .local_C_0_V_address0(grp_compute_fu_769_local_C_0_V_address0),
    .local_C_0_V_ce0(grp_compute_fu_769_local_C_0_V_ce0),
    .local_C_0_V_q0(local_C_0_V_q0),
    .local_C_0_V_address1(grp_compute_fu_769_local_C_0_V_address1),
    .local_C_0_V_ce1(grp_compute_fu_769_local_C_0_V_ce1),
    .local_C_0_V_we1(grp_compute_fu_769_local_C_0_V_we1),
    .local_C_0_V_d1(grp_compute_fu_769_local_C_0_V_d1),
    .local_C_1_V_address0(grp_compute_fu_769_local_C_1_V_address0),
    .local_C_1_V_ce0(grp_compute_fu_769_local_C_1_V_ce0),
    .local_C_1_V_q0(local_C_1_V_q0),
    .local_C_1_V_address1(grp_compute_fu_769_local_C_1_V_address1),
    .local_C_1_V_ce1(grp_compute_fu_769_local_C_1_V_ce1),
    .local_C_1_V_we1(grp_compute_fu_769_local_C_1_V_we1),
    .local_C_1_V_d1(grp_compute_fu_769_local_C_1_V_d1),
    .local_C_2_V_address0(grp_compute_fu_769_local_C_2_V_address0),
    .local_C_2_V_ce0(grp_compute_fu_769_local_C_2_V_ce0),
    .local_C_2_V_q0(local_C_2_V_q0),
    .local_C_2_V_address1(grp_compute_fu_769_local_C_2_V_address1),
    .local_C_2_V_ce1(grp_compute_fu_769_local_C_2_V_ce1),
    .local_C_2_V_we1(grp_compute_fu_769_local_C_2_V_we1),
    .local_C_2_V_d1(grp_compute_fu_769_local_C_2_V_d1),
    .local_C_3_V_address0(grp_compute_fu_769_local_C_3_V_address0),
    .local_C_3_V_ce0(grp_compute_fu_769_local_C_3_V_ce0),
    .local_C_3_V_q0(local_C_3_V_q0),
    .local_C_3_V_address1(grp_compute_fu_769_local_C_3_V_address1),
    .local_C_3_V_ce1(grp_compute_fu_769_local_C_3_V_ce1),
    .local_C_3_V_we1(grp_compute_fu_769_local_C_3_V_we1),
    .local_C_3_V_d1(grp_compute_fu_769_local_C_3_V_d1),
    .local_C_4_V_address0(grp_compute_fu_769_local_C_4_V_address0),
    .local_C_4_V_ce0(grp_compute_fu_769_local_C_4_V_ce0),
    .local_C_4_V_q0(local_C_4_V_q0),
    .local_C_4_V_address1(grp_compute_fu_769_local_C_4_V_address1),
    .local_C_4_V_ce1(grp_compute_fu_769_local_C_4_V_ce1),
    .local_C_4_V_we1(grp_compute_fu_769_local_C_4_V_we1),
    .local_C_4_V_d1(grp_compute_fu_769_local_C_4_V_d1),
    .local_C_5_V_address0(grp_compute_fu_769_local_C_5_V_address0),
    .local_C_5_V_ce0(grp_compute_fu_769_local_C_5_V_ce0),
    .local_C_5_V_q0(local_C_5_V_q0),
    .local_C_5_V_address1(grp_compute_fu_769_local_C_5_V_address1),
    .local_C_5_V_ce1(grp_compute_fu_769_local_C_5_V_ce1),
    .local_C_5_V_we1(grp_compute_fu_769_local_C_5_V_we1),
    .local_C_5_V_d1(grp_compute_fu_769_local_C_5_V_d1),
    .local_C_6_V_address0(grp_compute_fu_769_local_C_6_V_address0),
    .local_C_6_V_ce0(grp_compute_fu_769_local_C_6_V_ce0),
    .local_C_6_V_q0(local_C_6_V_q0),
    .local_C_6_V_address1(grp_compute_fu_769_local_C_6_V_address1),
    .local_C_6_V_ce1(grp_compute_fu_769_local_C_6_V_ce1),
    .local_C_6_V_we1(grp_compute_fu_769_local_C_6_V_we1),
    .local_C_6_V_d1(grp_compute_fu_769_local_C_6_V_d1),
    .local_C_7_V_address0(grp_compute_fu_769_local_C_7_V_address0),
    .local_C_7_V_ce0(grp_compute_fu_769_local_C_7_V_ce0),
    .local_C_7_V_q0(local_C_7_V_q0),
    .local_C_7_V_address1(grp_compute_fu_769_local_C_7_V_address1),
    .local_C_7_V_ce1(grp_compute_fu_769_local_C_7_V_ce1),
    .local_C_7_V_we1(grp_compute_fu_769_local_C_7_V_we1),
    .local_C_7_V_d1(grp_compute_fu_769_local_C_7_V_d1),
    .alpha(alpha)
);

load grp_load_fu_792(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_fu_792_ap_start),
    .ap_done(grp_load_fu_792_ap_done),
    .ap_idle(grp_load_fu_792_ap_idle),
    .ap_ready(grp_load_fu_792_ap_ready),
    .flag(xor_ln103_reg_6500),
    .i(select_ln71_reg_4436),
    .j(select_ln72_reg_4430),
    .k(shl_ln_reg_6495),
    .local_A_V_address0(grp_load_fu_792_local_A_V_address0),
    .local_A_V_ce0(grp_load_fu_792_local_A_V_ce0),
    .local_A_V_we0(grp_load_fu_792_local_A_V_we0),
    .local_A_V_d0(grp_load_fu_792_local_A_V_d0),
    .local_B_0_V_address0(grp_load_fu_792_local_B_0_V_address0),
    .local_B_0_V_ce0(grp_load_fu_792_local_B_0_V_ce0),
    .local_B_0_V_we0(grp_load_fu_792_local_B_0_V_we0),
    .local_B_0_V_d0(grp_load_fu_792_local_B_0_V_d0),
    .local_B_1_V_address0(grp_load_fu_792_local_B_1_V_address0),
    .local_B_1_V_ce0(grp_load_fu_792_local_B_1_V_ce0),
    .local_B_1_V_we0(grp_load_fu_792_local_B_1_V_we0),
    .local_B_1_V_d0(grp_load_fu_792_local_B_1_V_d0),
    .local_B_2_V_address0(grp_load_fu_792_local_B_2_V_address0),
    .local_B_2_V_ce0(grp_load_fu_792_local_B_2_V_ce0),
    .local_B_2_V_we0(grp_load_fu_792_local_B_2_V_we0),
    .local_B_2_V_d0(grp_load_fu_792_local_B_2_V_d0),
    .local_B_3_V_address0(grp_load_fu_792_local_B_3_V_address0),
    .local_B_3_V_ce0(grp_load_fu_792_local_B_3_V_ce0),
    .local_B_3_V_we0(grp_load_fu_792_local_B_3_V_we0),
    .local_B_3_V_d0(grp_load_fu_792_local_B_3_V_d0),
    .local_B_4_V_address0(grp_load_fu_792_local_B_4_V_address0),
    .local_B_4_V_ce0(grp_load_fu_792_local_B_4_V_ce0),
    .local_B_4_V_we0(grp_load_fu_792_local_B_4_V_we0),
    .local_B_4_V_d0(grp_load_fu_792_local_B_4_V_d0),
    .local_B_5_V_address0(grp_load_fu_792_local_B_5_V_address0),
    .local_B_5_V_ce0(grp_load_fu_792_local_B_5_V_ce0),
    .local_B_5_V_we0(grp_load_fu_792_local_B_5_V_we0),
    .local_B_5_V_d0(grp_load_fu_792_local_B_5_V_d0),
    .local_B_6_V_address0(grp_load_fu_792_local_B_6_V_address0),
    .local_B_6_V_ce0(grp_load_fu_792_local_B_6_V_ce0),
    .local_B_6_V_we0(grp_load_fu_792_local_B_6_V_we0),
    .local_B_6_V_d0(grp_load_fu_792_local_B_6_V_d0),
    .local_B_7_V_address0(grp_load_fu_792_local_B_7_V_address0),
    .local_B_7_V_ce0(grp_load_fu_792_local_B_7_V_ce0),
    .local_B_7_V_we0(grp_load_fu_792_local_B_7_V_we0),
    .local_B_7_V_d0(grp_load_fu_792_local_B_7_V_d0),
    .m_axi_A_V_AWVALID(grp_load_fu_792_m_axi_A_V_AWVALID),
    .m_axi_A_V_AWREADY(1'b0),
    .m_axi_A_V_AWADDR(grp_load_fu_792_m_axi_A_V_AWADDR),
    .m_axi_A_V_AWID(grp_load_fu_792_m_axi_A_V_AWID),
    .m_axi_A_V_AWLEN(grp_load_fu_792_m_axi_A_V_AWLEN),
    .m_axi_A_V_AWSIZE(grp_load_fu_792_m_axi_A_V_AWSIZE),
    .m_axi_A_V_AWBURST(grp_load_fu_792_m_axi_A_V_AWBURST),
    .m_axi_A_V_AWLOCK(grp_load_fu_792_m_axi_A_V_AWLOCK),
    .m_axi_A_V_AWCACHE(grp_load_fu_792_m_axi_A_V_AWCACHE),
    .m_axi_A_V_AWPROT(grp_load_fu_792_m_axi_A_V_AWPROT),
    .m_axi_A_V_AWQOS(grp_load_fu_792_m_axi_A_V_AWQOS),
    .m_axi_A_V_AWREGION(grp_load_fu_792_m_axi_A_V_AWREGION),
    .m_axi_A_V_AWUSER(grp_load_fu_792_m_axi_A_V_AWUSER),
    .m_axi_A_V_WVALID(grp_load_fu_792_m_axi_A_V_WVALID),
    .m_axi_A_V_WREADY(1'b0),
    .m_axi_A_V_WDATA(grp_load_fu_792_m_axi_A_V_WDATA),
    .m_axi_A_V_WSTRB(grp_load_fu_792_m_axi_A_V_WSTRB),
    .m_axi_A_V_WLAST(grp_load_fu_792_m_axi_A_V_WLAST),
    .m_axi_A_V_WID(grp_load_fu_792_m_axi_A_V_WID),
    .m_axi_A_V_WUSER(grp_load_fu_792_m_axi_A_V_WUSER),
    .m_axi_A_V_ARVALID(grp_load_fu_792_m_axi_A_V_ARVALID),
    .m_axi_A_V_ARREADY(gmem_ARREADY),
    .m_axi_A_V_ARADDR(grp_load_fu_792_m_axi_A_V_ARADDR),
    .m_axi_A_V_ARID(grp_load_fu_792_m_axi_A_V_ARID),
    .m_axi_A_V_ARLEN(grp_load_fu_792_m_axi_A_V_ARLEN),
    .m_axi_A_V_ARSIZE(grp_load_fu_792_m_axi_A_V_ARSIZE),
    .m_axi_A_V_ARBURST(grp_load_fu_792_m_axi_A_V_ARBURST),
    .m_axi_A_V_ARLOCK(grp_load_fu_792_m_axi_A_V_ARLOCK),
    .m_axi_A_V_ARCACHE(grp_load_fu_792_m_axi_A_V_ARCACHE),
    .m_axi_A_V_ARPROT(grp_load_fu_792_m_axi_A_V_ARPROT),
    .m_axi_A_V_ARQOS(grp_load_fu_792_m_axi_A_V_ARQOS),
    .m_axi_A_V_ARREGION(grp_load_fu_792_m_axi_A_V_ARREGION),
    .m_axi_A_V_ARUSER(grp_load_fu_792_m_axi_A_V_ARUSER),
    .m_axi_A_V_RVALID(gmem_RVALID),
    .m_axi_A_V_RREADY(grp_load_fu_792_m_axi_A_V_RREADY),
    .m_axi_A_V_RDATA(gmem_RDATA),
    .m_axi_A_V_RLAST(gmem_RLAST),
    .m_axi_A_V_RID(gmem_RID),
    .m_axi_A_V_RUSER(gmem_RUSER),
    .m_axi_A_V_RRESP(gmem_RRESP),
    .m_axi_A_V_BVALID(1'b0),
    .m_axi_A_V_BREADY(grp_load_fu_792_m_axi_A_V_BREADY),
    .m_axi_A_V_BRESP(2'd0),
    .m_axi_A_V_BID(1'd0),
    .m_axi_A_V_BUSER(1'd0),
    .A_V_offset(A_V3_reg_4410),
    .B_V_offset(B_V5_reg_4405)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U295(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_813_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_813_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U296(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_817_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_817_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U297(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_821_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_821_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U298(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_825_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_825_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U299(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_829_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_829_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U300(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_833_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_833_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U301(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_837_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_837_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U302(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_841_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_841_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U303(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_845_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_845_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U304(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_849_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_849_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U305(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_853_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_853_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U306(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_857_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_857_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U307(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_861_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_861_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U308(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_865_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_865_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U309(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_869_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_869_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U310(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_873_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_873_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U311(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_877_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_877_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U312(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_881_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_881_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U313(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_885_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_885_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U314(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_889_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_889_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U315(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_893_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_893_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U316(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_897_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_897_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U317(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_901_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_901_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U318(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_905_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_905_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U319(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_909_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_909_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U320(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_913_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_913_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U321(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_917_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_917_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U322(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_921_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_921_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U323(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_925_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_925_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U324(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_929_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_929_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U325(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_933_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_933_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U326(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_937_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_937_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U327(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_941_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U328(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_945_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_945_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U329(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_949_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_949_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U330(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_953_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_953_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U331(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_957_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_957_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U332(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_961_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_961_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U333(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_965_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_965_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U334(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_969_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_969_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U335(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_973_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_973_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U336(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_977_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_977_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U337(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_981_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_981_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U338(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_985_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_985_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U339(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_989_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_989_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U340(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_993_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_993_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U341(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_997_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_997_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U342(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1001_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1001_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U343(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1005_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1005_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U344(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1009_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1009_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U345(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1013_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1013_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U346(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1017_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1017_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U347(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1021_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1021_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U348(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1025_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1025_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U349(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1029_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1029_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U350(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1033_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1033_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U351(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1037_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1037_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U352(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1041_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1041_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U353(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1045_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1045_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U354(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1049_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1049_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U355(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1053_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U356(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1057_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1057_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U357(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1061_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1061_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U358(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1065_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1065_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U359(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1069_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1069_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U360(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1073_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1073_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U361(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1077_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1077_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U362(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1081_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1081_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U363(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1085_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1085_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U364(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1089_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1089_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U365(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1093_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1093_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U366(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1097_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1097_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U367(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1101_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1101_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U368(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1105_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1105_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U369(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1109_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1109_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U370(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1113_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1113_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U371(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1117_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1117_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U372(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1121_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1121_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U373(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1125_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1125_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U374(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1129_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1129_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U375(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1133_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1133_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U376(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1137_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U377(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1141_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1141_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U378(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1145_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1145_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U379(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1149_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1149_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U380(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1153_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1153_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U381(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1157_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1157_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U382(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1161_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1161_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U383(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1165_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1165_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U384(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1169_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1169_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U385(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1173_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1173_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U386(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1177_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1177_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U387(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1181_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1181_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U388(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1185_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1185_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U389(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1189_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1189_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U390(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1193_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1193_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U391(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1197_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1197_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U392(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1201_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1201_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U393(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1205_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1205_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U394(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1209_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1209_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U395(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1213_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1213_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U396(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1217_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1217_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U397(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1221_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1221_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U398(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1225_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1225_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U399(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1229_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1229_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U400(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1233_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1233_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U401(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1237_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1237_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U402(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1241_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1241_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U403(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1245_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1245_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U404(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1249_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1249_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U405(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1253_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1253_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U406(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1257_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1257_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U407(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1261_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1261_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U408(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1265_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1265_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U409(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1269_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1269_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U410(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1273_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1273_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U411(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1277_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1277_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U412(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1281_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1281_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U413(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1285_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1285_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U414(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1289_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1289_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U415(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1293_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1293_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U416(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1297_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1297_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U417(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1301_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1301_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U418(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1305_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1305_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U419(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1309_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1309_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U420(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1313_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1313_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U421(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1317_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1317_p2)
);

kernel_gemm_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel_gemm_fmul_cud_U422(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1321_p0),
    .din1(beta),
    .ce(1'b1),
    .dout(grp_fu_1321_p2)
);

kernel_gemm_mux_8DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 512 ),
    .din1_WIDTH( 512 ),
    .din2_WIDTH( 512 ),
    .din3_WIDTH( 512 ),
    .din4_WIDTH( 512 ),
    .din5_WIDTH( 512 ),
    .din6_WIDTH( 512 ),
    .din7_WIDTH( 512 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 512 ))
kernel_gemm_mux_8DeQ_U423(
    .din0(local_C_0_V_q1),
    .din1(local_C_1_V_q1),
    .din2(local_C_2_V_q1),
    .din3(local_C_3_V_q1),
    .din4(local_C_4_V_q1),
    .din5(local_C_5_V_q1),
    .din6(local_C_6_V_q1),
    .din7(local_C_7_V_q1),
    .din8(trunc_ln180_1_reg_6530),
    .dout(tmp_5_fu_4208_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state14) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state14)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state14);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state24) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state24)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state24);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_fu_769_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
            grp_compute_fu_769_ap_start_reg <= 1'b1;
        end else if ((grp_compute_fu_769_ap_ready == 1'b1)) begin
            grp_compute_fu_769_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_fu_792_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
            grp_load_fu_792_ap_start_reg <= 1'b1;
        end else if ((grp_load_fu_792_ap_ready == 1'b1)) begin
            grp_load_fu_792_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23))) begin
        counter_1_fu_242 <= select_ln111_fu_4066_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        counter_1_fu_242 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i_0_reg_659 <= select_ln71_reg_4436;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_659 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ii20_0_reg_714 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln84_fu_1564_p2 == 1'd0))) begin
        ii20_0_reg_714 <= ii_1_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
        ii22_0_reg_747 <= 8'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_reg_6515 == 1'd0))) begin
        ii22_0_reg_747 <= select_ln118_1_reg_6525;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_reg_4454 == 1'd0))) begin
        ii_0_reg_692 <= select_ln78_1_reg_4463;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
        ii_0_reg_692 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        index_0_reg_725 <= 5'd0;
    end else if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23))) begin
        index_0_reg_725 <= index_reg_6486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
        indvar_flatten29_reg_736 <= 11'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_reg_6515 == 1'd0))) begin
        indvar_flatten29_reg_736 <= add_ln115_reg_6519;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten37_reg_648 <= add_ln71_reg_4425;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten37_reg_648 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1442_p2 == 1'd0))) begin
        indvar_flatten_reg_681 <= add_ln75_fu_1448_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
        indvar_flatten_reg_681 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        j_0_reg_670 <= j_fu_4256_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_0_reg_670 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
        jj23_0_reg_758 <= 4'd0;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_fu_4095_p2 == 1'd0))) begin
        jj23_0_reg_758 <= jj_1_fu_4202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1442_p2 == 1'd0))) begin
        jj_0_reg_703 <= jj_fu_1537_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
        jj_0_reg_703 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        A_V3_reg_4410 <= {{A_V[31:6]}};
        B_V5_reg_4405 <= {{B_V[31:6]}};
        p_cast_reg_4415[25 : 0] <= p_cast_fu_1365_p1[25 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln115_reg_6519 <= add_ln115_fu_4101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_fu_4095_p2 == 1'd0))) begin
        add_ln180_3_reg_6575 <= add_ln180_3_fu_4179_p2;
        empty_26_reg_6580 <= empty_26_fu_4196_p2;
        trunc_ln180_1_reg_6530 <= trunc_ln180_1_fu_4175_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_1442_p2 == 1'd0))) begin
        add_ln180_reg_4469 <= add_ln180_fu_1510_p2;
        empty_20_reg_4474 <= empty_20_fu_1527_p2;
        trunc_ln180_reg_4478 <= trunc_ln180_fu_1533_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln71_reg_4425 <= add_ln71_fu_1380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_reg_6515 == 1'd0))) begin
        empty_29_reg_6600 <= empty_29_fu_4250_p2;
        tmp_5_reg_6589 <= tmp_5_fu_4208_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        empty_29_reg_6600_pp2_iter2_reg <= empty_29_reg_6600;
        empty_29_reg_6600_pp2_iter3_reg <= empty_29_reg_6600_pp2_iter2_reg;
        empty_29_reg_6600_pp2_iter4_reg <= empty_29_reg_6600_pp2_iter3_reg;
        empty_29_reg_6600_pp2_iter5_reg <= empty_29_reg_6600_pp2_iter4_reg;
        empty_29_reg_6600_pp2_iter6_reg <= empty_29_reg_6600_pp2_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        gmem_addr_read_reg_4493 <= gmem_RDATA;
        select_ln78_1_reg_4463_pp0_iter2_reg <= select_ln78_1_reg_4463_pp0_iter1_reg;
        select_ln78_1_reg_4463_pp0_iter3_reg <= select_ln78_1_reg_4463_pp0_iter2_reg;
        select_ln78_1_reg_4463_pp0_iter4_reg <= select_ln78_1_reg_4463_pp0_iter3_reg;
        select_ln78_1_reg_4463_pp0_iter5_reg <= select_ln78_1_reg_4463_pp0_iter4_reg;
        select_ln78_1_reg_4463_pp0_iter6_reg <= select_ln78_1_reg_4463_pp0_iter5_reg;
        select_ln78_1_reg_4463_pp0_iter7_reg <= select_ln78_1_reg_4463_pp0_iter6_reg;
        select_ln78_1_reg_4463_pp0_iter8_reg <= select_ln78_1_reg_4463_pp0_iter7_reg;
        trunc_ln180_reg_4478_pp0_iter2_reg <= trunc_ln180_reg_4478_pp0_iter1_reg;
        trunc_ln180_reg_4478_pp0_iter3_reg <= trunc_ln180_reg_4478_pp0_iter2_reg;
        trunc_ln180_reg_4478_pp0_iter4_reg <= trunc_ln180_reg_4478_pp0_iter3_reg;
        trunc_ln180_reg_4478_pp0_iter5_reg <= trunc_ln180_reg_4478_pp0_iter4_reg;
        trunc_ln180_reg_4478_pp0_iter6_reg <= trunc_ln180_reg_4478_pp0_iter5_reg;
        trunc_ln180_reg_4478_pp0_iter7_reg <= trunc_ln180_reg_4478_pp0_iter6_reg;
        trunc_ln180_reg_4478_pp0_iter8_reg <= trunc_ln180_reg_4478_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0))) begin
        icmp_ln101_reg_6491 <= icmp_ln101_fu_4024_p2;
        shl_ln_reg_6495[11 : 7] <= shl_ln_fu_4038_p3[11 : 7];
        xor_ln103_reg_6500 <= xor_ln103_fu_4047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1))) begin
        icmp_ln104_reg_6510 <= grp_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0))) begin
        icmp_ln108_reg_6505 <= grp_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln115_reg_6515 <= icmp_ln115_fu_4095_p2;
        icmp_ln115_reg_6515_pp2_iter1_reg <= icmp_ln115_reg_6515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln75_reg_4454 <= icmp_ln75_fu_1442_p2;
        select_ln78_1_reg_4463_pp0_iter1_reg <= select_ln78_1_reg_4463;
        trunc_ln180_reg_4478_pp0_iter1_reg <= trunc_ln180_reg_4478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln84_reg_4505 <= icmp_ln84_fu_1564_p2;
        icmp_ln84_reg_4505_pp1_iter1_reg <= icmp_ln84_reg_4505;
        local_C_0_V_addr_reg_4514_pp1_iter1_reg <= local_C_0_V_addr_reg_4514;
        local_C_1_V_addr_reg_4520_pp1_iter1_reg <= local_C_1_V_addr_reg_4520;
        local_C_2_V_addr_reg_4526_pp1_iter1_reg <= local_C_2_V_addr_reg_4526;
        local_C_3_V_addr_reg_4532_pp1_iter1_reg <= local_C_3_V_addr_reg_4532;
        local_C_4_V_addr_reg_4538_pp1_iter1_reg <= local_C_4_V_addr_reg_4538;
        local_C_5_V_addr_reg_4544_pp1_iter1_reg <= local_C_5_V_addr_reg_4544;
        local_C_6_V_addr_reg_4550_pp1_iter1_reg <= local_C_6_V_addr_reg_4550;
        local_C_7_V_addr_reg_4556_pp1_iter1_reg <= local_C_7_V_addr_reg_4556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln84_reg_4505_pp1_iter2_reg <= icmp_ln84_reg_4505_pp1_iter1_reg;
        icmp_ln84_reg_4505_pp1_iter3_reg <= icmp_ln84_reg_4505_pp1_iter2_reg;
        icmp_ln84_reg_4505_pp1_iter4_reg <= icmp_ln84_reg_4505_pp1_iter3_reg;
        icmp_ln84_reg_4505_pp1_iter5_reg <= icmp_ln84_reg_4505_pp1_iter4_reg;
        local_C_0_V_addr_reg_4514_pp1_iter2_reg <= local_C_0_V_addr_reg_4514_pp1_iter1_reg;
        local_C_0_V_addr_reg_4514_pp1_iter3_reg <= local_C_0_V_addr_reg_4514_pp1_iter2_reg;
        local_C_0_V_addr_reg_4514_pp1_iter4_reg <= local_C_0_V_addr_reg_4514_pp1_iter3_reg;
        local_C_0_V_addr_reg_4514_pp1_iter5_reg <= local_C_0_V_addr_reg_4514_pp1_iter4_reg;
        local_C_1_V_addr_reg_4520_pp1_iter2_reg <= local_C_1_V_addr_reg_4520_pp1_iter1_reg;
        local_C_1_V_addr_reg_4520_pp1_iter3_reg <= local_C_1_V_addr_reg_4520_pp1_iter2_reg;
        local_C_1_V_addr_reg_4520_pp1_iter4_reg <= local_C_1_V_addr_reg_4520_pp1_iter3_reg;
        local_C_1_V_addr_reg_4520_pp1_iter5_reg <= local_C_1_V_addr_reg_4520_pp1_iter4_reg;
        local_C_2_V_addr_reg_4526_pp1_iter2_reg <= local_C_2_V_addr_reg_4526_pp1_iter1_reg;
        local_C_2_V_addr_reg_4526_pp1_iter3_reg <= local_C_2_V_addr_reg_4526_pp1_iter2_reg;
        local_C_2_V_addr_reg_4526_pp1_iter4_reg <= local_C_2_V_addr_reg_4526_pp1_iter3_reg;
        local_C_2_V_addr_reg_4526_pp1_iter5_reg <= local_C_2_V_addr_reg_4526_pp1_iter4_reg;
        local_C_3_V_addr_reg_4532_pp1_iter2_reg <= local_C_3_V_addr_reg_4532_pp1_iter1_reg;
        local_C_3_V_addr_reg_4532_pp1_iter3_reg <= local_C_3_V_addr_reg_4532_pp1_iter2_reg;
        local_C_3_V_addr_reg_4532_pp1_iter4_reg <= local_C_3_V_addr_reg_4532_pp1_iter3_reg;
        local_C_3_V_addr_reg_4532_pp1_iter5_reg <= local_C_3_V_addr_reg_4532_pp1_iter4_reg;
        local_C_4_V_addr_reg_4538_pp1_iter2_reg <= local_C_4_V_addr_reg_4538_pp1_iter1_reg;
        local_C_4_V_addr_reg_4538_pp1_iter3_reg <= local_C_4_V_addr_reg_4538_pp1_iter2_reg;
        local_C_4_V_addr_reg_4538_pp1_iter4_reg <= local_C_4_V_addr_reg_4538_pp1_iter3_reg;
        local_C_4_V_addr_reg_4538_pp1_iter5_reg <= local_C_4_V_addr_reg_4538_pp1_iter4_reg;
        local_C_5_V_addr_reg_4544_pp1_iter2_reg <= local_C_5_V_addr_reg_4544_pp1_iter1_reg;
        local_C_5_V_addr_reg_4544_pp1_iter3_reg <= local_C_5_V_addr_reg_4544_pp1_iter2_reg;
        local_C_5_V_addr_reg_4544_pp1_iter4_reg <= local_C_5_V_addr_reg_4544_pp1_iter3_reg;
        local_C_5_V_addr_reg_4544_pp1_iter5_reg <= local_C_5_V_addr_reg_4544_pp1_iter4_reg;
        local_C_6_V_addr_reg_4550_pp1_iter2_reg <= local_C_6_V_addr_reg_4550_pp1_iter1_reg;
        local_C_6_V_addr_reg_4550_pp1_iter3_reg <= local_C_6_V_addr_reg_4550_pp1_iter2_reg;
        local_C_6_V_addr_reg_4550_pp1_iter4_reg <= local_C_6_V_addr_reg_4550_pp1_iter3_reg;
        local_C_6_V_addr_reg_4550_pp1_iter5_reg <= local_C_6_V_addr_reg_4550_pp1_iter4_reg;
        local_C_7_V_addr_reg_4556_pp1_iter2_reg <= local_C_7_V_addr_reg_4556_pp1_iter1_reg;
        local_C_7_V_addr_reg_4556_pp1_iter3_reg <= local_C_7_V_addr_reg_4556_pp1_iter2_reg;
        local_C_7_V_addr_reg_4556_pp1_iter4_reg <= local_C_7_V_addr_reg_4556_pp1_iter3_reg;
        local_C_7_V_addr_reg_4556_pp1_iter5_reg <= local_C_7_V_addr_reg_4556_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        index_reg_6486 <= index_fu_4018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln84_fu_1564_p2 == 1'd0))) begin
        local_C_0_V_addr_reg_4514 <= zext_ln89_fu_1576_p1;
        local_C_1_V_addr_reg_4520 <= zext_ln89_fu_1576_p1;
        local_C_2_V_addr_reg_4526 <= zext_ln89_fu_1576_p1;
        local_C_3_V_addr_reg_4532 <= zext_ln89_fu_1576_p1;
        local_C_4_V_addr_reg_4538 <= zext_ln89_fu_1576_p1;
        local_C_5_V_addr_reg_4544 <= zext_ln89_fu_1576_p1;
        local_C_6_V_addr_reg_4550 <= zext_ln89_fu_1576_p1;
        local_C_7_V_addr_reg_4556 <= zext_ln89_fu_1576_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln84_reg_4505 == 1'd0))) begin
        p_Result_100_reg_5097 <= {{local_C_6_V_q0[383:352]}};
        p_Result_101_reg_5102 <= {{local_C_6_V_q0[415:384]}};
        p_Result_102_reg_5107 <= {{local_C_6_V_q0[447:416]}};
        p_Result_103_reg_5112 <= {{local_C_6_V_q0[479:448]}};
        p_Result_104_reg_5117 <= {{local_C_6_V_q0[511:480]}};
        p_Result_105_reg_5127 <= {{local_C_7_V_q0[63:32]}};
        p_Result_106_reg_5132 <= {{local_C_7_V_q0[95:64]}};
        p_Result_107_reg_5137 <= {{local_C_7_V_q0[127:96]}};
        p_Result_108_reg_5142 <= {{local_C_7_V_q0[159:128]}};
        p_Result_109_reg_5147 <= {{local_C_7_V_q0[191:160]}};
        p_Result_10_reg_4617 <= {{local_C_0_V_q0[383:352]}};
        p_Result_110_reg_5152 <= {{local_C_7_V_q0[223:192]}};
        p_Result_111_reg_5157 <= {{local_C_7_V_q0[255:224]}};
        p_Result_112_reg_5162 <= {{local_C_7_V_q0[287:256]}};
        p_Result_113_reg_5167 <= {{local_C_7_V_q0[319:288]}};
        p_Result_114_reg_5172 <= {{local_C_7_V_q0[351:320]}};
        p_Result_115_reg_5177 <= {{local_C_7_V_q0[383:352]}};
        p_Result_116_reg_5182 <= {{local_C_7_V_q0[415:384]}};
        p_Result_117_reg_5187 <= {{local_C_7_V_q0[447:416]}};
        p_Result_118_reg_5192 <= {{local_C_7_V_q0[479:448]}};
        p_Result_119_reg_5197 <= {{local_C_7_V_q0[511:480]}};
        p_Result_11_reg_4622 <= {{local_C_0_V_q0[415:384]}};
        p_Result_12_reg_4627 <= {{local_C_0_V_q0[447:416]}};
        p_Result_13_reg_4632 <= {{local_C_0_V_q0[479:448]}};
        p_Result_14_reg_4637 <= {{local_C_0_V_q0[511:480]}};
        p_Result_15_reg_4647 <= {{local_C_1_V_q0[63:32]}};
        p_Result_16_reg_4652 <= {{local_C_1_V_q0[95:64]}};
        p_Result_17_reg_4657 <= {{local_C_1_V_q0[127:96]}};
        p_Result_18_reg_4662 <= {{local_C_1_V_q0[159:128]}};
        p_Result_19_reg_4667 <= {{local_C_1_V_q0[191:160]}};
        p_Result_1_reg_4612 <= {{local_C_0_V_q0[351:320]}};
        p_Result_20_reg_4672 <= {{local_C_1_V_q0[223:192]}};
        p_Result_21_reg_4677 <= {{local_C_1_V_q0[255:224]}};
        p_Result_22_reg_4682 <= {{local_C_1_V_q0[287:256]}};
        p_Result_23_reg_4687 <= {{local_C_1_V_q0[319:288]}};
        p_Result_24_reg_4692 <= {{local_C_1_V_q0[351:320]}};
        p_Result_25_reg_4697 <= {{local_C_1_V_q0[383:352]}};
        p_Result_26_reg_4702 <= {{local_C_1_V_q0[415:384]}};
        p_Result_27_reg_4707 <= {{local_C_1_V_q0[447:416]}};
        p_Result_28_reg_4712 <= {{local_C_1_V_q0[479:448]}};
        p_Result_29_reg_4717 <= {{local_C_1_V_q0[511:480]}};
        p_Result_2_reg_4572 <= {{local_C_0_V_q0[95:64]}};
        p_Result_30_reg_4727 <= {{local_C_2_V_q0[63:32]}};
        p_Result_31_reg_4732 <= {{local_C_2_V_q0[95:64]}};
        p_Result_32_reg_4737 <= {{local_C_2_V_q0[127:96]}};
        p_Result_33_reg_4742 <= {{local_C_2_V_q0[159:128]}};
        p_Result_34_reg_4747 <= {{local_C_2_V_q0[191:160]}};
        p_Result_35_reg_4752 <= {{local_C_2_V_q0[223:192]}};
        p_Result_36_reg_4757 <= {{local_C_2_V_q0[255:224]}};
        p_Result_37_reg_4762 <= {{local_C_2_V_q0[287:256]}};
        p_Result_38_reg_4767 <= {{local_C_2_V_q0[319:288]}};
        p_Result_39_reg_4772 <= {{local_C_2_V_q0[351:320]}};
        p_Result_3_reg_4577 <= {{local_C_0_V_q0[127:96]}};
        p_Result_40_reg_4777 <= {{local_C_2_V_q0[383:352]}};
        p_Result_41_reg_4782 <= {{local_C_2_V_q0[415:384]}};
        p_Result_42_reg_4787 <= {{local_C_2_V_q0[447:416]}};
        p_Result_43_reg_4792 <= {{local_C_2_V_q0[479:448]}};
        p_Result_44_reg_4797 <= {{local_C_2_V_q0[511:480]}};
        p_Result_45_reg_4807 <= {{local_C_3_V_q0[63:32]}};
        p_Result_46_reg_4812 <= {{local_C_3_V_q0[95:64]}};
        p_Result_47_reg_4817 <= {{local_C_3_V_q0[127:96]}};
        p_Result_48_reg_4822 <= {{local_C_3_V_q0[159:128]}};
        p_Result_49_reg_4827 <= {{local_C_3_V_q0[191:160]}};
        p_Result_4_reg_4582 <= {{local_C_0_V_q0[159:128]}};
        p_Result_50_reg_4832 <= {{local_C_3_V_q0[223:192]}};
        p_Result_51_reg_4837 <= {{local_C_3_V_q0[255:224]}};
        p_Result_52_reg_4842 <= {{local_C_3_V_q0[287:256]}};
        p_Result_53_reg_4847 <= {{local_C_3_V_q0[319:288]}};
        p_Result_54_reg_4852 <= {{local_C_3_V_q0[351:320]}};
        p_Result_55_reg_4857 <= {{local_C_3_V_q0[383:352]}};
        p_Result_56_reg_4862 <= {{local_C_3_V_q0[415:384]}};
        p_Result_57_reg_4867 <= {{local_C_3_V_q0[447:416]}};
        p_Result_58_reg_4872 <= {{local_C_3_V_q0[479:448]}};
        p_Result_59_reg_4877 <= {{local_C_3_V_q0[511:480]}};
        p_Result_5_reg_4587 <= {{local_C_0_V_q0[191:160]}};
        p_Result_60_reg_4887 <= {{local_C_4_V_q0[63:32]}};
        p_Result_61_reg_4892 <= {{local_C_4_V_q0[95:64]}};
        p_Result_62_reg_4897 <= {{local_C_4_V_q0[127:96]}};
        p_Result_63_reg_4902 <= {{local_C_4_V_q0[159:128]}};
        p_Result_64_reg_4907 <= {{local_C_4_V_q0[191:160]}};
        p_Result_65_reg_4912 <= {{local_C_4_V_q0[223:192]}};
        p_Result_66_reg_4917 <= {{local_C_4_V_q0[255:224]}};
        p_Result_67_reg_4922 <= {{local_C_4_V_q0[287:256]}};
        p_Result_68_reg_4927 <= {{local_C_4_V_q0[319:288]}};
        p_Result_69_reg_4932 <= {{local_C_4_V_q0[351:320]}};
        p_Result_6_reg_4592 <= {{local_C_0_V_q0[223:192]}};
        p_Result_70_reg_4937 <= {{local_C_4_V_q0[383:352]}};
        p_Result_71_reg_4942 <= {{local_C_4_V_q0[415:384]}};
        p_Result_72_reg_4947 <= {{local_C_4_V_q0[447:416]}};
        p_Result_73_reg_4952 <= {{local_C_4_V_q0[479:448]}};
        p_Result_74_reg_4957 <= {{local_C_4_V_q0[511:480]}};
        p_Result_75_reg_4967 <= {{local_C_5_V_q0[63:32]}};
        p_Result_76_reg_4972 <= {{local_C_5_V_q0[95:64]}};
        p_Result_77_reg_4977 <= {{local_C_5_V_q0[127:96]}};
        p_Result_78_reg_4982 <= {{local_C_5_V_q0[159:128]}};
        p_Result_79_reg_4987 <= {{local_C_5_V_q0[191:160]}};
        p_Result_7_reg_4597 <= {{local_C_0_V_q0[255:224]}};
        p_Result_80_reg_4992 <= {{local_C_5_V_q0[223:192]}};
        p_Result_81_reg_4997 <= {{local_C_5_V_q0[255:224]}};
        p_Result_82_reg_5002 <= {{local_C_5_V_q0[287:256]}};
        p_Result_83_reg_5007 <= {{local_C_5_V_q0[319:288]}};
        p_Result_84_reg_5012 <= {{local_C_5_V_q0[351:320]}};
        p_Result_85_reg_5017 <= {{local_C_5_V_q0[383:352]}};
        p_Result_86_reg_5022 <= {{local_C_5_V_q0[415:384]}};
        p_Result_87_reg_5027 <= {{local_C_5_V_q0[447:416]}};
        p_Result_88_reg_5032 <= {{local_C_5_V_q0[479:448]}};
        p_Result_89_reg_5037 <= {{local_C_5_V_q0[511:480]}};
        p_Result_8_reg_4602 <= {{local_C_0_V_q0[287:256]}};
        p_Result_90_reg_5047 <= {{local_C_6_V_q0[63:32]}};
        p_Result_91_reg_5052 <= {{local_C_6_V_q0[95:64]}};
        p_Result_92_reg_5057 <= {{local_C_6_V_q0[127:96]}};
        p_Result_93_reg_5062 <= {{local_C_6_V_q0[159:128]}};
        p_Result_94_reg_5067 <= {{local_C_6_V_q0[191:160]}};
        p_Result_95_reg_5072 <= {{local_C_6_V_q0[223:192]}};
        p_Result_96_reg_5077 <= {{local_C_6_V_q0[255:224]}};
        p_Result_97_reg_5082 <= {{local_C_6_V_q0[287:256]}};
        p_Result_98_reg_5087 <= {{local_C_6_V_q0[319:288]}};
        p_Result_99_reg_5092 <= {{local_C_6_V_q0[351:320]}};
        p_Result_9_reg_4607 <= {{local_C_0_V_q0[319:288]}};
        p_Result_s_reg_4567 <= {{local_C_0_V_q0[63:32]}};
        trunc_ln681_1_reg_4642 <= trunc_ln681_1_fu_1742_p1;
        trunc_ln681_2_reg_4722 <= trunc_ln681_2_fu_1896_p1;
        trunc_ln681_3_reg_4802 <= trunc_ln681_3_fu_2050_p1;
        trunc_ln681_4_reg_4882 <= trunc_ln681_4_fu_2204_p1;
        trunc_ln681_5_reg_4962 <= trunc_ln681_5_fu_2358_p1;
        trunc_ln681_6_reg_5042 <= trunc_ln681_6_fu_2512_p1;
        trunc_ln681_7_reg_5122 <= trunc_ln681_7_fu_2666_p1;
        trunc_ln681_reg_4562 <= trunc_ln681_fu_1588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_fu_4095_p2 == 1'd0))) begin
        select_ln118_1_reg_6525 <= select_ln118_1_fu_4136_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd0))) begin
        select_ln71_reg_4436 <= select_ln71_fu_1408_p3;
        select_ln72_reg_4430 <= select_ln72_fu_1400_p3;
        trunc_ln78_1_reg_4446 <= {{select_ln72_fu_1400_p3[10:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1442_p2 == 1'd0))) begin
        select_ln78_1_reg_4463 <= select_ln78_1_fu_1474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln84_reg_4505_pp1_iter4_reg == 1'd0))) begin
        tmp_1_100_reg_6347 <= grp_fu_1217_p2;
        tmp_1_101_reg_6352 <= grp_fu_1221_p2;
        tmp_1_102_reg_6357 <= grp_fu_1225_p2;
        tmp_1_103_reg_6362 <= grp_fu_1229_p2;
        tmp_1_104_reg_6367 <= grp_fu_1233_p2;
        tmp_1_105_reg_6372 <= grp_fu_1237_p2;
        tmp_1_106_reg_6377 <= grp_fu_1241_p2;
        tmp_1_107_reg_6382 <= grp_fu_1245_p2;
        tmp_1_108_reg_6387 <= grp_fu_1249_p2;
        tmp_1_109_reg_6392 <= grp_fu_1253_p2;
        tmp_1_10_reg_5897 <= grp_fu_857_p2;
        tmp_1_110_reg_6397 <= grp_fu_1257_p2;
        tmp_1_111_reg_6402 <= grp_fu_1261_p2;
        tmp_1_112_reg_6407 <= grp_fu_1265_p2;
        tmp_1_113_reg_6412 <= grp_fu_1269_p2;
        tmp_1_114_reg_6417 <= grp_fu_1273_p2;
        tmp_1_115_reg_6422 <= grp_fu_1277_p2;
        tmp_1_116_reg_6427 <= grp_fu_1281_p2;
        tmp_1_117_reg_6432 <= grp_fu_1285_p2;
        tmp_1_118_reg_6437 <= grp_fu_1289_p2;
        tmp_1_119_reg_6442 <= grp_fu_1293_p2;
        tmp_1_11_reg_5902 <= grp_fu_861_p2;
        tmp_1_120_reg_6447 <= grp_fu_1297_p2;
        tmp_1_121_reg_6452 <= grp_fu_1301_p2;
        tmp_1_122_reg_6457 <= grp_fu_1305_p2;
        tmp_1_123_reg_6462 <= grp_fu_1309_p2;
        tmp_1_124_reg_6467 <= grp_fu_1313_p2;
        tmp_1_125_reg_6472 <= grp_fu_1317_p2;
        tmp_1_126_reg_6477 <= grp_fu_1321_p2;
        tmp_1_12_reg_5907 <= grp_fu_865_p2;
        tmp_1_13_reg_5912 <= grp_fu_869_p2;
        tmp_1_14_reg_5917 <= grp_fu_873_p2;
        tmp_1_15_reg_5922 <= grp_fu_877_p2;
        tmp_1_16_reg_5927 <= grp_fu_881_p2;
        tmp_1_17_reg_5932 <= grp_fu_885_p2;
        tmp_1_18_reg_5937 <= grp_fu_889_p2;
        tmp_1_19_reg_5942 <= grp_fu_893_p2;
        tmp_1_1_reg_5847 <= grp_fu_817_p2;
        tmp_1_20_reg_5947 <= grp_fu_897_p2;
        tmp_1_21_reg_5952 <= grp_fu_901_p2;
        tmp_1_22_reg_5957 <= grp_fu_905_p2;
        tmp_1_23_reg_5962 <= grp_fu_909_p2;
        tmp_1_24_reg_5967 <= grp_fu_913_p2;
        tmp_1_25_reg_5972 <= grp_fu_917_p2;
        tmp_1_26_reg_5977 <= grp_fu_921_p2;
        tmp_1_27_reg_5982 <= grp_fu_925_p2;
        tmp_1_28_reg_5987 <= grp_fu_929_p2;
        tmp_1_29_reg_5992 <= grp_fu_933_p2;
        tmp_1_2_reg_5852 <= grp_fu_821_p2;
        tmp_1_30_reg_5997 <= grp_fu_937_p2;
        tmp_1_31_reg_6002 <= grp_fu_941_p2;
        tmp_1_32_reg_6007 <= grp_fu_945_p2;
        tmp_1_33_reg_6012 <= grp_fu_949_p2;
        tmp_1_34_reg_6017 <= grp_fu_953_p2;
        tmp_1_35_reg_6022 <= grp_fu_957_p2;
        tmp_1_36_reg_6027 <= grp_fu_961_p2;
        tmp_1_37_reg_6032 <= grp_fu_965_p2;
        tmp_1_38_reg_6037 <= grp_fu_969_p2;
        tmp_1_39_reg_6042 <= grp_fu_973_p2;
        tmp_1_3_reg_5857 <= grp_fu_825_p2;
        tmp_1_40_reg_6047 <= grp_fu_977_p2;
        tmp_1_41_reg_6052 <= grp_fu_981_p2;
        tmp_1_42_reg_6057 <= grp_fu_985_p2;
        tmp_1_43_reg_6062 <= grp_fu_989_p2;
        tmp_1_44_reg_6067 <= grp_fu_993_p2;
        tmp_1_45_reg_6072 <= grp_fu_997_p2;
        tmp_1_46_reg_6077 <= grp_fu_1001_p2;
        tmp_1_47_reg_6082 <= grp_fu_1005_p2;
        tmp_1_48_reg_6087 <= grp_fu_1009_p2;
        tmp_1_49_reg_6092 <= grp_fu_1013_p2;
        tmp_1_4_reg_5862 <= grp_fu_829_p2;
        tmp_1_50_reg_6097 <= grp_fu_1017_p2;
        tmp_1_51_reg_6102 <= grp_fu_1021_p2;
        tmp_1_52_reg_6107 <= grp_fu_1025_p2;
        tmp_1_53_reg_6112 <= grp_fu_1029_p2;
        tmp_1_54_reg_6117 <= grp_fu_1033_p2;
        tmp_1_55_reg_6122 <= grp_fu_1037_p2;
        tmp_1_56_reg_6127 <= grp_fu_1041_p2;
        tmp_1_57_reg_6132 <= grp_fu_1045_p2;
        tmp_1_58_reg_6137 <= grp_fu_1049_p2;
        tmp_1_59_reg_6142 <= grp_fu_1053_p2;
        tmp_1_5_reg_5867 <= grp_fu_833_p2;
        tmp_1_60_reg_6147 <= grp_fu_1057_p2;
        tmp_1_61_reg_6152 <= grp_fu_1061_p2;
        tmp_1_62_reg_6157 <= grp_fu_1065_p2;
        tmp_1_63_reg_6162 <= grp_fu_1069_p2;
        tmp_1_64_reg_6167 <= grp_fu_1073_p2;
        tmp_1_65_reg_6172 <= grp_fu_1077_p2;
        tmp_1_66_reg_6177 <= grp_fu_1081_p2;
        tmp_1_67_reg_6182 <= grp_fu_1085_p2;
        tmp_1_68_reg_6187 <= grp_fu_1089_p2;
        tmp_1_69_reg_6192 <= grp_fu_1093_p2;
        tmp_1_6_reg_5872 <= grp_fu_837_p2;
        tmp_1_70_reg_6197 <= grp_fu_1097_p2;
        tmp_1_71_reg_6202 <= grp_fu_1101_p2;
        tmp_1_72_reg_6207 <= grp_fu_1105_p2;
        tmp_1_73_reg_6212 <= grp_fu_1109_p2;
        tmp_1_74_reg_6217 <= grp_fu_1113_p2;
        tmp_1_75_reg_6222 <= grp_fu_1117_p2;
        tmp_1_76_reg_6227 <= grp_fu_1121_p2;
        tmp_1_77_reg_6232 <= grp_fu_1125_p2;
        tmp_1_78_reg_6237 <= grp_fu_1129_p2;
        tmp_1_79_reg_6242 <= grp_fu_1133_p2;
        tmp_1_7_reg_5877 <= grp_fu_841_p2;
        tmp_1_80_reg_6247 <= grp_fu_1137_p2;
        tmp_1_81_reg_6252 <= grp_fu_1141_p2;
        tmp_1_82_reg_6257 <= grp_fu_1145_p2;
        tmp_1_83_reg_6262 <= grp_fu_1149_p2;
        tmp_1_84_reg_6267 <= grp_fu_1153_p2;
        tmp_1_85_reg_6272 <= grp_fu_1157_p2;
        tmp_1_86_reg_6277 <= grp_fu_1161_p2;
        tmp_1_87_reg_6282 <= grp_fu_1165_p2;
        tmp_1_88_reg_6287 <= grp_fu_1169_p2;
        tmp_1_89_reg_6292 <= grp_fu_1173_p2;
        tmp_1_8_reg_5882 <= grp_fu_845_p2;
        tmp_1_90_reg_6297 <= grp_fu_1177_p2;
        tmp_1_91_reg_6302 <= grp_fu_1181_p2;
        tmp_1_92_reg_6307 <= grp_fu_1185_p2;
        tmp_1_93_reg_6312 <= grp_fu_1189_p2;
        tmp_1_94_reg_6317 <= grp_fu_1193_p2;
        tmp_1_95_reg_6322 <= grp_fu_1197_p2;
        tmp_1_96_reg_6327 <= grp_fu_1201_p2;
        tmp_1_97_reg_6332 <= grp_fu_1205_p2;
        tmp_1_98_reg_6337 <= grp_fu_1209_p2;
        tmp_1_99_reg_6342 <= grp_fu_1213_p2;
        tmp_1_9_reg_5887 <= grp_fu_849_p2;
        tmp_1_reg_5842 <= grp_fu_813_p2;
        tmp_1_s_reg_5892 <= grp_fu_853_p2;
    end
end

always @ (*) begin
    if ((icmp_ln75_fu_1442_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln84_fu_1564_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln115_fu_4095_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_reg_6515 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_ii22_0_phi_fu_751_p4 = select_ln118_1_reg_6525;
    end else begin
        ap_phi_mux_ii22_0_phi_fu_751_p4 = ii22_0_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_reg_4454 == 1'd0))) begin
        ap_phi_mux_ii_0_phi_fu_696_p4 = select_ln78_1_reg_4463;
    end else begin
        ap_phi_mux_ii_0_phi_fu_696_p4 = ii_0_reg_692;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_reg_6515 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten29_phi_fu_740_p4 = add_ln115_reg_6519;
    end else begin
        ap_phi_mux_indvar_flatten29_phi_fu_740_p4 = indvar_flatten29_reg_736;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_20_reg_4474 == 1'd1))) begin
        gmem_ARADDR = zext_ln180_fu_1543_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARADDR = grp_load_fu_792_m_axi_A_V_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARBURST = grp_load_fu_792_m_axi_A_V_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARCACHE = grp_load_fu_792_m_axi_A_V_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARID = grp_load_fu_792_m_axi_A_V_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_20_reg_4474 == 1'd1))) begin
        gmem_ARLEN = 32'd8;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARLEN = grp_load_fu_792_m_axi_A_V_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARLOCK = grp_load_fu_792_m_axi_A_V_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARPROT = grp_load_fu_792_m_axi_A_V_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARQOS = grp_load_fu_792_m_axi_A_V_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARREGION = grp_load_fu_792_m_axi_A_V_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARSIZE = grp_load_fu_792_m_axi_A_V_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARUSER = grp_load_fu_792_m_axi_A_V_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_20_reg_4474 == 1'd1))) begin
        gmem_ARVALID = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_ARVALID = grp_load_fu_792_m_axi_A_V_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (empty_26_reg_6580 == 1'd1))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        gmem_RREADY = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd0) & (icmp_ln101_fu_4024_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln101_fu_4024_p2 == 1'd0) & (icmp_ln99_fu_4012_p2 == 1'd0)))) begin
        gmem_RREADY = grp_load_fu_792_m_axi_A_V_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_reg_6515_pp2_iter1_reg == 1'd0))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_20_reg_4474 == 1'd1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (empty_26_reg_6580 == 1'd1))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (icmp_ln115_reg_6515_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_flag = icmp_ln104_reg_6510;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_flag = icmp_ln108_reg_6505;
        end else begin
            grp_compute_fu_769_flag = 'bx;
        end
    end else begin
        grp_compute_fu_769_flag = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_A_V_q0 = local_A_pong_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_A_V_q0 = local_A_ping_V_q0;
        end else begin
            grp_compute_fu_769_local_A_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_A_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_0_V_q0 = local_B_pong_0_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_0_V_q0 = local_B_ping_0_V_q0;
        end else begin
            grp_compute_fu_769_local_B_0_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_1_V_q0 = local_B_pong_1_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_1_V_q0 = local_B_ping_1_V_q0;
        end else begin
            grp_compute_fu_769_local_B_1_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_2_V_q0 = local_B_pong_2_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_2_V_q0 = local_B_ping_2_V_q0;
        end else begin
            grp_compute_fu_769_local_B_2_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_3_V_q0 = local_B_pong_3_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_3_V_q0 = local_B_ping_3_V_q0;
        end else begin
            grp_compute_fu_769_local_B_3_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_4_V_q0 = local_B_pong_4_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_4_V_q0 = local_B_ping_4_V_q0;
        end else begin
            grp_compute_fu_769_local_B_4_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_5_V_q0 = local_B_pong_5_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_5_V_q0 = local_B_ping_5_V_q0;
        end else begin
            grp_compute_fu_769_local_B_5_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_6_V_q0 = local_B_pong_6_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_6_V_q0 = local_B_ping_6_V_q0;
        end else begin
            grp_compute_fu_769_local_B_6_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            grp_compute_fu_769_local_B_7_V_q0 = local_B_pong_7_V_q0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            grp_compute_fu_769_local_B_7_V_q0 = local_B_ping_7_V_q0;
        end else begin
            grp_compute_fu_769_local_B_7_V_q0 = 'bx;
        end
    end else begin
        grp_compute_fu_769_local_B_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_A_ping_V_address0 = grp_load_fu_792_local_A_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_A_ping_V_address0 = grp_compute_fu_769_local_A_V_address0;
        end else begin
            local_A_ping_V_address0 = 'bx;
        end
    end else begin
        local_A_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_A_ping_V_ce0 = grp_load_fu_792_local_A_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_A_ping_V_ce0 = grp_compute_fu_769_local_A_V_ce0;
        end else begin
            local_A_ping_V_ce0 = 1'b0;
        end
    end else begin
        local_A_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_A_ping_V_we0 = grp_load_fu_792_local_A_V_we0;
    end else begin
        local_A_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_A_pong_V_address0 = grp_load_fu_792_local_A_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_A_pong_V_address0 = grp_compute_fu_769_local_A_V_address0;
        end else begin
            local_A_pong_V_address0 = 'bx;
        end
    end else begin
        local_A_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_A_pong_V_ce0 = grp_load_fu_792_local_A_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_A_pong_V_ce0 = grp_compute_fu_769_local_A_V_ce0;
        end else begin
            local_A_pong_V_ce0 = 1'b0;
        end
    end else begin
        local_A_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_A_pong_V_we0 = grp_load_fu_792_local_A_V_we0;
    end else begin
        local_A_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_0_V_address0 = grp_load_fu_792_local_B_0_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_0_V_address0 = grp_compute_fu_769_local_B_0_V_address0;
        end else begin
            local_B_ping_0_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_0_V_ce0 = grp_load_fu_792_local_B_0_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_0_V_ce0 = grp_compute_fu_769_local_B_0_V_ce0;
        end else begin
            local_B_ping_0_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_0_V_we0 = grp_load_fu_792_local_B_0_V_we0;
    end else begin
        local_B_ping_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_1_V_address0 = grp_load_fu_792_local_B_1_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_1_V_address0 = grp_compute_fu_769_local_B_1_V_address0;
        end else begin
            local_B_ping_1_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_1_V_ce0 = grp_load_fu_792_local_B_1_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_1_V_ce0 = grp_compute_fu_769_local_B_1_V_ce0;
        end else begin
            local_B_ping_1_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_1_V_we0 = grp_load_fu_792_local_B_1_V_we0;
    end else begin
        local_B_ping_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_2_V_address0 = grp_load_fu_792_local_B_2_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_2_V_address0 = grp_compute_fu_769_local_B_2_V_address0;
        end else begin
            local_B_ping_2_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_2_V_ce0 = grp_load_fu_792_local_B_2_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_2_V_ce0 = grp_compute_fu_769_local_B_2_V_ce0;
        end else begin
            local_B_ping_2_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_2_V_we0 = grp_load_fu_792_local_B_2_V_we0;
    end else begin
        local_B_ping_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_3_V_address0 = grp_load_fu_792_local_B_3_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_3_V_address0 = grp_compute_fu_769_local_B_3_V_address0;
        end else begin
            local_B_ping_3_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_3_V_ce0 = grp_load_fu_792_local_B_3_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_3_V_ce0 = grp_compute_fu_769_local_B_3_V_ce0;
        end else begin
            local_B_ping_3_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_3_V_we0 = grp_load_fu_792_local_B_3_V_we0;
    end else begin
        local_B_ping_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_4_V_address0 = grp_load_fu_792_local_B_4_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_4_V_address0 = grp_compute_fu_769_local_B_4_V_address0;
        end else begin
            local_B_ping_4_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_4_V_ce0 = grp_load_fu_792_local_B_4_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_4_V_ce0 = grp_compute_fu_769_local_B_4_V_ce0;
        end else begin
            local_B_ping_4_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_4_V_we0 = grp_load_fu_792_local_B_4_V_we0;
    end else begin
        local_B_ping_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_5_V_address0 = grp_load_fu_792_local_B_5_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_5_V_address0 = grp_compute_fu_769_local_B_5_V_address0;
        end else begin
            local_B_ping_5_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_5_V_ce0 = grp_load_fu_792_local_B_5_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_5_V_ce0 = grp_compute_fu_769_local_B_5_V_ce0;
        end else begin
            local_B_ping_5_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_5_V_we0 = grp_load_fu_792_local_B_5_V_we0;
    end else begin
        local_B_ping_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_6_V_address0 = grp_load_fu_792_local_B_6_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_6_V_address0 = grp_compute_fu_769_local_B_6_V_address0;
        end else begin
            local_B_ping_6_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_6_V_ce0 = grp_load_fu_792_local_B_6_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_6_V_ce0 = grp_compute_fu_769_local_B_6_V_ce0;
        end else begin
            local_B_ping_6_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_6_V_we0 = grp_load_fu_792_local_B_6_V_we0;
    end else begin
        local_B_ping_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_7_V_address0 = grp_load_fu_792_local_B_7_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_7_V_address0 = grp_compute_fu_769_local_B_7_V_address0;
        end else begin
            local_B_ping_7_V_address0 = 'bx;
        end
    end else begin
        local_B_ping_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_ping_7_V_ce0 = grp_load_fu_792_local_B_7_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_ping_7_V_ce0 = grp_compute_fu_769_local_B_7_V_ce0;
        end else begin
            local_B_ping_7_V_ce0 = 1'b0;
        end
    end else begin
        local_B_ping_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1))) begin
        local_B_ping_7_V_we0 = grp_load_fu_792_local_B_7_V_we0;
    end else begin
        local_B_ping_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_0_V_address0 = grp_load_fu_792_local_B_0_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_0_V_address0 = grp_compute_fu_769_local_B_0_V_address0;
        end else begin
            local_B_pong_0_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_0_V_ce0 = grp_load_fu_792_local_B_0_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_0_V_ce0 = grp_compute_fu_769_local_B_0_V_ce0;
        end else begin
            local_B_pong_0_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_0_V_we0 = grp_load_fu_792_local_B_0_V_we0;
    end else begin
        local_B_pong_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_1_V_address0 = grp_load_fu_792_local_B_1_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_1_V_address0 = grp_compute_fu_769_local_B_1_V_address0;
        end else begin
            local_B_pong_1_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_1_V_ce0 = grp_load_fu_792_local_B_1_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_1_V_ce0 = grp_compute_fu_769_local_B_1_V_ce0;
        end else begin
            local_B_pong_1_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_1_V_we0 = grp_load_fu_792_local_B_1_V_we0;
    end else begin
        local_B_pong_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_2_V_address0 = grp_load_fu_792_local_B_2_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_2_V_address0 = grp_compute_fu_769_local_B_2_V_address0;
        end else begin
            local_B_pong_2_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_2_V_ce0 = grp_load_fu_792_local_B_2_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_2_V_ce0 = grp_compute_fu_769_local_B_2_V_ce0;
        end else begin
            local_B_pong_2_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_2_V_we0 = grp_load_fu_792_local_B_2_V_we0;
    end else begin
        local_B_pong_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_3_V_address0 = grp_load_fu_792_local_B_3_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_3_V_address0 = grp_compute_fu_769_local_B_3_V_address0;
        end else begin
            local_B_pong_3_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_3_V_ce0 = grp_load_fu_792_local_B_3_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_3_V_ce0 = grp_compute_fu_769_local_B_3_V_ce0;
        end else begin
            local_B_pong_3_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_3_V_we0 = grp_load_fu_792_local_B_3_V_we0;
    end else begin
        local_B_pong_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_4_V_address0 = grp_load_fu_792_local_B_4_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_4_V_address0 = grp_compute_fu_769_local_B_4_V_address0;
        end else begin
            local_B_pong_4_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_4_V_ce0 = grp_load_fu_792_local_B_4_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_4_V_ce0 = grp_compute_fu_769_local_B_4_V_ce0;
        end else begin
            local_B_pong_4_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_4_V_we0 = grp_load_fu_792_local_B_4_V_we0;
    end else begin
        local_B_pong_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_5_V_address0 = grp_load_fu_792_local_B_5_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_5_V_address0 = grp_compute_fu_769_local_B_5_V_address0;
        end else begin
            local_B_pong_5_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_5_V_ce0 = grp_load_fu_792_local_B_5_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_5_V_ce0 = grp_compute_fu_769_local_B_5_V_ce0;
        end else begin
            local_B_pong_5_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_5_V_we0 = grp_load_fu_792_local_B_5_V_we0;
    end else begin
        local_B_pong_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_6_V_address0 = grp_load_fu_792_local_B_6_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_6_V_address0 = grp_compute_fu_769_local_B_6_V_address0;
        end else begin
            local_B_pong_6_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_6_V_ce0 = grp_load_fu_792_local_B_6_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_6_V_ce0 = grp_compute_fu_769_local_B_6_V_ce0;
        end else begin
            local_B_pong_6_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_6_V_we0 = grp_load_fu_792_local_B_6_V_we0;
    end else begin
        local_B_pong_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_7_V_address0 = grp_load_fu_792_local_B_7_V_address0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_7_V_address0 = grp_compute_fu_769_local_B_7_V_address0;
        end else begin
            local_B_pong_7_V_address0 = 'bx;
        end
    end else begin
        local_B_pong_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp_ln101_reg_6491 == 1'd0)) begin
            local_B_pong_7_V_ce0 = grp_load_fu_792_local_B_7_V_ce0;
        end else if ((icmp_ln101_reg_6491 == 1'd1)) begin
            local_B_pong_7_V_ce0 = grp_compute_fu_769_local_B_7_V_ce0;
        end else begin
            local_B_pong_7_V_ce0 = 1'b0;
        end
    end else begin
        local_B_pong_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0))) begin
        local_B_pong_7_V_we0 = grp_load_fu_792_local_B_7_V_we0;
    end else begin
        local_B_pong_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_0_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_0_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_address0 = grp_compute_fu_769_local_C_0_V_address0;
    end else begin
        local_C_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_0_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_0_V_address1 = local_C_0_V_addr_reg_4514_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_address1 = grp_compute_fu_769_local_C_0_V_address1;
    end else begin
        local_C_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_0_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_ce0 = grp_compute_fu_769_local_C_0_V_ce0;
    end else begin
        local_C_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_0_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_ce1 = grp_compute_fu_769_local_C_0_V_ce1;
    end else begin
        local_C_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_0_V_d1 = p_Result_1_s_fu_3380_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_d1 = grp_compute_fu_769_local_C_0_V_d1;
    end else begin
        local_C_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_0_V_we0 = 1'b1;
    end else begin
        local_C_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_0_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_0_V_we1 = grp_compute_fu_769_local_C_0_V_we1;
    end else begin
        local_C_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_1_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_1_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_address0 = grp_compute_fu_769_local_C_1_V_address0;
    end else begin
        local_C_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_1_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_1_V_address1 = local_C_1_V_addr_reg_4520_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_address1 = grp_compute_fu_769_local_C_1_V_address1;
    end else begin
        local_C_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_1_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_ce0 = grp_compute_fu_769_local_C_1_V_ce0;
    end else begin
        local_C_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_1_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_ce1 = grp_compute_fu_769_local_C_1_V_ce1;
    end else begin
        local_C_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_1_V_d1 = p_Result_1_1_fu_3465_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_d1 = grp_compute_fu_769_local_C_1_V_d1;
    end else begin
        local_C_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_1_V_we0 = 1'b1;
    end else begin
        local_C_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_1_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_1_V_we1 = grp_compute_fu_769_local_C_1_V_we1;
    end else begin
        local_C_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_2_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_2_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_address0 = grp_compute_fu_769_local_C_2_V_address0;
    end else begin
        local_C_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_2_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_2_V_address1 = local_C_2_V_addr_reg_4526_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_address1 = grp_compute_fu_769_local_C_2_V_address1;
    end else begin
        local_C_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_2_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_ce0 = grp_compute_fu_769_local_C_2_V_ce0;
    end else begin
        local_C_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_2_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_ce1 = grp_compute_fu_769_local_C_2_V_ce1;
    end else begin
        local_C_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_2_V_d1 = p_Result_1_2_fu_3550_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_d1 = grp_compute_fu_769_local_C_2_V_d1;
    end else begin
        local_C_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_2_V_we0 = 1'b1;
    end else begin
        local_C_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_2_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_2_V_we1 = grp_compute_fu_769_local_C_2_V_we1;
    end else begin
        local_C_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_3_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_3_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_address0 = grp_compute_fu_769_local_C_3_V_address0;
    end else begin
        local_C_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_3_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_3_V_address1 = local_C_3_V_addr_reg_4532_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_address1 = grp_compute_fu_769_local_C_3_V_address1;
    end else begin
        local_C_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_3_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_ce0 = grp_compute_fu_769_local_C_3_V_ce0;
    end else begin
        local_C_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_3_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_ce1 = grp_compute_fu_769_local_C_3_V_ce1;
    end else begin
        local_C_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_3_V_d1 = p_Result_1_3_fu_3635_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_d1 = grp_compute_fu_769_local_C_3_V_d1;
    end else begin
        local_C_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_3_V_we0 = 1'b1;
    end else begin
        local_C_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_3_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_3_V_we1 = grp_compute_fu_769_local_C_3_V_we1;
    end else begin
        local_C_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_4_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_4_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_address0 = grp_compute_fu_769_local_C_4_V_address0;
    end else begin
        local_C_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_4_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_4_V_address1 = local_C_4_V_addr_reg_4538_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_address1 = grp_compute_fu_769_local_C_4_V_address1;
    end else begin
        local_C_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_4_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_ce0 = grp_compute_fu_769_local_C_4_V_ce0;
    end else begin
        local_C_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_4_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_ce1 = grp_compute_fu_769_local_C_4_V_ce1;
    end else begin
        local_C_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_4_V_d1 = p_Result_1_4_fu_3720_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_d1 = grp_compute_fu_769_local_C_4_V_d1;
    end else begin
        local_C_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_4_V_we0 = 1'b1;
    end else begin
        local_C_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_4_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_4_V_we1 = grp_compute_fu_769_local_C_4_V_we1;
    end else begin
        local_C_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_5_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_5_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_address0 = grp_compute_fu_769_local_C_5_V_address0;
    end else begin
        local_C_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_5_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_5_V_address1 = local_C_5_V_addr_reg_4544_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_address1 = grp_compute_fu_769_local_C_5_V_address1;
    end else begin
        local_C_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_5_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_ce0 = grp_compute_fu_769_local_C_5_V_ce0;
    end else begin
        local_C_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_5_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_ce1 = grp_compute_fu_769_local_C_5_V_ce1;
    end else begin
        local_C_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_5_V_d1 = p_Result_1_5_fu_3805_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_d1 = grp_compute_fu_769_local_C_5_V_d1;
    end else begin
        local_C_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_5_V_we0 = 1'b1;
    end else begin
        local_C_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_5_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_5_V_we1 = grp_compute_fu_769_local_C_5_V_we1;
    end else begin
        local_C_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_6_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_6_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_address0 = grp_compute_fu_769_local_C_6_V_address0;
    end else begin
        local_C_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_6_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_6_V_address1 = local_C_6_V_addr_reg_4550_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_address1 = grp_compute_fu_769_local_C_6_V_address1;
    end else begin
        local_C_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_6_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_ce0 = grp_compute_fu_769_local_C_6_V_ce0;
    end else begin
        local_C_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_6_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_ce1 = grp_compute_fu_769_local_C_6_V_ce1;
    end else begin
        local_C_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_6_V_d1 = p_Result_1_6_fu_3890_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_d1 = grp_compute_fu_769_local_C_6_V_d1;
    end else begin
        local_C_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_6_V_we0 = 1'b1;
    end else begin
        local_C_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_6_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_6_V_we1 = grp_compute_fu_769_local_C_6_V_we1;
    end else begin
        local_C_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_7_V_address0 = zext_ln89_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_7_V_address0 = zext_ln78_1_fu_1553_p1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_address0 = grp_compute_fu_769_local_C_7_V_address0;
    end else begin
        local_C_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_C_7_V_address1 = zext_ln118_2_fu_4144_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_7_V_address1 = local_C_7_V_addr_reg_4556_pp1_iter5_reg;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_address1 = grp_compute_fu_769_local_C_7_V_address1;
    end else begin
        local_C_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        local_C_7_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_ce0 = grp_compute_fu_769_local_C_7_V_ce0;
    end else begin
        local_C_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_7_V_ce1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_ce1 = grp_compute_fu_769_local_C_7_V_ce1;
    end else begin
        local_C_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        local_C_7_V_d1 = p_Result_1_7_fu_3975_p17;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_d1 = grp_compute_fu_769_local_C_7_V_d1;
    end else begin
        local_C_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln180_reg_4478_pp0_iter8_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        local_C_7_V_we0 = 1'b1;
    end else begin
        local_C_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0))) begin
        local_C_7_V_we1 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln101_reg_6491 == 1'd0)))) begin
        local_C_7_V_we1 = grp_compute_fu_769_local_C_7_V_we1;
    end else begin
        local_C_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln71_fu_1374_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln75_fu_1442_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln75_fu_1442_p2 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln84_fu_1564_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter6 == 1'b1) & (ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln84_fu_1564_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln99_fu_4012_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln115_fu_4095_p2 == 1'd1)) & ~((ap_enable_reg_pp2_iter7 == 1'b1) & (ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln115_fu_4095_p2 == 1'd1)) | ((ap_enable_reg_pp2_iter7 == 1'b1) & (ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln115_fu_4101_p2 = (ap_phi_mux_indvar_flatten29_phi_fu_740_p4 + 11'd1);

assign add_ln118_1_fu_4131_p2 = (zext_ln118_1_fu_4127_p1 + select_ln71_reg_4436);

assign add_ln118_fu_4083_p2 = (zext_ln118_fu_4079_p1 + select_ln71_reg_4436);

assign add_ln180_3_fu_4179_p2 = (zext_ln116_fu_4171_p1 + p_cast_reg_4415);

assign add_ln180_fu_1510_p2 = (zext_ln76_fu_1506_p1 + p_cast_reg_4415);

assign add_ln71_fu_1380_p2 = (indvar_flatten37_reg_648 + 9'd1);

assign add_ln75_fu_1448_p2 = (indvar_flatten_reg_681 + 11'd1);

assign add_ln78_1_fu_1486_p2 = (select_ln71_reg_4436 + zext_ln78_2_fu_1482_p1);

assign add_ln78_fu_1430_p2 = (select_ln71_reg_4436 + zext_ln78_fu_1426_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((gmem_BVALID == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((gmem_BVALID == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1)) | ((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((gmem_BVALID == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1)) | ((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter8 = (gmem_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_on_subcall_done = (((grp_compute_fu_769_ap_done == 1'b0) & (icmp_ln101_reg_6491 == 1'd1)) | ((grp_compute_fu_769_ap_done == 1'b0) & (icmp_ln101_reg_6491 == 1'd0)) | ((grp_load_fu_792_ap_done == 1'b0) & (icmp_ln101_reg_6491 == 1'd1)) | ((grp_load_fu_792_ap_done == 1'b0) & (icmp_ln101_reg_6491 == 1'd0)));
end

assign ap_block_state24_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_io = ((gmem_AWREADY == 1'b0) & (empty_26_reg_6580 == 1'd1));
end

assign ap_block_state25_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_io = ((gmem_WREADY == 1'b0) & (icmp_ln115_reg_6515_pp2_iter1_reg == 1'd0));
end

assign ap_block_state26_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp2_stage0_iter7 = ((gmem_BVALID == 1'b0) & (empty_29_reg_6600_pp2_iter6_reg == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((gmem_ARREADY == 1'b0) & (empty_20_reg_4474 == 1'd1));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_1002 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1020 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1038 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1056 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1074 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1092 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1110 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_173 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_175 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_177 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_179 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_181 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_183 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_185 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_187 = (icmp_ln84_fu_1564_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_188 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_205 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_222 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_239 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_256 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_273 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_290 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_307 = (icmp_ln84_reg_4505 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_984 = (icmp_ln84_reg_4505_pp1_iter5_reg == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_enable_state14_pp1_iter0_stage0 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state15_pp1_iter1_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state20_pp1_iter6_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln91_100_fu_3854_p1 = tmp_1_99_reg_6342;

assign bitcast_ln91_101_fu_3857_p1 = tmp_1_100_reg_6347;

assign bitcast_ln91_102_fu_3860_p1 = tmp_1_101_reg_6352;

assign bitcast_ln91_103_fu_3863_p1 = tmp_1_102_reg_6357;

assign bitcast_ln91_104_fu_3866_p1 = tmp_1_103_reg_6362;

assign bitcast_ln91_105_fu_3869_p1 = tmp_1_104_reg_6367;

assign bitcast_ln91_106_fu_3872_p1 = tmp_1_105_reg_6372;

assign bitcast_ln91_107_fu_3875_p1 = tmp_1_106_reg_6377;

assign bitcast_ln91_108_fu_3878_p1 = tmp_1_107_reg_6382;

assign bitcast_ln91_109_fu_3881_p1 = tmp_1_108_reg_6387;

assign bitcast_ln91_10_fu_3362_p1 = tmp_1_s_reg_5892;

assign bitcast_ln91_110_fu_3884_p1 = tmp_1_109_reg_6392;

assign bitcast_ln91_111_fu_3887_p1 = tmp_1_110_reg_6397;

assign bitcast_ln91_112_fu_3927_p1 = tmp_1_111_reg_6402;

assign bitcast_ln91_113_fu_3930_p1 = tmp_1_112_reg_6407;

assign bitcast_ln91_114_fu_3933_p1 = tmp_1_113_reg_6412;

assign bitcast_ln91_115_fu_3936_p1 = tmp_1_114_reg_6417;

assign bitcast_ln91_116_fu_3939_p1 = tmp_1_115_reg_6422;

assign bitcast_ln91_117_fu_3942_p1 = tmp_1_116_reg_6427;

assign bitcast_ln91_118_fu_3945_p1 = tmp_1_117_reg_6432;

assign bitcast_ln91_119_fu_3948_p1 = tmp_1_118_reg_6437;

assign bitcast_ln91_11_fu_3365_p1 = tmp_1_10_reg_5897;

assign bitcast_ln91_120_fu_3951_p1 = tmp_1_119_reg_6442;

assign bitcast_ln91_121_fu_3954_p1 = tmp_1_120_reg_6447;

assign bitcast_ln91_122_fu_3957_p1 = tmp_1_121_reg_6452;

assign bitcast_ln91_123_fu_3960_p1 = tmp_1_122_reg_6457;

assign bitcast_ln91_124_fu_3963_p1 = tmp_1_123_reg_6462;

assign bitcast_ln91_125_fu_3966_p1 = tmp_1_124_reg_6467;

assign bitcast_ln91_126_fu_3969_p1 = tmp_1_125_reg_6472;

assign bitcast_ln91_127_fu_3972_p1 = tmp_1_126_reg_6477;

assign bitcast_ln91_12_fu_3368_p1 = tmp_1_11_reg_5902;

assign bitcast_ln91_13_fu_3371_p1 = tmp_1_12_reg_5907;

assign bitcast_ln91_14_fu_3374_p1 = tmp_1_13_reg_5912;

assign bitcast_ln91_15_fu_3377_p1 = tmp_1_14_reg_5917;

assign bitcast_ln91_16_fu_3417_p1 = tmp_1_15_reg_5922;

assign bitcast_ln91_17_fu_3420_p1 = tmp_1_16_reg_5927;

assign bitcast_ln91_18_fu_3423_p1 = tmp_1_17_reg_5932;

assign bitcast_ln91_19_fu_3426_p1 = tmp_1_18_reg_5937;

assign bitcast_ln91_1_fu_3335_p1 = tmp_1_1_reg_5847;

assign bitcast_ln91_20_fu_3429_p1 = tmp_1_19_reg_5942;

assign bitcast_ln91_21_fu_3432_p1 = tmp_1_20_reg_5947;

assign bitcast_ln91_22_fu_3435_p1 = tmp_1_21_reg_5952;

assign bitcast_ln91_23_fu_3438_p1 = tmp_1_22_reg_5957;

assign bitcast_ln91_24_fu_3441_p1 = tmp_1_23_reg_5962;

assign bitcast_ln91_25_fu_3444_p1 = tmp_1_24_reg_5967;

assign bitcast_ln91_26_fu_3447_p1 = tmp_1_25_reg_5972;

assign bitcast_ln91_27_fu_3450_p1 = tmp_1_26_reg_5977;

assign bitcast_ln91_28_fu_3453_p1 = tmp_1_27_reg_5982;

assign bitcast_ln91_29_fu_3456_p1 = tmp_1_28_reg_5987;

assign bitcast_ln91_2_fu_3338_p1 = tmp_1_2_reg_5852;

assign bitcast_ln91_30_fu_3459_p1 = tmp_1_29_reg_5992;

assign bitcast_ln91_31_fu_3462_p1 = tmp_1_30_reg_5997;

assign bitcast_ln91_32_fu_3502_p1 = tmp_1_31_reg_6002;

assign bitcast_ln91_33_fu_3505_p1 = tmp_1_32_reg_6007;

assign bitcast_ln91_34_fu_3508_p1 = tmp_1_33_reg_6012;

assign bitcast_ln91_35_fu_3511_p1 = tmp_1_34_reg_6017;

assign bitcast_ln91_36_fu_3514_p1 = tmp_1_35_reg_6022;

assign bitcast_ln91_37_fu_3517_p1 = tmp_1_36_reg_6027;

assign bitcast_ln91_38_fu_3520_p1 = tmp_1_37_reg_6032;

assign bitcast_ln91_39_fu_3523_p1 = tmp_1_38_reg_6037;

assign bitcast_ln91_3_fu_3341_p1 = tmp_1_3_reg_5857;

assign bitcast_ln91_40_fu_3526_p1 = tmp_1_39_reg_6042;

assign bitcast_ln91_41_fu_3529_p1 = tmp_1_40_reg_6047;

assign bitcast_ln91_42_fu_3532_p1 = tmp_1_41_reg_6052;

assign bitcast_ln91_43_fu_3535_p1 = tmp_1_42_reg_6057;

assign bitcast_ln91_44_fu_3538_p1 = tmp_1_43_reg_6062;

assign bitcast_ln91_45_fu_3541_p1 = tmp_1_44_reg_6067;

assign bitcast_ln91_46_fu_3544_p1 = tmp_1_45_reg_6072;

assign bitcast_ln91_47_fu_3547_p1 = tmp_1_46_reg_6077;

assign bitcast_ln91_48_fu_3587_p1 = tmp_1_47_reg_6082;

assign bitcast_ln91_49_fu_3590_p1 = tmp_1_48_reg_6087;

assign bitcast_ln91_4_fu_3344_p1 = tmp_1_4_reg_5862;

assign bitcast_ln91_50_fu_3593_p1 = tmp_1_49_reg_6092;

assign bitcast_ln91_51_fu_3596_p1 = tmp_1_50_reg_6097;

assign bitcast_ln91_52_fu_3599_p1 = tmp_1_51_reg_6102;

assign bitcast_ln91_53_fu_3602_p1 = tmp_1_52_reg_6107;

assign bitcast_ln91_54_fu_3605_p1 = tmp_1_53_reg_6112;

assign bitcast_ln91_55_fu_3608_p1 = tmp_1_54_reg_6117;

assign bitcast_ln91_56_fu_3611_p1 = tmp_1_55_reg_6122;

assign bitcast_ln91_57_fu_3614_p1 = tmp_1_56_reg_6127;

assign bitcast_ln91_58_fu_3617_p1 = tmp_1_57_reg_6132;

assign bitcast_ln91_59_fu_3620_p1 = tmp_1_58_reg_6137;

assign bitcast_ln91_5_fu_3347_p1 = tmp_1_5_reg_5867;

assign bitcast_ln91_60_fu_3623_p1 = tmp_1_59_reg_6142;

assign bitcast_ln91_61_fu_3626_p1 = tmp_1_60_reg_6147;

assign bitcast_ln91_62_fu_3629_p1 = tmp_1_61_reg_6152;

assign bitcast_ln91_63_fu_3632_p1 = tmp_1_62_reg_6157;

assign bitcast_ln91_64_fu_3672_p1 = tmp_1_63_reg_6162;

assign bitcast_ln91_65_fu_3675_p1 = tmp_1_64_reg_6167;

assign bitcast_ln91_66_fu_3678_p1 = tmp_1_65_reg_6172;

assign bitcast_ln91_67_fu_3681_p1 = tmp_1_66_reg_6177;

assign bitcast_ln91_68_fu_3684_p1 = tmp_1_67_reg_6182;

assign bitcast_ln91_69_fu_3687_p1 = tmp_1_68_reg_6187;

assign bitcast_ln91_6_fu_3350_p1 = tmp_1_6_reg_5872;

assign bitcast_ln91_70_fu_3690_p1 = tmp_1_69_reg_6192;

assign bitcast_ln91_71_fu_3693_p1 = tmp_1_70_reg_6197;

assign bitcast_ln91_72_fu_3696_p1 = tmp_1_71_reg_6202;

assign bitcast_ln91_73_fu_3699_p1 = tmp_1_72_reg_6207;

assign bitcast_ln91_74_fu_3702_p1 = tmp_1_73_reg_6212;

assign bitcast_ln91_75_fu_3705_p1 = tmp_1_74_reg_6217;

assign bitcast_ln91_76_fu_3708_p1 = tmp_1_75_reg_6222;

assign bitcast_ln91_77_fu_3711_p1 = tmp_1_76_reg_6227;

assign bitcast_ln91_78_fu_3714_p1 = tmp_1_77_reg_6232;

assign bitcast_ln91_79_fu_3717_p1 = tmp_1_78_reg_6237;

assign bitcast_ln91_7_fu_3353_p1 = tmp_1_7_reg_5877;

assign bitcast_ln91_80_fu_3757_p1 = tmp_1_79_reg_6242;

assign bitcast_ln91_81_fu_3760_p1 = tmp_1_80_reg_6247;

assign bitcast_ln91_82_fu_3763_p1 = tmp_1_81_reg_6252;

assign bitcast_ln91_83_fu_3766_p1 = tmp_1_82_reg_6257;

assign bitcast_ln91_84_fu_3769_p1 = tmp_1_83_reg_6262;

assign bitcast_ln91_85_fu_3772_p1 = tmp_1_84_reg_6267;

assign bitcast_ln91_86_fu_3775_p1 = tmp_1_85_reg_6272;

assign bitcast_ln91_87_fu_3778_p1 = tmp_1_86_reg_6277;

assign bitcast_ln91_88_fu_3781_p1 = tmp_1_87_reg_6282;

assign bitcast_ln91_89_fu_3784_p1 = tmp_1_88_reg_6287;

assign bitcast_ln91_8_fu_3356_p1 = tmp_1_8_reg_5882;

assign bitcast_ln91_90_fu_3787_p1 = tmp_1_89_reg_6292;

assign bitcast_ln91_91_fu_3790_p1 = tmp_1_90_reg_6297;

assign bitcast_ln91_92_fu_3793_p1 = tmp_1_91_reg_6302;

assign bitcast_ln91_93_fu_3796_p1 = tmp_1_92_reg_6307;

assign bitcast_ln91_94_fu_3799_p1 = tmp_1_93_reg_6312;

assign bitcast_ln91_95_fu_3802_p1 = tmp_1_94_reg_6317;

assign bitcast_ln91_96_fu_3842_p1 = tmp_1_95_reg_6322;

assign bitcast_ln91_97_fu_3845_p1 = tmp_1_96_reg_6327;

assign bitcast_ln91_98_fu_3848_p1 = tmp_1_97_reg_6332;

assign bitcast_ln91_99_fu_3851_p1 = tmp_1_98_reg_6337;

assign bitcast_ln91_9_fu_3359_p1 = tmp_1_9_reg_5887;

assign bitcast_ln91_fu_3332_p1 = tmp_1_reg_5842;

assign counter_fu_4054_p2 = (counter_1_fu_242 + 32'd1);

assign empty_19_fu_1515_p1 = indvar_flatten_reg_681[2:0];

assign empty_20_fu_1527_p2 = ((tmp_10_fu_1519_p3 == 11'd0) ? 1'b1 : 1'b0);

assign empty_25_fu_4184_p1 = ap_phi_mux_indvar_flatten29_phi_fu_740_p4[2:0];

assign empty_26_fu_4196_p2 = ((tmp_12_fu_4188_p3 == 11'd0) ? 1'b1 : 1'b0);

assign empty_28_fu_4239_p1 = add_ln115_reg_6519[2:0];

assign empty_29_fu_4250_p2 = ((tmp_13_fu_4242_p3 == 11'd0) ? 1'b1 : 1'b0);

assign gmem_AWADDR = zext_ln180_4_fu_4229_p1;

assign grp_compute_fu_769_ap_start = grp_compute_fu_769_ap_start_reg;

assign grp_fu_1001_p0 = p_Result_44_reg_4797;

assign grp_fu_1005_p0 = trunc_ln681_3_reg_4802;

assign grp_fu_1009_p0 = p_Result_45_reg_4807;

assign grp_fu_1013_p0 = p_Result_46_reg_4812;

assign grp_fu_1017_p0 = p_Result_47_reg_4817;

assign grp_fu_1021_p0 = p_Result_48_reg_4822;

assign grp_fu_1025_p0 = p_Result_49_reg_4827;

assign grp_fu_1029_p0 = p_Result_50_reg_4832;

assign grp_fu_1033_p0 = p_Result_51_reg_4837;

assign grp_fu_1037_p0 = p_Result_52_reg_4842;

assign grp_fu_1041_p0 = p_Result_53_reg_4847;

assign grp_fu_1045_p0 = p_Result_54_reg_4852;

assign grp_fu_1049_p0 = p_Result_55_reg_4857;

assign grp_fu_1053_p0 = p_Result_56_reg_4862;

assign grp_fu_1057_p0 = p_Result_57_reg_4867;

assign grp_fu_1061_p0 = p_Result_58_reg_4872;

assign grp_fu_1065_p0 = p_Result_59_reg_4877;

assign grp_fu_1069_p0 = trunc_ln681_4_reg_4882;

assign grp_fu_1073_p0 = p_Result_60_reg_4887;

assign grp_fu_1077_p0 = p_Result_61_reg_4892;

assign grp_fu_1081_p0 = p_Result_62_reg_4897;

assign grp_fu_1085_p0 = p_Result_63_reg_4902;

assign grp_fu_1089_p0 = p_Result_64_reg_4907;

assign grp_fu_1093_p0 = p_Result_65_reg_4912;

assign grp_fu_1097_p0 = p_Result_66_reg_4917;

assign grp_fu_1101_p0 = p_Result_67_reg_4922;

assign grp_fu_1105_p0 = p_Result_68_reg_4927;

assign grp_fu_1109_p0 = p_Result_69_reg_4932;

assign grp_fu_1113_p0 = p_Result_70_reg_4937;

assign grp_fu_1117_p0 = p_Result_71_reg_4942;

assign grp_fu_1121_p0 = p_Result_72_reg_4947;

assign grp_fu_1125_p0 = p_Result_73_reg_4952;

assign grp_fu_1129_p0 = p_Result_74_reg_4957;

assign grp_fu_1133_p0 = trunc_ln681_5_reg_4962;

assign grp_fu_1137_p0 = p_Result_75_reg_4967;

assign grp_fu_1141_p0 = p_Result_76_reg_4972;

assign grp_fu_1145_p0 = p_Result_77_reg_4977;

assign grp_fu_1149_p0 = p_Result_78_reg_4982;

assign grp_fu_1153_p0 = p_Result_79_reg_4987;

assign grp_fu_1157_p0 = p_Result_80_reg_4992;

assign grp_fu_1161_p0 = p_Result_81_reg_4997;

assign grp_fu_1165_p0 = p_Result_82_reg_5002;

assign grp_fu_1169_p0 = p_Result_83_reg_5007;

assign grp_fu_1173_p0 = p_Result_84_reg_5012;

assign grp_fu_1177_p0 = p_Result_85_reg_5017;

assign grp_fu_1181_p0 = p_Result_86_reg_5022;

assign grp_fu_1185_p0 = p_Result_87_reg_5027;

assign grp_fu_1189_p0 = p_Result_88_reg_5032;

assign grp_fu_1193_p0 = p_Result_89_reg_5037;

assign grp_fu_1197_p0 = trunc_ln681_6_reg_5042;

assign grp_fu_1201_p0 = p_Result_90_reg_5047;

assign grp_fu_1205_p0 = p_Result_91_reg_5052;

assign grp_fu_1209_p0 = p_Result_92_reg_5057;

assign grp_fu_1213_p0 = p_Result_93_reg_5062;

assign grp_fu_1217_p0 = p_Result_94_reg_5067;

assign grp_fu_1221_p0 = p_Result_95_reg_5072;

assign grp_fu_1225_p0 = p_Result_96_reg_5077;

assign grp_fu_1229_p0 = p_Result_97_reg_5082;

assign grp_fu_1233_p0 = p_Result_98_reg_5087;

assign grp_fu_1237_p0 = p_Result_99_reg_5092;

assign grp_fu_1241_p0 = p_Result_100_reg_5097;

assign grp_fu_1245_p0 = p_Result_101_reg_5102;

assign grp_fu_1249_p0 = p_Result_102_reg_5107;

assign grp_fu_1253_p0 = p_Result_103_reg_5112;

assign grp_fu_1257_p0 = p_Result_104_reg_5117;

assign grp_fu_1261_p0 = trunc_ln681_7_reg_5122;

assign grp_fu_1265_p0 = p_Result_105_reg_5127;

assign grp_fu_1269_p0 = p_Result_106_reg_5132;

assign grp_fu_1273_p0 = p_Result_107_reg_5137;

assign grp_fu_1277_p0 = p_Result_108_reg_5142;

assign grp_fu_1281_p0 = p_Result_109_reg_5147;

assign grp_fu_1285_p0 = p_Result_110_reg_5152;

assign grp_fu_1289_p0 = p_Result_111_reg_5157;

assign grp_fu_1293_p0 = p_Result_112_reg_5162;

assign grp_fu_1297_p0 = p_Result_113_reg_5167;

assign grp_fu_1301_p0 = p_Result_114_reg_5172;

assign grp_fu_1305_p0 = p_Result_115_reg_5177;

assign grp_fu_1309_p0 = p_Result_116_reg_5182;

assign grp_fu_1313_p0 = p_Result_117_reg_5187;

assign grp_fu_1317_p0 = p_Result_118_reg_5192;

assign grp_fu_1321_p0 = p_Result_119_reg_5197;

assign grp_fu_1328_p2 = ((index_0_reg_725 != 5'd0) ? 1'b1 : 1'b0);

assign grp_fu_813_p0 = trunc_ln681_reg_4562;

assign grp_fu_817_p0 = p_Result_s_reg_4567;

assign grp_fu_821_p0 = p_Result_2_reg_4572;

assign grp_fu_825_p0 = p_Result_3_reg_4577;

assign grp_fu_829_p0 = p_Result_4_reg_4582;

assign grp_fu_833_p0 = p_Result_5_reg_4587;

assign grp_fu_837_p0 = p_Result_6_reg_4592;

assign grp_fu_841_p0 = p_Result_7_reg_4597;

assign grp_fu_845_p0 = p_Result_8_reg_4602;

assign grp_fu_849_p0 = p_Result_9_reg_4607;

assign grp_fu_853_p0 = p_Result_1_reg_4612;

assign grp_fu_857_p0 = p_Result_10_reg_4617;

assign grp_fu_861_p0 = p_Result_11_reg_4622;

assign grp_fu_865_p0 = p_Result_12_reg_4627;

assign grp_fu_869_p0 = p_Result_13_reg_4632;

assign grp_fu_873_p0 = p_Result_14_reg_4637;

assign grp_fu_877_p0 = trunc_ln681_1_reg_4642;

assign grp_fu_881_p0 = p_Result_15_reg_4647;

assign grp_fu_885_p0 = p_Result_16_reg_4652;

assign grp_fu_889_p0 = p_Result_17_reg_4657;

assign grp_fu_893_p0 = p_Result_18_reg_4662;

assign grp_fu_897_p0 = p_Result_19_reg_4667;

assign grp_fu_901_p0 = p_Result_20_reg_4672;

assign grp_fu_905_p0 = p_Result_21_reg_4677;

assign grp_fu_909_p0 = p_Result_22_reg_4682;

assign grp_fu_913_p0 = p_Result_23_reg_4687;

assign grp_fu_917_p0 = p_Result_24_reg_4692;

assign grp_fu_921_p0 = p_Result_25_reg_4697;

assign grp_fu_925_p0 = p_Result_26_reg_4702;

assign grp_fu_929_p0 = p_Result_27_reg_4707;

assign grp_fu_933_p0 = p_Result_28_reg_4712;

assign grp_fu_937_p0 = p_Result_29_reg_4717;

assign grp_fu_941_p0 = trunc_ln681_2_reg_4722;

assign grp_fu_945_p0 = p_Result_30_reg_4727;

assign grp_fu_949_p0 = p_Result_31_reg_4732;

assign grp_fu_953_p0 = p_Result_32_reg_4737;

assign grp_fu_957_p0 = p_Result_33_reg_4742;

assign grp_fu_961_p0 = p_Result_34_reg_4747;

assign grp_fu_965_p0 = p_Result_35_reg_4752;

assign grp_fu_969_p0 = p_Result_36_reg_4757;

assign grp_fu_973_p0 = p_Result_37_reg_4762;

assign grp_fu_977_p0 = p_Result_38_reg_4767;

assign grp_fu_981_p0 = p_Result_39_reg_4772;

assign grp_fu_985_p0 = p_Result_40_reg_4777;

assign grp_fu_989_p0 = p_Result_41_reg_4782;

assign grp_fu_993_p0 = p_Result_42_reg_4787;

assign grp_fu_997_p0 = p_Result_43_reg_4792;

assign grp_load_fu_792_ap_start = grp_load_fu_792_ap_start_reg;

assign i_fu_1386_p2 = (i_0_reg_659 + 12'd128);

assign icmp_ln101_fu_4024_p2 = ((counter_1_fu_242 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_4060_p2 = ((counter_fu_4054_p2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_4095_p2 = ((ap_phi_mux_indvar_flatten29_phi_fu_740_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_4113_p2 = ((jj23_0_reg_758 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1374_p2 = ((indvar_flatten37_reg_648 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1442_p2 = ((indvar_flatten_reg_681 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1460_p2 = ((jj_0_reg_703 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1564_p2 = ((ii20_0_reg_714 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_4012_p2 = ((index_0_reg_725 == 5'd17) ? 1'b1 : 1'b0);

assign ii_1_fu_1570_p2 = (ii20_0_reg_714 + 8'd1);

assign ii_2_fu_4107_p2 = (8'd1 + ap_phi_mux_ii22_0_phi_fu_751_p4);

assign ii_fu_1454_p2 = (8'd1 + ap_phi_mux_ii_0_phi_fu_696_p4);

assign index_fu_4018_p2 = (index_0_reg_725 + 5'd1);

assign j_fu_4256_p2 = (select_ln72_reg_4430 + 12'd128);

assign jj_1_fu_4202_p2 = (4'd1 + select_ln118_fu_4119_p3);

assign jj_fu_1537_p2 = (select_ln78_fu_1466_p3 + 4'd1);

assign p_Result_1_1_fu_3465_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_31_fu_3462_p1}, {bitcast_ln91_30_fu_3459_p1}}, {bitcast_ln91_29_fu_3456_p1}}, {bitcast_ln91_28_fu_3453_p1}}, {bitcast_ln91_27_fu_3450_p1}}, {bitcast_ln91_26_fu_3447_p1}}, {bitcast_ln91_25_fu_3444_p1}}, {bitcast_ln91_24_fu_3441_p1}}, {bitcast_ln91_23_fu_3438_p1}}, {bitcast_ln91_22_fu_3435_p1}}, {bitcast_ln91_21_fu_3432_p1}}, {bitcast_ln91_20_fu_3429_p1}}, {bitcast_ln91_19_fu_3426_p1}}, {bitcast_ln91_18_fu_3423_p1}}, {bitcast_ln91_17_fu_3420_p1}}, {bitcast_ln91_16_fu_3417_p1}};

assign p_Result_1_2_fu_3550_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_47_fu_3547_p1}, {bitcast_ln91_46_fu_3544_p1}}, {bitcast_ln91_45_fu_3541_p1}}, {bitcast_ln91_44_fu_3538_p1}}, {bitcast_ln91_43_fu_3535_p1}}, {bitcast_ln91_42_fu_3532_p1}}, {bitcast_ln91_41_fu_3529_p1}}, {bitcast_ln91_40_fu_3526_p1}}, {bitcast_ln91_39_fu_3523_p1}}, {bitcast_ln91_38_fu_3520_p1}}, {bitcast_ln91_37_fu_3517_p1}}, {bitcast_ln91_36_fu_3514_p1}}, {bitcast_ln91_35_fu_3511_p1}}, {bitcast_ln91_34_fu_3508_p1}}, {bitcast_ln91_33_fu_3505_p1}}, {bitcast_ln91_32_fu_3502_p1}};

assign p_Result_1_3_fu_3635_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_63_fu_3632_p1}, {bitcast_ln91_62_fu_3629_p1}}, {bitcast_ln91_61_fu_3626_p1}}, {bitcast_ln91_60_fu_3623_p1}}, {bitcast_ln91_59_fu_3620_p1}}, {bitcast_ln91_58_fu_3617_p1}}, {bitcast_ln91_57_fu_3614_p1}}, {bitcast_ln91_56_fu_3611_p1}}, {bitcast_ln91_55_fu_3608_p1}}, {bitcast_ln91_54_fu_3605_p1}}, {bitcast_ln91_53_fu_3602_p1}}, {bitcast_ln91_52_fu_3599_p1}}, {bitcast_ln91_51_fu_3596_p1}}, {bitcast_ln91_50_fu_3593_p1}}, {bitcast_ln91_49_fu_3590_p1}}, {bitcast_ln91_48_fu_3587_p1}};

assign p_Result_1_4_fu_3720_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_79_fu_3717_p1}, {bitcast_ln91_78_fu_3714_p1}}, {bitcast_ln91_77_fu_3711_p1}}, {bitcast_ln91_76_fu_3708_p1}}, {bitcast_ln91_75_fu_3705_p1}}, {bitcast_ln91_74_fu_3702_p1}}, {bitcast_ln91_73_fu_3699_p1}}, {bitcast_ln91_72_fu_3696_p1}}, {bitcast_ln91_71_fu_3693_p1}}, {bitcast_ln91_70_fu_3690_p1}}, {bitcast_ln91_69_fu_3687_p1}}, {bitcast_ln91_68_fu_3684_p1}}, {bitcast_ln91_67_fu_3681_p1}}, {bitcast_ln91_66_fu_3678_p1}}, {bitcast_ln91_65_fu_3675_p1}}, {bitcast_ln91_64_fu_3672_p1}};

assign p_Result_1_5_fu_3805_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_95_fu_3802_p1}, {bitcast_ln91_94_fu_3799_p1}}, {bitcast_ln91_93_fu_3796_p1}}, {bitcast_ln91_92_fu_3793_p1}}, {bitcast_ln91_91_fu_3790_p1}}, {bitcast_ln91_90_fu_3787_p1}}, {bitcast_ln91_89_fu_3784_p1}}, {bitcast_ln91_88_fu_3781_p1}}, {bitcast_ln91_87_fu_3778_p1}}, {bitcast_ln91_86_fu_3775_p1}}, {bitcast_ln91_85_fu_3772_p1}}, {bitcast_ln91_84_fu_3769_p1}}, {bitcast_ln91_83_fu_3766_p1}}, {bitcast_ln91_82_fu_3763_p1}}, {bitcast_ln91_81_fu_3760_p1}}, {bitcast_ln91_80_fu_3757_p1}};

assign p_Result_1_6_fu_3890_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_111_fu_3887_p1}, {bitcast_ln91_110_fu_3884_p1}}, {bitcast_ln91_109_fu_3881_p1}}, {bitcast_ln91_108_fu_3878_p1}}, {bitcast_ln91_107_fu_3875_p1}}, {bitcast_ln91_106_fu_3872_p1}}, {bitcast_ln91_105_fu_3869_p1}}, {bitcast_ln91_104_fu_3866_p1}}, {bitcast_ln91_103_fu_3863_p1}}, {bitcast_ln91_102_fu_3860_p1}}, {bitcast_ln91_101_fu_3857_p1}}, {bitcast_ln91_100_fu_3854_p1}}, {bitcast_ln91_99_fu_3851_p1}}, {bitcast_ln91_98_fu_3848_p1}}, {bitcast_ln91_97_fu_3845_p1}}, {bitcast_ln91_96_fu_3842_p1}};

assign p_Result_1_7_fu_3975_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_127_fu_3972_p1}, {bitcast_ln91_126_fu_3969_p1}}, {bitcast_ln91_125_fu_3966_p1}}, {bitcast_ln91_124_fu_3963_p1}}, {bitcast_ln91_123_fu_3960_p1}}, {bitcast_ln91_122_fu_3957_p1}}, {bitcast_ln91_121_fu_3954_p1}}, {bitcast_ln91_120_fu_3951_p1}}, {bitcast_ln91_119_fu_3948_p1}}, {bitcast_ln91_118_fu_3945_p1}}, {bitcast_ln91_117_fu_3942_p1}}, {bitcast_ln91_116_fu_3939_p1}}, {bitcast_ln91_115_fu_3936_p1}}, {bitcast_ln91_114_fu_3933_p1}}, {bitcast_ln91_113_fu_3930_p1}}, {bitcast_ln91_112_fu_3927_p1}};

assign p_Result_1_s_fu_3380_p17 = {{{{{{{{{{{{{{{{bitcast_ln91_15_fu_3377_p1}, {bitcast_ln91_14_fu_3374_p1}}, {bitcast_ln91_13_fu_3371_p1}}, {bitcast_ln91_12_fu_3368_p1}}, {bitcast_ln91_11_fu_3365_p1}}, {bitcast_ln91_10_fu_3362_p1}}, {bitcast_ln91_9_fu_3359_p1}}, {bitcast_ln91_8_fu_3356_p1}}, {bitcast_ln91_7_fu_3353_p1}}, {bitcast_ln91_6_fu_3350_p1}}, {bitcast_ln91_5_fu_3347_p1}}, {bitcast_ln91_4_fu_3344_p1}}, {bitcast_ln91_3_fu_3341_p1}}, {bitcast_ln91_2_fu_3338_p1}}, {bitcast_ln91_1_fu_3335_p1}}, {bitcast_ln91_fu_3332_p1}};

assign p_cast_fu_1365_p1 = tmp_fu_1355_p4;

assign select_ln111_fu_4066_p3 = ((icmp_ln111_fu_4060_p2[0:0] === 1'b1) ? 32'd0 : counter_fu_4054_p2);

assign select_ln118_1_fu_4136_p3 = ((icmp_ln116_fu_4113_p2[0:0] === 1'b1) ? ii_2_fu_4107_p2 : ap_phi_mux_ii22_0_phi_fu_751_p4);

assign select_ln118_2_fu_4163_p3 = ((icmp_ln116_fu_4113_p2[0:0] === 1'b1) ? tmp_3_mid1_fu_4156_p3 : tmp_3_fu_4088_p3);

assign select_ln118_fu_4119_p3 = ((icmp_ln116_fu_4113_p2[0:0] === 1'b1) ? 4'd0 : jj23_0_reg_758);

assign select_ln71_fu_1408_p3 = ((tmp_8_fu_1392_p3[0:0] === 1'b1) ? i_fu_1386_p2 : i_0_reg_659);

assign select_ln72_fu_1400_p3 = ((tmp_8_fu_1392_p3[0:0] === 1'b1) ? 12'd0 : j_0_reg_670);

assign select_ln78_1_fu_1474_p3 = ((icmp_ln76_fu_1460_p2[0:0] === 1'b1) ? ii_fu_1454_p2 : ap_phi_mux_ii_0_phi_fu_696_p4);

assign select_ln78_2_fu_1498_p3 = ((icmp_ln76_fu_1460_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_1491_p3 : tmp_2_fu_1435_p3);

assign select_ln78_fu_1466_p3 = ((icmp_ln76_fu_1460_p2[0:0] === 1'b1) ? 4'd0 : jj_0_reg_703);

assign shl_ln_fu_4038_p3 = {{index_0_reg_725}, {7'd0}};

assign tmp_10_fu_1519_p3 = {{8'd0}, {empty_19_fu_1515_p1}};

assign tmp_11_fu_4030_p3 = index_0_reg_725[32'd4];

assign tmp_12_fu_4188_p3 = {{8'd0}, {empty_25_fu_4184_p1}};

assign tmp_13_fu_4242_p3 = {{8'd0}, {empty_28_fu_4239_p1}};

assign tmp_2_fu_1435_p3 = {{add_ln78_fu_1430_p2}, {trunc_ln78_1_reg_4446}};

assign tmp_2_mid1_fu_1491_p3 = {{add_ln78_1_fu_1486_p2}, {trunc_ln78_1_reg_4446}};

assign tmp_3_fu_4088_p3 = {{add_ln118_fu_4083_p2}, {trunc_ln78_1_reg_4446}};

assign tmp_3_mid1_fu_4156_p3 = {{add_ln118_1_fu_4131_p2}, {trunc_ln78_1_reg_4446}};

assign tmp_8_fu_1392_p3 = j_0_reg_670[32'd11];

assign tmp_fu_1355_p4 = {{C_V[31:6]}};

assign trunc_ln180_1_fu_4175_p1 = select_ln118_fu_4119_p3[2:0];

assign trunc_ln180_fu_1533_p1 = select_ln78_fu_1466_p3[2:0];

assign trunc_ln681_1_fu_1742_p1 = local_C_1_V_q0[31:0];

assign trunc_ln681_2_fu_1896_p1 = local_C_2_V_q0[31:0];

assign trunc_ln681_3_fu_2050_p1 = local_C_3_V_q0[31:0];

assign trunc_ln681_4_fu_2204_p1 = local_C_4_V_q0[31:0];

assign trunc_ln681_5_fu_2358_p1 = local_C_5_V_q0[31:0];

assign trunc_ln681_6_fu_2512_p1 = local_C_6_V_q0[31:0];

assign trunc_ln681_7_fu_2666_p1 = local_C_7_V_q0[31:0];

assign trunc_ln681_fu_1588_p1 = local_C_0_V_q0[31:0];

assign xor_ln103_fu_4047_p2 = (tmp_11_fu_4030_p3 ^ 1'd1);

assign zext_ln116_fu_4171_p1 = select_ln118_2_fu_4163_p3;

assign zext_ln118_1_fu_4127_p1 = ii_2_fu_4107_p2;

assign zext_ln118_2_fu_4144_p1 = select_ln118_1_fu_4136_p3;

assign zext_ln118_fu_4079_p1 = ap_phi_mux_ii22_0_phi_fu_751_p4;

assign zext_ln180_4_fu_4229_p1 = add_ln180_3_reg_6575;

assign zext_ln180_fu_1543_p1 = add_ln180_reg_4469;

assign zext_ln76_fu_1506_p1 = select_ln78_2_fu_1498_p3;

assign zext_ln78_1_fu_1553_p1 = select_ln78_1_reg_4463_pp0_iter8_reg;

assign zext_ln78_2_fu_1482_p1 = ii_fu_1454_p2;

assign zext_ln78_fu_1426_p1 = ap_phi_mux_ii_0_phi_fu_696_p4;

assign zext_ln89_fu_1576_p1 = ii20_0_reg_714;

always @ (posedge ap_clk) begin
    p_cast_reg_4415[26] <= 1'b0;
    shl_ln_reg_6495[6:0] <= 7'b0000000;
end

endmodule //kernel_gemm
