INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/pattern/pattern.srcs/sources_1/imports/HDL/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/pattern/pattern.srcs/sources_1/imports/HDL/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/pattern/pattern.srcs/sources_1/imports/HDL/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/pattern/pattern.srcs/sim_1/imports/SIM/pattern_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_test
