//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Tue Apr 26 18:43:36 EDT 2016
//
//
// Ports:
// Name                         I/O  size props
// RDY_setKey                     O     1
// RDY_inputMessage               O     1 reg
// getResult                      O    48 reg
// RDY_getResult                  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// setKey_key                     I    96
// inputMessage_text              I    48 reg
// EN_setKey                      I     1
// EN_inputMessage                I     1
// EN_getResult                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSynthesizedEncrypt(CLK,
			    RST_N,

			    setKey_key,
			    EN_setKey,
			    RDY_setKey,

			    inputMessage_text,
			    EN_inputMessage,
			    RDY_inputMessage,

			    EN_getResult,
			    getResult,
			    RDY_getResult);
  input  CLK;
  input  RST_N;

  // action method setKey
  input  [95 : 0] setKey_key;
  input  EN_setKey;
  output RDY_setKey;

  // action method inputMessage
  input  [47 : 0] inputMessage_text;
  input  EN_inputMessage;
  output RDY_inputMessage;

  // actionvalue method getResult
  input  EN_getResult;
  output [47 : 0] getResult;
  output RDY_getResult;

  // signals for module outputs
  wire [47 : 0] getResult;
  wire RDY_getResult, RDY_inputMessage, RDY_setKey;

  // register enc_alpha
  reg [4 : 0] enc_alpha;
  wire [4 : 0] enc_alpha$D_IN;
  wire enc_alpha$EN;

  // register enc_beta
  reg [4 : 0] enc_beta;
  wire [4 : 0] enc_beta$D_IN;
  wire enc_beta$EN;

  // register enc_k0
  reg [23 : 0] enc_k0;
  wire [23 : 0] enc_k0$D_IN;
  wire enc_k0$EN;

  // register enc_l_0
  reg [23 : 0] enc_l_0;
  wire [23 : 0] enc_l_0$D_IN;
  wire enc_l_0$EN;

  // register enc_l_1
  reg [23 : 0] enc_l_1;
  wire [23 : 0] enc_l_1$D_IN;
  wire enc_l_1$EN;

  // register enc_l_10
  reg [23 : 0] enc_l_10;
  wire [23 : 0] enc_l_10$D_IN;
  wire enc_l_10$EN;

  // register enc_l_11
  reg [23 : 0] enc_l_11;
  wire [23 : 0] enc_l_11$D_IN;
  wire enc_l_11$EN;

  // register enc_l_12
  reg [23 : 0] enc_l_12;
  wire [23 : 0] enc_l_12$D_IN;
  wire enc_l_12$EN;

  // register enc_l_13
  reg [23 : 0] enc_l_13;
  wire [23 : 0] enc_l_13$D_IN;
  wire enc_l_13$EN;

  // register enc_l_14
  reg [23 : 0] enc_l_14;
  wire [23 : 0] enc_l_14$D_IN;
  wire enc_l_14$EN;

  // register enc_l_15
  reg [23 : 0] enc_l_15;
  wire [23 : 0] enc_l_15$D_IN;
  wire enc_l_15$EN;

  // register enc_l_16
  reg [23 : 0] enc_l_16;
  wire [23 : 0] enc_l_16$D_IN;
  wire enc_l_16$EN;

  // register enc_l_17
  reg [23 : 0] enc_l_17;
  wire [23 : 0] enc_l_17$D_IN;
  wire enc_l_17$EN;

  // register enc_l_18
  reg [23 : 0] enc_l_18;
  wire [23 : 0] enc_l_18$D_IN;
  wire enc_l_18$EN;

  // register enc_l_19
  reg [23 : 0] enc_l_19;
  wire [23 : 0] enc_l_19$D_IN;
  wire enc_l_19$EN;

  // register enc_l_2
  reg [23 : 0] enc_l_2;
  wire [23 : 0] enc_l_2$D_IN;
  wire enc_l_2$EN;

  // register enc_l_20
  reg [23 : 0] enc_l_20;
  wire [23 : 0] enc_l_20$D_IN;
  wire enc_l_20$EN;

  // register enc_l_21
  reg [23 : 0] enc_l_21;
  wire [23 : 0] enc_l_21$D_IN;
  wire enc_l_21$EN;

  // register enc_l_22
  reg [23 : 0] enc_l_22;
  wire [23 : 0] enc_l_22$D_IN;
  wire enc_l_22$EN;

  // register enc_l_23
  reg [23 : 0] enc_l_23;
  wire [23 : 0] enc_l_23$D_IN;
  wire enc_l_23$EN;

  // register enc_l_24
  reg [23 : 0] enc_l_24;
  wire [23 : 0] enc_l_24$D_IN;
  wire enc_l_24$EN;

  // register enc_l_25
  reg [23 : 0] enc_l_25;
  wire [23 : 0] enc_l_25$D_IN;
  wire enc_l_25$EN;

  // register enc_l_3
  reg [23 : 0] enc_l_3;
  wire [23 : 0] enc_l_3$D_IN;
  wire enc_l_3$EN;

  // register enc_l_4
  reg [23 : 0] enc_l_4;
  wire [23 : 0] enc_l_4$D_IN;
  wire enc_l_4$EN;

  // register enc_l_5
  reg [23 : 0] enc_l_5;
  wire [23 : 0] enc_l_5$D_IN;
  wire enc_l_5$EN;

  // register enc_l_6
  reg [23 : 0] enc_l_6;
  wire [23 : 0] enc_l_6$D_IN;
  wire enc_l_6$EN;

  // register enc_l_7
  reg [23 : 0] enc_l_7;
  wire [23 : 0] enc_l_7$D_IN;
  wire enc_l_7$EN;

  // register enc_l_8
  reg [23 : 0] enc_l_8;
  wire [23 : 0] enc_l_8$D_IN;
  wire enc_l_8$EN;

  // register enc_l_9
  reg [23 : 0] enc_l_9;
  wire [23 : 0] enc_l_9$D_IN;
  wire enc_l_9$EN;

  // register enc_round_0
  reg [23 : 0] enc_round_0;
  wire [23 : 0] enc_round_0$D_IN;
  wire enc_round_0$EN;

  // register enc_round_1
  reg [23 : 0] enc_round_1;
  wire [23 : 0] enc_round_1$D_IN;
  wire enc_round_1$EN;

  // register enc_round_2
  reg [23 : 0] enc_round_2;
  wire [23 : 0] enc_round_2$D_IN;
  wire enc_round_2$EN;

  // register enc_round_3
  reg [23 : 0] enc_round_3;
  reg [23 : 0] enc_round_3$D_IN;
  wire enc_round_3$EN;

  // register enc_round_4
  reg [23 : 0] enc_round_4;
  wire [23 : 0] enc_round_4$D_IN;
  wire enc_round_4$EN;

  // register enc_roundkey_0
  reg [23 : 0] enc_roundkey_0;
  wire [23 : 0] enc_roundkey_0$D_IN;
  wire enc_roundkey_0$EN;

  // register enc_roundkey_1
  reg [23 : 0] enc_roundkey_1;
  wire [23 : 0] enc_roundkey_1$D_IN;
  wire enc_roundkey_1$EN;

  // register enc_roundkey_2
  reg [23 : 0] enc_roundkey_2;
  wire [23 : 0] enc_roundkey_2$D_IN;
  wire enc_roundkey_2$EN;

  // register enc_roundkey_3
  reg [23 : 0] enc_roundkey_3;
  wire [23 : 0] enc_roundkey_3$D_IN;
  wire enc_roundkey_3$EN;

  // register enc_roundkey_4
  reg [23 : 0] enc_roundkey_4;
  wire [23 : 0] enc_roundkey_4$D_IN;
  wire enc_roundkey_4$EN;

  // register enc_xyReg_0
  reg [47 : 0] enc_xyReg_0;
  wire [47 : 0] enc_xyReg_0$D_IN;
  wire enc_xyReg_0$EN;

  // register enc_xyReg_1
  reg [47 : 0] enc_xyReg_1;
  wire [47 : 0] enc_xyReg_1$D_IN;
  wire enc_xyReg_1$EN;

  // register enc_xyReg_2
  reg [47 : 0] enc_xyReg_2;
  wire [47 : 0] enc_xyReg_2$D_IN;
  wire enc_xyReg_2$EN;

  // register enc_xyReg_3
  reg [47 : 0] enc_xyReg_3;
  wire [47 : 0] enc_xyReg_3$D_IN;
  wire enc_xyReg_3$EN;

  // register enc_xyReg_4
  reg [47 : 0] enc_xyReg_4;
  wire [47 : 0] enc_xyReg_4$D_IN;
  wire enc_xyReg_4$EN;

  // ports of submodule enc_ciphertextFIFO
  wire [47 : 0] enc_ciphertextFIFO$D_IN, enc_ciphertextFIFO$D_OUT;
  wire enc_ciphertextFIFO$CLR,
       enc_ciphertextFIFO$DEQ,
       enc_ciphertextFIFO$EMPTY_N,
       enc_ciphertextFIFO$ENQ,
       enc_ciphertextFIFO$FULL_N;

  // ports of submodule enc_plaintextFIFO
  wire [47 : 0] enc_plaintextFIFO$D_IN, enc_plaintextFIFO$D_OUT;
  wire enc_plaintextFIFO$CLR,
       enc_plaintextFIFO$DEQ,
       enc_plaintextFIFO$EMPTY_N,
       enc_plaintextFIFO$ENQ,
       enc_plaintextFIFO$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_enc_pipeline,
       CAN_FIRE_getResult,
       CAN_FIRE_inputMessage,
       CAN_FIRE_setKey,
       WILL_FIRE_RL_enc_pipeline,
       WILL_FIRE_getResult,
       WILL_FIRE_inputMessage,
       WILL_FIRE_setKey;

  // inputs to muxes for submodule ports
  wire [23 : 0] MUX_enc_l_0$write_1__VAL_1,
		MUX_enc_l_1$write_1__VAL_1,
		MUX_enc_l_2$write_1__VAL_1;
  wire MUX_enc_l_0$write_1__SEL_1,
       MUX_enc_l_1$write_1__SEL_1,
       MUX_enc_l_2$write_1__SEL_1;

  // remaining internal signals
  reg [23 : 0] SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015,
	       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473,
	       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929,
	       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557,
	       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90;
  wire [23 : 0] IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1043,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d118,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1193,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1501,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1745,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1957,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d2201,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d371,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d585,
		IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d829,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1075,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1107,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1225,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1257,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d150,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1533,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1565,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1777,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1809,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d182,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1989,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2021,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2233,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2265,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d403,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d435,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d617,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d649,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d861,
		IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d893,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1814,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2270,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d441,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654,
		IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d898,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1290,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1386,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1648,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1842,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2104,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2298,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d272,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d469,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d732,
		IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d926,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1322,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1354,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1418,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1450,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1680,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1712,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1874,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1906,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2136,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2168,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2330,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2362,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d304,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d336,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d501,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d533,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d764,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d796,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d958,
		IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d990,
		IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343,
		IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801,
		IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896,
		IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110,
		IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165,
		IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717,
		IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812,
		IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024,
		IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173,
		IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268,
		_dfoo10,
		_dfoo100,
		_dfoo102,
		_dfoo104,
		_dfoo106,
		_dfoo108,
		_dfoo110,
		_dfoo112,
		_dfoo114,
		_dfoo116,
		_dfoo118,
		_dfoo12,
		_dfoo120,
		_dfoo122,
		_dfoo124,
		_dfoo126,
		_dfoo128,
		_dfoo130,
		_dfoo132,
		_dfoo134,
		_dfoo136,
		_dfoo138,
		_dfoo14,
		_dfoo140,
		_dfoo142,
		_dfoo144,
		_dfoo146,
		_dfoo148,
		_dfoo150,
		_dfoo152,
		_dfoo154,
		_dfoo156,
		_dfoo16,
		_dfoo18,
		_dfoo2,
		_dfoo20,
		_dfoo22,
		_dfoo24,
		_dfoo26,
		_dfoo28,
		_dfoo30,
		_dfoo32,
		_dfoo34,
		_dfoo36,
		_dfoo38,
		_dfoo4,
		_dfoo40,
		_dfoo42,
		_dfoo44,
		_dfoo46,
		_dfoo48,
		_dfoo50,
		_dfoo52,
		_dfoo54,
		_dfoo56,
		_dfoo58,
		_dfoo6,
		_dfoo60,
		_dfoo62,
		_dfoo64,
		_dfoo66,
		_dfoo68,
		_dfoo70,
		_dfoo72,
		_dfoo74,
		_dfoo76,
		_dfoo78,
		_dfoo8,
		_dfoo80,
		_dfoo82,
		_dfoo84,
		_dfoo86,
		_dfoo88,
		_dfoo90,
		_dfoo92,
		_dfoo94,
		_dfoo96,
		_dfoo98,
		b__h106658,
		b__h117434,
		b__h128242,
		b__h140455,
		b__h151382,
		b__h162233,
		b__h17109,
		b__h173009,
		b__h185114,
		b__h196039,
		b__h206888,
		b__h217664,
		b__h28113,
		b__h38898,
		b__h51003,
		b__h6001,
		b__h61930,
		b__h72781,
		b__h83557,
		b__h95662,
		x__h140153,
		x__h184812,
		x__h4929,
		x__h50701,
		x__h95360;
  wire [4 : 0] _24_MINUS_enc_alpha_6___d57;
  wire [2 : 0] IF_enc_round_0_EQ_enc_round_2_3_THEN_1_ELSE_0__ETC___d47,
	       IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d550,
	       IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553,
	       IF_enc_round_1_5_EQ_enc_round_2_45_THEN_1_ELSE_ETC___d549,
	       IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1004,
	       IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1008,
	       IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011,
	       IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1462,
	       IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1466,
	       IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469,
	       IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919,
	       IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924,
	       _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d48,
	       _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51;
  wire _dfoo1,
       _dfoo105,
       _dfoo107,
       _dfoo109,
       _dfoo11,
       _dfoo111,
       _dfoo113,
       _dfoo115,
       _dfoo117,
       _dfoo119,
       _dfoo121,
       _dfoo123,
       _dfoo125,
       _dfoo127,
       _dfoo129,
       _dfoo13,
       _dfoo131,
       _dfoo133,
       _dfoo135,
       _dfoo137,
       _dfoo139,
       _dfoo141,
       _dfoo143,
       _dfoo145,
       _dfoo147,
       _dfoo149,
       _dfoo15,
       _dfoo151,
       _dfoo153,
       _dfoo155,
       _dfoo17,
       _dfoo19,
       _dfoo203,
       _dfoo205,
       _dfoo207,
       _dfoo21,
       _dfoo23,
       _dfoo25,
       _dfoo27,
       _dfoo29,
       _dfoo3,
       _dfoo31,
       _dfoo33,
       _dfoo35,
       _dfoo37,
       _dfoo39,
       _dfoo41,
       _dfoo43,
       _dfoo45,
       _dfoo47,
       _dfoo49,
       _dfoo5,
       _dfoo51,
       _dfoo7,
       _dfoo9,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_0_8_AND_NOT__ETC___d55,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_10_07_AND_NO_ETC___d208,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_11_09_AND_NO_ETC___d210,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_12_11_AND_NO_ETC___d212,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_13_13_AND_NO_ETC___d214,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_14_15_AND_NO_ETC___d216,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_15_17_AND_NO_ETC___d218,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_16_19_AND_NO_ETC___d220,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_17_21_AND_NO_ETC___d222,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_18_23_AND_NO_ETC___d224,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_19_25_AND_NO_ETC___d226,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_1_89_AND_NOT_ETC___d190,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_20_27_AND_NO_ETC___d228,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_21_29_AND_NO_ETC___d230,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_22_31_AND_NO_ETC___d232,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_23_33_AND_NO_ETC___d234,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_24_35_AND_NO_ETC___d236,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_25_37_AND_NO_ETC___d238,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_2_91_AND_NOT_ETC___d192,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_3_93_AND_NOT_ETC___d194,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_4_95_AND_NOT_ETC___d196,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_5_97_AND_NOT_ETC___d198,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_6_99_AND_NOT_ETC___d200,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_7_01_AND_NOT_ETC___d202,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_8_03_AND_NOT_ETC___d204,
       enc_round_0_PLUS_4_6_MINUS_1_7_EQ_9_05_AND_NOT_ETC___d206;

  // action method setKey
  assign RDY_setKey =
	     !enc_plaintextFIFO$EMPTY_N && enc_round_0 == 24'd0 &&
	     enc_round_1 == 24'd0 &&
	     enc_round_2 == 24'd0 &&
	     enc_round_3 == 24'd0 &&
	     enc_round_4 == 24'd0 ;
  assign CAN_FIRE_setKey = RDY_setKey ;
  assign WILL_FIRE_setKey = EN_setKey ;

  // action method inputMessage
  assign RDY_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign CAN_FIRE_inputMessage = enc_plaintextFIFO$FULL_N ;
  assign WILL_FIRE_inputMessage = EN_inputMessage ;

  // actionvalue method getResult
  assign getResult = enc_ciphertextFIFO$D_OUT ;
  assign RDY_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign CAN_FIRE_getResult = enc_ciphertextFIFO$EMPTY_N ;
  assign WILL_FIRE_getResult = EN_getResult ;

  // submodule enc_ciphertextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_ciphertextFIFO(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(enc_ciphertextFIFO$D_IN),
							      .ENQ(enc_ciphertextFIFO$ENQ),
							      .DEQ(enc_ciphertextFIFO$DEQ),
							      .CLR(enc_ciphertextFIFO$CLR),
							      .D_OUT(enc_ciphertextFIFO$D_OUT),
							      .FULL_N(enc_ciphertextFIFO$FULL_N),
							      .EMPTY_N(enc_ciphertextFIFO$EMPTY_N));

  // submodule enc_plaintextFIFO
  FIFO2 #(.width(32'd48), .guarded(32'd1)) enc_plaintextFIFO(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(enc_plaintextFIFO$D_IN),
							     .ENQ(enc_plaintextFIFO$ENQ),
							     .DEQ(enc_plaintextFIFO$DEQ),
							     .CLR(enc_plaintextFIFO$CLR),
							     .D_OUT(enc_plaintextFIFO$D_OUT),
							     .FULL_N(enc_plaintextFIFO$FULL_N),
							     .EMPTY_N(enc_plaintextFIFO$EMPTY_N));

  // rule RL_enc_pipeline
  assign CAN_FIRE_RL_enc_pipeline =
	     (enc_round_2 != 24'd22 || enc_ciphertextFIFO$FULL_N) &&
	     (enc_plaintextFIFO$EMPTY_N || enc_round_0 != 24'd0 ||
	      enc_round_1 != 24'd0 ||
	      enc_round_2 != 24'd0 ||
	      enc_round_3 != 24'd0 ||
	      enc_round_4 != 24'd0) ;
  assign WILL_FIRE_RL_enc_pipeline = CAN_FIRE_RL_enc_pipeline ;

  // inputs to muxes for submodule ports
  assign MUX_enc_l_0$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo207 ;
  assign MUX_enc_l_1$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo205 ;
  assign MUX_enc_l_2$write_1__SEL_1 = WILL_FIRE_RL_enc_pipeline && _dfoo203 ;
  assign MUX_enc_l_0$write_1__VAL_1 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_0_8_AND_NOT__ETC___d55 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo156 ;
  assign MUX_enc_l_1$write_1__VAL_1 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_1_89_AND_NOT_ETC___d190 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo154 ;
  assign MUX_enc_l_2$write_1__VAL_1 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_2_91_AND_NOT_ETC___d192 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo152 ;

  // register enc_alpha
  assign enc_alpha$D_IN = 5'h0 ;
  assign enc_alpha$EN = 1'b0 ;

  // register enc_beta
  assign enc_beta$D_IN = 5'h0 ;
  assign enc_beta$EN = 1'b0 ;

  // register enc_k0
  assign enc_k0$D_IN = setKey_key[23:0] ;
  assign enc_k0$EN = EN_setKey ;

  // register enc_l_0
  assign enc_l_0$D_IN =
	     MUX_enc_l_0$write_1__SEL_1 ?
	       MUX_enc_l_0$write_1__VAL_1 :
	       setKey_key[47:24] ;
  assign enc_l_0$EN = WILL_FIRE_RL_enc_pipeline && _dfoo207 || EN_setKey ;

  // register enc_l_1
  assign enc_l_1$D_IN =
	     MUX_enc_l_1$write_1__SEL_1 ?
	       MUX_enc_l_1$write_1__VAL_1 :
	       setKey_key[71:48] ;
  assign enc_l_1$EN = WILL_FIRE_RL_enc_pipeline && _dfoo205 || EN_setKey ;

  // register enc_l_10
  assign enc_l_10$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_10_07_AND_NO_ETC___d208 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo136 ;
  assign enc_l_10$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_10_07_AND_NO_ETC___d208 ||
	      _dfoo135) ;

  // register enc_l_11
  assign enc_l_11$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_11_09_AND_NO_ETC___d210 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo134 ;
  assign enc_l_11$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_11_09_AND_NO_ETC___d210 ||
	      _dfoo133) ;

  // register enc_l_12
  assign enc_l_12$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_12_11_AND_NO_ETC___d212 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo132 ;
  assign enc_l_12$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_12_11_AND_NO_ETC___d212 ||
	      _dfoo131) ;

  // register enc_l_13
  assign enc_l_13$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_13_13_AND_NO_ETC___d214 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo130 ;
  assign enc_l_13$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_13_13_AND_NO_ETC___d214 ||
	      _dfoo129) ;

  // register enc_l_14
  assign enc_l_14$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_14_15_AND_NO_ETC___d216 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo128 ;
  assign enc_l_14$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_14_15_AND_NO_ETC___d216 ||
	      _dfoo127) ;

  // register enc_l_15
  assign enc_l_15$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_15_17_AND_NO_ETC___d218 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo126 ;
  assign enc_l_15$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_15_17_AND_NO_ETC___d218 ||
	      _dfoo125) ;

  // register enc_l_16
  assign enc_l_16$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_16_19_AND_NO_ETC___d220 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo124 ;
  assign enc_l_16$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_16_19_AND_NO_ETC___d220 ||
	      _dfoo123) ;

  // register enc_l_17
  assign enc_l_17$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_17_21_AND_NO_ETC___d222 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo122 ;
  assign enc_l_17$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_17_21_AND_NO_ETC___d222 ||
	      _dfoo121) ;

  // register enc_l_18
  assign enc_l_18$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_18_23_AND_NO_ETC___d224 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo120 ;
  assign enc_l_18$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_18_23_AND_NO_ETC___d224 ||
	      _dfoo119) ;

  // register enc_l_19
  assign enc_l_19$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_19_25_AND_NO_ETC___d226 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo118 ;
  assign enc_l_19$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_19_25_AND_NO_ETC___d226 ||
	      _dfoo117) ;

  // register enc_l_2
  assign enc_l_2$D_IN =
	     MUX_enc_l_2$write_1__SEL_1 ?
	       MUX_enc_l_2$write_1__VAL_1 :
	       setKey_key[95:72] ;
  assign enc_l_2$EN = WILL_FIRE_RL_enc_pipeline && _dfoo203 || EN_setKey ;

  // register enc_l_20
  assign enc_l_20$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_20_27_AND_NO_ETC___d228 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo116 ;
  assign enc_l_20$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_20_27_AND_NO_ETC___d228 ||
	      _dfoo115) ;

  // register enc_l_21
  assign enc_l_21$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_21_29_AND_NO_ETC___d230 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo114 ;
  assign enc_l_21$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_21_29_AND_NO_ETC___d230 ||
	      _dfoo113) ;

  // register enc_l_22
  assign enc_l_22$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_22_31_AND_NO_ETC___d232 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo112 ;
  assign enc_l_22$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_22_31_AND_NO_ETC___d232 ||
	      _dfoo111) ;

  // register enc_l_23
  assign enc_l_23$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_23_33_AND_NO_ETC___d234 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo110 ;
  assign enc_l_23$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_23_33_AND_NO_ETC___d234 ||
	      _dfoo109) ;

  // register enc_l_24
  assign enc_l_24$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_24_35_AND_NO_ETC___d236 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo108 ;
  assign enc_l_24$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_24_35_AND_NO_ETC___d236 ||
	      _dfoo107) ;

  // register enc_l_25
  assign enc_l_25$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_25_37_AND_NO_ETC___d238 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo106 ;
  assign enc_l_25$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_25_37_AND_NO_ETC___d238 ||
	      _dfoo105) ;

  // register enc_l_3
  assign enc_l_3$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_3_93_AND_NOT_ETC___d194 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo150 ;
  assign enc_l_3$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_3_93_AND_NOT_ETC___d194 ||
	      _dfoo149) ;

  // register enc_l_4
  assign enc_l_4$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_4_95_AND_NOT_ETC___d196 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo148 ;
  assign enc_l_4$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_4_95_AND_NOT_ETC___d196 ||
	      _dfoo147) ;

  // register enc_l_5
  assign enc_l_5$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_5_97_AND_NOT_ETC___d198 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo146 ;
  assign enc_l_5$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_5_97_AND_NOT_ETC___d198 ||
	      _dfoo145) ;

  // register enc_l_6
  assign enc_l_6$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_6_99_AND_NOT_ETC___d200 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo144 ;
  assign enc_l_6$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_6_99_AND_NOT_ETC___d200 ||
	      _dfoo143) ;

  // register enc_l_7
  assign enc_l_7$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_7_01_AND_NOT_ETC___d202 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo142 ;
  assign enc_l_7$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_7_01_AND_NOT_ETC___d202 ||
	      _dfoo141) ;

  // register enc_l_8
  assign enc_l_8$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_8_03_AND_NOT_ETC___d204 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo140 ;
  assign enc_l_8$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_8_03_AND_NOT_ETC___d204 ||
	      _dfoo139) ;

  // register enc_l_9
  assign enc_l_9$D_IN =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_9_05_AND_NOT_ETC___d206 ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 :
	       _dfoo138 ;
  assign enc_l_9$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0_PLUS_4_6_MINUS_1_7_EQ_9_05_AND_NOT_ETC___d206 ||
	      _dfoo137) ;

  // register enc_round_0
  assign enc_round_0$D_IN =
	     (enc_round_4 == 24'd0) ? enc_round_4 : enc_round_4 + 24'd1 ;
  assign enc_round_0$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_1
  assign enc_round_1$D_IN =
	     (enc_round_0 == 24'd0 && !enc_plaintextFIFO$EMPTY_N) ?
	       24'd0 :
	       enc_round_0 + 24'd1 ;
  assign enc_round_1$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_2
  assign enc_round_2$D_IN =
	     (enc_round_1 == 24'd0) ? enc_round_1 : enc_round_1 + 24'd1 ;
  assign enc_round_2$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_3
  always@(enc_round_2)
  begin
    case (enc_round_2)
      24'd0, 24'd22: enc_round_3$D_IN = 24'd0;
      default: enc_round_3$D_IN = enc_round_2 + 24'd1;
    endcase
  end
  assign enc_round_3$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_round_4
  assign enc_round_4$D_IN =
	     (enc_round_3 == 24'd0) ? enc_round_3 : enc_round_3 + 24'd1 ;
  assign enc_round_4$EN = CAN_FIRE_RL_enc_pipeline ;

  // register enc_roundkey_0
  assign enc_roundkey_0$D_IN =
	     b__h196039 ^
	     IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign enc_roundkey_0$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_4 != 24'd0 ;

  // register enc_roundkey_1
  assign enc_roundkey_1$D_IN =
	     b__h17109 ^
	     IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 ;
  assign enc_roundkey_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_roundkey_2
  assign enc_roundkey_2$D_IN =
	     b__h61930 ^
	     IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 ;
  assign enc_roundkey_2$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 ;

  // register enc_roundkey_3
  assign enc_roundkey_3$D_IN =
	     b__h128242 ^
	     IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 ;
  assign enc_roundkey_3$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 &&
	     enc_round_2 != 24'd22 ;

  // register enc_roundkey_4
  assign enc_roundkey_4$D_IN =
	     b__h151382 ^
	     IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 ;
  assign enc_roundkey_4$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_3 != 24'd0 ;

  // register enc_xyReg_0
  assign enc_xyReg_0$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2270,
	       b__h217664 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2270 } ;
  assign enc_xyReg_0$EN = WILL_FIRE_RL_enc_pipeline && enc_round_4 != 24'd0 ;

  // register enc_xyReg_1
  assign enc_xyReg_1$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d441,
	       b__h38898 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d441 } ;
  assign enc_xyReg_1$EN =
	     WILL_FIRE_RL_enc_pipeline &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) ;

  // register enc_xyReg_2
  assign enc_xyReg_2$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d898,
	       b__h83557 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d898 } ;
  assign enc_xyReg_2$EN = WILL_FIRE_RL_enc_pipeline && enc_round_1 != 24'd0 ;

  // register enc_xyReg_3
  assign enc_xyReg_3$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262,
	       b__h117434 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262 } ;
  assign enc_xyReg_3$EN =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 != 24'd0 &&
	     enc_round_2 != 24'd22 ;

  // register enc_xyReg_4
  assign enc_xyReg_4$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1814,
	       b__h173009 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1814 } ;
  assign enc_xyReg_4$EN = WILL_FIRE_RL_enc_pipeline && enc_round_3 != 24'd0 ;

  // submodule enc_ciphertextFIFO
  assign enc_ciphertextFIFO$D_IN =
	     { IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262,
	       b__h117434 ^
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262 } ;
  assign enc_ciphertextFIFO$ENQ =
	     WILL_FIRE_RL_enc_pipeline && enc_round_2 == 24'd22 ;
  assign enc_ciphertextFIFO$DEQ = EN_getResult ;
  assign enc_ciphertextFIFO$CLR = 1'b0 ;

  // submodule enc_plaintextFIFO
  assign enc_plaintextFIFO$D_IN = inputMessage_text ;
  assign enc_plaintextFIFO$ENQ = EN_inputMessage ;
  assign enc_plaintextFIFO$DEQ =
	     WILL_FIRE_RL_enc_pipeline && enc_plaintextFIFO$EMPTY_N &&
	     enc_round_0 == 24'd0 ;
  assign enc_plaintextFIFO$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1043 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[16:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:17] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[17:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[18:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:19] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[19:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[20:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:21] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[21:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[22:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23] } :
		     SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d118 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[16:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:17] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[17:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[18:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:19] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[19:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[20:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:21] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[21:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[22:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23] } :
		     SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1193 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1501 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[16:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:17] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[17:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[18:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:19] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[19:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[20:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:21] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[21:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[22:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23] } :
		     SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1745 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1957 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[16:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:17] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[17:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[18:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:19] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[19:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[20:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:21] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[21:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[22:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23] } :
		     SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d2201 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[16:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:17] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[17:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[18:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:19] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[19:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[20:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:21] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[21:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[22:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23] } :
		     IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d371 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d585 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[16:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:17] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[17:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[18:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:19] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[19:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[20:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:21] } :
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[21:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[22:0],
		       SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23] } :
		     SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d829 =
	     _24_MINUS_enc_alpha_6___d57[2] ?
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:18] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:20] })) :
	       (_24_MINUS_enc_alpha_6___d57[1] ?
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:22] }) :
		  (_24_MINUS_enc_alpha_6___d57[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801)) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1075 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1043 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:1] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[1:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[2:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:3] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[3:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[4:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:5] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[5:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[6:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:7] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[7:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1107 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[8:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:9] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[9:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[10:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:11] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[11:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[12:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:13] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[13:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[14:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:15] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[15:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1043 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1225 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1193 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1257 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1193 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d150 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d118 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:1] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[1:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[2:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:3] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[3:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[4:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:5] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[5:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[6:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:7] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[7:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1533 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1501 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:1] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[1:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[2:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:3] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[3:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[4:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:5] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[5:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[6:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:7] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[7:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1565 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[8:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:9] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[9:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[10:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:11] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[11:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[12:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:13] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[13:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[14:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:15] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[15:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1501 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1777 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1745 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1809 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1745 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d182 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[8:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:9] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[9:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[10:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:11] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[11:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[12:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:13] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[13:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[14:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:15] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[15:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d118 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1989 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1957 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:1] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[1:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[2:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:3] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[3:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[4:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:5] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[5:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[6:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:7] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[7:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2021 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[8:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:9] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[9:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[10:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:11] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[11:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[12:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:13] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[13:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[14:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:15] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[15:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d1957 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2233 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d2201 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:1] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[1:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[2:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:3] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[3:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[4:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:5] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[5:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[6:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:7] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[7:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2265 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[8:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:9] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[9:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[10:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:11] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[11:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[12:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:13] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[13:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[14:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:15] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[15:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d2201 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d403 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d371 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d435 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d371 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d617 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d585 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:1] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[1:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[2:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:3] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[3:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[4:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:5] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[5:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[6:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:7] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[7:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d649 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[8:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:9] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[9:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[10:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:11] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[11:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[12:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:13] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[13:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[14:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:15] } :
			{ SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[15:0],
			  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d585 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d861 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d829 :
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:2] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:4] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:6] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:8] }))) ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d893 =
	     _24_MINUS_enc_alpha_6___d57[3] ?
	       (_24_MINUS_enc_alpha_6___d57[2] ?
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:10] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:12] })) :
		  (_24_MINUS_enc_alpha_6___d57[1] ?
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:14] }) :
		     (_24_MINUS_enc_alpha_6___d57[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801[23:16] }))) :
	       IF_24_MINUS_enc_alpha_6_7_BIT_2_0_THEN_IF_24_M_ETC___d829 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 =
	     b__h95662 +
	     IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110 ^
	     enc_round_2 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1262 =
	     b__h106658 +
	     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260 ^
	     IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 =
	     b__h140455 +
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568 ^
	     enc_round_3 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1814 =
	     b__h162233 +
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812 ^
	     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d188 =
	     b__h6001 +
	     IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186 ^
	     enc_round_0 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 =
	     b__h185114 +
	     IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024 ^
	     enc_round_4 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2270 =
	     b__h206888 +
	     IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268 ^
	     IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d441 =
	     b__h28113 +
	     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439 ^
	     IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 =
	     b__h51003 +
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652 ^
	     enc_round_1 ;
  assign IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d898 =
	     b__h72781 +
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896 ^
	     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652 ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1290 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1386 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[16:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:17] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[17:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[18:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:19] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[19:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[20:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:21] } :
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[21:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[22:0],
		       IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23] } :
		     IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1648 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1842 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[16:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:17] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[17:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[18:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:19] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[19:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[20:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:21] } :
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[21:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[22:0],
		       IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23] } :
		     IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2104 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[16:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:17] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[17:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[18:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:19] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[19:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[20:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:21] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[21:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[22:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23] } :
		     IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2298 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[16:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:17] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[17:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[18:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:19] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[19:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[20:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:21] } :
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[21:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[22:0],
		       IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23] } :
		     IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d272 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d469 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[16:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:17] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[17:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[18:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:19] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[19:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[20:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:21] } :
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[21:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[22:0],
		       IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23] } :
		     IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d732 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652)) ;
  assign IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d926 =
	     enc_beta[2] ?
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[16:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:17] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[17:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:18] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[18:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:19] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[19:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:20] })) :
	       (enc_beta[1] ?
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[20:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:21] } :
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[21:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:22] }) :
		  (enc_beta[0] ?
		     { IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[22:0],
		       IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23] } :
		     IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896)) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1322 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1290 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1354 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1290 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1418 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1386 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:1] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[1:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[2:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:3] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[3:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[4:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:5] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[5:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[6:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:7] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[7:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1450 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[8:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:9] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[9:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[10:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:11] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[11:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[12:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:13] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[13:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[14:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:15] } :
			{ IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[15:0],
			  IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1386 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1680 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1648 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1712 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1648 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1874 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1842 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:1] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[1:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[2:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:3] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[3:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[4:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:5] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[5:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[6:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:7] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[7:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1906 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[8:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:9] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[9:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[10:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:11] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[11:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[12:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:13] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[13:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[14:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:15] } :
			{ IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[15:0],
			  IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d1842 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2136 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2104 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:1] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[1:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[2:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:3] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[3:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[4:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:5] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[5:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[6:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:7] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[7:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2168 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[8:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:9] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[9:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[10:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:11] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[11:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[12:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:13] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[13:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[14:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:15] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[15:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2104 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2330 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2298 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:1] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[1:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[2:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:3] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[3:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[4:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:5] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[5:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[6:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:7] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[7:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2362 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[8:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:9] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[9:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[10:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:11] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[11:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[12:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:13] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[13:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[14:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:15] } :
			{ IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[15:0],
			  IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d2298 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d304 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d272 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d336 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d272 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d501 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d469 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:1] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[1:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[2:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:3] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[3:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[4:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:5] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[5:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[6:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:7] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[7:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d533 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[8:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:9] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[9:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[10:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:11] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[11:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[12:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:13] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[13:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[14:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:15] } :
			{ IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[15:0],
			  IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d469 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d764 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d732 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d796 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d732 ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d958 =
	     enc_beta[3] ?
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d926 :
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:1] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[1:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:2] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[2:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:3] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[3:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:4] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[4:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:5] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[5:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:6] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[6:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:7] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[7:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:8] }))) ;
  assign IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d990 =
	     enc_beta[3] ?
	       (enc_beta[2] ?
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[8:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:9] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[9:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:10] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[10:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:11] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[11:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:12] })) :
		  (enc_beta[1] ?
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[12:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:13] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[13:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:14] }) :
		     (enc_beta[0] ?
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[14:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:15] } :
			{ IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[15:0],
			  IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896[23:16] }))) :
	       IF_enc_beta_39_BIT_2_42_THEN_IF_enc_beta_39_BI_ETC___d926 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_k0_84_ELSE_enc_ro_ETC___d186 =
	     (enc_round_0 == 24'd0) ? enc_k0 : enc_roundkey_0 ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d343 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_0[47:24] ;
  assign IF_enc_round_0_EQ_0_THEN_enc_plaintextFIFO_fir_ETC___d439 =
	     (enc_round_0 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_0[23:0] ;
  assign IF_enc_round_0_EQ_enc_round_2_3_THEN_1_ELSE_0__ETC___d47 =
	     ((enc_round_0 == enc_round_2) ? 3'd1 : 3'd0) +
	     ((enc_round_0 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_k0_84_ELSE_en_ETC___d652 =
	     (enc_round_1 == 24'd0) ? enc_k0 : enc_roundkey_1 ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d801 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_1[47:24] ;
  assign IF_enc_round_1_5_EQ_0_6_THEN_enc_plaintextFIFO_ETC___d896 =
	     (enc_round_1 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_1[23:0] ;
  assign IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d550 =
	     ((enc_round_1 == enc_round_0) ? 3'd1 : 3'd0) + 3'd1 +
	     IF_enc_round_1_5_EQ_enc_round_2_45_THEN_1_ELSE_ETC___d549 ;
  assign IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 =
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d550 +
	     ((enc_round_1 == enc_round_4) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_1_5_EQ_enc_round_2_45_THEN_1_ELSE_ETC___d549 =
	     ((enc_round_1 == enc_round_2) ? 3'd1 : 3'd0) +
	     ((enc_round_1 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_k0_84_ELSE_enc__ETC___d1110 =
	     (enc_round_2 == 24'd0) ? enc_k0 : enc_roundkey_2 ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1165 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_2[47:24] ;
  assign IF_enc_round_2_EQ_0_8_THEN_enc_plaintextFIFO_f_ETC___d1260 =
	     (enc_round_2 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_2[23:0] ;
  assign IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1004 =
	     ((enc_round_2 == enc_round_0) ? 3'd1 : 3'd0) +
	     ((enc_round_2 == enc_round_1) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1008 =
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1004 +
	     3'd1 +
	     ((enc_round_2 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 =
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1008 +
	     ((enc_round_2 == enc_round_4) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_k0_84_ELSE_en_ETC___d1568 =
	     (enc_round_3 == 24'd0) ? enc_k0 : enc_roundkey_3 ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1717 =
	     (enc_round_3 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_3[47:24] ;
  assign IF_enc_round_3_0_EQ_0_1_THEN_enc_plaintextFIFO_ETC___d1812 =
	     (enc_round_3 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_3[23:0] ;
  assign IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1462 =
	     ((enc_round_3 == enc_round_0) ? 3'd1 : 3'd0) +
	     ((enc_round_3 == enc_round_1) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1466 =
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1462 +
	     ((enc_round_3 == enc_round_2) ? 3'd1 : 3'd0) +
	     3'd1 ;
  assign IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 =
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1466 +
	     ((enc_round_3 == enc_round_4) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_4_3_EQ_0_4_THEN_enc_k0_84_ELSE_en_ETC___d2024 =
	     (enc_round_4 == 24'd0) ? enc_k0 : enc_roundkey_4 ;
  assign IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2173 =
	     (enc_round_4 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[47:24] :
	       enc_xyReg_4[47:24] ;
  assign IF_enc_round_4_3_EQ_0_4_THEN_enc_plaintextFIFO_ETC___d2268 =
	     (enc_round_4 == 24'd0) ?
	       enc_plaintextFIFO$D_OUT[23:0] :
	       enc_xyReg_4[23:0] ;
  assign IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 =
	     ((enc_round_4 == enc_round_0) ? 3'd1 : 3'd0) +
	     ((enc_round_4 == enc_round_1) ? 3'd1 : 3'd0) ;
  assign IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 =
	     ((enc_round_4 == enc_round_2) ? 3'd1 : 3'd0) +
	     ((enc_round_4 == enc_round_3) ? 3'd1 : 3'd0) ;
  assign _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d48 =
	     3'd1 + ((enc_round_0 == enc_round_1) ? 3'd1 : 3'd0) +
	     IF_enc_round_0_EQ_enc_round_2_3_THEN_1_ELSE_0__ETC___d47 ;
  assign _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 =
	     _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d48 +
	     ((enc_round_0 == enc_round_4) ? 3'd1 : 3'd0) ;
  assign _24_MINUS_enc_alpha_6___d57 = 5'd24 - enc_alpha ;
  assign _dfoo1 =
	     x__h140153 == 24'd25 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd25 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo10 =
	     (x__h140153 == 24'd21 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo100 =
	     (x__h95360 == 24'd2 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo48 ;
  assign _dfoo102 =
	     (x__h95360 == 24'd1 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo50 ;
  assign _dfoo104 =
	     (x__h95360 == 24'd0 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo52 ;
  assign _dfoo105 =
	     x__h50701 == 24'd25 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd25 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo1 ;
  assign _dfoo106 =
	     (x__h50701 == 24'd25 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo54 ;
  assign _dfoo107 =
	     x__h50701 == 24'd24 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd24 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo3 ;
  assign _dfoo108 =
	     (x__h50701 == 24'd24 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo56 ;
  assign _dfoo109 =
	     x__h50701 == 24'd23 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd23 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo5 ;
  assign _dfoo11 =
	     x__h140153 == 24'd20 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd20 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo110 =
	     (x__h50701 == 24'd23 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo58 ;
  assign _dfoo111 =
	     x__h50701 == 24'd22 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd22 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo7 ;
  assign _dfoo112 =
	     (x__h50701 == 24'd22 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo60 ;
  assign _dfoo113 =
	     x__h50701 == 24'd21 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd21 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo9 ;
  assign _dfoo114 =
	     (x__h50701 == 24'd21 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo62 ;
  assign _dfoo115 =
	     x__h50701 == 24'd20 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd20 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo11 ;
  assign _dfoo116 =
	     (x__h50701 == 24'd20 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo64 ;
  assign _dfoo117 =
	     x__h50701 == 24'd19 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd19 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo13 ;
  assign _dfoo118 =
	     (x__h50701 == 24'd19 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo66 ;
  assign _dfoo119 =
	     x__h50701 == 24'd18 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd18 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo15 ;
  assign _dfoo12 =
	     (x__h140153 == 24'd20 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo120 =
	     (x__h50701 == 24'd18 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo68 ;
  assign _dfoo121 =
	     x__h50701 == 24'd17 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd17 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo17 ;
  assign _dfoo122 =
	     (x__h50701 == 24'd17 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo70 ;
  assign _dfoo123 =
	     x__h50701 == 24'd16 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd16 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo19 ;
  assign _dfoo124 =
	     (x__h50701 == 24'd16 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo72 ;
  assign _dfoo125 =
	     x__h50701 == 24'd15 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd15 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo21 ;
  assign _dfoo126 =
	     (x__h50701 == 24'd15 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo74 ;
  assign _dfoo127 =
	     x__h50701 == 24'd14 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd14 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo23 ;
  assign _dfoo128 =
	     (x__h50701 == 24'd14 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo76 ;
  assign _dfoo129 =
	     x__h50701 == 24'd13 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd13 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo25 ;
  assign _dfoo13 =
	     x__h140153 == 24'd19 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd19 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo130 =
	     (x__h50701 == 24'd13 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo78 ;
  assign _dfoo131 =
	     x__h50701 == 24'd12 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd12 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo27 ;
  assign _dfoo132 =
	     (x__h50701 == 24'd12 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo80 ;
  assign _dfoo133 =
	     x__h50701 == 24'd11 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd11 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo29 ;
  assign _dfoo134 =
	     (x__h50701 == 24'd11 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo82 ;
  assign _dfoo135 =
	     x__h50701 == 24'd10 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd10 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo31 ;
  assign _dfoo136 =
	     (x__h50701 == 24'd10 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo84 ;
  assign _dfoo137 =
	     x__h50701 == 24'd9 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd9 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo33 ;
  assign _dfoo138 =
	     (x__h50701 == 24'd9 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo86 ;
  assign _dfoo139 =
	     x__h50701 == 24'd8 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd8 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo35 ;
  assign _dfoo14 =
	     (x__h140153 == 24'd19 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo140 =
	     (x__h50701 == 24'd8 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo88 ;
  assign _dfoo141 =
	     x__h50701 == 24'd7 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd7 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo37 ;
  assign _dfoo142 =
	     (x__h50701 == 24'd7 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo90 ;
  assign _dfoo143 =
	     x__h50701 == 24'd6 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd6 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo39 ;
  assign _dfoo144 =
	     (x__h50701 == 24'd6 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo92 ;
  assign _dfoo145 =
	     x__h50701 == 24'd5 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd5 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo41 ;
  assign _dfoo146 =
	     (x__h50701 == 24'd5 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo94 ;
  assign _dfoo147 =
	     x__h50701 == 24'd4 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd4 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo43 ;
  assign _dfoo148 =
	     (x__h50701 == 24'd4 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo96 ;
  assign _dfoo149 =
	     x__h50701 == 24'd3 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd3 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo45 ;
  assign _dfoo15 =
	     x__h140153 == 24'd18 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd18 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo150 =
	     (x__h50701 == 24'd3 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo98 ;
  assign _dfoo151 =
	     x__h50701 == 24'd2 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd2 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo47 ;
  assign _dfoo152 =
	     (x__h50701 == 24'd2 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo100 ;
  assign _dfoo153 =
	     x__h50701 == 24'd1 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd1 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo49 ;
  assign _dfoo154 =
	     (x__h50701 == 24'd1 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo102 ;
  assign _dfoo155 =
	     x__h50701 == 24'd0 && enc_round_1 != 24'd0 &&
	     IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	     3'd1 ||
	     x__h95360 == 24'd0 && enc_round_2 != 24'd0 &&
	     IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	     3'd1 ||
	     _dfoo51 ;
  assign _dfoo156 =
	     (x__h50701 == 24'd0 && enc_round_1 != 24'd0 &&
	      IF_enc_round_1_5_EQ_enc_round_0_42_THEN_1_ELSE_ETC___d553 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d654 :
	       _dfoo104 ;
  assign _dfoo16 =
	     (x__h140153 == 24'd18 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo17 =
	     x__h140153 == 24'd17 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd17 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo18 =
	     (x__h140153 == 24'd17 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo19 =
	     x__h140153 == 24'd16 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd16 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo2 =
	     (x__h140153 == 24'd25 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo20 =
	     (x__h140153 == 24'd16 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo203 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_2_91_AND_NOT_ETC___d192 ||
	     _dfoo151 ;
  assign _dfoo205 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_1_89_AND_NOT_ETC___d190 ||
	     _dfoo153 ;
  assign _dfoo207 =
	     enc_round_0_PLUS_4_6_MINUS_1_7_EQ_0_8_AND_NOT__ETC___d55 ||
	     _dfoo155 ;
  assign _dfoo21 =
	     x__h140153 == 24'd15 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd15 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo22 =
	     (x__h140153 == 24'd15 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo23 =
	     x__h140153 == 24'd14 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd14 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo24 =
	     (x__h140153 == 24'd14 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo25 =
	     x__h140153 == 24'd13 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd13 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo26 =
	     (x__h140153 == 24'd13 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo27 =
	     x__h140153 == 24'd12 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd12 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo28 =
	     (x__h140153 == 24'd12 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo29 =
	     x__h140153 == 24'd11 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd11 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo3 =
	     x__h140153 == 24'd24 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd24 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo30 =
	     (x__h140153 == 24'd11 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo31 =
	     x__h140153 == 24'd10 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd10 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo32 =
	     (x__h140153 == 24'd10 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo33 =
	     x__h140153 == 24'd9 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd9 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo34 =
	     (x__h140153 == 24'd9 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo35 =
	     x__h140153 == 24'd8 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd8 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo36 =
	     (x__h140153 == 24'd8 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo37 =
	     x__h140153 == 24'd7 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd7 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo38 =
	     (x__h140153 == 24'd7 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo39 =
	     x__h140153 == 24'd6 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd6 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo4 =
	     (x__h140153 == 24'd24 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo40 =
	     (x__h140153 == 24'd6 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo41 =
	     x__h140153 == 24'd5 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd5 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo42 =
	     (x__h140153 == 24'd5 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo43 =
	     x__h140153 == 24'd4 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd4 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo44 =
	     (x__h140153 == 24'd4 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo45 =
	     x__h140153 == 24'd3 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd3 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo46 =
	     (x__h140153 == 24'd3 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo47 =
	     x__h140153 == 24'd2 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd2 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo48 =
	     (x__h140153 == 24'd2 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo49 =
	     x__h140153 == 24'd1 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd1 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo5 =
	     x__h140153 == 24'd23 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd23 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo50 =
	     (x__h140153 == 24'd1 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo51 =
	     x__h140153 == 24'd0 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd0 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo52 =
	     (x__h140153 == 24'd0 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo54 =
	     (x__h95360 == 24'd25 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo2 ;
  assign _dfoo56 =
	     (x__h95360 == 24'd24 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo4 ;
  assign _dfoo58 =
	     (x__h95360 == 24'd23 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo6 ;
  assign _dfoo6 =
	     (x__h140153 == 24'd23 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo60 =
	     (x__h95360 == 24'd22 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo8 ;
  assign _dfoo62 =
	     (x__h95360 == 24'd21 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo10 ;
  assign _dfoo64 =
	     (x__h95360 == 24'd20 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo12 ;
  assign _dfoo66 =
	     (x__h95360 == 24'd19 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo14 ;
  assign _dfoo68 =
	     (x__h95360 == 24'd18 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo16 ;
  assign _dfoo7 =
	     x__h140153 == 24'd22 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd22 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo70 =
	     (x__h95360 == 24'd17 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo18 ;
  assign _dfoo72 =
	     (x__h95360 == 24'd16 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo20 ;
  assign _dfoo74 =
	     (x__h95360 == 24'd15 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo22 ;
  assign _dfoo76 =
	     (x__h95360 == 24'd14 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo24 ;
  assign _dfoo78 =
	     (x__h95360 == 24'd13 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo26 ;
  assign _dfoo8 =
	     (x__h140153 == 24'd22 && enc_round_3 != 24'd0 &&
	      IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1570 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d2026 ;
  assign _dfoo80 =
	     (x__h95360 == 24'd12 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo28 ;
  assign _dfoo82 =
	     (x__h95360 == 24'd11 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo30 ;
  assign _dfoo84 =
	     (x__h95360 == 24'd10 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo32 ;
  assign _dfoo86 =
	     (x__h95360 == 24'd9 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo34 ;
  assign _dfoo88 =
	     (x__h95360 == 24'd8 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo36 ;
  assign _dfoo9 =
	     x__h140153 == 24'd21 && enc_round_3 != 24'd0 &&
	     IF_enc_round_3_0_EQ_enc_round_0_458_THEN_1_ELS_ETC___d1469 ==
	     3'd1 ||
	     x__h184812 == 24'd21 && enc_round_4 != 24'd0 &&
	     IF_enc_round_4_3_EQ_enc_round_0_915_THEN_1_ELS_ETC___d1919 +
	     IF_enc_round_4_3_EQ_enc_round_2_920_THEN_1_ELS_ETC___d1924 ==
	     3'd0 ;
  assign _dfoo90 =
	     (x__h95360 == 24'd7 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo38 ;
  assign _dfoo92 =
	     (x__h95360 == 24'd6 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo40 ;
  assign _dfoo94 =
	     (x__h95360 == 24'd5 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo42 ;
  assign _dfoo96 =
	     (x__h95360 == 24'd4 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo44 ;
  assign _dfoo98 =
	     (x__h95360 == 24'd3 && enc_round_2 != 24'd0 &&
	      IF_enc_round_2_EQ_enc_round_0_000_THEN_1_ELSE__ETC___d1011 ==
	      3'd1) ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_4_8_THEN_IF_24_M_ETC___d1112 :
	       _dfoo46 ;
  assign b__h106658 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1225 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1257 ;
  assign b__h117434 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1322 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1354 ;
  assign b__h128242 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1418 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1450 ;
  assign b__h140455 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1533 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1565 ;
  assign b__h151382 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1680 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1712 ;
  assign b__h162233 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1777 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1809 ;
  assign b__h17109 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d304 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d336 ;
  assign b__h173009 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1874 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d1906 ;
  assign b__h185114 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1989 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2021 ;
  assign b__h196039 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2136 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2168 ;
  assign b__h206888 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2233 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d2265 ;
  assign b__h217664 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2330 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d2362 ;
  assign b__h28113 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d403 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d435 ;
  assign b__h38898 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d501 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d533 ;
  assign b__h51003 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d617 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d649 ;
  assign b__h6001 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d150 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d182 ;
  assign b__h61930 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d764 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d796 ;
  assign b__h72781 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d861 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d893 ;
  assign b__h83557 =
	     enc_beta[4] ?
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d958 :
	       IF_enc_beta_39_BIT_3_41_THEN_IF_enc_beta_39_BI_ETC___d990 ;
  assign b__h95662 =
	     _24_MINUS_enc_alpha_6___d57[4] ?
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1075 :
	       IF_24_MINUS_enc_alpha_6_7_BIT_3_9_THEN_IF_24_M_ETC___d1107 ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_0_8_AND_NOT__ETC___d55 =
	     x__h4929 == 24'd0 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_10_07_AND_NO_ETC___d208 =
	     x__h4929 == 24'd10 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_11_09_AND_NO_ETC___d210 =
	     x__h4929 == 24'd11 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_12_11_AND_NO_ETC___d212 =
	     x__h4929 == 24'd12 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_13_13_AND_NO_ETC___d214 =
	     x__h4929 == 24'd13 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_14_15_AND_NO_ETC___d216 =
	     x__h4929 == 24'd14 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_15_17_AND_NO_ETC___d218 =
	     x__h4929 == 24'd15 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_16_19_AND_NO_ETC___d220 =
	     x__h4929 == 24'd16 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_17_21_AND_NO_ETC___d222 =
	     x__h4929 == 24'd17 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_18_23_AND_NO_ETC___d224 =
	     x__h4929 == 24'd18 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_19_25_AND_NO_ETC___d226 =
	     x__h4929 == 24'd19 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_1_89_AND_NOT_ETC___d190 =
	     x__h4929 == 24'd1 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_20_27_AND_NO_ETC___d228 =
	     x__h4929 == 24'd20 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_21_29_AND_NO_ETC___d230 =
	     x__h4929 == 24'd21 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_22_31_AND_NO_ETC___d232 =
	     x__h4929 == 24'd22 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_23_33_AND_NO_ETC___d234 =
	     x__h4929 == 24'd23 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_24_35_AND_NO_ETC___d236 =
	     x__h4929 == 24'd24 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_25_37_AND_NO_ETC___d238 =
	     x__h4929 == 24'd25 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_2_91_AND_NOT_ETC___d192 =
	     x__h4929 == 24'd2 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_3_93_AND_NOT_ETC___d194 =
	     x__h4929 == 24'd3 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_4_95_AND_NOT_ETC___d196 =
	     x__h4929 == 24'd4 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_5_97_AND_NOT_ETC___d198 =
	     x__h4929 == 24'd5 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_6_99_AND_NOT_ETC___d200 =
	     x__h4929 == 24'd6 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_7_01_AND_NOT_ETC___d202 =
	     x__h4929 == 24'd7 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_8_03_AND_NOT_ETC___d204 =
	     x__h4929 == 24'd8 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign enc_round_0_PLUS_4_6_MINUS_1_7_EQ_9_05_AND_NOT_ETC___d206 =
	     x__h4929 == 24'd9 &&
	     (enc_round_0 != 24'd0 || enc_plaintextFIFO$EMPTY_N) &&
	     (enc_round_0 == 24'd0 ||
	      _1_PLUS_IF_enc_round_0_EQ_enc_round_1_5_0_THEN__ETC___d51 ==
	      3'd1) ;
  assign x__h140153 = enc_round_3 + 24'd4 - 24'd1 ;
  assign x__h184812 = enc_round_4 + 24'd4 - 24'd1 ;
  assign x__h4929 = enc_round_0 + 24'd4 - 24'd1 ;
  assign x__h50701 = enc_round_1 + 24'd4 - 24'd1 ;
  assign x__h95360 = enc_round_2 + 24'd4 - 24'd1 ;
  always@(enc_round_0 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_0)
      24'd0:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 = enc_l_25;
      default: SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d90 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_1 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_1)
      24'd0:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 = enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d557 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_2 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_2)
      24'd0:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1015 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_3 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_3)
      24'd0:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1473 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(enc_round_4 or
	  enc_l_0 or
	  enc_l_1 or
	  enc_l_2 or
	  enc_l_3 or
	  enc_l_4 or
	  enc_l_5 or
	  enc_l_6 or
	  enc_l_7 or
	  enc_l_8 or
	  enc_l_9 or
	  enc_l_10 or
	  enc_l_11 or
	  enc_l_12 or
	  enc_l_13 or
	  enc_l_14 or
	  enc_l_15 or
	  enc_l_16 or
	  enc_l_17 or
	  enc_l_18 or
	  enc_l_19 or
	  enc_l_20 or
	  enc_l_21 or enc_l_22 or enc_l_23 or enc_l_24 or enc_l_25)
  begin
    case (enc_round_4)
      24'd0:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_0;
      24'd1:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_1;
      24'd2:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_2;
      24'd3:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_3;
      24'd4:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_4;
      24'd5:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_5;
      24'd6:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_6;
      24'd7:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_7;
      24'd8:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_8;
      24'd9:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_9;
      24'd10:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_10;
      24'd11:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_11;
      24'd12:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_12;
      24'd13:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_13;
      24'd14:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_14;
      24'd15:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_15;
      24'd16:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_16;
      24'd17:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_17;
      24'd18:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_18;
      24'd19:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_19;
      24'd20:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_20;
      24'd21:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_21;
      24'd22:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_22;
      24'd23:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_23;
      24'd24:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_24;
      24'd25:
	  SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
	      enc_l_25;
      default: SEL_ARR_enc_l_0_3_enc_l_1_4_enc_l_2_5_enc_l_3__ETC___d1929 =
		   24'b101010101010101010101010 /* unspecified value */ ;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        enc_alpha <= `BSV_ASSIGNMENT_DELAY 5'd8;
	enc_beta <= `BSV_ASSIGNMENT_DELAY 5'd3;
	enc_k0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_10 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_11 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_12 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_13 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_14 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_15 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_16 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_17 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_18 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_19 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_20 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_21 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_22 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_23 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_24 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_25 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_4 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_5 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_6 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_7 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_8 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_l_9 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_round_4 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_3 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_roundkey_4 <= `BSV_ASSIGNMENT_DELAY 24'd0;
	enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_3 <= `BSV_ASSIGNMENT_DELAY 48'd0;
	enc_xyReg_4 <= `BSV_ASSIGNMENT_DELAY 48'd0;
      end
    else
      begin
        if (enc_alpha$EN) enc_alpha <= `BSV_ASSIGNMENT_DELAY enc_alpha$D_IN;
	if (enc_beta$EN) enc_beta <= `BSV_ASSIGNMENT_DELAY enc_beta$D_IN;
	if (enc_k0$EN) enc_k0 <= `BSV_ASSIGNMENT_DELAY enc_k0$D_IN;
	if (enc_l_0$EN) enc_l_0 <= `BSV_ASSIGNMENT_DELAY enc_l_0$D_IN;
	if (enc_l_1$EN) enc_l_1 <= `BSV_ASSIGNMENT_DELAY enc_l_1$D_IN;
	if (enc_l_10$EN) enc_l_10 <= `BSV_ASSIGNMENT_DELAY enc_l_10$D_IN;
	if (enc_l_11$EN) enc_l_11 <= `BSV_ASSIGNMENT_DELAY enc_l_11$D_IN;
	if (enc_l_12$EN) enc_l_12 <= `BSV_ASSIGNMENT_DELAY enc_l_12$D_IN;
	if (enc_l_13$EN) enc_l_13 <= `BSV_ASSIGNMENT_DELAY enc_l_13$D_IN;
	if (enc_l_14$EN) enc_l_14 <= `BSV_ASSIGNMENT_DELAY enc_l_14$D_IN;
	if (enc_l_15$EN) enc_l_15 <= `BSV_ASSIGNMENT_DELAY enc_l_15$D_IN;
	if (enc_l_16$EN) enc_l_16 <= `BSV_ASSIGNMENT_DELAY enc_l_16$D_IN;
	if (enc_l_17$EN) enc_l_17 <= `BSV_ASSIGNMENT_DELAY enc_l_17$D_IN;
	if (enc_l_18$EN) enc_l_18 <= `BSV_ASSIGNMENT_DELAY enc_l_18$D_IN;
	if (enc_l_19$EN) enc_l_19 <= `BSV_ASSIGNMENT_DELAY enc_l_19$D_IN;
	if (enc_l_2$EN) enc_l_2 <= `BSV_ASSIGNMENT_DELAY enc_l_2$D_IN;
	if (enc_l_20$EN) enc_l_20 <= `BSV_ASSIGNMENT_DELAY enc_l_20$D_IN;
	if (enc_l_21$EN) enc_l_21 <= `BSV_ASSIGNMENT_DELAY enc_l_21$D_IN;
	if (enc_l_22$EN) enc_l_22 <= `BSV_ASSIGNMENT_DELAY enc_l_22$D_IN;
	if (enc_l_23$EN) enc_l_23 <= `BSV_ASSIGNMENT_DELAY enc_l_23$D_IN;
	if (enc_l_24$EN) enc_l_24 <= `BSV_ASSIGNMENT_DELAY enc_l_24$D_IN;
	if (enc_l_25$EN) enc_l_25 <= `BSV_ASSIGNMENT_DELAY enc_l_25$D_IN;
	if (enc_l_3$EN) enc_l_3 <= `BSV_ASSIGNMENT_DELAY enc_l_3$D_IN;
	if (enc_l_4$EN) enc_l_4 <= `BSV_ASSIGNMENT_DELAY enc_l_4$D_IN;
	if (enc_l_5$EN) enc_l_5 <= `BSV_ASSIGNMENT_DELAY enc_l_5$D_IN;
	if (enc_l_6$EN) enc_l_6 <= `BSV_ASSIGNMENT_DELAY enc_l_6$D_IN;
	if (enc_l_7$EN) enc_l_7 <= `BSV_ASSIGNMENT_DELAY enc_l_7$D_IN;
	if (enc_l_8$EN) enc_l_8 <= `BSV_ASSIGNMENT_DELAY enc_l_8$D_IN;
	if (enc_l_9$EN) enc_l_9 <= `BSV_ASSIGNMENT_DELAY enc_l_9$D_IN;
	if (enc_round_0$EN)
	  enc_round_0 <= `BSV_ASSIGNMENT_DELAY enc_round_0$D_IN;
	if (enc_round_1$EN)
	  enc_round_1 <= `BSV_ASSIGNMENT_DELAY enc_round_1$D_IN;
	if (enc_round_2$EN)
	  enc_round_2 <= `BSV_ASSIGNMENT_DELAY enc_round_2$D_IN;
	if (enc_round_3$EN)
	  enc_round_3 <= `BSV_ASSIGNMENT_DELAY enc_round_3$D_IN;
	if (enc_round_4$EN)
	  enc_round_4 <= `BSV_ASSIGNMENT_DELAY enc_round_4$D_IN;
	if (enc_roundkey_0$EN)
	  enc_roundkey_0 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_0$D_IN;
	if (enc_roundkey_1$EN)
	  enc_roundkey_1 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_1$D_IN;
	if (enc_roundkey_2$EN)
	  enc_roundkey_2 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_2$D_IN;
	if (enc_roundkey_3$EN)
	  enc_roundkey_3 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_3$D_IN;
	if (enc_roundkey_4$EN)
	  enc_roundkey_4 <= `BSV_ASSIGNMENT_DELAY enc_roundkey_4$D_IN;
	if (enc_xyReg_0$EN)
	  enc_xyReg_0 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_0$D_IN;
	if (enc_xyReg_1$EN)
	  enc_xyReg_1 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_1$D_IN;
	if (enc_xyReg_2$EN)
	  enc_xyReg_2 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_2$D_IN;
	if (enc_xyReg_3$EN)
	  enc_xyReg_3 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_3$D_IN;
	if (enc_xyReg_4$EN)
	  enc_xyReg_4 <= `BSV_ASSIGNMENT_DELAY enc_xyReg_4$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    enc_alpha = 5'h0A;
    enc_beta = 5'h0A;
    enc_k0 = 24'hAAAAAA;
    enc_l_0 = 24'hAAAAAA;
    enc_l_1 = 24'hAAAAAA;
    enc_l_10 = 24'hAAAAAA;
    enc_l_11 = 24'hAAAAAA;
    enc_l_12 = 24'hAAAAAA;
    enc_l_13 = 24'hAAAAAA;
    enc_l_14 = 24'hAAAAAA;
    enc_l_15 = 24'hAAAAAA;
    enc_l_16 = 24'hAAAAAA;
    enc_l_17 = 24'hAAAAAA;
    enc_l_18 = 24'hAAAAAA;
    enc_l_19 = 24'hAAAAAA;
    enc_l_2 = 24'hAAAAAA;
    enc_l_20 = 24'hAAAAAA;
    enc_l_21 = 24'hAAAAAA;
    enc_l_22 = 24'hAAAAAA;
    enc_l_23 = 24'hAAAAAA;
    enc_l_24 = 24'hAAAAAA;
    enc_l_25 = 24'hAAAAAA;
    enc_l_3 = 24'hAAAAAA;
    enc_l_4 = 24'hAAAAAA;
    enc_l_5 = 24'hAAAAAA;
    enc_l_6 = 24'hAAAAAA;
    enc_l_7 = 24'hAAAAAA;
    enc_l_8 = 24'hAAAAAA;
    enc_l_9 = 24'hAAAAAA;
    enc_round_0 = 24'hAAAAAA;
    enc_round_1 = 24'hAAAAAA;
    enc_round_2 = 24'hAAAAAA;
    enc_round_3 = 24'hAAAAAA;
    enc_round_4 = 24'hAAAAAA;
    enc_roundkey_0 = 24'hAAAAAA;
    enc_roundkey_1 = 24'hAAAAAA;
    enc_roundkey_2 = 24'hAAAAAA;
    enc_roundkey_3 = 24'hAAAAAA;
    enc_roundkey_4 = 24'hAAAAAA;
    enc_xyReg_0 = 48'hAAAAAAAAAAAA;
    enc_xyReg_1 = 48'hAAAAAAAAAAAA;
    enc_xyReg_2 = 48'hAAAAAAAAAAAA;
    enc_xyReg_3 = 48'hAAAAAAAAAAAA;
    enc_xyReg_4 = 48'hAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkSynthesizedEncrypt

