

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Apr  9 23:50:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.297 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53| 0.265 us | 0.265 us |   53|   53|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       52|       52|         4|          -|          -|    13|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j3_0_i = phi i4 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 9 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp eq i4 %j3_0_i, -3" [firmware/myproject_axi.cpp:31]   --->   Operation 10 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.79ns)   --->   "%j = add i4 %j3_0_i, 1" [firmware/myproject_axi.cpp:31]   --->   Operation 12 'add' 'j' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:31]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln32 = icmp eq i4 %j3_0_i, -4" [firmware/myproject_axi.cpp:32]   --->   Operation 14 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.28ns)   --->   "%last = and i1 %icmp_ln32, %p_read_1" [firmware/myproject_axi.cpp:32]   --->   Operation 15 'and' 'last' <Predicate = (!icmp_ln31)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_0)" [firmware/myproject_axi.cpp:33]   --->   Operation 16 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_1)" [firmware/myproject_axi.cpp:33]   --->   Operation 17 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_2)" [firmware/myproject_axi.cpp:33]   --->   Operation 18 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_3_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_3)" [firmware/myproject_axi.cpp:33]   --->   Operation 19 'read' 'tmp_data_V_3_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_4)" [firmware/myproject_axi.cpp:33]   --->   Operation 20 'read' 'tmp_data_V_4_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_5)" [firmware/myproject_axi.cpp:33]   --->   Operation 21 'read' 'tmp_data_V_5_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_6_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_6)" [firmware/myproject_axi.cpp:33]   --->   Operation 22 'read' 'tmp_data_V_6_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_727_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_727)" [firmware/myproject_axi.cpp:33]   --->   Operation 23 'read' 'tmp_data_V_727_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_8_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_8)" [firmware/myproject_axi.cpp:33]   --->   Operation 24 'read' 'tmp_data_V_8_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_9_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_9)" [firmware/myproject_axi.cpp:33]   --->   Operation 25 'read' 'tmp_data_V_9_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_10_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_10)" [firmware/myproject_axi.cpp:33]   --->   Operation 26 'read' 'tmp_data_V_10_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_11_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_11)" [firmware/myproject_axi.cpp:33]   --->   Operation 27 'read' 'tmp_data_V_11_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_12_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_12)" [firmware/myproject_axi.cpp:33]   --->   Operation 28 'read' 'tmp_data_V_12_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.66ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Mux.ap_auto.13i16.i4(i16 %tmp_data_V_0_read, i16 %tmp_data_V_1_read, i16 %tmp_data_V_2_read, i16 %tmp_data_V_3_read, i16 %tmp_data_V_4_read, i16 %tmp_data_V_5_read, i16 %tmp_data_V_6_read, i16 %tmp_data_V_727_read, i16 %tmp_data_V_8_read, i16 %tmp_data_V_9_read, i16 %tmp_data_V_10_read, i16 %tmp_data_V_11_read, i16 %tmp_data_V_12_read, i4 %j3_0_i)" [firmware/myproject_axi.cpp:33]   --->   Operation 29 'mux' 'tmp_V_3' <Predicate = (!icmp_ln31)> <Delay = 0.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.10ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 30 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln31)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:33]   --->   Operation 31 'bitselect' 'p_Result_39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 32 'sub' 'tmp_V' <Predicate = (!icmp_ln31)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.35ns)   --->   "%tmp_V_4 = select i1 %p_Result_39, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 33 'select' 'tmp_V_4' <Predicate = (!icmp_ln31)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 34 'partselect' 'p_Result_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_40 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [firmware/myproject_axi.cpp:33]   --->   Operation 35 'bitconcatenate' 'p_Result_40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_40, i1 true) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 36 'cttz' 'l' <Predicate = (!icmp_ln31)> <Delay = 1.12> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:33]   --->   Operation 37 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 39 [1/1] (1.01ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:33]   --->   Operation 39 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:33]   --->   Operation 40 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.01ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 41 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 42 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:33]   --->   Operation 44 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 45 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:33]   --->   Operation 46 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 47 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_35 = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 48 'and' 'p_Result_35' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.10ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_35, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:33]   --->   Operation 50 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 51 'bitselect' 'tmp_93' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_93, true" [firmware/myproject_axi.cpp:33]   --->   Operation 52 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 53 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 54 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [firmware/myproject_axi.cpp:33]   --->   Operation 55 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:33]   --->   Operation 56 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 57 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.28>
ST_3 : Operation 58 [1/1] (0.99ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.29>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 59 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 60 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.01ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 61 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 62 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 63 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.01ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 64 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 65 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 66 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 67 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 68 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:33]   --->   Operation 69 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:33]   --->   Operation 70 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 71 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:33]   --->   Operation 72 'bitselect' 'tmp_94' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.39ns)   --->   "%select_ln964 = select i1 %tmp_94, i8 127, i8 126" [firmware/myproject_axi.cpp:33]   --->   Operation 73 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:33]   --->   Operation 74 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:33]   --->   Operation 75 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_93_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_39, i8 %add_ln964)" [firmware/myproject_axi.cpp:33]   --->   Operation 76 'bitconcatenate' 'tmp_93_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_41 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_93_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 77 'partset' 'p_Result_41' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_41 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 78 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:33]   --->   Operation 79 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.44ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:33]   --->   Operation 80 'select' 'select_ln935' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:31]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_727]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
p_read_1            (read             ) [ 001111]
br_ln0              (br               ) [ 011111]
j3_0_i              (phi              ) [ 001000]
icmp_ln31           (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
j                   (add              ) [ 011111]
br_ln31             (br               ) [ 000000]
icmp_ln32           (icmp             ) [ 000000]
last                (and              ) [ 000111]
tmp_data_V_0_read   (read             ) [ 000000]
tmp_data_V_1_read   (read             ) [ 000000]
tmp_data_V_2_read   (read             ) [ 000000]
tmp_data_V_3_read   (read             ) [ 000000]
tmp_data_V_4_read   (read             ) [ 000000]
tmp_data_V_5_read   (read             ) [ 000000]
tmp_data_V_6_read   (read             ) [ 000000]
tmp_data_V_727_read (read             ) [ 000000]
tmp_data_V_8_read   (read             ) [ 000000]
tmp_data_V_9_read   (read             ) [ 000000]
tmp_data_V_10_read  (read             ) [ 000000]
tmp_data_V_11_read  (read             ) [ 000000]
tmp_data_V_12_read  (read             ) [ 000000]
tmp_V_3             (mux              ) [ 000000]
icmp_ln935          (icmp             ) [ 000110]
p_Result_39         (bitselect        ) [ 000110]
tmp_V               (sub              ) [ 000000]
tmp_V_4             (select           ) [ 000110]
p_Result_s          (partselect       ) [ 000000]
p_Result_40         (bitconcatenate   ) [ 000000]
l                   (cttz             ) [ 000100]
trunc_ln943         (trunc            ) [ 000110]
ret_ln0             (ret              ) [ 000000]
sub_ln944           (sub              ) [ 000010]
trunc_ln944         (trunc            ) [ 000000]
lsb_index           (add              ) [ 000000]
tmp                 (partselect       ) [ 000000]
icmp_ln947          (icmp             ) [ 000000]
trunc_ln947         (trunc            ) [ 000000]
sub_ln947           (sub              ) [ 000000]
zext_ln947          (zext             ) [ 000000]
lshr_ln947          (lshr             ) [ 000000]
p_Result_35         (and              ) [ 000000]
icmp_ln947_1        (icmp             ) [ 000000]
a                   (and              ) [ 000000]
tmp_93              (bitselect        ) [ 000000]
xor_ln949           (xor              ) [ 000000]
add_ln949           (add              ) [ 000000]
p_Result_37         (bitselect        ) [ 000000]
and_ln949           (and              ) [ 000000]
or_ln949            (or               ) [ 000000]
or_ln_i             (bitconcatenate   ) [ 000010]
icmp_ln958          (icmp             ) [ 000010]
m                   (zext             ) [ 000000]
zext_ln957_1        (zext             ) [ 000000]
add_ln958           (add              ) [ 000000]
lshr_ln958          (lshr             ) [ 000000]
zext_ln958          (zext             ) [ 000000]
sub_ln958           (sub              ) [ 000000]
zext_ln958_1        (zext             ) [ 000000]
shl_ln958           (shl              ) [ 000000]
m_1                 (select           ) [ 000000]
zext_ln961          (zext             ) [ 000000]
m_2                 (add              ) [ 000000]
m_5                 (partselect       ) [ 000000]
m_6                 (zext             ) [ 000000]
tmp_94              (bitselect        ) [ 000000]
select_ln964        (select           ) [ 000000]
sub_ln964           (sub              ) [ 000000]
add_ln964           (add              ) [ 000000]
tmp_93_i            (bitconcatenate   ) [ 000000]
p_Result_41         (partset          ) [ 000000]
trunc_ln738         (trunc            ) [ 000000]
bitcast_ln739       (bitcast          ) [ 000000]
select_ln935        (select           ) [ 000001]
write_ln23          (write            ) [ 000000]
br_ln31             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_data_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V_727">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_727"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_data_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_data_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_data_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_data_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_data_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.13i16.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_V_0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_data_V_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_V_3_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_3_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_V_4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_4_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_5_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_data_V_6_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_6_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_V_727_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_727_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_data_V_8_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_8_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_data_V_9_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_9_read/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_data_V_10_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_10_read/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_V_11_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_11_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_data_V_12_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_12_read/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="2"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j3_0_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j3_0_i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln31_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="last_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_V_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="0" index="3" bw="16" slack="0"/>
<pin id="257" dir="0" index="4" bw="16" slack="0"/>
<pin id="258" dir="0" index="5" bw="16" slack="0"/>
<pin id="259" dir="0" index="6" bw="16" slack="0"/>
<pin id="260" dir="0" index="7" bw="16" slack="0"/>
<pin id="261" dir="0" index="8" bw="16" slack="0"/>
<pin id="262" dir="0" index="9" bw="16" slack="0"/>
<pin id="263" dir="0" index="10" bw="16" slack="0"/>
<pin id="264" dir="0" index="11" bw="16" slack="0"/>
<pin id="265" dir="0" index="12" bw="16" slack="0"/>
<pin id="266" dir="0" index="13" bw="16" slack="0"/>
<pin id="267" dir="0" index="14" bw="4" slack="0"/>
<pin id="268" dir="1" index="15" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln935_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_39_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_V_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_40_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="l_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln943_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln944_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln944_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lsb_index_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln947_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln947_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln947_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln947_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lshr_ln947_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_35_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_35/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln947_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="a_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_93_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln949_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln949_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Result_37_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="0" index="2" bw="16" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln949_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln949_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln958_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="m_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="2"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln957_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="2"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln958_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lshr_ln958_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln958_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln958_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln958_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln958_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="m_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="64" slack="0"/>
<pin id="503" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln961_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="m_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="m_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="63" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="m_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="63" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_94_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln964_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sub_ln964_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="2"/>
<pin id="548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln964_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_93_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="2"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93_i/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Result_41_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="63" slack="0"/>
<pin id="566" dir="0" index="2" bw="9" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="0" index="4" bw="6" slack="0"/>
<pin id="569" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_41/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln738_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="bitcast_ln739_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln935_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="2"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="0"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_read_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="j_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="604" class="1005" name="last_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln935_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_Result_39_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="2"/>
<pin id="616" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_39 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_V_4_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="627" class="1005" name="l_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln943_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="2"/>
<pin id="634" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="637" class="1005" name="sub_ln944_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="643" class="1005" name="or_ln_i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln958_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="653" class="1005" name="select_ln935_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="222" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="222" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="222" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="270"><net_src comp="130" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="271"><net_src comp="136" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="272"><net_src comp="142" pin="2"/><net_sink comp="252" pin=3"/></net>

<net id="273"><net_src comp="148" pin="2"/><net_sink comp="252" pin=4"/></net>

<net id="274"><net_src comp="154" pin="2"/><net_sink comp="252" pin=5"/></net>

<net id="275"><net_src comp="160" pin="2"/><net_sink comp="252" pin=6"/></net>

<net id="276"><net_src comp="166" pin="2"/><net_sink comp="252" pin=7"/></net>

<net id="277"><net_src comp="172" pin="2"/><net_sink comp="252" pin=8"/></net>

<net id="278"><net_src comp="178" pin="2"/><net_sink comp="252" pin=9"/></net>

<net id="279"><net_src comp="184" pin="2"/><net_sink comp="252" pin=10"/></net>

<net id="280"><net_src comp="190" pin="2"/><net_sink comp="252" pin=11"/></net>

<net id="281"><net_src comp="196" pin="2"/><net_sink comp="252" pin=12"/></net>

<net id="282"><net_src comp="202" pin="2"/><net_sink comp="252" pin=13"/></net>

<net id="283"><net_src comp="222" pin="4"/><net_sink comp="252" pin=14"/></net>

<net id="288"><net_src comp="252" pin="15"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="252" pin="15"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="252" pin="15"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="290" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="252" pin="15"/><net_sink comp="304" pin=2"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="304" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="312" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="342" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="84" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="342" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="367" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="90" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="351" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="347" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="418" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="404" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="96" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="86" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="351" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="473"><net_src comp="98" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="466" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="100" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="463" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="480" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="499" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="36" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="104" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="515" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="106" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="509" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="100" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="108" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="537" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="114" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="525" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="556" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="118" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="574"><net_src comp="84" pin="0"/><net_sink comp="563" pin=4"/></net>

<net id="578"><net_src comp="563" pin="5"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="120" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="590"><net_src comp="583" pin="3"/><net_sink comp="208" pin=4"/></net>

<net id="594"><net_src comp="124" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="602"><net_src comp="235" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="607"><net_src comp="247" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="612"><net_src comp="284" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="617"><net_src comp="290" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="622"><net_src comp="304" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="630"><net_src comp="330" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="635"><net_src comp="338" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="640"><net_src comp="342" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="646"><net_src comp="449" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="651"><net_src comp="457" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="656"><net_src comp="583" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="208" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {5 }
	Port: out_last_V | {5 }
 - Input state : 
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
	Port: Loop_2_proc : tmp_data_V_3 | {2 }
	Port: Loop_2_proc : tmp_data_V_4 | {2 }
	Port: Loop_2_proc : tmp_data_V_5 | {2 }
	Port: Loop_2_proc : tmp_data_V_6 | {2 }
	Port: Loop_2_proc : tmp_data_V_727 | {2 }
	Port: Loop_2_proc : tmp_data_V_8 | {2 }
	Port: Loop_2_proc : tmp_data_V_9 | {2 }
	Port: Loop_2_proc : tmp_data_V_10 | {2 }
	Port: Loop_2_proc : tmp_data_V_11 | {2 }
	Port: Loop_2_proc : tmp_data_V_12 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		icmp_ln32 : 1
		last : 2
		icmp_ln935 : 1
		p_Result_39 : 1
		tmp_V : 1
		tmp_V_4 : 2
		p_Result_s : 3
		p_Result_40 : 4
		l : 5
		trunc_ln943 : 6
	State 3
		trunc_ln944 : 1
		lsb_index : 1
		tmp : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_35 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_93 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_37 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln_i : 6
		icmp_ln958 : 2
	State 4
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_1 : 1
		shl_ln958 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_94 : 5
		select_ln964 : 6
		add_ln964 : 7
		tmp_93_i : 8
		p_Result_41 : 9
		trunc_ln738 : 10
		bitcast_ln739 : 11
		select_ln935 : 12
		write_ln23 : 13
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |             j_fu_235            |    0    |    12   |
|          |         lsb_index_fu_351        |    0    |    39   |
|    add   |         add_ln949_fu_424        |    0    |    23   |
|          |         add_ln958_fu_469        |    0    |    39   |
|          |            m_2_fu_509           |    0    |    71   |
|          |         add_ln964_fu_550        |    0    |    19   |
|----------|---------------------------------|---------|---------|
|          |           tmp_V_fu_298          |    0    |    23   |
|          |         sub_ln944_fu_342        |    0    |    39   |
|    sub   |         sub_ln947_fu_377        |    0    |    15   |
|          |         sub_ln958_fu_484        |    0    |    39   |
|          |         sub_ln964_fu_545        |    0    |    19   |
|----------|---------------------------------|---------|---------|
|          |          tmp_V_4_fu_304         |    0    |    16   |
|  select  |            m_1_fu_499           |    0    |    64   |
|          |       select_ln964_fu_537       |    0    |    8    |
|          |       select_ln935_fu_583       |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   lshr   |        lshr_ln947_fu_387        |    0    |    11   |
|          |        lshr_ln958_fu_474        |    0    |    97   |
|----------|---------------------------------|---------|---------|
|    shl   |         shl_ln958_fu_493        |    0    |    97   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln31_fu_229        |    0    |    9    |
|          |         icmp_ln32_fu_241        |    0    |    9    |
|   icmp   |        icmp_ln935_fu_284        |    0    |    13   |
|          |        icmp_ln947_fu_367        |    0    |    20   |
|          |       icmp_ln947_1_fu_398       |    0    |    13   |
|          |        icmp_ln958_fu_457        |    0    |    20   |
|----------|---------------------------------|---------|---------|
|   cttz   |             l_fu_330            |    40   |    36   |
|----------|---------------------------------|---------|---------|
|    mux   |          tmp_V_3_fu_252         |    0    |    65   |
|----------|---------------------------------|---------|---------|
|          |           last_fu_247           |    0    |    2    |
|    and   |        p_Result_35_fu_393       |    0    |    16   |
|          |             a_fu_404            |    0    |    2    |
|          |         and_ln949_fu_437        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln949_fu_418        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln949_fu_443         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |       p_read_1_read_fu_124      |    0    |    0    |
|          |  tmp_data_V_0_read_read_fu_130  |    0    |    0    |
|          |  tmp_data_V_1_read_read_fu_136  |    0    |    0    |
|          |  tmp_data_V_2_read_read_fu_142  |    0    |    0    |
|          |  tmp_data_V_3_read_read_fu_148  |    0    |    0    |
|          |  tmp_data_V_4_read_read_fu_154  |    0    |    0    |
|   read   |  tmp_data_V_5_read_read_fu_160  |    0    |    0    |
|          |  tmp_data_V_6_read_read_fu_166  |    0    |    0    |
|          | tmp_data_V_727_read_read_fu_172 |    0    |    0    |
|          |  tmp_data_V_8_read_read_fu_178  |    0    |    0    |
|          |  tmp_data_V_9_read_read_fu_184  |    0    |    0    |
|          |  tmp_data_V_10_read_read_fu_190 |    0    |    0    |
|          |  tmp_data_V_11_read_read_fu_196 |    0    |    0    |
|          |  tmp_data_V_12_read_read_fu_202 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_208        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_39_fu_290       |    0    |    0    |
| bitselect|          tmp_93_fu_410          |    0    |    0    |
|          |        p_Result_37_fu_430       |    0    |    0    |
|          |          tmp_94_fu_529          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_s_fu_312        |    0    |    0    |
|partselect|            tmp_fu_357           |    0    |    0    |
|          |            m_5_fu_515           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_40_fu_322       |    0    |    0    |
|bitconcatenate|          or_ln_i_fu_449         |    0    |    0    |
|          |         tmp_93_i_fu_556         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln943_fu_338       |    0    |    0    |
|   trunc  |        trunc_ln944_fu_347       |    0    |    0    |
|          |        trunc_ln947_fu_373       |    0    |    0    |
|          |        trunc_ln738_fu_575       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln947_fu_383        |    0    |    0    |
|          |             m_fu_463            |    0    |    0    |
|          |       zext_ln957_1_fu_466       |    0    |    0    |
|   zext   |        zext_ln958_fu_480        |    0    |    0    |
|          |       zext_ln958_1_fu_489       |    0    |    0    |
|          |        zext_ln961_fu_506        |    0    |    0    |
|          |            m_6_fu_525           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_41_fu_563       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    40   |   874   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln935_reg_609 |    1   |
| icmp_ln958_reg_648 |    1   |
|   j3_0_i_reg_218   |    4   |
|      j_reg_599     |    4   |
|      l_reg_627     |   32   |
|    last_reg_604    |    1   |
|   or_ln_i_reg_643  |   32   |
| p_Result_39_reg_614|    1   |
|  p_read_1_reg_591  |    1   |
|select_ln935_reg_653|   32   |
|  sub_ln944_reg_637 |   32   |
|   tmp_V_4_reg_619  |   16   |
| trunc_ln943_reg_632|    8   |
+--------------------+--------+
|        Total       |   165  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_208 |  p4  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   874  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   165  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   205  |   883  |
+-----------+--------+--------+--------+
