INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/edge_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
