#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 01 16:38:56 2017
# Process ID: 6216
# Current directory: F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.runs/synth_1
# Command line: vivado.exe -log AsynFIFO.vds -mode batch -messageDb vivado.pb -notrace -source AsynFIFO.tcl
# Log file: F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.runs/synth_1/AsynFIFO.vds
# Journal file: F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AsynFIFO.tcl -notrace
Command: synth_design -top AsynFIFO -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16108 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 304.961 ; gain = 97.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AsynFIFO' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:1]
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter DSIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_r2w' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/sync_r2w.v:1]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_r2w' (1#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/sync_r2w.v:1]
INFO: [Synth 8-638] synthesizing module 'sync_w2r' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/sync_w2r.v:1]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_w2r' (2#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/sync_w2r.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'rq2_wptr' does not match port width (5) of module 'sync_w2r' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:31]
INFO: [Synth 8-638] synthesizing module 'DualRAM' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/DualRAM.v:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualRAM' (3#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/DualRAM.v:1]
INFO: [Synth 8-638] synthesizing module 'rptr_empty' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/rptr_empty.v:1]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rptr_empty' (4#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/rptr_empty.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'rptr' does not match port width (4) of module 'rptr_empty' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:56]
INFO: [Synth 8-638] synthesizing module 'wptr_full' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/wptr_full.v:23]
	Parameter ADDRSIZE bound to: 4 - type: integer 
WARNING: [Synth 8-3848] Net wfull_val in module/entity wptr_full does not have driver. [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/wptr_full.v:39]
INFO: [Synth 8-256] done synthesizing module 'wptr_full' (5#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/wptr_full.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'wptr' does not match port width (4) of module 'wptr_full' [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:66]
WARNING: [Synth 8-3848] Net rq2_wptr in module/entity AsynFIFO does not have driver. [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:15]
INFO: [Synth 8-256] done synthesizing module 'AsynFIFO' (6#1) [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/AsyncFIFO/AsyncFIFO.srcs/sources_1/new/AsyncFIFO.v:1]
WARNING: [Synth 8-3331] design wptr_full has unconnected port wq2_rptr[4]
WARNING: [Synth 8-3331] design wptr_full has unconnected port wq2_rptr[3]
WARNING: [Synth 8-3331] design wptr_full has unconnected port wq2_rptr[2]
WARNING: [Synth 8-3331] design wptr_full has unconnected port wq2_rptr[1]
WARNING: [Synth 8-3331] design wptr_full has unconnected port wq2_rptr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 341.406 ; gain = 134.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 341.406 ; gain = 134.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 341.406 ; gain = 134.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 348.719 ; gain = 141.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_r2w 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_w2r 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module rptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 457.477 ; gain = 250.082
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 457.750 ; gain = 250.355
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 457.750 ; gain = 250.355

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|AsynFIFO    | I3_DualRAM/Men_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (I5_wptr_full/wbin_reg[4]) is unused and will be removed from module AsynFIFO.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rempty_reg) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I5_wptr_full/wfull_reg) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rbin_reg[4]) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rbin_reg[3]) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rbin_reg[2]) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rbin_reg[1]) is unused and will be removed from module AsynFIFO.
WARNING: [Synth 8-3332] Sequential element (I4_rptr_empty/rbin_reg[0]) is unused and will be removed from module AsynFIFO.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |RAM32M |     2|
|8     |FDCE   |     4|
|9     |IBUF   |    11|
|10    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |    33|
|2     |  I3_DualRAM   |DualRAM   |     2|
|3     |  I5_wptr_full |wptr_full |     9|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.023 ; gain = 251.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 479.023 ; gain = 271.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 580.410 ; gain = 356.047
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 580.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 01 16:39:31 2017...
