module register(
input [3:0]d,
input rst,clk,
output reg  [3:0]q,
output [3:0]qbar);
always @(posedge clk )
begin
if (rst)
q<=4'b0;
else
q<=d;
end
assign qbar=~q;
endmodule
