While analyzing gated clock network, ambiguities have been found on gates CORESPI_0/USPI/UCC/spi_ssel_mux:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
