// Seed: 540472849
module module_0 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    output tri0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7
    , id_21,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    input tri id_14,
    output tri id_15,
    input wor id_16,
    output logic id_17,
    input tri id_18,
    output wand id_19
);
  always @(negedge id_5) begin : LABEL_0
    id_17 <= id_2;
  end
  assign id_0 = -1;
  parameter id_22 = 1;
  logic id_23;
  ;
  always @(posedge id_1) begin : LABEL_1
    id_0 <= id_12;
  end
  module_0 modCall_1 (
      id_18,
      id_11,
      id_19,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
