#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ee74f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ee7680 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1ed2a40 .functor NOT 1, L_0x1f1ee50, C4<0>, C4<0>, C4<0>;
L_0x1eddd30 .functor XOR 10, L_0x1f1ea10, L_0x1f1ebd0, C4<0000000000>, C4<0000000000>;
L_0x1f1ed40 .functor XOR 10, L_0x1eddd30, L_0x1f1eca0, C4<0000000000>, C4<0000000000>;
v0x1f1c640_0 .net *"_ivl_10", 9 0, L_0x1eddd30;  1 drivers
v0x1f1c740_0 .net *"_ivl_12", 9 0, L_0x1f1eca0;  1 drivers
v0x1f1c820_0 .net *"_ivl_14", 9 0, L_0x1f1ed40;  1 drivers
v0x1f1c8e0_0 .net *"_ivl_4", 9 0, L_0x1f1e970;  1 drivers
v0x1f1c9c0_0 .net *"_ivl_6", 9 0, L_0x1f1ea10;  1 drivers
v0x1f1caf0_0 .net *"_ivl_8", 9 0, L_0x1f1ebd0;  1 drivers
v0x1f1cbd0_0 .var "clk", 0 0;
v0x1f1cc70_0 .net "in", 3 0, v0x1f1b130_0;  1 drivers
v0x1f1cd10_0 .net "out_any_dut", 3 1, L_0x1f1e880;  1 drivers
v0x1f1ce80_0 .net "out_any_ref", 3 1, L_0x1ed3040;  1 drivers
v0x1f1cf40_0 .net "out_both_dut", 2 0, L_0x1f1e040;  1 drivers
v0x1f1d010_0 .net "out_both_ref", 2 0, L_0x1ed2d50;  1 drivers
v0x1f1d0e0_0 .net "out_different_dut", 3 0, L_0x1ee8450;  1 drivers
v0x1f1d1b0_0 .net "out_different_ref", 3 0, L_0x1ed3310;  1 drivers
v0x1f1d280_0 .var/2u "stats1", 287 0;
v0x1f1d340_0 .var/2u "strobe", 0 0;
v0x1f1d400_0 .net "tb_match", 0 0, L_0x1f1ee50;  1 drivers
v0x1f1d4d0_0 .net "tb_mismatch", 0 0, L_0x1ed2a40;  1 drivers
v0x1f1d570_0 .net "wavedrom_enable", 0 0, v0x1f1b290_0;  1 drivers
v0x1f1d640_0 .net "wavedrom_title", 511 0, v0x1f1b330_0;  1 drivers
E_0x1ee1470/0 .event negedge, v0x1f1b070_0;
E_0x1ee1470/1 .event posedge, v0x1f1b070_0;
E_0x1ee1470 .event/or E_0x1ee1470/0, E_0x1ee1470/1;
L_0x1f1e880 .part L_0x1ed3560, 0, 3;
L_0x1f1e970 .concat [ 4 3 3 0], L_0x1ed3310, L_0x1ed3040, L_0x1ed2d50;
L_0x1f1ea10 .concat [ 4 3 3 0], L_0x1ed3310, L_0x1ed3040, L_0x1ed2d50;
L_0x1f1ebd0 .concat [ 4 3 3 0], L_0x1ee8450, L_0x1f1e880, L_0x1f1e040;
L_0x1f1eca0 .concat [ 4 3 3 0], L_0x1ed3310, L_0x1ed3040, L_0x1ed2d50;
L_0x1f1ee50 .cmp/eeq 10, L_0x1f1e970, L_0x1f1ed40;
S_0x1ee7810 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1ee7680;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1ed2d50 .functor AND 3, L_0x1f1d740, L_0x1f1d7e0, C4<111>, C4<111>;
L_0x1ed3040 .functor OR 3, L_0x1f1d970, L_0x1f1da10, C4<000>, C4<000>;
L_0x1ed3310 .functor XOR 4, v0x1f1b130_0, L_0x1f1de60, C4<0000>, C4<0000>;
v0x1ed2540_0 .net *"_ivl_1", 2 0, L_0x1f1d740;  1 drivers
v0x1ed2880_0 .net *"_ivl_13", 0 0, L_0x1f1dbd0;  1 drivers
v0x1ed2b50_0 .net *"_ivl_15", 2 0, L_0x1f1dd80;  1 drivers
v0x1ed2e60_0 .net *"_ivl_16", 3 0, L_0x1f1de60;  1 drivers
v0x1ed3150_0 .net *"_ivl_3", 2 0, L_0x1f1d7e0;  1 drivers
v0x1ed3420_0 .net *"_ivl_7", 2 0, L_0x1f1d970;  1 drivers
v0x1ed3630_0 .net *"_ivl_9", 2 0, L_0x1f1da10;  1 drivers
v0x1f1a440_0 .net "in", 3 0, v0x1f1b130_0;  alias, 1 drivers
v0x1f1a520_0 .net "out_any", 3 1, L_0x1ed3040;  alias, 1 drivers
v0x1f1a690_0 .net "out_both", 2 0, L_0x1ed2d50;  alias, 1 drivers
v0x1f1a770_0 .net "out_different", 3 0, L_0x1ed3310;  alias, 1 drivers
L_0x1f1d740 .part v0x1f1b130_0, 0, 3;
L_0x1f1d7e0 .part v0x1f1b130_0, 1, 3;
L_0x1f1d970 .part v0x1f1b130_0, 0, 3;
L_0x1f1da10 .part v0x1f1b130_0, 1, 3;
L_0x1f1dbd0 .part v0x1f1b130_0, 0, 1;
L_0x1f1dd80 .part v0x1f1b130_0, 1, 3;
L_0x1f1de60 .concat [ 3 1 0 0], L_0x1f1dd80, L_0x1f1dbd0;
S_0x1f1a8d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1ee7680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f1b070_0 .net "clk", 0 0, v0x1f1cbd0_0;  1 drivers
v0x1f1b130_0 .var "in", 3 0;
v0x1f1b1f0_0 .net "tb_match", 0 0, L_0x1f1ee50;  alias, 1 drivers
v0x1f1b290_0 .var "wavedrom_enable", 0 0;
v0x1f1b330_0 .var "wavedrom_title", 511 0;
E_0x1ee1000 .event posedge, v0x1f1b070_0;
E_0x1ee18f0 .event negedge, v0x1f1b070_0;
S_0x1f1ab70 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1f1a8d0;
 .timescale -12 -12;
v0x1f1ad70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f1ae70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1f1a8d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f1b500 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1ee7680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1ed3560 .functor OR 4, L_0x1f1e1d0, L_0x1f1e3e0, C4<0000>, C4<0000>;
L_0x1ee8450 .functor XOR 4, v0x1f1b130_0, L_0x1f1e6a0, C4<0000>, C4<0000>;
v0x1f1b770_0 .net *"_ivl_10", 3 0, L_0x1f1e3e0;  1 drivers
L_0x7ff115ab3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1b850_0 .net *"_ivl_13", 0 0, L_0x7ff115ab3060;  1 drivers
v0x1f1b930_0 .net *"_ivl_17", 2 0, L_0x1f1e5c0;  1 drivers
L_0x7ff115ab30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1ba20_0 .net/2u *"_ivl_18", 0 0, L_0x7ff115ab30a8;  1 drivers
v0x1f1bb00_0 .net *"_ivl_20", 3 0, L_0x1f1e6a0;  1 drivers
v0x1f1bc30_0 .net *"_ivl_3", 2 0, L_0x1f1e130;  1 drivers
v0x1f1bd10_0 .net *"_ivl_4", 3 0, L_0x1f1e1d0;  1 drivers
L_0x7ff115ab3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1bdf0_0 .net *"_ivl_7", 0 0, L_0x7ff115ab3018;  1 drivers
v0x1f1bed0_0 .net *"_ivl_9", 2 0, L_0x1f1e310;  1 drivers
v0x1f1c040_0 .net "in", 3 0, v0x1f1b130_0;  alias, 1 drivers
v0x1f1c100_0 .net "out_any", 3 0, L_0x1ed3560;  1 drivers
v0x1f1c1e0_0 .net "out_both", 2 0, L_0x1f1e040;  alias, 1 drivers
v0x1f1c2c0_0 .net "out_different", 3 0, L_0x1ee8450;  alias, 1 drivers
L_0x1f1e040 .part v0x1f1b130_0, 0, 3;
L_0x1f1e130 .part v0x1f1b130_0, 0, 3;
L_0x1f1e1d0 .concat [ 3 1 0 0], L_0x1f1e130, L_0x7ff115ab3018;
L_0x1f1e310 .part v0x1f1b130_0, 1, 3;
L_0x1f1e3e0 .concat [ 3 1 0 0], L_0x1f1e310, L_0x7ff115ab3060;
L_0x1f1e5c0 .part v0x1f1b130_0, 1, 3;
L_0x1f1e6a0 .concat [ 1 3 0 0], L_0x7ff115ab30a8, L_0x1f1e5c0;
S_0x1f1c420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1ee7680;
 .timescale -12 -12;
E_0x1ecba20 .event anyedge, v0x1f1d340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f1d340_0;
    %nor/r;
    %assign/vec4 v0x1f1d340_0, 0;
    %wait E_0x1ecba20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f1a8d0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee18f0;
    %wait E_0x1ee1000;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee1000;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee1000;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee1000;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee1000;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee18f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f1ae70;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee18f0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %wait E_0x1ee1000;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f1b130_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ee7680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1d340_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ee7680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f1cbd0_0;
    %inv;
    %store/vec4 v0x1f1cbd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ee7680;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f1b070_0, v0x1f1d4d0_0, v0x1f1cc70_0, v0x1f1d010_0, v0x1f1cf40_0, v0x1f1ce80_0, v0x1f1cd10_0, v0x1f1d1b0_0, v0x1f1d0e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ee7680;
T_7 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ee7680;
T_8 ;
    %wait E_0x1ee1470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1d280_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
    %load/vec4 v0x1f1d400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1d280_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f1d010_0;
    %load/vec4 v0x1f1d010_0;
    %load/vec4 v0x1f1cf40_0;
    %xor;
    %load/vec4 v0x1f1d010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f1ce80_0;
    %load/vec4 v0x1f1ce80_0;
    %load/vec4 v0x1f1cd10_0;
    %xor;
    %load/vec4 v0x1f1ce80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f1d1b0_0;
    %load/vec4 v0x1f1d1b0_0;
    %load/vec4 v0x1f1d0e0_0;
    %xor;
    %load/vec4 v0x1f1d1b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f1d280_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1d280_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/machine/gatesv/iter1/response1/top_module.sv";
