design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_lmb_bram_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_clk_wiz_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_mig_7series_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_axi_smc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_rst_mig_7series_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/sim/design_1_rst_mig_7series_0_100M_0.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1_my_oscope_ip_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,d:/UNL_Spring_2021/CSCE_436/Lab3/Lab_3/Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/design_1_my_oscope_ip_0_0_sim_netlist.vhdl,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_1_1"incdir="../../../../Lab_3.srcs/sources_1/bd/design_1/ip/design_1_my_oscope_ip_0_0/src/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
