$date
	Thu Mar 20 09:19:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module program_counter_tb $end
$var wire 32 ! PCPlus4 [31:0] $end
$var wire 32 " PC [31:0] $end
$var reg 32 # ALUResult [31:0] $end
$var reg 1 $ CLK $end
$var reg 2 % PCSrc [1:0] $end
$var reg 32 & PCTarget [31:0] $end
$var reg 1 ' Reset $end
$scope module dut $end
$var wire 32 ( ALUResult [31:0] $end
$var wire 1 $ CLK $end
$var wire 2 ) PCSrc [1:0] $end
$var wire 32 * PCTarget [31:0] $end
$var wire 1 ' Reset $end
$var wire 32 + PCPlus4 [31:0] $end
$var reg 32 , PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b100 +
b100000 *
b0 )
b1000000 (
1'
b100000 &
b0 %
0$
b1000000 #
b0 "
b100 !
$end
#10000
1$
#20000
0$
0'
#30000
b1000 !
b1000 +
b100 "
b100 ,
1$
#40000
0$
b1 %
b1 )
#50000
b100100 !
b100100 +
b100000 "
b100000 ,
1$
#60000
0$
b10 %
b10 )
#70000
b1000100 !
b1000100 +
b1000000 "
b1000000 ,
1$
#80000
b100 !
b100 +
b0 "
b0 ,
0$
1'
#90000
1$
#100000
0$
0'
#110000
b1000100 !
b1000100 +
b1000000 "
b1000000 ,
1$
#120000
0$
b0 %
b0 )
#130000
b1001000 !
b1001000 +
b1000100 "
b1000100 ,
1$
#140000
0$
#150000
b1001100 !
b1001100 +
b1001000 "
b1001000 ,
1$
#160000
0$
b1010000 &
b1010000 *
b1 %
b1 )
#170000
b1010100 !
b1010100 +
b1010000 "
b1010000 ,
1$
#180000
0$
#190000
1$
#200000
0$
b10000000 #
b10000000 (
b10 %
b10 )
#210000
b10000100 !
b10000100 +
b10000000 "
b10000000 ,
1$
#220000
0$
#230000
1$
#240000
0$
b0 %
b0 )
#250000
b10001000 !
b10001000 +
b10000100 "
b10000100 ,
1$
#260000
0$
#270000
b10001100 !
b10001100 +
b10001000 "
b10001000 ,
1$
#280000
0$
#290000
b10010000 !
b10010000 +
b10001100 "
b10001100 ,
1$
#300000
0$
#310000
b10010100 !
b10010100 +
b10010000 "
b10010000 ,
1$
#320000
0$
#330000
b10011000 !
b10011000 +
b10010100 "
b10010100 ,
1$
#340000
0$
#350000
b10011100 !
b10011100 +
b10011000 "
b10011000 ,
1$
#360000
0$
