
---------- Begin Simulation Statistics ----------
final_tick                                26904607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867864                       # Number of bytes of host memory used
host_op_rate                                    87665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   116.60                       # Real time elapsed on the host
host_tick_rate                              230740615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10221810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026905                       # Number of seconds simulated
sim_ticks                                 26904607500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.751190                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839513                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               841607                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2724                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1049252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              872                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1057475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2807                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2956792                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2956533                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2204                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     934981                       # Number of branches committed
system.cpu.commit.bw_lim_events                438601                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          620923                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000217                       # Number of instructions committed
system.cpu.commit.committedOps               10222027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53648493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.190537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.983835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50587481     94.29%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1169203      2.18%     96.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       339399      0.63%     97.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       398200      0.74%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269026      0.50%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       209020      0.39%     98.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       113527      0.21%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       124036      0.23%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       438601      0.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53648493                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                   9265875                       # Number of committed integer instructions.
system.cpu.commit.loads                         16474                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3677170     35.97%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          30072      0.29%     36.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         30069      0.29%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16474      0.16%     36.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6467921     63.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10222027                       # Class of committed instruction
system.cpu.commit.refs                        6484395                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    298209                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10221810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.380922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.380922                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              51690195                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   545                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               805622                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11011914                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   481890                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1130692                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14642                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1875                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                415247                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1057475                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1720804                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      51919816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2648                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11272690                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            94                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.019652                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1797532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             842936                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.209494                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53732666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.214517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.174743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 51647187     96.12%     96.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86470      0.16%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68699      0.13%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   668420      1.24%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27504      0.05%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165690      0.31%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    63937      0.12%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62725      0.12%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   942034      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53732666                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           76551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2502                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   995489                       # Number of branches executed
system.cpu.iew.exec_nop                           278                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.202289                       # Inst execution rate
system.cpu.iew.exec_refs                      6901747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6876601                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70148                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 20691                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               487                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6882236                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10893314                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25146                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4727                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10885010                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9708519                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14642                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9699900                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        497897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              418                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          536                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4217                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       414305                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1721                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            781                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8000602                       # num instructions consuming a value
system.cpu.iew.wb_count                      10669814                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.312993                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2504135                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.198290                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10878463                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24180902                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2947081                       # number of integer regfile writes
system.cpu.ipc                               0.185842                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.185842                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3920318     36.00%     36.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  177      0.00%     36.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     36.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     36.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     36.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32425      0.30%     36.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              32431      0.30%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25650      0.24%     36.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6878557     63.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10889740                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      945435                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086819                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14757      1.56%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    399      0.04%      1.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                930264     98.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11515699                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           75820367                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10356294                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11222799                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10892840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10889740                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 196                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          671206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1439                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       655562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53732666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.202665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.948318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50476038     93.94%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1039172      1.93%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              406211      0.76%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              239183      0.45%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              350171      0.65%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              659737      1.23%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              389253      0.72%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97498      0.18%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75403      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53732666                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.202377                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319457                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             638650                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       313520                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            341486                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              204                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                20691                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6882236                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10918839                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60549                       # number of misc regfile writes
system.cpu.numCycles                         53809217                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9770161                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5663091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     46                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   691649                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28246189                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10919777                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6060758                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1328876                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               41846528                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14642                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              41909555                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   397648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         24249503                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                611                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2990618                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            199                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           320455                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     63891564                       # The number of ROB reads
system.cpu.rob.rob_writes                    21770143                       # The number of ROB writes
system.cpu.timesIdled                            2642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317860                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   64526                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       756651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1546201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       792719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1586594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                986                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       755812                       # Transaction distribution
system.membus.trans_dist::CleanEvict              839                       # Transaction distribution
system.membus.trans_dist::ReadExReq            788457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           788457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           986                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2335644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2335644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98896320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98896320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              789550                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4721428000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4128478750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1544743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1075                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           788467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          788463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1491                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2369163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2380465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       479488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101048512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101528000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          756781                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48372096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1550656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1550524     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    132      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1550656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1585908000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1184986995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5715000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1374                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4324                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2950                       # number of overall hits
system.l2.overall_hits::.cpu.data                1374                       # number of overall hits
system.l2.overall_hits::total                    4324                       # number of overall hits
system.l2.demand_misses::.cpu.inst                860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             788584                       # number of demand (read+write) misses
system.l2.demand_misses::total                 789444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               860                       # number of overall misses
system.l2.overall_misses::.cpu.data            788584                       # number of overall misses
system.l2.overall_misses::total                789444                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  83736119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83802720500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66601500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  83736119000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83802720500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               793768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              793768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.225722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.225722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77443.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106185.414617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106154.104028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77443.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106185.414617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106154.104028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              755814                       # number of writebacks
system.l2.writebacks::total                    755814                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        788584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            789444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       788584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           789444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  75850299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75908300500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  75850299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75908300500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96185.439978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96154.129362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96185.439978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96154.129362                       # average overall mshr miss latency
system.l2.replacements                         756781                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3679                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3679                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3679                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          788458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              788458                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  83725609500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83725609500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        788467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            788467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106189.054458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106189.054458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       788458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75841049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75841049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96189.079824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96189.079824                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.225722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.225722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77443.604651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77443.604651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.225722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67443.604651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10509500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10509500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83408.730159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83408.730159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73408.730159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73408.730159                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             107                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32160.633282                       # Cycle average of tags in use
system.l2.tags.total_refs                     1586481                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    789549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.009351                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.230484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.109482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32130.293316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13482269                       # Number of tag accesses
system.l2.tags.data_accesses                 13482269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       50469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50524352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48371968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48371968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          788583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              789443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       755812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             755812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2045746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1875861300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1877907046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2045746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2045746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1797906474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1797906474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1797906474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2045746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1875861300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3675813520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    755812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    788583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46952                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46952                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2011319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             710356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      789443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     755812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    789443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   755812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27883219250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3947215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42685275500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35320.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54070.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   634027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  631309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                789443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               755812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  179557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       279894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.327588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.146236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.717015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45687     16.32%     16.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57477     20.54%     36.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59701     21.33%     58.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30309     10.83%     69.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23030      8.23%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27732      9.91%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31300     11.18%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2565      0.92%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2093      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       279894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.813725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.046004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.866905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        46951    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46952                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.089588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.525451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44877     95.58%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              838      1.78%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              390      0.83%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              650      1.38%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               72      0.15%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               75      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46952                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50524352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48370688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50524352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48371968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1877.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1797.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1877.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1797.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26904590500                       # Total gap between requests
system.mem_ctrls.avgGap                      17411.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50469312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48370688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2045746.253685358446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1875861299.965070962906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1797858898.331819057465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       788583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       755812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22598250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42662677250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 668342006750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26277.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54100.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    884270.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            997443720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            530146320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2816016000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1971301680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2123581200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11289588720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        824347200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20552424840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        763.899821                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2003434000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    898300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24002873500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1001035140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            532051410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2820607020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1973932560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2123581200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11367581250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        758669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20577457860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        764.830257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1834113000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    898300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24172194500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1716522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1716522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1716522                       # number of overall hits
system.cpu.icache.overall_hits::total         1716522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4282                       # number of overall misses
system.cpu.icache.overall_misses::total          4282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124698499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124698499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124698499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124698499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1720804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1720804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1720804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1720804                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29121.555114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29121.555114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29121.555114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29121.555114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.190476                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3682                       # number of writebacks
system.cpu.icache.writebacks::total              3682                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          472                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          472                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          472                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          472                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3810                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104218500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104218500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002214                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002214                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27353.937008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27353.937008                       # average overall mshr miss latency
system.cpu.icache.replacements                   3682                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1716522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1716522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124698499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124698499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1720804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1720804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29121.555114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29121.555114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104218500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104218500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27353.937008                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.976304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1720332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            451.530709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.976304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3445418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3445418                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4795058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4795058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4795122                       # number of overall hits
system.cpu.dcache.overall_hits::total         4795122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1691611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1691611                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1691616                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 117515123329                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117515123329                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 117515123329                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117515123329                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6486669                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6486669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6486738                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6486738                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.260783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.260783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.260781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.260781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69469.353964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69469.353964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69469.148630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69469.148630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37323044                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            502250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.311685                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788929                       # number of writebacks
system.cpu.dcache.writebacks::total            788929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       901552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       901552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       901552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       901552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       790064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       790064                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85766550253                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85766550253                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85766969253                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85766969253                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121797                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121797                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121797                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121797                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108557.146052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108557.146052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108556.989374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108556.989374                       # average overall mshr miss latency
system.cpu.dcache.replacements                 789037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.112550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.112550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21832.861858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21832.861858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.078801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18668.350168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18668.350168                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4778314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4778314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1689389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1689389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 117465601878                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117465601878                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.261204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69531.411580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69531.411580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       900916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       900916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       788473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       788473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85735714802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85735714802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108736.399093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108736.399093                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3213951                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3213951                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31821.297030                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31821.297030                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3112951                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3112951                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30821.297030                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30821.297030                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.978740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5585413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            790061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.069597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.978740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13763999                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13763999                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26904607500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  26904607500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
