// Seed: 1761968863
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wire  id_4
);
  always @* begin
    id_4 = 1;
  end
  wor  id_6;
  wire id_7;
  assign id_0 = id_1 ? id_1 < id_6 : id_3;
  assign id_0 = id_2;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8
);
  module_0(
      id_1, id_8, id_4, id_8, id_2
  );
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  supply0 id_14;
  assign id_14 = id_5;
endmodule
