Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : principal.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MJ/2/ElectronicaDigital/Practica5/practica5/principal.vhd" in Library work.
Entity <principal> compiled.
Entity <principal> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <principal> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <principal> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/MJ/2/ElectronicaDigital/Practica5/practica5/principal.vhd" line 53: The following signals are missing in the process sensitivity list:
   numero.
Entity <principal> analyzed. Unit <principal> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <principal>.
    Related source file is "C:/MJ/2/ElectronicaDigital/Practica5/practica5/principal.vhd".
WARNING:Xst:647 - Input <btn<3:1>> is never used.
WARNING:Xst:647 - Input <swt<6:1>> is never used.
WARNING:Xst:737 - Found 4-bit latch for signal <numero>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <actual> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <actual> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <actual>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16x8-bit ROM for signal <ssg>.
WARNING:Xst:737 - Found 9-bit latch for signal <siguiente>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit register for signal <actual>.
    Found 4-bit addsub for signal <numero$mux0002>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <principal> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 1
 9-bit register                                        : 1
# Latches                                              : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s400.nph' in environment C:\Archivos de programa\Xilinx ISE 9.2i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Latches                                              : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <principal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 2.
Latch numero_0 has been replicated 1 time(s)
Latch numero_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : principal.ngr
Top Level Output File Name         : principal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 176
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 12
#      LUT3                        : 37
#      LUT3_D                      : 1
#      LUT4                        : 104
#      LUT4_L                      : 5
#      MUXF5                       : 14
#      VCC                         : 1
# FlipFlops/Latches                : 24
#      FD                          : 9
#      LD                          : 9
#      LDCP                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                      89  out of   3584     2%  
 Number of Slice Flip Flops:            24  out of   7168     0%  
 Number of 4 input LUTs:               160  out of   7168     2%  
 Number of IOs:                         33
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
mclk                                       | BUFGP                  | 9     |
siguiente_not0001(siguiente_not000136_f5:O)| NONE(*)(siguiente_6)   | 9     |
actual_8                                   | NONE(numero_0)         | 6     |
-------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+------------------------+-------+
Control Signal                         | Buffer(FF name)        | Load  |
---------------------------------------+------------------------+-------+
numero_0__or0000(numero_0__or00001:O)  | NONE(numero_0)         | 2     |
numero_0__and0000(numero_0__and00001:O)| NONE(numero_0)         | 2     |
numero_1__or0000(numero_1__or00001:O)  | NONE(numero_1_1)       | 2     |
numero_1__and0000(numero_1__and00001:O)| NONE(numero_1_1)       | 2     |
numero_2__or0000(numero_2__or00001:O)  | NONE(numero_2)         | 1     |
numero_2__and0000(numero_2__and00001:O)| NONE(numero_2)         | 1     |
numero_3__or0000(numero_3__or00001:O)  | NONE(numero_3)         | 1     |
numero_3__and0000(numero_3__and00001:O)| NONE(numero_3)         | 1     |
---------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.083ns (Maximum Frequency: 244.934MHz)
   Minimum input arrival time before clock: 11.603ns
   Maximum output required time after clock: 9.904ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'siguiente_not0001'
  Clock period: 3.740ns (frequency: 267.380MHz)
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Delay:               3.740ns (Levels of Logic = 2)
  Source:            siguiente_1 (LATCH)
  Destination:       siguiente_1 (LATCH)
  Source Clock:      siguiente_not0001 falling
  Destination Clock: siguiente_not0001 falling

  Data Path: siguiente_1 to siguiente_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.633   0.975  siguiente_1 (siguiente_1)
     LUT4:I2->O            1   0.551   0.827  siguiente_mux0018<1>51 (siguiente_mux0018<1>_map16)
     LUT4:I3->O            1   0.551   0.000  siguiente_mux0018<1>109 (siguiente_mux0018<1>)
     LD:D                      0.203          siguiente_1
    ----------------------------------------
    Total                      3.740ns (1.938ns logic, 1.802ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'actual_8'
  Clock period: 4.083ns (frequency: 244.934MHz)
  Total number of paths / destination ports: 13 / 6
-------------------------------------------------------------------------
Delay:               4.083ns (Levels of Logic = 1)
  Source:            numero_0 (LATCH)
  Destination:       numero_0 (LATCH)
  Source Clock:      actual_8 falling
  Destination Clock: actual_8 falling

  Data Path: numero_0 to numero_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q            26   0.633   1.819  numero_0 (numero_0)
     INV:I->O              2   0.551   0.877  Maddsub_numero_mux0002_xor<0>11_INV_0 (numero_mux0002<0>)
     LDCP:D                    0.203          numero_0
    ----------------------------------------
    Total                      4.083ns (1.387ns logic, 2.696ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'siguiente_not0001'
  Total number of paths / destination ports: 229 / 9
-------------------------------------------------------------------------
Offset:              11.603ns (Levels of Logic = 8)
  Source:            swt<0> (PAD)
  Destination:       siguiente_5 (LATCH)
  Destination Clock: siguiente_not0001 falling

  Data Path: swt<0> to siguiente_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   0.821   2.174  swt_0_IBUF (swt_0_IBUF)
     LUT4:I1->O            3   0.551   0.975  siguiente_mux0018<8>111 (N40)
     LUT4:I2->O            1   0.551   0.000  siguiente_mux0018<5>31_G (N977)
     MUXF5:I1->O           1   0.360   0.827  siguiente_mux0018<5>31 (siguiente_mux0018<5>_map13)
     LUT4:I3->O            2   0.551   1.072  siguiente_mux0018<5>50 (siguiente_mux0018<5>_map15)
     LUT4:I1->O            1   0.551   0.869  siguiente_mux0018<5>110_SW1_SW0 (N954)
     LUT4:I2->O            1   0.551   0.996  siguiente_mux0018<5>110_SW1 (N945)
     LUT4:I1->O            1   0.551   0.000  siguiente_mux0018<5>149 (siguiente_mux0018<5>)
     LD:D                      0.203          siguiente_5
    ----------------------------------------
    Total                     11.603ns (4.690ns logic, 6.913ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'actual_8'
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Offset:              9.904ns (Levels of Logic = 2)
  Source:            numero_1 (LATCH)
  Destination:       an<2> (PAD)
  Source Clock:      actual_8 falling

  Data Path: numero_1 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q            28   0.633   2.169  numero_1 (numero_1)
     LUT4:I0->O            3   0.551   0.907  an<0>1 (an_0_OBUF)
     OBUF:I->O                 5.644          an_2_OBUF (an<2>)
    ----------------------------------------
    Total                      9.904ns (6.828ns logic, 3.076ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Offset:              9.646ns (Levels of Logic = 2)
  Source:            actual_1 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      mclk rising

  Data Path: actual_1 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.720   1.854  actual_1 (actual_1)
     LUT3:I0->O            2   0.551   0.877  led<6>1 (led_6_OBUF)
     OBUF:I->O                 5.644          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      9.646ns (6.915ns logic, 2.731ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
CPU : 4.95 / 5.13 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 143520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

