// Seed: 1118232590
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    output supply1 id_7
);
endmodule
module module_1 #(
    parameter id_5 = 32'd91,
    parameter id_7 = 32'd10
) (
    input  wire id_0
    , _id_5, id_6,
    input  wand id_1,
    input  wire id_2,
    output tri0 id_3
);
  wire [-1 'b0 : id_5] _id_7;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_7 = 0;
  assign id_8[-1-id_7] = id_5 < -1;
  assign id_5 = id_8;
  logic id_9;
  assign id_8[1] = id_9;
  assign id_6 = ("");
endmodule
