--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml registro.twx registro.ncd -o registro.twr registro.pcf

Design file:              registro.ncd
Physical constraint file: registro.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
I<0>        |    0.547(R)|      FAST  |    0.213(R)|      SLOW  |clk_BUFGP         |   0.000|
I<1>        |    0.624(R)|      FAST  |    0.164(R)|      SLOW  |clk_BUFGP         |   0.000|
I<2>        |    0.674(R)|      FAST  |    0.123(R)|      SLOW  |clk_BUFGP         |   0.000|
I<3>        |    0.741(R)|      FAST  |   -0.015(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    0.775(R)|      FAST  |   -0.057(R)|      SLOW  |clk_BUFGP         |   0.000|
sel<0>      |    1.423(R)|      SLOW  |   -0.014(R)|      SLOW  |clk_BUFGP         |   0.000|
sel<1>      |    1.610(R)|      SLOW  |   -0.042(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         6.732(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
Q<1>        |         6.737(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
Q<2>        |         6.797(R)|      SLOW  |         3.505(R)|      FAST  |clk_BUFGP         |   0.000|
Q<3>        |         6.868(R)|      SLOW  |         3.537(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.229|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 18 20:32:44 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



