INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tb1262' on host 'cse168pc05.its.york.ac.uk' (Linux_x86_64 version 6.8.0-59-generic) on Fri May 09 12:18:11 BST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls'
Sourcing Tcl script '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project assessment 
INFO: [HLS 200-10] Opening project '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment'.
INFO: [HLS 200-1510] Running: set_top toplevel 
INFO: [HLS 200-1510] Running: add_files assessment/toplevel.h 
INFO: [HLS 200-10] Adding design file 'assessment/toplevel.h' to the project
INFO: [HLS 200-1510] Running: add_files assessment/toplevel.cpp 
INFO: [HLS 200-10] Adding design file 'assessment/toplevel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb assessment/testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'assessment/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri May  9 12:18:34 2025...
INFO: [HLS 200-802] Generated output file assessment/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.26 seconds. CPU system time: 1.79 seconds. Elapsed time: 30.67 seconds; current allocated memory: 255.374 MB.
