$date
	Thu Aug  7 05:10:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and_gate $end
$var wire 1 ! tb_y_out $end
$var reg 1 " tb_a_in $end
$var reg 1 # tb_b_in $end
$scope module dut $end
$var wire 1 " a_in $end
$var wire 1 # b_in $end
$var wire 1 ! y_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1#
#40
