Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Reading constraint file meromodul_cw.xcf.
XCF parsing done.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_meromodul.prj"
Input Format                       : mixed
Synthesis Constraint File          : meromodul_cw.xcf

---- Target Parameters
Output File Name                   : "meromodul_cw.ngc"
Output Format                      : NGC
Target Device                      : xc3s500e-4pq208

---- Source Options
Entity Name                        : meromodul_cw
Top Module Name                    : meromodul_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /
Write Timing Constraints           : yes

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" in Library work.
Entity <addsb_11_0_09a98e96b9130e03> compiled.
Entity <addsb_11_0_09a98e96b9130e03> (Architecture <addsb_11_0_09a98e96b9130e03_a>) compiled.
Entity <addsb_11_0_ed61fefe391dafb3> compiled.
Entity <addsb_11_0_ed61fefe391dafb3> (Architecture <addsb_11_0_ed61fefe391dafb3_a>) compiled.
Entity <cntr_11_0_28e149bfe48923b9> compiled.
Entity <cntr_11_0_28e149bfe48923b9> (Architecture <cntr_11_0_28e149bfe48923b9_a>) compiled.
Entity <cntr_11_0_d7c176806556610b> compiled.
Entity <cntr_11_0_d7c176806556610b> (Architecture <cntr_11_0_d7c176806556610b_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <xlcounter_free_MeroModul> compiled.
Entity <xlcounter_free_MeroModul> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <relational_7a2906d528> compiled.
Entity <relational_7a2906d528> (Architecture <behavior>) compiled.
Entity <relational_7a7af7b80d> compiled.
Entity <relational_7a7af7b80d> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <reinterpret_f21e7f2ddf> compiled.
Entity <reinterpret_f21e7f2ddf> (Architecture <behavior>) compiled.
Entity <inverter_1ca63a13a1> compiled.
Entity <inverter_1ca63a13a1> (Architecture <behavior>) compiled.
Entity <mux_2c45f290ed> compiled.
Entity <mux_2c45f290ed> (Architecture <behavior>) compiled.
Entity <xladdsub_MeroModul> compiled.
Entity <xladdsub_MeroModul> (Architecture <behavior>) compiled.
Entity <constant_190a6d2a1a> compiled.
Entity <constant_190a6d2a1a> (Architecture <behavior>) compiled.
Entity <constant_e48c5a6fd1> compiled.
Entity <constant_e48c5a6fd1> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <mux_d366f6886a> compiled.
Entity <mux_d366f6886a> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <relational_2a22b4eabc> compiled.
Entity <relational_2a22b4eabc> (Architecture <behavior>) compiled.
Entity <bitbasher_1b08270ac9> compiled.
Entity <bitbasher_1b08270ac9> (Architecture <behavior>) compiled.
Entity <bitbasher_75b6572827> compiled.
Entity <bitbasher_75b6572827> (Architecture <behavior>) compiled.
Entity <top_level> compiled.
Entity <top_level> (Architecture <BEHAVIORAL>) compiled.
Entity <constant_32150454cb> compiled.
Entity <constant_32150454cb> (Architecture <behavior>) compiled.
Entity <bitbasher_61c1ae3094> compiled.
Entity <bitbasher_61c1ae3094> (Architecture <behavior>) compiled.
Entity <bitbasher_d33821db41> compiled.
Entity <bitbasher_d33821db41> (Architecture <behavior>) compiled.
Entity <pwm8_entity_83c17a2340> compiled.
Entity <pwm8_entity_83c17a2340> (Architecture <structural>) compiled.
Entity <pwm_reg2_entity_7329ad0149> compiled.
Entity <pwm_reg2_entity_7329ad0149> (Architecture <structural>) compiled.
Entity <pmod5_entity_43ae6a3a11> compiled.
Entity <pmod5_entity_43ae6a3a11> (Architecture <structural>) compiled.
Entity <signtousign_entity_50b44cac57> compiled.
Entity <signtousign_entity_50b44cac57> (Architecture <structural>) compiled.
Entity <counter_entity_cdc26d97ec> compiled.
Entity <counter_entity_cdc26d97ec> (Architecture <structural>) compiled.
Entity <meromodul> compiled.
Entity <meromodul> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver_MeroModul> compiled.
Entity <default_clock_driver_MeroModul> (Architecture <structural>) compiled.
Entity <meromodul_cw> compiled.
Entity <meromodul_cw> (Architecture <structural>) compiled.

Reading constraint file meromodul_cw.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <meromodul_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <default_clock_driver_MeroModul> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <meromodul> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <bitbasher_1b08270ac9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_d33821db41> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_75b6572827> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <top_level> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <constant_32150454cb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <counter_entity_cdc26d97ec> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_61c1ae3094> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pmod5_entity_43ae6a3a11> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pwm_reg2_entity_7329ad0149> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <signtousign_entity_50b44cac57> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xladdsub_MeroModul> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_ed61fefe391dafb3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 17

Analyzing hierarchy for entity <xladdsub_MeroModul> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17

Analyzing hierarchy for entity <xladdsub_MeroModul> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16

Analyzing hierarchy for entity <constant_e48c5a6fd1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_190a6d2a1a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_MeroModul> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_28e149bfe48923b9"
	op_arith = 1
	op_width = 24

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_d366f6886a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 16
	init_value = "0111111111111111"

Analyzing hierarchy for entity <relational_2a22b4eabc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_f21e7f2ddf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pwm8_entity_83c17a2340> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_1ca63a13a1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_2c45f290ed> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0111111111111111"
	latency = 1
	width = 16

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_MeroModul> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d7c176806556610b"
	op_arith = 1
	op_width = 16

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7a2906d528> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7a7af7b80d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0111111111111111"
	width = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <meromodul_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x5>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <meromodul_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <meromodul_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <meromodul_cw>.
Entity <meromodul_cw> analyzed. Unit <meromodul_cw> generated.

Analyzing Entity <default_clock_driver_MeroModul> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver_MeroModul>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd" line 378: Unconnected output port 'clr' of component 'xlclockdriver'.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd" line 378: Unconnected output port 'ce_logic' of component 'xlclockdriver'.
Entity <default_clock_driver_MeroModul> analyzed. Unit <default_clock_driver_MeroModul> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2160: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <meromodul> in library <work> (Architecture <structural>).
Entity <meromodul> analyzed. Unit <meromodul> generated.

Analyzing Entity <bitbasher_1b08270ac9> in library <work> (Architecture <behavior>).
Entity <bitbasher_1b08270ac9> analyzed. Unit <bitbasher_1b08270ac9> generated.

Analyzing Entity <bitbasher_d33821db41> in library <work> (Architecture <behavior>).
Entity <bitbasher_d33821db41> analyzed. Unit <bitbasher_d33821db41> generated.

Analyzing Entity <bitbasher_75b6572827> in library <work> (Architecture <behavior>).
Entity <bitbasher_75b6572827> analyzed. Unit <bitbasher_75b6572827> generated.

Analyzing Entity <top_level> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3459: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d1> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3466: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d2> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3473: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d3> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3481: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d1> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3488: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d2> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3495: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d3> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3504: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <c_kanalis_d1> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3511: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <c_kanalis_d2> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3518: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <c_kanalis_d3> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3526: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <d_kanalis_d1> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3533: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <d_kanalis_d2> in unit <top_level>.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3540: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <d_kanalis_d3> in unit <top_level>.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <constant_32150454cb> in library <work> (Architecture <behavior>).
Entity <constant_32150454cb> analyzed. Unit <constant_32150454cb> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing Entity <counter_entity_cdc26d97ec> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3938: Unconnected input port 'c_in' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3938: Unconnected input port 'rst' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3938: Unconnected output port 'c_out' of component 'xladdsub_MeroModul'.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3970: Unconnected input port 'c_in' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3970: Unconnected input port 'rst' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3970: Unconnected output port 'c_out' of component 'xladdsub_MeroModul'.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4002: Unconnected input port 'c_in' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4002: Unconnected input port 'rst' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4002: Unconnected output port 'c_out' of component 'xladdsub_MeroModul'.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4034: Unconnected input port 'c_in' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4034: Unconnected input port 'rst' of component 'xladdsub_MeroModul' is tied to default value.
WARNING:Xst:753 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4034: Unconnected output port 'c_out' of component 'xladdsub_MeroModul'.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4148: Unconnected input port 'up' of component 'xlcounter_free_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4148: Unconnected input port 'load' of component 'xlcounter_free_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 4148: Unconnected input port 'din' of component 'xlcounter_free_MeroModul' is tied to default value.
Entity <counter_entity_cdc26d97ec> analyzed. Unit <counter_entity_cdc26d97ec> generated.

Analyzing generic Entity <xladdsub_MeroModul.1> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_ed61fefe391dafb3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 17
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2877: Instantiating black box module <addsb_11_0_ed61fefe391dafb3>.
Entity <xladdsub_MeroModul.1> analyzed. Unit <xladdsub_MeroModul.1> generated.

Analyzing generic Entity <xladdsub_MeroModul.2> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2885: Instantiating black box module <addsb_11_0_09a98e96b9130e03>.
Entity <xladdsub_MeroModul.2> analyzed. Unit <xladdsub_MeroModul.2> generated.

Analyzing generic Entity <xladdsub_MeroModul.3> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 16
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2885: Instantiating black box module <addsb_11_0_09a98e96b9130e03>.
Entity <xladdsub_MeroModul.3> analyzed. Unit <xladdsub_MeroModul.3> generated.

Analyzing Entity <constant_e48c5a6fd1> in library <work> (Architecture <behavior>).
Entity <constant_e48c5a6fd1> analyzed. Unit <constant_e48c5a6fd1> generated.

Analyzing Entity <constant_190a6d2a1a> in library <work> (Architecture <behavior>).
Entity <constant_190a6d2a1a> analyzed. Unit <constant_190a6d2a1a> generated.

Analyzing generic Entity <xlcounter_free_MeroModul.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_28e149bfe48923b9"
	op_arith = 1
	op_width = 24
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free_MeroModul.1>.
Entity <xlcounter_free_MeroModul.1> analyzed. Unit <xlcounter_free_MeroModul.1> generated.

Analyzing generic Entity <xldelay> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay> analyzed. Unit <xldelay> generated.

Analyzing generic Entity <synth_reg> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg> analyzed. Unit <synth_reg> generated.

Analyzing generic Entity <srl17e> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 1938: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e> analyzed. Unit <srl17e> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <mux_d366f6886a> in library <work> (Architecture <behavior>).
Entity <mux_d366f6886a> analyzed. Unit <mux_d366f6886a> generated.

Analyzing generic Entity <xlregister> in library <work> (Architecture <behavior>).
	d_width = 16
	init_value = "0111111111111111"
Entity <xlregister> analyzed. Unit <xlregister> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0111111111111111"
	latency = 1
	width = 16
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0111111111111111"
	width = 16
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2170: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 2160: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <relational_2a22b4eabc> in library <work> (Architecture <behavior>).
Entity <relational_2a22b4eabc> analyzed. Unit <relational_2a22b4eabc> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <bitbasher_61c1ae3094> in library <work> (Architecture <behavior>).
Entity <bitbasher_61c1ae3094> analyzed. Unit <bitbasher_61c1ae3094> generated.

Analyzing Entity <pmod5_entity_43ae6a3a11> in library <work> (Architecture <structural>).
Entity <pmod5_entity_43ae6a3a11> analyzed. Unit <pmod5_entity_43ae6a3a11> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1
Entity <convert_func_call> analyzed. Unit <convert_func_call> generated.

Analyzing Entity <reinterpret_f21e7f2ddf> in library <work> (Architecture <behavior>).
Entity <reinterpret_f21e7f2ddf> analyzed. Unit <reinterpret_f21e7f2ddf> generated.

Analyzing Entity <pwm_reg2_entity_7329ad0149> in library <work> (Architecture <structural>).
Entity <pwm_reg2_entity_7329ad0149> analyzed. Unit <pwm_reg2_entity_7329ad0149> generated.

Analyzing Entity <pwm8_entity_83c17a2340> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3681: Unconnected input port 'up' of component 'xlcounter_free_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3681: Unconnected input port 'load' of component 'xlcounter_free_MeroModul' is tied to default value.
WARNING:Xst:752 - "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd" line 3681: Unconnected input port 'din' of component 'xlcounter_free_MeroModul' is tied to default value.
Entity <pwm8_entity_83c17a2340> analyzed. Unit <pwm8_entity_83c17a2340> generated.

Analyzing generic Entity <xlcounter_free_MeroModul.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_d7c176806556610b"
	op_arith = 1
	op_width = 16
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free_MeroModul.2>.
Entity <xlcounter_free_MeroModul.2> analyzed. Unit <xlcounter_free_MeroModul.2> generated.

Analyzing Entity <relational_7a2906d528> in library <work> (Architecture <behavior>).
Entity <relational_7a2906d528> analyzed. Unit <relational_7a2906d528> generated.

Analyzing Entity <relational_7a7af7b80d> in library <work> (Architecture <behavior>).
Entity <relational_7a7af7b80d> analyzed. Unit <relational_7a7af7b80d> generated.

Analyzing Entity <signtousign_entity_50b44cac57> in library <work> (Architecture <structural>).
Entity <signtousign_entity_50b44cac57> analyzed. Unit <signtousign_entity_50b44cac57> generated.

Analyzing Entity <inverter_1ca63a13a1> in library <work> (Architecture <behavior>).
Entity <inverter_1ca63a13a1> analyzed. Unit <inverter_1ca63a13a1> generated.

Analyzing Entity <mux_2c45f290ed> in library <work> (Architecture <behavior>).
Entity <mux_2c45f290ed> analyzed. Unit <mux_2c45f290ed> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_1ca63a13a1> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.

Synthesizing Unit <bitbasher_1b08270ac9>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <a_x0_1_28<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_1b08270ac9> synthesized.


Synthesizing Unit <bitbasher_d33821db41>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ar_x0_1_27<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_d33821db41> synthesized.


Synthesizing Unit <bitbasher_75b6572827>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_75b6572827> synthesized.


Synthesizing Unit <constant_32150454cb>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_32150454cb> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <bitbasher_61c1ae3094>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_61c1ae3094> synthesized.


Synthesizing Unit <constant_e48c5a6fd1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e48c5a6fd1> synthesized.


Synthesizing Unit <constant_190a6d2a1a>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_190a6d2a1a> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <mux_d366f6886a>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <unregy_join_6_1<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mux_d366f6886a> synthesized.


Synthesizing Unit <relational_2a22b4eabc>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2a22b4eabc> synthesized.


Synthesizing Unit <reinterpret_f21e7f2ddf>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_f21e7f2ddf> synthesized.


Synthesizing Unit <convert_func_call>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <convert_func_call> synthesized.


Synthesizing Unit <relational_7a2906d528>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7a2906d528> synthesized.


Synthesizing Unit <relational_7a7af7b80d>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7a7af7b80d> synthesized.


Synthesizing Unit <inverter_1ca63a13a1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_1ca63a13a1> synthesized.


Synthesizing Unit <mux_2c45f290ed>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2c45f290ed> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <top_level> synthesized.


Synthesizing Unit <signtousign_entity_50b44cac57>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <signtousign_entity_50b44cac57> synthesized.


Synthesizing Unit <xladdsub_MeroModul_1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_MeroModul_1> synthesized.


Synthesizing Unit <xladdsub_MeroModul_2>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_MeroModul_2> synthesized.


Synthesizing Unit <xladdsub_MeroModul_3>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_s<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_MeroModul_3> synthesized.


Synthesizing Unit <xlcounter_free_MeroModul_1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_MeroModul_1> synthesized.


Synthesizing Unit <srl17e>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <srl17e> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlcounter_free_MeroModul_2>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_MeroModul_2> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <pmod5_entity_43ae6a3a11>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <pmod5_entity_43ae6a3a11> synthesized.


Synthesizing Unit <synth_reg>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <pwm8_entity_83c17a2340>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <pwm8_entity_83c17a2340> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <pwm_reg2_entity_7329ad0149>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <pwm_reg2_entity_7329ad0149> synthesized.


Synthesizing Unit <xldelay>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay> synthesized.


Synthesizing Unit <xlregister>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <xlregister> synthesized.


Synthesizing Unit <default_clock_driver_MeroModul>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd".
Unit <default_clock_driver_MeroModul> synthesized.


Synthesizing Unit <counter_entity_cdc26d97ec>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
Unit <counter_entity_cdc26d97ec> synthesized.


Synthesizing Unit <meromodul>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul.vhd".
WARNING:Xst:646 - Signal <black_box_imp4_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <black_box_imp3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <black_box_imp2_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <black_box_dir4_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <black_box_dir3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <black_box_dir2_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <meromodul> synthesized.


Synthesizing Unit <meromodul_cw>.
    Related source file is "C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/MeresEsRendszerBecsles/netlist/synth_model/meromodul_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <meromodul_cw> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 24-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <addsb_11_0_ed61fefe391dafb3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_09a98e96b9130e03.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_28e149bfe48923b9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_d7c176806556610b.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <addsb_11_0_ed61fefe391dafb3> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_09a98e96b9130e03> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_09a98e96b9130e03> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_28e149bfe48923b9> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_d7c176806556610b> for timing and area information for instance <comp0.core_instance0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 24-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <meromodul_cw> ...

Optimizing unit <top_level> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <counter_entity_cdc26d97ec> ...

Optimizing unit <meromodul> ...

Mapping all equations...
Annotating constraints using XCF file 'meromodul_cw.xcf'
XCF parsing done.
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : meromodul_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 18
#      LUT3                        : 33
#      LUT4                        : 17
#      MUXCY                       : 28
#      VCC                         : 1
# FlipFlops/Latches                : 63
#      FD                          : 1
#      FDCE                        : 12
#      FDE                         : 1
#      FDRE                        : 4
#      FDSE                        : 45
# Others                           : 1
#      TIMESPEC                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                       35  out of   4656     0%  
 Number of Slice Flip Flops:             63  out of   9312     0%  
 Number of 4 input LUTs:                 70  out of   9312     0%  
 Number of IOs:                         116
 Number of bonded IOBs:                   0  out of    158     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clk                                | NONE(persistentdff_inst/q)               | 91    |
pmod1(1)                           | NONE(meromodul_x0/black_box/a_kanalis_d1)| 8     |
pmod1(0)                           | NONE(meromodul_x0/black_box/a_kanalis_d2)| 4     |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+------------------------------------------+-------+
Control Signal                                                                       | Buffer(FF name)                          | Load  |
-------------------------------------------------------------------------------------+------------------------------------------+-------+
N0(XST_GND:G)                                                                        | NONE(meromodul_x0/black_box/a_kanalis_d3)| 4     |
meromodul_x0/black_box/quada_tagadott(meromodul_x0/black_box/quada_tagadott1_INV_0:O)| NONE(meromodul_x0/black_box/a_kanalis_d1)| 4     |
meromodul_x0/black_box/quadb_tagadott(meromodul_x0/black_box/quadb_tagadott1_INV_0:O)| NONE(meromodul_x0/black_box/a_kanalis_d2)| 4     |
-------------------------------------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.612ns (Maximum Frequency: 178.190MHz)
   Minimum input arrival time before clock: 4.349ns
   Maximum output required time after clock: 4.953ns
   Maximum combinational path delay: 3.735ns

=========================================================================
Timing constraint: TS_clk_2b7f9624 = PERIOD TIMEGRP "clk_2b7f9624" 20 nS HIGH 10 nS
  Clock period: 5.612ns (frequency: 178.190MHz)
  Total number of paths / destination ports: 2973 / 177
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  14.388ns
  Source:               meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp (FF)
  Destination:          meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp (FF)
  Data Path Delay:      5.612ns (Levels of Logic = 20)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 20.000ns

  Data Path: meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp (FF) to meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.591   0.712  meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp (meromodul_x0/counter_cdc26d97ec/register_q_net(0))
     begin scope: 'meromodul_x0/counter_cdc26d97ec/addsub1/comp1.core_instance1'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.704   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.464   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.804   0.499  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'meromodul_x0/counter_cdc26d97ec/addsub1/comp1.core_instance1'
     LUT3:I1->O            1   0.704   0.000  meromodul_x0/counter_cdc26d97ec/mux/unregy_join_6_1(15)1 (meromodul_x0/counter_cdc26d97ec/mux_y_net(15))
     FDRE:D                    0.308          meromodul_x0/counter_cdc26d97ec/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      5.612ns (4.401ns logic, 1.211ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.86 secs
 
--> 

Total memory usage is 279192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  180 (   0 filtered)
Number of infos    :    3 (   0 filtered)

