/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_6z[1] | ~(celloutsig_1_7z[1]);
  assign celloutsig_0_4z = in_data[42] | celloutsig_0_0z[0];
  assign celloutsig_1_0z = in_data[96] | in_data[161];
  assign celloutsig_0_5z = celloutsig_0_0z[5] | celloutsig_0_4z;
  assign celloutsig_1_19z = celloutsig_1_4z | celloutsig_1_18z[1];
  assign celloutsig_1_4z = ~(celloutsig_1_1z[1] ^ in_data[168]);
  assign celloutsig_1_2z = { in_data[177:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[135:126];
  assign celloutsig_1_6z = celloutsig_1_5z[8:5] + in_data[165:162];
  assign celloutsig_0_6z = { celloutsig_0_0z[5:3], celloutsig_0_0z } + { in_data[26:19], celloutsig_0_3z };
  reg [11:0] _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 12'h000;
    else _10_ <= { celloutsig_0_19z[0], celloutsig_0_11z, celloutsig_0_14z };
  assign out_data[11:0] = _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { in_data[77:70], celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_2z[6:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, in_data[156:154], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_18z = { celloutsig_1_2z[9:3], celloutsig_1_14z } / { 1'h1, in_data[154:150], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_7z = celloutsig_0_2z[9:3] == { celloutsig_0_6z[7:2], celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[9:7] == in_data[41:39];
  assign celloutsig_1_11z = ! { celloutsig_1_7z[12:10], celloutsig_1_4z };
  assign celloutsig_1_15z = ! { celloutsig_1_7z[6:5], celloutsig_1_0z };
  assign celloutsig_0_8z = ! in_data[64:61];
  assign celloutsig_1_3z = celloutsig_1_1z[1] & ~(in_data[107]);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_0_16z = celloutsig_0_1z & ~(celloutsig_0_14z[2]);
  assign celloutsig_0_39z = { celloutsig_0_6z[7:2], celloutsig_0_21z } % { 1'h1, celloutsig_0_2z[7:2] };
  assign celloutsig_0_2z = in_data[89:80] % { 1'h1, in_data[23:15] };
  assign celloutsig_1_14z = celloutsig_1_11z & celloutsig_1_9z;
  assign celloutsig_0_13z = in_data[38] & celloutsig_0_0z[0];
  assign celloutsig_0_21z = celloutsig_0_2z[7] & in_data[30];
  assign celloutsig_0_1z = ^ { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[159:157], celloutsig_1_0z } >> in_data[163:160];
  assign celloutsig_1_7z = { celloutsig_1_5z[8:2], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } >> { in_data[106:104], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_17z[6:4], celloutsig_0_17z } >> { _00_, celloutsig_0_16z };
  assign celloutsig_0_12z = { in_data[63:60], celloutsig_0_4z } <<< celloutsig_0_6z[7:3];
  assign celloutsig_0_17z = { celloutsig_0_11z[2:0], celloutsig_0_14z, celloutsig_0_13z } <<< { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_14z = { celloutsig_0_0z[5], celloutsig_0_3z, celloutsig_0_1z } >>> { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[88:83] ~^ in_data[46:41];
  assign celloutsig_0_11z = { _00_[6:5], celloutsig_0_0z } ~^ { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_8z };
  assign { out_data[135:128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z };
endmodule
