{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614540684473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614540684488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 22:31:24 2021 " "Processing started: Sun Feb 28 22:31:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614540684488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540684488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540684488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614540684871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614540684871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract_counter_m7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtract_counter_m7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_counter_m7 " "Found entity 1: subtract_counter_m7" {  } { { "subtract_counter_m7.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/subtract_counter_m7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540692701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scheme " "Found entity 1: scheme" {  } { { "scheme.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540692701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract_counter_m5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtract_counter_m5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_counter_m5 " "Found entity 1: subtract_counter_m5" {  } { { "subtract_counter_m5.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/subtract_counter_m5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540692701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scheme " "Elaborating entity \"scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614540692732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_counter_m5 subtract_counter_m5:inst " "Elaborating entity \"subtract_counter_m5\" for hierarchy \"subtract_counter_m5:inst\"" {  } { { "scheme.bdf" "inst" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/scheme.bdf" { { 272 368 464 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540692732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tb6.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tb6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155TB6 " "Found entity 1: K155TB6" {  } { { "k155tb6.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tb6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614540692748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155TB6 subtract_counter_m5:inst\|K155TB6:inst0 " "Elaborating entity \"K155TB6\" for hierarchy \"subtract_counter_m5:inst\|K155TB6:inst0\"" {  } { { "subtract_counter_m5.bdf" "inst0" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/subtract_counter_m5.bdf" { { 120 648 800 432 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540692748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LN1 " "Found entity 1: K155LN1" {  } { { "k155ln1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614540692763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LN1 subtract_counter_m5:inst\|K155LN1:inst3 " "Elaborating entity \"K155LN1\" for hierarchy \"subtract_counter_m5:inst\|K155LN1:inst3\"" {  } { { "subtract_counter_m5.bdf" "inst3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/subtract_counter_m5.bdf" { { 120 304 416 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540692763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155le1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155le1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LE1 " "Found entity 1: K155LE1" {  } { { "k155le1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155le1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614540692763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614540692763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LE1 subtract_counter_m5:inst\|K155LE1:inst " "Elaborating entity \"K155LE1\" for hierarchy \"subtract_counter_m5:inst\|K155LE1:inst\"" {  } { { "subtract_counter_m5.bdf" "inst" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/subtract_counter_m5.bdf" { { 384 304 416 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540692763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_counter_m7 subtract_counter_m7:inst2 " "Elaborating entity \"subtract_counter_m7\" for hierarchy \"subtract_counter_m7:inst2\"" {  } { { "scheme.bdf" "inst2" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/scheme.bdf" { { 280 856 952 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540692763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614540693172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614540693544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614540693544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614540693622 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614540693622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614540693622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614540693622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614540693653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 22:31:33 2021 " "Processing ended: Sun Feb 28 22:31:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614540693653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614540693653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614540693653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614540693653 ""}
