timestamp 1711321355
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_LXK9WL sky130_fd_pr__pfet_01v8_LXK9WL_1 1 0 1013 0 1 356
use sky130_fd_pr__nfet_01v8_M9466H sky130_fd_pr__nfet_01v8_M9466H_0 1 0 243 0 1 357
port "Y" 3 520 290 690 410 m1
port "A" 4 550 620 660 660 m1
port "VDD" 1 1390 200 1660 480 m1
port "GND" 2 -400 230 -140 490 m1
node "Y" 0 299.106 520 290 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 189000 1780 0 0 0 0 0 0 0 0 0 0
node "A" 2 376.557 550 620 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68600 2100 0 0 0 0 0 0 0 0 0 0
node "VDD" 38 600.419 1390 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22880 696 207200 1860 0 0 0 0 0 0 0 0 0 0
node "GND" 38 603.897 -400 230 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22880 696 207200 1860 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "Y" "VDD" 55
cap "GND" "Y" 50.069
cap "Y" "A" 169.714
cap "GND" "VDD" 6.346
cap "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_n100_n288#" 57.0404
cap "sky130_fd_pr__nfet_01v8_M9466H_0/a_n158_n200#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" 67.3993
cap "sky130_fd_pr__nfet_01v8_M9466H_0/a_n158_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_n100_n288#" 47.94
cap "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_100_n200#" 32.5842
cap "sky130_fd_pr__nfet_01v8_M9466H_0/a_n100_n288#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_100_n200#" 21.0509
cap "sky130_fd_pr__nfet_01v8_M9466H_0/a_n158_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_100_n200#" -11.151
cap "sky130_fd_pr__nfet_01v8_M9466H_0/a_100_n200#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" -27.5
cap "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_n100_n288#" 17.2883
cap "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" "sky130_fd_pr__nfet_01v8_M9466H_0/a_n158_n200#" -3.173
merge "sky130_fd_pr__nfet_01v8_M9466H_0/a_n158_n200#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/VSUBS" -349.883 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8840 -588 -10643 -792 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_LXK9WL_1/VSUBS" "VSUBS"
merge "VSUBS" "sky130_fd_pr__nfet_01v8_M9466H_0/a_n260_n374#"
merge "sky130_fd_pr__nfet_01v8_M9466H_0/a_n260_n374#" "GND"
merge "sky130_fd_pr__nfet_01v8_M9466H_0/a_n100_n288#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_n100_n297#" -248.002 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11061 -878 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_n100_n297#" "A"
merge "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_100_n200#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/w_n296_n419#" -415.129 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8840 -588 -12950 -810 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_LXK9WL_1/w_n296_n419#" "VDD"
merge "sky130_fd_pr__nfet_01v8_M9466H_0/a_100_n200#" "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_n158_n200#" -291.523 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25900 -1548 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_LXK9WL_1/a_n158_n200#" "Y"
