module microcode(in_addr, conditon, BT, OPs, out_addr);
	input [15:0] in_addr;
	output [1:0] condition;
	output BT;
	output [50:0] OPs;
	output [15:0] ADDR;

	reg [0:60] mem[240:0];

	initial
		begin 
			mem[0]={8'd0,1,0,0,0,1,1}
			mem[1]={}
			...
			mem[240]={}

		end
	
	reg [15:0] line;
	
	assign line=mem[in_addr];
	assign condition=line[1];
	assign BT=line[0];
	assign OPs=line[2:52];
	assign out_addr=line[46:60];


endmodule

