$date
	Sat Jun 11 16:36:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RTL_tb $end
$scope module RTL_tb $end
$var wire 1 ! clk $end
$var wire 1 " rst_asyn $end
$var reg 4 # Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
1"
0!
$end
#2000
1!
#4000
0!
#5000
0"
#6000
b1 #
1!
#8000
0!
#10000
b10 #
1!
#12000
0!
#14000
b11 #
1!
#16000
0!
#18000
b100 #
1!
#20000
0!
#22000
b101 #
1!
#24000
0!
#26000
b110 #
1!
#28000
0!
#30000
b111 #
1!
#32000
0!
#34000
b1000 #
1!
#36000
0!
#38000
b1001 #
1!
#40000
0!
#42000
b0 #
1!
#44000
0!
#46000
b1 #
1!
#48000
0!
#50000
b10 #
1!
#52000
0!
#54000
b11 #
1!
#55000
b0 #
1"
#56000
0!
#58000
1!
#60000
0!
0"
