$date
	Sat Jun 24 14:16:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_tb1 $end
$var wire 1 ! out_bar $end
$var wire 1 " out $end
$var reg 1 # clk1 $end
$var reg 1 $ clk2 $end
$var reg 2 % count [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
1!
$end
#5
b1 %
1#
#10
0!
1"
0#
1$
#15
1!
b10 %
0"
1#
#20
0#
0$
#25
b11 %
1#
#30
0#
#35
b0 %
0"
1#
1$
#40
0#
#45
b1 %
1#
#50
0#
0$
#55
b10 %
1#
#60
0!
1"
0#
1$
#65
1!
0"
b11 %
1#
#70
0#
#75
b0 %
1#
0$
#80
0#
#85
b1 %
1#
#90
0!
1"
0#
1$
#95
1!
b10 %
0"
1#
#100
0#
0$
#105
b11 %
1#
#110
0#
#115
b0 %
0"
1#
1$
#120
0#
#125
b1 %
1#
#130
0#
0$
#135
b10 %
1#
#140
0!
1"
0#
1$
#145
1!
0"
b11 %
1#
#150
0#
#155
b0 %
1#
0$
#160
0#
#165
b1 %
1#
#170
0!
1"
0#
1$
#175
1!
b10 %
0"
1#
#180
0#
0$
#185
b11 %
1#
#190
0#
#195
b0 %
0"
1#
1$
#200
0#
