
---------- Begin Simulation Statistics ----------
final_tick                               3132191795500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 632169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727048                       # Number of bytes of host memory used
host_op_rate                                  1173589                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1397.04                       # Real time elapsed on the host
host_tick_rate                             2242017979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   883166333                       # Number of instructions simulated
sim_ops                                    1639552083                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.132192                       # Number of seconds simulated
sim_ticks                                3132191795500                       # Number of ticks simulated
system.cpu.Branches                         126284669                       # Number of branches fetched
system.cpu.committedInsts                   883166333                       # Number of instructions committed
system.cpu.committedOps                    1639552083                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       6264383591                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               6264383590.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            631947658                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           755629841                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    126281419                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              630507677                       # Number of float alu accesses
system.cpu.num_fp_insts                     630507677                       # number of float instructions
system.cpu.num_fp_register_reads            758262510                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           629255984                       # number of times the floating registers were written
system.cpu.num_func_calls                        1438                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1260794015                       # Number of integer alu accesses
system.cpu.num_int_insts                   1260794015                       # number of integer instructions
system.cpu.num_int_register_reads          2016808170                       # number of times the integer registers were read
system.cpu.num_int_register_writes          882750363                       # number of times the integer registers were written
system.cpu.num_load_insts                   250288695                       # Number of load instructions
system.cpu.num_mem_refs                     251049734                       # number of memory refs
system.cpu.num_store_insts                     761039                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                253133      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                1008743402     61.53%     61.54% # Class of executed instruction
system.cpu.op_class::IntMult                       25      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::IntDiv                      1312      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::FloatAdd               125250160      7.64%     69.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                      920      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2000966      0.12%     69.30% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1244      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1000870      0.06%     69.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdShift                    376      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd           125000000      7.62%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             1250000      0.08%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult          125000000      7.62%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::MemRead                    37205      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::MemWrite                   10007      0.00%     84.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead           250251490     15.26%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             751032      0.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1639552174                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2921192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5875524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    119278714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    238558452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            547                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    131770921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131770921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131770921                       # number of overall hits
system.cpu.dcache.overall_hits::total       131770921                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    119278760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      119278760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    119278760                       # number of overall misses
system.cpu.dcache.overall_misses::total     119278760                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1740129530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1740129530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1740129530000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1740129530000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    251049681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    251049681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    251049681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    251049681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.475120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.475120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.475120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.475120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14588.762744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14588.762744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14588.762744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14588.762744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1404010                       # number of writebacks
system.cpu.dcache.writebacks::total           1404010                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data    119278760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    119278760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data    119278760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    119278760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1620850770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1620850770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1620850770000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1620850770000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.475120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.475120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.475120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.475120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13588.762744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13588.762744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13588.762744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13588.762744                       # average overall mshr miss latency
system.cpu.dcache.replacements              119278248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    131323014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       131323014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    118965639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     118965639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1721049554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1721049554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    250288653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    250288653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.475314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.475314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14466.778550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14466.778550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    118965639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    118965639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1602083915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1602083915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.475314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.475314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13466.778550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13466.778550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       313121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       313121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19079975500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19079975500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       761028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       761028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.411445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.411445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60934.831902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60934.831902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18766854500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18766854500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.411445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.411445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59934.831902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59934.831902                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991004                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           251049681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         119278760                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.104731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.991004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2127676208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2127676208                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   250288701                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      761039                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                     122323284                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        251000                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1260215601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1260215601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1260215601                       # number of overall hits
system.cpu.icache.overall_hits::total      1260215601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          978                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            978                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          978                       # number of overall misses
system.cpu.icache.overall_misses::total           978                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75847000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75847000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75847000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75847000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1260216579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1260216579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1260216579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1260216579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77553.169734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77553.169734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77553.169734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77553.169734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          466                       # number of writebacks
system.cpu.icache.writebacks::total               466                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          978                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          978                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          978                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          978                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74869000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74869000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76553.169734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76553.169734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76553.169734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76553.169734                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1260215601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1260215601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          978                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           978                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1260216579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1260216579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77553.169734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77553.169734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          978                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          978                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76553.169734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76553.169734                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.982293                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260216579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1288565.009202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.982293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       10081733610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      10081733610                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1260216625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           166                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 3132191795500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data            116325391                       # number of demand (read+write) hits
system.l2.demand_hits::total                116325406                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data           116325391                       # number of overall hits
system.l2.overall_hits::total               116325406                       # number of overall hits
system.l2.demand_misses::.cpu.inst                963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2953369                       # number of demand (read+write) misses
system.l2.demand_misses::total                2954332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               963                       # number of overall misses
system.l2.overall_misses::.cpu.data           2953369                       # number of overall misses
system.l2.overall_misses::total               2954332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 220496326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220569562000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 220496326000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220569562000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        119278760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            119279738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       119278760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           119279738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76049.844237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74659.253889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74659.707169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76049.844237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74659.253889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74659.707169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231874                       # number of writebacks
system.l2.writebacks::total                    231874                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2953369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2954332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2953369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2954332                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 190962636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191026242000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 190962636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191026242000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.024760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024768                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.024760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66049.844237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64659.253889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64659.707169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66049.844237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64659.253889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64659.707169                       # average overall mshr miss latency
system.l2.replacements                        2921712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1404010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1404010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1404010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1404010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          466                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             80891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80891                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          232230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              232230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17447816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17447816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.741662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.741662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75131.619515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75131.619515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       232230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         232230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15125516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15125516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.741662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65131.619515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65131.619515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76049.844237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76049.844237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66049.844237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66049.844237                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data     116244500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         116244500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      2721139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2721139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 203048510000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203048510000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data    118965639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     118965639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.022873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74618.940819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74618.940819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      2721139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2721139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 175837120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175837120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64618.940819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64618.940819                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32741.281903                       # Cycle average of tags in use
system.l2.tags.total_refs                   238558422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2954480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     80.744639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.026449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.394257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32739.861197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1911422080                       # Number of tag accesses
system.l2.tags.data_accesses               1911422080                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    231874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2905436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005219572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6846909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             219232                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2954332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231874                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2954332                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   231874                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47933                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2954332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               231874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2906398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     224.353392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.243653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.849201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12919     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12929                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.932168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.928184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.364701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              439      3.40%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.09%      3.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12467     96.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 3067712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               189077248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14839936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     60.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  3132191720500                       # Total gap between requests
system.mem_ctrls.avgGap                     983047.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        61632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    185947904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     14838080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19676.955954148882                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 59366704.257111646235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4737283.336645532399                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          963                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2953369                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       231874                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24288250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  70977585500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 73513013221000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25221.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24032.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 317038621.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        61632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    189015616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     189077248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        61632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        61632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14839936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14839936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2953369                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2954332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       231874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        231874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        19677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     60346118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         60365795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        19677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        19677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      4737876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         4737876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      4737876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        19677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     60346118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        65103671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2906399                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              231845                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       146938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       147169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       163755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       279769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       281242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       282233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       282718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       153284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       144944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       145171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       145294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       145960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       146142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       146742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       147135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       147903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        19364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        19312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        19312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        19368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12180                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             16506892500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14531995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        71001873750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5679.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24429.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2385982                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             128300                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       623959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   321.891099                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.887269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.985793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       202823     32.51%     32.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       114595     18.37%     50.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        37819      6.06%     56.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        36311      5.82%     62.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       142918     22.91%     85.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        63564     10.19%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        16989      2.72%     98.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1128      0.18%     98.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7812      1.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       623959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             186009536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           14838080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               59.386381                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                4.737283                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2632239540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1399064700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    12402951120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     672268140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 247252462080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 736710736890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 582373660800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1583443383270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.538449                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1507495598750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 104590720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1520105476750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1822849140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       968859705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     8348737740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     537962760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 247252462080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 509555993880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 773661865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1542148730745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.354502                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 2006774346750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 104590720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1020826728750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2722102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231874                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2689318                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2722102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8829856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      8829856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8829856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    203917184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    203917184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               203917184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2954332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2954332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2954332                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6803042500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15624888500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp         118966617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1635884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          466                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       120564076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           978                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    118965639                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2422                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    357835768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             357838190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        92416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   7723697280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             7723789696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2921712                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14839936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        122201450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              122200901    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    549      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          122201450                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3132191795500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       120683702000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1467000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      178918140000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
