// Seed: 595318920
module module_0;
  wire id_1;
endmodule
program module_1 #(
    parameter id_5 = 32'd57
) (
    id_1,
    id_2,
    id_3[1 : id_5],
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout tri0 id_1;
  module_0 modCall_1 ();
  assign id_1 = -1;
  reg id_8;
  bit id_9;
  assign id_8 = {-1};
  assign id_2 = id_3;
  always id_9 = -1;
  assign id_1 = -1;
  wire id_10;
  assign id_8 = 1 - -1;
  assign id_9 = id_9;
  union packed {
    logic id_11  = -1;
    logic id_12;
  } id_13;
  struct packed {
    logic   id_14;
    logic   id_15;
    logic   id_16;
    integer id_17;
  } id_18;
  always
    if (1)
      if (-1 - 1) id_8 = id_7;
      else id_9 <= 1;
    else id_13.id_11 = {id_10{-1'b0 === id_5}} - id_5;
endprogram
