Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.clock_div(period=100,width=7)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
