$date
	Sun Oct 23 03:10:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#305943
b10101 !
1"
#305946
b10101 &
b10101 %
1$
#305947
0"
#305950
b1000000 &
b1000000 %
#305954
b100000 &
b100000 %
#305958
b10000 &
b10000 %
#305962
b1000 &
b1000 %
#305966
b100 &
b100 %
#305970
b10 &
b10 %
#305974
b1 &
1#
b1 %
#305978
b0 &
b0 %
0#
0$
#1351538
b10001 &
b10001 %
1$
b10001 !
1"
#1351539
0"
#1351542
b110100 &
b110100 %
#1351546
b11010 &
b11010 %
#1351550
b1101 &
b1101 %
#1351554
b101000 &
b101000 %
#1351558
b10100 &
b10100 %
#1351562
b1010 &
b1010 %
#1351566
b101 &
b101 %
#1351570
b10000 &
b10000 %
#1351574
b1000 &
b1000 %
#1351578
b100 &
b100 %
#1351582
b10 &
b10 %
#1351586
b1 &
b1 %
1#
#1351590
b0 &
0#
b0 %
0$
#2350318
b10 &
b10 %
1$
b10 !
1"
#2350319
0"
#2350322
b1 &
b1 %
1#
#2350326
b0 &
0#
b0 %
0$
#4500012
