;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN <27, 19
	DJN <27, 19
	SUB #12, @30
	JMN 0, #2
	SUB #12, @200
	SUB 0, 10
	ADD #275, <0
	SUB 12, @10
	JMN @0, 0
	SUB 25, @412
	SUB 25, @412
	ADD 270, 100
	SPL 25, <412
	SUB 25, @412
	SUB 0, 10
	SPL 25, <412
	SUB #12, @200
	DJN <27, 19
	SUB 25, @412
	SPL 25, <412
	SUB #12, @200
	SLT 718, 30
	SPL 25, <412
	SUB 12, @10
	SUB 12, @10
	DJN <27, 19
	CMP -207, <-120
	SPL 0, <307
	ADD #470, 300
	SPL 0, <307
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	SUB #0, 0
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
