# do reg_file_para_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:42 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:29:42 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:05 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:30:05 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:30:05 on Aug 02,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# Value length (2) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 00 0, 01 200, 10 400, 11 500, 00 700.
# Error in macro ./tb_regfile.do line 23
# Value length (2) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 00 0, 01 200, 10 400, 11 500, 00 700.
# 
#     while executing
# "force -freeze sim:/reg_file_para/w_addr 00 0, 01 200, 10 400, 11 500, 00 700"
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:09 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:31:09 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:10 on Aug 02,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:31:10 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# Value length (2) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 00 0, 01 200, 10 400, 11 500, 00 700.
# Error in macro ./tb_regfile.do line 23
# Value length (2) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 00 0, 01 200, 10 400, 11 500, 00 700.
# 
#     while executing
# "force -freeze sim:/reg_file_para/w_addr 00 0, 01 200, 10 400, 11 500, 00 700"
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:23 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:31:23 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:24 on Aug 02,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:31:24 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# Error in macro ./tb_regfile.do line 24
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# 
#     while executing
# "force -freeze sim:/reg_file_para/r_addr0 00 0, 01 600 "
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:43 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:31:43 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:44 on Aug 02,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:31:44 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# Error in macro ./tb_regfile.do line 24
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# 
#     while executing
# "force -freeze sim:/reg_file_para/r_addr0 0000 0, 0100 600 "
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:51 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:31:51 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:52 on Aug 02,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:31:52 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# Error in macro ./tb_regfile.do line 24
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/reg_file_para/r_addr0' not found.
# 
#     while executing
# "force -freeze sim:/reg_file_para/r_addr0 0000 0, 0100 600 "
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:12 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:32:12 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:32:13 on Aug 02,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:32:13 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
do tb_regfile.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:34:59 on Aug 02,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_09/reg_file2/reg_file_para.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file_para
# -- Compiling architecture beh_arch of reg_file_para
# End time: 09:34:59 on Aug 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:35:00 on Aug 02,2024, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
# vsim work.reg_file_para(beh_arch) 
# Start time: 09:35:00 on Aug 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file_para(beh_arch)
# Value length (4) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 1000 0, 1100 600.
# Error in macro ./tb_regfile.do line 26
# Value length (4) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 1000 0, 1100 600.
# 
#     while executing
# "force -freeze sim:/reg_file_para/r_data1 1000 0, 1100 600"
# End time: 09:35:53 on Aug 02,2024, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
