Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\ram_sdport_w128d32.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\ram_sdport_w128d32 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/ram_sdport_w128d32.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ram_sdport_w128d32.ram_2port_0: Targeting device family: Arria 10.
: ram_sdport_w128d32.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ram_sdport_w128d32.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\ram_sdport_w128d32.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\ram_sdport_w128d32 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/ram_sdport_w128d32.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ram_sdport_w128d32.ram_2port_0: Targeting device family: Arria 10.
: ram_sdport_w128d32.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ram_sdport_w128d32.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: ram_sdport_w128d32: "Transforming system: ram_sdport_w128d32"
Info: ram_sdport_w128d32: Running transform generation_view_transform
Info: ram_sdport_w128d32: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: ram_sdport_w128d32: Running transform merlin_avalon_transform
Info: ram_sdport_w128d32: Running transform merlin_avalon_transform took 0.083s
Info: ram_sdport_w128d32: "Naming system components in system: ram_sdport_w128d32"
Info: ram_sdport_w128d32: "Processing generation queue"
Info: ram_sdport_w128d32: "Generating: ram_sdport_w128d32"
Info: ram_sdport_w128d32: "Generating: ram_sdport_w128d32_ram_2port_191_bmltdxy"
Info: ram_sdport_w128d32: Done "ram_sdport_w128d32" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
