ModuleName Counter24
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 768 ,Y1: 32 ,X2: 784 ,Y2: 32
Edge X1: 768 ,Y1: 32 ,X2: 768 ,Y2: 560
End
Branches
Branch Left: 768 ,Top: 48
BranchStrList
0
End
Branch Left: 768 ,Top: 200
BranchStrList
1
End
Branch Left: 768 ,Top: 352
BranchStrList
2
End
Branch Left: 768 ,Top: 504
BranchStrList
3
End
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 96 ,X2: 464 ,Y2: 96
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 48 ,X2: 600 ,Y2: 48
Edge X1: 600 ,Y1: 48 ,X2: 600 ,Y2: 80
Edge X1: 600 ,Y1: 48 ,X2: 768 ,Y2: 48
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 200 ,X2: 608 ,Y2: 200
Edge X1: 608 ,Y1: 200 ,X2: 608 ,Y2: 240
Edge X1: 608 ,Y1: 200 ,X2: 768 ,Y2: 200
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 504 ,X2: 608 ,Y2: 504
Edge X1: 608 ,Y1: 504 ,X2: 608 ,Y2: 552
Edge X1: 608 ,Y1: 504 ,X2: 768 ,Y2: 504
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 656 ,Y1: 80 ,X2: 656 ,Y2: 160
Edge X1: 400 ,Y1: 160 ,X2: 656 ,Y2: 160
Edge X1: 400 ,Y1: 160 ,X2: 400 ,Y2: 248
Edge X1: 400 ,Y1: 248 ,X2: 464 ,Y2: 248
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 648 ,X2: 776 ,Y2: 648
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 144 ,X2: 312 ,Y2: 144
Edge X1: 312 ,Y1: 144 ,X2: 520 ,Y2: 144
Edge X1: 312 ,Y1: 144 ,X2: 312 ,Y2: 296
Edge X1: 312 ,Y1: 296 ,X2: 312 ,Y2: 448
Edge X1: 312 ,Y1: 296 ,X2: 520 ,Y2: 296
Edge X1: 312 ,Y1: 448 ,X2: 520 ,Y2: 448
Edge X1: 312 ,Y1: 448 ,X2: 312 ,Y2: 600
Edge X1: 312 ,Y1: 600 ,X2: 312 ,Y2: 744
Edge X1: 312 ,Y1: 600 ,X2: 520 ,Y2: 600
Edge X1: 312 ,Y1: 744 ,X2: 312 ,Y2: 752
Edge X1: 312 ,Y1: 744 ,X2: 520 ,Y2: 744
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 48 ,X2: 432 ,Y2: 48
Edge X1: 432 ,Y1: 48 ,X2: 432 ,Y2: 64
Edge X1: 432 ,Y1: 48 ,X2: 464 ,Y2: 48
Edge X1: 432 ,Y1: 64 ,X2: 464 ,Y2: 64
Edge X1: 432 ,Y1: 64 ,X2: 432 ,Y2: 200
Edge X1: 432 ,Y1: 200 ,X2: 432 ,Y2: 216
Edge X1: 432 ,Y1: 200 ,X2: 464 ,Y2: 200
Edge X1: 432 ,Y1: 216 ,X2: 464 ,Y2: 216
Edge X1: 432 ,Y1: 216 ,X2: 432 ,Y2: 368
Edge X1: 432 ,Y1: 368 ,X2: 464 ,Y2: 368
Edge X1: 432 ,Y1: 368 ,X2: 432 ,Y2: 520
Edge X1: 432 ,Y1: 520 ,X2: 464 ,Y2: 520
Edge X1: 432 ,Y1: 520 ,X2: 432 ,Y2: 648
Edge X1: 432 ,Y1: 648 ,X2: 464 ,Y2: 648
Edge X1: 432 ,Y1: 648 ,X2: 432 ,Y2: 664
Edge X1: 432 ,Y1: 664 ,X2: 432 ,Y2: 672
Edge X1: 432 ,Y1: 664 ,X2: 464 ,Y2: 664
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 616 ,X2: 704 ,Y2: 616
Edge X1: 408 ,Y1: 616 ,X2: 408 ,Y2: 696
Edge X1: 704 ,Y1: 552 ,X2: 704 ,Y2: 616
Edge X1: 664 ,Y1: 552 ,X2: 704 ,Y2: 552
Edge X1: 704 ,Y1: 328 ,X2: 704 ,Y2: 552
Edge X1: 464 ,Y1: 328 ,X2: 704 ,Y2: 328
Edge X1: 464 ,Y1: 328 ,X2: 464 ,Y2: 352
Edge X1: 408 ,Y1: 696 ,X2: 464 ,Y2: 696
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 400 ,X2: 400 ,Y2: 552
Edge X1: 400 ,Y1: 320 ,X2: 400 ,Y2: 400
Edge X1: 400 ,Y1: 400 ,X2: 464 ,Y2: 400
Edge X1: 400 ,Y1: 552 ,X2: 464 ,Y2: 552
Edge X1: 400 ,Y1: 320 ,X2: 664 ,Y2: 320
Edge X1: 664 ,Y1: 240 ,X2: 664 ,Y2: 320
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 480 ,X2: 464 ,Y2: 504
Edge X1: 464 ,Y1: 480 ,X2: 688 ,Y2: 480
Edge X1: 688 ,Y1: 352 ,X2: 688 ,Y2: 480
Edge X1: 688 ,Y1: 352 ,X2: 768 ,Y2: 352
Edge X1: 576 ,Y1: 352 ,X2: 688 ,Y2: 352
End
Branches
End
End
Ports
Port Left: 120 Top: 96 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 120 Top: 144 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 784 Top: 32 ,Orientation: 0
Portname: q ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 776 Top: 648 ,Orientation: 0
Portname: AMPM ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 488 Top: 40
Name: s0
LibraryName: PNULib
IpName: PNU_JKFF
SymbolParameters
End
Symbol Left: 488 Top: 192
Name: s1
LibraryName: PNULib
IpName: PNU_JKFF
SymbolParameters
End
Symbol Left: 488 Top: 496
Name: s3
LibraryName: PNULib
IpName: PNU_JKFF
SymbolParameters
End
Symbol Left: 368 Top: 32
Name: s4
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 600 Top: 72
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 608 Top: 232
Name: s6
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 608 Top: 544
Name: s8
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 488 Top: 640
Name: s9
LibraryName: PNULib
IpName: PNU_JKFF
SymbolParameters
End
Symbol Left: 488 Top: 344
Name: s2
LibraryName: PNULib
IpName: PNU_JKFF
SymbolParameters
End
End
Texts
End
Links
End
