	Architecture
		56	blocks of type: bram

Device Utilization: 0.13 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.15 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.07 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.18 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 102.6 MiB, delta_rss +0.0 MiB)
Warning 309: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 310: Sized nonsensical R=0 transistor to minimum width
Warning 311: Sized nonsensical R=0 transistor to minimum width
Warning 312: Sized nonsensical R=0 transistor to minimum width
Warning 313: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.92 seconds (max_rss 505.8 MiB, delta_rss +403.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.42 seconds (max_rss 505.8 MiB, delta_rss +403.2 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/vexriscv_uart/results_dir/vexriscv_uart/run_1/synth_1_1/impl_1_1_1/placement/vexriscv_uart_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/vexriscv_uart/results_dir/vexriscv_uart/run_1/synth_1_1/impl_1_1_1/placement/vexriscv_uart_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 505.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 28.17 seconds (max_rss 505.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 314: Found no more sample locations for SOURCE in io_top
Warning 315: Found no more sample locations for OPIN in io_top
Warning 316: Found no more sample locations for SOURCE in io_right
Warning 317: Found no more sample locations for OPIN in io_right
Warning 318: Found no more sample locations for SOURCE in io_bottom
Warning 319: Found no more sample locations for OPIN in io_bottom
Warning 320: Found no more sample locations for SOURCE in io_left
Warning 321: Found no more sample locations for OPIN in io_left
Warning 322: Found no more sample locations for SOURCE in clb
Warning 323: Found no more sample locations for OPIN in clb
Warning 324: Found no more sample locations for SOURCE in dsp
Warning 325: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 505.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 28.25 seconds (max_rss 505.8 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 326: 469 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1)  956 ( 10.1%) |********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  704 (  7.4%) |***************
[      0.3:      0.4)  850 (  9.0%) |******************
[      0.4:      0.5) 1387 ( 14.6%) |******************************
[      0.5:      0.6) 2150 ( 22.7%) |**********************************************
[      0.6:      0.7) 1732 ( 18.3%) |*************************************
[      0.7:      0.8) 1066 ( 11.3%) |***********************
[      0.8:      0.9)  466 (  4.9%) |**********
[      0.9:        1)  162 (  1.7%) |***
## Initializing router criticalities took 0.17 seconds (max_rss 505.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 327: 469 timing endpoints were not constrained during timing analysis
   1    0.4     0.0    0 1049300    3130    9006    5392 ( 0.395%)   57537 ( 6.5%)    5.541     -8151.     -5.541      0.000      0.000      N/A
   2    0.4     0.5    1  945052    2500    7919    3680 ( 0.269%)   56793 ( 6.4%)    5.541     -8132.     -5.541      0.000      0.000      N/A
   3    0.4     0.6    4  972615    2157    7006    3178 ( 0.233%)   58425 ( 6.6%)    5.541     -8247.     -5.541      0.000      0.000      N/A
   4    0.4     0.8    8  916831    1931    6557    2580 ( 0.189%)   59173 ( 6.6%)    5.541     -8301.     -5.541      0.000      0.000      N/A
   5    0.4     1.1   10  901473    1614    5873    2010 ( 0.147%)   59957 ( 6.7%)    5.541     -8322.     -5.541      0.000      0.000      N/A
   6    0.4     1.4   10  813960    1306    5111    1479 ( 0.108%)   60681 ( 6.8%)    5.541     -8387.     -5.541      0.000      0.000      N/A
   7    0.3     1.9    5  686761    1052    4309    1072 ( 0.078%)   61207 ( 6.9%)    5.541     -8414.     -5.541      0.000      0.000      N/A
   8    0.3     2.4    7  585571     814    3469     679 ( 0.050%)   61986 ( 7.0%)    5.541     -8411.     -5.541      0.000      0.000      N/A
   9    0.2     3.1    6  408976     535    2308     361 ( 0.026%)   62674 ( 7.0%)    5.541     -8430.     -5.541      0.000      0.000      N/A
  10    0.2     4.1    6  276775     325    1366     187 ( 0.014%)   63193 ( 7.1%)    5.541     -8366.     -5.541      0.000      0.000       23
  11    0.2     5.3    3  171443     189     707      81 ( 0.006%)   63485 ( 7.1%)    5.541     -8502.     -5.541      0.000      0.000       20
  12    0.1     6.9    4   87464      89     281      22 ( 0.002%)   63742 ( 7.2%)    5.541     -8422.     -5.541      0.000      0.000       19
  13    0.1     9.0    4   20851      28      72       8 ( 0.001%)   63767 ( 7.2%)    5.541     -8423.     -5.541      0.000      0.000       17
  14    0.1    11.6    0    6809       9      25       1 ( 0.000%)   63795 ( 7.2%)    5.541     -8422.     -5.541      0.000      0.000       16
  15    0.1    15.1    0    1649       1       1       0 ( 0.000%)   63794 ( 7.2%)    5.541     -8423.     -5.541      0.000      0.000       15
ERROR: RTE: Design vexriscv_uart routing failed
Design vexriscv_uart routing failed
    while executing
"route"
    (file "../raptor_tcl.tcl" line 13)
