{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384783583471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384783583471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 15:06:23 2013 " "Processing started: Mon Nov 18 15:06:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384783583471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384783583471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384783583471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1384783583815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vhdl/gpu-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vhdl/gpu-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu-structural " "Found design unit 1: gpu-structural" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/spi/vhdl/spi-logic.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/spi/vhdl/spi-logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-logic " "Found design unit 1: spi-logic" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/spi/vhdl/spi.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/spi/vhdl/spi.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../spi/vhdl/spi.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vgacontroller/vhdl/vgacontroller-behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vgacontroller/vhdl/vgacontroller-behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-behavior " "Found design unit 1: vgacontroller-behavior" {  } { { "../vgacontroller/VHDL/vgacontroller-behavior.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller-behavior.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vhdl/gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vhdl/gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "../VHDL/gen6mhz.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "../VHDL/gen6mhz.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vgacontroller/vhdl/vgacontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vgacontroller/vhdl/vgacontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "../vgacontroller/VHDL/vgacontroller.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/parameter_def_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/parameter_def_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameter_def " "Found design unit 1: parameter_def" {  } { { "../parameter_def_pkg.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parameter_def-body " "Found design unit 2: parameter_def-body" {  } { { "../parameter_def_pkg.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vhdl/gpu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vhdl/gpu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "../VHDL/gpu.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/pre_vga_dac_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/pre_vga_dac_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384783584346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384783584393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst2 " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 96 512 704 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384783584393 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramwe gpu.vhd(14) " "VHDL Signal Declaration warning at gpu.vhd(14): used implicit default value for signal \"ramwe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/gpu.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asb gpu-structural.vhd(41) " "VHDL Signal Declaration warning at gpu-structural.vhd(41): used implicit default value for signal \"asb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramclaim gpu-structural.vhd(45) " "Verilog HDL or VHDL warning at gpu-structural.vhd(45): object \"ramclaim\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramaddr_int gpu-structural.vhd(48) " "Verilog HDL or VHDL warning at gpu-structural.vhd(48): object \"ramaddr_int\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramdata_int gpu-structural.vhd(49) " "VHDL Signal Declaration warning at gpu-structural.vhd(49): used implicit default value for signal \"ramdata_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramread gpu-structural.vhd(50) " "Verilog HDL or VHDL warning at gpu-structural.vhd(50): object \"ramread\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_req gpu-structural.vhd(54) " "VHDL Signal Declaration warning at gpu-structural.vhd(54): used explicit default value for signal \"rx_req\" because signal was never assigned a value" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "st_load_en gpu-structural.vhd(55) " "VHDL Signal Declaration warning at gpu-structural.vhd(55): used explicit default value for signal \"st_load_en\" because signal was never assigned a value" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tx_load_en gpu-structural.vhd(59) " "VHDL Signal Declaration warning at gpu-structural.vhd(59): used explicit default value for signal \"tx_load_en\" because signal was never assigned a value" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_load_data gpu-structural.vhd(60) " "VHDL Signal Declaration warning at gpu-structural.vhd(60): used implicit default value for signal \"tx_load_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spitrdy gpu-structural.vhd(61) " "Verilog HDL or VHDL warning at gpu-structural.vhd(61): object \"spitrdy\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spirrdy gpu-structural.vhd(62) " "Verilog HDL or VHDL warning at gpu-structural.vhd(62): object \"spirrdy\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiroe gpu-structural.vhd(63) " "Verilog HDL or VHDL warning at gpu-structural.vhd(63): object \"spiroe\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data gpu-structural.vhd(64) " "Verilog HDL or VHDL warning at gpu-structural.vhd(64): object \"rx_data\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spibusy gpu-structural.vhd(65) " "Verilog HDL or VHDL warning at gpu-structural.vhd(65): object \"spibusy\" assigned a value but never read" {  } { { "../VHDL/gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384783584393 "|top_de1|gpu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacontroller gpu:inst2\|vgacontroller:vgacontroller1 " "Elaborating entity \"vgacontroller\" for hierarchy \"gpu:inst2\|vgacontroller:vgacontroller1\"" {  } { { "../VHDL/gpu-structural.vhd" "vgacontroller1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384783584409 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vgacolor vgacontroller.vhd(25) " "VHDL Signal Declaration warning at vgacontroller.vhd(25): used implicit default value for signal \"vgacolor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vgacontroller/VHDL/vgacontroller.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "vgacontroller-behavior.vhd(58) " "VHDL Subtype or Type Declaration warning at vgacontroller-behavior.vhd(58): subtype or type has null range" {  } { { "../vgacontroller/VHDL/vgacontroller-behavior.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller-behavior.vhd" 58 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "vgacontroller-behavior.vhd(58) " "VHDL warning at vgacontroller-behavior.vhd(58): ignored assignment of value to null range" {  } { { "../vgacontroller/VHDL/vgacontroller-behavior.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller-behavior.vhd" 58 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ramaddr\[14..8\] vgacontroller.vhd(27) " "Using initial value X (don't care) for net \"ramaddr\[14..8\]\" at vgacontroller.vhd(27)" {  } { { "../vgacontroller/VHDL/vgacontroller.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller/VHDL/vgacontroller.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi gpu:inst2\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"gpu:inst2\|spi:spi1\"" {  } { { "../VHDL/gpu-structural.vhd" "spi1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu-structural.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384783584409 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(26) " "VHDL Process Statement warning at spi-logic.vhd(26): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(39) " "VHDL Process Statement warning at spi-logic.vhd(39): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(44) " "VHDL Process Statement warning at spi-logic.vhd(44): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi-logic.vhd(49) " "VHDL Process Statement warning at spi-logic.vhd(49): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(49) " "VHDL Process Statement warning at spi-logic.vhd(49): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi-logic.vhd(51) " "VHDL Process Statement warning at spi-logic.vhd(51): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(53) " "VHDL Process Statement warning at spi-logic.vhd(53): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(53) " "VHDL Process Statement warning at spi-logic.vhd(53): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi-logic.vhd(55) " "VHDL Process Statement warning at spi-logic.vhd(55): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(55) " "VHDL Process Statement warning at spi-logic.vhd(55): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi-logic.vhd(60) " "VHDL Process Statement warning at spi-logic.vhd(60): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(60) " "VHDL Process Statement warning at spi-logic.vhd(60): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi-logic.vhd(62) " "VHDL Process Statement warning at spi-logic.vhd(62): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(64) " "VHDL Process Statement warning at spi-logic.vhd(64): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(64) " "VHDL Process Statement warning at spi-logic.vhd(64): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(66) " "VHDL Process Statement warning at spi-logic.vhd(66): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(66) " "VHDL Process Statement warning at spi-logic.vhd(66): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi-logic.vhd(71) " "VHDL Process Statement warning at spi-logic.vhd(71): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(71) " "VHDL Process Statement warning at spi-logic.vhd(71): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi-logic.vhd(73) " "VHDL Process Statement warning at spi-logic.vhd(73): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi-logic.vhd(75) " "VHDL Process Statement warning at spi-logic.vhd(75): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(75) " "VHDL Process Statement warning at spi-logic.vhd(75): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(75) " "VHDL Process Statement warning at spi-logic.vhd(75): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(77) " "VHDL Process Statement warning at spi-logic.vhd(77): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(77) " "VHDL Process Statement warning at spi-logic.vhd(77): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(83) " "VHDL Process Statement warning at spi-logic.vhd(83): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi-logic.vhd(87) " "VHDL Process Statement warning at spi-logic.vhd(87): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(87) " "VHDL Process Statement warning at spi-logic.vhd(87): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(93) " "VHDL Process Statement warning at spi-logic.vhd(93): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi-logic.vhd(96) " "VHDL Process Statement warning at spi-logic.vhd(96): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(100) " "VHDL Process Statement warning at spi-logic.vhd(100): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi-logic.vhd(103) " "VHDL Process Statement warning at spi-logic.vhd(103): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi-logic.vhd(104) " "VHDL Process Statement warning at spi-logic.vhd(104): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(104) " "VHDL Process Statement warning at spi-logic.vhd(104): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi-logic.vhd(109) " "VHDL Process Statement warning at spi-logic.vhd(109): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi-logic.vhd(111) " "VHDL Process Statement warning at spi-logic.vhd(111): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi-logic.vhd(118) " "VHDL Process Statement warning at spi-logic.vhd(118): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi-logic.vhd(118) " "VHDL Process Statement warning at spi-logic.vhd(118): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi-logic.vhd(35) " "VHDL Process Statement warning at spi-logic.vhd(35): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[0\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[1\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[2\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[3\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[4\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[5\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[6\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi-logic.vhd(35) " "Inferred latch for \"rx_data\[7\]\" at spi-logic.vhd(35)" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384783584409 "|top_de1|gpu:inst2|spi:spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { -80 352 512 16 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384783584409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 16 960 1184 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384783584409 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[9\] " "Node \"gpu:inst2\|ramaddr\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[9\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[8\] " "Node \"gpu:inst2\|ramaddr\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[8\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[7\] " "Node \"gpu:inst2\|ramaddr\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[7\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[6\] " "Node \"gpu:inst2\|ramaddr\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[6\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[5\] " "Node \"gpu:inst2\|ramaddr\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[5\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[4\] " "Node \"gpu:inst2\|ramaddr\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[4\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[3\] " "Node \"gpu:inst2\|ramaddr\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[3\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[2\] " "Node \"gpu:inst2\|ramaddr\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[2\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[1\] " "Node \"gpu:inst2\|ramaddr\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[1\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[15\] " "Node \"gpu:inst2\|ramaddr\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[15\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[14\] " "Node \"gpu:inst2\|ramaddr\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[14\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[13\] " "Node \"gpu:inst2\|ramaddr\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[13\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[12\] " "Node \"gpu:inst2\|ramaddr\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[12\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[11\] " "Node \"gpu:inst2\|ramaddr\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[11\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[10\] " "Node \"gpu:inst2\|ramaddr\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[10\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WSGN_WIRE_LOOP" "gpu:inst2\|ramaddr\[0\] " "Node \"gpu:inst2\|ramaddr\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VHDL/gpu.vhd" "ramaddr\[0\]" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/VHDL/gpu.vhd" 13 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1384783584534 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 176 1192 1368 192 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1384783584893 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 176 1192 1368 192 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1384783584893 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 176 1192 1368 192 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1384783584893 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 176 1192 1368 192 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1384783584893 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1384783584893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spi/vhdl/spi-logic.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi/vhdl/spi-logic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1384783584893 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1384783584893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE GND " "Pin \"RAMWE\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 208 1192 1368 224 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[15\] GND " "Pin \"RAMADDR\[15\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[14\] GND " "Pin \"RAMADDR\[14\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[13\] GND " "Pin \"RAMADDR\[13\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[12\] GND " "Pin \"RAMADDR\[12\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[11\] GND " "Pin \"RAMADDR\[11\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[10\] GND " "Pin \"RAMADDR\[10\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[9\] GND " "Pin \"RAMADDR\[9\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[8\] GND " "Pin \"RAMADDR\[8\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[7\] GND " "Pin \"RAMADDR\[7\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[6\] GND " "Pin \"RAMADDR\[6\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[5\] GND " "Pin \"RAMADDR\[5\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[4\] GND " "Pin \"RAMADDR\[4\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[3\] GND " "Pin \"RAMADDR\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[2\] GND " "Pin \"RAMADDR\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[1\] GND " "Pin \"RAMADDR\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[0\] GND " "Pin \"RAMADDR\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 144 1192 1368 160 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|RAMADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 72 1192 1368 88 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 72 1192 1368 88 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 72 1192 1368 88 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 72 1192 1368 88 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 56 1192 1368 72 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 56 1192 1368 72 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 56 1192 1368 72 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 56 1192 1368 72 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 40 1192 1368 56 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 40 1192 1368 56 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 40 1192 1368 56 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus_DE1/top_de1.bdf" { { 40 1192 1368 56 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384783584955 "|top_de1|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1384783584955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1384783585205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384783585205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1384783585252 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1384783585252 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1384783585252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1384783585252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1384783585252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384783585284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 15:06:25 2013 " "Processing ended: Mon Nov 18 15:06:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384783585284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384783585284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384783585284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384783585284 ""}
