Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 15:33:21 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file hierarchical_utilization.rpt
| Design       : FirstSharedMemory
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+
|        Instance       |   Module  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+
| FirstSharedMemory     |     (top) |      60774 |      60774 |       0 |    0 | 3481 |      0 |   1088 |            0 |
|   (FirstSharedMemory) |     (top) |       4844 |       4844 |       0 |    0 | 3481 |      0 |      0 |            0 |
|   ram_3d1[0].u        |    ram_3d |       2881 |       2881 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[1].u        |  ram_3d_0 |       2830 |       2830 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[2].u        |  ram_3d_1 |       3297 |       3297 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[3].u        |  ram_3d_2 |       4323 |       4323 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[4].u        |  ram_3d_3 |       3569 |       3569 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[5].u        |  ram_3d_4 |       3302 |       3302 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[6].u        |  ram_3d_5 |       3431 |       3431 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[7].u        |  ram_3d_6 |       4406 |       4406 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[0].u        |  ram_3d_7 |       2346 |       2346 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[1].u        |  ram_3d_8 |       2793 |       2793 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[2].u        |  ram_3d_9 |       3407 |       3407 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[3].u        | ram_3d_10 |       3890 |       3890 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[4].u        | ram_3d_11 |       2993 |       2993 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[5].u        | ram_3d_12 |       2988 |       2988 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[6].u        | ram_3d_13 |       3629 |       3629 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[7].u        | ram_3d_14 |       4787 |       4787 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[8].u        | ram_3d_15 |       1058 |       1058 |       0 |    0 |    0 |      0 |     64 |            0 |
+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+


