data_ram_ip.v,verilog,xil_defaultlib,../../../../PL_CNN.gen/sources_1/ip/data_ram_ip/sim/data_ram_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
