# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 9 2018 04:17:28

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for vga_control|VIDEO_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (vga_control|VIDEO_CLK:R vs. vga_control|VIDEO_CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: ENABLE
			6.1.2::Path details for port: RESET
			6.1.3::Path details for port: SYNC
			6.1.4::Path details for port: SYNC_EN
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: VGA_BLUE[0]
			6.2.2::Path details for port: VGA_BLUE[1]
			6.2.3::Path details for port: VGA_BLUE[2]
			6.2.4::Path details for port: VGA_BLUE[3]
			6.2.5::Path details for port: VGA_BLUE[4]
			6.2.6::Path details for port: VGA_BLUE[5]
			6.2.7::Path details for port: VGA_BLUE[6]
			6.2.8::Path details for port: VGA_BLUE[7]
			6.2.9::Path details for port: VGA_GREEN[0]
			6.2.10::Path details for port: VGA_GREEN[1]
			6.2.11::Path details for port: VGA_GREEN[2]
			6.2.12::Path details for port: VGA_GREEN[3]
			6.2.13::Path details for port: VGA_GREEN[4]
			6.2.14::Path details for port: VGA_GREEN[5]
			6.2.15::Path details for port: VGA_GREEN[6]
			6.2.16::Path details for port: VGA_GREEN[7]
			6.2.17::Path details for port: VGA_HS
			6.2.18::Path details for port: VGA_RED[0]
			6.2.19::Path details for port: VGA_RED[1]
			6.2.20::Path details for port: VGA_RED[2]
			6.2.21::Path details for port: VGA_RED[3]
			6.2.22::Path details for port: VGA_RED[4]
			6.2.23::Path details for port: VGA_RED[5]
			6.2.24::Path details for port: VGA_RED[6]
			6.2.25::Path details for port: VGA_RED[7]
			6.2.26::Path details for port: VGA_VISIBLE
			6.2.27::Path details for port: VGA_VS
			6.2.28::Path details for port: VGA_X_O[0]
			6.2.29::Path details for port: VGA_X_O[10]
			6.2.30::Path details for port: VGA_X_O[11]
			6.2.31::Path details for port: VGA_X_O[1]
			6.2.32::Path details for port: VGA_X_O[2]
			6.2.33::Path details for port: VGA_X_O[3]
			6.2.34::Path details for port: VGA_X_O[4]
			6.2.35::Path details for port: VGA_X_O[5]
			6.2.36::Path details for port: VGA_X_O[6]
			6.2.37::Path details for port: VGA_X_O[7]
			6.2.38::Path details for port: VGA_X_O[8]
			6.2.39::Path details for port: VGA_X_O[9]
			6.2.40::Path details for port: VGA_Y_O[0]
			6.2.41::Path details for port: VGA_Y_O[10]
			6.2.42::Path details for port: VGA_Y_O[11]
			6.2.43::Path details for port: VGA_Y_O[1]
			6.2.44::Path details for port: VGA_Y_O[2]
			6.2.45::Path details for port: VGA_Y_O[3]
			6.2.46::Path details for port: VGA_Y_O[4]
			6.2.47::Path details for port: VGA_Y_O[5]
			6.2.48::Path details for port: VGA_Y_O[6]
			6.2.49::Path details for port: VGA_Y_O[7]
			6.2.50::Path details for port: VGA_Y_O[8]
			6.2.51::Path details for port: VGA_Y_O[9]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: ENABLE
			6.4.2::Path details for port: RESET
			6.4.3::Path details for port: SYNC
			6.4.4::Path details for port: SYNC_EN
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: VGA_BLUE[0]
			6.5.2::Path details for port: VGA_BLUE[1]
			6.5.3::Path details for port: VGA_BLUE[2]
			6.5.4::Path details for port: VGA_BLUE[3]
			6.5.5::Path details for port: VGA_BLUE[4]
			6.5.6::Path details for port: VGA_BLUE[5]
			6.5.7::Path details for port: VGA_BLUE[6]
			6.5.8::Path details for port: VGA_BLUE[7]
			6.5.9::Path details for port: VGA_GREEN[0]
			6.5.10::Path details for port: VGA_GREEN[1]
			6.5.11::Path details for port: VGA_GREEN[2]
			6.5.12::Path details for port: VGA_GREEN[3]
			6.5.13::Path details for port: VGA_GREEN[4]
			6.5.14::Path details for port: VGA_GREEN[5]
			6.5.15::Path details for port: VGA_GREEN[6]
			6.5.16::Path details for port: VGA_GREEN[7]
			6.5.17::Path details for port: VGA_HS
			6.5.18::Path details for port: VGA_RED[0]
			6.5.19::Path details for port: VGA_RED[1]
			6.5.20::Path details for port: VGA_RED[2]
			6.5.21::Path details for port: VGA_RED[3]
			6.5.22::Path details for port: VGA_RED[4]
			6.5.23::Path details for port: VGA_RED[5]
			6.5.24::Path details for port: VGA_RED[6]
			6.5.25::Path details for port: VGA_RED[7]
			6.5.26::Path details for port: VGA_VISIBLE
			6.5.27::Path details for port: VGA_VS
			6.5.28::Path details for port: VGA_X_O[0]
			6.5.29::Path details for port: VGA_X_O[10]
			6.5.30::Path details for port: VGA_X_O[11]
			6.5.31::Path details for port: VGA_X_O[1]
			6.5.32::Path details for port: VGA_X_O[2]
			6.5.33::Path details for port: VGA_X_O[3]
			6.5.34::Path details for port: VGA_X_O[4]
			6.5.35::Path details for port: VGA_X_O[5]
			6.5.36::Path details for port: VGA_X_O[6]
			6.5.37::Path details for port: VGA_X_O[7]
			6.5.38::Path details for port: VGA_X_O[8]
			6.5.39::Path details for port: VGA_X_O[9]
			6.5.40::Path details for port: VGA_Y_O[0]
			6.5.41::Path details for port: VGA_Y_O[10]
			6.5.42::Path details for port: VGA_Y_O[11]
			6.5.43::Path details for port: VGA_Y_O[1]
			6.5.44::Path details for port: VGA_Y_O[2]
			6.5.45::Path details for port: VGA_Y_O[3]
			6.5.46::Path details for port: VGA_Y_O[4]
			6.5.47::Path details for port: VGA_Y_O[5]
			6.5.48::Path details for port: VGA_Y_O[6]
			6.5.49::Path details for port: VGA_Y_O[7]
			6.5.50::Path details for port: VGA_Y_O[8]
			6.5.51::Path details for port: VGA_Y_O[9]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: vga_control|VIDEO_CLK  | Frequency: 178.23 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
vga_control|VIDEO_CLK  vga_control|VIDEO_CLK  10000            4389        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase    
---------  ----------  -----------  -----------------------  
ENABLE     VIDEO_CLK   3648         vga_control|VIDEO_CLK:R  
RESET      VIDEO_CLK   3858         vga_control|VIDEO_CLK:R  
SYNC       VIDEO_CLK   2540         vga_control|VIDEO_CLK:R  
SYNC_EN    VIDEO_CLK   2498         vga_control|VIDEO_CLK:R  


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase    
------------  ----------  ------------  -----------------------  
VGA_BLUE[0]   VIDEO_CLK   16671         vga_control|VIDEO_CLK:R  
VGA_BLUE[1]   VIDEO_CLK   14960         vga_control|VIDEO_CLK:R  
VGA_BLUE[2]   VIDEO_CLK   14960         vga_control|VIDEO_CLK:R  
VGA_BLUE[3]   VIDEO_CLK   16173         vga_control|VIDEO_CLK:R  
VGA_BLUE[4]   VIDEO_CLK   15303         vga_control|VIDEO_CLK:R  
VGA_BLUE[5]   VIDEO_CLK   14960         vga_control|VIDEO_CLK:R  
VGA_BLUE[6]   VIDEO_CLK   15808         vga_control|VIDEO_CLK:R  
VGA_BLUE[7]   VIDEO_CLK   16482         vga_control|VIDEO_CLK:R  
VGA_GREEN[0]  VIDEO_CLK   14826         vga_control|VIDEO_CLK:R  
VGA_GREEN[1]  VIDEO_CLK   16082         vga_control|VIDEO_CLK:R  
VGA_GREEN[2]  VIDEO_CLK   14960         vga_control|VIDEO_CLK:R  
VGA_GREEN[3]  VIDEO_CLK   15906         vga_control|VIDEO_CLK:R  
VGA_GREEN[4]  VIDEO_CLK   16622         vga_control|VIDEO_CLK:R  
VGA_GREEN[5]  VIDEO_CLK   16432         vga_control|VIDEO_CLK:R  
VGA_GREEN[6]  VIDEO_CLK   16973         vga_control|VIDEO_CLK:R  
VGA_GREEN[7]  VIDEO_CLK   16994         vga_control|VIDEO_CLK:R  
VGA_HS        VIDEO_CLK   14511         vga_control|VIDEO_CLK:R  
VGA_RED[0]    VIDEO_CLK   15822         vga_control|VIDEO_CLK:R  
VGA_RED[1]    VIDEO_CLK   14679         vga_control|VIDEO_CLK:R  
VGA_RED[2]    VIDEO_CLK   16874         vga_control|VIDEO_CLK:R  
VGA_RED[3]    VIDEO_CLK   16320         vga_control|VIDEO_CLK:R  
VGA_RED[4]    VIDEO_CLK   14153         vga_control|VIDEO_CLK:R  
VGA_RED[5]    VIDEO_CLK   14679         vga_control|VIDEO_CLK:R  
VGA_RED[6]    VIDEO_CLK   16937         vga_control|VIDEO_CLK:R  
VGA_RED[7]    VIDEO_CLK   15247         vga_control|VIDEO_CLK:R  
VGA_VISIBLE   VIDEO_CLK   15016         vga_control|VIDEO_CLK:R  
VGA_VS        VIDEO_CLK   12701         vga_control|VIDEO_CLK:R  
VGA_X_O[0]    VIDEO_CLK   9924          vga_control|VIDEO_CLK:R  
VGA_X_O[10]   VIDEO_CLK   12070         vga_control|VIDEO_CLK:R  
VGA_X_O[11]   VIDEO_CLK   12189         vga_control|VIDEO_CLK:R  
VGA_X_O[1]    VIDEO_CLK   9622          vga_control|VIDEO_CLK:R  
VGA_X_O[2]    VIDEO_CLK   9272          vga_control|VIDEO_CLK:R  
VGA_X_O[3]    VIDEO_CLK   9272          vga_control|VIDEO_CLK:R  
VGA_X_O[4]    VIDEO_CLK   9622          vga_control|VIDEO_CLK:R  
VGA_X_O[5]    VIDEO_CLK   11334         vga_control|VIDEO_CLK:R  
VGA_X_O[6]    VIDEO_CLK   11656         vga_control|VIDEO_CLK:R  
VGA_X_O[7]    VIDEO_CLK   11642         vga_control|VIDEO_CLK:R  
VGA_X_O[8]    VIDEO_CLK   11769         vga_control|VIDEO_CLK:R  
VGA_X_O[9]    VIDEO_CLK   12217         vga_control|VIDEO_CLK:R  
VGA_Y_O[0]    VIDEO_CLK   9384          vga_control|VIDEO_CLK:R  
VGA_Y_O[10]   VIDEO_CLK   13101         vga_control|VIDEO_CLK:R  
VGA_Y_O[11]   VIDEO_CLK   12954         vga_control|VIDEO_CLK:R  
VGA_Y_O[1]    VIDEO_CLK   11285         vga_control|VIDEO_CLK:R  
VGA_Y_O[2]    VIDEO_CLK   11769         vga_control|VIDEO_CLK:R  
VGA_Y_O[3]    VIDEO_CLK   12119         vga_control|VIDEO_CLK:R  
VGA_Y_O[4]    VIDEO_CLK   12245         vga_control|VIDEO_CLK:R  
VGA_Y_O[5]    VIDEO_CLK   12168         vga_control|VIDEO_CLK:R  
VGA_Y_O[6]    VIDEO_CLK   12814         vga_control|VIDEO_CLK:R  
VGA_Y_O[7]    VIDEO_CLK   12421         vga_control|VIDEO_CLK:R  
VGA_Y_O[8]    VIDEO_CLK   13241         vga_control|VIDEO_CLK:R  
VGA_Y_O[9]    VIDEO_CLK   12771         vga_control|VIDEO_CLK:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase    
---------  ----------  ----------  -----------------------  
ENABLE     VIDEO_CLK   -1146       vga_control|VIDEO_CLK:R  
RESET      VIDEO_CLK   -234        vga_control|VIDEO_CLK:R  
SYNC       VIDEO_CLK   -1048       vga_control|VIDEO_CLK:R  
SYNC_EN    VIDEO_CLK   -1005       vga_control|VIDEO_CLK:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase    
------------  ----------  --------------------  -----------------------  
VGA_BLUE[0]   VIDEO_CLK   11433                 vga_control|VIDEO_CLK:R  
VGA_BLUE[1]   VIDEO_CLK   10802                 vga_control|VIDEO_CLK:R  
VGA_BLUE[2]   VIDEO_CLK   9722                  vga_control|VIDEO_CLK:R  
VGA_BLUE[3]   VIDEO_CLK   11524                 vga_control|VIDEO_CLK:R  
VGA_BLUE[4]   VIDEO_CLK   11980                 vga_control|VIDEO_CLK:R  
VGA_BLUE[5]   VIDEO_CLK   9722                  vga_control|VIDEO_CLK:R  
VGA_BLUE[6]   VIDEO_CLK   10669                 vga_control|VIDEO_CLK:R  
VGA_BLUE[7]   VIDEO_CLK   11707                 vga_control|VIDEO_CLK:R  
VGA_GREEN[0]  VIDEO_CLK   9876                  vga_control|VIDEO_CLK:R  
VGA_GREEN[1]  VIDEO_CLK   10767                 vga_control|VIDEO_CLK:R  
VGA_GREEN[2]  VIDEO_CLK   9638                  vga_control|VIDEO_CLK:R  
VGA_GREEN[3]  VIDEO_CLK   10248                 vga_control|VIDEO_CLK:R  
VGA_GREEN[4]  VIDEO_CLK   12562                 vga_control|VIDEO_CLK:R  
VGA_GREEN[5]  VIDEO_CLK   12499                 vga_control|VIDEO_CLK:R  
VGA_GREEN[6]  VIDEO_CLK   12506                 vga_control|VIDEO_CLK:R  
VGA_GREEN[7]  VIDEO_CLK   11552                 vga_control|VIDEO_CLK:R  
VGA_HS        VIDEO_CLK   11721                 vga_control|VIDEO_CLK:R  
VGA_RED[0]    VIDEO_CLK   10550                 vga_control|VIDEO_CLK:R  
VGA_RED[1]    VIDEO_CLK   10451                 vga_control|VIDEO_CLK:R  
VGA_RED[2]    VIDEO_CLK   11784                 vga_control|VIDEO_CLK:R  
VGA_RED[3]    VIDEO_CLK   11524                 vga_control|VIDEO_CLK:R  
VGA_RED[4]    VIDEO_CLK   10907                 vga_control|VIDEO_CLK:R  
VGA_RED[5]    VIDEO_CLK   10094                 vga_control|VIDEO_CLK:R  
VGA_RED[6]    VIDEO_CLK   11868                 vga_control|VIDEO_CLK:R  
VGA_RED[7]    VIDEO_CLK   10472                 vga_control|VIDEO_CLK:R  
VGA_VISIBLE   VIDEO_CLK   11651                 vga_control|VIDEO_CLK:R  
VGA_VS        VIDEO_CLK   10732                 vga_control|VIDEO_CLK:R  
VGA_X_O[0]    VIDEO_CLK   9505                  vga_control|VIDEO_CLK:R  
VGA_X_O[10]   VIDEO_CLK   10206                 vga_control|VIDEO_CLK:R  
VGA_X_O[11]   VIDEO_CLK   10311                 vga_control|VIDEO_CLK:R  
VGA_X_O[1]    VIDEO_CLK   9196                  vga_control|VIDEO_CLK:R  
VGA_X_O[2]    VIDEO_CLK   8824                  vga_control|VIDEO_CLK:R  
VGA_X_O[3]    VIDEO_CLK   8824                  vga_control|VIDEO_CLK:R  
VGA_X_O[4]    VIDEO_CLK   9196                  vga_control|VIDEO_CLK:R  
VGA_X_O[5]    VIDEO_CLK   10865                 vga_control|VIDEO_CLK:R  
VGA_X_O[6]    VIDEO_CLK   10753                 vga_control|VIDEO_CLK:R  
VGA_X_O[7]    VIDEO_CLK   10613                 vga_control|VIDEO_CLK:R  
VGA_X_O[8]    VIDEO_CLK   10977                 vga_control|VIDEO_CLK:R  
VGA_X_O[9]    VIDEO_CLK   11286                 vga_control|VIDEO_CLK:R  
VGA_Y_O[0]    VIDEO_CLK   8972                  vga_control|VIDEO_CLK:R  
VGA_Y_O[10]   VIDEO_CLK   11132                 vga_control|VIDEO_CLK:R  
VGA_Y_O[11]   VIDEO_CLK   10851                 vga_control|VIDEO_CLK:R  
VGA_Y_O[1]    VIDEO_CLK   10802                 vga_control|VIDEO_CLK:R  
VGA_Y_O[2]    VIDEO_CLK   11237                 vga_control|VIDEO_CLK:R  
VGA_Y_O[3]    VIDEO_CLK   10837                 vga_control|VIDEO_CLK:R  
VGA_Y_O[4]    VIDEO_CLK   10865                 vga_control|VIDEO_CLK:R  
VGA_Y_O[5]    VIDEO_CLK   11040                 vga_control|VIDEO_CLK:R  
VGA_Y_O[6]    VIDEO_CLK   11209                 vga_control|VIDEO_CLK:R  
VGA_Y_O[7]    VIDEO_CLK   10669                 vga_control|VIDEO_CLK:R  
VGA_Y_O[8]    VIDEO_CLK   11349                 vga_control|VIDEO_CLK:R  
VGA_Y_O[9]    VIDEO_CLK   10921                 vga_control|VIDEO_CLK:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for vga_control|VIDEO_CLK
***************************************************
Clock: vga_control|VIDEO_CLK
Frequency: 178.23 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i4_LC_6_19_7/ce
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i4_LC_6_19_7/ce           LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (vga_control|VIDEO_CLK:R vs. vga_control|VIDEO_CLK:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i4_LC_6_19_7/ce
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i4_LC_6_19_7/ce           LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: ENABLE    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ENABLE
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Setup Time        : 3648


Data Path Delay                6483
+ Setup Time                      0
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3648

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ENABLE                          vga_control                0      0                  RISE  1       
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ENABLE_pad_iopad/DOUT           IO_PAD                     760    760                RISE  1       
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__404/I                        Odrv12                     0      1377               RISE  1       
I__404/O                        Odrv12                     491    1868               RISE  1       
I__405/I                        Span12Mux_h                0      1868               RISE  1       
I__405/O                        Span12Mux_h                491    2359               RISE  1       
I__406/I                        Span12Mux_h                0      2359               RISE  1       
I__406/O                        Span12Mux_h                491    2850               RISE  1       
I__408/I                        Sp12to4                    0      2850               RISE  1       
I__408/O                        Sp12to4                    428    3278               RISE  1       
I__410/I                        Span4Mux_v                 0      3278               RISE  1       
I__410/O                        Span4Mux_v                 351    3629               RISE  1       
I__411/I                        LocalMux                   0      3629               RISE  1       
I__411/O                        LocalMux                   330    3958               RISE  1       
I__412/I                        InMux                      0      3958               RISE  1       
I__412/O                        InMux                      259    4218               RISE  1       
I__413/I                        CascadeMux                 0      4218               RISE  1       
I__413/O                        CascadeMux                 0      4218               RISE  1       
i109_4_lut_LC_5_20_4/in2        LogicCell40_SEQ_MODE_0000  0      4218               RISE  1       
i109_4_lut_LC_5_20_4/lcout      LogicCell40_SEQ_MODE_0000  379    4596               RISE  11      
I__555/I                        Odrv4                      0      4596               RISE  1       
I__555/O                        Odrv4                      351    4947               RISE  1       
I__558/I                        Span4Mux_h                 0      4947               RISE  1       
I__558/O                        Span4Mux_h                 302    5249               RISE  1       
I__561/I                        Span4Mux_h                 0      5249               RISE  1       
I__561/O                        Span4Mux_h                 302    5550               RISE  1       
I__564/I                        LocalMux                   0      5550               RISE  1       
I__564/O                        LocalMux                   330    5880               RISE  1       
I__565/I                        CEMux                      0      5880               RISE  1       
I__565/O                        CEMux                      603    6483               RISE  1       
VGA_Y__i4_LC_6_19_7/ce          LogicCell40_SEQ_MODE_1000  0      6483               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: RESET     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Setup Time        : 3858


Data Path Delay                6693
+ Setup Time                      0
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3858

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                          vga_control                0      0                  RISE  1       
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
RESET_pad_iopad/DOUT           IO_PAD                     760    760                RISE  1       
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1223               FALL  1       
I__596/I                       Odrv12                     0      1223               FALL  1       
I__596/O                       Odrv12                     540    1763               FALL  1       
I__598/I                       Span12Mux_h                0      1763               FALL  1       
I__598/O                       Span12Mux_h                540    2303               FALL  1       
I__600/I                       Span12Mux_h                0      2303               FALL  1       
I__600/O                       Span12Mux_h                540    2843               FALL  1       
I__604/I                       Span12Mux_v                0      2843               FALL  1       
I__604/O                       Span12Mux_v                540    3383               FALL  1       
I__613/I                       Sp12to4                    0      3383               FALL  1       
I__613/O                       Sp12to4                    449    3832               FALL  1       
I__632/I                       LocalMux                   0      3832               FALL  1       
I__632/O                       LocalMux                   309    4140               FALL  1       
I__643/I                       InMux                      0      4140               FALL  1       
I__643/O                       InMux                      217    4358               FALL  1       
i109_4_lut_LC_5_20_4/in0       LogicCell40_SEQ_MODE_0000  0      4358               FALL  1       
i109_4_lut_LC_5_20_4/lcout     LogicCell40_SEQ_MODE_0000  449    4807               RISE  11      
I__555/I                       Odrv4                      0      4807               RISE  1       
I__555/O                       Odrv4                      351    5157               RISE  1       
I__558/I                       Span4Mux_h                 0      5157               RISE  1       
I__558/O                       Span4Mux_h                 302    5459               RISE  1       
I__561/I                       Span4Mux_h                 0      5459               RISE  1       
I__561/O                       Span4Mux_h                 302    5761               RISE  1       
I__564/I                       LocalMux                   0      5761               RISE  1       
I__564/O                       LocalMux                   330    6090               RISE  1       
I__565/I                       CEMux                      0      6090               RISE  1       
I__565/O                       CEMux                      603    6693               RISE  1       
VGA_Y__i4_LC_6_19_7/ce         LogicCell40_SEQ_MODE_1000  0      6693               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.3::Path details for port: SYNC      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SYNC
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Setup Time        : 2540


Data Path Delay                4905
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2540

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
SYNC                          vga_control                0      0                  RISE  1       
SYNC_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SYNC_pad_iopad/DOUT           IO_PAD                     760    760                RISE  1       
SYNC_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SYNC_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__460/I                      Odrv12                     0      1377               RISE  1       
I__460/O                      Odrv12                     491    1868               RISE  1       
I__461/I                      Span12Mux_v                0      1868               RISE  1       
I__461/O                      Span12Mux_v                491    2359               RISE  1       
I__462/I                      Span12Mux_v                0      2359               RISE  1       
I__462/O                      Span12Mux_v                491    2850               RISE  1       
I__463/I                      Sp12to4                    0      2850               RISE  1       
I__463/O                      Sp12to4                    428    3278               RISE  1       
I__464/I                      LocalMux                   0      3278               RISE  1       
I__464/O                      LocalMux                   330    3607               RISE  1       
I__465/I                      InMux                      0      3607               RISE  1       
I__465/O                      InMux                      259    3867               RISE  1       
i989_4_lut_LC_5_19_6/in0      LogicCell40_SEQ_MODE_0000  0      3867               RISE  1       
i989_4_lut_LC_5_19_6/lcout    LogicCell40_SEQ_MODE_0000  449    4316               RISE  11      
I__579/I                      LocalMux                   0      4316               RISE  1       
I__579/O                      LocalMux                   330    4645               RISE  1       
I__585/I                      InMux                      0      4645               RISE  1       
I__585/O                      InMux                      259    4905               RISE  1       
VGA_Y__i12_LC_6_19_5/in0      LogicCell40_SEQ_MODE_1000  0      4905               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.4::Path details for port: SYNC_EN   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SYNC_EN
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Setup Time        : 2498


Data Path Delay                4863
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2498

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SYNC_EN                          vga_control                0      0                  RISE  1       
SYNC_EN_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SYNC_EN_pad_iopad/DOUT           IO_PAD                     760    760                RISE  1       
SYNC_EN_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SYNC_EN_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__452/I                         Odrv12                     0      1377               RISE  1       
I__452/O                         Odrv12                     491    1868               RISE  1       
I__453/I                         Span12Mux_v                0      1868               RISE  1       
I__453/O                         Span12Mux_v                491    2359               RISE  1       
I__454/I                         Span12Mux_s3_h             0      2359               RISE  1       
I__454/O                         Span12Mux_s3_h             168    2527               RISE  1       
I__455/I                         Sp12to4                    0      2527               RISE  1       
I__455/O                         Sp12to4                    428    2955               RISE  1       
I__456/I                         Span4Mux_v                 0      2955               RISE  1       
I__456/O                         Span4Mux_v                 351    3306               RISE  1       
I__457/I                         LocalMux                   0      3306               RISE  1       
I__457/O                         LocalMux                   330    3636               RISE  1       
I__458/I                         InMux                      0      3636               RISE  1       
I__458/O                         InMux                      259    3895               RISE  1       
I__459/I                         CascadeMux                 0      3895               RISE  1       
I__459/O                         CascadeMux                 0      3895               RISE  1       
i989_4_lut_LC_5_19_6/in2         LogicCell40_SEQ_MODE_0000  0      3895               RISE  1       
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000  379    4274               RISE  11      
I__579/I                         LocalMux                   0      4274               RISE  1       
I__579/O                         LocalMux                   330    4603               RISE  1       
I__585/I                         InMux                      0      4603               RISE  1       
I__585/O                         InMux                      259    4863               RISE  1       
VGA_Y__i12_LC_6_19_5/in0         LogicCell40_SEQ_MODE_1000  0      4863               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: VGA_BLUE[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16671


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13296
---------------------------- ------
Clock To Out Delay            16671

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1078/I                                     Span12Mux_h                0      8670               FALL  1       
I__1078/O                                     Span12Mux_h                540    9210               FALL  1       
I__1094/I                                     Span12Mux_s11_v            0      9210               FALL  1       
I__1094/O                                     Span12Mux_s11_v            456    9666               FALL  1       
I__1103/I                                     LocalMux                   0      9666               FALL  1       
I__1103/O                                     LocalMux                   309    9975               FALL  1       
I__1112/I                                     InMux                      0      9975               FALL  1       
I__1112/O                                     InMux                      217    10192              FALL  1       
i588_2_lut_LC_1_11_4/in3                      LogicCell40_SEQ_MODE_0000  0      10192              FALL  1       
i588_2_lut_LC_1_11_4/lcout                    LogicCell40_SEQ_MODE_0000  316    10508              RISE  1       
I__209/I                                      Odrv4                      0      10508              RISE  1       
I__209/O                                      Odrv4                      351    10859              RISE  1       
I__210/I                                      Span4Mux_v                 0      10859              RISE  1       
I__210/O                                      Span4Mux_v                 351    11209              RISE  1       
I__211/I                                      Span4Mux_s0_h              0      11209              RISE  1       
I__211/O                                      Span4Mux_s0_h              147    11357              RISE  1       
I__212/I                                      LocalMux                   0      11357              RISE  1       
I__212/O                                      LocalMux                   330    11686              RISE  1       
I__213/I                                      IoInMux                    0      11686              RISE  1       
I__213/O                                      IoInMux                    259    11946              RISE  1       
VGA_BLUE_pad_0_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      11946              RISE  1       
VGA_BLUE_pad_0_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   14183              FALL  1       
VGA_BLUE_pad_0_iopad/DIN                      IO_PAD                     0      14183              FALL  1       
VGA_BLUE_pad_0_iopad/PACKAGEPIN:out           IO_PAD                     2488   16671              FALL  1       
VGA_BLUE[0]                                   vga_control                0      16671              FALL  1       

6.2.2::Path details for port: VGA_BLUE[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14960


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11585
---------------------------- ------
Clock To Out Delay            14960

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1077/I                                     LocalMux                   0      8670               FALL  1       
I__1077/O                                     LocalMux                   309    8979               FALL  1       
I__1092/I                                     InMux                      0      8979               FALL  1       
I__1092/O                                     InMux                      217    9196               FALL  1       
i599_2_lut_LC_1_17_0/in0                      LogicCell40_SEQ_MODE_0000  0      9196               FALL  1       
i599_2_lut_LC_1_17_0/lcout                    LogicCell40_SEQ_MODE_0000  449    9645               RISE  1       
I__203/I                                      LocalMux                   0      9645               RISE  1       
I__203/O                                      LocalMux                   330    9975               RISE  1       
I__204/I                                      IoInMux                    0      9975               RISE  1       
I__204/O                                      IoInMux                    259    10234              RISE  1       
VGA_BLUE_pad_1_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      10234              RISE  1       
VGA_BLUE_pad_1_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   12472              FALL  1       
VGA_BLUE_pad_1_iopad/DIN                      IO_PAD                     0      12472              FALL  1       
VGA_BLUE_pad_1_iopad/PACKAGEPIN:out           IO_PAD                     2488   14960              FALL  1       
VGA_BLUE[1]                                   vga_control                0      14960              FALL  1       

6.2.3::Path details for port: VGA_BLUE[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14960


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11585
---------------------------- ------
Clock To Out Delay            14960

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1076/I                                     LocalMux                   0      8670               FALL  1       
I__1076/O                                     LocalMux                   309    8979               FALL  1       
I__1091/I                                     InMux                      0      8979               FALL  1       
I__1091/O                                     InMux                      217    9196               FALL  1       
i1_2_lut_adj_7_LC_1_18_5/in0                  LogicCell40_SEQ_MODE_0000  0      9196               FALL  1       
i1_2_lut_adj_7_LC_1_18_5/lcout                LogicCell40_SEQ_MODE_0000  449    9645               RISE  1       
I__199/I                                      LocalMux                   0      9645               RISE  1       
I__199/O                                      LocalMux                   330    9975               RISE  1       
I__200/I                                      IoInMux                    0      9975               RISE  1       
I__200/O                                      IoInMux                    259    10234              RISE  1       
VGA_BLUE_pad_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      10234              RISE  1       
VGA_BLUE_pad_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   12472              FALL  1       
VGA_BLUE_pad_2_iopad/DIN                      IO_PAD                     0      12472              FALL  1       
VGA_BLUE_pad_2_iopad/PACKAGEPIN:out           IO_PAD                     2488   14960              FALL  1       
VGA_BLUE[2]                                   vga_control                0      14960              FALL  1       

6.2.4::Path details for port: VGA_BLUE[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16173


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12798
---------------------------- ------
Clock To Out Delay            16173

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1060/I                                     Odrv12                     0      7590               FALL  1       
I__1060/O                                     Odrv12                     540    8130               FALL  1       
I__1066/I                                     Span12Mux_h                0      8130               FALL  1       
I__1066/O                                     Span12Mux_h                540    8670               FALL  1       
I__1074/I                                     Span12Mux_h                0      8670               FALL  1       
I__1074/O                                     Span12Mux_h                540    9210               FALL  1       
I__1087/I                                     Span12Mux_s11_v            0      9210               FALL  1       
I__1087/O                                     Span12Mux_s11_v            456    9666               FALL  1       
I__1101/I                                     LocalMux                   0      9666               FALL  1       
I__1101/O                                     LocalMux                   309    9975               FALL  1       
I__1111/I                                     InMux                      0      9975               FALL  1       
I__1111/O                                     InMux                      217    10192              FALL  1       
i1_2_lut_adj_6_LC_30_31_5/in3                 LogicCell40_SEQ_MODE_0000  0      10192              FALL  1       
i1_2_lut_adj_6_LC_30_31_5/lcout               LogicCell40_SEQ_MODE_0000  316    10508              RISE  1       
I__1151/I                                     Odrv4                      0      10508              RISE  1       
I__1151/O                                     Odrv4                      351    10859              RISE  1       
I__1152/I                                     LocalMux                   0      10859              RISE  1       
I__1152/O                                     LocalMux                   330    11188              RISE  1       
I__1153/I                                     IoInMux                    0      11188              RISE  1       
I__1153/O                                     IoInMux                    259    11448              RISE  1       
VGA_BLUE_pad_3_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      11448              RISE  1       
VGA_BLUE_pad_3_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   13685              FALL  1       
VGA_BLUE_pad_3_iopad/DIN                      IO_PAD                     0      13685              FALL  1       
VGA_BLUE_pad_3_iopad/PACKAGEPIN:out           IO_PAD                     2488   16173              FALL  1       
VGA_BLUE[3]                                   vga_control                0      16173              FALL  1       

6.2.5::Path details for port: VGA_BLUE[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15303


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11928
---------------------------- ------
Clock To Out Delay            15303

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                             Odrv4                      0      3375               RISE  1       
I__489/O                             Odrv4                      351    3726               RISE  1       
I__493/I                             Span4Mux_v                 0      3726               RISE  1       
I__493/O                             Span4Mux_v                 351    4077               RISE  1       
I__497/I                             Span4Mux_h                 0      4077               RISE  1       
I__497/O                             Span4Mux_h                 302    4378               RISE  1       
I__499/I                             LocalMux                   0      4378               RISE  1       
I__499/O                             LocalMux                   330    4708               RISE  1       
I__501/I                             InMux                      0      4708               RISE  1       
I__501/O                             InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1         LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout       LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                             LocalMux                   0      5367               RISE  1       
I__325/O                             LocalMux                   330    5697               RISE  1       
I__327/I                             InMux                      0      5697               RISE  1       
I__327/O                             InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3        LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout      LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                             Odrv4                      0      6272               RISE  1       
I__745/O                             Odrv4                      351    6622               RISE  1       
I__746/I                             LocalMux                   0      6622               RISE  1       
I__746/O                             LocalMux                   330    6952               RISE  1       
I__749/I                             InMux                      0      6952               RISE  1       
I__749/O                             InMux                      259    7212               RISE  1       
i597_2_lut_4_lut_LC_6_24_5/in1       LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
i597_2_lut_4_lut_LC_6_24_5/lcout     LogicCell40_SEQ_MODE_0000  379    7590               FALL  1       
I__750/I                             Odrv12                     0      7590               FALL  1       
I__750/O                             Odrv12                     540    8130               FALL  1       
I__751/I                             Span12Mux_h                0      8130               FALL  1       
I__751/O                             Span12Mux_h                540    8670               FALL  1       
I__752/I                             Sp12to4                    0      8670               FALL  1       
I__752/O                             Sp12to4                    449    9119               FALL  1       
I__753/I                             Span4Mux_v                 0      9119               FALL  1       
I__753/O                             Span4Mux_v                 372    9491               FALL  1       
I__754/I                             Span4Mux_v                 0      9491               FALL  1       
I__754/O                             Span4Mux_v                 372    9863               FALL  1       
I__755/I                             Span4Mux_s0_v              0      9863               FALL  1       
I__755/O                             Span4Mux_s0_v              189    10052              FALL  1       
I__756/I                             LocalMux                   0      10052              FALL  1       
I__756/O                             LocalMux                   309    10361              FALL  1       
I__757/I                             IoInMux                    0      10361              FALL  1       
I__757/O                             IoInMux                    217    10578              FALL  1       
VGA_BLUE_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10578              FALL  1       
VGA_BLUE_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12815              FALL  1       
VGA_BLUE_pad_4_iopad/DIN             IO_PAD                     0      12815              FALL  1       
VGA_BLUE_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   15303              FALL  1       
VGA_BLUE[4]                          vga_control                0      15303              FALL  1       

6.2.6::Path details for port: VGA_BLUE[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14960


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11585
---------------------------- ------
Clock To Out Delay            14960

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1076/I                                     LocalMux                   0      8670               FALL  1       
I__1076/O                                     LocalMux                   309    8979               FALL  1       
I__1090/I                                     InMux                      0      8979               FALL  1       
I__1090/O                                     InMux                      217    9196               FALL  1       
i1_2_lut_LC_1_18_3/in0                        LogicCell40_SEQ_MODE_0000  0      9196               FALL  1       
i1_2_lut_LC_1_18_3/lcout                      LogicCell40_SEQ_MODE_0000  449    9645               RISE  1       
I__201/I                                      LocalMux                   0      9645               RISE  1       
I__201/O                                      LocalMux                   330    9975               RISE  1       
I__202/I                                      IoInMux                    0      9975               RISE  1       
I__202/O                                      IoInMux                    259    10234              RISE  1       
VGA_BLUE_pad_5_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      10234              RISE  1       
VGA_BLUE_pad_5_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   12472              FALL  1       
VGA_BLUE_pad_5_iopad/DIN                      IO_PAD                     0      12472              FALL  1       
VGA_BLUE_pad_5_iopad/PACKAGEPIN:out           IO_PAD                     2488   14960              FALL  1       
VGA_BLUE[5]                                   vga_control                0      14960              FALL  1       

6.2.7::Path details for port: VGA_BLUE[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15808


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12433
---------------------------- ------
Clock To Out Delay            15808

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1058/I                                     Odrv4                      0      7590               FALL  1       
I__1058/O                                     Odrv4                      372    7962               FALL  1       
I__1063/I                                     Span4Mux_v                 0      7962               FALL  1       
I__1063/O                                     Span4Mux_v                 372    8334               FALL  1       
I__1071/I                                     Span4Mux_h                 0      8334               FALL  1       
I__1071/O                                     Span4Mux_h                 316    8649               FALL  1       
I__1084/I                                     Span4Mux_v                 0      8649               FALL  1       
I__1084/O                                     Span4Mux_v                 372    9021               FALL  1       
I__1100/I                                     Span4Mux_h                 0      9021               FALL  1       
I__1100/O                                     Span4Mux_h                 316    9337               FALL  1       
I__1110/I                                     Span4Mux_h                 0      9337               FALL  1       
I__1110/O                                     Span4Mux_h                 316    9652               FALL  1       
I__1119/I                                     LocalMux                   0      9652               FALL  1       
I__1119/O                                     LocalMux                   309    9961               FALL  1       
I__1124/I                                     InMux                      0      9961               FALL  1       
I__1124/O                                     InMux                      217    10178              FALL  1       
i596_2_lut_LC_20_32_5/in3                     LogicCell40_SEQ_MODE_0000  0      10178              FALL  1       
i596_2_lut_LC_20_32_5/lcout                   LogicCell40_SEQ_MODE_0000  316    10494              RISE  1       
I__899/I                                      LocalMux                   0      10494              RISE  1       
I__899/O                                      LocalMux                   330    10823              RISE  1       
I__900/I                                      IoInMux                    0      10823              RISE  1       
I__900/O                                      IoInMux                    259    11083              RISE  1       
VGA_BLUE_pad_6_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      11083              RISE  1       
VGA_BLUE_pad_6_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   13320              FALL  1       
VGA_BLUE_pad_6_iopad/DIN                      IO_PAD                     0      13320              FALL  1       
VGA_BLUE_pad_6_iopad/PACKAGEPIN:out           IO_PAD                     2488   15808              FALL  1       
VGA_BLUE[6]                                   vga_control                0      15808              FALL  1       

6.2.8::Path details for port: VGA_BLUE[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16482


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13107
---------------------------- ------
Clock To Out Delay            16482

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1057/I                                     Odrv4                      0      7604               RISE  1       
I__1057/O                                     Odrv4                      351    7955               RISE  1       
I__1062/I                                     Span4Mux_h                 0      7955               RISE  1       
I__1062/O                                     Span4Mux_h                 302    8257               RISE  1       
I__1069/I                                     Span4Mux_v                 0      8257               RISE  1       
I__1069/O                                     Span4Mux_v                 351    8607               RISE  1       
I__1081/I                                     LocalMux                   0      8607               RISE  1       
I__1081/O                                     LocalMux                   330    8937               RISE  1       
I__1097/I                                     InMux                      0      8937               RISE  1       
I__1097/O                                     InMux                      259    9196               RISE  1       
i593_2_lut_LC_11_26_1/in0                     LogicCell40_SEQ_MODE_0000  0      9196               RISE  1       
i593_2_lut_LC_11_26_1/lcout                   LogicCell40_SEQ_MODE_0000  449    9645               RISE  1       
I__948/I                                      Odrv12                     0      9645               RISE  1       
I__948/O                                      Odrv12                     491    10136              RISE  1       
I__949/I                                      Sp12to4                    0      10136              RISE  1       
I__949/O                                      Sp12to4                    428    10564              RISE  1       
I__950/I                                      Span4Mux_v                 0      10564              RISE  1       
I__950/O                                      Span4Mux_v                 351    10915              RISE  1       
I__951/I                                      Span4Mux_s2_v              0      10915              RISE  1       
I__951/O                                      Span4Mux_s2_v              252    11167              RISE  1       
I__952/I                                      LocalMux                   0      11167              RISE  1       
I__952/O                                      LocalMux                   330    11497              RISE  1       
I__953/I                                      IoInMux                    0      11497              RISE  1       
I__953/O                                      IoInMux                    259    11756              RISE  1       
VGA_BLUE_pad_7_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      11756              RISE  1       
VGA_BLUE_pad_7_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   13994              FALL  1       
VGA_BLUE_pad_7_iopad/DIN                      IO_PAD                     0      13994              FALL  1       
VGA_BLUE_pad_7_iopad/PACKAGEPIN:out           IO_PAD                     2488   16482              FALL  1       
VGA_BLUE[7]                                   vga_control                0      16482              FALL  1       

6.2.9::Path details for port: VGA_GREEN[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14826


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11451
---------------------------- ------
Clock To Out Delay            14826

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1075/I                                     LocalMux                   0      8670               FALL  1       
I__1075/O                                     LocalMux                   309    8979               FALL  1       
I__1088/I                                     InMux                      0      8979               FALL  1       
I__1088/O                                     InMux                      217    9196               FALL  1       
i586_2_lut_LC_1_20_3/in3                      LogicCell40_SEQ_MODE_0000  0      9196               FALL  1       
i586_2_lut_LC_1_20_3/lcout                    LogicCell40_SEQ_MODE_0000  316    9512               RISE  1       
I__197/I                                      LocalMux                   0      9512               RISE  1       
I__197/O                                      LocalMux                   330    9842               RISE  1       
I__198/I                                      IoInMux                    0      9842               RISE  1       
I__198/O                                      IoInMux                    259    10101              RISE  1       
VGA_GREEN_pad_0_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      10101              RISE  1       
VGA_GREEN_pad_0_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   12338              FALL  1       
VGA_GREEN_pad_0_iopad/DIN                     IO_PAD                     0      12338              FALL  1       
VGA_GREEN_pad_0_iopad/PACKAGEPIN:out          IO_PAD                     2488   14826              FALL  1       
VGA_GREEN[0]                                  vga_control                0      14826              FALL  1       

6.2.10::Path details for port: VGA_GREEN[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16082


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12707
---------------------------- ------
Clock To Out Delay            16082

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1078/I                                     Span12Mux_h                0      8670               FALL  1       
I__1078/O                                     Span12Mux_h                540    9210               FALL  1       
I__1093/I                                     LocalMux                   0      9210               FALL  1       
I__1093/O                                     LocalMux                   309    9519               FALL  1       
I__1102/I                                     InMux                      0      9519               FALL  1       
I__1102/O                                     InMux                      217    9736               FALL  1       
i590_2_lut_LC_1_12_6/in1                      LogicCell40_SEQ_MODE_0000  0      9736               FALL  1       
i590_2_lut_LC_1_12_6/lcout                    LogicCell40_SEQ_MODE_0000  400    10136              RISE  1       
I__205/I                                      Odrv12                     0      10136              RISE  1       
I__205/O                                      Odrv12                     491    10627              RISE  1       
I__206/I                                      Span12Mux_s0_h             0      10627              RISE  1       
I__206/O                                      Span12Mux_s0_h             140    10767              RISE  1       
I__207/I                                      LocalMux                   0      10767              RISE  1       
I__207/O                                      LocalMux                   330    11097              RISE  1       
I__208/I                                      IoInMux                    0      11097              RISE  1       
I__208/O                                      IoInMux                    259    11357              RISE  1       
VGA_GREEN_pad_1_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      11357              RISE  1       
VGA_GREEN_pad_1_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   13594              FALL  1       
VGA_GREEN_pad_1_iopad/DIN                     IO_PAD                     0      13594              FALL  1       
VGA_GREEN_pad_1_iopad/PACKAGEPIN:out          IO_PAD                     2488   16082              FALL  1       
VGA_GREEN[1]                                  vga_control                0      16082              FALL  1       

6.2.11::Path details for port: VGA_GREEN[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14960


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11585
---------------------------- ------
Clock To Out Delay            14960

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1075/I                                     LocalMux                   0      8670               FALL  1       
I__1075/O                                     LocalMux                   309    8979               FALL  1       
I__1089/I                                     InMux                      0      8979               FALL  1       
I__1089/O                                     InMux                      217    9196               FALL  1       
i587_2_lut_LC_1_20_4/in0                      LogicCell40_SEQ_MODE_0000  0      9196               FALL  1       
i587_2_lut_LC_1_20_4/lcout                    LogicCell40_SEQ_MODE_0000  449    9645               RISE  1       
I__195/I                                      LocalMux                   0      9645               RISE  1       
I__195/O                                      LocalMux                   330    9975               RISE  1       
I__196/I                                      IoInMux                    0      9975               RISE  1       
I__196/O                                      IoInMux                    259    10234              RISE  1       
VGA_GREEN_pad_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      10234              RISE  1       
VGA_GREEN_pad_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   12472              FALL  1       
VGA_GREEN_pad_2_iopad/DIN                     IO_PAD                     0      12472              FALL  1       
VGA_GREEN_pad_2_iopad/PACKAGEPIN:out          IO_PAD                     2488   14960              FALL  1       
VGA_GREEN[2]                                  vga_control                0      14960              FALL  1       

6.2.12::Path details for port: VGA_GREEN[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15906


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12531
---------------------------- ------
Clock To Out Delay            15906

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1078/I                                     Span12Mux_h                0      8670               FALL  1       
I__1078/O                                     Span12Mux_h                540    9210               FALL  1       
I__1094/I                                     Span12Mux_s11_v            0      9210               FALL  1       
I__1094/O                                     Span12Mux_s11_v            456    9666               FALL  1       
I__1103/I                                     LocalMux                   0      9666               FALL  1       
I__1103/O                                     LocalMux                   309    9975               FALL  1       
I__1113/I                                     InMux                      0      9975               FALL  1       
I__1113/O                                     InMux                      217    10192              FALL  1       
i604_2_lut_LC_1_11_0/in1                      LogicCell40_SEQ_MODE_0000  0      10192              FALL  1       
i604_2_lut_LC_1_11_0/lcout                    LogicCell40_SEQ_MODE_0000  400    10592              RISE  1       
I__189/I                                      LocalMux                   0      10592              RISE  1       
I__189/O                                      LocalMux                   330    10922              RISE  1       
I__190/I                                      IoInMux                    0      10922              RISE  1       
I__190/O                                      IoInMux                    259    11181              RISE  1       
VGA_GREEN_pad_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      11181              RISE  1       
VGA_GREEN_pad_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   13418              FALL  1       
VGA_GREEN_pad_3_iopad/DIN                     IO_PAD                     0      13418              FALL  1       
VGA_GREEN_pad_3_iopad/PACKAGEPIN:out          IO_PAD                     2488   15906              FALL  1       
VGA_GREEN[3]                                  vga_control                0      15906              FALL  1       

6.2.13::Path details for port: VGA_GREEN[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16622


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13247
---------------------------- ------
Clock To Out Delay            16622

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1058/I                                     Odrv4                      0      7604               RISE  1       
I__1058/O                                     Odrv4                      351    7955               RISE  1       
I__1063/I                                     Span4Mux_v                 0      7955               RISE  1       
I__1063/O                                     Span4Mux_v                 351    8306               RISE  1       
I__1070/I                                     LocalMux                   0      8306               RISE  1       
I__1070/O                                     LocalMux                   330    8635               RISE  1       
I__1083/I                                     InMux                      0      8635               RISE  1       
I__1083/O                                     InMux                      259    8895               RISE  1       
i603_2_lut_LC_10_27_1/in1                     LogicCell40_SEQ_MODE_0000  0      8895               RISE  1       
i603_2_lut_LC_10_27_1/lcout                   LogicCell40_SEQ_MODE_0000  379    9274               FALL  1       
I__971/I                                      Odrv12                     0      9274               FALL  1       
I__971/O                                      Odrv12                     540    9814               FALL  1       
I__972/I                                      Span12Mux_h                0      9814               FALL  1       
I__972/O                                      Span12Mux_h                540    10354              FALL  1       
I__973/I                                      Sp12to4                    0      10354              FALL  1       
I__973/O                                      Sp12to4                    449    10802              FALL  1       
I__974/I                                      Span4Mux_v                 0      10802              FALL  1       
I__974/O                                      Span4Mux_v                 372    11174              FALL  1       
I__975/I                                      Span4Mux_s1_v              0      11174              FALL  1       
I__975/O                                      Span4Mux_s1_v              196    11371              FALL  1       
I__976/I                                      LocalMux                   0      11371              FALL  1       
I__976/O                                      LocalMux                   309    11679              FALL  1       
I__977/I                                      IoInMux                    0      11679              FALL  1       
I__977/O                                      IoInMux                    217    11897              FALL  1       
VGA_GREEN_pad_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      11897              FALL  1       
VGA_GREEN_pad_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   14134              FALL  1       
VGA_GREEN_pad_4_iopad/DIN                     IO_PAD                     0      14134              FALL  1       
VGA_GREEN_pad_4_iopad/PACKAGEPIN:out          IO_PAD                     2488   16622              FALL  1       
VGA_GREEN[4]                                  vga_control                0      16622              FALL  1       

6.2.14::Path details for port: VGA_GREEN[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16432


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13057
---------------------------- ------
Clock To Out Delay            16432

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1058/I                                     Odrv4                      0      7604               RISE  1       
I__1058/O                                     Odrv4                      351    7955               RISE  1       
I__1063/I                                     Span4Mux_v                 0      7955               RISE  1       
I__1063/O                                     Span4Mux_v                 351    8306               RISE  1       
I__1071/I                                     Span4Mux_h                 0      8306               RISE  1       
I__1071/O                                     Span4Mux_h                 302    8607               RISE  1       
I__1084/I                                     Span4Mux_v                 0      8607               RISE  1       
I__1084/O                                     Span4Mux_v                 351    8958               RISE  1       
I__1099/I                                     LocalMux                   0      8958               RISE  1       
I__1099/O                                     LocalMux                   330    9288               RISE  1       
I__1109/I                                     InMux                      0      9288               RISE  1       
I__1109/O                                     InMux                      259    9547               RISE  1       
i602_2_lut_LC_14_30_1/in3                     LogicCell40_SEQ_MODE_0000  0      9547               RISE  1       
i602_2_lut_LC_14_30_1/lcout                   LogicCell40_SEQ_MODE_0000  288    9835               FALL  1       
I__901/I                                      Odrv12                     0      9835               FALL  1       
I__901/O                                      Odrv12                     540    10375              FALL  1       
I__902/I                                      Span12Mux_h                0      10375              FALL  1       
I__902/O                                      Span12Mux_h                540    10915              FALL  1       
I__903/I                                      Span12Mux_s5_v             0      10915              FALL  1       
I__903/O                                      Span12Mux_s5_v             267    11181              FALL  1       
I__904/I                                      LocalMux                   0      11181              FALL  1       
I__904/O                                      LocalMux                   309    11490              FALL  1       
I__905/I                                      IoInMux                    0      11490              FALL  1       
I__905/O                                      IoInMux                    217    11707              FALL  1       
VGA_GREEN_pad_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      11707              FALL  1       
VGA_GREEN_pad_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   13944              FALL  1       
VGA_GREEN_pad_5_iopad/DIN                     IO_PAD                     0      13944              FALL  1       
VGA_GREEN_pad_5_iopad/PACKAGEPIN:out          IO_PAD                     2488   16432              FALL  1       
VGA_GREEN[5]                                  vga_control                0      16432              FALL  1       

6.2.15::Path details for port: VGA_GREEN[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16973


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13598
---------------------------- ------
Clock To Out Delay            16973

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1057/I                                     Odrv4                      0      7604               RISE  1       
I__1057/O                                     Odrv4                      351    7955               RISE  1       
I__1062/I                                     Span4Mux_h                 0      7955               RISE  1       
I__1062/O                                     Span4Mux_h                 302    8257               RISE  1       
I__1069/I                                     Span4Mux_v                 0      8257               RISE  1       
I__1069/O                                     Span4Mux_v                 351    8607               RISE  1       
I__1082/I                                     Span4Mux_v                 0      8607               RISE  1       
I__1082/O                                     Span4Mux_v                 351    8958               RISE  1       
I__1098/I                                     LocalMux                   0      8958               RISE  1       
I__1098/O                                     LocalMux                   330    9288               RISE  1       
I__1108/I                                     InMux                      0      9288               RISE  1       
I__1108/O                                     InMux                      259    9547               RISE  1       
i601_2_lut_LC_11_30_2/in0                     LogicCell40_SEQ_MODE_0000  0      9547               RISE  1       
i601_2_lut_LC_11_30_2/lcout                   LogicCell40_SEQ_MODE_0000  449    9996               RISE  1       
I__924/I                                      Odrv12                     0      9996               RISE  1       
I__924/O                                      Odrv12                     491    10487              RISE  1       
I__925/I                                      Span12Mux_h                0      10487              RISE  1       
I__925/O                                      Span12Mux_h                491    10978              RISE  1       
I__926/I                                      Sp12to4                    0      10978              RISE  1       
I__926/O                                      Sp12to4                    428    11406              RISE  1       
I__927/I                                      Span4Mux_s2_v              0      11406              RISE  1       
I__927/O                                      Span4Mux_s2_v              252    11658              RISE  1       
I__928/I                                      LocalMux                   0      11658              RISE  1       
I__928/O                                      LocalMux                   330    11988              RISE  1       
I__929/I                                      IoInMux                    0      11988              RISE  1       
I__929/O                                      IoInMux                    259    12247              RISE  1       
VGA_GREEN_pad_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      12247              RISE  1       
VGA_GREEN_pad_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   14485              FALL  1       
VGA_GREEN_pad_6_iopad/DIN                     IO_PAD                     0      14485              FALL  1       
VGA_GREEN_pad_6_iopad/PACKAGEPIN:out          IO_PAD                     2488   16973              FALL  1       
VGA_GREEN[6]                                  vga_control                0      16973              FALL  1       

6.2.16::Path details for port: VGA_GREEN[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16994


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13619
---------------------------- ------
Clock To Out Delay            16994

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1068/I                                     Span12Mux_h                0      8130               FALL  1       
I__1068/O                                     Span12Mux_h                540    8670               FALL  1       
I__1079/I                                     Sp12to4                    0      8670               FALL  1       
I__1079/O                                     Sp12to4                    449    9119               FALL  1       
I__1095/I                                     Span4Mux_v                 0      9119               FALL  1       
I__1095/O                                     Span4Mux_v                 372    9491               FALL  1       
I__1105/I                                     Span4Mux_v                 0      9491               FALL  1       
I__1105/O                                     Span4Mux_v                 372    9863               FALL  1       
I__1116/I                                     LocalMux                   0      9863               FALL  1       
I__1116/O                                     LocalMux                   309    10171              FALL  1       
I__1121/I                                     InMux                      0      10171              FALL  1       
I__1121/O                                     InMux                      217    10389              FALL  1       
i600_2_lut_LC_22_31_4/in0                     LogicCell40_SEQ_MODE_0000  0      10389              FALL  1       
i600_2_lut_LC_22_31_4/lcout                   LogicCell40_SEQ_MODE_0000  449    10838              RISE  1       
I__1184/I                                     Odrv4                      0      10838              RISE  1       
I__1184/O                                     Odrv4                      351    11188              RISE  1       
I__1185/I                                     Span4Mux_s1_v              0      11188              RISE  1       
I__1185/O                                     Span4Mux_s1_v              203    11392              RISE  1       
I__1186/I                                     IoSpan4Mux                 0      11392              RISE  1       
I__1186/O                                     IoSpan4Mux                 288    11679              RISE  1       
I__1187/I                                     LocalMux                   0      11679              RISE  1       
I__1187/O                                     LocalMux                   330    12009              RISE  1       
I__1188/I                                     IoInMux                    0      12009              RISE  1       
I__1188/O                                     IoInMux                    259    12268              RISE  1       
VGA_GREEN_pad_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      12268              RISE  1       
VGA_GREEN_pad_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   14506              FALL  1       
VGA_GREEN_pad_7_iopad/DIN                     IO_PAD                     0      14506              FALL  1       
VGA_GREEN_pad_7_iopad/PACKAGEPIN:out          IO_PAD                     2488   16994              FALL  1       
VGA_GREEN[7]                                  vga_control                0      16994              FALL  1       

6.2.17::Path details for port: VGA_HS   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_HS
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14511


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11136
---------------------------- ------
Clock To Out Delay            14511

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i4_LC_4_17_5/lcout        LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__341/I                         Odrv12                     0      3375               RISE  1       
I__341/O                         Odrv12                     491    3866               RISE  1       
I__346/I                         LocalMux                   0      3866               RISE  1       
I__346/O                         LocalMux                   330    4196               RISE  1       
I__350/I                         InMux                      0      4196               RISE  1       
I__350/O                         InMux                      259    4455               RISE  1       
i180_3_lut_LC_4_21_7/in0         LogicCell40_SEQ_MODE_0000  0      4455               RISE  1       
i180_3_lut_LC_4_21_7/lcout       LogicCell40_SEQ_MODE_0000  449    4904               RISE  1       
I__336/I                         LocalMux                   0      4904               RISE  1       
I__336/O                         LocalMux                   330    5234               RISE  1       
I__337/I                         InMux                      0      5234               RISE  1       
I__337/O                         InMux                      259    5493               RISE  1       
i1_4_lut_LC_4_22_7/in1           LogicCell40_SEQ_MODE_0000  0      5493               RISE  1       
i1_4_lut_LC_4_22_7/lcout         LogicCell40_SEQ_MODE_0000  400    5893               RISE  1       
I__328/I                         Odrv4                      0      5893               RISE  1       
I__328/O                         Odrv4                      351    6244               RISE  1       
I__329/I                         LocalMux                   0      6244               RISE  1       
I__329/O                         LocalMux                   330    6573               RISE  1       
I__330/I                         InMux                      0      6573               RISE  1       
I__330/O                         InMux                      259    6833               RISE  1       
i1271_4_lut_LC_4_24_3/in0        LogicCell40_SEQ_MODE_0000  0      6833               RISE  1       
i1271_4_lut_LC_4_24_3/lcout      LogicCell40_SEQ_MODE_0000  386    7219               FALL  1       
I__318/I                         Odrv12                     0      7219               FALL  1       
I__318/O                         Odrv12                     540    7759               FALL  1       
I__319/I                         Span12Mux_h                0      7759               FALL  1       
I__319/O                         Span12Mux_h                540    8299               FALL  1       
I__320/I                         Span12Mux_h                0      8299               FALL  1       
I__320/O                         Span12Mux_h                540    8839               FALL  1       
I__321/I                         Span12Mux_s9_v             0      8839               FALL  1       
I__321/O                         Span12Mux_s9_v             421    9259               FALL  1       
I__322/I                         LocalMux                   0      9259               FALL  1       
I__322/O                         LocalMux                   309    9568               FALL  1       
I__323/I                         IoInMux                    0      9568               FALL  1       
I__323/O                         IoInMux                    217    9786               FALL  1       
VGA_HS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9786               FALL  1       
VGA_HS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12023              FALL  1       
VGA_HS_pad_iopad/DIN             IO_PAD                     0      12023              FALL  1       
VGA_HS_pad_iopad/PACKAGEPIN:out  IO_PAD                     2488   14511              FALL  1       
VGA_HS                           vga_control                0      14511              FALL  1       

6.2.18::Path details for port: VGA_RED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15822


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12447
---------------------------- ------
Clock To Out Delay            15822

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1067/I                                     Span12Mux_v                0      8130               FALL  1       
I__1067/O                                     Span12Mux_v                540    8670               FALL  1       
I__1078/I                                     Span12Mux_h                0      8670               FALL  1       
I__1078/O                                     Span12Mux_h                540    9210               FALL  1       
I__1094/I                                     Span12Mux_s11_v            0      9210               FALL  1       
I__1094/O                                     Span12Mux_s11_v            456    9666               FALL  1       
I__1103/I                                     LocalMux                   0      9666               FALL  1       
I__1103/O                                     LocalMux                   309    9975               FALL  1       
I__1114/I                                     InMux                      0      9975               FALL  1       
I__1114/O                                     InMux                      217    10192              FALL  1       
i616_2_lut_LC_1_11_2/in3                      LogicCell40_SEQ_MODE_0000  0      10192              FALL  1       
i616_2_lut_LC_1_11_2/lcout                    LogicCell40_SEQ_MODE_0000  316    10508              RISE  1       
I__187/I                                      LocalMux                   0      10508              RISE  1       
I__187/O                                      LocalMux                   330    10838              RISE  1       
I__188/I                                      IoInMux                    0      10838              RISE  1       
I__188/O                                      IoInMux                    259    11097              RISE  1       
VGA_RED_pad_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      11097              RISE  1       
VGA_RED_pad_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   13334              FALL  1       
VGA_RED_pad_0_iopad/DIN                       IO_PAD                     0      13334              FALL  1       
VGA_RED_pad_0_iopad/PACKAGEPIN:out            IO_PAD                     2488   15822              FALL  1       
VGA_RED[0]                                    vga_control                0      15822              FALL  1       

6.2.19::Path details for port: VGA_RED[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14679


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11304
---------------------------- ------
Clock To Out Delay            14679

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1060/I                                     Odrv12                     0      7590               FALL  1       
I__1060/O                                     Odrv12                     540    8130               FALL  1       
I__1065/I                                     Span12Mux_s5_h             0      8130               FALL  1       
I__1065/O                                     Span12Mux_s5_h             259    8390               FALL  1       
I__1073/I                                     LocalMux                   0      8390               FALL  1       
I__1073/O                                     LocalMux                   309    8698               FALL  1       
I__1086/I                                     InMux                      0      8698               FALL  1       
I__1086/O                                     InMux                      217    8916               FALL  1       
i606_2_lut_LC_1_21_6/in0                      LogicCell40_SEQ_MODE_0000  0      8916               FALL  1       
i606_2_lut_LC_1_21_6/lcout                    LogicCell40_SEQ_MODE_0000  449    9365               RISE  1       
I__191/I                                      LocalMux                   0      9365               RISE  1       
I__191/O                                      LocalMux                   330    9694               RISE  1       
I__192/I                                      IoInMux                    0      9694               RISE  1       
I__192/O                                      IoInMux                    259    9954               RISE  1       
VGA_RED_pad_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      9954               RISE  1       
VGA_RED_pad_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   12191              FALL  1       
VGA_RED_pad_1_iopad/DIN                       IO_PAD                     0      12191              FALL  1       
VGA_RED_pad_1_iopad/PACKAGEPIN:out            IO_PAD                     2488   14679              FALL  1       
VGA_RED[1]                                    vga_control                0      14679              FALL  1       

6.2.20::Path details for port: VGA_RED[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16874


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13499
---------------------------- ------
Clock To Out Delay            16874

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1068/I                                     Span12Mux_h                0      8130               FALL  1       
I__1068/O                                     Span12Mux_h                540    8670               FALL  1       
I__1079/I                                     Sp12to4                    0      8670               FALL  1       
I__1079/O                                     Sp12to4                    449    9119               FALL  1       
I__1095/I                                     Span4Mux_v                 0      9119               FALL  1       
I__1095/O                                     Span4Mux_v                 372    9491               FALL  1       
I__1104/I                                     LocalMux                   0      9491               FALL  1       
I__1104/O                                     LocalMux                   309    9800               FALL  1       
I__1115/I                                     InMux                      0      9800               FALL  1       
I__1115/O                                     InMux                      217    10017              FALL  1       
i1_2_lut_adj_11_LC_23_27_0/in1                LogicCell40_SEQ_MODE_0000  0      10017              FALL  1       
i1_2_lut_adj_11_LC_23_27_0/lcout              LogicCell40_SEQ_MODE_0000  400    10417              RISE  1       
I__1154/I                                     Odrv4                      0      10417              RISE  1       
I__1154/O                                     Odrv4                      351    10767              RISE  1       
I__1155/I                                     Span4Mux_h                 0      10767              RISE  1       
I__1155/O                                     Span4Mux_h                 302    11069              RISE  1       
I__1156/I                                     Span4Mux_s2_h              0      11069              RISE  1       
I__1156/O                                     Span4Mux_s2_h              203    11272              RISE  1       
I__1157/I                                     IoSpan4Mux                 0      11272              RISE  1       
I__1157/O                                     IoSpan4Mux                 288    11560              RISE  1       
I__1158/I                                     LocalMux                   0      11560              RISE  1       
I__1158/O                                     LocalMux                   330    11890              RISE  1       
I__1159/I                                     IoInMux                    0      11890              RISE  1       
I__1159/O                                     IoInMux                    259    12149              RISE  1       
VGA_RED_pad_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      12149              RISE  1       
VGA_RED_pad_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   14386              FALL  1       
VGA_RED_pad_2_iopad/DIN                       IO_PAD                     0      14386              FALL  1       
VGA_RED_pad_2_iopad/PACKAGEPIN:out            IO_PAD                     2488   16874              FALL  1       
VGA_RED[2]                                    vga_control                0      16874              FALL  1       

6.2.21::Path details for port: VGA_RED[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16320


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             12945
---------------------------- ------
Clock To Out Delay            16320

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1068/I                                     Span12Mux_h                0      8130               FALL  1       
I__1068/O                                     Span12Mux_h                540    8670               FALL  1       
I__1080/I                                     Span12Mux_s7_h             0      8670               FALL  1       
I__1080/O                                     Span12Mux_s7_h             323    8993               FALL  1       
I__1096/I                                     Sp12to4                    0      8993               FALL  1       
I__1096/O                                     Sp12to4                    449    9442               FALL  1       
I__1107/I                                     Span4Mux_v                 0      9442               FALL  1       
I__1107/O                                     Span4Mux_v                 372    9814               FALL  1       
I__1118/I                                     LocalMux                   0      9814               FALL  1       
I__1118/O                                     LocalMux                   309    10122              FALL  1       
I__1123/I                                     InMux                      0      10122              FALL  1       
I__1123/O                                     InMux                      217    10340              FALL  1       
i1_2_lut_adj_4_LC_31_27_1/in3                 LogicCell40_SEQ_MODE_0000  0      10340              FALL  1       
i1_2_lut_adj_4_LC_31_27_1/lcout               LogicCell40_SEQ_MODE_0000  316    10655              RISE  1       
I__1054/I                                     Odrv4                      0      10655              RISE  1       
I__1054/O                                     Odrv4                      351    11006              RISE  1       
I__1055/I                                     LocalMux                   0      11006              RISE  1       
I__1055/O                                     LocalMux                   330    11335              RISE  1       
I__1056/I                                     IoInMux                    0      11335              RISE  1       
I__1056/O                                     IoInMux                    259    11595              RISE  1       
VGA_RED_pad_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      11595              RISE  1       
VGA_RED_pad_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   13832              FALL  1       
VGA_RED_pad_3_iopad/DIN                       IO_PAD                     0      13832              FALL  1       
VGA_RED_pad_3_iopad/PACKAGEPIN:out            IO_PAD                     2488   16320              FALL  1       
VGA_RED[3]                                    vga_control                0      16320              FALL  1       

6.2.22::Path details for port: VGA_RED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14153


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             10778
---------------------------- ------
Clock To Out Delay            14153

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout          LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                            Odrv4                      0      3375               RISE  1       
I__489/O                            Odrv4                      351    3726               RISE  1       
I__493/I                            Span4Mux_v                 0      3726               RISE  1       
I__493/O                            Span4Mux_v                 351    4077               RISE  1       
I__497/I                            Span4Mux_h                 0      4077               RISE  1       
I__497/O                            Span4Mux_h                 302    4378               RISE  1       
I__499/I                            LocalMux                   0      4378               RISE  1       
I__499/O                            LocalMux                   330    4708               RISE  1       
I__501/I                            InMux                      0      4708               RISE  1       
I__501/O                            InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1        LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout      LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                            LocalMux                   0      5367               RISE  1       
I__325/O                            LocalMux                   330    5697               RISE  1       
I__327/I                            InMux                      0      5697               RISE  1       
I__327/O                            InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3       LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout     LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                            Odrv4                      0      6272               RISE  1       
I__745/O                            Odrv4                      351    6622               RISE  1       
I__746/I                            LocalMux                   0      6622               RISE  1       
I__746/O                            LocalMux                   330    6952               RISE  1       
I__748/I                            InMux                      0      6952               RISE  1       
I__748/O                            InMux                      259    7212               RISE  1       
i594_2_lut_3_lut_LC_6_24_6/in0      LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
i594_2_lut_3_lut_LC_6_24_6/lcout    LogicCell40_SEQ_MODE_0000  449    7660               RISE  1       
I__734/I                            Odrv12                     0      7660               RISE  1       
I__734/O                            Odrv12                     491    8151               RISE  1       
I__735/I                            Span12Mux_h                0      8151               RISE  1       
I__735/O                            Span12Mux_h                491    8642               RISE  1       
I__736/I                            Span12Mux_s4_h             0      8642               RISE  1       
I__736/O                            Span12Mux_s4_h             196    8839               RISE  1       
I__737/I                            LocalMux                   0      8839               RISE  1       
I__737/O                            LocalMux                   330    9168               RISE  1       
I__738/I                            IoInMux                    0      9168               RISE  1       
I__738/O                            IoInMux                    259    9428               RISE  1       
VGA_RED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9428               RISE  1       
VGA_RED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11665              FALL  1       
VGA_RED_pad_4_iopad/DIN             IO_PAD                     0      11665              FALL  1       
VGA_RED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   14153              FALL  1       
VGA_RED[4]                          vga_control                0      14153              FALL  1       

6.2.23::Path details for port: VGA_RED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 14679


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11304
---------------------------- ------
Clock To Out Delay            14679

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1060/I                                     Odrv12                     0      7604               RISE  1       
I__1060/O                                     Odrv12                     491    8095               RISE  1       
I__1065/I                                     Span12Mux_s5_h             0      8095               RISE  1       
I__1065/O                                     Span12Mux_s5_h             231    8327               RISE  1       
I__1073/I                                     LocalMux                   0      8327               RISE  1       
I__1073/O                                     LocalMux                   330    8656               RISE  1       
I__1085/I                                     InMux                      0      8656               RISE  1       
I__1085/O                                     InMux                      259    8916               RISE  1       
i1_2_lut_adj_20_LC_1_21_4/in0                 LogicCell40_SEQ_MODE_0000  0      8916               RISE  1       
i1_2_lut_adj_20_LC_1_21_4/lcout               LogicCell40_SEQ_MODE_0000  449    9365               RISE  1       
I__193/I                                      LocalMux                   0      9365               RISE  1       
I__193/O                                      LocalMux                   330    9694               RISE  1       
I__194/I                                      IoInMux                    0      9694               RISE  1       
I__194/O                                      IoInMux                    259    9954               RISE  1       
VGA_RED_pad_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      9954               RISE  1       
VGA_RED_pad_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   12191              FALL  1       
VGA_RED_pad_5_iopad/DIN                       IO_PAD                     0      12191              FALL  1       
VGA_RED_pad_5_iopad/PACKAGEPIN:out            IO_PAD                     2488   14679              FALL  1       
VGA_RED[5]                                    vga_control                0      14679              FALL  1       

6.2.24::Path details for port: VGA_RED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 16937


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             13562
---------------------------- ------
Clock To Out Delay            16937

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1058/I                                     Odrv4                      0      7590               FALL  1       
I__1058/O                                     Odrv4                      372    7962               FALL  1       
I__1063/I                                     Span4Mux_v                 0      7962               FALL  1       
I__1063/O                                     Span4Mux_v                 372    8334               FALL  1       
I__1071/I                                     Span4Mux_h                 0      8334               FALL  1       
I__1071/O                                     Span4Mux_h                 316    8649               FALL  1       
I__1084/I                                     Span4Mux_v                 0      8649               FALL  1       
I__1084/O                                     Span4Mux_v                 372    9021               FALL  1       
I__1100/I                                     Span4Mux_h                 0      9021               FALL  1       
I__1100/O                                     Span4Mux_h                 316    9337               FALL  1       
I__1110/I                                     Span4Mux_h                 0      9337               FALL  1       
I__1110/O                                     Span4Mux_h                 316    9652               FALL  1       
I__1120/I                                     LocalMux                   0      9652               FALL  1       
I__1120/O                                     LocalMux                   309    9961               FALL  1       
I__1125/I                                     InMux                      0      9961               FALL  1       
I__1125/O                                     InMux                      217    10178              FALL  1       
i592_2_lut_LC_21_32_6/in3                     LogicCell40_SEQ_MODE_0000  0      10178              FALL  1       
i592_2_lut_LC_21_32_6/lcout                   LogicCell40_SEQ_MODE_0000  316    10494              RISE  1       
I__873/I                                      Odrv4                      0      10494              RISE  1       
I__873/O                                      Odrv4                      351    10845              RISE  1       
I__874/I                                      Span4Mux_s0_v              0      10845              RISE  1       
I__874/O                                      Span4Mux_s0_v              203    11048              RISE  1       
I__875/I                                      IoSpan4Mux                 0      11048              RISE  1       
I__875/O                                      IoSpan4Mux                 288    11335              RISE  1       
I__876/I                                      IoSpan4Mux                 0      11335              RISE  1       
I__876/O                                      IoSpan4Mux                 288    11623              RISE  1       
I__877/I                                      LocalMux                   0      11623              RISE  1       
I__877/O                                      LocalMux                   330    11953              RISE  1       
I__878/I                                      IoInMux                    0      11953              RISE  1       
I__878/O                                      IoInMux                    259    12212              RISE  1       
VGA_RED_pad_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      12212              RISE  1       
VGA_RED_pad_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   14449              FALL  1       
VGA_RED_pad_6_iopad/DIN                       IO_PAD                     0      14449              FALL  1       
VGA_RED_pad_6_iopad/PACKAGEPIN:out            IO_PAD                     2488   16937              FALL  1       
VGA_RED[6]                                    vga_control                0      16937              FALL  1       

6.2.25::Path details for port: VGA_RED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15247


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11872
---------------------------- ------
Clock To Out Delay            15247

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               FALL  4       
I__489/I                                      Odrv4                      0      3375               FALL  1       
I__489/O                                      Odrv4                      372    3747               FALL  1       
I__493/I                                      Span4Mux_v                 0      3747               FALL  1       
I__493/O                                      Span4Mux_v                 372    4119               FALL  1       
I__497/I                                      Span4Mux_h                 0      4119               FALL  1       
I__497/O                                      Span4Mux_h                 316    4434               FALL  1       
I__499/I                                      LocalMux                   0      4434               FALL  1       
I__499/O                                      LocalMux                   309    4743               FALL  1       
I__501/I                                      InMux                      0      4743               FALL  1       
I__501/O                                      InMux                      217    4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5360               RISE  2       
I__325/I                                      LocalMux                   0      5360               RISE  1       
I__325/O                                      LocalMux                   330    5690               RISE  1       
I__327/I                                      InMux                      0      5690               RISE  1       
I__327/O                                      InMux                      259    5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5949               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6265               RISE  3       
I__745/I                                      Odrv4                      0      6265               RISE  1       
I__745/O                                      Odrv4                      351    6615               RISE  1       
I__746/I                                      LocalMux                   0      6615               RISE  1       
I__746/O                                      LocalMux                   330    6945               RISE  1       
I__747/I                                      InMux                      0      6945               RISE  1       
I__747/O                                      InMux                      259    7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7205               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  400    7604               RISE  23      
I__1059/I                                     Odrv12                     0      7604               RISE  1       
I__1059/O                                     Odrv12                     491    8095               RISE  1       
I__1064/I                                     LocalMux                   0      8095               RISE  1       
I__1064/O                                     LocalMux                   330    8425               RISE  1       
I__1072/I                                     InMux                      0      8425               RISE  1       
I__1072/O                                     InMux                      259    8684               RISE  1       
i591_2_lut_LC_6_16_1/in3                      LogicCell40_SEQ_MODE_0000  0      8684               RISE  1       
i591_2_lut_LC_6_16_1/lcout                    LogicCell40_SEQ_MODE_0000  316    9000               RISE  1       
I__533/I                                      Odrv4                      0      9000               RISE  1       
I__533/O                                      Odrv4                      351    9351               RISE  1       
I__534/I                                      Span4Mux_v                 0      9351               RISE  1       
I__534/O                                      Span4Mux_v                 351    9701               RISE  1       
I__535/I                                      Span4Mux_s3_h              0      9701               RISE  1       
I__535/O                                      Span4Mux_s3_h              231    9933               RISE  1       
I__536/I                                      LocalMux                   0      9933               RISE  1       
I__536/O                                      LocalMux                   330    10262              RISE  1       
I__537/I                                      IoInMux                    0      10262              RISE  1       
I__537/O                                      IoInMux                    259    10522              RISE  1       
VGA_RED_pad_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      10522              RISE  1       
VGA_RED_pad_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   12759              FALL  1       
VGA_RED_pad_7_iopad/DIN                       IO_PAD                     0      12759              FALL  1       
VGA_RED_pad_7_iopad/PACKAGEPIN:out            IO_PAD                     2488   15247              FALL  1       
VGA_RED[7]                                    vga_control                0      15247              FALL  1       

6.2.26::Path details for port: VGA_VISIBLE
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_VISIBLE
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 15016


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay             11641
---------------------------- ------
Clock To Out Delay            15016

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__489/I                                      Odrv4                      0      3375               RISE  1       
I__489/O                                      Odrv4                      351    3726               RISE  1       
I__493/I                                      Span4Mux_v                 0      3726               RISE  1       
I__493/O                                      Span4Mux_v                 351    4077               RISE  1       
I__497/I                                      Span4Mux_h                 0      4077               RISE  1       
I__497/O                                      Span4Mux_h                 302    4378               RISE  1       
I__499/I                                      LocalMux                   0      4378               RISE  1       
I__499/O                                      LocalMux                   330    4708               RISE  1       
I__501/I                                      InMux                      0      4708               RISE  1       
I__501/O                                      InMux                      259    4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000  400    5367               RISE  2       
I__325/I                                      LocalMux                   0      5367               RISE  1       
I__325/O                                      LocalMux                   330    5697               RISE  1       
I__327/I                                      InMux                      0      5697               RISE  1       
I__327/O                                      InMux                      259    5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000  0      5956               RISE  1       
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000  316    6272               RISE  3       
I__745/I                                      Odrv4                      0      6272               RISE  1       
I__745/O                                      Odrv4                      351    6622               RISE  1       
I__746/I                                      LocalMux                   0      6622               RISE  1       
I__746/O                                      LocalMux                   330    6952               RISE  1       
I__747/I                                      InMux                      0      6952               RISE  1       
I__747/O                                      InMux                      259    7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000  0      7212               RISE  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  379    7590               FALL  23      
I__1061/I                                     Odrv12                     0      7590               FALL  1       
I__1061/O                                     Odrv12                     540    8130               FALL  1       
I__1068/I                                     Span12Mux_h                0      8130               FALL  1       
I__1068/O                                     Span12Mux_h                540    8670               FALL  1       
I__1080/I                                     Span12Mux_s7_h             0      8670               FALL  1       
I__1080/O                                     Span12Mux_s7_h             323    8993               FALL  1       
I__1096/I                                     Sp12to4                    0      8993               FALL  1       
I__1096/O                                     Sp12to4                    449    9442               FALL  1       
I__1106/I                                     IoSpan4Mux                 0      9442               FALL  1       
I__1106/O                                     IoSpan4Mux                 323    9764               FALL  1       
I__1117/I                                     LocalMux                   0      9764               FALL  1       
I__1117/O                                     LocalMux                   309    10073              FALL  1       
I__1122/I                                     IoInMux                    0      10073              FALL  1       
I__1122/O                                     IoInMux                    217    10290              FALL  1       
VGA_VISIBLE_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      10290              FALL  1       
VGA_VISIBLE_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   12528              FALL  1       
VGA_VISIBLE_pad_iopad/DIN                     IO_PAD                     0      12528              FALL  1       
VGA_VISIBLE_pad_iopad/PACKAGEPIN:out          IO_PAD                     2488   15016              FALL  1       
VGA_VISIBLE                                   vga_control                0      15016              FALL  1       

6.2.27::Path details for port: VGA_VS   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_VS
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12701


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9326
---------------------------- ------
Clock To Out Delay            12701

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i11_LC_6_19_4/lcout       LogicCell40_SEQ_MODE_1000  540    3375               RISE  3       
I__1045/I                        LocalMux                   0      3375               RISE  1       
I__1045/O                        LocalMux                   330    3705               RISE  1       
I__1048/I                        InMux                      0      3705               RISE  1       
I__1048/O                        InMux                      259    3964               RISE  1       
i1_4_lut_adj_33_LC_6_19_0/in0    LogicCell40_SEQ_MODE_0000  0      3964               RISE  1       
i1_4_lut_adj_33_LC_6_19_0/ltout  LogicCell40_SEQ_MODE_0000  386    4350               FALL  1       
I__674/I                         CascadeMux                 0      4350               FALL  1       
I__674/O                         CascadeMux                 0      4350               FALL  1       
i1_2_lut_adj_21_LC_6_19_1/in2    LogicCell40_SEQ_MODE_0000  0      4350               FALL  1       
i1_2_lut_adj_21_LC_6_19_1/lcout  LogicCell40_SEQ_MODE_0000  379    4729               RISE  2       
I__710/I                         LocalMux                   0      4729               RISE  1       
I__710/O                         LocalMux                   330    5058               RISE  1       
I__712/I                         InMux                      0      5058               RISE  1       
I__712/O                         InMux                      259    5318               RISE  1       
i4_4_lut_LC_7_19_2/in1           LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
i4_4_lut_LC_7_19_2/lcout         LogicCell40_SEQ_MODE_0000  379    5697               FALL  1       
I__702/I                         Odrv12                     0      5697               FALL  1       
I__702/O                         Odrv12                     540    6237               FALL  1       
I__703/I                         Span12Mux_h                0      6237               FALL  1       
I__703/O                         Span12Mux_h                540    6777               FALL  1       
I__704/I                         Span12Mux_h                0      6777               FALL  1       
I__704/O                         Span12Mux_h                540    7317               FALL  1       
I__705/I                         Span12Mux_s1_h             0      7317               FALL  1       
I__705/O                         Span12Mux_s1_h             133    7450               FALL  1       
I__706/I                         LocalMux                   0      7450               FALL  1       
I__706/O                         LocalMux                   309    7759               FALL  1       
I__707/I                         IoInMux                    0      7759               FALL  1       
I__707/O                         IoInMux                    217    7976               FALL  1       
VGA_VS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7976               FALL  1       
VGA_VS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10213              FALL  1       
VGA_VS_pad_iopad/DIN             IO_PAD                     0      10213              FALL  1       
VGA_VS_pad_iopad/PACKAGEPIN:out  IO_PAD                     2488   12701              FALL  1       
VGA_VS                           vga_control                0      12701              FALL  1       

6.2.28::Path details for port: VGA_X_O[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9924


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6549
---------------------------- ------
Clock To Out Delay             9924

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__572/I                                         ClkMux                     0      2527               RISE  1       
I__572/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i1_LC_4_19_4/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__271/I                            Odrv4                      0      3375               FALL  1       
I__271/O                            Odrv4                      372    3747               FALL  1       
I__276/I                            Span4Mux_v                 0      3747               FALL  1       
I__276/O                            Span4Mux_v                 372    4119               FALL  1       
I__280/I                            Span4Mux_s3_h              0      4119               FALL  1       
I__280/O                            Span4Mux_s3_h              231    4350               FALL  1       
I__282/I                            IoSpan4Mux                 0      4350               FALL  1       
I__282/O                            IoSpan4Mux                 323    4673               FALL  1       
I__283/I                            LocalMux                   0      4673               FALL  1       
I__283/O                            LocalMux                   309    4981               FALL  1       
I__284/I                            IoInMux                    0      4981               FALL  1       
I__284/O                            IoInMux                    217    5199               FALL  1       
VGA_X_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5199               FALL  1       
VGA_X_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7436               FALL  1       
VGA_X_O_pad_0_iopad/DIN             IO_PAD                     0      7436               FALL  1       
VGA_X_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2488   9924               FALL  1       
VGA_X_O[0]                          vga_control                0      9924               FALL  1       

6.2.29::Path details for port: VGA_X_O[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[10]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12070


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8695
---------------------------- ------
Clock To Out Delay            12070

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i9_LC_5_18_0/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__507/I                             Odrv12                     0      3375               FALL  1       
I__507/O                             Odrv12                     540    3915               FALL  1       
I__511/I                             Span12Mux_v                0      3915               FALL  1       
I__511/O                             Span12Mux_v                540    4455               FALL  1       
I__516/I                             Span12Mux_h                0      4455               FALL  1       
I__516/O                             Span12Mux_h                540    4995               FALL  1       
I__519/I                             LocalMux                   0      4995               FALL  1       
I__519/O                             LocalMux                   309    5304               FALL  1       
I__521/I                             InMux                      0      5304               FALL  1       
I__521/O                             InMux                      217    5521               FALL  1       
add_136_5_lut_LC_3_30_3/in1          LogicCell40_SEQ_MODE_0000  0      5521               FALL  1       
add_136_5_lut_LC_3_30_3/carryout     LogicCell40_SEQ_MODE_0000  245    5767               FALL  2       
add_136_6_lut_LC_3_30_4/carryin      LogicCell40_SEQ_MODE_0000  0      5767               FALL  1       
add_136_6_lut_LC_3_30_4/carryout     LogicCell40_SEQ_MODE_0000  105    5872               FALL  2       
I__238/I                             InMux                      0      5872               FALL  1       
I__238/O                             InMux                      217    6089               FALL  1       
add_136_7_lut_LC_3_30_5/in3          LogicCell40_SEQ_MODE_0000  0      6089               FALL  1       
add_136_7_lut_LC_3_30_5/lcout        LogicCell40_SEQ_MODE_0000  316    6405               RISE  1       
I__239/I                             Odrv4                      0      6405               RISE  1       
I__239/O                             Odrv4                      351    6756               RISE  1       
I__240/I                             LocalMux                   0      6756               RISE  1       
I__240/O                             LocalMux                   330    7085               RISE  1       
I__241/I                             IoInMux                    0      7085               RISE  1       
I__241/O                             IoInMux                    259    7345               RISE  1       
VGA_X_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7345               RISE  1       
VGA_X_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9582               FALL  1       
VGA_X_O_pad_10_iopad/DIN             IO_PAD                     0      9582               FALL  1       
VGA_X_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                     2488   12070              FALL  1       
VGA_X_O[10]                          vga_control                0      12070              FALL  1       

6.2.30::Path details for port: VGA_X_O[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[11]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12189


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8814
---------------------------- ------
Clock To Out Delay            12189

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i9_LC_5_18_0/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__507/I                             Odrv12                     0      3375               RISE  1       
I__507/O                             Odrv12                     491    3866               RISE  1       
I__511/I                             Span12Mux_v                0      3866               RISE  1       
I__511/O                             Span12Mux_v                491    4357               RISE  1       
I__516/I                             Span12Mux_h                0      4357               RISE  1       
I__516/O                             Span12Mux_h                491    4848               RISE  1       
I__519/I                             LocalMux                   0      4848               RISE  1       
I__519/O                             LocalMux                   330    5178               RISE  1       
I__521/I                             InMux                      0      5178               RISE  1       
I__521/O                             InMux                      259    5437               RISE  1       
add_136_5_lut_LC_3_30_3/in1          LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
add_136_5_lut_LC_3_30_3/carryout     LogicCell40_SEQ_MODE_0000  259    5697               RISE  2       
add_136_6_lut_LC_3_30_4/carryin      LogicCell40_SEQ_MODE_0000  0      5697               RISE  1       
add_136_6_lut_LC_3_30_4/carryout     LogicCell40_SEQ_MODE_0000  126    5823               RISE  2       
add_136_7_lut_LC_3_30_5/carryin      LogicCell40_SEQ_MODE_0000  0      5823               RISE  1       
add_136_7_lut_LC_3_30_5/carryout     LogicCell40_SEQ_MODE_0000  126    5949               RISE  1       
I__237/I                             InMux                      0      5949               RISE  1       
I__237/O                             InMux                      259    6209               RISE  1       
add_136_8_lut_LC_3_30_6/in3          LogicCell40_SEQ_MODE_0000  0      6209               RISE  1       
add_136_8_lut_LC_3_30_6/lcout        LogicCell40_SEQ_MODE_0000  316    6524               RISE  1       
I__234/I                             Odrv4                      0      6524               RISE  1       
I__234/O                             Odrv4                      351    6875               RISE  1       
I__235/I                             LocalMux                   0      6875               RISE  1       
I__235/O                             LocalMux                   330    7205               RISE  1       
I__236/I                             IoInMux                    0      7205               RISE  1       
I__236/O                             IoInMux                    259    7464               RISE  1       
VGA_X_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7464               RISE  1       
VGA_X_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9701               FALL  1       
VGA_X_O_pad_11_iopad/DIN             IO_PAD                     0      9701               FALL  1       
VGA_X_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                     2488   12189              FALL  1       
VGA_X_O[11]                          vga_control                0      12189              FALL  1       

6.2.31::Path details for port: VGA_X_O[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9622


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6247
---------------------------- ------
Clock To Out Delay             9622

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i2_LC_4_17_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__289/I                            Odrv4                      0      3375               RISE  1       
I__289/O                            Odrv4                      351    3726               RISE  1       
I__294/I                            Span4Mux_v                 0      3726               RISE  1       
I__294/O                            Span4Mux_v                 351    4077               RISE  1       
I__297/I                            Span4Mux_s3_h              0      4077               RISE  1       
I__297/O                            Span4Mux_s3_h              231    4308               RISE  1       
I__299/I                            LocalMux                   0      4308               RISE  1       
I__299/O                            LocalMux                   330    4638               RISE  1       
I__300/I                            IoInMux                    0      4638               RISE  1       
I__300/O                            IoInMux                    259    4897               RISE  1       
VGA_X_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4897               RISE  1       
VGA_X_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7134               FALL  1       
VGA_X_O_pad_1_iopad/DIN             IO_PAD                     0      7134               FALL  1       
VGA_X_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2488   9622               FALL  1       
VGA_X_O[1]                          vga_control                0      9622               FALL  1       

6.2.32::Path details for port: VGA_X_O[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9272


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5897
---------------------------- ------
Clock To Out Delay             9272

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i3_LC_4_17_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__368/I                            Odrv4                      0      3375               RISE  1       
I__368/O                            Odrv4                      351    3726               RISE  1       
I__372/I                            Span4Mux_s3_h              0      3726               RISE  1       
I__372/O                            Span4Mux_s3_h              231    3957               RISE  1       
I__377/I                            LocalMux                   0      3957               RISE  1       
I__377/O                            LocalMux                   330    4287               RISE  1       
I__379/I                            IoInMux                    0      4287               RISE  1       
I__379/O                            IoInMux                    259    4546               RISE  1       
VGA_X_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4546               RISE  1       
VGA_X_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6784               FALL  1       
VGA_X_O_pad_2_iopad/DIN             IO_PAD                     0      6784               FALL  1       
VGA_X_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2488   9272               FALL  1       
VGA_X_O[2]                          vga_control                0      9272               FALL  1       

6.2.33::Path details for port: VGA_X_O[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9272


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5897
---------------------------- ------
Clock To Out Delay             9272

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i4_LC_4_17_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__338/I                            Odrv4                      0      3375               RISE  1       
I__338/O                            Odrv4                      351    3726               RISE  1       
I__343/I                            Span4Mux_s3_h              0      3726               RISE  1       
I__343/O                            Span4Mux_s3_h              231    3957               RISE  1       
I__349/I                            LocalMux                   0      3957               RISE  1       
I__349/O                            LocalMux                   330    4287               RISE  1       
I__352/I                            IoInMux                    0      4287               RISE  1       
I__352/O                            IoInMux                    259    4546               RISE  1       
VGA_X_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4546               RISE  1       
VGA_X_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6784               FALL  1       
VGA_X_O_pad_3_iopad/DIN             IO_PAD                     0      6784               FALL  1       
VGA_X_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2488   9272               FALL  1       
VGA_X_O[3]                          vga_control                0      9272               FALL  1       

6.2.34::Path details for port: VGA_X_O[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9622


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6247
---------------------------- ------
Clock To Out Delay             9622

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i5_LC_4_17_1/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__981/I                            Odrv4                      0      3375               RISE  1       
I__981/O                            Odrv4                      351    3726               RISE  1       
I__988/I                            Span4Mux_v                 0      3726               RISE  1       
I__988/O                            Span4Mux_v                 351    4077               RISE  1       
I__993/I                            Span4Mux_s3_h              0      4077               RISE  1       
I__993/O                            Span4Mux_s3_h              231    4308               RISE  1       
I__995/I                            LocalMux                   0      4308               RISE  1       
I__995/O                            LocalMux                   330    4638               RISE  1       
I__997/I                            IoInMux                    0      4638               RISE  1       
I__997/O                            IoInMux                    259    4897               RISE  1       
VGA_X_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4897               RISE  1       
VGA_X_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7134               FALL  1       
VGA_X_O_pad_4_iopad/DIN             IO_PAD                     0      7134               FALL  1       
VGA_X_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   9622               FALL  1       
VGA_X_O[4]                          vga_control                0      9622               FALL  1       

6.2.35::Path details for port: VGA_X_O[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11334


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7959
---------------------------- ------
Clock To Out Delay            11334

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__908/I                            Odrv4                      0      3375               FALL  1       
I__908/O                            Odrv4                      372    3747               FALL  1       
I__912/I                            Span4Mux_v                 0      3747               FALL  1       
I__912/O                            Span4Mux_v                 372    4119               FALL  1       
I__915/I                            Span4Mux_v                 0      4119               FALL  1       
I__915/O                            Span4Mux_v                 372    4490               FALL  1       
I__917/I                            LocalMux                   0      4490               FALL  1       
I__917/O                            LocalMux                   309    4799               FALL  1       
I__919/I                            InMux                      0      4799               FALL  1       
I__919/O                            InMux                      217    5016               FALL  1       
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000  0      5016               FALL  1       
add_136_2_lut_LC_3_30_0/lcout       LogicCell40_SEQ_MODE_0000  400    5416               RISE  1       
I__227/I                            Odrv4                      0      5416               RISE  1       
I__227/O                            Odrv4                      351    5767               RISE  1       
I__228/I                            Span4Mux_s2_v              0      5767               RISE  1       
I__228/O                            Span4Mux_s2_v              252    6019               RISE  1       
I__229/I                            LocalMux                   0      6019               RISE  1       
I__229/O                            LocalMux                   330    6349               RISE  1       
I__230/I                            IoInMux                    0      6349               RISE  1       
I__230/O                            IoInMux                    259    6608               RISE  1       
VGA_X_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6608               RISE  1       
VGA_X_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8846               FALL  1       
VGA_X_O_pad_5_iopad/DIN             IO_PAD                     0      8846               FALL  1       
VGA_X_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2488   11334              FALL  1       
VGA_X_O[5]                          vga_control                0      11334              FALL  1       

6.2.36::Path details for port: VGA_X_O[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11656


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8281
---------------------------- ------
Clock To Out Delay            11656

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__908/I                            Odrv4                      0      3375               RISE  1       
I__908/O                            Odrv4                      351    3726               RISE  1       
I__912/I                            Span4Mux_v                 0      3726               RISE  1       
I__912/O                            Span4Mux_v                 351    4077               RISE  1       
I__915/I                            Span4Mux_v                 0      4077               RISE  1       
I__915/O                            Span4Mux_v                 351    4427               RISE  1       
I__917/I                            LocalMux                   0      4427               RISE  1       
I__917/O                            LocalMux                   330    4757               RISE  1       
I__919/I                            InMux                      0      4757               RISE  1       
I__919/O                            InMux                      259    5016               RISE  1       
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
I__222/I                            InMux                      0      5276               RISE  1       
I__222/O                            InMux                      259    5535               RISE  1       
add_136_3_lut_LC_3_30_1/in3         LogicCell40_SEQ_MODE_0000  0      5535               RISE  1       
add_136_3_lut_LC_3_30_1/lcout       LogicCell40_SEQ_MODE_0000  316    5851               RISE  1       
I__223/I                            Odrv12                     0      5851               RISE  1       
I__223/O                            Odrv12                     491    6342               RISE  1       
I__224/I                            LocalMux                   0      6342               RISE  1       
I__224/O                            LocalMux                   330    6672               RISE  1       
I__225/I                            IoInMux                    0      6672               RISE  1       
I__225/O                            IoInMux                    259    6931               RISE  1       
VGA_X_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6931               RISE  1       
VGA_X_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9168               FALL  1       
VGA_X_O_pad_6_iopad/DIN             IO_PAD                     0      9168               FALL  1       
VGA_X_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2488   11656              FALL  1       
VGA_X_O[6]                          vga_control                0      11656              FALL  1       

6.2.37::Path details for port: VGA_X_O[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11642


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8267
---------------------------- ------
Clock To Out Delay            11642

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__908/I                            Odrv4                      0      3375               RISE  1       
I__908/O                            Odrv4                      351    3726               RISE  1       
I__912/I                            Span4Mux_v                 0      3726               RISE  1       
I__912/O                            Span4Mux_v                 351    4077               RISE  1       
I__915/I                            Span4Mux_v                 0      4077               RISE  1       
I__915/O                            Span4Mux_v                 351    4427               RISE  1       
I__917/I                            LocalMux                   0      4427               RISE  1       
I__917/O                            LocalMux                   330    4757               RISE  1       
I__919/I                            InMux                      0      4757               RISE  1       
I__919/O                            InMux                      259    5016               RISE  1       
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
I__218/I                            InMux                      0      5402               RISE  1       
I__218/O                            InMux                      259    5662               RISE  1       
add_136_4_lut_LC_3_30_2/in3         LogicCell40_SEQ_MODE_0000  0      5662               RISE  1       
add_136_4_lut_LC_3_30_2/lcout       LogicCell40_SEQ_MODE_0000  316    5977               RISE  1       
I__219/I                            Odrv4                      0      5977               RISE  1       
I__219/O                            Odrv4                      351    6328               RISE  1       
I__220/I                            LocalMux                   0      6328               RISE  1       
I__220/O                            LocalMux                   330    6658               RISE  1       
I__221/I                            IoInMux                    0      6658               RISE  1       
I__221/O                            IoInMux                    259    6917               RISE  1       
VGA_X_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6917               RISE  1       
VGA_X_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9154               FALL  1       
VGA_X_O_pad_7_iopad/DIN             IO_PAD                     0      9154               FALL  1       
VGA_X_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2488   11642              FALL  1       
VGA_X_O[7]                          vga_control                0      11642              FALL  1       

6.2.38::Path details for port: VGA_X_O[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[8]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11769


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8394
---------------------------- ------
Clock To Out Delay            11769

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__908/I                            Odrv4                      0      3375               RISE  1       
I__908/O                            Odrv4                      351    3726               RISE  1       
I__912/I                            Span4Mux_v                 0      3726               RISE  1       
I__912/O                            Span4Mux_v                 351    4077               RISE  1       
I__915/I                            Span4Mux_v                 0      4077               RISE  1       
I__915/O                            Span4Mux_v                 351    4427               RISE  1       
I__917/I                            LocalMux                   0      4427               RISE  1       
I__917/O                            LocalMux                   330    4757               RISE  1       
I__919/I                            InMux                      0      4757               RISE  1       
I__919/O                            InMux                      259    5016               RISE  1       
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
I__214/I                            InMux                      0      5528               RISE  1       
I__214/O                            InMux                      259    5788               RISE  1       
add_136_5_lut_LC_3_30_3/in3         LogicCell40_SEQ_MODE_0000  0      5788               RISE  1       
add_136_5_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000  316    6103               RISE  1       
I__215/I                            Odrv4                      0      6103               RISE  1       
I__215/O                            Odrv4                      351    6454               RISE  1       
I__216/I                            LocalMux                   0      6454               RISE  1       
I__216/O                            LocalMux                   330    6784               RISE  1       
I__217/I                            IoInMux                    0      6784               RISE  1       
I__217/O                            IoInMux                    259    7043               RISE  1       
VGA_X_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7043               RISE  1       
VGA_X_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9281               FALL  1       
VGA_X_O_pad_8_iopad/DIN             IO_PAD                     0      9281               FALL  1       
VGA_X_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                     2488   11769              FALL  1       
VGA_X_O[8]                          vga_control                0      11769              FALL  1       

6.2.39::Path details for port: VGA_X_O[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[9]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12217


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8842
---------------------------- ------
Clock To Out Delay            12217

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i9_LC_5_18_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__507/I                            Odrv12                     0      3375               FALL  1       
I__507/O                            Odrv12                     540    3915               FALL  1       
I__511/I                            Span12Mux_v                0      3915               FALL  1       
I__511/O                            Span12Mux_v                540    4455               FALL  1       
I__516/I                            Span12Mux_h                0      4455               FALL  1       
I__516/O                            Span12Mux_h                540    4995               FALL  1       
I__519/I                            LocalMux                   0      4995               FALL  1       
I__519/O                            LocalMux                   309    5304               FALL  1       
I__521/I                            InMux                      0      5304               FALL  1       
I__521/O                            InMux                      217    5521               FALL  1       
add_136_5_lut_LC_3_30_3/in1         LogicCell40_SEQ_MODE_0000  0      5521               FALL  1       
add_136_5_lut_LC_3_30_3/carryout    LogicCell40_SEQ_MODE_0000  245    5767               FALL  2       
I__242/I                            InMux                      0      5767               FALL  1       
I__242/O                            InMux                      217    5984               FALL  1       
add_136_6_lut_LC_3_30_4/in3         LogicCell40_SEQ_MODE_0000  0      5984               FALL  1       
add_136_6_lut_LC_3_30_4/lcout       LogicCell40_SEQ_MODE_0000  316    6300               RISE  1       
I__243/I                            Odrv4                      0      6300               RISE  1       
I__243/O                            Odrv4                      351    6650               RISE  1       
I__244/I                            Span4Mux_s2_v              0      6650               RISE  1       
I__244/O                            Span4Mux_s2_v              252    6903               RISE  1       
I__245/I                            LocalMux                   0      6903               RISE  1       
I__245/O                            LocalMux                   330    7233               RISE  1       
I__246/I                            IoInMux                    0      7233               RISE  1       
I__246/O                            IoInMux                    259    7492               RISE  1       
VGA_X_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7492               RISE  1       
VGA_X_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9729               FALL  1       
VGA_X_O_pad_9_iopad/DIN             IO_PAD                     0      9729               FALL  1       
VGA_X_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                     2488   12217              FALL  1       
VGA_X_O[9]                          vga_control                0      12217              FALL  1       

6.2.40::Path details for port: VGA_Y_O[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9384


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6009
---------------------------- ------
Clock To Out Delay             9384

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__575/I                                         ClkMux                     0      2527               RISE  1       
I__575/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__716/I                            Odrv12                     0      3375               FALL  1       
I__716/O                            Odrv12                     540    3915               FALL  1       
I__722/I                            Span12Mux_s4_h             0      3915               FALL  1       
I__722/O                            Span12Mux_s4_h             217    4133               FALL  1       
I__726/I                            LocalMux                   0      4133               FALL  1       
I__726/O                            LocalMux                   309    4441               FALL  1       
I__729/I                            IoInMux                    0      4441               FALL  1       
I__729/O                            IoInMux                    217    4659               FALL  1       
VGA_Y_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4659               FALL  1       
VGA_Y_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6896               FALL  1       
VGA_Y_O_pad_0_iopad/DIN             IO_PAD                     0      6896               FALL  1       
VGA_Y_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2488   9384               FALL  1       
VGA_Y_O[0]                          vga_control                0      9384               FALL  1       

6.2.41::Path details for port: VGA_Y_O[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[10]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 13101


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9726
---------------------------- ------
Clock To Out Delay            13101

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                            Odrv4                      0      3375               RISE  1       
I__1162/O                            Odrv4                      351    3726               RISE  1       
I__1169/I                            Span4Mux_v                 0      3726               RISE  1       
I__1169/O                            Span4Mux_v                 351    4077               RISE  1       
I__1175/I                            Span4Mux_v                 0      4077               RISE  1       
I__1175/O                            Span4Mux_v                 351    4427               RISE  1       
I__1179/I                            LocalMux                   0      4427               RISE  1       
I__1179/O                            LocalMux                   330    4757               RISE  1       
I__1182/I                            InMux                      0      4757               RISE  1       
I__1182/O                            InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1          LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout     LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin      LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout     LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin      LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout     LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin      LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000  0      5655               RISE  1       
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000  126    5781               RISE  2       
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000  0      5781               RISE  1       
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000  126    5907               RISE  2       
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000  0      5907               RISE  1       
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000  126    6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX           0      6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX           196    6230               RISE  2       
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000  0      6230               RISE  1       
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000  126    6356               RISE  2       
I__1039/I                            InMux                      0      6356               RISE  1       
I__1039/O                            InMux                      259    6615               RISE  1       
add_177_11_lut_LC_7_27_1/in3         LogicCell40_SEQ_MODE_0000  0      6615               RISE  1       
add_177_11_lut_LC_7_27_1/lcout       LogicCell40_SEQ_MODE_0000  316    6931               RISE  1       
I__1040/I                            Odrv4                      0      6931               RISE  1       
I__1040/O                            Odrv4                      351    7282               RISE  1       
I__1041/I                            Span4Mux_h                 0      7282               RISE  1       
I__1041/O                            Span4Mux_h                 302    7583               RISE  1       
I__1042/I                            Span4Mux_s2_h              0      7583               RISE  1       
I__1042/O                            Span4Mux_s2_h              203    7787               RISE  1       
I__1043/I                            LocalMux                   0      7787               RISE  1       
I__1043/O                            LocalMux                   330    8116               RISE  1       
I__1044/I                            IoInMux                    0      8116               RISE  1       
I__1044/O                            IoInMux                    259    8376               RISE  1       
VGA_Y_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8376               RISE  1       
VGA_Y_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10613              FALL  1       
VGA_Y_O_pad_10_iopad/DIN             IO_PAD                     0      10613              FALL  1       
VGA_Y_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                     2488   13101              FALL  1       
VGA_Y_O[10]                          vga_control                0      13101              FALL  1       

6.2.42::Path details for port: VGA_Y_O[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[11]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12954


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9579
---------------------------- ------
Clock To Out Delay            12954

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                            Odrv4                      0      3375               RISE  1       
I__1162/O                            Odrv4                      351    3726               RISE  1       
I__1169/I                            Span4Mux_v                 0      3726               RISE  1       
I__1169/O                            Span4Mux_v                 351    4077               RISE  1       
I__1175/I                            Span4Mux_v                 0      4077               RISE  1       
I__1175/O                            Span4Mux_v                 351    4427               RISE  1       
I__1179/I                            LocalMux                   0      4427               RISE  1       
I__1179/O                            LocalMux                   330    4757               RISE  1       
I__1182/I                            InMux                      0      4757               RISE  1       
I__1182/O                            InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1          LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout     LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin      LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout     LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin      LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout     LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin      LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000  0      5655               RISE  1       
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000  126    5781               RISE  2       
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000  0      5781               RISE  1       
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000  126    5907               RISE  2       
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000  0      5907               RISE  1       
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000  126    6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX           0      6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX           196    6230               RISE  2       
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000  0      6230               RISE  1       
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000  126    6356               RISE  2       
add_177_11_lut_LC_7_27_1/carryin     LogicCell40_SEQ_MODE_0000  0      6356               RISE  1       
add_177_11_lut_LC_7_27_1/carryout    LogicCell40_SEQ_MODE_0000  126    6482               RISE  1       
I__1003/I                            InMux                      0      6482               RISE  1       
I__1003/O                            InMux                      259    6742               RISE  1       
add_177_12_lut_LC_7_27_2/in3         LogicCell40_SEQ_MODE_0000  0      6742               RISE  1       
add_177_12_lut_LC_7_27_2/lcout       LogicCell40_SEQ_MODE_0000  316    7057               RISE  1       
I__999/I                             Odrv4                      0      7057               RISE  1       
I__999/O                             Odrv4                      351    7408               RISE  1       
I__1000/I                            Span4Mux_s3_h              0      7408               RISE  1       
I__1000/O                            Span4Mux_s3_h              231    7639               RISE  1       
I__1001/I                            LocalMux                   0      7639               RISE  1       
I__1001/O                            LocalMux                   330    7969               RISE  1       
I__1002/I                            IoInMux                    0      7969               RISE  1       
I__1002/O                            IoInMux                    259    8229               RISE  1       
VGA_Y_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8229               RISE  1       
VGA_Y_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10466              FALL  1       
VGA_Y_O_pad_11_iopad/DIN             IO_PAD                     0      10466              FALL  1       
VGA_Y_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                     2488   12954              FALL  1       
VGA_Y_O[11]                          vga_control                0      12954              FALL  1       

6.2.43::Path details for port: VGA_Y_O[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11285


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7910
---------------------------- ------
Clock To Out Delay            11285

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__684/I                            Odrv4                      0      3375               RISE  1       
I__684/O                            Odrv4                      351    3726               RISE  1       
I__689/I                            Span4Mux_v                 0      3726               RISE  1       
I__689/O                            Span4Mux_v                 351    4077               RISE  1       
I__693/I                            LocalMux                   0      4077               RISE  1       
I__693/O                            LocalMux                   330    4406               RISE  1       
I__696/I                            InMux                      0      4406               RISE  1       
I__696/O                            InMux                      259    4666               RISE  1       
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000  0      4666               RISE  1       
add_177_2_lut_LC_7_26_0/lcout       LogicCell40_SEQ_MODE_0000  400    5065               RISE  1       
I__676/I                            Odrv4                      0      5065               RISE  1       
I__676/O                            Odrv4                      351    5416               RISE  1       
I__677/I                            Span4Mux_v                 0      5416               RISE  1       
I__677/O                            Span4Mux_v                 351    5767               RISE  1       
I__678/I                            Span4Mux_s0_v              0      5767               RISE  1       
I__678/O                            Span4Mux_s0_v              203    5970               RISE  1       
I__679/I                            LocalMux                   0      5970               RISE  1       
I__679/O                            LocalMux                   330    6300               RISE  1       
I__680/I                            IoInMux                    0      6300               RISE  1       
I__680/O                            IoInMux                    259    6559               RISE  1       
VGA_Y_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6559               RISE  1       
VGA_Y_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8797               FALL  1       
VGA_Y_O_pad_1_iopad/DIN             IO_PAD                     0      8797               FALL  1       
VGA_Y_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2488   11285              FALL  1       
VGA_Y_O[1]                          vga_control                0      11285              FALL  1       

6.2.44::Path details for port: VGA_Y_O[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11769


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8394
---------------------------- ------
Clock To Out Delay            11769

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__684/I                            Odrv4                      0      3375               RISE  1       
I__684/O                            Odrv4                      351    3726               RISE  1       
I__689/I                            Span4Mux_v                 0      3726               RISE  1       
I__689/O                            Span4Mux_v                 351    4077               RISE  1       
I__693/I                            LocalMux                   0      4077               RISE  1       
I__693/O                            LocalMux                   330    4406               RISE  1       
I__696/I                            InMux                      0      4406               RISE  1       
I__696/O                            InMux                      259    4666               RISE  1       
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000  0      4666               RISE  1       
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000  259    4925               RISE  2       
I__867/I                            InMux                      0      4925               RISE  1       
I__867/O                            InMux                      259    5185               RISE  1       
add_177_3_lut_LC_7_26_1/in3         LogicCell40_SEQ_MODE_0000  0      5185               RISE  1       
add_177_3_lut_LC_7_26_1/lcout       LogicCell40_SEQ_MODE_0000  316    5500               RISE  1       
I__868/I                            Odrv4                      0      5500               RISE  1       
I__868/O                            Odrv4                      351    5851               RISE  1       
I__869/I                            Span4Mux_v                 0      5851               RISE  1       
I__869/O                            Span4Mux_v                 351    6202               RISE  1       
I__870/I                            Span4Mux_s2_v              0      6202               RISE  1       
I__870/O                            Span4Mux_s2_v              252    6454               RISE  1       
I__871/I                            LocalMux                   0      6454               RISE  1       
I__871/O                            LocalMux                   330    6784               RISE  1       
I__872/I                            IoInMux                    0      6784               RISE  1       
I__872/O                            IoInMux                    259    7043               RISE  1       
VGA_Y_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7043               RISE  1       
VGA_Y_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9281               FALL  1       
VGA_Y_O_pad_2_iopad/DIN             IO_PAD                     0      9281               FALL  1       
VGA_Y_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2488   11769              FALL  1       
VGA_Y_O[2]                          vga_control                0      11769              FALL  1       

6.2.45::Path details for port: VGA_Y_O[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12119


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8744
---------------------------- ------
Clock To Out Delay            12119

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
I__861/I                            InMux                      0      5276               RISE  1       
I__861/O                            InMux                      259    5535               RISE  1       
add_177_4_lut_LC_7_26_2/in3         LogicCell40_SEQ_MODE_0000  0      5535               RISE  1       
add_177_4_lut_LC_7_26_2/lcout       LogicCell40_SEQ_MODE_0000  316    5851               RISE  1       
I__862/I                            Odrv4                      0      5851               RISE  1       
I__862/O                            Odrv4                      351    6202               RISE  1       
I__863/I                            Span4Mux_v                 0      6202               RISE  1       
I__863/O                            Span4Mux_v                 351    6552               RISE  1       
I__864/I                            Span4Mux_s2_v              0      6552               RISE  1       
I__864/O                            Span4Mux_s2_v              252    6805               RISE  1       
I__865/I                            LocalMux                   0      6805               RISE  1       
I__865/O                            LocalMux                   330    7134               RISE  1       
I__866/I                            IoInMux                    0      7134               RISE  1       
I__866/O                            IoInMux                    259    7394               RISE  1       
VGA_Y_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7394               RISE  1       
VGA_Y_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9631               FALL  1       
VGA_Y_O_pad_3_iopad/DIN             IO_PAD                     0      9631               FALL  1       
VGA_Y_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2488   12119              FALL  1       
VGA_Y_O[3]                          vga_control                0      12119              FALL  1       

6.2.46::Path details for port: VGA_Y_O[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12245


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8870
---------------------------- ------
Clock To Out Delay            12245

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
I__840/I                            InMux                      0      5402               RISE  1       
I__840/O                            InMux                      259    5662               RISE  1       
add_177_5_lut_LC_7_26_3/in3         LogicCell40_SEQ_MODE_0000  0      5662               RISE  1       
add_177_5_lut_LC_7_26_3/lcout       LogicCell40_SEQ_MODE_0000  316    5977               RISE  1       
I__841/I                            Odrv4                      0      5977               RISE  1       
I__841/O                            Odrv4                      351    6328               RISE  1       
I__842/I                            Span4Mux_v                 0      6328               RISE  1       
I__842/O                            Span4Mux_v                 351    6679               RISE  1       
I__843/I                            Span4Mux_s2_v              0      6679               RISE  1       
I__843/O                            Span4Mux_s2_v              252    6931               RISE  1       
I__844/I                            LocalMux                   0      6931               RISE  1       
I__844/O                            LocalMux                   330    7261               RISE  1       
I__845/I                            IoInMux                    0      7261               RISE  1       
I__845/O                            IoInMux                    259    7520               RISE  1       
VGA_Y_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7520               RISE  1       
VGA_Y_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9757               FALL  1       
VGA_Y_O_pad_4_iopad/DIN             IO_PAD                     0      9757               FALL  1       
VGA_Y_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   12245              FALL  1       
VGA_Y_O[4]                          vga_control                0      12245              FALL  1       

6.2.47::Path details for port: VGA_Y_O[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12168


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8793
---------------------------- ------
Clock To Out Delay            12168

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
I__812/I                            InMux                      0      5528               RISE  1       
I__812/O                            InMux                      259    5788               RISE  1       
add_177_6_lut_LC_7_26_4/in3         LogicCell40_SEQ_MODE_0000  0      5788               RISE  1       
add_177_6_lut_LC_7_26_4/lcout       LogicCell40_SEQ_MODE_0000  316    6103               RISE  1       
I__813/I                            Odrv12                     0      6103               RISE  1       
I__813/O                            Odrv12                     491    6594               RISE  1       
I__814/I                            Span12Mux_s6_v             0      6594               RISE  1       
I__814/O                            Span12Mux_s6_v             259    6854               RISE  1       
I__815/I                            LocalMux                   0      6854               RISE  1       
I__815/O                            LocalMux                   330    7184               RISE  1       
I__816/I                            IoInMux                    0      7184               RISE  1       
I__816/O                            IoInMux                    259    7443               RISE  1       
VGA_Y_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7443               RISE  1       
VGA_Y_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9680               FALL  1       
VGA_Y_O_pad_5_iopad/DIN             IO_PAD                     0      9680               FALL  1       
VGA_Y_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2488   12168              FALL  1       
VGA_Y_O[5]                          vga_control                0      12168              FALL  1       

6.2.48::Path details for port: VGA_Y_O[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12814


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9439
---------------------------- ------
Clock To Out Delay            12814

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
I__805/I                            InMux                      0      5655               RISE  1       
I__805/O                            InMux                      259    5914               RISE  1       
add_177_7_lut_LC_7_26_5/in3         LogicCell40_SEQ_MODE_0000  0      5914               RISE  1       
add_177_7_lut_LC_7_26_5/lcout       LogicCell40_SEQ_MODE_0000  316    6230               RISE  1       
I__806/I                            Odrv4                      0      6230               RISE  1       
I__806/O                            Odrv4                      351    6580               RISE  1       
I__807/I                            Span4Mux_h                 0      6580               RISE  1       
I__807/O                            Span4Mux_h                 302    6882               RISE  1       
I__808/I                            Span4Mux_h                 0      6882               RISE  1       
I__808/O                            Span4Mux_h                 302    7184               RISE  1       
I__809/I                            Span4Mux_s3_v              0      7184               RISE  1       
I__809/O                            Span4Mux_s3_v              316    7499               RISE  1       
I__810/I                            LocalMux                   0      7499               RISE  1       
I__810/O                            LocalMux                   330    7829               RISE  1       
I__811/I                            IoInMux                    0      7829               RISE  1       
I__811/O                            IoInMux                    259    8088               RISE  1       
VGA_Y_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8088               RISE  1       
VGA_Y_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10326              FALL  1       
VGA_Y_O_pad_6_iopad/DIN             IO_PAD                     0      10326              FALL  1       
VGA_Y_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2488   12814              FALL  1       
VGA_Y_O[6]                          vga_control                0      12814              FALL  1       

6.2.49::Path details for port: VGA_Y_O[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12421


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9046
---------------------------- ------
Clock To Out Delay            12421

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000  0      5655               RISE  1       
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000  126    5781               RISE  2       
I__800/I                            InMux                      0      5781               RISE  1       
I__800/O                            InMux                      259    6040               RISE  1       
add_177_8_lut_LC_7_26_6/in3         LogicCell40_SEQ_MODE_0000  0      6040               RISE  1       
add_177_8_lut_LC_7_26_6/lcout       LogicCell40_SEQ_MODE_0000  316    6356               RISE  1       
I__801/I                            Odrv12                     0      6356               RISE  1       
I__801/O                            Odrv12                     491    6847               RISE  1       
I__802/I                            Span12Mux_s6_v             0      6847               RISE  1       
I__802/O                            Span12Mux_s6_v             259    7106               RISE  1       
I__803/I                            LocalMux                   0      7106               RISE  1       
I__803/O                            LocalMux                   330    7436               RISE  1       
I__804/I                            IoInMux                    0      7436               RISE  1       
I__804/O                            IoInMux                    259    7695               RISE  1       
VGA_Y_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7695               RISE  1       
VGA_Y_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9933               FALL  1       
VGA_Y_O_pad_7_iopad/DIN             IO_PAD                     0      9933               FALL  1       
VGA_Y_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2488   12421              FALL  1       
VGA_Y_O[7]                          vga_control                0      12421              FALL  1       

6.2.50::Path details for port: VGA_Y_O[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[8]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 13241


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9866
---------------------------- ------
Clock To Out Delay            13241

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000  0      5655               RISE  1       
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000  126    5781               RISE  2       
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000  0      5781               RISE  1       
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000  126    5907               RISE  2       
I__786/I                            InMux                      0      5907               RISE  1       
I__786/O                            InMux                      259    6167               RISE  1       
add_177_9_lut_LC_7_26_7/in3         LogicCell40_SEQ_MODE_0000  0      6167               RISE  1       
add_177_9_lut_LC_7_26_7/lcout       LogicCell40_SEQ_MODE_0000  288    6454               FALL  1       
I__787/I                            Odrv12                     0      6454               FALL  1       
I__787/O                            Odrv12                     540    6994               FALL  1       
I__788/I                            Span12Mux_h                0      6994               FALL  1       
I__788/O                            Span12Mux_h                540    7534               FALL  1       
I__789/I                            Span12Mux_s11_v            0      7534               FALL  1       
I__789/O                            Span12Mux_s11_v            456    7990               FALL  1       
I__790/I                            LocalMux                   0      7990               FALL  1       
I__790/O                            LocalMux                   309    8299               FALL  1       
I__791/I                            IoInMux                    0      8299               FALL  1       
I__791/O                            IoInMux                    217    8516               FALL  1       
VGA_Y_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8516               FALL  1       
VGA_Y_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10753              FALL  1       
VGA_Y_O_pad_8_iopad/DIN             IO_PAD                     0      10753              FALL  1       
VGA_Y_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                     2488   13241              FALL  1       
VGA_Y_O[8]                          vga_control                0      13241              FALL  1       

6.2.51::Path details for port: VGA_Y_O[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[9]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12771


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9396
---------------------------- ------
Clock To Out Delay            12771

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000  259    5276               RISE  2       
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000  0      5276               RISE  1       
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000  126    5402               RISE  2       
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000  0      5402               RISE  1       
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000  126    5528               RISE  2       
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000  0      5528               RISE  1       
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000  126    5655               RISE  2       
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000  0      5655               RISE  1       
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000  126    5781               RISE  2       
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000  0      5781               RISE  1       
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000  126    5907               RISE  2       
add_177_9_lut_LC_7_26_7/carryin     LogicCell40_SEQ_MODE_0000  0      5907               RISE  1       
add_177_9_lut_LC_7_26_7/carryout    LogicCell40_SEQ_MODE_0000  126    6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitin      ICE_CARRY_IN_MUX           0      6033               RISE  1       
IN_MUX_bfv_7_27_0_/carryinitout     ICE_CARRY_IN_MUX           196    6230               RISE  2       
I__764/I                            InMux                      0      6230               RISE  1       
I__764/O                            InMux                      259    6489               RISE  1       
add_177_10_lut_LC_7_27_0/in3        LogicCell40_SEQ_MODE_0000  0      6489               RISE  1       
add_177_10_lut_LC_7_27_0/lcout      LogicCell40_SEQ_MODE_0000  316    6805               RISE  1       
I__765/I                            Odrv12                     0      6805               RISE  1       
I__765/O                            Odrv12                     491    7296               RISE  1       
I__766/I                            Span12Mux_s2_h             0      7296               RISE  1       
I__766/O                            Span12Mux_s2_h             161    7457               RISE  1       
I__767/I                            LocalMux                   0      7457               RISE  1       
I__767/O                            LocalMux                   330    7787               RISE  1       
I__768/I                            IoInMux                    0      7787               RISE  1       
I__768/O                            IoInMux                    259    8046               RISE  1       
VGA_Y_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8046               RISE  1       
VGA_Y_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   10283              FALL  1       
VGA_Y_O_pad_9_iopad/DIN             IO_PAD                     0      10283              FALL  1       
VGA_Y_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                     2488   12771              FALL  1       
VGA_Y_O[9]                          vga_control                0      12771              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: ENABLE    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ENABLE
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Hold Time         : -1146


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3981
---------------------------- ------
Hold Time                     -1146

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ENABLE                          vga_control                0      0                  FALL  1       
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ENABLE_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__404/I                        Odrv12                     0      923                FALL  1       
I__404/O                        Odrv12                     540    1463               FALL  1       
I__405/I                        Span12Mux_h                0      1463               FALL  1       
I__405/O                        Span12Mux_h                540    2003               FALL  1       
I__406/I                        Span12Mux_h                0      2003               FALL  1       
I__406/O                        Span12Mux_h                540    2543               FALL  1       
I__407/I                        LocalMux                   0      2543               FALL  1       
I__407/O                        LocalMux                   309    2852               FALL  1       
I__409/I                        InMux                      0      2852               FALL  1       
I__409/O                        InMux                      217    3069               FALL  1       
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000  386    3455               FALL  12      
I__467/I                        LocalMux                   0      3455               FALL  1       
I__467/O                        LocalMux                   309    3763               FALL  1       
I__471/I                        InMux                      0      3763               FALL  1       
I__471/O                        InMux                      217    3981               FALL  1       
VGA_X__i2_LC_4_17_7/in0         LogicCell40_SEQ_MODE_1000  0      3981               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: RESET     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Hold Time         : -234


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -234

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                          vga_control                0      0                  FALL  1       
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
RESET_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__596/I                       Odrv12                     0      923                FALL  1       
I__596/O                       Odrv12                     540    1463               FALL  1       
I__598/I                       Span12Mux_h                0      1463               FALL  1       
I__598/O                       Span12Mux_h                540    2003               FALL  1       
I__600/I                       Span12Mux_h                0      2003               FALL  1       
I__600/O                       Span12Mux_h                540    2543               FALL  1       
I__603/I                       LocalMux                   0      2543               FALL  1       
I__603/O                       LocalMux                   309    2852               FALL  1       
I__611/I                       InMux                      0      2852               FALL  1       
I__611/O                       InMux                      217    3069               FALL  1       
VGA_Y__i8_LC_6_19_2/in1        LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.3::Path details for port: SYNC      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SYNC
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Hold Time         : -1048


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3883
---------------------------- ------
Hold Time                     -1048

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
SYNC                          vga_control                0      0                  FALL  1       
SYNC_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SYNC_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SYNC_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SYNC_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__460/I                      Odrv12                     0      923                FALL  1       
I__460/O                      Odrv12                     540    1463               FALL  1       
I__461/I                      Span12Mux_v                0      1463               FALL  1       
I__461/O                      Span12Mux_v                540    2003               FALL  1       
I__462/I                      Span12Mux_v                0      2003               FALL  1       
I__462/O                      Span12Mux_v                540    2543               FALL  1       
I__463/I                      Sp12to4                    0      2543               FALL  1       
I__463/O                      Sp12to4                    449    2992               FALL  1       
I__464/I                      LocalMux                   0      2992               FALL  1       
I__464/O                      LocalMux                   309    3300               FALL  1       
I__465/I                      InMux                      0      3300               FALL  1       
I__465/O                      InMux                      217    3518               FALL  1       
i989_4_lut_LC_5_19_6/in0      LogicCell40_SEQ_MODE_0000  0      3518               FALL  1       
i989_4_lut_LC_5_19_6/ltout    LogicCell40_SEQ_MODE_0000  365    3883               RISE  1       
I__451/I                      CascadeMux                 0      3883               RISE  1       
I__451/O                      CascadeMux                 0      3883               RISE  1       
VGA_Y__i6_LC_5_19_7/in2       LogicCell40_SEQ_MODE_1000  0      3883               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.4::Path details for port: SYNC_EN   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SYNC_EN
Clock Port        : VIDEO_CLK
Clock Reference   : vga_control|VIDEO_CLK:R
Hold Time         : -1005


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3840
---------------------------- ------
Hold Time                     -1005

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SYNC_EN                          vga_control                0      0                  FALL  1       
SYNC_EN_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SYNC_EN_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SYNC_EN_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SYNC_EN_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__452/I                         Odrv12                     0      923                FALL  1       
I__452/O                         Odrv12                     540    1463               FALL  1       
I__453/I                         Span12Mux_v                0      1463               FALL  1       
I__453/O                         Span12Mux_v                540    2003               FALL  1       
I__454/I                         Span12Mux_s3_h             0      2003               FALL  1       
I__454/O                         Span12Mux_s3_h             182    2185               FALL  1       
I__455/I                         Sp12to4                    0      2185               FALL  1       
I__455/O                         Sp12to4                    449    2634               FALL  1       
I__456/I                         Span4Mux_v                 0      2634               FALL  1       
I__456/O                         Span4Mux_v                 372    3006               FALL  1       
I__457/I                         LocalMux                   0      3006               FALL  1       
I__457/O                         LocalMux                   309    3314               FALL  1       
I__458/I                         InMux                      0      3314               FALL  1       
I__458/O                         InMux                      217    3532               FALL  1       
I__459/I                         CascadeMux                 0      3532               FALL  1       
I__459/O                         CascadeMux                 0      3532               FALL  1       
i989_4_lut_LC_5_19_6/in2         LogicCell40_SEQ_MODE_0000  0      3532               FALL  1       
i989_4_lut_LC_5_19_6/ltout       LogicCell40_SEQ_MODE_0000  309    3840               RISE  1       
I__451/I                         CascadeMux                 0      3840               RISE  1       
I__451/O                         CascadeMux                 0      3840               RISE  1       
VGA_Y__i6_LC_5_19_7/in2          LogicCell40_SEQ_MODE_1000  0      3840               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: VGA_BLUE[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11433


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8058
---------------------------- ------
Clock To Out Delay            11433

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__575/I                                         ClkMux                     0      2527               RISE  1       
I__575/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i1_LC_5_20_5/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__715/I                             Odrv4                      0      3375               RISE  1       
I__715/O                             Odrv4                      351    3726               RISE  1       
I__721/I                             Span4Mux_v                 0      3726               RISE  1       
I__721/O                             Span4Mux_v                 351    4077               RISE  1       
I__725/I                             Span4Mux_v                 0      4077               RISE  1       
I__725/O                             Span4Mux_v                 351    4427               RISE  1       
I__728/I                             Span4Mux_h                 0      4427               RISE  1       
I__728/O                             Span4Mux_h                 302    4729               RISE  1       
I__730/I                             LocalMux                   0      4729               RISE  1       
I__730/O                             LocalMux                   330    5058               RISE  1       
I__731/I                             InMux                      0      5058               RISE  1       
I__731/O                             InMux                      259    5318               RISE  1       
i588_2_lut_LC_1_11_4/in0             LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
i588_2_lut_LC_1_11_4/lcout           LogicCell40_SEQ_MODE_0000  386    5704               FALL  1       
I__209/I                             Odrv4                      0      5704               FALL  1       
I__209/O                             Odrv4                      372    6075               FALL  1       
I__210/I                             Span4Mux_v                 0      6075               FALL  1       
I__210/O                             Span4Mux_v                 372    6447               FALL  1       
I__211/I                             Span4Mux_s0_h              0      6447               FALL  1       
I__211/O                             Span4Mux_s0_h              140    6587               FALL  1       
I__212/I                             LocalMux                   0      6587               FALL  1       
I__212/O                             LocalMux                   309    6896               FALL  1       
I__213/I                             IoInMux                    0      6896               FALL  1       
I__213/O                             IoInMux                    217    7113               FALL  1       
VGA_BLUE_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7113               FALL  1       
VGA_BLUE_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9119               RISE  1       
VGA_BLUE_pad_0_iopad/DIN             IO_PAD                     0      9119               RISE  1       
VGA_BLUE_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   11433              RISE  1       
VGA_BLUE[0]                          vga_control                0      11433              RISE  1       

6.5.2::Path details for port: VGA_BLUE[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10802


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7427
---------------------------- ------
Clock To Out Delay            10802

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__681/I                             Odrv4                      0      3375               RISE  1       
I__681/O                             Odrv4                      351    3726               RISE  1       
I__686/I                             Span4Mux_v                 0      3726               RISE  1       
I__686/O                             Span4Mux_v                 351    4077               RISE  1       
I__692/I                             Span4Mux_h                 0      4077               RISE  1       
I__692/O                             Span4Mux_h                 302    4378               RISE  1       
I__695/I                             Span4Mux_v                 0      4378               RISE  1       
I__695/O                             Span4Mux_v                 351    4729               RISE  1       
I__698/I                             Span4Mux_v                 0      4729               RISE  1       
I__698/O                             Span4Mux_v                 351    5079               RISE  1       
I__700/I                             LocalMux                   0      5079               RISE  1       
I__700/O                             LocalMux                   330    5409               RISE  1       
I__701/I                             InMux                      0      5409               RISE  1       
I__701/O                             InMux                      259    5669               RISE  1       
i599_2_lut_LC_1_17_0/in3             LogicCell40_SEQ_MODE_0000  0      5669               RISE  1       
i599_2_lut_LC_1_17_0/lcout           LogicCell40_SEQ_MODE_0000  288    5956               FALL  1       
I__203/I                             LocalMux                   0      5956               FALL  1       
I__203/O                             LocalMux                   309    6265               FALL  1       
I__204/I                             IoInMux                    0      6265               FALL  1       
I__204/O                             IoInMux                    217    6482               FALL  1       
VGA_BLUE_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6482               FALL  1       
VGA_BLUE_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8488               RISE  1       
VGA_BLUE_pad_1_iopad/DIN             IO_PAD                     0      8488               RISE  1       
VGA_BLUE_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   10802              RISE  1       
VGA_BLUE[1]                          vga_control                0      10802              RISE  1       

6.5.3::Path details for port: VGA_BLUE[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9722


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6347
---------------------------- ------
Clock To Out Delay             9722

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__1163/I                            Odrv4                      0      3375               FALL  1       
I__1163/O                            Odrv4                      372    3747               FALL  1       
I__1170/I                            Span4Mux_h                 0      3747               FALL  1       
I__1170/O                            Span4Mux_h                 316    4063               FALL  1       
I__1176/I                            LocalMux                   0      4063               FALL  1       
I__1176/O                            LocalMux                   309    4371               FALL  1       
I__1180/I                            InMux                      0      4371               FALL  1       
I__1180/O                            InMux                      217    4589               FALL  1       
i1_2_lut_adj_7_LC_1_18_5/in3         LogicCell40_SEQ_MODE_0000  0      4589               FALL  1       
i1_2_lut_adj_7_LC_1_18_5/lcout       LogicCell40_SEQ_MODE_0000  288    4876               FALL  1       
I__199/I                             LocalMux                   0      4876               FALL  1       
I__199/O                             LocalMux                   309    5185               FALL  1       
I__200/I                             IoInMux                    0      5185               FALL  1       
I__200/O                             IoInMux                    217    5402               FALL  1       
VGA_BLUE_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5402               FALL  1       
VGA_BLUE_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7408               RISE  1       
VGA_BLUE_pad_2_iopad/DIN             IO_PAD                     0      7408               RISE  1       
VGA_BLUE_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   9722               RISE  1       
VGA_BLUE[2]                          vga_control                0      9722               RISE  1       

6.5.4::Path details for port: VGA_BLUE[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11524


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8149
---------------------------- ------
Clock To Out Delay            11524

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i4_LC_6_19_7/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1130/I                            Odrv12                     0      3375               RISE  1       
I__1130/O                            Odrv12                     491    3866               RISE  1       
I__1136/I                            Span12Mux_h                0      3866               RISE  1       
I__1136/O                            Span12Mux_h                491    4357               RISE  1       
I__1141/I                            Span12Mux_v                0      4357               RISE  1       
I__1141/O                            Span12Mux_v                491    4848               RISE  1       
I__1145/I                            Span12Mux_h                0      4848               RISE  1       
I__1145/O                            Span12Mux_h                491    5339               RISE  1       
I__1148/I                            LocalMux                   0      5339               RISE  1       
I__1148/O                            LocalMux                   330    5669               RISE  1       
I__1150/I                            InMux                      0      5669               RISE  1       
I__1150/O                            InMux                      259    5928               RISE  1       
i1_2_lut_adj_6_LC_30_31_5/in1        LogicCell40_SEQ_MODE_0000  0      5928               RISE  1       
i1_2_lut_adj_6_LC_30_31_5/lcout      LogicCell40_SEQ_MODE_0000  379    6307               FALL  1       
I__1151/I                            Odrv4                      0      6307               FALL  1       
I__1151/O                            Odrv4                      372    6679               FALL  1       
I__1152/I                            LocalMux                   0      6679               FALL  1       
I__1152/O                            LocalMux                   309    6987               FALL  1       
I__1153/I                            IoInMux                    0      6987               FALL  1       
I__1153/O                            IoInMux                    217    7205               FALL  1       
VGA_BLUE_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7205               FALL  1       
VGA_BLUE_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9210               RISE  1       
VGA_BLUE_pad_3_iopad/DIN             IO_PAD                     0      9210               RISE  1       
VGA_BLUE_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   11524              RISE  1       
VGA_BLUE[3]                          vga_control                0      11524              RISE  1       

6.5.5::Path details for port: VGA_BLUE[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11980


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8605
---------------------------- ------
Clock To Out Delay            11980

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i5_LC_6_20_4/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__848/I                             Odrv12                     0      3375               FALL  1       
I__848/O                             Odrv12                     540    3915               FALL  1       
I__852/I                             LocalMux                   0      3915               FALL  1       
I__852/O                             LocalMux                   309    4224               FALL  1       
I__857/I                             InMux                      0      4224               FALL  1       
I__857/O                             InMux                      217    4441               FALL  1       
i597_2_lut_4_lut_LC_6_24_5/in3       LogicCell40_SEQ_MODE_0000  0      4441               FALL  1       
i597_2_lut_4_lut_LC_6_24_5/lcout     LogicCell40_SEQ_MODE_0000  316    4757               RISE  1       
I__750/I                             Odrv12                     0      4757               RISE  1       
I__750/O                             Odrv12                     491    5248               RISE  1       
I__751/I                             Span12Mux_h                0      5248               RISE  1       
I__751/O                             Span12Mux_h                491    5739               RISE  1       
I__752/I                             Sp12to4                    0      5739               RISE  1       
I__752/O                             Sp12to4                    428    6167               RISE  1       
I__753/I                             Span4Mux_v                 0      6167               RISE  1       
I__753/O                             Span4Mux_v                 351    6517               RISE  1       
I__754/I                             Span4Mux_v                 0      6517               RISE  1       
I__754/O                             Span4Mux_v                 351    6868               RISE  1       
I__755/I                             Span4Mux_s0_v              0      6868               RISE  1       
I__755/O                             Span4Mux_s0_v              203    7071               RISE  1       
I__756/I                             LocalMux                   0      7071               RISE  1       
I__756/O                             LocalMux                   330    7401               RISE  1       
I__757/I                             IoInMux                    0      7401               RISE  1       
I__757/O                             IoInMux                    259    7660               RISE  1       
VGA_BLUE_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7660               RISE  1       
VGA_BLUE_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9666               RISE  1       
VGA_BLUE_pad_4_iopad/DIN             IO_PAD                     0      9666               RISE  1       
VGA_BLUE_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   11980              RISE  1       
VGA_BLUE[4]                          vga_control                0      11980              RISE  1       

6.5.6::Path details for port: VGA_BLUE[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9722


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6347
---------------------------- ------
Clock To Out Delay             9722

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i6_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__821/I                             Odrv4                      0      3375               FALL  1       
I__821/O                             Odrv4                      372    3747               FALL  1       
I__827/I                             Span4Mux_h                 0      3747               FALL  1       
I__827/O                             Span4Mux_h                 316    4063               FALL  1       
I__832/I                             LocalMux                   0      4063               FALL  1       
I__832/O                             LocalMux                   309    4371               FALL  1       
I__835/I                             InMux                      0      4371               FALL  1       
I__835/O                             InMux                      217    4589               FALL  1       
i1_2_lut_LC_1_18_3/in3               LogicCell40_SEQ_MODE_0000  0      4589               FALL  1       
i1_2_lut_LC_1_18_3/lcout             LogicCell40_SEQ_MODE_0000  288    4876               FALL  1       
I__201/I                             LocalMux                   0      4876               FALL  1       
I__201/O                             LocalMux                   309    5185               FALL  1       
I__202/I                             IoInMux                    0      5185               FALL  1       
I__202/O                             IoInMux                    217    5402               FALL  1       
VGA_BLUE_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5402               FALL  1       
VGA_BLUE_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7408               RISE  1       
VGA_BLUE_pad_5_iopad/DIN             IO_PAD                     0      7408               RISE  1       
VGA_BLUE_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   9722               RISE  1       
VGA_BLUE[5]                          vga_control                0      9722               RISE  1       

6.5.7::Path details for port: VGA_BLUE[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10669


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7294
---------------------------- ------
Clock To Out Delay            10669

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i7_LC_6_20_1/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__884/I                             Odrv12                     0      3375               RISE  1       
I__884/O                             Odrv12                     491    3866               RISE  1       
I__890/I                             Span12Mux_v                0      3866               RISE  1       
I__890/O                             Span12Mux_v                491    4357               RISE  1       
I__893/I                             Span12Mux_h                0      4357               RISE  1       
I__893/O                             Span12Mux_h                491    4848               RISE  1       
I__895/I                             LocalMux                   0      4848               RISE  1       
I__895/O                             LocalMux                   330    5178               RISE  1       
I__897/I                             InMux                      0      5178               RISE  1       
I__897/O                             InMux                      259    5437               RISE  1       
i596_2_lut_LC_20_32_5/in0            LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
i596_2_lut_LC_20_32_5/lcout          LogicCell40_SEQ_MODE_0000  386    5823               FALL  1       
I__899/I                             LocalMux                   0      5823               FALL  1       
I__899/O                             LocalMux                   309    6131               FALL  1       
I__900/I                             IoInMux                    0      6131               FALL  1       
I__900/O                             IoInMux                    217    6349               FALL  1       
VGA_BLUE_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6349               FALL  1       
VGA_BLUE_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8355               RISE  1       
VGA_BLUE_pad_6_iopad/DIN             IO_PAD                     0      8355               RISE  1       
VGA_BLUE_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   10669              RISE  1       
VGA_BLUE[6]                          vga_control                0      10669              RISE  1       

6.5.8::Path details for port: VGA_BLUE[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_BLUE[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11707


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8332
---------------------------- ------
Clock To Out Delay            11707

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i8_LC_6_19_2/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__957/I                             Odrv4                      0      3375               FALL  1       
I__957/O                             Odrv4                      372    3747               FALL  1       
I__962/I                             Span4Mux_h                 0      3747               FALL  1       
I__962/O                             Span4Mux_h                 316    4063               FALL  1       
I__966/I                             Span4Mux_v                 0      4063               FALL  1       
I__966/O                             Span4Mux_v                 372    4434               FALL  1       
I__968/I                             LocalMux                   0      4434               FALL  1       
I__968/O                             LocalMux                   309    4743               FALL  1       
I__970/I                             InMux                      0      4743               FALL  1       
I__970/O                             InMux                      217    4960               FALL  1       
i593_2_lut_LC_11_26_1/in3            LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i593_2_lut_LC_11_26_1/lcout          LogicCell40_SEQ_MODE_0000  288    5248               FALL  1       
I__948/I                             Odrv12                     0      5248               FALL  1       
I__948/O                             Odrv12                     540    5788               FALL  1       
I__949/I                             Sp12to4                    0      5788               FALL  1       
I__949/O                             Sp12to4                    449    6237               FALL  1       
I__950/I                             Span4Mux_v                 0      6237               FALL  1       
I__950/O                             Span4Mux_v                 372    6608               FALL  1       
I__951/I                             Span4Mux_s2_v              0      6608               FALL  1       
I__951/O                             Span4Mux_s2_v              252    6861               FALL  1       
I__952/I                             LocalMux                   0      6861               FALL  1       
I__952/O                             LocalMux                   309    7169               FALL  1       
I__953/I                             IoInMux                    0      7169               FALL  1       
I__953/O                             IoInMux                    217    7387               FALL  1       
VGA_BLUE_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7387               FALL  1       
VGA_BLUE_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9393               RISE  1       
VGA_BLUE_pad_7_iopad/DIN             IO_PAD                     0      9393               RISE  1       
VGA_BLUE_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   11707              RISE  1       
VGA_BLUE[7]                          vga_control                0      11707              RISE  1       

6.5.9::Path details for port: VGA_GREEN[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9876


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6501
---------------------------- ------
Clock To Out Delay             9876

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__572/I                                         ClkMux                     0      2527               RISE  1       
I__572/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i1_LC_4_19_4/lcout             LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__270/I                              Odrv4                      0      3375               FALL  1       
I__270/O                              Odrv4                      372    3747               FALL  1       
I__275/I                              Span4Mux_v                 0      3747               FALL  1       
I__275/O                              Span4Mux_v                 372    4119               FALL  1       
I__279/I                              LocalMux                   0      4119               FALL  1       
I__279/O                              LocalMux                   309    4427               FALL  1       
I__281/I                              InMux                      0      4427               FALL  1       
I__281/O                              InMux                      217    4645               FALL  1       
i586_2_lut_LC_1_20_3/in0              LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
i586_2_lut_LC_1_20_3/lcout            LogicCell40_SEQ_MODE_0000  386    5030               FALL  1       
I__197/I                              LocalMux                   0      5030               FALL  1       
I__197/O                              LocalMux                   309    5339               FALL  1       
I__198/I                              IoInMux                    0      5339               FALL  1       
I__198/O                              IoInMux                    217    5556               FALL  1       
VGA_GREEN_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5556               FALL  1       
VGA_GREEN_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7562               RISE  1       
VGA_GREEN_pad_0_iopad/DIN             IO_PAD                     0      7562               RISE  1       
VGA_GREEN_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   9876               RISE  1       
VGA_GREEN[0]                          vga_control                0      9876               RISE  1       

6.5.10::Path details for port: VGA_GREEN[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10767


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7392
---------------------------- ------
Clock To Out Delay            10767

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i2_LC_4_17_7/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__288/I                              Odrv12                     0      3375               RISE  1       
I__288/O                              Odrv12                     491    3866               RISE  1       
I__293/I                              Span12Mux_v                0      3866               RISE  1       
I__293/O                              Span12Mux_v                491    4357               RISE  1       
I__296/I                              LocalMux                   0      4357               RISE  1       
I__296/O                              LocalMux                   330    4687               RISE  1       
I__298/I                              InMux                      0      4687               RISE  1       
I__298/O                              InMux                      259    4946               RISE  1       
i590_2_lut_LC_1_12_6/in3              LogicCell40_SEQ_MODE_0000  0      4946               RISE  1       
i590_2_lut_LC_1_12_6/lcout            LogicCell40_SEQ_MODE_0000  288    5234               FALL  1       
I__205/I                              Odrv12                     0      5234               FALL  1       
I__205/O                              Odrv12                     540    5774               FALL  1       
I__206/I                              Span12Mux_s0_h             0      5774               FALL  1       
I__206/O                              Span12Mux_s0_h             147    5921               FALL  1       
I__207/I                              LocalMux                   0      5921               FALL  1       
I__207/O                              LocalMux                   309    6230               FALL  1       
I__208/I                              IoInMux                    0      6230               FALL  1       
I__208/O                              IoInMux                    217    6447               FALL  1       
VGA_GREEN_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6447               FALL  1       
VGA_GREEN_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8453               RISE  1       
VGA_GREEN_pad_1_iopad/DIN             IO_PAD                     0      8453               RISE  1       
VGA_GREEN_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   10767              RISE  1       
VGA_GREEN[1]                          vga_control                0      10767              RISE  1       

6.5.11::Path details for port: VGA_GREEN[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9638


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6263
---------------------------- ------
Clock To Out Delay             9638

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i3_LC_4_17_3/lcout             LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__368/I                              Odrv4                      0      3375               FALL  1       
I__368/O                              Odrv4                      372    3747               FALL  1       
I__373/I                              Span4Mux_s3_h              0      3747               FALL  1       
I__373/O                              Span4Mux_s3_h              231    3978               FALL  1       
I__378/I                              LocalMux                   0      3978               FALL  1       
I__378/O                              LocalMux                   309    4287               FALL  1       
I__380/I                              InMux                      0      4287               FALL  1       
I__380/O                              InMux                      217    4504               FALL  1       
i587_2_lut_LC_1_20_4/in3              LogicCell40_SEQ_MODE_0000  0      4504               FALL  1       
i587_2_lut_LC_1_20_4/lcout            LogicCell40_SEQ_MODE_0000  288    4792               FALL  1       
I__195/I                              LocalMux                   0      4792               FALL  1       
I__195/O                              LocalMux                   309    5101               FALL  1       
I__196/I                              IoInMux                    0      5101               FALL  1       
I__196/O                              IoInMux                    217    5318               FALL  1       
VGA_GREEN_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5318               FALL  1       
VGA_GREEN_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7324               RISE  1       
VGA_GREEN_pad_2_iopad/DIN             IO_PAD                     0      7324               RISE  1       
VGA_GREEN_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   9638               RISE  1       
VGA_GREEN[2]                          vga_control                0      9638               RISE  1       

6.5.12::Path details for port: VGA_GREEN[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10248


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6873
---------------------------- ------
Clock To Out Delay            10248

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i4_LC_4_17_5/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__341/I                              Odrv12                     0      3375               RISE  1       
I__341/O                              Odrv12                     491    3866               RISE  1       
I__347/I                              Sp12to4                    0      3866               RISE  1       
I__347/O                              Sp12to4                    428    4294               RISE  1       
I__351/I                              Span4Mux_s3_h              0      4294               RISE  1       
I__351/O                              Span4Mux_s3_h              231    4525               RISE  1       
I__353/I                              LocalMux                   0      4525               RISE  1       
I__353/O                              LocalMux                   330    4855               RISE  1       
I__354/I                              InMux                      0      4855               RISE  1       
I__354/O                              InMux                      259    5115               RISE  1       
i604_2_lut_LC_1_11_0/in3              LogicCell40_SEQ_MODE_0000  0      5115               RISE  1       
i604_2_lut_LC_1_11_0/lcout            LogicCell40_SEQ_MODE_0000  288    5402               FALL  1       
I__189/I                              LocalMux                   0      5402               FALL  1       
I__189/O                              LocalMux                   309    5711               FALL  1       
I__190/I                              IoInMux                    0      5711               FALL  1       
I__190/O                              IoInMux                    217    5928               FALL  1       
VGA_GREEN_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5928               FALL  1       
VGA_GREEN_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7934               RISE  1       
VGA_GREEN_pad_3_iopad/DIN             IO_PAD                     0      7934               RISE  1       
VGA_GREEN_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   10248              RISE  1       
VGA_GREEN[3]                          vga_control                0      10248              RISE  1       

6.5.13::Path details for port: VGA_GREEN[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12562


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9187
---------------------------- ------
Clock To Out Delay            12562

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i5_LC_4_17_1/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__982/I                              Odrv12                     0      3375               RISE  1       
I__982/O                              Odrv12                     491    3866               RISE  1       
I__989/I                              Span12Mux_v                0      3866               RISE  1       
I__989/O                              Span12Mux_v                491    4357               RISE  1       
I__994/I                              Sp12to4                    0      4357               RISE  1       
I__994/O                              Sp12to4                    428    4785               RISE  1       
I__996/I                              LocalMux                   0      4785               RISE  1       
I__996/O                              LocalMux                   330    5115               RISE  1       
I__998/I                              InMux                      0      5115               RISE  1       
I__998/O                              InMux                      259    5374               RISE  1       
i603_2_lut_LC_10_27_1/in3             LogicCell40_SEQ_MODE_0000  0      5374               RISE  1       
i603_2_lut_LC_10_27_1/lcout           LogicCell40_SEQ_MODE_0000  316    5690               RISE  1       
I__971/I                              Odrv12                     0      5690               RISE  1       
I__971/O                              Odrv12                     491    6181               RISE  1       
I__972/I                              Span12Mux_h                0      6181               RISE  1       
I__972/O                              Span12Mux_h                491    6672               RISE  1       
I__973/I                              Sp12to4                    0      6672               RISE  1       
I__973/O                              Sp12to4                    428    7099               RISE  1       
I__974/I                              Span4Mux_v                 0      7099               RISE  1       
I__974/O                              Span4Mux_v                 351    7450               RISE  1       
I__975/I                              Span4Mux_s1_v              0      7450               RISE  1       
I__975/O                              Span4Mux_s1_v              203    7653               RISE  1       
I__976/I                              LocalMux                   0      7653               RISE  1       
I__976/O                              LocalMux                   330    7983               RISE  1       
I__977/I                              IoInMux                    0      7983               RISE  1       
I__977/O                              IoInMux                    259    8243               RISE  1       
VGA_GREEN_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8243               RISE  1       
VGA_GREEN_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   10248              RISE  1       
VGA_GREEN_pad_4_iopad/DIN             IO_PAD                     0      10248              RISE  1       
VGA_GREEN_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   12562              RISE  1       
VGA_GREEN[4]                          vga_control                0      12562              RISE  1       

6.5.14::Path details for port: VGA_GREEN[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12499


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9124
---------------------------- ------
Clock To Out Delay            12499

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__908/I                              Odrv4                      0      3375               RISE  1       
I__908/O                              Odrv4                      351    3726               RISE  1       
I__912/I                              Span4Mux_v                 0      3726               RISE  1       
I__912/O                              Span4Mux_v                 351    4077               RISE  1       
I__915/I                              Span4Mux_v                 0      4077               RISE  1       
I__915/O                              Span4Mux_v                 351    4427               RISE  1       
I__918/I                              Span4Mux_h                 0      4427               RISE  1       
I__918/O                              Span4Mux_h                 302    4729               RISE  1       
I__920/I                              Span4Mux_h                 0      4729               RISE  1       
I__920/O                              Span4Mux_h                 302    5030               RISE  1       
I__921/I                              Span4Mux_h                 0      5030               RISE  1       
I__921/O                              Span4Mux_h                 302    5332               RISE  1       
I__922/I                              LocalMux                   0      5332               RISE  1       
I__922/O                              LocalMux                   330    5662               RISE  1       
I__923/I                              InMux                      0      5662               RISE  1       
I__923/O                              InMux                      259    5921               RISE  1       
i602_2_lut_LC_14_30_1/in0             LogicCell40_SEQ_MODE_0000  0      5921               RISE  1       
i602_2_lut_LC_14_30_1/lcout           LogicCell40_SEQ_MODE_0000  386    6307               FALL  1       
I__901/I                              Odrv12                     0      6307               FALL  1       
I__901/O                              Odrv12                     540    6847               FALL  1       
I__902/I                              Span12Mux_h                0      6847               FALL  1       
I__902/O                              Span12Mux_h                540    7387               FALL  1       
I__903/I                              Span12Mux_s5_v             0      7387               FALL  1       
I__903/O                              Span12Mux_s5_v             267    7653               FALL  1       
I__904/I                              LocalMux                   0      7653               FALL  1       
I__904/O                              LocalMux                   309    7962               FALL  1       
I__905/I                              IoInMux                    0      7962               FALL  1       
I__905/O                              IoInMux                    217    8179               FALL  1       
VGA_GREEN_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8179               FALL  1       
VGA_GREEN_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   10185              RISE  1       
VGA_GREEN_pad_5_iopad/DIN             IO_PAD                     0      10185              RISE  1       
VGA_GREEN_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   12499              RISE  1       
VGA_GREEN[5]                          vga_control                0      12499              RISE  1       

6.5.15::Path details for port: VGA_GREEN[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 12506


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              9131
---------------------------- ------
Clock To Out Delay            12506

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i7_LC_3_19_6/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__932/I                              Odrv4                      0      3375               RISE  1       
I__932/O                              Odrv4                      351    3726               RISE  1       
I__936/I                              Span4Mux_v                 0      3726               RISE  1       
I__936/O                              Span4Mux_v                 351    4077               RISE  1       
I__939/I                              Span4Mux_v                 0      4077               RISE  1       
I__939/O                              Span4Mux_v                 351    4427               RISE  1       
I__942/I                              Span4Mux_h                 0      4427               RISE  1       
I__942/O                              Span4Mux_h                 302    4729               RISE  1       
I__944/I                              Span4Mux_h                 0      4729               RISE  1       
I__944/O                              Span4Mux_h                 302    5030               RISE  1       
I__946/I                              LocalMux                   0      5030               RISE  1       
I__946/O                              LocalMux                   330    5360               RISE  1       
I__947/I                              InMux                      0      5360               RISE  1       
I__947/O                              InMux                      259    5620               RISE  1       
i601_2_lut_LC_11_30_2/in3             LogicCell40_SEQ_MODE_0000  0      5620               RISE  1       
i601_2_lut_LC_11_30_2/lcout           LogicCell40_SEQ_MODE_0000  316    5935               RISE  1       
I__924/I                              Odrv12                     0      5935               RISE  1       
I__924/O                              Odrv12                     491    6426               RISE  1       
I__925/I                              Span12Mux_h                0      6426               RISE  1       
I__925/O                              Span12Mux_h                491    6917               RISE  1       
I__926/I                              Sp12to4                    0      6917               RISE  1       
I__926/O                              Sp12to4                    428    7345               RISE  1       
I__927/I                              Span4Mux_s2_v              0      7345               RISE  1       
I__927/O                              Span4Mux_s2_v              252    7597               RISE  1       
I__928/I                              LocalMux                   0      7597               RISE  1       
I__928/O                              LocalMux                   330    7927               RISE  1       
I__929/I                              IoInMux                    0      7927               RISE  1       
I__929/O                              IoInMux                    259    8186               RISE  1       
VGA_GREEN_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8186               RISE  1       
VGA_GREEN_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   10192              RISE  1       
VGA_GREEN_pad_6_iopad/DIN             IO_PAD                     0      10192              RISE  1       
VGA_GREEN_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   12506              RISE  1       
VGA_GREEN[6]                          vga_control                0      12506              RISE  1       

6.5.16::Path details for port: VGA_GREEN[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_GREEN[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11552


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8177
---------------------------- ------
Clock To Out Delay            11552

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i8_LC_3_19_5/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__1192/I                             Odrv12                     0      3375               RISE  1       
I__1192/O                             Odrv12                     491    3866               RISE  1       
I__1197/I                             Span12Mux_v                0      3866               RISE  1       
I__1197/O                             Span12Mux_v                491    4357               RISE  1       
I__1201/I                             Span12Mux_h                0      4357               RISE  1       
I__1201/O                             Span12Mux_h                491    4848               RISE  1       
I__1204/I                             LocalMux                   0      4848               RISE  1       
I__1204/O                             LocalMux                   330    5178               RISE  1       
I__1206/I                             InMux                      0      5178               RISE  1       
I__1206/O                             InMux                      259    5437               RISE  1       
i600_2_lut_LC_22_31_4/in1             LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
i600_2_lut_LC_22_31_4/lcout           LogicCell40_SEQ_MODE_0000  379    5816               FALL  1       
I__1184/I                             Odrv4                      0      5816               FALL  1       
I__1184/O                             Odrv4                      372    6188               FALL  1       
I__1185/I                             Span4Mux_s1_v              0      6188               FALL  1       
I__1185/O                             Span4Mux_s1_v              196    6384               FALL  1       
I__1186/I                             IoSpan4Mux                 0      6384               FALL  1       
I__1186/O                             IoSpan4Mux                 323    6707               FALL  1       
I__1187/I                             LocalMux                   0      6707               FALL  1       
I__1187/O                             LocalMux                   309    7015               FALL  1       
I__1188/I                             IoInMux                    0      7015               FALL  1       
I__1188/O                             IoInMux                    217    7233               FALL  1       
VGA_GREEN_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7233               FALL  1       
VGA_GREEN_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9238               RISE  1       
VGA_GREEN_pad_7_iopad/DIN             IO_PAD                     0      9238               RISE  1       
VGA_GREEN_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   11552              RISE  1       
VGA_GREEN[7]                          vga_control                0      11552              RISE  1       

6.5.17::Path details for port: VGA_HS   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_HS
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11721


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8346
---------------------------- ------
Clock To Out Delay            11721

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__1191/I                        Odrv4                      0      3375               FALL  1       
I__1191/O                        Odrv4                      372    3747               FALL  1       
I__1196/I                        Span4Mux_v                 0      3747               FALL  1       
I__1196/O                        Span4Mux_v                 372    4119               FALL  1       
I__1199/I                        LocalMux                   0      4119               FALL  1       
I__1199/O                        LocalMux                   309    4427               FALL  1       
I__1202/I                        InMux                      0      4427               FALL  1       
I__1202/O                        InMux                      217    4645               FALL  1       
i1271_4_lut_LC_4_24_3/in3        LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
i1271_4_lut_LC_4_24_3/lcout      LogicCell40_SEQ_MODE_0000  316    4960               RISE  1       
I__318/I                         Odrv12                     0      4960               RISE  1       
I__318/O                         Odrv12                     491    5451               RISE  1       
I__319/I                         Span12Mux_h                0      5451               RISE  1       
I__319/O                         Span12Mux_h                491    5942               RISE  1       
I__320/I                         Span12Mux_h                0      5942               RISE  1       
I__320/O                         Span12Mux_h                491    6433               RISE  1       
I__321/I                         Span12Mux_s9_v             0      6433               RISE  1       
I__321/O                         Span12Mux_s9_v             379    6812               RISE  1       
I__322/I                         LocalMux                   0      6812               RISE  1       
I__322/O                         LocalMux                   330    7141               RISE  1       
I__323/I                         IoInMux                    0      7141               RISE  1       
I__323/O                         IoInMux                    259    7401               RISE  1       
VGA_HS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7401               RISE  1       
VGA_HS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9407               RISE  1       
VGA_HS_pad_iopad/DIN             IO_PAD                     0      9407               RISE  1       
VGA_HS_pad_iopad/PACKAGEPIN:out  IO_PAD                     2314   11721              RISE  1       
VGA_HS                           vga_control                0      11721              RISE  1       

6.5.18::Path details for port: VGA_RED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10550


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7175
---------------------------- ------
Clock To Out Delay            10550

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__575/I                                         ClkMux                     0      2527               RISE  1       
I__575/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__715/I                            Odrv4                      0      3375               RISE  1       
I__715/O                            Odrv4                      351    3726               RISE  1       
I__721/I                            Span4Mux_v                 0      3726               RISE  1       
I__721/O                            Span4Mux_v                 351    4077               RISE  1       
I__725/I                            Span4Mux_v                 0      4077               RISE  1       
I__725/O                            Span4Mux_v                 351    4427               RISE  1       
I__728/I                            Span4Mux_h                 0      4427               RISE  1       
I__728/O                            Span4Mux_h                 302    4729               RISE  1       
I__730/I                            LocalMux                   0      4729               RISE  1       
I__730/O                            LocalMux                   330    5058               RISE  1       
I__732/I                            InMux                      0      5058               RISE  1       
I__732/O                            InMux                      259    5318               RISE  1       
i616_2_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
i616_2_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000  386    5704               FALL  1       
I__187/I                            LocalMux                   0      5704               FALL  1       
I__187/O                            LocalMux                   309    6012               FALL  1       
I__188/I                            IoInMux                    0      6012               FALL  1       
I__188/O                            IoInMux                    217    6230               FALL  1       
VGA_RED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6230               FALL  1       
VGA_RED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8236               RISE  1       
VGA_RED_pad_0_iopad/DIN             IO_PAD                     0      8236               RISE  1       
VGA_RED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   10550              RISE  1       
VGA_RED[0]                          vga_control                0      10550              RISE  1       

6.5.19::Path details for port: VGA_RED[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10451


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7076
---------------------------- ------
Clock To Out Delay            10451

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__681/I                            Odrv4                      0      3375               RISE  1       
I__681/O                            Odrv4                      351    3726               RISE  1       
I__686/I                            Span4Mux_v                 0      3726               RISE  1       
I__686/O                            Span4Mux_v                 351    4077               RISE  1       
I__692/I                            Span4Mux_h                 0      4077               RISE  1       
I__692/O                            Span4Mux_h                 302    4378               RISE  1       
I__695/I                            Span4Mux_v                 0      4378               RISE  1       
I__695/O                            Span4Mux_v                 351    4729               RISE  1       
I__697/I                            LocalMux                   0      4729               RISE  1       
I__697/O                            LocalMux                   330    5058               RISE  1       
I__699/I                            InMux                      0      5058               RISE  1       
I__699/O                            InMux                      259    5318               RISE  1       
i606_2_lut_LC_1_21_6/in3            LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
i606_2_lut_LC_1_21_6/lcout          LogicCell40_SEQ_MODE_0000  288    5605               FALL  1       
I__191/I                            LocalMux                   0      5605               FALL  1       
I__191/O                            LocalMux                   309    5914               FALL  1       
I__192/I                            IoInMux                    0      5914               FALL  1       
I__192/O                            IoInMux                    217    6131               FALL  1       
VGA_RED_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6131               FALL  1       
VGA_RED_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8137               RISE  1       
VGA_RED_pad_1_iopad/DIN             IO_PAD                     0      8137               RISE  1       
VGA_RED_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   10451              RISE  1       
VGA_RED[1]                          vga_control                0      10451              RISE  1       

6.5.20::Path details for port: VGA_RED[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11784


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8409
---------------------------- ------
Clock To Out Delay            11784

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1164/I                           Odrv12                     0      3375               RISE  1       
I__1164/O                           Odrv12                     491    3866               RISE  1       
I__1171/I                           Span12Mux_h                0      3866               RISE  1       
I__1171/O                           Span12Mux_h                491    4357               RISE  1       
I__1177/I                           Span12Mux_v                0      4357               RISE  1       
I__1177/O                           Span12Mux_v                491    4848               RISE  1       
I__1181/I                           LocalMux                   0      4848               RISE  1       
I__1181/O                           LocalMux                   330    5178               RISE  1       
I__1183/I                           InMux                      0      5178               RISE  1       
I__1183/O                           InMux                      259    5437               RISE  1       
i1_2_lut_adj_11_LC_23_27_0/in3      LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
i1_2_lut_adj_11_LC_23_27_0/lcout    LogicCell40_SEQ_MODE_0000  288    5725               FALL  1       
I__1154/I                           Odrv4                      0      5725               FALL  1       
I__1154/O                           Odrv4                      372    6096               FALL  1       
I__1155/I                           Span4Mux_h                 0      6096               FALL  1       
I__1155/O                           Span4Mux_h                 316    6412               FALL  1       
I__1156/I                           Span4Mux_s2_h              0      6412               FALL  1       
I__1156/O                           Span4Mux_s2_h              203    6615               FALL  1       
I__1157/I                           IoSpan4Mux                 0      6615               FALL  1       
I__1157/O                           IoSpan4Mux                 323    6938               FALL  1       
I__1158/I                           LocalMux                   0      6938               FALL  1       
I__1158/O                           LocalMux                   309    7247               FALL  1       
I__1159/I                           IoInMux                    0      7247               FALL  1       
I__1159/O                           IoInMux                    217    7464               FALL  1       
VGA_RED_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7464               FALL  1       
VGA_RED_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9470               RISE  1       
VGA_RED_pad_2_iopad/DIN             IO_PAD                     0      9470               RISE  1       
VGA_RED_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   11784              RISE  1       
VGA_RED[2]                          vga_control                0      11784              RISE  1       

6.5.21::Path details for port: VGA_RED[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11524


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8149
---------------------------- ------
Clock To Out Delay            11524

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i4_LC_6_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1130/I                           Odrv12                     0      3375               RISE  1       
I__1130/O                           Odrv12                     491    3866               RISE  1       
I__1136/I                           Span12Mux_h                0      3866               RISE  1       
I__1136/O                           Span12Mux_h                491    4357               RISE  1       
I__1140/I                           Span12Mux_h                0      4357               RISE  1       
I__1140/O                           Span12Mux_h                491    4848               RISE  1       
I__1144/I                           Span12Mux_v                0      4848               RISE  1       
I__1144/O                           Span12Mux_v                491    5339               RISE  1       
I__1147/I                           LocalMux                   0      5339               RISE  1       
I__1147/O                           LocalMux                   330    5669               RISE  1       
I__1149/I                           InMux                      0      5669               RISE  1       
I__1149/O                           InMux                      259    5928               RISE  1       
i1_2_lut_adj_4_LC_31_27_1/in1       LogicCell40_SEQ_MODE_0000  0      5928               RISE  1       
i1_2_lut_adj_4_LC_31_27_1/lcout     LogicCell40_SEQ_MODE_0000  379    6307               FALL  1       
I__1054/I                           Odrv4                      0      6307               FALL  1       
I__1054/O                           Odrv4                      372    6679               FALL  1       
I__1055/I                           LocalMux                   0      6679               FALL  1       
I__1055/O                           LocalMux                   309    6987               FALL  1       
I__1056/I                           IoInMux                    0      6987               FALL  1       
I__1056/O                           IoInMux                    217    7205               FALL  1       
VGA_RED_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7205               FALL  1       
VGA_RED_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9210               RISE  1       
VGA_RED_pad_3_iopad/DIN             IO_PAD                     0      9210               RISE  1       
VGA_RED_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   11524              RISE  1       
VGA_RED[3]                          vga_control                0      11524              RISE  1       

6.5.22::Path details for port: VGA_RED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10907


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7532
---------------------------- ------
Clock To Out Delay            10907

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i5_LC_6_20_4/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__848/I                            Odrv12                     0      3375               FALL  1       
I__848/O                            Odrv12                     540    3915               FALL  1       
I__852/I                            LocalMux                   0      3915               FALL  1       
I__852/O                            LocalMux                   309    4224               FALL  1       
I__856/I                            InMux                      0      4224               FALL  1       
I__856/O                            InMux                      217    4441               FALL  1       
I__859/I                            CascadeMux                 0      4441               FALL  1       
I__859/O                            CascadeMux                 0      4441               FALL  1       
i594_2_lut_3_lut_LC_6_24_6/in2      LogicCell40_SEQ_MODE_0000  0      4441               FALL  1       
i594_2_lut_3_lut_LC_6_24_6/lcout    LogicCell40_SEQ_MODE_0000  379    4820               RISE  1       
I__734/I                            Odrv12                     0      4820               RISE  1       
I__734/O                            Odrv12                     491    5311               RISE  1       
I__735/I                            Span12Mux_h                0      5311               RISE  1       
I__735/O                            Span12Mux_h                491    5802               RISE  1       
I__736/I                            Span12Mux_s4_h             0      5802               RISE  1       
I__736/O                            Span12Mux_s4_h             196    5998               RISE  1       
I__737/I                            LocalMux                   0      5998               RISE  1       
I__737/O                            LocalMux                   330    6328               RISE  1       
I__738/I                            IoInMux                    0      6328               RISE  1       
I__738/O                            IoInMux                    259    6587               RISE  1       
VGA_RED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6587               RISE  1       
VGA_RED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8593               RISE  1       
VGA_RED_pad_4_iopad/DIN             IO_PAD                     0      8593               RISE  1       
VGA_RED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   10907              RISE  1       
VGA_RED[4]                          vga_control                0      10907              RISE  1       

6.5.23::Path details for port: VGA_RED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10094


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6719
---------------------------- ------
Clock To Out Delay            10094

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i6_LC_5_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__821/I                            Odrv4                      0      3375               FALL  1       
I__821/O                            Odrv4                      372    3747               FALL  1       
I__827/I                            Span4Mux_h                 0      3747               FALL  1       
I__827/O                            Span4Mux_h                 316    4063               FALL  1       
I__833/I                            Span4Mux_v                 0      4063               FALL  1       
I__833/O                            Span4Mux_v                 372    4434               FALL  1       
I__836/I                            LocalMux                   0      4434               FALL  1       
I__836/O                            LocalMux                   309    4743               FALL  1       
I__838/I                            InMux                      0      4743               FALL  1       
I__838/O                            InMux                      217    4960               FALL  1       
i1_2_lut_adj_20_LC_1_21_4/in3       LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
i1_2_lut_adj_20_LC_1_21_4/lcout     LogicCell40_SEQ_MODE_0000  288    5248               FALL  1       
I__193/I                            LocalMux                   0      5248               FALL  1       
I__193/O                            LocalMux                   309    5556               FALL  1       
I__194/I                            IoInMux                    0      5556               FALL  1       
I__194/O                            IoInMux                    217    5774               FALL  1       
VGA_RED_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5774               FALL  1       
VGA_RED_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7780               RISE  1       
VGA_RED_pad_5_iopad/DIN             IO_PAD                     0      7780               RISE  1       
VGA_RED_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   10094              RISE  1       
VGA_RED[5]                          vga_control                0      10094              RISE  1       

6.5.24::Path details for port: VGA_RED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11868


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8493
---------------------------- ------
Clock To Out Delay            11868

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i7_LC_6_20_1/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__884/I                            Odrv12                     0      3375               RISE  1       
I__884/O                            Odrv12                     491    3866               RISE  1       
I__890/I                            Span12Mux_v                0      3866               RISE  1       
I__890/O                            Span12Mux_v                491    4357               RISE  1       
I__893/I                            Span12Mux_h                0      4357               RISE  1       
I__893/O                            Span12Mux_h                491    4848               RISE  1       
I__896/I                            LocalMux                   0      4848               RISE  1       
I__896/O                            LocalMux                   330    5178               RISE  1       
I__898/I                            InMux                      0      5178               RISE  1       
I__898/O                            InMux                      259    5437               RISE  1       
i592_2_lut_LC_21_32_6/in1           LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
i592_2_lut_LC_21_32_6/lcout         LogicCell40_SEQ_MODE_0000  379    5816               FALL  1       
I__873/I                            Odrv4                      0      5816               FALL  1       
I__873/O                            Odrv4                      372    6188               FALL  1       
I__874/I                            Span4Mux_s0_v              0      6188               FALL  1       
I__874/O                            Span4Mux_s0_v              189    6377               FALL  1       
I__875/I                            IoSpan4Mux                 0      6377               FALL  1       
I__875/O                            IoSpan4Mux                 323    6700               FALL  1       
I__876/I                            IoSpan4Mux                 0      6700               FALL  1       
I__876/O                            IoSpan4Mux                 323    7022               FALL  1       
I__877/I                            LocalMux                   0      7022               FALL  1       
I__877/O                            LocalMux                   309    7331               FALL  1       
I__878/I                            IoInMux                    0      7331               FALL  1       
I__878/O                            IoInMux                    217    7548               FALL  1       
VGA_RED_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7548               FALL  1       
VGA_RED_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9554               RISE  1       
VGA_RED_pad_6_iopad/DIN             IO_PAD                     0      9554               RISE  1       
VGA_RED_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   11868              RISE  1       
VGA_RED[6]                          vga_control                0      11868              RISE  1       

6.5.25::Path details for port: VGA_RED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_RED[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10472


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7097
---------------------------- ------
Clock To Out Delay            10472

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i8_LC_6_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__956/I                            Odrv4                      0      3375               FALL  1       
I__956/O                            Odrv4                      372    3747               FALL  1       
I__960/I                            LocalMux                   0      3747               FALL  1       
I__960/O                            LocalMux                   309    4056               FALL  1       
I__964/I                            InMux                      0      4056               FALL  1       
I__964/O                            InMux                      217    4273               FALL  1       
i591_2_lut_LC_6_16_1/in1            LogicCell40_SEQ_MODE_0000  0      4273               FALL  1       
i591_2_lut_LC_6_16_1/lcout          LogicCell40_SEQ_MODE_0000  379    4652               FALL  1       
I__533/I                            Odrv4                      0      4652               FALL  1       
I__533/O                            Odrv4                      372    5023               FALL  1       
I__534/I                            Span4Mux_v                 0      5023               FALL  1       
I__534/O                            Span4Mux_v                 372    5395               FALL  1       
I__535/I                            Span4Mux_s3_h              0      5395               FALL  1       
I__535/O                            Span4Mux_s3_h              231    5627               FALL  1       
I__536/I                            LocalMux                   0      5627               FALL  1       
I__536/O                            LocalMux                   309    5935               FALL  1       
I__537/I                            IoInMux                    0      5935               FALL  1       
I__537/O                            IoInMux                    217    6153               FALL  1       
VGA_RED_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6153               FALL  1       
VGA_RED_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8158               RISE  1       
VGA_RED_pad_7_iopad/DIN             IO_PAD                     0      8158               RISE  1       
VGA_RED_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   10472              RISE  1       
VGA_RED[7]                          vga_control                0      10472              RISE  1       

6.5.26::Path details for port: VGA_VISIBLE
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_VISIBLE
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11651


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8276
---------------------------- ------
Clock To Out Delay            11651

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i5_LC_6_20_4/lcout                     LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__848/I                                      Odrv12                     0      3375               FALL  1       
I__848/O                                      Odrv12                     540    3915               FALL  1       
I__852/I                                      LocalMux                   0      3915               FALL  1       
I__852/O                                      LocalMux                   309    4224               FALL  1       
I__855/I                                      InMux                      0      4224               FALL  1       
I__855/O                                      InMux                      217    4441               FALL  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in3    LogicCell40_SEQ_MODE_0000  0      4441               FALL  1       
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000  316    4757               RISE  23      
I__1061/I                                     Odrv12                     0      4757               RISE  1       
I__1061/O                                     Odrv12                     491    5248               RISE  1       
I__1068/I                                     Span12Mux_h                0      5248               RISE  1       
I__1068/O                                     Span12Mux_h                491    5739               RISE  1       
I__1080/I                                     Span12Mux_s7_h             0      5739               RISE  1       
I__1080/O                                     Span12Mux_s7_h             288    6026               RISE  1       
I__1096/I                                     Sp12to4                    0      6026               RISE  1       
I__1096/O                                     Sp12to4                    428    6454               RISE  1       
I__1106/I                                     IoSpan4Mux                 0      6454               RISE  1       
I__1106/O                                     IoSpan4Mux                 288    6742               RISE  1       
I__1117/I                                     LocalMux                   0      6742               RISE  1       
I__1117/O                                     LocalMux                   330    7071               RISE  1       
I__1122/I                                     IoInMux                    0      7071               RISE  1       
I__1122/O                                     IoInMux                    259    7331               RISE  1       
VGA_VISIBLE_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      7331               RISE  1       
VGA_VISIBLE_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   9337               RISE  1       
VGA_VISIBLE_pad_iopad/DIN                     IO_PAD                     0      9337               RISE  1       
VGA_VISIBLE_pad_iopad/PACKAGEPIN:out          IO_PAD                     2314   11651              RISE  1       
VGA_VISIBLE                                   vga_control                0      11651              RISE  1       

6.5.27::Path details for port: VGA_VS   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_VS
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10732


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7357
---------------------------- ------
Clock To Out Delay            10732

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout        LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__683/I                         LocalMux                   0      3375               FALL  1       
I__683/O                         LocalMux                   309    3684               FALL  1       
I__688/I                         InMux                      0      3684               FALL  1       
I__688/O                         InMux                      217    3901               FALL  1       
i4_4_lut_LC_7_19_2/in3           LogicCell40_SEQ_MODE_0000  0      3901               FALL  1       
i4_4_lut_LC_7_19_2/lcout         LogicCell40_SEQ_MODE_0000  316    4217               RISE  1       
I__702/I                         Odrv12                     0      4217               RISE  1       
I__702/O                         Odrv12                     491    4708               RISE  1       
I__703/I                         Span12Mux_h                0      4708               RISE  1       
I__703/O                         Span12Mux_h                491    5199               RISE  1       
I__704/I                         Span12Mux_h                0      5199               RISE  1       
I__704/O                         Span12Mux_h                491    5690               RISE  1       
I__705/I                         Span12Mux_s1_h             0      5690               RISE  1       
I__705/O                         Span12Mux_s1_h             133    5823               RISE  1       
I__706/I                         LocalMux                   0      5823               RISE  1       
I__706/O                         LocalMux                   330    6153               RISE  1       
I__707/I                         IoInMux                    0      6153               RISE  1       
I__707/O                         IoInMux                    259    6412               RISE  1       
VGA_VS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6412               RISE  1       
VGA_VS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8418               RISE  1       
VGA_VS_pad_iopad/DIN             IO_PAD                     0      8418               RISE  1       
VGA_VS_pad_iopad/PACKAGEPIN:out  IO_PAD                     2314   10732              RISE  1       
VGA_VS                           vga_control                0      10732              RISE  1       

6.5.28::Path details for port: VGA_X_O[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9505


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6130
---------------------------- ------
Clock To Out Delay             9505

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__572/I                                         ClkMux                     0      2527               RISE  1       
I__572/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i1_LC_4_19_4/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__271/I                            Odrv4                      0      3375               RISE  1       
I__271/O                            Odrv4                      351    3726               RISE  1       
I__276/I                            Span4Mux_v                 0      3726               RISE  1       
I__276/O                            Span4Mux_v                 351    4077               RISE  1       
I__280/I                            Span4Mux_s3_h              0      4077               RISE  1       
I__280/O                            Span4Mux_s3_h              231    4308               RISE  1       
I__282/I                            IoSpan4Mux                 0      4308               RISE  1       
I__282/O                            IoSpan4Mux                 288    4596               RISE  1       
I__283/I                            LocalMux                   0      4596               RISE  1       
I__283/O                            LocalMux                   330    4925               RISE  1       
I__284/I                            IoInMux                    0      4925               RISE  1       
I__284/O                            IoInMux                    259    5185               RISE  1       
VGA_X_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5185               RISE  1       
VGA_X_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7191               RISE  1       
VGA_X_O_pad_0_iopad/DIN             IO_PAD                     0      7191               RISE  1       
VGA_X_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   9505               RISE  1       
VGA_X_O[0]                          vga_control                0      9505               RISE  1       

6.5.29::Path details for port: VGA_X_O[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[10]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10206


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6831
---------------------------- ------
Clock To Out Delay            10206

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__571/I                                         ClkMux                     0      2527               RISE  1       
I__571/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i11_LC_3_20_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__357/I                             Odrv12                     0      3375               RISE  1       
I__357/O                             Odrv12                     491    3866               RISE  1       
I__361/I                             Span12Mux_s4_v             0      3866               RISE  1       
I__361/O                             Span12Mux_s4_v             182    4048               RISE  1       
I__363/I                             LocalMux                   0      4048               RISE  1       
I__363/O                             LocalMux                   330    4378               RISE  1       
I__364/I                             InMux                      0      4378               RISE  1       
I__364/O                             InMux                      259    4638               RISE  1       
I__365/I                             CascadeMux                 0      4638               RISE  1       
I__365/O                             CascadeMux                 0      4638               RISE  1       
add_136_7_lut_LC_3_30_5/in2          LogicCell40_SEQ_MODE_0000  0      4638               RISE  1       
add_136_7_lut_LC_3_30_5/lcout        LogicCell40_SEQ_MODE_0000  351    4988               FALL  1       
I__239/I                             Odrv4                      0      4988               FALL  1       
I__239/O                             Odrv4                      372    5360               FALL  1       
I__240/I                             LocalMux                   0      5360               FALL  1       
I__240/O                             LocalMux                   309    5669               FALL  1       
I__241/I                             IoInMux                    0      5669               FALL  1       
I__241/O                             IoInMux                    217    5886               FALL  1       
VGA_X_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5886               FALL  1       
VGA_X_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7892               RISE  1       
VGA_X_O_pad_10_iopad/DIN             IO_PAD                     0      7892               RISE  1       
VGA_X_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                     2314   10206              RISE  1       
VGA_X_O[10]                          vga_control                0      10206              RISE  1       

6.5.30::Path details for port: VGA_X_O[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[11]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10311


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6936
---------------------------- ------
Clock To Out Delay            10311

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__569/I                                         ClkMux                     0      2527               RISE  1       
I__569/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i12_LC_3_18_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  16      
I__421/I                             Odrv12                     0      3375               RISE  1       
I__421/O                             Odrv12                     491    3866               RISE  1       
I__437/I                             Span12Mux_s6_v             0      3866               RISE  1       
I__437/O                             Span12Mux_s6_v             259    4126               RISE  1       
I__444/I                             LocalMux                   0      4126               RISE  1       
I__444/O                             LocalMux                   330    4455               RISE  1       
I__447/I                             InMux                      0      4455               RISE  1       
I__447/O                             InMux                      259    4715               RISE  1       
add_136_8_lut_LC_3_30_6/in1          LogicCell40_SEQ_MODE_0000  0      4715               RISE  1       
add_136_8_lut_LC_3_30_6/lcout        LogicCell40_SEQ_MODE_0000  379    5094               FALL  1       
I__234/I                             Odrv4                      0      5094               FALL  1       
I__234/O                             Odrv4                      372    5465               FALL  1       
I__235/I                             LocalMux                   0      5465               FALL  1       
I__235/O                             LocalMux                   309    5774               FALL  1       
I__236/I                             IoInMux                    0      5774               FALL  1       
I__236/O                             IoInMux                    217    5991               FALL  1       
VGA_X_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5991               FALL  1       
VGA_X_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7997               RISE  1       
VGA_X_O_pad_11_iopad/DIN             IO_PAD                     0      7997               RISE  1       
VGA_X_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                     2314   10311              RISE  1       
VGA_X_O[11]                          vga_control                0      10311              RISE  1       

6.5.31::Path details for port: VGA_X_O[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9196


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5821
---------------------------- ------
Clock To Out Delay             9196

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i2_LC_4_17_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__289/I                            Odrv4                      0      3375               FALL  1       
I__289/O                            Odrv4                      372    3747               FALL  1       
I__294/I                            Span4Mux_v                 0      3747               FALL  1       
I__294/O                            Span4Mux_v                 372    4119               FALL  1       
I__297/I                            Span4Mux_s3_h              0      4119               FALL  1       
I__297/O                            Span4Mux_s3_h              231    4350               FALL  1       
I__299/I                            LocalMux                   0      4350               FALL  1       
I__299/O                            LocalMux                   309    4659               FALL  1       
I__300/I                            IoInMux                    0      4659               FALL  1       
I__300/O                            IoInMux                    217    4876               FALL  1       
VGA_X_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4876               FALL  1       
VGA_X_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6882               RISE  1       
VGA_X_O_pad_1_iopad/DIN             IO_PAD                     0      6882               RISE  1       
VGA_X_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   9196               RISE  1       
VGA_X_O[1]                          vga_control                0      9196               RISE  1       

6.5.32::Path details for port: VGA_X_O[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 8824


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5449
---------------------------- ------
Clock To Out Delay             8824

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i3_LC_4_17_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__368/I                            Odrv4                      0      3375               FALL  1       
I__368/O                            Odrv4                      372    3747               FALL  1       
I__372/I                            Span4Mux_s3_h              0      3747               FALL  1       
I__372/O                            Span4Mux_s3_h              231    3978               FALL  1       
I__377/I                            LocalMux                   0      3978               FALL  1       
I__377/O                            LocalMux                   309    4287               FALL  1       
I__379/I                            IoInMux                    0      4287               FALL  1       
I__379/O                            IoInMux                    217    4504               FALL  1       
VGA_X_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4504               FALL  1       
VGA_X_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6510               RISE  1       
VGA_X_O_pad_2_iopad/DIN             IO_PAD                     0      6510               RISE  1       
VGA_X_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   8824               RISE  1       
VGA_X_O[2]                          vga_control                0      8824               RISE  1       

6.5.33::Path details for port: VGA_X_O[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 8824


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5449
---------------------------- ------
Clock To Out Delay             8824

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i4_LC_4_17_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__338/I                            Odrv4                      0      3375               FALL  1       
I__338/O                            Odrv4                      372    3747               FALL  1       
I__343/I                            Span4Mux_s3_h              0      3747               FALL  1       
I__343/O                            Span4Mux_s3_h              231    3978               FALL  1       
I__349/I                            LocalMux                   0      3978               FALL  1       
I__349/O                            LocalMux                   309    4287               FALL  1       
I__352/I                            IoInMux                    0      4287               FALL  1       
I__352/O                            IoInMux                    217    4504               FALL  1       
VGA_X_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4504               FALL  1       
VGA_X_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6510               RISE  1       
VGA_X_O_pad_3_iopad/DIN             IO_PAD                     0      6510               RISE  1       
VGA_X_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   8824               RISE  1       
VGA_X_O[3]                          vga_control                0      8824               RISE  1       

6.5.34::Path details for port: VGA_X_O[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 9196


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5821
---------------------------- ------
Clock To Out Delay             9196

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__568/I                                         ClkMux                     0      2527               RISE  1       
I__568/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i5_LC_4_17_1/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__981/I                            Odrv4                      0      3375               FALL  1       
I__981/O                            Odrv4                      372    3747               FALL  1       
I__988/I                            Span4Mux_v                 0      3747               FALL  1       
I__988/O                            Span4Mux_v                 372    4119               FALL  1       
I__993/I                            Span4Mux_s3_h              0      4119               FALL  1       
I__993/O                            Span4Mux_s3_h              231    4350               FALL  1       
I__995/I                            LocalMux                   0      4350               FALL  1       
I__995/O                            LocalMux                   309    4659               FALL  1       
I__997/I                            IoInMux                    0      4659               FALL  1       
I__997/O                            IoInMux                    217    4876               FALL  1       
VGA_X_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4876               FALL  1       
VGA_X_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6882               RISE  1       
VGA_X_O_pad_4_iopad/DIN             IO_PAD                     0      6882               RISE  1       
VGA_X_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   9196               RISE  1       
VGA_X_O[4]                          vga_control                0      9196               RISE  1       

6.5.35::Path details for port: VGA_X_O[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10865


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7490
---------------------------- ------
Clock To Out Delay            10865

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__908/I                            Odrv4                      0      3375               RISE  1       
I__908/O                            Odrv4                      351    3726               RISE  1       
I__912/I                            Span4Mux_v                 0      3726               RISE  1       
I__912/O                            Span4Mux_v                 351    4077               RISE  1       
I__915/I                            Span4Mux_v                 0      4077               RISE  1       
I__915/O                            Span4Mux_v                 351    4427               RISE  1       
I__917/I                            LocalMux                   0      4427               RISE  1       
I__917/O                            LocalMux                   330    4757               RISE  1       
I__919/I                            InMux                      0      4757               RISE  1       
I__919/O                            InMux                      259    5016               RISE  1       
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_2_lut_LC_3_30_0/lcout       LogicCell40_SEQ_MODE_0000  379    5395               FALL  1       
I__227/I                            Odrv4                      0      5395               FALL  1       
I__227/O                            Odrv4                      372    5767               FALL  1       
I__228/I                            Span4Mux_s2_v              0      5767               FALL  1       
I__228/O                            Span4Mux_s2_v              252    6019               FALL  1       
I__229/I                            LocalMux                   0      6019               FALL  1       
I__229/O                            LocalMux                   309    6328               FALL  1       
I__230/I                            IoInMux                    0      6328               FALL  1       
I__230/O                            IoInMux                    217    6545               FALL  1       
VGA_X_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6545               FALL  1       
VGA_X_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8551               RISE  1       
VGA_X_O_pad_5_iopad/DIN             IO_PAD                     0      8551               RISE  1       
VGA_X_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   10865              RISE  1       
VGA_X_O[5]                          vga_control                0      10865              RISE  1       

6.5.36::Path details for port: VGA_X_O[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10753


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7378
---------------------------- ------
Clock To Out Delay            10753

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__932/I                            Odrv4                      0      3375               RISE  1       
I__932/O                            Odrv4                      351    3726               RISE  1       
I__936/I                            Span4Mux_v                 0      3726               RISE  1       
I__936/O                            Span4Mux_v                 351    4077               RISE  1       
I__939/I                            Span4Mux_v                 0      4077               RISE  1       
I__939/O                            Span4Mux_v                 351    4427               RISE  1       
I__941/I                            LocalMux                   0      4427               RISE  1       
I__941/O                            LocalMux                   330    4757               RISE  1       
I__943/I                            InMux                      0      4757               RISE  1       
I__943/O                            InMux                      259    5016               RISE  1       
I__945/I                            CascadeMux                 0      5016               RISE  1       
I__945/O                            CascadeMux                 0      5016               RISE  1       
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_3_lut_LC_3_30_1/lcout       LogicCell40_SEQ_MODE_0000  351    5367               FALL  1       
I__223/I                            Odrv12                     0      5367               FALL  1       
I__223/O                            Odrv12                     540    5907               FALL  1       
I__224/I                            LocalMux                   0      5907               FALL  1       
I__224/O                            LocalMux                   309    6216               FALL  1       
I__225/I                            IoInMux                    0      6216               FALL  1       
I__225/O                            IoInMux                    217    6433               FALL  1       
VGA_X_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6433               FALL  1       
VGA_X_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8439               RISE  1       
VGA_X_O_pad_6_iopad/DIN             IO_PAD                     0      8439               RISE  1       
VGA_X_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   10753              RISE  1       
VGA_X_O[6]                          vga_control                0      10753              RISE  1       

6.5.37::Path details for port: VGA_X_O[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10613


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7238
---------------------------- ------
Clock To Out Delay            10613

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i8_LC_3_19_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  6       
I__1191/I                           Odrv4                      0      3375               RISE  1       
I__1191/O                           Odrv4                      351    3726               RISE  1       
I__1196/I                           Span4Mux_v                 0      3726               RISE  1       
I__1196/O                           Span4Mux_v                 351    4077               RISE  1       
I__1200/I                           Span4Mux_v                 0      4077               RISE  1       
I__1200/O                           Span4Mux_v                 351    4427               RISE  1       
I__1203/I                           LocalMux                   0      4427               RISE  1       
I__1203/O                           LocalMux                   330    4757               RISE  1       
I__1205/I                           InMux                      0      4757               RISE  1       
I__1205/O                           InMux                      259    5016               RISE  1       
add_136_4_lut_LC_3_30_2/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_136_4_lut_LC_3_30_2/lcout       LogicCell40_SEQ_MODE_0000  379    5395               FALL  1       
I__219/I                            Odrv4                      0      5395               FALL  1       
I__219/O                            Odrv4                      372    5767               FALL  1       
I__220/I                            LocalMux                   0      5767               FALL  1       
I__220/O                            LocalMux                   309    6075               FALL  1       
I__221/I                            IoInMux                    0      6075               FALL  1       
I__221/O                            IoInMux                    217    6293               FALL  1       
VGA_X_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6293               FALL  1       
VGA_X_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8299               RISE  1       
VGA_X_O_pad_7_iopad/DIN             IO_PAD                     0      8299               RISE  1       
VGA_X_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   10613              RISE  1       
VGA_X_O[7]                          vga_control                0      10613              RISE  1       

6.5.38::Path details for port: VGA_X_O[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[8]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10977


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7602
---------------------------- ------
Clock To Out Delay            10977

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__570/I                                         ClkMux                     0      2527               RISE  1       
I__570/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__932/I                            Odrv4                      0      3375               FALL  1       
I__932/O                            Odrv4                      372    3747               FALL  1       
I__936/I                            Span4Mux_v                 0      3747               FALL  1       
I__936/O                            Span4Mux_v                 372    4119               FALL  1       
I__939/I                            Span4Mux_v                 0      4119               FALL  1       
I__939/O                            Span4Mux_v                 372    4490               FALL  1       
I__941/I                            LocalMux                   0      4490               FALL  1       
I__941/O                            LocalMux                   309    4799               FALL  1       
I__943/I                            InMux                      0      4799               FALL  1       
I__943/O                            InMux                      217    5016               FALL  1       
I__945/I                            CascadeMux                 0      5016               FALL  1       
I__945/O                            CascadeMux                 0      5016               FALL  1       
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000  0      5016               FALL  1       
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000  133    5150               FALL  2       
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000  0      5150               FALL  1       
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000  105    5255               FALL  2       
I__214/I                            InMux                      0      5255               FALL  1       
I__214/O                            InMux                      217    5472               FALL  1       
add_136_5_lut_LC_3_30_3/in3         LogicCell40_SEQ_MODE_0000  0      5472               FALL  1       
add_136_5_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000  288    5760               FALL  1       
I__215/I                            Odrv4                      0      5760               FALL  1       
I__215/O                            Odrv4                      372    6131               FALL  1       
I__216/I                            LocalMux                   0      6131               FALL  1       
I__216/O                            LocalMux                   309    6440               FALL  1       
I__217/I                            IoInMux                    0      6440               FALL  1       
I__217/O                            IoInMux                    217    6658               FALL  1       
VGA_X_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6658               FALL  1       
VGA_X_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8663               RISE  1       
VGA_X_O_pad_8_iopad/DIN             IO_PAD                     0      8663               RISE  1       
VGA_X_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                     2314   10977              RISE  1       
VGA_X_O[8]                          vga_control                0      10977              RISE  1       

6.5.39::Path details for port: VGA_X_O[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_X_O[9]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11286


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7911
---------------------------- ------
Clock To Out Delay            11286

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__573/I                                         ClkMux                     0      2527               RISE  1       
I__573/O                                         ClkMux                     309    2835               RISE  1       
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_X__i10_LC_5_18_7/lcout          LogicCell40_SEQ_MODE_1000  540    3375               RISE  4       
I__491/I                            Odrv12                     0      3375               RISE  1       
I__491/O                            Odrv12                     491    3866               RISE  1       
I__495/I                            Span12Mux_v                0      3866               RISE  1       
I__495/O                            Span12Mux_v                491    4357               RISE  1       
I__498/I                            Span12Mux_h                0      4357               RISE  1       
I__498/O                            Span12Mux_h                491    4848               RISE  1       
I__500/I                            LocalMux                   0      4848               RISE  1       
I__500/O                            LocalMux                   330    5178               RISE  1       
I__502/I                            InMux                      0      5178               RISE  1       
I__502/O                            InMux                      259    5437               RISE  1       
add_136_6_lut_LC_3_30_4/in1         LogicCell40_SEQ_MODE_0000  0      5437               RISE  1       
add_136_6_lut_LC_3_30_4/lcout       LogicCell40_SEQ_MODE_0000  379    5816               FALL  1       
I__243/I                            Odrv4                      0      5816               FALL  1       
I__243/O                            Odrv4                      372    6188               FALL  1       
I__244/I                            Span4Mux_s2_v              0      6188               FALL  1       
I__244/O                            Span4Mux_s2_v              252    6440               FALL  1       
I__245/I                            LocalMux                   0      6440               FALL  1       
I__245/O                            LocalMux                   309    6749               FALL  1       
I__246/I                            IoInMux                    0      6749               FALL  1       
I__246/O                            IoInMux                    217    6966               FALL  1       
VGA_X_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6966               FALL  1       
VGA_X_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8972               RISE  1       
VGA_X_O_pad_9_iopad/DIN             IO_PAD                     0      8972               RISE  1       
VGA_X_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                     2314   11286              RISE  1       
VGA_X_O[9]                          vga_control                0      11286              RISE  1       

6.5.40::Path details for port: VGA_Y_O[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[0]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 8972


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5597
---------------------------- ------
Clock To Out Delay             8972

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__575/I                                         ClkMux                     0      2527               RISE  1       
I__575/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__716/I                            Odrv12                     0      3375               RISE  1       
I__716/O                            Odrv12                     491    3866               RISE  1       
I__722/I                            Span12Mux_s4_h             0      3866               RISE  1       
I__722/O                            Span12Mux_s4_h             196    4063               RISE  1       
I__726/I                            LocalMux                   0      4063               RISE  1       
I__726/O                            LocalMux                   330    4392               RISE  1       
I__729/I                            IoInMux                    0      4392               RISE  1       
I__729/O                            IoInMux                    259    4652               RISE  1       
VGA_Y_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4652               RISE  1       
VGA_Y_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6658               RISE  1       
VGA_Y_O_pad_0_iopad/DIN             IO_PAD                     0      6658               RISE  1       
VGA_Y_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   8972               RISE  1       
VGA_Y_O[0]                          vga_control                0      8972               RISE  1       

6.5.41::Path details for port: VGA_Y_O[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[10]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11132


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7757
---------------------------- ------
Clock To Out Delay            11132

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i11_LC_6_19_4/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  3       
I__1047/I                            Odrv4                      0      3375               RISE  1       
I__1047/O                            Odrv4                      351    3726               RISE  1       
I__1050/I                            Span4Mux_v                 0      3726               RISE  1       
I__1050/O                            Span4Mux_v                 351    4077               RISE  1       
I__1051/I                            Span4Mux_v                 0      4077               RISE  1       
I__1051/O                            Span4Mux_v                 351    4427               RISE  1       
I__1052/I                            LocalMux                   0      4427               RISE  1       
I__1052/O                            LocalMux                   330    4757               RISE  1       
I__1053/I                            InMux                      0      4757               RISE  1       
I__1053/O                            InMux                      259    5016               RISE  1       
add_177_11_lut_LC_7_27_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_11_lut_LC_7_27_1/lcout       LogicCell40_SEQ_MODE_0000  379    5395               FALL  1       
I__1040/I                            Odrv4                      0      5395               FALL  1       
I__1040/O                            Odrv4                      372    5767               FALL  1       
I__1041/I                            Span4Mux_h                 0      5767               FALL  1       
I__1041/O                            Span4Mux_h                 316    6082               FALL  1       
I__1042/I                            Span4Mux_s2_h              0      6082               FALL  1       
I__1042/O                            Span4Mux_s2_h              203    6286               FALL  1       
I__1043/I                            LocalMux                   0      6286               FALL  1       
I__1043/O                            LocalMux                   309    6594               FALL  1       
I__1044/I                            IoInMux                    0      6594               FALL  1       
I__1044/O                            IoInMux                    217    6812               FALL  1       
VGA_Y_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6812               FALL  1       
VGA_Y_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8818               RISE  1       
VGA_Y_O_pad_10_iopad/DIN             IO_PAD                     0      8818               RISE  1       
VGA_Y_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                     2314   11132              RISE  1       
VGA_Y_O[10]                          vga_control                0      11132              RISE  1       

6.5.42::Path details for port: VGA_Y_O[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[11]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10851


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7476
---------------------------- ------
Clock To Out Delay            10851

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i12_LC_6_19_5/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  3       
I__1031/I                            Odrv4                      0      3375               RISE  1       
I__1031/O                            Odrv4                      351    3726               RISE  1       
I__1034/I                            Span4Mux_v                 0      3726               RISE  1       
I__1034/O                            Span4Mux_v                 351    4077               RISE  1       
I__1036/I                            Span4Mux_v                 0      4077               RISE  1       
I__1036/O                            Span4Mux_v                 351    4427               RISE  1       
I__1037/I                            LocalMux                   0      4427               RISE  1       
I__1037/O                            LocalMux                   330    4757               RISE  1       
I__1038/I                            InMux                      0      4757               RISE  1       
I__1038/O                            InMux                      259    5016               RISE  1       
add_177_12_lut_LC_7_27_2/in0         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_12_lut_LC_7_27_2/lcout       LogicCell40_SEQ_MODE_0000  386    5402               FALL  1       
I__999/I                             Odrv4                      0      5402               FALL  1       
I__999/O                             Odrv4                      372    5774               FALL  1       
I__1000/I                            Span4Mux_s3_h              0      5774               FALL  1       
I__1000/O                            Span4Mux_s3_h              231    6005               FALL  1       
I__1001/I                            LocalMux                   0      6005               FALL  1       
I__1001/O                            LocalMux                   309    6314               FALL  1       
I__1002/I                            IoInMux                    0      6314               FALL  1       
I__1002/O                            IoInMux                    217    6531               FALL  1       
VGA_Y_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6531               FALL  1       
VGA_Y_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8537               RISE  1       
VGA_Y_O_pad_11_iopad/DIN             IO_PAD                     0      8537               RISE  1       
VGA_Y_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                     2314   10851              RISE  1       
VGA_Y_O[11]                          vga_control                0      10851              RISE  1       

6.5.43::Path details for port: VGA_Y_O[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[1]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10802


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7427
---------------------------- ------
Clock To Out Delay            10802

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__684/I                            Odrv4                      0      3375               FALL  1       
I__684/O                            Odrv4                      372    3747               FALL  1       
I__689/I                            Span4Mux_v                 0      3747               FALL  1       
I__689/O                            Span4Mux_v                 372    4119               FALL  1       
I__693/I                            LocalMux                   0      4119               FALL  1       
I__693/O                            LocalMux                   309    4427               FALL  1       
I__696/I                            InMux                      0      4427               FALL  1       
I__696/O                            InMux                      217    4645               FALL  1       
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_2_lut_LC_7_26_0/lcout       LogicCell40_SEQ_MODE_0000  379    5023               FALL  1       
I__676/I                            Odrv4                      0      5023               FALL  1       
I__676/O                            Odrv4                      372    5395               FALL  1       
I__677/I                            Span4Mux_v                 0      5395               FALL  1       
I__677/O                            Span4Mux_v                 372    5767               FALL  1       
I__678/I                            Span4Mux_s0_v              0      5767               FALL  1       
I__678/O                            Span4Mux_s0_v              189    5956               FALL  1       
I__679/I                            LocalMux                   0      5956               FALL  1       
I__679/O                            LocalMux                   309    6265               FALL  1       
I__680/I                            IoInMux                    0      6265               FALL  1       
I__680/O                            IoInMux                    217    6482               FALL  1       
VGA_Y_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6482               FALL  1       
VGA_Y_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8488               RISE  1       
VGA_Y_O_pad_1_iopad/DIN             IO_PAD                     0      8488               RISE  1       
VGA_Y_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   10802              RISE  1       
VGA_Y_O[1]                          vga_control                0      10802              RISE  1       

6.5.44::Path details for port: VGA_Y_O[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[2]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11237


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7862
---------------------------- ------
Clock To Out Delay            11237

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i3_LC_5_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__1162/I                           Odrv4                      0      3375               RISE  1       
I__1162/O                           Odrv4                      351    3726               RISE  1       
I__1169/I                           Span4Mux_v                 0      3726               RISE  1       
I__1169/O                           Span4Mux_v                 351    4077               RISE  1       
I__1175/I                           Span4Mux_v                 0      4077               RISE  1       
I__1175/O                           Span4Mux_v                 351    4427               RISE  1       
I__1179/I                           LocalMux                   0      4427               RISE  1       
I__1179/O                           LocalMux                   330    4757               RISE  1       
I__1182/I                           InMux                      0      4757               RISE  1       
I__1182/O                           InMux                      259    5016               RISE  1       
add_177_3_lut_LC_7_26_1/in1         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_3_lut_LC_7_26_1/lcout       LogicCell40_SEQ_MODE_0000  379    5395               FALL  1       
I__868/I                            Odrv4                      0      5395               FALL  1       
I__868/O                            Odrv4                      372    5767               FALL  1       
I__869/I                            Span4Mux_v                 0      5767               FALL  1       
I__869/O                            Span4Mux_v                 372    6139               FALL  1       
I__870/I                            Span4Mux_s2_v              0      6139               FALL  1       
I__870/O                            Span4Mux_s2_v              252    6391               FALL  1       
I__871/I                            LocalMux                   0      6391               FALL  1       
I__871/O                            LocalMux                   309    6700               FALL  1       
I__872/I                            IoInMux                    0      6700               FALL  1       
I__872/O                            IoInMux                    217    6917               FALL  1       
VGA_Y_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6917               FALL  1       
VGA_Y_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8923               RISE  1       
VGA_Y_O_pad_2_iopad/DIN             IO_PAD                     0      8923               RISE  1       
VGA_Y_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   11237              RISE  1       
VGA_Y_O[2]                          vga_control                0      11237              RISE  1       

6.5.45::Path details for port: VGA_Y_O[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[3]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10837


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7462
---------------------------- ------
Clock To Out Delay            10837

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i4_LC_6_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__1129/I                           Odrv4                      0      3375               FALL  1       
I__1129/O                           Odrv4                      372    3747               FALL  1       
I__1135/I                           Span4Mux_v                 0      3747               FALL  1       
I__1135/O                           Span4Mux_v                 372    4119               FALL  1       
I__1139/I                           LocalMux                   0      4119               FALL  1       
I__1139/O                           LocalMux                   309    4427               FALL  1       
I__1143/I                           InMux                      0      4427               FALL  1       
I__1143/O                           InMux                      217    4645               FALL  1       
I__1146/I                           CascadeMux                 0      4645               FALL  1       
I__1146/O                           CascadeMux                 0      4645               FALL  1       
add_177_4_lut_LC_7_26_2/in2         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_4_lut_LC_7_26_2/lcout       LogicCell40_SEQ_MODE_0000  351    4995               FALL  1       
I__862/I                            Odrv4                      0      4995               FALL  1       
I__862/O                            Odrv4                      372    5367               FALL  1       
I__863/I                            Span4Mux_v                 0      5367               FALL  1       
I__863/O                            Span4Mux_v                 372    5739               FALL  1       
I__864/I                            Span4Mux_s2_v              0      5739               FALL  1       
I__864/O                            Span4Mux_s2_v              252    5991               FALL  1       
I__865/I                            LocalMux                   0      5991               FALL  1       
I__865/O                            LocalMux                   309    6300               FALL  1       
I__866/I                            IoInMux                    0      6300               FALL  1       
I__866/O                            IoInMux                    217    6517               FALL  1       
VGA_Y_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6517               FALL  1       
VGA_Y_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8523               RISE  1       
VGA_Y_O_pad_3_iopad/DIN             IO_PAD                     0      8523               RISE  1       
VGA_Y_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   10837              RISE  1       
VGA_Y_O[3]                          vga_control                0      10837              RISE  1       

6.5.46::Path details for port: VGA_Y_O[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[4]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10865


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7490
---------------------------- ------
Clock To Out Delay            10865

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i5_LC_6_20_4/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  6       
I__849/I                            Odrv4                      0      3375               FALL  1       
I__849/O                            Odrv4                      372    3747               FALL  1       
I__853/I                            Span4Mux_v                 0      3747               FALL  1       
I__853/O                            Span4Mux_v                 372    4119               FALL  1       
I__858/I                            LocalMux                   0      4119               FALL  1       
I__858/O                            LocalMux                   309    4427               FALL  1       
I__860/I                            InMux                      0      4427               FALL  1       
I__860/O                            InMux                      217    4645               FALL  1       
add_177_5_lut_LC_7_26_3/in1         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_5_lut_LC_7_26_3/lcout       LogicCell40_SEQ_MODE_0000  379    5023               FALL  1       
I__841/I                            Odrv4                      0      5023               FALL  1       
I__841/O                            Odrv4                      372    5395               FALL  1       
I__842/I                            Span4Mux_v                 0      5395               FALL  1       
I__842/O                            Span4Mux_v                 372    5767               FALL  1       
I__843/I                            Span4Mux_s2_v              0      5767               FALL  1       
I__843/O                            Span4Mux_s2_v              252    6019               FALL  1       
I__844/I                            LocalMux                   0      6019               FALL  1       
I__844/O                            LocalMux                   309    6328               FALL  1       
I__845/I                            IoInMux                    0      6328               FALL  1       
I__845/O                            IoInMux                    217    6545               FALL  1       
VGA_Y_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6545               FALL  1       
VGA_Y_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8551               RISE  1       
VGA_Y_O_pad_4_iopad/DIN             IO_PAD                     0      8551               RISE  1       
VGA_Y_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   10865              RISE  1       
VGA_Y_O[4]                          vga_control                0      10865              RISE  1       

6.5.47::Path details for port: VGA_Y_O[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[5]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11040


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7665
---------------------------- ------
Clock To Out Delay            11040

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i6_LC_5_19_7/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  7       
I__819/I                            Odrv4                      0      3375               RISE  1       
I__819/O                            Odrv4                      351    3726               RISE  1       
I__825/I                            Span4Mux_v                 0      3726               RISE  1       
I__825/O                            Span4Mux_v                 351    4077               RISE  1       
I__830/I                            Span4Mux_v                 0      4077               RISE  1       
I__830/O                            Span4Mux_v                 351    4427               RISE  1       
I__834/I                            LocalMux                   0      4427               RISE  1       
I__834/O                            LocalMux                   330    4757               RISE  1       
I__837/I                            InMux                      0      4757               RISE  1       
I__837/O                            InMux                      259    5016               RISE  1       
I__839/I                            CascadeMux                 0      5016               RISE  1       
I__839/O                            CascadeMux                 0      5016               RISE  1       
add_177_6_lut_LC_7_26_4/in2         LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_6_lut_LC_7_26_4/lcout       LogicCell40_SEQ_MODE_0000  351    5367               FALL  1       
I__813/I                            Odrv12                     0      5367               FALL  1       
I__813/O                            Odrv12                     540    5907               FALL  1       
I__814/I                            Span12Mux_s6_v             0      5907               FALL  1       
I__814/O                            Span12Mux_s6_v             288    6195               FALL  1       
I__815/I                            LocalMux                   0      6195               FALL  1       
I__815/O                            LocalMux                   309    6503               FALL  1       
I__816/I                            IoInMux                    0      6503               FALL  1       
I__816/O                            IoInMux                    217    6721               FALL  1       
VGA_Y_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6721               FALL  1       
VGA_Y_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8726               RISE  1       
VGA_Y_O_pad_5_iopad/DIN             IO_PAD                     0      8726               RISE  1       
VGA_Y_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   11040              RISE  1       
VGA_Y_O[5]                          vga_control                0      11040              RISE  1       

6.5.48::Path details for port: VGA_Y_O[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[6]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11209


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7834
---------------------------- ------
Clock To Out Delay            11209

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__577/I                                         ClkMux                     0      2527               RISE  1       
I__577/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i7_LC_6_20_1/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  7       
I__883/I                            Odrv4                      0      3375               FALL  1       
I__883/O                            Odrv4                      372    3747               FALL  1       
I__889/I                            Span4Mux_v                 0      3747               FALL  1       
I__889/O                            Span4Mux_v                 372    4119               FALL  1       
I__892/I                            LocalMux                   0      4119               FALL  1       
I__892/O                            LocalMux                   309    4427               FALL  1       
I__894/I                            InMux                      0      4427               FALL  1       
I__894/O                            InMux                      217    4645               FALL  1       
add_177_7_lut_LC_7_26_5/in1         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_7_lut_LC_7_26_5/lcout       LogicCell40_SEQ_MODE_0000  379    5023               FALL  1       
I__806/I                            Odrv4                      0      5023               FALL  1       
I__806/O                            Odrv4                      372    5395               FALL  1       
I__807/I                            Span4Mux_h                 0      5395               FALL  1       
I__807/O                            Span4Mux_h                 316    5711               FALL  1       
I__808/I                            Span4Mux_h                 0      5711               FALL  1       
I__808/O                            Span4Mux_h                 316    6026               FALL  1       
I__809/I                            Span4Mux_s3_v              0      6026               FALL  1       
I__809/O                            Span4Mux_s3_v              337    6363               FALL  1       
I__810/I                            LocalMux                   0      6363               FALL  1       
I__810/O                            LocalMux                   309    6672               FALL  1       
I__811/I                            IoInMux                    0      6672               FALL  1       
I__811/O                            IoInMux                    217    6889               FALL  1       
VGA_Y_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6889               FALL  1       
VGA_Y_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8895               RISE  1       
VGA_Y_O_pad_6_iopad/DIN             IO_PAD                     0      8895               RISE  1       
VGA_Y_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   11209              RISE  1       
VGA_Y_O[6]                          vga_control                0      11209              RISE  1       

6.5.49::Path details for port: VGA_Y_O[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[7]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10669


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7294
---------------------------- ------
Clock To Out Delay            10669

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i8_LC_6_19_2/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__957/I                            Odrv4                      0      3375               FALL  1       
I__957/O                            Odrv4                      372    3747               FALL  1       
I__961/I                            Span4Mux_v                 0      3747               FALL  1       
I__961/O                            Span4Mux_v                 372    4119               FALL  1       
I__965/I                            LocalMux                   0      4119               FALL  1       
I__965/O                            LocalMux                   309    4427               FALL  1       
I__967/I                            InMux                      0      4427               FALL  1       
I__967/O                            InMux                      217    4645               FALL  1       
I__969/I                            CascadeMux                 0      4645               FALL  1       
I__969/O                            CascadeMux                 0      4645               FALL  1       
add_177_8_lut_LC_7_26_6/in2         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_8_lut_LC_7_26_6/lcout       LogicCell40_SEQ_MODE_0000  351    4995               FALL  1       
I__801/I                            Odrv12                     0      4995               FALL  1       
I__801/O                            Odrv12                     540    5535               FALL  1       
I__802/I                            Span12Mux_s6_v             0      5535               FALL  1       
I__802/O                            Span12Mux_s6_v             288    5823               FALL  1       
I__803/I                            LocalMux                   0      5823               FALL  1       
I__803/O                            LocalMux                   309    6131               FALL  1       
I__804/I                            IoInMux                    0      6131               FALL  1       
I__804/O                            IoInMux                    217    6349               FALL  1       
VGA_Y_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6349               FALL  1       
VGA_Y_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8355               RISE  1       
VGA_Y_O_pad_7_iopad/DIN             IO_PAD                     0      8355               RISE  1       
VGA_Y_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   10669              RISE  1       
VGA_Y_O[7]                          vga_control                0      10669              RISE  1       

6.5.50::Path details for port: VGA_Y_O[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[8]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 11349


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7974
---------------------------- ------
Clock To Out Delay            11349

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__576/I                                         ClkMux                     0      2527               RISE  1       
I__576/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i9_LC_6_19_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  3       
I__794/I                            Odrv4                      0      3375               FALL  1       
I__794/O                            Odrv4                      372    3747               FALL  1       
I__797/I                            Span4Mux_v                 0      3747               FALL  1       
I__797/O                            Span4Mux_v                 372    4119               FALL  1       
I__798/I                            LocalMux                   0      4119               FALL  1       
I__798/O                            LocalMux                   309    4427               FALL  1       
I__799/I                            InMux                      0      4427               FALL  1       
I__799/O                            InMux                      217    4645               FALL  1       
add_177_9_lut_LC_7_26_7/in1         LogicCell40_SEQ_MODE_0000  0      4645               FALL  1       
add_177_9_lut_LC_7_26_7/lcout       LogicCell40_SEQ_MODE_0000  400    5044               RISE  1       
I__787/I                            Odrv12                     0      5044               RISE  1       
I__787/O                            Odrv12                     491    5535               RISE  1       
I__788/I                            Span12Mux_h                0      5535               RISE  1       
I__788/O                            Span12Mux_h                491    6026               RISE  1       
I__789/I                            Span12Mux_s11_v            0      6026               RISE  1       
I__789/O                            Span12Mux_s11_v            414    6440               RISE  1       
I__790/I                            LocalMux                   0      6440               RISE  1       
I__790/O                            LocalMux                   330    6770               RISE  1       
I__791/I                            IoInMux                    0      6770               RISE  1       
I__791/O                            IoInMux                    259    7029               RISE  1       
VGA_Y_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7029               RISE  1       
VGA_Y_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9035               RISE  1       
VGA_Y_O_pad_8_iopad/DIN             IO_PAD                     0      9035               RISE  1       
VGA_Y_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                     2314   11349              RISE  1       
VGA_Y_O[8]                          vga_control                0      11349              RISE  1       

6.5.51::Path details for port: VGA_Y_O[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VGA_Y_O[9]
Clock Port         : VIDEO_CLK
Clock Reference    : vga_control|VIDEO_CLK:R
Clock to Out Delay : 10921


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7546
---------------------------- ------
Clock To Out Delay            10921

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
VIDEO_CLK                                        vga_control                0      0                  RISE  1       
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__566/I                                         gio2CtrlBuf                0      2372               RISE  1       
I__566/O                                         gio2CtrlBuf                0      2372               RISE  1       
I__567/I                                         GlobalMux                  0      2372               RISE  1       
I__567/O                                         GlobalMux                  154    2527               RISE  1       
I__574/I                                         ClkMux                     0      2527               RISE  1       
I__574/O                                         ClkMux                     309    2835               RISE  1       
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
VGA_Y__i10_LC_5_19_4/lcout          LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__773/I                            Odrv4                      0      3375               RISE  1       
I__773/O                            Odrv4                      351    3726               RISE  1       
I__778/I                            Span4Mux_v                 0      3726               RISE  1       
I__778/O                            Span4Mux_v                 351    4077               RISE  1       
I__781/I                            Span4Mux_v                 0      4077               RISE  1       
I__781/O                            Span4Mux_v                 351    4427               RISE  1       
I__783/I                            LocalMux                   0      4427               RISE  1       
I__783/O                            LocalMux                   330    4757               RISE  1       
I__784/I                            InMux                      0      4757               RISE  1       
I__784/O                            InMux                      259    5016               RISE  1       
I__785/I                            CascadeMux                 0      5016               RISE  1       
I__785/O                            CascadeMux                 0      5016               RISE  1       
add_177_10_lut_LC_7_27_0/in2        LogicCell40_SEQ_MODE_0000  0      5016               RISE  1       
add_177_10_lut_LC_7_27_0/lcout      LogicCell40_SEQ_MODE_0000  351    5367               FALL  1       
I__765/I                            Odrv12                     0      5367               FALL  1       
I__765/O                            Odrv12                     540    5907               FALL  1       
I__766/I                            Span12Mux_s2_h             0      5907               FALL  1       
I__766/O                            Span12Mux_s2_h             168    6075               FALL  1       
I__767/I                            LocalMux                   0      6075               FALL  1       
I__767/O                            LocalMux                   309    6384               FALL  1       
I__768/I                            IoInMux                    0      6384               FALL  1       
I__768/O                            IoInMux                    217    6601               FALL  1       
VGA_Y_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6601               FALL  1       
VGA_Y_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8607               RISE  1       
VGA_Y_O_pad_9_iopad/DIN             IO_PAD                     0      8607               RISE  1       
VGA_Y_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                     2314   10921              RISE  1       
VGA_Y_O[9]                          vga_control                0      10921              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i4_LC_6_19_7/ce
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i4_LC_6_19_7/ce           LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i12_LC_6_19_5/ce
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i12_LC_6_19_5/ce          LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i11_LC_6_19_4/ce
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i11_LC_6_19_4/ce          LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i9_LC_6_19_3/ce
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i9_LC_6_19_3/ce           LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i8_LC_6_19_2/ce
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Setup Constraint : 10000p
Path slack       : 4389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5071
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__558/I                         Span4Mux_h                     0              6910   4389  RISE       1
I__558/O                         Span4Mux_h                   302              7212   4389  RISE       1
I__561/I                         Span4Mux_h                     0              7212   4389  RISE       1
I__561/O                         Span4Mux_h                   302              7513   4389  RISE       1
I__564/I                         LocalMux                       0              7513   4389  RISE       1
I__564/O                         LocalMux                     330              7843   4389  RISE       1
I__565/I                         CEMux                          0              7843   4389  RISE       1
I__565/O                         CEMux                        603              8446   4389  RISE       1
VGA_Y__i8_LC_6_19_2/ce           LogicCell40_SEQ_MODE_1000      0              8446   4389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i6_LC_5_19_7/ce
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Setup Constraint : 10000p
Path slack       : 4691p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4769
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8144
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__557/I                         Span4Mux_h                     0              6910   4691  RISE       1
I__557/O                         Span4Mux_h                   302              7212   4691  RISE       1
I__560/I                         LocalMux                       0              7212   4691  RISE       1
I__560/O                         LocalMux                     330              7541   4691  RISE       1
I__563/I                         CEMux                          0              7541   4691  RISE       1
I__563/O                         CEMux                        603              8144   4691  RISE       1
VGA_Y__i6_LC_5_19_7/ce           LogicCell40_SEQ_MODE_1000      0              8144   4691  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i10_LC_5_19_4/ce
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Setup Constraint : 10000p
Path slack       : 4691p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4769
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8144
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__557/I                         Span4Mux_h                     0              6910   4691  RISE       1
I__557/O                         Span4Mux_h                   302              7212   4691  RISE       1
I__560/I                         LocalMux                       0              7212   4691  RISE       1
I__560/O                         LocalMux                     330              7541   4691  RISE       1
I__563/I                         CEMux                          0              7541   4691  RISE       1
I__563/O                         CEMux                        603              8144   4691  RISE       1
VGA_Y__i10_LC_5_19_4/ce          LogicCell40_SEQ_MODE_1000      0              8144   4691  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i3_LC_5_19_2/ce
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Setup Constraint : 10000p
Path slack       : 4691p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4769
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           8144
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__555/I                         Odrv4                          0              6559   4389  RISE       1
I__555/O                         Odrv4                        351              6910   4389  RISE       1
I__557/I                         Span4Mux_h                     0              6910   4691  RISE       1
I__557/O                         Span4Mux_h                   302              7212   4691  RISE       1
I__560/I                         LocalMux                       0              7212   4691  RISE       1
I__560/O                         LocalMux                     330              7541   4691  RISE       1
I__563/I                         CEMux                          0              7541   4691  RISE       1
I__563/O                         CEMux                        603              8144   4691  RISE       1
VGA_Y__i3_LC_5_19_2/ce           LogicCell40_SEQ_MODE_1000      0              8144   4691  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i5_LC_6_20_4/ce
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Setup Constraint : 10000p
Path slack       : 4852p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4608
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           7983
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__556/I                         Odrv12                         0              6559   4852  RISE       1
I__556/O                         Odrv12                       491              7050   4852  RISE       1
I__559/I                         LocalMux                       0              7050   4852  RISE       1
I__559/O                         LocalMux                     330              7380   4852  RISE       1
I__562/I                         CEMux                          0              7380   4852  RISE       1
I__562/O                         CEMux                        603              7983   4852  RISE       1
VGA_Y__i5_LC_6_20_4/ce           LogicCell40_SEQ_MODE_1000      0              7983   4852  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i7_LC_6_20_1/ce
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Setup Constraint : 10000p
Path slack       : 4852p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4608
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           7983
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__556/I                         Odrv12                         0              6559   4852  RISE       1
I__556/O                         Odrv12                       491              7050   4852  RISE       1
I__559/I                         LocalMux                       0              7050   4852  RISE       1
I__559/O                         LocalMux                     330              7380   4852  RISE       1
I__562/I                         CEMux                          0              7380   4852  RISE       1
I__562/O                         CEMux                        603              7983   4852  RISE       1
VGA_Y__i7_LC_6_20_1/ce           LogicCell40_SEQ_MODE_1000      0              7983   4852  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i2_LC_6_20_0/ce
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Setup Constraint : 10000p
Path slack       : 4852p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       4608
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           7983
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/lcout       LogicCell40_SEQ_MODE_0000    316              6559   4389  RISE      11
I__556/I                         Odrv12                         0              6559   4852  RISE       1
I__556/O                         Odrv12                       491              7050   4852  RISE       1
I__559/I                         LocalMux                       0              7050   4852  RISE       1
I__559/O                         LocalMux                     330              7380   4852  RISE       1
I__562/I                         CEMux                          0              7380   4852  RISE       1
I__562/O                         CEMux                        603              7983   4852  RISE       1
VGA_Y__i2_LC_6_20_0/ce           LogicCell40_SEQ_MODE_1000      0              7983   4852  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i12_LC_6_19_5/in3
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Setup Constraint : 10000p
Path slack       : 5364p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3823
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           7198
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                          Odrv4                          0              3375   5364  RISE       1
I__713/O                          Odrv4                        351              3726   5364  RISE       1
I__717/I                          LocalMux                       0              3726   5364  RISE       1
I__717/O                          LocalMux                     330              4056   5364  RISE       1
I__723/I                          InMux                          0              4056   5364  RISE       1
I__723/O                          InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1        LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout   LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin    LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout   LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin    LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout   LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin    LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout   LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin    LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout   LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin    LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout   LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
add_54_8_lut_LC_6_17_6/carryin    LogicCell40_SEQ_MODE_0000      0              5206   5364  RISE       1
add_54_8_lut_LC_6_17_6/carryout   LogicCell40_SEQ_MODE_0000    126              5332   5364  RISE       2
add_54_9_lut_LC_6_17_7/carryin    LogicCell40_SEQ_MODE_0000      0              5332   5364  RISE       1
add_54_9_lut_LC_6_17_7/carryout   LogicCell40_SEQ_MODE_0000    126              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitin    ICE_CARRY_IN_MUX               0              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitout   ICE_CARRY_IN_MUX             196              5655   5364  RISE       2
add_54_10_lut_LC_6_18_0/carryin   LogicCell40_SEQ_MODE_0000      0              5655   5364  RISE       1
add_54_10_lut_LC_6_18_0/carryout  LogicCell40_SEQ_MODE_0000    126              5781   5364  RISE       2
add_54_11_lut_LC_6_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              5781   5364  RISE       1
add_54_11_lut_LC_6_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              5907   5364  RISE       2
add_54_12_lut_LC_6_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              5907   5364  RISE       1
add_54_12_lut_LC_6_18_2/carryout  LogicCell40_SEQ_MODE_0000    126              6033   5364  RISE       1
I__546/I                          InMux                          0              6033   5364  RISE       1
I__546/O                          InMux                        259              6293   5364  RISE       1
add_54_13_lut_LC_6_18_3/in3       LogicCell40_SEQ_MODE_0000      0              6293   5364  RISE       1
add_54_13_lut_LC_6_18_3/lcout     LogicCell40_SEQ_MODE_0000    316              6608   5364  RISE       1
I__665/I                          LocalMux                       0              6608   5364  RISE       1
I__665/O                          LocalMux                     330              6938   5364  RISE       1
I__666/I                          InMux                          0              6938   5364  RISE       1
I__666/O                          InMux                        259              7198   5364  RISE       1
VGA_Y__i12_LC_6_19_5/in3          LogicCell40_SEQ_MODE_1000      0              7198   5364  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i11_LC_6_19_4/in1
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Setup Constraint : 10000p
Path slack       : 5364p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3696
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           7071
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                          Odrv4                          0              3375   5364  RISE       1
I__713/O                          Odrv4                        351              3726   5364  RISE       1
I__717/I                          LocalMux                       0              3726   5364  RISE       1
I__717/O                          LocalMux                     330              4056   5364  RISE       1
I__723/I                          InMux                          0              4056   5364  RISE       1
I__723/O                          InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1        LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout   LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin    LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout   LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin    LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout   LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin    LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout   LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin    LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout   LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin    LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout   LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
add_54_8_lut_LC_6_17_6/carryin    LogicCell40_SEQ_MODE_0000      0              5206   5364  RISE       1
add_54_8_lut_LC_6_17_6/carryout   LogicCell40_SEQ_MODE_0000    126              5332   5364  RISE       2
add_54_9_lut_LC_6_17_7/carryin    LogicCell40_SEQ_MODE_0000      0              5332   5364  RISE       1
add_54_9_lut_LC_6_17_7/carryout   LogicCell40_SEQ_MODE_0000    126              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitin    ICE_CARRY_IN_MUX               0              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitout   ICE_CARRY_IN_MUX             196              5655   5364  RISE       2
add_54_10_lut_LC_6_18_0/carryin   LogicCell40_SEQ_MODE_0000      0              5655   5364  RISE       1
add_54_10_lut_LC_6_18_0/carryout  LogicCell40_SEQ_MODE_0000    126              5781   5364  RISE       2
add_54_11_lut_LC_6_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              5781   5364  RISE       1
add_54_11_lut_LC_6_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              5907   5364  RISE       2
I__547/I                          InMux                          0              5907   5364  RISE       1
I__547/O                          InMux                        259              6167   5364  RISE       1
add_54_12_lut_LC_6_18_2/in3       LogicCell40_SEQ_MODE_0000      0              6167   5364  RISE       1
add_54_12_lut_LC_6_18_2/lcout     LogicCell40_SEQ_MODE_0000    316              6482   5364  RISE       1
I__667/I                          LocalMux                       0              6482   5364  RISE       1
I__667/O                          LocalMux                     330              6812   5364  RISE       1
I__668/I                          InMux                          0              6812   5364  RISE       1
I__668/O                          InMux                        259              7071   5364  RISE       1
VGA_Y__i11_LC_6_19_4/in1          LogicCell40_SEQ_MODE_1000      0              7071   5364  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i10_LC_5_19_4/in1
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Setup Constraint : 10000p
Path slack       : 5490p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3570
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6945
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                          Odrv4                          0              3375   5364  RISE       1
I__713/O                          Odrv4                        351              3726   5364  RISE       1
I__717/I                          LocalMux                       0              3726   5364  RISE       1
I__717/O                          LocalMux                     330              4056   5364  RISE       1
I__723/I                          InMux                          0              4056   5364  RISE       1
I__723/O                          InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1        LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout   LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin    LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout   LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin    LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout   LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin    LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout   LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin    LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout   LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin    LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout   LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
add_54_8_lut_LC_6_17_6/carryin    LogicCell40_SEQ_MODE_0000      0              5206   5364  RISE       1
add_54_8_lut_LC_6_17_6/carryout   LogicCell40_SEQ_MODE_0000    126              5332   5364  RISE       2
add_54_9_lut_LC_6_17_7/carryin    LogicCell40_SEQ_MODE_0000      0              5332   5364  RISE       1
add_54_9_lut_LC_6_17_7/carryout   LogicCell40_SEQ_MODE_0000    126              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitin    ICE_CARRY_IN_MUX               0              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitout   ICE_CARRY_IN_MUX             196              5655   5364  RISE       2
add_54_10_lut_LC_6_18_0/carryin   LogicCell40_SEQ_MODE_0000      0              5655   5364  RISE       1
add_54_10_lut_LC_6_18_0/carryout  LogicCell40_SEQ_MODE_0000    126              5781   5364  RISE       2
I__548/I                          InMux                          0              5781   5490  RISE       1
I__548/O                          InMux                        259              6040   5490  RISE       1
add_54_11_lut_LC_6_18_1/in3       LogicCell40_SEQ_MODE_0000      0              6040   5490  RISE       1
add_54_11_lut_LC_6_18_1/lcout     LogicCell40_SEQ_MODE_0000    316              6356   5490  RISE       1
I__549/I                          LocalMux                       0              6356   5490  RISE       1
I__549/O                          LocalMux                     330              6686   5490  RISE       1
I__550/I                          InMux                          0              6686   5490  RISE       1
I__550/O                          InMux                        259              6945   5490  RISE       1
VGA_Y__i10_LC_5_19_4/in1          LogicCell40_SEQ_MODE_1000      0              6945   5490  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i8_LC_6_19_2/in0
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Setup Constraint : 10000p
Path slack       : 5518p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3472
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6847
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin   LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout  LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin   LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout  LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin   LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout  LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
add_54_8_lut_LC_6_17_6/carryin   LogicCell40_SEQ_MODE_0000      0              5206   5364  RISE       1
add_54_8_lut_LC_6_17_6/carryout  LogicCell40_SEQ_MODE_0000    126              5332   5364  RISE       2
I__552/I                         InMux                          0              5332   5518  RISE       1
I__552/O                         InMux                        259              5591   5518  RISE       1
add_54_9_lut_LC_6_17_7/in3       LogicCell40_SEQ_MODE_0000      0              5591   5518  RISE       1
add_54_9_lut_LC_6_17_7/lcout     LogicCell40_SEQ_MODE_0000    316              5907   5518  RISE       1
I__671/I                         Odrv4                          0              5907   5518  RISE       1
I__671/O                         Odrv4                        351              6258   5518  RISE       1
I__672/I                         LocalMux                       0              6258   5518  RISE       1
I__672/O                         LocalMux                     330              6587   5518  RISE       1
I__673/I                         InMux                          0              6587   5518  RISE       1
I__673/O                         InMux                        259              6847   5518  RISE       1
VGA_Y__i8_LC_6_19_2/in0          LogicCell40_SEQ_MODE_1000      0              6847   5518  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i12_LC_6_19_5/in0
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Setup Constraint : 10000p
Path slack       : 5553p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__579/I                         LocalMux                       0              6223   5553  RISE       1
I__579/O                         LocalMux                     330              6552   5553  RISE       1
I__585/I                         InMux                          0              6552   5553  RISE       1
I__585/O                         InMux                        259              6812   5553  RISE       1
VGA_Y__i12_LC_6_19_5/in0         LogicCell40_SEQ_MODE_1000      0              6812   5553  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i7_LC_6_20_1/in0
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Setup Constraint : 10000p
Path slack       : 5553p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__580/I                         LocalMux                       0              6223   5553  RISE       1
I__580/O                         LocalMux                     330              6552   5553  RISE       1
I__591/I                         InMux                          0              6552   5553  RISE       1
I__591/O                         InMux                        259              6812   5553  RISE       1
VGA_Y__i7_LC_6_20_1/in0          LogicCell40_SEQ_MODE_1000      0              6812   5553  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i4_LC_6_19_7/in0
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : 10000p
Path slack       : 5553p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__579/I                         LocalMux                       0              6223   5553  RISE       1
I__579/O                         LocalMux                     330              6552   5553  RISE       1
I__586/I                         InMux                          0              6552   5553  RISE       1
I__586/O                         InMux                        259              6812   5553  RISE       1
VGA_Y__i4_LC_6_19_7/in0          LogicCell40_SEQ_MODE_1000      0              6812   5553  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i9_LC_6_19_3/in0
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Setup Constraint : 10000p
Path slack       : 5553p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__579/I                         LocalMux                       0              6223   5553  RISE       1
I__579/O                         LocalMux                     330              6552   5553  RISE       1
I__588/I                         InMux                          0              6552   5553  RISE       1
I__588/O                         InMux                        259              6812   5553  RISE       1
VGA_Y__i9_LC_6_19_3/in0          LogicCell40_SEQ_MODE_1000      0              6812   5553  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i9_LC_6_19_3/in1
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Setup Constraint : 10000p
Path slack       : 5616p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3444
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6819
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin   LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout  LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin   LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout  LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin   LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout  LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
add_54_8_lut_LC_6_17_6/carryin   LogicCell40_SEQ_MODE_0000      0              5206   5364  RISE       1
add_54_8_lut_LC_6_17_6/carryout  LogicCell40_SEQ_MODE_0000    126              5332   5364  RISE       2
add_54_9_lut_LC_6_17_7/carryin   LogicCell40_SEQ_MODE_0000      0              5332   5364  RISE       1
add_54_9_lut_LC_6_17_7/carryout  LogicCell40_SEQ_MODE_0000    126              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitin   ICE_CARRY_IN_MUX               0              5458   5364  RISE       1
IN_MUX_bfv_6_18_0_/carryinitout  ICE_CARRY_IN_MUX             196              5655   5364  RISE       2
I__551/I                         InMux                          0              5655   5617  RISE       1
I__551/O                         InMux                        259              5914   5617  RISE       1
add_54_10_lut_LC_6_18_0/in3      LogicCell40_SEQ_MODE_0000      0              5914   5617  RISE       1
add_54_10_lut_LC_6_18_0/lcout    LogicCell40_SEQ_MODE_0000    316              6230   5617  RISE       1
I__669/I                         LocalMux                       0              6230   5617  RISE       1
I__669/O                         LocalMux                     330              6559   5617  RISE       1
I__670/I                         InMux                          0              6559   5617  RISE       1
I__670/O                         InMux                        259              6819   5617  RISE       1
VGA_Y__i9_LC_6_19_3/in1          LogicCell40_SEQ_MODE_1000      0              6819   5617  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i12_LC_3_18_0/in3
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Setup Constraint : 10000p
Path slack       : 5715p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3472
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6847
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                          LocalMux                       0              3375   5715  RISE       1
I__268/O                          LocalMux                     330              3705   5715  RISE       1
I__273/I                          InMux                          0              3705   5715  RISE       1
I__273/O                          InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1        LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout   LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin    LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout   LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin    LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout   LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
add_53_8_lut_LC_4_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              4855   5715  RISE       1
add_53_8_lut_LC_4_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              4981   5715  RISE       2
add_53_9_lut_LC_4_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              4981   5715  RISE       1
add_53_9_lut_LC_4_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitin    ICE_CARRY_IN_MUX               0              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitout   ICE_CARRY_IN_MUX             196              5304   5715  RISE       2
add_53_10_lut_LC_4_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5304   5715  RISE       1
add_53_10_lut_LC_4_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5430   5715  RISE       2
add_53_11_lut_LC_4_19_1/carryin   LogicCell40_SEQ_MODE_0000      0              5430   5715  RISE       1
add_53_11_lut_LC_4_19_1/carryout  LogicCell40_SEQ_MODE_0000    126              5556   5715  RISE       2
add_53_12_lut_LC_4_19_2/carryin   LogicCell40_SEQ_MODE_0000      0              5556   5715  RISE       1
add_53_12_lut_LC_4_19_2/carryout  LogicCell40_SEQ_MODE_0000    126              5683   5715  RISE       1
I__307/I                          InMux                          0              5683   5715  RISE       1
I__307/O                          InMux                        259              5942   5715  RISE       1
add_53_13_lut_LC_4_19_3/in3       LogicCell40_SEQ_MODE_0000      0              5942   5715  RISE       1
add_53_13_lut_LC_4_19_3/lcout     LogicCell40_SEQ_MODE_0000    316              6258   5715  RISE       1
I__305/I                          LocalMux                       0              6258   5715  RISE       1
I__305/O                          LocalMux                     330              6587   5715  RISE       1
I__306/I                          InMux                          0              6587   5715  RISE       1
I__306/O                          InMux                        259              6847   5715  RISE       1
VGA_X__i12_LC_3_18_0/in3          LogicCell40_SEQ_MODE_1000      0              6847   5715  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i11_LC_3_20_0/in1
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Setup Constraint : 10000p
Path slack       : 5714p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3346
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6721
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                          LocalMux                       0              3375   5715  RISE       1
I__268/O                          LocalMux                     330              3705   5715  RISE       1
I__273/I                          InMux                          0              3705   5715  RISE       1
I__273/O                          InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1        LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout   LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin    LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout   LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin    LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout   LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
add_53_8_lut_LC_4_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              4855   5715  RISE       1
add_53_8_lut_LC_4_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              4981   5715  RISE       2
add_53_9_lut_LC_4_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              4981   5715  RISE       1
add_53_9_lut_LC_4_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitin    ICE_CARRY_IN_MUX               0              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitout   ICE_CARRY_IN_MUX             196              5304   5715  RISE       2
add_53_10_lut_LC_4_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5304   5715  RISE       1
add_53_10_lut_LC_4_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5430   5715  RISE       2
add_53_11_lut_LC_4_19_1/carryin   LogicCell40_SEQ_MODE_0000      0              5430   5715  RISE       1
add_53_11_lut_LC_4_19_1/carryout  LogicCell40_SEQ_MODE_0000    126              5556   5715  RISE       2
I__308/I                          InMux                          0              5556   5715  RISE       1
I__308/O                          InMux                        259              5816   5715  RISE       1
add_53_12_lut_LC_4_19_2/in3       LogicCell40_SEQ_MODE_0000      0              5816   5715  RISE       1
add_53_12_lut_LC_4_19_2/lcout     LogicCell40_SEQ_MODE_0000    316              6131   5715  RISE       1
I__309/I                          LocalMux                       0              6131   5715  RISE       1
I__309/O                          LocalMux                     330              6461   5715  RISE       1
I__310/I                          InMux                          0              6461   5715  RISE       1
I__310/O                          InMux                        259              6721   5715  RISE       1
VGA_X__i11_LC_3_20_0/in1          LogicCell40_SEQ_MODE_1000      0              6721   5715  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in0
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Setup Constraint : 10000p
Path slack       : 5722p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3268
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6643
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/lcout     LogicCell40_SEQ_MODE_0000    400              4715   5722  RISE       1
I__544/I                         LocalMux                       0              4715   5722  RISE       1
I__544/O                         LocalMux                     330              5044   5722  RISE       1
I__545/I                         InMux                          0              5044   5722  RISE       1
I__545/O                         InMux                        259              5304   5722  RISE       1
i1_2_lut_adj_32_LC_6_18_7/in1    LogicCell40_SEQ_MODE_0000      0              5304   5722  RISE       1
i1_2_lut_adj_32_LC_6_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5704   5722  RISE       1
I__541/I                         Odrv4                          0              5704   5722  RISE       1
I__541/O                         Odrv4                        351              6054   5722  RISE       1
I__542/I                         LocalMux                       0              6054   5722  RISE       1
I__542/O                         LocalMux                     330              6384   5722  RISE       1
I__543/I                         InMux                          0              6384   5722  RISE       1
I__543/O                         InMux                        259              6643   5722  RISE       1
VGA_Y__i1_LC_5_20_5/in0          LogicCell40_SEQ_MODE_1000      0              6643   5722  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i10_LC_5_19_4/in3
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__578/I                         LocalMux                       0              6223   5750  RISE       1
I__578/O                         LocalMux                     330              6552   5750  RISE       1
I__582/I                         InMux                          0              6552   5750  RISE       1
I__582/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i10_LC_5_19_4/in3         LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in3
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__581/I                         LocalMux                       0              6223   5750  RISE       1
I__581/O                         LocalMux                     330              6552   5750  RISE       1
I__592/I                         InMux                          0              6552   5750  RISE       1
I__592/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i1_LC_5_20_5/in3          LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i3_LC_5_19_2/in3
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__578/I                         LocalMux                       0              6223   5750  RISE       1
I__578/O                         LocalMux                     330              6552   5750  RISE       1
I__583/I                         InMux                          0              6552   5750  RISE       1
I__583/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i3_LC_5_19_2/in3          LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i11_LC_6_19_4/in3
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__579/I                         LocalMux                       0              6223   5553  RISE       1
I__579/O                         LocalMux                     330              6552   5553  RISE       1
I__584/I                         InMux                          0              6552   5750  RISE       1
I__584/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i11_LC_6_19_4/in3         LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i8_LC_6_19_2/in3
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__579/I                         LocalMux                       0              6223   5553  RISE       1
I__579/O                         LocalMux                     330              6552   5553  RISE       1
I__587/I                         InMux                          0              6552   5750  RISE       1
I__587/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i8_LC_6_19_2/in3          LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i2_LC_6_20_0/in3
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__580/I                         LocalMux                       0              6223   5553  RISE       1
I__580/O                         LocalMux                     330              6552   5553  RISE       1
I__589/I                         InMux                          0              6552   5750  RISE       1
I__589/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i2_LC_6_20_0/in3          LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i5_LC_6_20_4/in3
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Setup Constraint : 10000p
Path slack       : 5750p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3437
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6812
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    316              6223   5553  RISE      11
I__580/I                         LocalMux                       0              6223   5553  RISE       1
I__580/O                         LocalMux                     330              6552   5553  RISE       1
I__590/I                         InMux                          0              6552   5750  RISE       1
I__590/O                         InMux                        259              6812   5750  RISE       1
VGA_Y__i5_LC_6_20_4/in3          LogicCell40_SEQ_MODE_1000      0              6812   5750  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i6_LC_5_19_7/in0
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Setup Constraint : 10000p
Path slack       : 5771p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3219
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6594
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin   LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout  LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin   LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout  LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
I__554/I                         InMux                          0              5079   5771  RISE       1
I__554/O                         InMux                        259              5339   5771  RISE       1
add_54_7_lut_LC_6_17_5/in3       LogicCell40_SEQ_MODE_0000      0              5339   5771  RISE       1
add_54_7_lut_LC_6_17_5/lcout     LogicCell40_SEQ_MODE_0000    316              5655   5771  RISE       1
I__522/I                         Odrv4                          0              5655   5771  RISE       1
I__522/O                         Odrv4                        351              6005   5771  RISE       1
I__523/I                         LocalMux                       0              6005   5771  RISE       1
I__523/O                         LocalMux                     330              6335   5771  RISE       1
I__524/I                         InMux                          0              6335   5771  RISE       1
I__524/O                         InMux                        259              6594   5771  RISE       1
VGA_Y__i6_LC_5_19_7/in0          LogicCell40_SEQ_MODE_1000      0              6594   5771  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i9_LC_5_18_0/in0
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Setup Constraint : 10000p
Path slack       : 5771p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3219
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6594
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__386/I                         Odrv4                          0              5655   5771  RISE       1
I__386/O                         Odrv4                        351              6005   5771  RISE       1
I__395/I                         LocalMux                       0              6005   5771  RISE       1
I__395/O                         LocalMux                     330              6335   5771  RISE       1
I__402/I                         InMux                          0              6335   5771  RISE       1
I__402/O                         InMux                        259              6594   5771  RISE       1
VGA_X__i9_LC_5_18_0/in0          LogicCell40_SEQ_MODE_1000      0              6594   5771  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i12_LC_3_18_0/in0
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Setup Constraint : 10000p
Path slack       : 5771p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3219
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6594
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__387/I                         Odrv4                          0              5655   5771  RISE       1
I__387/O                         Odrv4                        351              6005   5771  RISE       1
I__396/I                         LocalMux                       0              6005   5771  RISE       1
I__396/O                         LocalMux                     330              6335   5771  RISE       1
I__403/I                         InMux                          0              6335   5771  RISE       1
I__403/O                         InMux                        259              6594   5771  RISE       1
VGA_X__i12_LC_3_18_0/in0         LogicCell40_SEQ_MODE_1000      0              6594   5771  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i2_LC_4_17_7/in3
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Setup Constraint : 10000p
Path slack       : 5827p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3360
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__385/I                         Odrv12                         0              5655   5827  RISE       1
I__385/O                         Odrv12                       491              6146   5827  RISE       1
I__394/I                         LocalMux                       0              6146   5827  RISE       1
I__394/O                         LocalMux                     330              6475   5827  RISE       1
I__397/I                         InMux                          0              6475   5827  RISE       1
I__397/O                         InMux                        259              6735   5827  RISE       1
VGA_X__i2_LC_4_17_7/in3          LogicCell40_SEQ_MODE_1000      0              6735   5827  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i3_LC_4_17_3/in3
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Setup Constraint : 10000p
Path slack       : 5827p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3360
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__385/I                         Odrv12                         0              5655   5827  RISE       1
I__385/O                         Odrv12                       491              6146   5827  RISE       1
I__394/I                         LocalMux                       0              6146   5827  RISE       1
I__394/O                         LocalMux                     330              6475   5827  RISE       1
I__398/I                         InMux                          0              6475   5827  RISE       1
I__398/O                         InMux                        259              6735   5827  RISE       1
VGA_X__i3_LC_4_17_3/in3          LogicCell40_SEQ_MODE_1000      0              6735   5827  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i4_LC_4_17_5/in3
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Setup Constraint : 10000p
Path slack       : 5827p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3360
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__385/I                         Odrv12                         0              5655   5827  RISE       1
I__385/O                         Odrv12                       491              6146   5827  RISE       1
I__394/I                         LocalMux                       0              6146   5827  RISE       1
I__394/O                         LocalMux                     330              6475   5827  RISE       1
I__399/I                         InMux                          0              6475   5827  RISE       1
I__399/O                         InMux                        259              6735   5827  RISE       1
VGA_X__i4_LC_4_17_5/in3          LogicCell40_SEQ_MODE_1000      0              6735   5827  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i5_LC_4_17_1/in3
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Setup Constraint : 10000p
Path slack       : 5827p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3360
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__385/I                         Odrv12                         0              5655   5827  RISE       1
I__385/O                         Odrv12                       491              6146   5827  RISE       1
I__394/I                         LocalMux                       0              6146   5827  RISE       1
I__394/O                         LocalMux                     330              6475   5827  RISE       1
I__400/I                         InMux                          0              6475   5827  RISE       1
I__400/O                         InMux                        259              6735   5827  RISE       1
VGA_X__i5_LC_4_17_1/in3          LogicCell40_SEQ_MODE_1000      0              6735   5827  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i10_LC_5_18_7/in1
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Setup Constraint : 10000p
Path slack       : 5841p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3219
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6594
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout         LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                          LocalMux                       0              3375   5715  RISE       1
I__268/O                          LocalMux                     330              3705   5715  RISE       1
I__273/I                          InMux                          0              3705   5715  RISE       1
I__273/O                          InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1        LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout   LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin    LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout   LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin    LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout   LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
add_53_8_lut_LC_4_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              4855   5715  RISE       1
add_53_8_lut_LC_4_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              4981   5715  RISE       2
add_53_9_lut_LC_4_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              4981   5715  RISE       1
add_53_9_lut_LC_4_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitin    ICE_CARRY_IN_MUX               0              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitout   ICE_CARRY_IN_MUX             196              5304   5715  RISE       2
add_53_10_lut_LC_4_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5304   5715  RISE       1
add_53_10_lut_LC_4_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5430   5715  RISE       2
I__311/I                          InMux                          0              5430   5841  RISE       1
I__311/O                          InMux                        259              5690   5841  RISE       1
add_53_11_lut_LC_4_19_1/in3       LogicCell40_SEQ_MODE_0000      0              5690   5841  RISE       1
add_53_11_lut_LC_4_19_1/lcout     LogicCell40_SEQ_MODE_0000    316              6005   5841  RISE       1
I__503/I                          LocalMux                       0              6005   5841  RISE       1
I__503/O                          LocalMux                     330              6335   5841  RISE       1
I__504/I                          InMux                          0              6335   5841  RISE       1
I__504/O                          InMux                        259              6594   5841  RISE       1
VGA_X__i10_LC_5_18_7/in1          LogicCell40_SEQ_MODE_1000      0              6594   5841  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i7_LC_6_20_1/in3
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Setup Constraint : 10000p
Path slack       : 5841p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3346
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6721
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin   LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout  LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
add_54_6_lut_LC_6_17_4/carryin   LogicCell40_SEQ_MODE_0000      0              4953   5364  RISE       1
add_54_6_lut_LC_6_17_4/carryout  LogicCell40_SEQ_MODE_0000    126              5079   5364  RISE       2
add_54_7_lut_LC_6_17_5/carryin   LogicCell40_SEQ_MODE_0000      0              5079   5364  RISE       1
add_54_7_lut_LC_6_17_5/carryout  LogicCell40_SEQ_MODE_0000    126              5206   5364  RISE       2
I__553/I                         InMux                          0              5206   5841  RISE       1
I__553/O                         InMux                        259              5465   5841  RISE       1
add_54_8_lut_LC_6_17_6/in3       LogicCell40_SEQ_MODE_0000      0              5465   5841  RISE       1
add_54_8_lut_LC_6_17_6/lcout     LogicCell40_SEQ_MODE_0000    316              5781   5841  RISE       1
I__656/I                         Odrv4                          0              5781   5841  RISE       1
I__656/O                         Odrv4                        351              6131   5841  RISE       1
I__657/I                         LocalMux                       0              6131   5841  RISE       1
I__657/O                         LocalMux                     330              6461   5841  RISE       1
I__658/I                         InMux                          0              6461   5841  RISE       1
I__658/O                         InMux                        259              6721   5841  RISE       1
VGA_Y__i7_LC_6_20_1/in3          LogicCell40_SEQ_MODE_1000      0              6721   5841  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in2
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Setup Constraint : 10000p
Path slack       : 5953p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3135
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__381/I                         LocalMux                       0              5655   4389  RISE       1
I__381/O                         LocalMux                     330              5984   4389  RISE       1
I__388/I                         InMux                          0              5984   4389  RISE       1
I__388/O                         InMux                        259              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/in3         LogicCell40_SEQ_MODE_0000      0              6244   4389  RISE       1
i109_4_lut_LC_5_20_4/ltout       LogicCell40_SEQ_MODE_0000    267              6510   5953  RISE       1
I__540/I                         CascadeMux                     0              6510   5953  RISE       1
I__540/O                         CascadeMux                     0              6510   5953  RISE       1
VGA_Y__i1_LC_5_20_5/in2          LogicCell40_SEQ_MODE_1000      0              6510   5953  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i5_LC_6_20_4/in1
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Setup Constraint : 10000p
Path slack       : 5967p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3093
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6468
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
add_54_5_lut_LC_6_17_3/carryin   LogicCell40_SEQ_MODE_0000      0              4827   5364  RISE       1
add_54_5_lut_LC_6_17_3/carryout  LogicCell40_SEQ_MODE_0000    126              4953   5364  RISE       2
I__525/I                         InMux                          0              4953   5967  RISE       1
I__525/O                         InMux                        259              5213   5967  RISE       1
add_54_6_lut_LC_6_17_4/in3       LogicCell40_SEQ_MODE_0000      0              5213   5967  RISE       1
add_54_6_lut_LC_6_17_4/lcout     LogicCell40_SEQ_MODE_0000    316              5528   5967  RISE       1
I__593/I                         Odrv4                          0              5528   5967  RISE       1
I__593/O                         Odrv4                        351              5879   5967  RISE       1
I__594/I                         LocalMux                       0              5879   5967  RISE       1
I__594/O                         LocalMux                     330              6209   5967  RISE       1
I__595/I                         InMux                          0              6209   5967  RISE       1
I__595/O                         InMux                        259              6468   5967  RISE       1
VGA_Y__i5_LC_6_20_4/in1          LogicCell40_SEQ_MODE_1000      0              6468   5967  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i10_LC_5_18_7/in3
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Setup Constraint : 10000p
Path slack       : 5968p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3219
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6594
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__386/I                         Odrv4                          0              5655   5771  RISE       1
I__386/O                         Odrv4                        351              6005   5771  RISE       1
I__395/I                         LocalMux                       0              6005   5771  RISE       1
I__395/O                         LocalMux                     330              6335   5771  RISE       1
I__401/I                         InMux                          0              6335   5967  RISE       1
I__401/O                         InMux                        259              6594   5967  RISE       1
VGA_X__i10_LC_5_18_7/in3         LogicCell40_SEQ_MODE_1000      0              6594   5967  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i4_LC_6_19_7/in3
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : 10000p
Path slack       : 6080p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3107
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6482
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
add_54_4_lut_LC_6_17_2/carryin   LogicCell40_SEQ_MODE_0000      0              4701   5364  RISE       1
add_54_4_lut_LC_6_17_2/carryout  LogicCell40_SEQ_MODE_0000    126              4827   5364  RISE       2
I__526/I                         InMux                          0              4827   6079  RISE       1
I__526/O                         InMux                        259              5086   6079  RISE       1
add_54_5_lut_LC_6_17_3/in3       LogicCell40_SEQ_MODE_0000      0              5086   6079  RISE       1
add_54_5_lut_LC_6_17_3/lcout     LogicCell40_SEQ_MODE_0000    316              5402   6079  RISE       1
I__662/I                         Odrv12                         0              5402   6079  RISE       1
I__662/O                         Odrv12                       491              5893   6079  RISE       1
I__663/I                         LocalMux                       0              5893   6079  RISE       1
I__663/O                         LocalMux                     330              6223   6079  RISE       1
I__664/I                         InMux                          0              6223   6079  RISE       1
I__664/O                         InMux                        259              6482   6079  RISE       1
VGA_Y__i4_LC_6_19_7/in3          LogicCell40_SEQ_MODE_1000      0              6482   6079  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i9_LC_5_18_0/in3
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Setup Constraint : 10000p
Path slack       : 6094p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3093
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6468
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                         LocalMux                       0              3375   5715  RISE       1
I__268/O                         LocalMux                     330              3705   5715  RISE       1
I__273/I                         InMux                          0              3705   5715  RISE       1
I__273/O                         InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1       LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout  LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout  LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
add_53_8_lut_LC_4_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              4855   5715  RISE       1
add_53_8_lut_LC_4_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              4981   5715  RISE       2
add_53_9_lut_LC_4_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              4981   5715  RISE       1
add_53_9_lut_LC_4_18_7/carryout  LogicCell40_SEQ_MODE_0000    126              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitin   ICE_CARRY_IN_MUX               0              5108   5715  RISE       1
IN_MUX_bfv_4_19_0_/carryinitout  ICE_CARRY_IN_MUX             196              5304   5715  RISE       2
I__312/I                         InMux                          0              5304   6094  RISE       1
I__312/O                         InMux                        259              5563   6094  RISE       1
add_53_10_lut_LC_4_19_0/in3      LogicCell40_SEQ_MODE_0000      0              5563   6094  RISE       1
add_53_10_lut_LC_4_19_0/lcout    LogicCell40_SEQ_MODE_0000    316              5879   6094  RISE       1
I__316/I                         LocalMux                       0              5879   6094  RISE       1
I__316/O                         LocalMux                     330              6209   6094  RISE       1
I__317/I                         InMux                          0              6209   6094  RISE       1
I__317/O                         InMux                        259              6468   6094  RISE       1
VGA_X__i9_LC_5_18_0/in3          LogicCell40_SEQ_MODE_1000      0              6468   6094  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i7_LC_3_19_6/in0
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2869
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6244
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__384/I                         LocalMux                       0              5655   6122  RISE       1
I__384/O                         LocalMux                     330              5984   6122  RISE       1
I__392/I                         InMux                          0              5984   6122  RISE       1
I__392/O                         InMux                        259              6244   6122  RISE       1
VGA_X__i7_LC_3_19_6/in0          LogicCell40_SEQ_MODE_1000      0              6244   6122  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i3_LC_5_19_2/in0
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Setup Constraint : 10000p
Path slack       : 6149p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2841
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6216
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
add_54_3_lut_LC_6_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              4575   5364  RISE       1
add_54_3_lut_LC_6_17_1/carryout  LogicCell40_SEQ_MODE_0000    126              4701   5364  RISE       2
I__527/I                         InMux                          0              4701   6150  RISE       1
I__527/O                         InMux                        259              4960   6150  RISE       1
add_54_4_lut_LC_6_17_2/in3       LogicCell40_SEQ_MODE_0000      0              4960   6150  RISE       1
add_54_4_lut_LC_6_17_2/lcout     LogicCell40_SEQ_MODE_0000    316              5276   6150  RISE       1
I__528/I                         Odrv4                          0              5276   6150  RISE       1
I__528/O                         Odrv4                        351              5627   6150  RISE       1
I__529/I                         LocalMux                       0              5627   6150  RISE       1
I__529/O                         LocalMux                     330              5956   6150  RISE       1
I__530/I                         InMux                          0              5956   6150  RISE       1
I__530/O                         InMux                        259              6216   6150  RISE       1
VGA_Y__i3_LC_5_19_2/in0          LogicCell40_SEQ_MODE_1000      0              6216   6150  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i2_LC_6_20_0/in1
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Setup Constraint : 10000p
Path slack       : 6205p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2855
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6230
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__713/I                         Odrv4                          0              3375   5364  RISE       1
I__713/O                         Odrv4                        351              3726   5364  RISE       1
I__717/I                         LocalMux                       0              3726   5364  RISE       1
I__717/O                         LocalMux                     330              4056   5364  RISE       1
I__723/I                         InMux                          0              4056   5364  RISE       1
I__723/O                         InMux                        259              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4315   5364  RISE       1
add_54_2_lut_LC_6_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4575   5364  RISE       2
I__531/I                         InMux                          0              4575   6206  RISE       1
I__531/O                         InMux                        259              4834   6206  RISE       1
add_54_3_lut_LC_6_17_1/in3       LogicCell40_SEQ_MODE_0000      0              4834   6206  RISE       1
add_54_3_lut_LC_6_17_1/lcout     LogicCell40_SEQ_MODE_0000    316              5150   6206  RISE       1
I__659/I                         Odrv12                         0              5150   6206  RISE       1
I__659/O                         Odrv12                       491              5641   6206  RISE       1
I__660/I                         LocalMux                       0              5641   6206  RISE       1
I__660/O                         LocalMux                     330              5970   6206  RISE       1
I__661/I                         InMux                          0              5970   6206  RISE       1
I__661/O                         InMux                        259              6230   6206  RISE       1
VGA_Y__i2_LC_6_20_0/in1          LogicCell40_SEQ_MODE_1000      0              6230   6206  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i6_LC_5_19_7/in2
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Setup Constraint : 10000p
Path slack       : 6289p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2799
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6174
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5553  RISE       7
I__1126/I                        LocalMux                       0              3375   5553  RISE       1
I__1126/O                        LocalMux                     330              3705   5553  RISE       1
I__1131/I                        InMux                          0              3705   5553  RISE       1
I__1131/O                        InMux                        259              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   5553  RISE       1
i1_3_lut_adj_22_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   5553  RISE       1
I__538/I                         LocalMux                       0              4413   5553  RISE       1
I__538/O                         LocalMux                     330              4743   5553  RISE       1
I__539/I                         InMux                          0              4743   5553  RISE       1
I__539/O                         InMux                        259              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5002   5553  RISE       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    316              5318   5553  RISE       1
I__448/I                         LocalMux                       0              5318   5553  RISE       1
I__448/O                         LocalMux                     330              5648   5553  RISE       1
I__449/I                         InMux                          0              5648   5553  RISE       1
I__449/O                         InMux                        259              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              5907   5553  RISE       1
i989_4_lut_LC_5_19_6/ltout       LogicCell40_SEQ_MODE_0000    267              6174   6290  RISE       1
I__451/I                         CascadeMux                     0              6174   6290  RISE       1
I__451/O                         CascadeMux                     0              6174   6290  RISE       1
VGA_Y__i6_LC_5_19_7/in2          LogicCell40_SEQ_MODE_1000      0              6174   6290  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i8_LC_3_19_5/in1
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Setup Constraint : 10000p
Path slack       : 6289p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2771
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6146
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                         LocalMux                       0              3375   5715  RISE       1
I__268/O                         LocalMux                     330              3705   5715  RISE       1
I__273/I                         InMux                          0              3705   5715  RISE       1
I__273/O                         InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1       LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout  LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout  LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
add_53_8_lut_LC_4_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              4855   5715  RISE       1
add_53_8_lut_LC_4_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              4981   5715  RISE       2
I__313/I                         InMux                          0              4981   6290  RISE       1
I__313/O                         InMux                        259              5241   6290  RISE       1
add_53_9_lut_LC_4_18_7/in3       LogicCell40_SEQ_MODE_0000      0              5241   6290  RISE       1
add_53_9_lut_LC_4_18_7/lcout     LogicCell40_SEQ_MODE_0000    316              5556   6290  RISE       1
I__314/I                         LocalMux                       0              5556   6290  RISE       1
I__314/O                         LocalMux                     330              5886   6290  RISE       1
I__315/I                         InMux                          0              5886   6290  RISE       1
I__315/O                         InMux                        259              6146   6290  RISE       1
VGA_X__i8_LC_3_19_5/in1          LogicCell40_SEQ_MODE_1000      0              6146   6290  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i11_LC_3_20_0/in3
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Setup Constraint : 10000p
Path slack       : 6318p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2869
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6244
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__382/I                         LocalMux                       0              5655   6318  RISE       1
I__382/O                         LocalMux                     330              5984   6318  RISE       1
I__389/I                         InMux                          0              5984   6318  RISE       1
I__389/O                         InMux                        259              6244   6318  RISE       1
VGA_X__i11_LC_3_20_0/in3         LogicCell40_SEQ_MODE_1000      0              6244   6318  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i1_LC_4_19_4/in3
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Setup Constraint : 10000p
Path slack       : 6318p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2869
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6244
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__383/I                         LocalMux                       0              5655   6318  RISE       1
I__383/O                         LocalMux                     330              5984   6318  RISE       1
I__390/I                         InMux                          0              5984   6318  RISE       1
I__390/O                         InMux                        259              6244   6318  RISE       1
VGA_X__i1_LC_4_19_4/in3          LogicCell40_SEQ_MODE_1000      0              6244   6318  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i6_LC_3_19_7/in3
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Setup Constraint : 10000p
Path slack       : 6318p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2869
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6244
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__384/I                         LocalMux                       0              5655   6122  RISE       1
I__384/O                         LocalMux                     330              5984   6122  RISE       1
I__391/I                         InMux                          0              5984   6318  RISE       1
I__391/O                         InMux                        259              6244   6318  RISE       1
VGA_X__i6_LC_3_19_7/in3          LogicCell40_SEQ_MODE_1000      0              6244   6318  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i8_LC_3_19_5/in3
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Setup Constraint : 10000p
Path slack       : 6318p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2869
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6244
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   4389  RISE       6
I__1189/I                        LocalMux                       0              3375   4389  RISE       1
I__1189/O                        LocalMux                     330              3705   4389  RISE       1
I__1193/I                        InMux                          0              3705   4389  RISE       1
I__1193/O                        InMux                        259              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/in0    LogicCell40_SEQ_MODE_0000      0              3964   4389  RISE       1
i1_3_lut_adj_27_LC_4_20_2/lcout  LogicCell40_SEQ_MODE_0000    449              4413   4389  RISE       2
I__331/I                         LocalMux                       0              4413   4389  RISE       1
I__331/O                         LocalMux                     330              4743   4389  RISE       1
I__333/I                         InMux                          0              4743   4389  RISE       1
I__333/O                         InMux                        259              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/in3         LogicCell40_SEQ_MODE_0000      0              5002   4389  RISE       1
i651_4_lut_LC_4_20_5/ltout       LogicCell40_SEQ_MODE_0000    274              5276   4389  FALL       1
I__366/I                         CascadeMux                     0              5276   4389  FALL       1
I__366/O                         CascadeMux                     0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/in2         LogicCell40_SEQ_MODE_0000      0              5276   4389  FALL       1
i659_4_lut_LC_4_20_6/lcout       LogicCell40_SEQ_MODE_0000    379              5655   4389  RISE      13
I__384/I                         LocalMux                       0              5655   6122  RISE       1
I__384/O                         LocalMux                     330              5984   6122  RISE       1
I__393/I                         InMux                          0              5984   6318  RISE       1
I__393/O                         InMux                        259              6244   6318  RISE       1
VGA_X__i8_LC_3_19_5/in3          LogicCell40_SEQ_MODE_1000      0              6244   6318  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i5_LC_4_17_1/in2
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Setup Constraint : 10000p
Path slack       : 6430p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2658
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6033
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout              LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                               LocalMux                       0              3375   5715  RISE       1
I__268/O                               LocalMux                     330              3705   5715  RISE       1
I__273/I                               InMux                          0              3705   5715  RISE       1
I__273/O                               InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1             LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout        LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
I__253/I                               InMux                          0              4603   6430  RISE       1
I__253/O                               InMux                        259              4862   6430  RISE       1
add_53_6_lut_LC_4_18_4/in3             LogicCell40_SEQ_MODE_0000      0              4862   6430  RISE       1
add_53_6_lut_LC_4_18_4/lcout           LogicCell40_SEQ_MODE_0000    316              5178   6430  RISE       1
I__254/I                               LocalMux                       0              5178   6430  RISE       1
I__254/O                               LocalMux                     330              5507   6430  RISE       1
I__255/I                               InMux                          0              5507   6430  RISE       1
I__255/O                               InMux                        259              5767   6430  RISE       1
i1_2_lut_3_lut_adj_28_LC_4_17_0/in3    LogicCell40_SEQ_MODE_0000      0              5767   6430  RISE       1
i1_2_lut_3_lut_adj_28_LC_4_17_0/ltout  LogicCell40_SEQ_MODE_0000    267              6033   6430  RISE       1
I__233/I                               CascadeMux                     0              6033   6430  RISE       1
I__233/O                               CascadeMux                     0              6033   6430  RISE       1
VGA_X__i5_LC_4_17_1/in2                LogicCell40_SEQ_MODE_1000      0              6033   6430  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i1_LC_4_19_4/in0
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Setup Constraint : 10000p
Path slack       : 6507p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2483
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5858
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                      LocalMux                       0              3375   5715  RISE       1
I__268/O                      LocalMux                     330              3705   5715  RISE       1
I__273/I                      InMux                          0              3705   5715  RISE       1
I__273/O                      InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1    LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/lcout  LogicCell40_SEQ_MODE_0000    400              4364   6507  RISE       1
I__303/I                      LocalMux                       0              4364   6507  RISE       1
I__303/O                      LocalMux                     330              4694   6507  RISE       1
I__304/I                      InMux                          0              4694   6507  RISE       1
I__304/O                      InMux                        259              4953   6507  RISE       1
i1_3_lut_LC_4_19_6/in3        LogicCell40_SEQ_MODE_0000      0              4953   6507  RISE       1
i1_3_lut_LC_4_19_6/lcout      LogicCell40_SEQ_MODE_0000    316              5269   6507  RISE       1
I__301/I                      LocalMux                       0              5269   6507  RISE       1
I__301/O                      LocalMux                     330              5598   6507  RISE       1
I__302/I                      InMux                          0              5598   6507  RISE       1
I__302/O                      InMux                        259              5858   6507  RISE       1
VGA_X__i1_LC_4_19_4/in0       LogicCell40_SEQ_MODE_1000      0              5858   6507  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i7_LC_3_19_6/in3
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Setup Constraint : 10000p
Path slack       : 6543p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -274
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12562

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2644
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6019
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                         LocalMux                       0              3375   5715  RISE       1
I__268/O                         LocalMux                     330              3705   5715  RISE       1
I__273/I                         InMux                          0              3705   5715  RISE       1
I__273/O                         InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1       LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout  LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout  LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
add_53_7_lut_LC_4_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4729   5715  RISE       1
add_53_7_lut_LC_4_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              4855   5715  RISE       2
I__247/I                         InMux                          0              4855   6542  RISE       1
I__247/O                         InMux                        259              5115   6542  RISE       1
add_53_8_lut_LC_4_18_6/in3       LogicCell40_SEQ_MODE_0000      0              5115   6542  RISE       1
add_53_8_lut_LC_4_18_6/lcout     LogicCell40_SEQ_MODE_0000    316              5430   6542  RISE       1
I__248/I                         LocalMux                       0              5430   6542  RISE       1
I__248/O                         LocalMux                     330              5760   6542  RISE       1
I__249/I                         InMux                          0              5760   6542  RISE       1
I__249/O                         InMux                        259              6019   6542  RISE       1
VGA_X__i7_LC_3_19_6/in3          LogicCell40_SEQ_MODE_1000      0              6019   6542  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i6_LC_3_19_7/in1
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Setup Constraint : 10000p
Path slack       : 6542p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2518
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5893
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                         LocalMux                       0              3375   5715  RISE       1
I__268/O                         LocalMux                     330              3705   5715  RISE       1
I__273/I                         InMux                          0              3705   5715  RISE       1
I__273/O                         InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1       LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout  LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout  LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
add_53_5_lut_LC_4_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4476   5715  RISE       1
add_53_5_lut_LC_4_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4603   5715  RISE       2
add_53_6_lut_LC_4_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4603   5715  RISE       1
add_53_6_lut_LC_4_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4729   5715  RISE       2
I__250/I                         InMux                          0              4729   6542  RISE       1
I__250/O                         InMux                        259              4988   6542  RISE       1
add_53_7_lut_LC_4_18_5/in3       LogicCell40_SEQ_MODE_0000      0              4988   6542  RISE       1
add_53_7_lut_LC_4_18_5/lcout     LogicCell40_SEQ_MODE_0000    316              5304   6542  RISE       1
I__251/I                         LocalMux                       0              5304   6542  RISE       1
I__251/O                         LocalMux                     330              5634   6542  RISE       1
I__252/I                         InMux                          0              5634   6542  RISE       1
I__252/O                         InMux                        259              5893   6542  RISE       1
VGA_X__i6_LC_3_19_7/in1          LogicCell40_SEQ_MODE_1000      0              5893   6542  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i4_LC_4_17_5/in2
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Setup Constraint : 10000p
Path slack       : 6556p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2532
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5907
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout              LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                               LocalMux                       0              3375   5715  RISE       1
I__268/O                               LocalMux                     330              3705   5715  RISE       1
I__273/I                               InMux                          0              3705   5715  RISE       1
I__273/O                               InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1             LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout        LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
add_53_4_lut_LC_4_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              4350   5715  RISE       1
add_53_4_lut_LC_4_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              4476   5715  RISE       2
I__256/I                               InMux                          0              4476   6556  RISE       1
I__256/O                               InMux                        259              4736   6556  RISE       1
add_53_5_lut_LC_4_18_3/in3             LogicCell40_SEQ_MODE_0000      0              4736   6556  RISE       1
add_53_5_lut_LC_4_18_3/lcout           LogicCell40_SEQ_MODE_0000    316              5051   6556  RISE       1
I__257/I                               LocalMux                       0              5051   6556  RISE       1
I__257/O                               LocalMux                     330              5381   6556  RISE       1
I__258/I                               InMux                          0              5381   6556  RISE       1
I__258/O                               InMux                        259              5641   6556  RISE       1
i1_2_lut_3_lut_adj_24_LC_4_17_4/in3    LogicCell40_SEQ_MODE_0000      0              5641   6556  RISE       1
i1_2_lut_3_lut_adj_24_LC_4_17_4/ltout  LogicCell40_SEQ_MODE_0000    267              5907   6556  RISE       1
I__231/I                               CascadeMux                     0              5907   6556  RISE       1
I__231/O                               CascadeMux                     0              5907   6556  RISE       1
VGA_X__i4_LC_4_17_5/in2                LogicCell40_SEQ_MODE_1000      0              5907   6556  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i3_LC_4_17_3/in2
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Setup Constraint : 10000p
Path slack       : 6682p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2406
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5781
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout              LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                               LocalMux                       0              3375   5715  RISE       1
I__268/O                               LocalMux                     330              3705   5715  RISE       1
I__273/I                               InMux                          0              3705   5715  RISE       1
I__273/O                               InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1             LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout        LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
add_53_3_lut_LC_4_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              4224   5715  RISE       1
add_53_3_lut_LC_4_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              4350   5715  RISE       2
I__259/I                               InMux                          0              4350   6683  RISE       1
I__259/O                               InMux                        259              4610   6683  RISE       1
add_53_4_lut_LC_4_18_2/in3             LogicCell40_SEQ_MODE_0000      0              4610   6683  RISE       1
add_53_4_lut_LC_4_18_2/lcout           LogicCell40_SEQ_MODE_0000    316              4925   6683  RISE       1
I__260/I                               LocalMux                       0              4925   6683  RISE       1
I__260/O                               LocalMux                     330              5255   6683  RISE       1
I__261/I                               InMux                          0              5255   6683  RISE       1
I__261/O                               InMux                        259              5514   6683  RISE       1
i1_2_lut_3_lut_adj_19_LC_4_17_2/in3    LogicCell40_SEQ_MODE_0000      0              5514   6683  RISE       1
i1_2_lut_3_lut_adj_19_LC_4_17_2/ltout  LogicCell40_SEQ_MODE_0000    267              5781   6683  RISE       1
I__232/I                               CascadeMux                     0              5781   6683  RISE       1
I__232/O                               CascadeMux                     0              5781   6683  RISE       1
VGA_X__i3_LC_4_17_3/in2                LogicCell40_SEQ_MODE_1000      0              5781   6683  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i2_LC_4_17_7/in2
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Setup Constraint : 10000p
Path slack       : 6746p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12513

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2392
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5767
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout              LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__268/I                               LocalMux                       0              3375   5715  RISE       1
I__268/O                               LocalMux                     330              3705   5715  RISE       1
I__273/I                               InMux                          0              3705   5715  RISE       1
I__273/O                               InMux                        259              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/in1             LogicCell40_SEQ_MODE_0000      0              3964   5715  RISE       1
add_53_2_lut_LC_4_18_0/carryout        LogicCell40_SEQ_MODE_0000    259              4224   5715  RISE       2
I__262/I                               InMux                          0              4224   6746  RISE       1
I__262/O                               InMux                        259              4483   6746  RISE       1
add_53_3_lut_LC_4_18_1/in3             LogicCell40_SEQ_MODE_0000      0              4483   6746  RISE       1
add_53_3_lut_LC_4_18_1/lcout           LogicCell40_SEQ_MODE_0000    316              4799   6746  RISE       1
I__263/I                               LocalMux                       0              4799   6746  RISE       1
I__263/O                               LocalMux                     330              5129   6746  RISE       1
I__264/I                               InMux                          0              5129   6746  RISE       1
I__264/O                               InMux                        259              5388   6746  RISE       1
i1_2_lut_3_lut_adj_18_LC_4_17_6/in1    LogicCell40_SEQ_MODE_0000      0              5388   6746  RISE       1
i1_2_lut_3_lut_adj_18_LC_4_17_6/ltout  LogicCell40_SEQ_MODE_0000    379              5767   6746  FALL       1
I__266/I                               CascadeMux                     0              5767   6746  FALL       1
I__266/O                               CascadeMux                     0              5767   6746  FALL       1
VGA_X__i2_LC_4_17_7/in2                LogicCell40_SEQ_MODE_1000      0              5767   6746  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i10_LC_5_18_7/in0
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Setup Constraint : 10000p
Path slack       : 7910p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1080
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4455
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__416/I                    Odrv12                         0              3375   7910  RISE       1
I__416/O                    Odrv12                       491              3866   7910  RISE       1
I__426/I                    LocalMux                       0              3866   7910  RISE       1
I__426/O                    LocalMux                     330              4196   7910  RISE       1
I__440/I                    InMux                          0              4196   7910  RISE       1
I__440/O                    InMux                        259              4455   7910  RISE       1
VGA_X__i10_LC_5_18_7/in0    LogicCell40_SEQ_MODE_1000      0              4455   7910  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i9_LC_5_18_0/in2
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Setup Constraint : 10000p
Path slack       : 8008p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1080
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4455
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__416/I                    Odrv12                         0              3375   7910  RISE       1
I__416/O                    Odrv12                       491              3866   7910  RISE       1
I__427/I                    LocalMux                       0              3866   8008  RISE       1
I__427/O                    LocalMux                     330              4196   8008  RISE       1
I__441/I                    InMux                          0              4196   8008  RISE       1
I__441/O                    InMux                        259              4455   8008  RISE       1
I__446/I                    CascadeMux                     0              4455   8008  RISE       1
I__446/O                    CascadeMux                     0              4455   8008  RISE       1
VGA_X__i9_LC_5_18_0/in2     LogicCell40_SEQ_MODE_1000      0              4455   8008  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i11_LC_3_20_0/in0
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        940
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4315
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__414/I                    Odrv4                          0              3375   5932  RISE       1
I__414/O                    Odrv4                        351              3726   5932  RISE       1
I__423/I                    LocalMux                       0              3726   8050  RISE       1
I__423/O                    LocalMux                     330              4056   8050  RISE       1
I__439/I                    InMux                          0              4056   8050  RISE       1
I__439/O                    InMux                        259              4315   8050  RISE       1
VGA_X__i11_LC_3_20_0/in0    LogicCell40_SEQ_MODE_1000      0              4315   8050  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i6_LC_3_19_7/in0
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__418/I                    LocalMux                       0              3375   8401  RISE       1
I__418/O                    LocalMux                     330              3705   8401  RISE       1
I__432/I                    InMux                          0              3705   8401  RISE       1
I__432/O                    InMux                        259              3964   8401  RISE       1
VGA_X__i6_LC_3_19_7/in0     LogicCell40_SEQ_MODE_1000      0              3964   8401  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i8_LC_3_19_5/in0
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12365

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__418/I                    LocalMux                       0              3375   8401  RISE       1
I__418/O                    LocalMux                     330              3705   8401  RISE       1
I__433/I                    InMux                          0              3705   8401  RISE       1
I__433/O                    InMux                        259              3964   8401  RISE       1
VGA_X__i8_LC_3_19_5/in0     LogicCell40_SEQ_MODE_1000      0              3964   8401  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i2_LC_4_17_7/lcout
Path End         : VGA_X__i2_LC_4_17_7/in1
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i2_LC_4_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   4621  RISE       5
I__287/I                   LocalMux                       0              3375   8471  RISE       1
I__287/O                   LocalMux                     330              3705   8471  RISE       1
I__292/I                   InMux                          0              3705   8471  RISE       1
I__292/O                   InMux                        259              3964   8471  RISE       1
VGA_X__i2_LC_4_17_7/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i4_LC_4_17_5/lcout
Path End         : VGA_X__i4_LC_4_17_5/in1
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i4_LC_4_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   4971  RISE       6
I__340/I                   LocalMux                       0              3375   8471  RISE       1
I__340/O                   LocalMux                     330              3705   8471  RISE       1
I__345/I                   InMux                          0              3705   8471  RISE       1
I__345/O                   InMux                        259              3964   8471  RISE       1
VGA_X__i4_LC_4_17_5/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i3_LC_4_17_3/lcout
Path End         : VGA_X__i3_LC_4_17_3/in1
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i3_LC_4_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   4964  RISE       5
I__370/I                   LocalMux                       0              3375   8471  RISE       1
I__370/O                   LocalMux                     330              3705   8471  RISE       1
I__375/I                   InMux                          0              3705   8471  RISE       1
I__375/O                   InMux                        259              3964   8471  RISE       1
VGA_X__i3_LC_4_17_3/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i5_LC_4_17_1/lcout
Path End         : VGA_X__i5_LC_4_17_1/in1
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i5_LC_4_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   4487  RISE       7
I__980/I                   LocalMux                       0              3375   8471  RISE       1
I__980/O                   LocalMux                     330              3705   8471  RISE       1
I__987/I                   InMux                          0              3705   8471  RISE       1
I__987/O                   InMux                        259              3964   8471  RISE       1
VGA_X__i5_LC_4_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i12_LC_3_18_0/in1
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__419/I                    LocalMux                       0              3375   8471  RISE       1
I__419/O                    LocalMux                     330              3705   8471  RISE       1
I__434/I                    InMux                          0              3705   8471  RISE       1
I__434/O                    InMux                        259              3964   8471  RISE       1
VGA_X__i12_LC_3_18_0/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in1
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12435

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5364  RISE       7
I__714/I                   LocalMux                       0              3375   6507  RISE       1
I__714/O                   LocalMux                     330              3705   6507  RISE       1
I__719/I                   InMux                          0              3705   8471  RISE       1
I__719/O                   InMux                        259              3964   8471  RISE       1
VGA_Y__i1_LC_5_20_5/in1    LogicCell40_SEQ_MODE_1000      0              3964   8471  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i1_LC_4_19_4/in2
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5013  RISE       5
I__269/I                   LocalMux                       0              3375   8499  RISE       1
I__269/O                   LocalMux                     330              3705   8499  RISE       1
I__274/I                   InMux                          0              3705   8499  RISE       1
I__274/O                   InMux                        259              3964   8499  RISE       1
I__278/I                   CascadeMux                     0              3964   8499  RISE       1
I__278/O                   CascadeMux                     0              3964   8499  RISE       1
VGA_X__i1_LC_4_19_4/in2    LogicCell40_SEQ_MODE_1000      0              3964   8499  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i7_LC_3_19_6/in2
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#2)   10000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -372
------------------------------------------------------   ----- 
End-of-path required time (ps)                           12463

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        589
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3964
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   5932  RISE      16
I__420/I                    LocalMux                       0              3375   8499  RISE       1
I__420/O                    LocalMux                     330              3705   8499  RISE       1
I__435/I                    InMux                          0              3705   8499  RISE       1
I__435/O                    InMux                        259              3964   8499  RISE       1
I__442/I                    CascadeMux                     0              3964   8499  RISE       1
I__442/O                    CascadeMux                     0              3964   8499  RISE       1
VGA_X__i7_LC_3_19_6/in2     LogicCell40_SEQ_MODE_1000      0              3964   8499  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i10_LC_5_18_7/ce
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5606
---------------------------------------   ---- 
End-of-path arrival time (ps)             5606
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__466/I                        Odrv12                         0              3755   +INF  FALL       1
I__466/O                        Odrv12                       540              4295   +INF  FALL       1
I__470/I                        Sp12to4                        0              4295   +INF  FALL       1
I__470/O                        Sp12to4                      449              4744   +INF  FALL       1
I__478/I                        LocalMux                       0              4744   +INF  FALL       1
I__478/O                        LocalMux                     309              5052   +INF  FALL       1
I__483/I                        CEMux                          0              5052   +INF  FALL       1
I__483/O                        CEMux                        554              5606   +INF  FALL       1
VGA_X__i10_LC_5_18_7/ce         LogicCell40_SEQ_MODE_1000      0              5606   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i9_LC_5_18_0/ce
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5556
---------------------------------------   ---- 
End-of-path arrival time (ps)             5556
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__404/I                        Odrv12                         0              1173   +INF  FALL       1
I__404/O                        Odrv12                       540              1713   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1713   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2253   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2253   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2793   +INF  FALL       1
I__407/I                        LocalMux                       0              2793   +INF  FALL       1
I__407/O                        LocalMux                     309              3102   +INF  FALL       1
I__409/I                        InMux                          0              3102   +INF  FALL       1
I__409/O                        InMux                        217              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3705   +INF  FALL      12
I__466/I                        Odrv12                         0              3705   +INF  FALL       1
I__466/O                        Odrv12                       540              4245   +INF  FALL       1
I__470/I                        Sp12to4                        0              4245   +INF  FALL       1
I__470/O                        Sp12to4                      449              4694   +INF  FALL       1
I__478/I                        LocalMux                       0              4694   +INF  FALL       1
I__478/O                        LocalMux                     309              5002   +INF  FALL       1
I__483/I                        CEMux                          0              5002   +INF  FALL       1
I__483/O                        CEMux                        554              5556   +INF  FALL       1
VGA_X__i9_LC_5_18_0/ce          LogicCell40_SEQ_MODE_1000      0              5556   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i11_LC_6_19_4/in0
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2843   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3383   +INF  FALL       1
I__610/I                       LocalMux                       0              3383   +INF  FALL       1
I__610/O                       LocalMux                     309              3692   +INF  FALL       1
I__624/I                       InMux                          0              3692   +INF  FALL       1
I__624/O                       InMux                        217              3909   +INF  FALL       1
VGA_Y__i11_LC_6_19_4/in0       LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i12_LC_6_19_5/in1
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3859
---------------------------------------   ---- 
End-of-path arrival time (ps)             3859
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__596/I                       Odrv12                         0              1173   +INF  FALL       1
I__596/O                       Odrv12                       540              1713   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2793   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3333   +INF  FALL       1
I__610/I                       LocalMux                       0              3333   +INF  FALL       1
I__610/O                       LocalMux                     309              3642   +INF  FALL       1
I__625/I                       InMux                          0              3642   +INF  FALL       1
I__625/O                       InMux                        217              3859   +INF  FALL       1
VGA_Y__i12_LC_6_19_5/in1       LogicCell40_SEQ_MODE_1000      0              3859   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i5_LC_6_20_4/lcout
Path End         : VGA_VS
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8884
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12259
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i5_LC_6_20_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__847/I                         LocalMux                       0              3375   +INF  RISE       1
I__847/O                         LocalMux                     330              3705   +INF  RISE       1
I__851/I                         InMux                          0              3705   +INF  RISE       1
I__851/O                         InMux                        259              3964   +INF  RISE       1
i1_2_lut_adj_21_LC_6_19_1/in0    LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_2_lut_adj_21_LC_6_19_1/lcout  LogicCell40_SEQ_MODE_0000    386              4350   +INF  FALL       2
I__710/I                         LocalMux                       0              4350   +INF  FALL       1
I__710/O                         LocalMux                     309              4659   +INF  FALL       1
I__712/I                         InMux                          0              4659   +INF  FALL       1
I__712/O                         InMux                        217              4876   +INF  FALL       1
i4_4_lut_LC_7_19_2/in1           LogicCell40_SEQ_MODE_0000      0              4876   +INF  FALL       1
i4_4_lut_LC_7_19_2/lcout         LogicCell40_SEQ_MODE_0000    379              5255   +INF  FALL       1
I__702/I                         Odrv12                         0              5255   +INF  FALL       1
I__702/O                         Odrv12                       540              5795   +INF  FALL       1
I__703/I                         Span12Mux_h                    0              5795   +INF  FALL       1
I__703/O                         Span12Mux_h                  540              6335   +INF  FALL       1
I__704/I                         Span12Mux_h                    0              6335   +INF  FALL       1
I__704/O                         Span12Mux_h                  540              6875   +INF  FALL       1
I__705/I                         Span12Mux_s1_h                 0              6875   +INF  FALL       1
I__705/O                         Span12Mux_s1_h               133              7008   +INF  FALL       1
I__706/I                         LocalMux                       0              7008   +INF  FALL       1
I__706/O                         LocalMux                     309              7317   +INF  FALL       1
I__707/I                         IoInMux                        0              7317   +INF  FALL       1
I__707/O                         IoInMux                      217              7534   +INF  FALL       1
VGA_VS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7534   +INF  FALL       1
VGA_VS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9771   +INF  FALL       1
VGA_VS_pad_iopad/DIN             IO_PAD                         0              9771   +INF  FALL       1
VGA_VS_pad_iopad/PACKAGEPIN:out  IO_PAD                      2488             12259   +INF  FALL       1
VGA_VS                           vga_control                    0             12259   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i5_LC_6_20_4/lcout
Path End         : VGA_BLUE[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10189
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13564
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i5_LC_6_20_4/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       6
I__848/I                                      Odrv12                         0              3375   +INF  FALL       1
I__848/O                                      Odrv12                       540              3915   +INF  FALL       1
I__852/I                                      LocalMux                       0              3915   +INF  FALL       1
I__852/O                                      LocalMux                     309              4224   +INF  FALL       1
I__855/I                                      InMux                          0              4224   +INF  FALL       1
I__855/O                                      InMux                        217              4441   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in3    LogicCell40_SEQ_MODE_0000      0              4441   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    288              4729   +INF  FALL      23
I__1057/I                                     Odrv4                          0              4729   +INF  FALL       1
I__1057/O                                     Odrv4                        372              5101   +INF  FALL       1
I__1062/I                                     Span4Mux_h                     0              5101   +INF  FALL       1
I__1062/O                                     Span4Mux_h                   316              5416   +INF  FALL       1
I__1069/I                                     Span4Mux_v                     0              5416   +INF  FALL       1
I__1069/O                                     Span4Mux_v                   372              5788   +INF  FALL       1
I__1081/I                                     LocalMux                       0              5788   +INF  FALL       1
I__1081/O                                     LocalMux                     309              6096   +INF  FALL       1
I__1097/I                                     InMux                          0              6096   +INF  FALL       1
I__1097/O                                     InMux                        217              6314   +INF  FALL       1
i593_2_lut_LC_11_26_1/in0                     LogicCell40_SEQ_MODE_0000      0              6314   +INF  FALL       1
i593_2_lut_LC_11_26_1/lcout                   LogicCell40_SEQ_MODE_0000    386              6700   +INF  FALL       1
I__948/I                                      Odrv12                         0              6700   +INF  FALL       1
I__948/O                                      Odrv12                       540              7240   +INF  FALL       1
I__949/I                                      Sp12to4                        0              7240   +INF  FALL       1
I__949/O                                      Sp12to4                      449              7688   +INF  FALL       1
I__950/I                                      Span4Mux_v                     0              7688   +INF  FALL       1
I__950/O                                      Span4Mux_v                   372              8060   +INF  FALL       1
I__951/I                                      Span4Mux_s2_v                  0              8060   +INF  FALL       1
I__951/O                                      Span4Mux_s2_v                252              8313   +INF  FALL       1
I__952/I                                      LocalMux                       0              8313   +INF  FALL       1
I__952/O                                      LocalMux                     309              8621   +INF  FALL       1
I__953/I                                      IoInMux                        0              8621   +INF  FALL       1
I__953/O                                      IoInMux                      217              8839   +INF  FALL       1
VGA_BLUE_pad_7_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8839   +INF  FALL       1
VGA_BLUE_pad_7_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11076   +INF  FALL       1
VGA_BLUE_pad_7_iopad/DIN                      IO_PAD                         0             11076   +INF  FALL       1
VGA_BLUE_pad_7_iopad/PACKAGEPIN:out           IO_PAD                      2488             13564   +INF  FALL       1
VGA_BLUE[7]                                   vga_control                    0             13564   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i7_LC_6_20_1/lcout
Path End         : VGA_GREEN[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11795
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           15170
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i7_LC_6_20_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__881/I                                      LocalMux                       0              3375   +INF  RISE       1
I__881/O                                      LocalMux                     330              3705   +INF  RISE       1
I__887/I                                      InMux                          0              3705   +INF  RISE       1
I__887/O                                      InMux                        259              3964   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/in1                  LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    379              4343   +INF  FALL       3
I__739/I                                      Odrv12                         0              4343   +INF  FALL       1
I__739/O                                      Odrv12                       540              4883   +INF  FALL       1
I__740/I                                      LocalMux                       0              4883   +INF  FALL       1
I__740/O                                      LocalMux                     309              5192   +INF  FALL       1
I__741/I                                      InMux                          0              5192   +INF  FALL       1
I__741/O                                      InMux                        217              5409   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5409   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              5795   +INF  FALL      23
I__1057/I                                     Odrv4                          0              5795   +INF  FALL       1
I__1057/O                                     Odrv4                        372              6167   +INF  FALL       1
I__1062/I                                     Span4Mux_h                     0              6167   +INF  FALL       1
I__1062/O                                     Span4Mux_h                   316              6482   +INF  FALL       1
I__1069/I                                     Span4Mux_v                     0              6482   +INF  FALL       1
I__1069/O                                     Span4Mux_v                   372              6854   +INF  FALL       1
I__1082/I                                     Span4Mux_v                     0              6854   +INF  FALL       1
I__1082/O                                     Span4Mux_v                   372              7226   +INF  FALL       1
I__1098/I                                     LocalMux                       0              7226   +INF  FALL       1
I__1098/O                                     LocalMux                     309              7534   +INF  FALL       1
I__1108/I                                     InMux                          0              7534   +INF  FALL       1
I__1108/O                                     InMux                        217              7752   +INF  FALL       1
i601_2_lut_LC_11_30_2/in0                     LogicCell40_SEQ_MODE_0000      0              7752   +INF  FALL       1
i601_2_lut_LC_11_30_2/lcout                   LogicCell40_SEQ_MODE_0000    386              8137   +INF  FALL       1
I__924/I                                      Odrv12                         0              8137   +INF  FALL       1
I__924/O                                      Odrv12                       540              8677   +INF  FALL       1
I__925/I                                      Span12Mux_h                    0              8677   +INF  FALL       1
I__925/O                                      Span12Mux_h                  540              9217   +INF  FALL       1
I__926/I                                      Sp12to4                        0              9217   +INF  FALL       1
I__926/O                                      Sp12to4                      449              9666   +INF  FALL       1
I__927/I                                      Span4Mux_s2_v                  0              9666   +INF  FALL       1
I__927/O                                      Span4Mux_s2_v                252              9919   +INF  FALL       1
I__928/I                                      LocalMux                       0              9919   +INF  FALL       1
I__928/O                                      LocalMux                     309             10227   +INF  FALL       1
I__929/I                                      IoInMux                        0             10227   +INF  FALL       1
I__929/O                                      IoInMux                      217             10445   +INF  FALL       1
VGA_GREEN_pad_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10445   +INF  FALL       1
VGA_GREEN_pad_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12682   +INF  FALL       1
VGA_GREEN_pad_6_iopad/DIN                     IO_PAD                         0             12682   +INF  FALL       1
VGA_GREEN_pad_6_iopad/PACKAGEPIN:out          IO_PAD                      2488             15170   +INF  FALL       1
VGA_GREEN[6]                                  vga_control                    0             15170   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i7_LC_6_20_1/lcout
Path End         : VGA_GREEN[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11353
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14728
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i7_LC_6_20_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__881/I                                      LocalMux                       0              3375   +INF  FALL       1
I__881/O                                      LocalMux                     309              3684   +INF  FALL       1
I__887/I                                      InMux                          0              3684   +INF  FALL       1
I__887/O                                      InMux                        217              3901   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in1                  LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    379              4280   +INF  FALL       3
I__739/I                                      Odrv12                         0              4280   +INF  FALL       1
I__739/O                                      Odrv12                       540              4820   +INF  FALL       1
I__740/I                                      LocalMux                       0              4820   +INF  FALL       1
I__740/O                                      LocalMux                     309              5129   +INF  FALL       1
I__741/I                                      InMux                          0              5129   +INF  FALL       1
I__741/O                                      InMux                        217              5346   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5346   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              5732   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5732   +INF  FALL       1
I__1058/O                                     Odrv4                        372              6103   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              6103   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6475   +INF  FALL       1
I__1070/I                                     LocalMux                       0              6475   +INF  FALL       1
I__1070/O                                     LocalMux                     309              6784   +INF  FALL       1
I__1083/I                                     InMux                          0              6784   +INF  FALL       1
I__1083/O                                     InMux                        217              7001   +INF  FALL       1
i603_2_lut_LC_10_27_1/in1                     LogicCell40_SEQ_MODE_0000      0              7001   +INF  FALL       1
i603_2_lut_LC_10_27_1/lcout                   LogicCell40_SEQ_MODE_0000    379              7380   +INF  FALL       1
I__971/I                                      Odrv12                         0              7380   +INF  FALL       1
I__971/O                                      Odrv12                       540              7920   +INF  FALL       1
I__972/I                                      Span12Mux_h                    0              7920   +INF  FALL       1
I__972/O                                      Span12Mux_h                  540              8460   +INF  FALL       1
I__973/I                                      Sp12to4                        0              8460   +INF  FALL       1
I__973/O                                      Sp12to4                      449              8909   +INF  FALL       1
I__974/I                                      Span4Mux_v                     0              8909   +INF  FALL       1
I__974/O                                      Span4Mux_v                   372              9281   +INF  FALL       1
I__975/I                                      Span4Mux_s1_v                  0              9281   +INF  FALL       1
I__975/O                                      Span4Mux_s1_v                196              9477   +INF  FALL       1
I__976/I                                      LocalMux                       0              9477   +INF  FALL       1
I__976/O                                      LocalMux                     309              9786   +INF  FALL       1
I__977/I                                      IoInMux                        0              9786   +INF  FALL       1
I__977/O                                      IoInMux                      217             10003   +INF  FALL       1
VGA_GREEN_pad_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10003   +INF  FALL       1
VGA_GREEN_pad_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12240   +INF  FALL       1
VGA_GREEN_pad_4_iopad/DIN                     IO_PAD                         0             12240   +INF  FALL       1
VGA_GREEN_pad_4_iopad/PACKAGEPIN:out          IO_PAD                      2488             14728   +INF  FALL       1
VGA_GREEN[4]                                  vga_control                    0             14728   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_GREEN[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10862
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14237
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__681/I                                      Odrv4                          0              3375   +INF  RISE       1
I__681/O                                      Odrv4                        351              3726   +INF  RISE       1
I__686/I                                      Span4Mux_v                     0              3726   +INF  RISE       1
I__686/O                                      Span4Mux_v                   351              4077   +INF  RISE       1
I__691/I                                      LocalMux                       0              4077   +INF  RISE       1
I__691/O                                      LocalMux                     330              4406   +INF  RISE       1
I__694/I                                      InMux                          0              4406   +INF  RISE       1
I__694/O                                      InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in1                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5044   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5044   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5044   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5395   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5395   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5767   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5767   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6139   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6139   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6454   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6454   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6826   +INF  FALL       1
I__1099/I                                     LocalMux                       0              6826   +INF  FALL       1
I__1099/O                                     LocalMux                     309              7134   +INF  FALL       1
I__1109/I                                     InMux                          0              7134   +INF  FALL       1
I__1109/O                                     InMux                        217              7352   +INF  FALL       1
i602_2_lut_LC_14_30_1/in3                     LogicCell40_SEQ_MODE_0000      0              7352   +INF  FALL       1
i602_2_lut_LC_14_30_1/lcout                   LogicCell40_SEQ_MODE_0000    288              7639   +INF  FALL       1
I__901/I                                      Odrv12                         0              7639   +INF  FALL       1
I__901/O                                      Odrv12                       540              8179   +INF  FALL       1
I__902/I                                      Span12Mux_h                    0              8179   +INF  FALL       1
I__902/O                                      Span12Mux_h                  540              8719   +INF  FALL       1
I__903/I                                      Span12Mux_s5_v                 0              8719   +INF  FALL       1
I__903/O                                      Span12Mux_s5_v               267              8986   +INF  FALL       1
I__904/I                                      LocalMux                       0              8986   +INF  FALL       1
I__904/O                                      LocalMux                     309              9295   +INF  FALL       1
I__905/I                                      IoInMux                        0              9295   +INF  FALL       1
I__905/O                                      IoInMux                      217              9512   +INF  FALL       1
VGA_GREEN_pad_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9512   +INF  FALL       1
VGA_GREEN_pad_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11749   +INF  FALL       1
VGA_GREEN_pad_5_iopad/DIN                     IO_PAD                         0             11749   +INF  FALL       1
VGA_GREEN_pad_5_iopad/PACKAGEPIN:out          IO_PAD                      2488             14237   +INF  FALL       1
VGA_GREEN[5]                                  vga_control                    0             14237   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_BLUE[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10294
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13669
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__681/I                             Odrv4                          0              3375   +INF  RISE       1
I__681/O                             Odrv4                        351              3726   +INF  RISE       1
I__686/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__686/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__691/I                             LocalMux                       0              4077   +INF  RISE       1
I__691/O                             LocalMux                     330              4406   +INF  RISE       1
I__694/I                             InMux                          0              4406   +INF  RISE       1
I__694/O                             InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in1             LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/lcout           LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__758/I                             LocalMux                       0              5044   +INF  FALL       1
I__758/O                             LocalMux                     309              5353   +INF  FALL       1
I__759/I                             InMux                          0              5353   +INF  FALL       1
I__759/O                             InMux                        217              5570   +INF  FALL       1
i597_2_lut_4_lut_LC_6_24_5/in0       LogicCell40_SEQ_MODE_0000      0              5570   +INF  FALL       1
i597_2_lut_4_lut_LC_6_24_5/lcout     LogicCell40_SEQ_MODE_0000    386              5956   +INF  FALL       1
I__750/I                             Odrv12                         0              5956   +INF  FALL       1
I__750/O                             Odrv12                       540              6496   +INF  FALL       1
I__751/I                             Span12Mux_h                    0              6496   +INF  FALL       1
I__751/O                             Span12Mux_h                  540              7036   +INF  FALL       1
I__752/I                             Sp12to4                        0              7036   +INF  FALL       1
I__752/O                             Sp12to4                      449              7485   +INF  FALL       1
I__753/I                             Span4Mux_v                     0              7485   +INF  FALL       1
I__753/O                             Span4Mux_v                   372              7857   +INF  FALL       1
I__754/I                             Span4Mux_v                     0              7857   +INF  FALL       1
I__754/O                             Span4Mux_v                   372              8229   +INF  FALL       1
I__755/I                             Span4Mux_s0_v                  0              8229   +INF  FALL       1
I__755/O                             Span4Mux_s0_v                189              8418   +INF  FALL       1
I__756/I                             LocalMux                       0              8418   +INF  FALL       1
I__756/O                             LocalMux                     309              8726   +INF  FALL       1
I__757/I                             IoInMux                        0              8726   +INF  FALL       1
I__757/O                             IoInMux                      217              8944   +INF  FALL       1
VGA_BLUE_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8944   +INF  FALL       1
VGA_BLUE_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11181   +INF  FALL       1
VGA_BLUE_pad_4_iopad/DIN             IO_PAD                         0             11181   +INF  FALL       1
VGA_BLUE_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             13669   +INF  FALL       1
VGA_BLUE[4]                          vga_control                    0             13669   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_BLUE[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10126
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13501
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__681/I                                      Odrv4                          0              3375   +INF  FALL       1
I__681/O                                      Odrv4                        372              3747   +INF  FALL       1
I__686/I                                      Span4Mux_v                     0              3747   +INF  FALL       1
I__686/O                                      Span4Mux_v                   372              4119   +INF  FALL       1
I__691/I                                      LocalMux                       0              4119   +INF  FALL       1
I__691/O                                      LocalMux                     309              4427   +INF  FALL       1
I__694/I                                      InMux                          0              4427   +INF  FALL       1
I__694/O                                      InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in1                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    379              5023   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5023   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5023   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5023   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5374   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5374   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5746   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5746   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6117   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6117   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6433   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6433   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6805   +INF  FALL       1
I__1100/I                                     Span4Mux_h                     0              6805   +INF  FALL       1
I__1100/O                                     Span4Mux_h                   316              7120   +INF  FALL       1
I__1110/I                                     Span4Mux_h                     0              7120   +INF  FALL       1
I__1110/O                                     Span4Mux_h                   316              7436   +INF  FALL       1
I__1119/I                                     LocalMux                       0              7436   +INF  FALL       1
I__1119/O                                     LocalMux                     309              7745   +INF  FALL       1
I__1124/I                                     InMux                          0              7745   +INF  FALL       1
I__1124/O                                     InMux                        217              7962   +INF  FALL       1
i596_2_lut_LC_20_32_5/in3                     LogicCell40_SEQ_MODE_0000      0              7962   +INF  FALL       1
i596_2_lut_LC_20_32_5/lcout                   LogicCell40_SEQ_MODE_0000    288              8250   +INF  FALL       1
I__899/I                                      LocalMux                       0              8250   +INF  FALL       1
I__899/O                                      LocalMux                     309              8558   +INF  FALL       1
I__900/I                                      IoInMux                        0              8558   +INF  FALL       1
I__900/O                                      IoInMux                      217              8776   +INF  FALL       1
VGA_BLUE_pad_6_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8776   +INF  FALL       1
VGA_BLUE_pad_6_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11013   +INF  FALL       1
VGA_BLUE_pad_6_iopad/DIN                      IO_PAD                         0             11013   +INF  FALL       1
VGA_BLUE_pad_6_iopad/PACKAGEPIN:out           IO_PAD                      2488             13501   +INF  FALL       1
VGA_BLUE[6]                                   vga_control                    0             13501   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_RED[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11360
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__1127/I                                     Odrv4                          0              3375   +INF  RISE       1
I__1127/O                                     Odrv4                        351              3726   +INF  RISE       1
I__1133/I                                     Span4Mux_v                     0              3726   +INF  RISE       1
I__1133/O                                     Span4Mux_v                   351              4077   +INF  RISE       1
I__1138/I                                     LocalMux                       0              4077   +INF  RISE       1
I__1138/O                                     LocalMux                     330              4406   +INF  RISE       1
I__1142/I                                     InMux                          0              4406   +INF  RISE       1
I__1142/O                                     InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in0                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    386              5051   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5051   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5051   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5051   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5402   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5402   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5774   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5774   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6146   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6146   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6461   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6461   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6833   +INF  FALL       1
I__1100/I                                     Span4Mux_h                     0              6833   +INF  FALL       1
I__1100/O                                     Span4Mux_h                   316              7148   +INF  FALL       1
I__1110/I                                     Span4Mux_h                     0              7148   +INF  FALL       1
I__1110/O                                     Span4Mux_h                   316              7464   +INF  FALL       1
I__1120/I                                     LocalMux                       0              7464   +INF  FALL       1
I__1120/O                                     LocalMux                     309              7773   +INF  FALL       1
I__1125/I                                     InMux                          0              7773   +INF  FALL       1
I__1125/O                                     InMux                        217              7990   +INF  FALL       1
i592_2_lut_LC_21_32_6/in3                     LogicCell40_SEQ_MODE_0000      0              7990   +INF  FALL       1
i592_2_lut_LC_21_32_6/lcout                   LogicCell40_SEQ_MODE_0000    288              8278   +INF  FALL       1
I__873/I                                      Odrv4                          0              8278   +INF  FALL       1
I__873/O                                      Odrv4                        372              8649   +INF  FALL       1
I__874/I                                      Span4Mux_s0_v                  0              8649   +INF  FALL       1
I__874/O                                      Span4Mux_s0_v                189              8839   +INF  FALL       1
I__875/I                                      IoSpan4Mux                     0              8839   +INF  FALL       1
I__875/O                                      IoSpan4Mux                   323              9161   +INF  FALL       1
I__876/I                                      IoSpan4Mux                     0              9161   +INF  FALL       1
I__876/O                                      IoSpan4Mux                   323              9484   +INF  FALL       1
I__877/I                                      LocalMux                       0              9484   +INF  FALL       1
I__877/O                                      LocalMux                     309              9793   +INF  FALL       1
I__878/I                                      IoInMux                        0              9793   +INF  FALL       1
I__878/O                                      IoInMux                      217             10010   +INF  FALL       1
VGA_RED_pad_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10010   +INF  FALL       1
VGA_RED_pad_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12247   +INF  FALL       1
VGA_RED_pad_6_iopad/DIN                       IO_PAD                         0             12247   +INF  FALL       1
VGA_RED_pad_6_iopad/PACKAGEPIN:out            IO_PAD                      2488             14735   +INF  FALL       1
VGA_RED[6]                                    vga_control                    0             14735   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_RED[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9586
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12961
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__1127/I                                     Odrv4                          0              3375   +INF  FALL       1
I__1127/O                                     Odrv4                        372              3747   +INF  FALL       1
I__1133/I                                     Span4Mux_v                     0              3747   +INF  FALL       1
I__1133/O                                     Span4Mux_v                   372              4119   +INF  FALL       1
I__1138/I                                     LocalMux                       0              4119   +INF  FALL       1
I__1138/O                                     LocalMux                     309              4427   +INF  FALL       1
I__1142/I                                     InMux                          0              4427   +INF  FALL       1
I__1142/O                                     InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in0                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    386              5030   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5030   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5030   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5030   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5381   +INF  FALL      23
I__1059/I                                     Odrv12                         0              5381   +INF  FALL       1
I__1059/O                                     Odrv12                       540              5921   +INF  FALL       1
I__1064/I                                     LocalMux                       0              5921   +INF  FALL       1
I__1064/O                                     LocalMux                     309              6230   +INF  FALL       1
I__1072/I                                     InMux                          0              6230   +INF  FALL       1
I__1072/O                                     InMux                        217              6447   +INF  FALL       1
i591_2_lut_LC_6_16_1/in3                      LogicCell40_SEQ_MODE_0000      0              6447   +INF  FALL       1
i591_2_lut_LC_6_16_1/lcout                    LogicCell40_SEQ_MODE_0000    288              6735   +INF  FALL       1
I__533/I                                      Odrv4                          0              6735   +INF  FALL       1
I__533/O                                      Odrv4                        372              7106   +INF  FALL       1
I__534/I                                      Span4Mux_v                     0              7106   +INF  FALL       1
I__534/O                                      Span4Mux_v                   372              7478   +INF  FALL       1
I__535/I                                      Span4Mux_s3_h                  0              7478   +INF  FALL       1
I__535/O                                      Span4Mux_s3_h                231              7710   +INF  FALL       1
I__536/I                                      LocalMux                       0              7710   +INF  FALL       1
I__536/O                                      LocalMux                     309              8018   +INF  FALL       1
I__537/I                                      IoInMux                        0              8018   +INF  FALL       1
I__537/O                                      IoInMux                      217              8236   +INF  FALL       1
VGA_RED_pad_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              8236   +INF  FALL       1
VGA_RED_pad_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             10473   +INF  FALL       1
VGA_RED_pad_7_iopad/DIN                       IO_PAD                         0             10473   +INF  FALL       1
VGA_RED_pad_7_iopad/PACKAGEPIN:out            IO_PAD                      2488             12961   +INF  FALL       1
VGA_RED[7]                                    vga_control                    0             12961   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i12_LC_6_19_5/lcout
Path End         : VGA_RED[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10638
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14013
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i12_LC_6_19_5/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__1029/I                                     LocalMux                       0              3375   +INF  RISE       1
I__1029/O                                     LocalMux                     330              3705   +INF  RISE       1
I__1032/I                                     InMux                          0              3705   +INF  RISE       1
I__1032/O                                     InMux                        259              3964   +INF  RISE       1
I__1035/I                                     CascadeMux                     0              3964   +INF  RISE       1
I__1035/O                                     CascadeMux                     0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in2                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    351              4315   +INF  FALL       1
I__761/I                                      Odrv4                          0              4315   +INF  FALL       1
I__761/O                                      Odrv4                        372              4687   +INF  FALL       1
I__762/I                                      LocalMux                       0              4687   +INF  FALL       1
I__762/O                                      LocalMux                     309              4995   +INF  FALL       1
I__763/I                                      InMux                          0              4995   +INF  FALL       1
I__763/O                                      InMux                        217              5213   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5213   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5598   +INF  FALL       3
I__739/I                                      Odrv12                         0              5598   +INF  FALL       1
I__739/O                                      Odrv12                       540              6139   +INF  FALL       1
I__740/I                                      LocalMux                       0              6139   +INF  FALL       1
I__740/O                                      LocalMux                     309              6447   +INF  FALL       1
I__741/I                                      InMux                          0              6447   +INF  FALL       1
I__741/O                                      InMux                        217              6665   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6665   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7050   +INF  FALL      23
I__1060/I                                     Odrv12                         0              7050   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7590   +INF  FALL       1
I__1065/I                                     Span12Mux_s5_h                 0              7590   +INF  FALL       1
I__1065/O                                     Span12Mux_s5_h               259              7850   +INF  FALL       1
I__1073/I                                     LocalMux                       0              7850   +INF  FALL       1
I__1073/O                                     LocalMux                     309              8158   +INF  FALL       1
I__1085/I                                     InMux                          0              8158   +INF  FALL       1
I__1085/O                                     InMux                        217              8376   +INF  FALL       1
i1_2_lut_adj_20_LC_1_21_4/in0                 LogicCell40_SEQ_MODE_0000      0              8376   +INF  FALL       1
i1_2_lut_adj_20_LC_1_21_4/lcout               LogicCell40_SEQ_MODE_0000    386              8762   +INF  FALL       1
I__193/I                                      LocalMux                       0              8762   +INF  FALL       1
I__193/O                                      LocalMux                     309              9070   +INF  FALL       1
I__194/I                                      IoInMux                        0              9070   +INF  FALL       1
I__194/O                                      IoInMux                      217              9288   +INF  FALL       1
VGA_RED_pad_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9288   +INF  FALL       1
VGA_RED_pad_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             11525   +INF  FALL       1
VGA_RED_pad_5_iopad/DIN                       IO_PAD                         0             11525   +INF  FALL       1
VGA_RED_pad_5_iopad/PACKAGEPIN:out            IO_PAD                      2488             14013   +INF  FALL       1
VGA_RED[5]                                    vga_control                    0             14013   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i12_LC_6_19_5/lcout
Path End         : VGA_RED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10575
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13950
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i12_LC_6_19_5/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__1029/I                                     LocalMux                       0              3375   +INF  FALL       1
I__1029/O                                     LocalMux                     309              3684   +INF  FALL       1
I__1032/I                                     InMux                          0              3684   +INF  FALL       1
I__1032/O                                     InMux                        217              3901   +INF  FALL       1
I__1035/I                                     CascadeMux                     0              3901   +INF  FALL       1
I__1035/O                                     CascadeMux                     0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in2                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    351              4252   +INF  FALL       1
I__761/I                                      Odrv4                          0              4252   +INF  FALL       1
I__761/O                                      Odrv4                        372              4624   +INF  FALL       1
I__762/I                                      LocalMux                       0              4624   +INF  FALL       1
I__762/O                                      LocalMux                     309              4932   +INF  FALL       1
I__763/I                                      InMux                          0              4932   +INF  FALL       1
I__763/O                                      InMux                        217              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5535   +INF  FALL       3
I__739/I                                      Odrv12                         0              5535   +INF  FALL       1
I__739/O                                      Odrv12                       540              6075   +INF  FALL       1
I__740/I                                      LocalMux                       0              6075   +INF  FALL       1
I__740/O                                      LocalMux                     309              6384   +INF  FALL       1
I__741/I                                      InMux                          0              6384   +INF  FALL       1
I__741/O                                      InMux                        217              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6987   +INF  FALL      23
I__1060/I                                     Odrv12                         0              6987   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7527   +INF  FALL       1
I__1065/I                                     Span12Mux_s5_h                 0              7527   +INF  FALL       1
I__1065/O                                     Span12Mux_s5_h               259              7787   +INF  FALL       1
I__1073/I                                     LocalMux                       0              7787   +INF  FALL       1
I__1073/O                                     LocalMux                     309              8095   +INF  FALL       1
I__1086/I                                     InMux                          0              8095   +INF  FALL       1
I__1086/O                                     InMux                        217              8313   +INF  FALL       1
i606_2_lut_LC_1_21_6/in0                      LogicCell40_SEQ_MODE_0000      0              8313   +INF  FALL       1
i606_2_lut_LC_1_21_6/lcout                    LogicCell40_SEQ_MODE_0000    386              8698   +INF  FALL       1
I__191/I                                      LocalMux                       0              8698   +INF  FALL       1
I__191/O                                      LocalMux                     309              9007   +INF  FALL       1
I__192/I                                      IoInMux                        0              9007   +INF  FALL       1
I__192/O                                      IoInMux                      217              9224   +INF  FALL       1
VGA_RED_pad_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9224   +INF  FALL       1
VGA_RED_pad_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             11462   +INF  FALL       1
VGA_RED_pad_1_iopad/DIN                       IO_PAD                         0             11462   +INF  FALL       1
VGA_RED_pad_1_iopad/PACKAGEPIN:out            IO_PAD                      2488             13950   +INF  FALL       1
VGA_RED[1]                                    vga_control                    0             13950   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i11_LC_6_19_4/lcout
Path End         : VGA_BLUE[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       12223
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           15598
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i11_LC_6_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__1045/I                                     LocalMux                       0              3375   +INF  RISE       1
I__1045/O                                     LocalMux                     330              3705   +INF  RISE       1
I__1048/I                                     InMux                          0              3705   +INF  RISE       1
I__1048/O                                     InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in0                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    386              4350   +INF  FALL       1
I__761/I                                      Odrv4                          0              4350   +INF  FALL       1
I__761/O                                      Odrv4                        372              4722   +INF  FALL       1
I__762/I                                      LocalMux                       0              4722   +INF  FALL       1
I__762/O                                      LocalMux                     309              5030   +INF  FALL       1
I__763/I                                      InMux                          0              5030   +INF  FALL       1
I__763/O                                      InMux                        217              5248   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5248   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5634   +INF  FALL       3
I__739/I                                      Odrv12                         0              5634   +INF  FALL       1
I__739/O                                      Odrv12                       540              6174   +INF  FALL       1
I__740/I                                      LocalMux                       0              6174   +INF  FALL       1
I__740/O                                      LocalMux                     309              6482   +INF  FALL       1
I__741/I                                      InMux                          0              6482   +INF  FALL       1
I__741/O                                      InMux                        217              6700   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6700   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7085   +INF  FALL      23
I__1060/I                                     Odrv12                         0              7085   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7625   +INF  FALL       1
I__1066/I                                     Span12Mux_h                    0              7625   +INF  FALL       1
I__1066/O                                     Span12Mux_h                  540              8165   +INF  FALL       1
I__1074/I                                     Span12Mux_h                    0              8165   +INF  FALL       1
I__1074/O                                     Span12Mux_h                  540              8705   +INF  FALL       1
I__1087/I                                     Span12Mux_s11_v                0              8705   +INF  FALL       1
I__1087/O                                     Span12Mux_s11_v              456              9161   +INF  FALL       1
I__1101/I                                     LocalMux                       0              9161   +INF  FALL       1
I__1101/O                                     LocalMux                     309              9470   +INF  FALL       1
I__1111/I                                     InMux                          0              9470   +INF  FALL       1
I__1111/O                                     InMux                        217              9687   +INF  FALL       1
i1_2_lut_adj_6_LC_30_31_5/in3                 LogicCell40_SEQ_MODE_0000      0              9687   +INF  FALL       1
i1_2_lut_adj_6_LC_30_31_5/lcout               LogicCell40_SEQ_MODE_0000    288              9975   +INF  FALL       1
I__1151/I                                     Odrv4                          0              9975   +INF  FALL       1
I__1151/O                                     Odrv4                        372             10347   +INF  FALL       1
I__1152/I                                     LocalMux                       0             10347   +INF  FALL       1
I__1152/O                                     LocalMux                     309             10655   +INF  FALL       1
I__1153/I                                     IoInMux                        0             10655   +INF  FALL       1
I__1153/O                                     IoInMux                      217             10873   +INF  FALL       1
VGA_BLUE_pad_3_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             10873   +INF  FALL       1
VGA_BLUE_pad_3_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             13110   +INF  FALL       1
VGA_BLUE_pad_3_iopad/DIN                      IO_PAD                         0             13110   +INF  FALL       1
VGA_BLUE_pad_3_iopad/PACKAGEPIN:out           IO_PAD                      2488             15598   +INF  FALL       1
VGA_BLUE[3]                                   vga_control                    0             15598   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i11_LC_6_19_4/lcout
Path End         : VGA_GREEN[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10792
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14167
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i11_LC_6_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__1045/I                                     LocalMux                       0              3375   +INF  FALL       1
I__1045/O                                     LocalMux                     309              3684   +INF  FALL       1
I__1048/I                                     InMux                          0              3684   +INF  FALL       1
I__1048/O                                     InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in0                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    386              4287   +INF  FALL       1
I__761/I                                      Odrv4                          0              4287   +INF  FALL       1
I__761/O                                      Odrv4                        372              4659   +INF  FALL       1
I__762/I                                      LocalMux                       0              4659   +INF  FALL       1
I__762/O                                      LocalMux                     309              4967   +INF  FALL       1
I__763/I                                      InMux                          0              4967   +INF  FALL       1
I__763/O                                      InMux                        217              5185   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5185   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5570   +INF  FALL       3
I__739/I                                      Odrv12                         0              5570   +INF  FALL       1
I__739/O                                      Odrv12                       540              6110   +INF  FALL       1
I__740/I                                      LocalMux                       0              6110   +INF  FALL       1
I__740/O                                      LocalMux                     309              6419   +INF  FALL       1
I__741/I                                      InMux                          0              6419   +INF  FALL       1
I__741/O                                      InMux                        217              6636   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6636   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7022   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7022   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7562   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7562   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8102   +INF  FALL       1
I__1075/I                                     LocalMux                       0              8102   +INF  FALL       1
I__1075/O                                     LocalMux                     309              8411   +INF  FALL       1
I__1088/I                                     InMux                          0              8411   +INF  FALL       1
I__1088/O                                     InMux                        217              8628   +INF  FALL       1
i586_2_lut_LC_1_20_3/in3                      LogicCell40_SEQ_MODE_0000      0              8628   +INF  FALL       1
i586_2_lut_LC_1_20_3/lcout                    LogicCell40_SEQ_MODE_0000    288              8916   +INF  FALL       1
I__197/I                                      LocalMux                       0              8916   +INF  FALL       1
I__197/O                                      LocalMux                     309              9224   +INF  FALL       1
I__198/I                                      IoInMux                        0              9224   +INF  FALL       1
I__198/O                                      IoInMux                      217              9442   +INF  FALL       1
VGA_GREEN_pad_0_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9442   +INF  FALL       1
VGA_GREEN_pad_0_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11679   +INF  FALL       1
VGA_GREEN_pad_0_iopad/DIN                     IO_PAD                         0             11679   +INF  FALL       1
VGA_GREEN_pad_0_iopad/PACKAGEPIN:out          IO_PAD                      2488             14167   +INF  FALL       1
VGA_GREEN[0]                                  vga_control                    0             14167   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i9_LC_6_19_3/lcout
Path End         : VGA_GREEN[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10946
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14321
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i9_LC_6_19_3/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__792/I                                      LocalMux                       0              3375   +INF  RISE       1
I__792/O                                      LocalMux                     330              3705   +INF  RISE       1
I__795/I                                      InMux                          0              3705   +INF  RISE       1
I__795/O                                      InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in1                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    379              4343   +INF  FALL       1
I__761/I                                      Odrv4                          0              4343   +INF  FALL       1
I__761/O                                      Odrv4                        372              4715   +INF  FALL       1
I__762/I                                      LocalMux                       0              4715   +INF  FALL       1
I__762/O                                      LocalMux                     309              5023   +INF  FALL       1
I__763/I                                      InMux                          0              5023   +INF  FALL       1
I__763/O                                      InMux                        217              5241   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5241   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5627   +INF  FALL       3
I__739/I                                      Odrv12                         0              5627   +INF  FALL       1
I__739/O                                      Odrv12                       540              6167   +INF  FALL       1
I__740/I                                      LocalMux                       0              6167   +INF  FALL       1
I__740/O                                      LocalMux                     309              6475   +INF  FALL       1
I__741/I                                      InMux                          0              6475   +INF  FALL       1
I__741/O                                      InMux                        217              6693   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6693   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7078   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7078   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7618   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7618   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8158   +INF  FALL       1
I__1075/I                                     LocalMux                       0              8158   +INF  FALL       1
I__1075/O                                     LocalMux                     309              8467   +INF  FALL       1
I__1089/I                                     InMux                          0              8467   +INF  FALL       1
I__1089/O                                     InMux                        217              8684   +INF  FALL       1
i587_2_lut_LC_1_20_4/in0                      LogicCell40_SEQ_MODE_0000      0              8684   +INF  FALL       1
i587_2_lut_LC_1_20_4/lcout                    LogicCell40_SEQ_MODE_0000    386              9070   +INF  FALL       1
I__195/I                                      LocalMux                       0              9070   +INF  FALL       1
I__195/O                                      LocalMux                     309              9379   +INF  FALL       1
I__196/I                                      IoInMux                        0              9379   +INF  FALL       1
I__196/O                                      IoInMux                      217              9596   +INF  FALL       1
VGA_GREEN_pad_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9596   +INF  FALL       1
VGA_GREEN_pad_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11833   +INF  FALL       1
VGA_GREEN_pad_2_iopad/DIN                     IO_PAD                         0             11833   +INF  FALL       1
VGA_GREEN_pad_2_iopad/PACKAGEPIN:out          IO_PAD                      2488             14321   +INF  FALL       1
VGA_GREEN[2]                                  vga_control                    0             14321   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i9_LC_6_19_3/lcout
Path End         : VGA_BLUE[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10883
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14258
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i9_LC_6_19_3/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__792/I                                      LocalMux                       0              3375   +INF  FALL       1
I__792/O                                      LocalMux                     309              3684   +INF  FALL       1
I__795/I                                      InMux                          0              3684   +INF  FALL       1
I__795/O                                      InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in1                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    379              4280   +INF  FALL       1
I__761/I                                      Odrv4                          0              4280   +INF  FALL       1
I__761/O                                      Odrv4                        372              4652   +INF  FALL       1
I__762/I                                      LocalMux                       0              4652   +INF  FALL       1
I__762/O                                      LocalMux                     309              4960   +INF  FALL       1
I__763/I                                      InMux                          0              4960   +INF  FALL       1
I__763/O                                      InMux                        217              5178   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5178   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5563   +INF  FALL       3
I__739/I                                      Odrv12                         0              5563   +INF  FALL       1
I__739/O                                      Odrv12                       540              6103   +INF  FALL       1
I__740/I                                      LocalMux                       0              6103   +INF  FALL       1
I__740/O                                      LocalMux                     309              6412   +INF  FALL       1
I__741/I                                      InMux                          0              6412   +INF  FALL       1
I__741/O                                      InMux                        217              6629   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6629   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7015   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7015   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7555   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7555   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8095   +INF  FALL       1
I__1076/I                                     LocalMux                       0              8095   +INF  FALL       1
I__1076/O                                     LocalMux                     309              8404   +INF  FALL       1
I__1090/I                                     InMux                          0              8404   +INF  FALL       1
I__1090/O                                     InMux                        217              8621   +INF  FALL       1
i1_2_lut_LC_1_18_3/in0                        LogicCell40_SEQ_MODE_0000      0              8621   +INF  FALL       1
i1_2_lut_LC_1_18_3/lcout                      LogicCell40_SEQ_MODE_0000    386              9007   +INF  FALL       1
I__201/I                                      LocalMux                       0              9007   +INF  FALL       1
I__201/O                                      LocalMux                     309              9316   +INF  FALL       1
I__202/I                                      IoInMux                        0              9316   +INF  FALL       1
I__202/O                                      IoInMux                      217              9533   +INF  FALL       1
VGA_BLUE_pad_5_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9533   +INF  FALL       1
VGA_BLUE_pad_5_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11770   +INF  FALL       1
VGA_BLUE_pad_5_iopad/DIN                      IO_PAD                         0             11770   +INF  FALL       1
VGA_BLUE_pad_5_iopad/PACKAGEPIN:out           IO_PAD                      2488             14258   +INF  FALL       1
VGA_BLUE[5]                                   vga_control                    0             14258   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i8_LC_6_19_2/lcout
Path End         : VGA_BLUE[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10855
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14230
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i8_LC_6_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__954/I                                      LocalMux                       0              3375   +INF  RISE       1
I__954/O                                      LocalMux                     330              3705   +INF  RISE       1
I__958/I                                      InMux                          0              3705   +INF  RISE       1
I__958/O                                      InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in3                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    288              4252   +INF  FALL       1
I__761/I                                      Odrv4                          0              4252   +INF  FALL       1
I__761/O                                      Odrv4                        372              4624   +INF  FALL       1
I__762/I                                      LocalMux                       0              4624   +INF  FALL       1
I__762/O                                      LocalMux                     309              4932   +INF  FALL       1
I__763/I                                      InMux                          0              4932   +INF  FALL       1
I__763/O                                      InMux                        217              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5535   +INF  FALL       3
I__739/I                                      Odrv12                         0              5535   +INF  FALL       1
I__739/O                                      Odrv12                       540              6075   +INF  FALL       1
I__740/I                                      LocalMux                       0              6075   +INF  FALL       1
I__740/O                                      LocalMux                     309              6384   +INF  FALL       1
I__741/I                                      InMux                          0              6384   +INF  FALL       1
I__741/O                                      InMux                        217              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6987   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6987   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7527   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7527   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8067   +INF  FALL       1
I__1076/I                                     LocalMux                       0              8067   +INF  FALL       1
I__1076/O                                     LocalMux                     309              8376   +INF  FALL       1
I__1091/I                                     InMux                          0              8376   +INF  FALL       1
I__1091/O                                     InMux                        217              8593   +INF  FALL       1
i1_2_lut_adj_7_LC_1_18_5/in0                  LogicCell40_SEQ_MODE_0000      0              8593   +INF  FALL       1
i1_2_lut_adj_7_LC_1_18_5/lcout                LogicCell40_SEQ_MODE_0000    386              8979   +INF  FALL       1
I__199/I                                      LocalMux                       0              8979   +INF  FALL       1
I__199/O                                      LocalMux                     309              9288   +INF  FALL       1
I__200/I                                      IoInMux                        0              9288   +INF  FALL       1
I__200/O                                      IoInMux                      217              9505   +INF  FALL       1
VGA_BLUE_pad_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9505   +INF  FALL       1
VGA_BLUE_pad_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11742   +INF  FALL       1
VGA_BLUE_pad_2_iopad/DIN                      IO_PAD                         0             11742   +INF  FALL       1
VGA_BLUE_pad_2_iopad/PACKAGEPIN:out           IO_PAD                      2488             14230   +INF  FALL       1
VGA_BLUE[2]                                   vga_control                    0             14230   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i8_LC_6_19_2/lcout
Path End         : VGA_BLUE[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10792
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14167
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i8_LC_6_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__954/I                                      LocalMux                       0              3375   +INF  FALL       1
I__954/O                                      LocalMux                     309              3684   +INF  FALL       1
I__958/I                                      InMux                          0              3684   +INF  FALL       1
I__958/O                                      InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in3                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    288              4189   +INF  FALL       1
I__761/I                                      Odrv4                          0              4189   +INF  FALL       1
I__761/O                                      Odrv4                        372              4560   +INF  FALL       1
I__762/I                                      LocalMux                       0              4560   +INF  FALL       1
I__762/O                                      LocalMux                     309              4869   +INF  FALL       1
I__763/I                                      InMux                          0              4869   +INF  FALL       1
I__763/O                                      InMux                        217              5086   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5086   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5472   +INF  FALL       3
I__739/I                                      Odrv12                         0              5472   +INF  FALL       1
I__739/O                                      Odrv12                       540              6012   +INF  FALL       1
I__740/I                                      LocalMux                       0              6012   +INF  FALL       1
I__740/O                                      LocalMux                     309              6321   +INF  FALL       1
I__741/I                                      InMux                          0              6321   +INF  FALL       1
I__741/O                                      InMux                        217              6538   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6538   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6924   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6924   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7464   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7464   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8004   +INF  FALL       1
I__1077/I                                     LocalMux                       0              8004   +INF  FALL       1
I__1077/O                                     LocalMux                     309              8313   +INF  FALL       1
I__1092/I                                     InMux                          0              8313   +INF  FALL       1
I__1092/O                                     InMux                        217              8530   +INF  FALL       1
i599_2_lut_LC_1_17_0/in0                      LogicCell40_SEQ_MODE_0000      0              8530   +INF  FALL       1
i599_2_lut_LC_1_17_0/lcout                    LogicCell40_SEQ_MODE_0000    386              8916   +INF  FALL       1
I__203/I                                      LocalMux                       0              8916   +INF  FALL       1
I__203/O                                      LocalMux                     309              9224   +INF  FALL       1
I__204/I                                      IoInMux                        0              9224   +INF  FALL       1
I__204/O                                      IoInMux                      217              9442   +INF  FALL       1
VGA_BLUE_pad_1_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9442   +INF  FALL       1
VGA_BLUE_pad_1_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11679   +INF  FALL       1
VGA_BLUE_pad_1_iopad/DIN                      IO_PAD                         0             11679   +INF  FALL       1
VGA_BLUE_pad_1_iopad/PACKAGEPIN:out           IO_PAD                      2488             14167   +INF  FALL       1
VGA_BLUE[1]                                   vga_control                    0             14167   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_BLUE[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8464
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11839
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__715/I                             Odrv4                          0              3375   +INF  RISE       1
I__715/O                             Odrv4                        351              3726   +INF  RISE       1
I__721/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__721/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__725/I                             Span4Mux_v                     0              4077   +INF  RISE       1
I__725/O                             Span4Mux_v                   351              4427   +INF  RISE       1
I__728/I                             Span4Mux_h                     0              4427   +INF  RISE       1
I__728/O                             Span4Mux_h                   302              4729   +INF  RISE       1
I__730/I                             LocalMux                       0              4729   +INF  RISE       1
I__730/O                             LocalMux                     330              5058   +INF  RISE       1
I__731/I                             InMux                          0              5058   +INF  RISE       1
I__731/O                             InMux                        259              5318   +INF  RISE       1
i588_2_lut_LC_1_11_4/in0             LogicCell40_SEQ_MODE_0000      0              5318   +INF  RISE       1
i588_2_lut_LC_1_11_4/lcout           LogicCell40_SEQ_MODE_0000    386              5704   +INF  FALL       1
I__209/I                             Odrv4                          0              5704   +INF  FALL       1
I__209/O                             Odrv4                        372              6075   +INF  FALL       1
I__210/I                             Span4Mux_v                     0              6075   +INF  FALL       1
I__210/O                             Span4Mux_v                   372              6447   +INF  FALL       1
I__211/I                             Span4Mux_s0_h                  0              6447   +INF  FALL       1
I__211/O                             Span4Mux_s0_h                140              6587   +INF  FALL       1
I__212/I                             LocalMux                       0              6587   +INF  FALL       1
I__212/O                             LocalMux                     309              6896   +INF  FALL       1
I__213/I                             IoInMux                        0              6896   +INF  FALL       1
I__213/O                             IoInMux                      217              7113   +INF  FALL       1
VGA_BLUE_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7113   +INF  FALL       1
VGA_BLUE_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9351   +INF  FALL       1
VGA_BLUE_pad_0_iopad/DIN             IO_PAD                         0              9351   +INF  FALL       1
VGA_BLUE_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             11839   +INF  FALL       1
VGA_BLUE[0]                          vga_control                    0             11839   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_RED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7594
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           10969
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__715/I                            Odrv4                          0              3375   +INF  FALL       1
I__715/O                            Odrv4                        372              3747   +INF  FALL       1
I__721/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__721/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__725/I                            Span4Mux_v                     0              4119   +INF  FALL       1
I__725/O                            Span4Mux_v                   372              4490   +INF  FALL       1
I__728/I                            Span4Mux_h                     0              4490   +INF  FALL       1
I__728/O                            Span4Mux_h                   316              4806   +INF  FALL       1
I__730/I                            LocalMux                       0              4806   +INF  FALL       1
I__730/O                            LocalMux                     309              5115   +INF  FALL       1
I__732/I                            InMux                          0              5115   +INF  FALL       1
I__732/O                            InMux                        217              5332   +INF  FALL       1
i616_2_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000      0              5332   +INF  FALL       1
i616_2_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000    386              5718   +INF  FALL       1
I__187/I                            LocalMux                       0              5718   +INF  FALL       1
I__187/O                            LocalMux                     309              6026   +INF  FALL       1
I__188/I                            IoInMux                        0              6026   +INF  FALL       1
I__188/O                            IoInMux                      217              6244   +INF  FALL       1
VGA_RED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6244   +INF  FALL       1
VGA_RED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8481   +INF  FALL       1
VGA_RED_pad_0_iopad/DIN             IO_PAD                         0              8481   +INF  FALL       1
VGA_RED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             10969   +INF  FALL       1
VGA_RED[0]                          vga_control                    0             10969   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[11]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9102
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12477
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__819/I                             Odrv4                          0              3375   +INF  RISE       1
I__819/O                             Odrv4                        351              3726   +INF  RISE       1
I__825/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__825/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__830/I                             Span4Mux_v                     0              4077   +INF  RISE       1
I__830/O                             Span4Mux_v                   351              4427   +INF  RISE       1
I__834/I                             LocalMux                       0              4427   +INF  RISE       1
I__834/O                             LocalMux                     330              4757   +INF  RISE       1
I__837/I                             InMux                          0              4757   +INF  RISE       1
I__837/O                             InMux                        259              5016   +INF  RISE       1
I__839/I                             CascadeMux                     0              5016   +INF  RISE       1
I__839/O                             CascadeMux                     0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/in2          LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000    231              5248   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000      0              5248   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000    126              5374   +INF  RISE       2
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000      0              5374   +INF  RISE       1
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000    126              5500   +INF  RISE       2
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000      0              5500   +INF  RISE       1
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000    126              5627   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX               0              5627   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX             196              5823   +INF  RISE       2
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000      0              5823   +INF  RISE       1
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000    126              5949   +INF  RISE       2
add_177_11_lut_LC_7_27_1/carryin     LogicCell40_SEQ_MODE_0000      0              5949   +INF  RISE       1
add_177_11_lut_LC_7_27_1/carryout    LogicCell40_SEQ_MODE_0000    126              6075   +INF  RISE       1
I__1003/I                            InMux                          0              6075   +INF  RISE       1
I__1003/O                            InMux                        259              6335   +INF  RISE       1
add_177_12_lut_LC_7_27_2/in3         LogicCell40_SEQ_MODE_0000      0              6335   +INF  RISE       1
add_177_12_lut_LC_7_27_2/lcout       LogicCell40_SEQ_MODE_0000    288              6622   +INF  FALL       1
I__999/I                             Odrv4                          0              6622   +INF  FALL       1
I__999/O                             Odrv4                        372              6994   +INF  FALL       1
I__1000/I                            Span4Mux_s3_h                  0              6994   +INF  FALL       1
I__1000/O                            Span4Mux_s3_h                231              7226   +INF  FALL       1
I__1001/I                            LocalMux                       0              7226   +INF  FALL       1
I__1001/O                            LocalMux                     309              7534   +INF  FALL       1
I__1002/I                            IoInMux                        0              7534   +INF  FALL       1
I__1002/O                            IoInMux                      217              7752   +INF  FALL       1
VGA_Y_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7752   +INF  FALL       1
VGA_Y_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9989   +INF  FALL       1
VGA_Y_O_pad_11_iopad/DIN             IO_PAD                         0              9989   +INF  FALL       1
VGA_Y_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             12477   +INF  FALL       1
VGA_Y_O[11]                          vga_control                    0             12477   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8071
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__819/I                            Odrv4                          0              3375   +INF  RISE       1
I__819/O                            Odrv4                        351              3726   +INF  RISE       1
I__825/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__825/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__830/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__830/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__834/I                            LocalMux                       0              4427   +INF  RISE       1
I__834/O                            LocalMux                     330              4757   +INF  RISE       1
I__837/I                            InMux                          0              4757   +INF  RISE       1
I__837/O                            InMux                        259              5016   +INF  RISE       1
I__839/I                            CascadeMux                     0              5016   +INF  RISE       1
I__839/O                            CascadeMux                     0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/lcout       LogicCell40_SEQ_MODE_0000    351              5367   +INF  FALL       1
I__813/I                            Odrv12                         0              5367   +INF  FALL       1
I__813/O                            Odrv12                       540              5907   +INF  FALL       1
I__814/I                            Span12Mux_s6_v                 0              5907   +INF  FALL       1
I__814/O                            Span12Mux_s6_v               288              6195   +INF  FALL       1
I__815/I                            LocalMux                       0              6195   +INF  FALL       1
I__815/O                            LocalMux                     309              6503   +INF  FALL       1
I__816/I                            IoInMux                        0              6503   +INF  FALL       1
I__816/O                            IoInMux                      217              6721   +INF  FALL       1
VGA_Y_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6721   +INF  FALL       1
VGA_Y_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8958   +INF  FALL       1
VGA_Y_O_pad_5_iopad/DIN             IO_PAD                         0              8958   +INF  FALL       1
VGA_Y_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             11446   +INF  FALL       1
VGA_Y_O[5]                          vga_control                    0             11446   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9018
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12393
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__819/I                             Odrv4                          0              3375   +INF  FALL       1
I__819/O                             Odrv4                        372              3747   +INF  FALL       1
I__825/I                             Span4Mux_v                     0              3747   +INF  FALL       1
I__825/O                             Span4Mux_v                   372              4119   +INF  FALL       1
I__830/I                             Span4Mux_v                     0              4119   +INF  FALL       1
I__830/O                             Span4Mux_v                   372              4490   +INF  FALL       1
I__834/I                             LocalMux                       0              4490   +INF  FALL       1
I__834/O                             LocalMux                     309              4799   +INF  FALL       1
I__837/I                             InMux                          0              4799   +INF  FALL       1
I__837/O                             InMux                        217              5016   +INF  FALL       1
I__839/I                             CascadeMux                     0              5016   +INF  FALL       1
I__839/O                             CascadeMux                     0              5016   +INF  FALL       1
add_177_6_lut_LC_7_26_4/in2          LogicCell40_SEQ_MODE_0000      0              5016   +INF  FALL       1
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000    133              5150   +INF  FALL       2
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000    105              5255   +INF  FALL       2
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000      0              5255   +INF  FALL       1
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000    105              5360   +INF  FALL       2
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000      0              5360   +INF  FALL       1
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000    105              5465   +INF  FALL       1
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX               0              5465   +INF  FALL       1
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX             175              5641   +INF  FALL       2
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000      0              5641   +INF  FALL       1
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000    105              5746   +INF  FALL       2
I__1039/I                            InMux                          0              5746   +INF  FALL       1
I__1039/O                            InMux                        217              5963   +INF  FALL       1
add_177_11_lut_LC_7_27_1/in3         LogicCell40_SEQ_MODE_0000      0              5963   +INF  FALL       1
add_177_11_lut_LC_7_27_1/lcout       LogicCell40_SEQ_MODE_0000    288              6251   +INF  FALL       1
I__1040/I                            Odrv4                          0              6251   +INF  FALL       1
I__1040/O                            Odrv4                        372              6622   +INF  FALL       1
I__1041/I                            Span4Mux_h                     0              6622   +INF  FALL       1
I__1041/O                            Span4Mux_h                   316              6938   +INF  FALL       1
I__1042/I                            Span4Mux_s2_h                  0              6938   +INF  FALL       1
I__1042/O                            Span4Mux_s2_h                203              7141   +INF  FALL       1
I__1043/I                            LocalMux                       0              7141   +INF  FALL       1
I__1043/O                            LocalMux                     309              7450   +INF  FALL       1
I__1044/I                            IoInMux                        0              7450   +INF  FALL       1
I__1044/O                            IoInMux                      217              7667   +INF  FALL       1
VGA_Y_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7667   +INF  FALL       1
VGA_Y_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9905   +INF  FALL       1
VGA_Y_O_pad_10_iopad/DIN             IO_PAD                         0              9905   +INF  FALL       1
VGA_Y_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             12393   +INF  FALL       1
VGA_Y_O[10]                          vga_control                    0             12393   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i10_LC_5_19_4/lcout
Path End         : VGA_GREEN[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11206
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14581
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i10_LC_5_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__772/I                                      Odrv4                          0              3375   +INF  RISE       1
I__772/O                                      Odrv4                        351              3726   +INF  RISE       1
I__777/I                                      LocalMux                       0              3726   +INF  RISE       1
I__777/O                                      LocalMux                     330              4056   +INF  RISE       1
I__780/I                                      InMux                          0              4056   +INF  RISE       1
I__780/O                                      InMux                        259              4315   +INF  RISE       1
I__782/I                                      CascadeMux                     0              4315   +INF  RISE       1
I__782/O                                      CascadeMux                     0              4315   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/in2                  LogicCell40_SEQ_MODE_0000      0              4315   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    351              4666   +INF  FALL       3
I__739/I                                      Odrv12                         0              4666   +INF  FALL       1
I__739/O                                      Odrv12                       540              5206   +INF  FALL       1
I__740/I                                      LocalMux                       0              5206   +INF  FALL       1
I__740/O                                      LocalMux                     309              5514   +INF  FALL       1
I__741/I                                      InMux                          0              5514   +INF  FALL       1
I__741/O                                      InMux                        217              5732   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5732   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6117   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6117   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6658   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              6658   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              7198   +INF  FALL       1
I__1078/I                                     Span12Mux_h                    0              7198   +INF  FALL       1
I__1078/O                                     Span12Mux_h                  540              7738   +INF  FALL       1
I__1093/I                                     LocalMux                       0              7738   +INF  FALL       1
I__1093/O                                     LocalMux                     309              8046   +INF  FALL       1
I__1102/I                                     InMux                          0              8046   +INF  FALL       1
I__1102/O                                     InMux                        217              8264   +INF  FALL       1
i590_2_lut_LC_1_12_6/in1                      LogicCell40_SEQ_MODE_0000      0              8264   +INF  FALL       1
i590_2_lut_LC_1_12_6/lcout                    LogicCell40_SEQ_MODE_0000    379              8642   +INF  FALL       1
I__205/I                                      Odrv12                         0              8642   +INF  FALL       1
I__205/O                                      Odrv12                       540              9182   +INF  FALL       1
I__206/I                                      Span12Mux_s0_h                 0              9182   +INF  FALL       1
I__206/O                                      Span12Mux_s0_h               147              9330   +INF  FALL       1
I__207/I                                      LocalMux                       0              9330   +INF  FALL       1
I__207/O                                      LocalMux                     309              9638   +INF  FALL       1
I__208/I                                      IoInMux                        0              9638   +INF  FALL       1
I__208/O                                      IoInMux                      217              9856   +INF  FALL       1
VGA_GREEN_pad_1_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9856   +INF  FALL       1
VGA_GREEN_pad_1_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12093   +INF  FALL       1
VGA_GREEN_pad_1_iopad/DIN                     IO_PAD                         0             12093   +INF  FALL       1
VGA_GREEN_pad_1_iopad/PACKAGEPIN:out          IO_PAD                      2488             14581   +INF  FALL       1
VGA_GREEN[1]                                  vga_control                    0             14581   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i10_LC_5_19_4/lcout
Path End         : VGA_GREEN[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10932
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14307
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i10_LC_5_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__772/I                                      Odrv4                          0              3375   +INF  FALL       1
I__772/O                                      Odrv4                        372              3747   +INF  FALL       1
I__777/I                                      LocalMux                       0              3747   +INF  FALL       1
I__777/O                                      LocalMux                     309              4056   +INF  FALL       1
I__780/I                                      InMux                          0              4056   +INF  FALL       1
I__780/O                                      InMux                        217              4273   +INF  FALL       1
I__782/I                                      CascadeMux                     0              4273   +INF  FALL       1
I__782/O                                      CascadeMux                     0              4273   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in2                  LogicCell40_SEQ_MODE_0000      0              4273   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    351              4624   +INF  FALL       3
I__739/I                                      Odrv12                         0              4624   +INF  FALL       1
I__739/O                                      Odrv12                       540              5164   +INF  FALL       1
I__740/I                                      LocalMux                       0              5164   +INF  FALL       1
I__740/O                                      LocalMux                     309              5472   +INF  FALL       1
I__741/I                                      InMux                          0              5472   +INF  FALL       1
I__741/O                                      InMux                        217              5690   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5690   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6075   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6075   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6615   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              6615   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              7155   +INF  FALL       1
I__1078/I                                     Span12Mux_h                    0              7155   +INF  FALL       1
I__1078/O                                     Span12Mux_h                  540              7695   +INF  FALL       1
I__1094/I                                     Span12Mux_s11_v                0              7695   +INF  FALL       1
I__1094/O                                     Span12Mux_s11_v              456              8151   +INF  FALL       1
I__1103/I                                     LocalMux                       0              8151   +INF  FALL       1
I__1103/O                                     LocalMux                     309              8460   +INF  FALL       1
I__1113/I                                     InMux                          0              8460   +INF  FALL       1
I__1113/O                                     InMux                        217              8677   +INF  FALL       1
i604_2_lut_LC_1_11_0/in1                      LogicCell40_SEQ_MODE_0000      0              8677   +INF  FALL       1
i604_2_lut_LC_1_11_0/lcout                    LogicCell40_SEQ_MODE_0000    379              9056   +INF  FALL       1
I__189/I                                      LocalMux                       0              9056   +INF  FALL       1
I__189/O                                      LocalMux                     309              9365   +INF  FALL       1
I__190/I                                      IoInMux                        0              9365   +INF  FALL       1
I__190/O                                      IoInMux                      217              9582   +INF  FALL       1
VGA_GREEN_pad_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9582   +INF  FALL       1
VGA_GREEN_pad_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11819   +INF  FALL       1
VGA_GREEN_pad_3_iopad/DIN                     IO_PAD                         0             11819   +INF  FALL       1
VGA_GREEN_pad_3_iopad/PACKAGEPIN:out          IO_PAD                      2488             14307   +INF  FALL       1
VGA_GREEN[3]                                  vga_control                    0             14307   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i3_LC_5_19_2/lcout
Path End         : VGA_RED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11185
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14560
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i3_LC_5_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__1161/I                                     Odrv4                          0              3375   +INF  RISE       1
I__1161/O                                     Odrv4                        351              3726   +INF  RISE       1
I__1167/I                                     Span4Mux_v                     0              3726   +INF  RISE       1
I__1167/O                                     Span4Mux_v                   351              4077   +INF  RISE       1
I__1173/I                                     LocalMux                       0              4077   +INF  RISE       1
I__1173/O                                     LocalMux                     330              4406   +INF  RISE       1
I__1178/I                                     InMux                          0              4406   +INF  RISE       1
I__1178/O                                     InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in3                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    274              4939   +INF  FALL       1
I__760/I                                      CascadeMux                     0              4939   +INF  FALL       1
I__760/O                                      CascadeMux                     0              4939   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              4939   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5290   +INF  FALL      23
I__1061/I                                     Odrv12                         0              5290   +INF  FALL       1
I__1061/O                                     Odrv12                       540              5830   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              5830   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              6370   +INF  FALL       1
I__1079/I                                     Sp12to4                        0              6370   +INF  FALL       1
I__1079/O                                     Sp12to4                      449              6819   +INF  FALL       1
I__1095/I                                     Span4Mux_v                     0              6819   +INF  FALL       1
I__1095/O                                     Span4Mux_v                   372              7191   +INF  FALL       1
I__1104/I                                     LocalMux                       0              7191   +INF  FALL       1
I__1104/O                                     LocalMux                     309              7499   +INF  FALL       1
I__1115/I                                     InMux                          0              7499   +INF  FALL       1
I__1115/O                                     InMux                        217              7717   +INF  FALL       1
i1_2_lut_adj_11_LC_23_27_0/in1                LogicCell40_SEQ_MODE_0000      0              7717   +INF  FALL       1
i1_2_lut_adj_11_LC_23_27_0/lcout              LogicCell40_SEQ_MODE_0000    379              8095   +INF  FALL       1
I__1154/I                                     Odrv4                          0              8095   +INF  FALL       1
I__1154/O                                     Odrv4                        372              8467   +INF  FALL       1
I__1155/I                                     Span4Mux_h                     0              8467   +INF  FALL       1
I__1155/O                                     Span4Mux_h                   316              8783   +INF  FALL       1
I__1156/I                                     Span4Mux_s2_h                  0              8783   +INF  FALL       1
I__1156/O                                     Span4Mux_s2_h                203              8986   +INF  FALL       1
I__1157/I                                     IoSpan4Mux                     0              8986   +INF  FALL       1
I__1157/O                                     IoSpan4Mux                   323              9309   +INF  FALL       1
I__1158/I                                     LocalMux                       0              9309   +INF  FALL       1
I__1158/O                                     LocalMux                     309              9617   +INF  FALL       1
I__1159/I                                     IoInMux                        0              9617   +INF  FALL       1
I__1159/O                                     IoInMux                      217              9835   +INF  FALL       1
VGA_RED_pad_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9835   +INF  FALL       1
VGA_RED_pad_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12072   +INF  FALL       1
VGA_RED_pad_2_iopad/DIN                       IO_PAD                         0             12072   +INF  FALL       1
VGA_RED_pad_2_iopad/PACKAGEPIN:out            IO_PAD                      2488             14560   +INF  FALL       1
VGA_RED[2]                                    vga_control                    0             14560   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i3_LC_5_19_2/lcout
Path End         : VGA_GREEN[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11220
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14595
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i3_LC_5_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__1161/I                                     Odrv4                          0              3375   +INF  FALL       1
I__1161/O                                     Odrv4                        372              3747   +INF  FALL       1
I__1167/I                                     Span4Mux_v                     0              3747   +INF  FALL       1
I__1167/O                                     Span4Mux_v                   372              4119   +INF  FALL       1
I__1173/I                                     LocalMux                       0              4119   +INF  FALL       1
I__1173/O                                     LocalMux                     309              4427   +INF  FALL       1
I__1178/I                                     InMux                          0              4427   +INF  FALL       1
I__1178/O                                     InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in3                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    274              4918   +INF  FALL       1
I__760/I                                      CascadeMux                     0              4918   +INF  FALL       1
I__760/O                                      CascadeMux                     0              4918   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              4918   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5269   +INF  FALL      23
I__1061/I                                     Odrv12                         0              5269   +INF  FALL       1
I__1061/O                                     Odrv12                       540              5809   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              5809   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              6349   +INF  FALL       1
I__1079/I                                     Sp12to4                        0              6349   +INF  FALL       1
I__1079/O                                     Sp12to4                      449              6798   +INF  FALL       1
I__1095/I                                     Span4Mux_v                     0              6798   +INF  FALL       1
I__1095/O                                     Span4Mux_v                   372              7169   +INF  FALL       1
I__1105/I                                     Span4Mux_v                     0              7169   +INF  FALL       1
I__1105/O                                     Span4Mux_v                   372              7541   +INF  FALL       1
I__1116/I                                     LocalMux                       0              7541   +INF  FALL       1
I__1116/O                                     LocalMux                     309              7850   +INF  FALL       1
I__1121/I                                     InMux                          0              7850   +INF  FALL       1
I__1121/O                                     InMux                        217              8067   +INF  FALL       1
i600_2_lut_LC_22_31_4/in0                     LogicCell40_SEQ_MODE_0000      0              8067   +INF  FALL       1
i600_2_lut_LC_22_31_4/lcout                   LogicCell40_SEQ_MODE_0000    386              8453   +INF  FALL       1
I__1184/I                                     Odrv4                          0              8453   +INF  FALL       1
I__1184/O                                     Odrv4                        372              8825   +INF  FALL       1
I__1185/I                                     Span4Mux_s1_v                  0              8825   +INF  FALL       1
I__1185/O                                     Span4Mux_s1_v                196              9021   +INF  FALL       1
I__1186/I                                     IoSpan4Mux                     0              9021   +INF  FALL       1
I__1186/O                                     IoSpan4Mux                   323              9344   +INF  FALL       1
I__1187/I                                     LocalMux                       0              9344   +INF  FALL       1
I__1187/O                                     LocalMux                     309              9652   +INF  FALL       1
I__1188/I                                     IoInMux                        0              9652   +INF  FALL       1
I__1188/O                                     IoInMux                      217              9870   +INF  FALL       1
VGA_GREEN_pad_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9870   +INF  FALL       1
VGA_GREEN_pad_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12107   +INF  FALL       1
VGA_GREEN_pad_7_iopad/DIN                     IO_PAD                         0             12107   +INF  FALL       1
VGA_GREEN_pad_7_iopad/PACKAGEPIN:out          IO_PAD                      2488             14595   +INF  FALL       1
VGA_GREEN[7]                                  vga_control                    0             14595   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i10_LC_5_18_7/lcout
Path End         : VGA_HS
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10168
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13543
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i10_LC_5_18_7/lcout       LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__489/I                         Odrv4                          0              3375   +INF  RISE       1
I__489/O                         Odrv4                        351              3726   +INF  RISE       1
I__493/I                         Span4Mux_v                     0              3726   +INF  RISE       1
I__493/O                         Span4Mux_v                   351              4077   +INF  RISE       1
I__497/I                         Span4Mux_h                     0              4077   +INF  RISE       1
I__497/O                         Span4Mux_h                   302              4378   +INF  RISE       1
I__499/I                         LocalMux                       0              4378   +INF  RISE       1
I__499/O                         LocalMux                     330              4708   +INF  RISE       1
I__501/I                         InMux                          0              4708   +INF  RISE       1
I__501/O                         InMux                        259              4967   +INF  RISE       1
i2_3_lut_adj_8_LC_3_24_2/in1     LogicCell40_SEQ_MODE_0000      0              4967   +INF  RISE       1
i2_3_lut_adj_8_LC_3_24_2/lcout   LogicCell40_SEQ_MODE_0000    379              5346   +INF  FALL       2
I__325/I                         LocalMux                       0              5346   +INF  FALL       1
I__325/O                         LocalMux                     309              5655   +INF  FALL       1
I__326/I                         InMux                          0              5655   +INF  FALL       1
I__326/O                         InMux                        217              5872   +INF  FALL       1
i1271_4_lut_LC_4_24_3/in1        LogicCell40_SEQ_MODE_0000      0              5872   +INF  FALL       1
i1271_4_lut_LC_4_24_3/lcout      LogicCell40_SEQ_MODE_0000    379              6251   +INF  FALL       1
I__318/I                         Odrv12                         0              6251   +INF  FALL       1
I__318/O                         Odrv12                       540              6791   +INF  FALL       1
I__319/I                         Span12Mux_h                    0              6791   +INF  FALL       1
I__319/O                         Span12Mux_h                  540              7331   +INF  FALL       1
I__320/I                         Span12Mux_h                    0              7331   +INF  FALL       1
I__320/O                         Span12Mux_h                  540              7871   +INF  FALL       1
I__321/I                         Span12Mux_s9_v                 0              7871   +INF  FALL       1
I__321/O                         Span12Mux_s9_v               421              8292   +INF  FALL       1
I__322/I                         LocalMux                       0              8292   +INF  FALL       1
I__322/O                         LocalMux                     309              8600   +INF  FALL       1
I__323/I                         IoInMux                        0              8600   +INF  FALL       1
I__323/O                         IoInMux                      217              8818   +INF  FALL       1
VGA_HS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8818   +INF  FALL       1
VGA_HS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11055   +INF  FALL       1
VGA_HS_pad_iopad/DIN             IO_PAD                         0             11055   +INF  FALL       1
VGA_HS_pad_iopad/PACKAGEPIN:out  IO_PAD                      2488             13543   +INF  FALL       1
VGA_HS                           vga_control                    0             13543   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i10_LC_5_18_7/lcout
Path End         : VGA_VISIBLE
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11479
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14854
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       4
I__489/I                                      Odrv4                          0              3375   +INF  FALL       1
I__489/O                                      Odrv4                        372              3747   +INF  FALL       1
I__493/I                                      Span4Mux_v                     0              3747   +INF  FALL       1
I__493/O                                      Span4Mux_v                   372              4119   +INF  FALL       1
I__497/I                                      Span4Mux_h                     0              4119   +INF  FALL       1
I__497/O                                      Span4Mux_h                   316              4434   +INF  FALL       1
I__499/I                                      LocalMux                       0              4434   +INF  FALL       1
I__499/O                                      LocalMux                     309              4743   +INF  FALL       1
I__501/I                                      InMux                          0              4743   +INF  FALL       1
I__501/O                                      InMux                        217              4960   +INF  FALL       1
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000      0              4960   +INF  FALL       1
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000    379              5339   +INF  FALL       2
I__325/I                                      LocalMux                       0              5339   +INF  FALL       1
I__325/O                                      LocalMux                     309              5648   +INF  FALL       1
I__327/I                                      InMux                          0              5648   +INF  FALL       1
I__327/O                                      InMux                        217              5865   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000      0              5865   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000    288              6153   +INF  FALL       3
I__745/I                                      Odrv4                          0              6153   +INF  FALL       1
I__745/O                                      Odrv4                        372              6524   +INF  FALL       1
I__746/I                                      LocalMux                       0              6524   +INF  FALL       1
I__746/O                                      LocalMux                     309              6833   +INF  FALL       1
I__747/I                                      InMux                          0              6833   +INF  FALL       1
I__747/O                                      InMux                        217              7050   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000      0              7050   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    379              7429   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7429   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7969   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              7969   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              8509   +INF  FALL       1
I__1080/I                                     Span12Mux_s7_h                 0              8509   +INF  FALL       1
I__1080/O                                     Span12Mux_s7_h               323              8832   +INF  FALL       1
I__1096/I                                     Sp12to4                        0              8832   +INF  FALL       1
I__1096/O                                     Sp12to4                      449              9281   +INF  FALL       1
I__1106/I                                     IoSpan4Mux                     0              9281   +INF  FALL       1
I__1106/O                                     IoSpan4Mux                   323              9603   +INF  FALL       1
I__1117/I                                     LocalMux                       0              9603   +INF  FALL       1
I__1117/O                                     LocalMux                     309              9912   +INF  FALL       1
I__1122/I                                     IoInMux                        0              9912   +INF  FALL       1
I__1122/O                                     IoInMux                      217             10129   +INF  FALL       1
VGA_VISIBLE_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10129   +INF  FALL       1
VGA_VISIBLE_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12366   +INF  FALL       1
VGA_VISIBLE_pad_iopad/DIN                     IO_PAD                         0             12366   +INF  FALL       1
VGA_VISIBLE_pad_iopad/PACKAGEPIN:out          IO_PAD                      2488             14854   +INF  FALL       1
VGA_VISIBLE                                   vga_control                    0             14854   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i9_LC_5_18_0/lcout
Path End         : VGA_RED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11613
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14988
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i9_LC_5_18_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__505/I                                      Odrv4                          0              3375   +INF  RISE       1
I__505/O                                      Odrv4                        351              3726   +INF  RISE       1
I__509/I                                      Span4Mux_v                     0              3726   +INF  RISE       1
I__509/O                                      Span4Mux_v                   351              4077   +INF  RISE       1
I__514/I                                      LocalMux                       0              4077   +INF  RISE       1
I__514/O                                      LocalMux                     330              4406   +INF  RISE       1
I__518/I                                      InMux                          0              4406   +INF  RISE       1
I__518/O                                      InMux                        259              4666   +INF  RISE       1
i1_3_lut_adj_10_LC_4_24_1/in0                 LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000    386              5051   +INF  FALL       3
I__745/I                                      Odrv4                          0              5051   +INF  FALL       1
I__745/O                                      Odrv4                        372              5423   +INF  FALL       1
I__746/I                                      LocalMux                       0              5423   +INF  FALL       1
I__746/O                                      LocalMux                     309              5732   +INF  FALL       1
I__747/I                                      InMux                          0              5732   +INF  FALL       1
I__747/O                                      InMux                        217              5949   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000      0              5949   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    379              6328   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6328   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6868   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              6868   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              7408   +INF  FALL       1
I__1080/I                                     Span12Mux_s7_h                 0              7408   +INF  FALL       1
I__1080/O                                     Span12Mux_s7_h               323              7731   +INF  FALL       1
I__1096/I                                     Sp12to4                        0              7731   +INF  FALL       1
I__1096/O                                     Sp12to4                      449              8179   +INF  FALL       1
I__1107/I                                     Span4Mux_v                     0              8179   +INF  FALL       1
I__1107/O                                     Span4Mux_v                   372              8551   +INF  FALL       1
I__1118/I                                     LocalMux                       0              8551   +INF  FALL       1
I__1118/O                                     LocalMux                     309              8860   +INF  FALL       1
I__1123/I                                     InMux                          0              8860   +INF  FALL       1
I__1123/O                                     InMux                        217              9077   +INF  FALL       1
i1_2_lut_adj_4_LC_31_27_1/in3                 LogicCell40_SEQ_MODE_0000      0              9077   +INF  FALL       1
i1_2_lut_adj_4_LC_31_27_1/lcout               LogicCell40_SEQ_MODE_0000    288              9365   +INF  FALL       1
I__1054/I                                     Odrv4                          0              9365   +INF  FALL       1
I__1054/O                                     Odrv4                        372              9736   +INF  FALL       1
I__1055/I                                     LocalMux                       0              9736   +INF  FALL       1
I__1055/O                                     LocalMux                     309             10045   +INF  FALL       1
I__1056/I                                     IoInMux                        0             10045   +INF  FALL       1
I__1056/O                                     IoInMux                      217             10262   +INF  FALL       1
VGA_RED_pad_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10262   +INF  FALL       1
VGA_RED_pad_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12500   +INF  FALL       1
VGA_RED_pad_3_iopad/DIN                       IO_PAD                         0             12500   +INF  FALL       1
VGA_RED_pad_3_iopad/PACKAGEPIN:out            IO_PAD                      2488             14988   +INF  FALL       1
VGA_RED[3]                                    vga_control                    0             14988   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i9_LC_5_18_0/lcout
Path End         : VGA_RED[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9488
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12863
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i9_LC_5_18_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__505/I                            Odrv4                          0              3375   +INF  FALL       1
I__505/O                            Odrv4                        372              3747   +INF  FALL       1
I__509/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__509/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__514/I                            LocalMux                       0              4119   +INF  FALL       1
I__514/O                            LocalMux                     309              4427   +INF  FALL       1
I__518/I                            InMux                          0              4427   +INF  FALL       1
I__518/O                            InMux                        217              4645   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/in0       LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/lcout     LogicCell40_SEQ_MODE_0000    386              5030   +INF  FALL       3
I__745/I                            Odrv4                          0              5030   +INF  FALL       1
I__745/O                            Odrv4                        372              5402   +INF  FALL       1
I__746/I                            LocalMux                       0              5402   +INF  FALL       1
I__746/O                            LocalMux                     309              5711   +INF  FALL       1
I__748/I                            InMux                          0              5711   +INF  FALL       1
I__748/O                            InMux                        217              5928   +INF  FALL       1
i594_2_lut_3_lut_LC_6_24_6/in0      LogicCell40_SEQ_MODE_0000      0              5928   +INF  FALL       1
i594_2_lut_3_lut_LC_6_24_6/lcout    LogicCell40_SEQ_MODE_0000    386              6314   +INF  FALL       1
I__734/I                            Odrv12                         0              6314   +INF  FALL       1
I__734/O                            Odrv12                       540              6854   +INF  FALL       1
I__735/I                            Span12Mux_h                    0              6854   +INF  FALL       1
I__735/O                            Span12Mux_h                  540              7394   +INF  FALL       1
I__736/I                            Span12Mux_s4_h                 0              7394   +INF  FALL       1
I__736/O                            Span12Mux_s4_h               217              7611   +INF  FALL       1
I__737/I                            LocalMux                       0              7611   +INF  FALL       1
I__737/O                            LocalMux                     309              7920   +INF  FALL       1
I__738/I                            IoInMux                        0              7920   +INF  FALL       1
I__738/O                            IoInMux                      217              8137   +INF  FALL       1
VGA_RED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8137   +INF  FALL       1
VGA_RED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10375   +INF  FALL       1
VGA_RED_pad_4_iopad/DIN             IO_PAD                         0             10375   +INF  FALL       1
VGA_RED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             12863   +INF  FALL       1
VGA_RED[4]                          vga_control                    0             12863   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X_O[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6535
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9910
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__271/I                            Odrv4                          0              3375   +INF  RISE       1
I__271/O                            Odrv4                        351              3726   +INF  RISE       1
I__276/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__276/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__280/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__280/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__282/I                            IoSpan4Mux                     0              4308   +INF  RISE       1
I__282/O                            IoSpan4Mux                   288              4596   +INF  RISE       1
I__283/I                            LocalMux                       0              4596   +INF  RISE       1
I__283/O                            LocalMux                     330              4925   +INF  RISE       1
I__284/I                            IoInMux                        0              4925   +INF  RISE       1
I__284/O                            IoInMux                      259              5185   +INF  RISE       1
VGA_X_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5185   +INF  RISE       1
VGA_X_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7422   +INF  FALL       1
VGA_X_O_pad_0_iopad/DIN             IO_PAD                         0              7422   +INF  FALL       1
VGA_X_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9910   +INF  FALL       1
VGA_X_O[0]                          vga_control                    0              9910   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i2_LC_4_17_7/lcout
Path End         : VGA_X_O[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6247
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9622
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i2_LC_4_17_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__289/I                            Odrv4                          0              3375   +INF  RISE       1
I__289/O                            Odrv4                        351              3726   +INF  RISE       1
I__294/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__294/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__297/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__297/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__299/I                            LocalMux                       0              4308   +INF  RISE       1
I__299/O                            LocalMux                     330              4638   +INF  RISE       1
I__300/I                            IoInMux                        0              4638   +INF  RISE       1
I__300/O                            IoInMux                      259              4897   +INF  RISE       1
VGA_X_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4897   +INF  RISE       1
VGA_X_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7134   +INF  FALL       1
VGA_X_O_pad_1_iopad/DIN             IO_PAD                         0              7134   +INF  FALL       1
VGA_X_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2488              9622   +INF  FALL       1
VGA_X_O[1]                          vga_control                    0              9622   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i4_LC_4_17_5/lcout
Path End         : VGA_X_O[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5897
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9272
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i4_LC_4_17_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__338/I                            Odrv4                          0              3375   +INF  RISE       1
I__338/O                            Odrv4                        351              3726   +INF  RISE       1
I__343/I                            Span4Mux_s3_h                  0              3726   +INF  RISE       1
I__343/O                            Span4Mux_s3_h                231              3957   +INF  RISE       1
I__349/I                            LocalMux                       0              3957   +INF  RISE       1
I__349/O                            LocalMux                     330              4287   +INF  RISE       1
I__352/I                            IoInMux                        0              4287   +INF  RISE       1
I__352/O                            IoInMux                      259              4546   +INF  RISE       1
VGA_X_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4546   +INF  RISE       1
VGA_X_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6784   +INF  FALL       1
VGA_X_O_pad_3_iopad/DIN             IO_PAD                         0              6784   +INF  FALL       1
VGA_X_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2488              9272   +INF  FALL       1
VGA_X_O[3]                          vga_control                    0              9272   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i3_LC_4_17_3/lcout
Path End         : VGA_X_O[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5897
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9272
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i3_LC_4_17_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__368/I                            Odrv4                          0              3375   +INF  RISE       1
I__368/O                            Odrv4                        351              3726   +INF  RISE       1
I__372/I                            Span4Mux_s3_h                  0              3726   +INF  RISE       1
I__372/O                            Span4Mux_s3_h                231              3957   +INF  RISE       1
I__377/I                            LocalMux                       0              3957   +INF  RISE       1
I__377/O                            LocalMux                     330              4287   +INF  RISE       1
I__379/I                            IoInMux                        0              4287   +INF  RISE       1
I__379/O                            IoInMux                      259              4546   +INF  RISE       1
VGA_X_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4546   +INF  RISE       1
VGA_X_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6784   +INF  FALL       1
VGA_X_O_pad_2_iopad/DIN             IO_PAD                         0              6784   +INF  FALL       1
VGA_X_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2488              9272   +INF  FALL       1
VGA_X_O[2]                          vga_control                    0              9272   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i5_LC_4_17_1/lcout
Path End         : VGA_X_O[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6247
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9622
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i5_LC_4_17_1/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__981/I                            Odrv4                          0              3375   +INF  RISE       1
I__981/O                            Odrv4                        351              3726   +INF  RISE       1
I__988/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__988/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__993/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__993/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__995/I                            LocalMux                       0              4308   +INF  RISE       1
I__995/O                            LocalMux                     330              4638   +INF  RISE       1
I__997/I                            IoInMux                        0              4638   +INF  RISE       1
I__997/O                            IoInMux                      259              4897   +INF  RISE       1
VGA_X_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4897   +INF  RISE       1
VGA_X_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7134   +INF  FALL       1
VGA_X_O_pad_4_iopad/DIN             IO_PAD                         0              7134   +INF  FALL       1
VGA_X_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488              9622   +INF  FALL       1
VGA_X_O[4]                          vga_control                    0              9622   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X_O[11]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7664
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11039
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__357/I                             Odrv12                         0              3375   +INF  RISE       1
I__357/O                             Odrv12                       491              3866   +INF  RISE       1
I__361/I                             Span12Mux_s4_v                 0              3866   +INF  RISE       1
I__361/O                             Span12Mux_s4_v               182              4048   +INF  RISE       1
I__363/I                             LocalMux                       0              4048   +INF  RISE       1
I__363/O                             LocalMux                     330              4378   +INF  RISE       1
I__364/I                             InMux                          0              4378   +INF  RISE       1
I__364/O                             InMux                        259              4638   +INF  RISE       1
I__365/I                             CascadeMux                     0              4638   +INF  RISE       1
I__365/O                             CascadeMux                     0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/in2          LogicCell40_SEQ_MODE_0000      0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/carryout     LogicCell40_SEQ_MODE_0000    231              4869   +INF  RISE       1
I__237/I                             InMux                          0              4869   +INF  RISE       1
I__237/O                             InMux                        259              5129   +INF  RISE       1
add_136_8_lut_LC_3_30_6/in3          LogicCell40_SEQ_MODE_0000      0              5129   +INF  RISE       1
add_136_8_lut_LC_3_30_6/lcout        LogicCell40_SEQ_MODE_0000    288              5416   +INF  FALL       1
I__234/I                             Odrv4                          0              5416   +INF  FALL       1
I__234/O                             Odrv4                        372              5788   +INF  FALL       1
I__235/I                             LocalMux                       0              5788   +INF  FALL       1
I__235/O                             LocalMux                     309              6096   +INF  FALL       1
I__236/I                             IoInMux                        0              6096   +INF  FALL       1
I__236/O                             IoInMux                      217              6314   +INF  FALL       1
VGA_X_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6314   +INF  FALL       1
VGA_X_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8551   +INF  FALL       1
VGA_X_O_pad_11_iopad/DIN             IO_PAD                         0              8551   +INF  FALL       1
VGA_X_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             11039   +INF  FALL       1
VGA_X_O[11]                          vga_control                    0             11039   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X_O[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7236
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           10611
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__357/I                             Odrv12                         0              3375   +INF  RISE       1
I__357/O                             Odrv12                       491              3866   +INF  RISE       1
I__361/I                             Span12Mux_s4_v                 0              3866   +INF  RISE       1
I__361/O                             Span12Mux_s4_v               182              4048   +INF  RISE       1
I__363/I                             LocalMux                       0              4048   +INF  RISE       1
I__363/O                             LocalMux                     330              4378   +INF  RISE       1
I__364/I                             InMux                          0              4378   +INF  RISE       1
I__364/O                             InMux                        259              4638   +INF  RISE       1
I__365/I                             CascadeMux                     0              4638   +INF  RISE       1
I__365/O                             CascadeMux                     0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/in2          LogicCell40_SEQ_MODE_0000      0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/lcout        LogicCell40_SEQ_MODE_0000    351              4988   +INF  FALL       1
I__239/I                             Odrv4                          0              4988   +INF  FALL       1
I__239/O                             Odrv4                        372              5360   +INF  FALL       1
I__240/I                             LocalMux                       0              5360   +INF  FALL       1
I__240/O                             LocalMux                     309              5669   +INF  FALL       1
I__241/I                             IoInMux                        0              5669   +INF  FALL       1
I__241/O                             IoInMux                      217              5886   +INF  FALL       1
VGA_X_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5886   +INF  FALL       1
VGA_X_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8123   +INF  FALL       1
VGA_X_O_pad_10_iopad/DIN             IO_PAD                         0              8123   +INF  FALL       1
VGA_X_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             10611   +INF  FALL       1
VGA_X_O[10]                          vga_control                    0             10611   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8702
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12077
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__908/I                            Odrv4                          0              3375   +INF  RISE       1
I__908/O                            Odrv4                        351              3726   +INF  RISE       1
I__912/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__912/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__915/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__915/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__917/I                            LocalMux                       0              4427   +INF  RISE       1
I__917/O                            LocalMux                     330              4757   +INF  RISE       1
I__919/I                            InMux                          0              4757   +INF  RISE       1
I__919/O                            InMux                        259              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000    259              5276   +INF  RISE       2
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000      0              5276   +INF  RISE       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    126              5402   +INF  RISE       2
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000      0              5402   +INF  RISE       1
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000    126              5528   +INF  RISE       2
add_136_5_lut_LC_3_30_3/carryin     LogicCell40_SEQ_MODE_0000      0              5528   +INF  RISE       1
add_136_5_lut_LC_3_30_3/carryout    LogicCell40_SEQ_MODE_0000    126              5655   +INF  RISE       2
I__242/I                            InMux                          0              5655   +INF  RISE       1
I__242/O                            InMux                        259              5914   +INF  RISE       1
add_136_6_lut_LC_3_30_4/in3         LogicCell40_SEQ_MODE_0000      0              5914   +INF  RISE       1
add_136_6_lut_LC_3_30_4/lcout       LogicCell40_SEQ_MODE_0000    288              6202   +INF  FALL       1
I__243/I                            Odrv4                          0              6202   +INF  FALL       1
I__243/O                            Odrv4                        372              6573   +INF  FALL       1
I__244/I                            Span4Mux_s2_v                  0              6573   +INF  FALL       1
I__244/O                            Span4Mux_s2_v                252              6826   +INF  FALL       1
I__245/I                            LocalMux                       0              6826   +INF  FALL       1
I__245/O                            LocalMux                     309              7134   +INF  FALL       1
I__246/I                            IoInMux                        0              7134   +INF  FALL       1
I__246/O                            IoInMux                      217              7352   +INF  FALL       1
VGA_X_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7352   +INF  FALL       1
VGA_X_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9589   +INF  FALL       1
VGA_X_O_pad_9_iopad/DIN             IO_PAD                         0              9589   +INF  FALL       1
VGA_X_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             12077   +INF  FALL       1
VGA_X_O[9]                          vga_control                    0             12077   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7896
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11271
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__908/I                            Odrv4                          0              3375   +INF  RISE       1
I__908/O                            Odrv4                        351              3726   +INF  RISE       1
I__912/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__912/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__915/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__915/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__917/I                            LocalMux                       0              4427   +INF  RISE       1
I__917/O                            LocalMux                     330              4757   +INF  RISE       1
I__919/I                            InMux                          0              4757   +INF  RISE       1
I__919/O                            InMux                        259              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/lcout       LogicCell40_SEQ_MODE_0000    379              5395   +INF  FALL       1
I__227/I                            Odrv4                          0              5395   +INF  FALL       1
I__227/O                            Odrv4                        372              5767   +INF  FALL       1
I__228/I                            Span4Mux_s2_v                  0              5767   +INF  FALL       1
I__228/O                            Span4Mux_s2_v                252              6019   +INF  FALL       1
I__229/I                            LocalMux                       0              6019   +INF  FALL       1
I__229/O                            LocalMux                     309              6328   +INF  FALL       1
I__230/I                            IoInMux                        0              6328   +INF  FALL       1
I__230/O                            IoInMux                      217              6545   +INF  FALL       1
VGA_X_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6545   +INF  FALL       1
VGA_X_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8783   +INF  FALL       1
VGA_X_O_pad_5_iopad/DIN             IO_PAD                         0              8783   +INF  FALL       1
VGA_X_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             11271   +INF  FALL       1
VGA_X_O[5]                          vga_control                    0             11271   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8225
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11600
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       6
I__908/I                            Odrv4                          0              3375   +INF  FALL       1
I__908/O                            Odrv4                        372              3747   +INF  FALL       1
I__912/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__912/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__915/I                            Span4Mux_v                     0              4119   +INF  FALL       1
I__915/O                            Span4Mux_v                   372              4490   +INF  FALL       1
I__917/I                            LocalMux                       0              4490   +INF  FALL       1
I__917/O                            LocalMux                     309              4799   +INF  FALL       1
I__919/I                            InMux                          0              4799   +INF  FALL       1
I__919/O                            InMux                        217              5016   +INF  FALL       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  FALL       1
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000    245              5262   +INF  FALL       2
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000      0              5262   +INF  FALL       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    105              5367   +INF  FALL       2
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000      0              5367   +INF  FALL       1
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000    105              5472   +INF  FALL       2
I__214/I                            InMux                          0              5472   +INF  FALL       1
I__214/O                            InMux                        217              5690   +INF  FALL       1
add_136_5_lut_LC_3_30_3/in3         LogicCell40_SEQ_MODE_0000      0              5690   +INF  FALL       1
add_136_5_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000    288              5977   +INF  FALL       1
I__215/I                            Odrv4                          0              5977   +INF  FALL       1
I__215/O                            Odrv4                        372              6349   +INF  FALL       1
I__216/I                            LocalMux                       0              6349   +INF  FALL       1
I__216/O                            LocalMux                     309              6658   +INF  FALL       1
I__217/I                            IoInMux                        0              6658   +INF  FALL       1
I__217/O                            IoInMux                      217              6875   +INF  FALL       1
VGA_X_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6875   +INF  FALL       1
VGA_X_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9112   +INF  FALL       1
VGA_X_O_pad_8_iopad/DIN             IO_PAD                         0              9112   +INF  FALL       1
VGA_X_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             11600   +INF  FALL       1
VGA_X_O[8]                          vga_control                    0             11600   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i7_LC_3_19_6/lcout
Path End         : VGA_X_O[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8043
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11418
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__932/I                            Odrv4                          0              3375   +INF  RISE       1
I__932/O                            Odrv4                        351              3726   +INF  RISE       1
I__936/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__936/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__939/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__939/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__941/I                            LocalMux                       0              4427   +INF  RISE       1
I__941/O                            LocalMux                     330              4757   +INF  RISE       1
I__943/I                            InMux                          0              4757   +INF  RISE       1
I__943/O                            InMux                        259              5016   +INF  RISE       1
I__945/I                            CascadeMux                     0              5016   +INF  RISE       1
I__945/O                            CascadeMux                     0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    231              5248   +INF  RISE       2
I__218/I                            InMux                          0              5248   +INF  RISE       1
I__218/O                            InMux                        259              5507   +INF  RISE       1
add_136_4_lut_LC_3_30_2/in3         LogicCell40_SEQ_MODE_0000      0              5507   +INF  RISE       1
add_136_4_lut_LC_3_30_2/lcout       LogicCell40_SEQ_MODE_0000    288              5795   +INF  FALL       1
I__219/I                            Odrv4                          0              5795   +INF  FALL       1
I__219/O                            Odrv4                        372              6167   +INF  FALL       1
I__220/I                            LocalMux                       0              6167   +INF  FALL       1
I__220/O                            LocalMux                     309              6475   +INF  FALL       1
I__221/I                            IoInMux                        0              6475   +INF  FALL       1
I__221/O                            IoInMux                      217              6693   +INF  FALL       1
VGA_X_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6693   +INF  FALL       1
VGA_X_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8930   +INF  FALL       1
VGA_X_O_pad_7_iopad/DIN             IO_PAD                         0              8930   +INF  FALL       1
VGA_X_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             11418   +INF  FALL       1
VGA_X_O[7]                          vga_control                    0             11418   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i7_LC_3_19_6/lcout
Path End         : VGA_X_O[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7783
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11158
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__932/I                            Odrv4                          0              3375   +INF  RISE       1
I__932/O                            Odrv4                        351              3726   +INF  RISE       1
I__936/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__936/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__939/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__939/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__941/I                            LocalMux                       0              4427   +INF  RISE       1
I__941/O                            LocalMux                     330              4757   +INF  RISE       1
I__943/I                            InMux                          0              4757   +INF  RISE       1
I__943/O                            InMux                        259              5016   +INF  RISE       1
I__945/I                            CascadeMux                     0              5016   +INF  RISE       1
I__945/O                            CascadeMux                     0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/lcout       LogicCell40_SEQ_MODE_0000    351              5367   +INF  FALL       1
I__223/I                            Odrv12                         0              5367   +INF  FALL       1
I__223/O                            Odrv12                       540              5907   +INF  FALL       1
I__224/I                            LocalMux                       0              5907   +INF  FALL       1
I__224/O                            LocalMux                     309              6216   +INF  FALL       1
I__225/I                            IoInMux                        0              6216   +INF  FALL       1
I__225/O                            IoInMux                      217              6433   +INF  FALL       1
VGA_X_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6433   +INF  FALL       1
VGA_X_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8670   +INF  FALL       1
VGA_X_O_pad_6_iopad/DIN             IO_PAD                         0              8670   +INF  FALL       1
VGA_X_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             11158   +INF  FALL       1
VGA_X_O[6]                          vga_control                    0             11158   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i2_LC_4_17_7/in0
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4281
---------------------------------------   ---- 
End-of-path arrival time (ps)             4281
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__467/I                        LocalMux                       0              3755   +INF  FALL       1
I__467/O                        LocalMux                     309              4063   +INF  FALL       1
I__471/I                        InMux                          0              4063   +INF  FALL       1
I__471/O                        InMux                        217              4281   +INF  FALL       1
VGA_X__i2_LC_4_17_7/in0         LogicCell40_SEQ_MODE_1000      0              4281   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i3_LC_4_17_3/in0
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4231
---------------------------------------   ---- 
End-of-path arrival time (ps)             4231
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__404/I                        Odrv12                         0              1173   +INF  FALL       1
I__404/O                        Odrv12                       540              1713   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1713   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2253   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2253   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2793   +INF  FALL       1
I__407/I                        LocalMux                       0              2793   +INF  FALL       1
I__407/O                        LocalMux                     309              3102   +INF  FALL       1
I__409/I                        InMux                          0              3102   +INF  FALL       1
I__409/O                        InMux                        217              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3705   +INF  FALL      12
I__467/I                        LocalMux                       0              3705   +INF  FALL       1
I__467/O                        LocalMux                     309              4013   +INF  FALL       1
I__472/I                        InMux                          0              4013   +INF  FALL       1
I__472/O                        InMux                        217              4231   +INF  FALL       1
VGA_X__i3_LC_4_17_3/in0         LogicCell40_SEQ_MODE_1000      0              4231   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i12_LC_3_18_0/ce
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5305
---------------------------------------   ---- 
End-of-path arrival time (ps)             5305
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__468/I                        Odrv4                          0              3755   +INF  FALL       1
I__468/O                        Odrv4                        372              4126   +INF  FALL       1
I__475/I                        Span4Mux_h                     0              4126   +INF  FALL       1
I__475/O                        Span4Mux_h                   316              4442   +INF  FALL       1
I__480/I                        LocalMux                       0              4442   +INF  FALL       1
I__480/O                        LocalMux                     309              4751   +INF  FALL       1
I__485/I                        CEMux                          0              4751   +INF  FALL       1
I__485/O                        CEMux                        554              5305   +INF  FALL       1
VGA_X__i12_LC_3_18_0/ce         LogicCell40_SEQ_MODE_1000      0              5305   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i6_LC_3_19_7/ce
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5361
---------------------------------------   ---- 
End-of-path arrival time (ps)             5361
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__469/I                        Odrv4                          0              3755   +INF  FALL       1
I__469/O                        Odrv4                        372              4126   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              4126   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4498   +INF  FALL       1
I__481/I                        LocalMux                       0              4498   +INF  FALL       1
I__481/O                        LocalMux                     309              4807   +INF  FALL       1
I__486/I                        CEMux                          0              4807   +INF  FALL       1
I__486/O                        CEMux                        554              5361   +INF  FALL       1
VGA_X__i6_LC_3_19_7/ce          LogicCell40_SEQ_MODE_1000      0              5361   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i7_LC_3_19_6/ce
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5361
---------------------------------------   ---- 
End-of-path arrival time (ps)             5361
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__469/I                        Odrv4                          0              3755   +INF  FALL       1
I__469/O                        Odrv4                        372              4126   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              4126   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4498   +INF  FALL       1
I__481/I                        LocalMux                       0              4498   +INF  FALL       1
I__481/O                        LocalMux                     309              4807   +INF  FALL       1
I__486/I                        CEMux                          0              4807   +INF  FALL       1
I__486/O                        CEMux                        554              5361   +INF  FALL       1
VGA_X__i7_LC_3_19_6/ce          LogicCell40_SEQ_MODE_1000      0              5361   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i8_LC_3_19_5/ce
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5361
---------------------------------------   ---- 
End-of-path arrival time (ps)             5361
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__469/I                        Odrv4                          0              3755   +INF  FALL       1
I__469/O                        Odrv4                        372              4126   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              4126   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4498   +INF  FALL       1
I__481/I                        LocalMux                       0              4498   +INF  FALL       1
I__481/O                        LocalMux                     309              4807   +INF  FALL       1
I__486/I                        CEMux                          0              4807   +INF  FALL       1
I__486/O                        CEMux                        554              5361   +INF  FALL       1
VGA_X__i8_LC_3_19_5/ce          LogicCell40_SEQ_MODE_1000      0              5361   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i11_LC_3_20_0/ce
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5514
---------------------------------------   ---- 
End-of-path arrival time (ps)             5514
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__404/I                        Odrv12                         0              1173   +INF  FALL       1
I__404/O                        Odrv12                       540              1713   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1713   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2253   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2253   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2793   +INF  FALL       1
I__407/I                        LocalMux                       0              2793   +INF  FALL       1
I__407/O                        LocalMux                     309              3102   +INF  FALL       1
I__409/I                        InMux                          0              3102   +INF  FALL       1
I__409/O                        InMux                        217              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3319   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3705   +INF  FALL      12
I__469/I                        Odrv4                          0              3705   +INF  FALL       1
I__469/O                        Odrv4                        372              4076   +INF  FALL       1
I__477/I                        Span4Mux_s2_h                  0              4076   +INF  FALL       1
I__477/O                        Span4Mux_s2_h                203              4280   +INF  FALL       1
I__482/I                        Span4Mux_v                     0              4280   +INF  FALL       1
I__482/O                        Span4Mux_v                   372              4652   +INF  FALL       1
I__487/I                        LocalMux                       0              4652   +INF  FALL       1
I__487/O                        LocalMux                     309              4960   +INF  FALL       1
I__488/I                        CEMux                          0              4960   +INF  FALL       1
I__488/O                        CEMux                        554              5514   +INF  FALL       1
VGA_X__i11_LC_3_20_0/ce         LogicCell40_SEQ_MODE_1000      0              5514   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i4_LC_4_17_5/in0
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4281
---------------------------------------   ---- 
End-of-path arrival time (ps)             4281
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__467/I                        LocalMux                       0              3755   +INF  FALL       1
I__467/O                        LocalMux                     309              4063   +INF  FALL       1
I__473/I                        InMux                          0              4063   +INF  FALL       1
I__473/O                        InMux                        217              4281   +INF  FALL       1
VGA_X__i4_LC_4_17_5/in0         LogicCell40_SEQ_MODE_1000      0              4281   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i5_LC_4_17_1/in0
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4281
---------------------------------------   ---- 
End-of-path arrival time (ps)             4281
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__467/I                        LocalMux                       0              3755   +INF  FALL       1
I__467/O                        LocalMux                     309              4063   +INF  FALL       1
I__474/I                        InMux                          0              4063   +INF  FALL       1
I__474/O                        InMux                        217              4281   +INF  FALL       1
VGA_X__i5_LC_4_17_1/in0         LogicCell40_SEQ_MODE_1000      0              4281   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i1_LC_4_19_4/in1
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5270
---------------------------------------   ---- 
End-of-path arrival time (ps)             5270
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__404/I                        Odrv12                         0              1223   +INF  FALL       1
I__404/O                        Odrv12                       540              1763   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2303   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2843   +INF  FALL       1
I__407/I                        LocalMux                       0              2843   +INF  FALL       1
I__407/O                        LocalMux                     309              3152   +INF  FALL       1
I__409/I                        InMux                          0              3152   +INF  FALL       1
I__409/O                        InMux                        217              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3369   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3755   +INF  FALL      12
I__466/I                        Odrv12                         0              3755   +INF  FALL       1
I__466/O                        Odrv12                       540              4295   +INF  FALL       1
I__470/I                        Sp12to4                        0              4295   +INF  FALL       1
I__470/O                        Sp12to4                      449              4744   +INF  FALL       1
I__479/I                        LocalMux                       0              4744   +INF  FALL       1
I__479/O                        LocalMux                     309              5052   +INF  FALL       1
I__484/I                        InMux                          0              5052   +INF  FALL       1
I__484/O                        InMux                        217              5270   +INF  FALL       1
VGA_X__i1_LC_4_19_4/in1         LogicCell40_SEQ_MODE_1000      0              5270   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i10_LC_5_19_4/in0
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3369
---------------------------------------   ---- 
End-of-path arrival time (ps)             3369
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__597/I                       Odrv12                         0              1223   +INF  FALL       1
I__597/O                       Odrv12                       540              1763   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__606/I                       LocalMux                       0              2843   +INF  FALL       1
I__606/O                       LocalMux                     309              3152   +INF  FALL       1
I__615/I                       InMux                          0              3152   +INF  FALL       1
I__615/O                       InMux                        217              3369   +INF  FALL       1
VGA_Y__i10_LC_5_19_4/in0       LogicCell40_SEQ_MODE_1000      0              3369   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i3_LC_5_19_2/in2
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3319
---------------------------------------   ---- 
End-of-path arrival time (ps)             3319
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__597/I                       Odrv12                         0              1173   +INF  FALL       1
I__597/O                       Odrv12                       540              1713   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__606/I                       LocalMux                       0              2793   +INF  FALL       1
I__606/O                       LocalMux                     309              3102   +INF  FALL       1
I__616/I                       InMux                          0              3102   +INF  FALL       1
I__616/O                       InMux                        217              3319   +INF  FALL       1
I__636/I                       CascadeMux                     0              3319   +INF  FALL       1
I__636/O                       CascadeMux                     0              3319   +INF  FALL       1
VGA_Y__i3_LC_5_19_2/in2        LogicCell40_SEQ_MODE_1000      0              3319   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i8_LC_6_19_2/in1
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3369
---------------------------------------   ---- 
End-of-path arrival time (ps)             3369
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__603/I                       LocalMux                       0              2843   +INF  FALL       1
I__603/O                       LocalMux                     309              3152   +INF  FALL       1
I__611/I                       InMux                          0              3152   +INF  FALL       1
I__611/O                       InMux                        217              3369   +INF  FALL       1
VGA_Y__i8_LC_6_19_2/in1        LogicCell40_SEQ_MODE_1000      0              3369   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i2_LC_6_20_0/in0
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2843   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3383   +INF  FALL       1
I__612/I                       LocalMux                       0              3383   +INF  FALL       1
I__612/O                       LocalMux                     309              3692   +INF  FALL       1
I__628/I                       InMux                          0              3692   +INF  FALL       1
I__628/O                       InMux                        217              3909   +INF  FALL       1
VGA_Y__i2_LC_6_20_0/in0        LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i5_LC_6_20_4/in0
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -400
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3859
---------------------------------------   ---- 
End-of-path arrival time (ps)             3859
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__596/I                       Odrv12                         0              1173   +INF  FALL       1
I__596/O                       Odrv12                       540              1713   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2793   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3333   +INF  FALL       1
I__612/I                       LocalMux                       0              3333   +INF  FALL       1
I__612/O                       LocalMux                     309              3642   +INF  FALL       1
I__629/I                       InMux                          0              3642   +INF  FALL       1
I__629/O                       InMux                        217              3859   +INF  FALL       1
VGA_Y__i5_LC_6_20_4/in0        LogicCell40_SEQ_MODE_1000      0              3859   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i10_LC_5_18_7/in2
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4190
---------------------------------------   ---- 
End-of-path arrival time (ps)             4190
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__605/I                       Sp12to4                        0              2843   +INF  FALL       1
I__605/O                       Sp12to4                      449              3292   +INF  FALL       1
I__614/I                       Span4Mux_v                     0              3292   +INF  FALL       1
I__614/O                       Span4Mux_v                   372              3664   +INF  FALL       1
I__633/I                       LocalMux                       0              3664   +INF  FALL       1
I__633/O                       LocalMux                     309              3972   +INF  FALL       1
I__644/I                       InMux                          0              3972   +INF  FALL       1
I__644/O                       InMux                        217              4190   +INF  FALL       1
I__653/I                       CascadeMux                     0              4190   +INF  FALL       1
I__653/O                       CascadeMux                     0              4190   +INF  FALL       1
VGA_X__i10_LC_5_18_7/in2       LogicCell40_SEQ_MODE_1000      0              4190   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i9_LC_5_18_0/in1
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4140
---------------------------------------   ---- 
End-of-path arrival time (ps)             4140
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__596/I                       Odrv12                         0              1173   +INF  FALL       1
I__596/O                       Odrv12                       540              1713   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__605/I                       Sp12to4                        0              2793   +INF  FALL       1
I__605/O                       Sp12to4                      449              3242   +INF  FALL       1
I__614/I                       Span4Mux_v                     0              3242   +INF  FALL       1
I__614/O                       Span4Mux_v                   372              3614   +INF  FALL       1
I__633/I                       LocalMux                       0              3614   +INF  FALL       1
I__633/O                       LocalMux                     309              3922   +INF  FALL       1
I__645/I                       InMux                          0              3922   +INF  FALL       1
I__645/O                       InMux                        217              4140   +INF  FALL       1
VGA_X__i9_LC_5_18_0/in1        LogicCell40_SEQ_MODE_1000      0              4140   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i6_LC_3_19_7/in2
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3369
---------------------------------------   ---- 
End-of-path arrival time (ps)             3369
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__597/I                       Odrv12                         0              1223   +INF  FALL       1
I__597/O                       Odrv12                       540              1763   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__608/I                       LocalMux                       0              2843   +INF  FALL       1
I__608/O                       LocalMux                     309              3152   +INF  FALL       1
I__619/I                       InMux                          0              3152   +INF  FALL       1
I__619/O                       InMux                        217              3369   +INF  FALL       1
I__638/I                       CascadeMux                     0              3369   +INF  FALL       1
I__638/O                       CascadeMux                     0              3369   +INF  FALL       1
VGA_X__i6_LC_3_19_7/in2        LogicCell40_SEQ_MODE_1000      0              3369   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i7_LC_3_19_6/in1
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3319
---------------------------------------   ---- 
End-of-path arrival time (ps)             3319
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__597/I                       Odrv12                         0              1173   +INF  FALL       1
I__597/O                       Odrv12                       540              1713   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__608/I                       LocalMux                       0              2793   +INF  FALL       1
I__608/O                       LocalMux                     309              3102   +INF  FALL       1
I__620/I                       InMux                          0              3102   +INF  FALL       1
I__620/O                       InMux                        217              3319   +INF  FALL       1
VGA_X__i7_LC_3_19_6/in1        LogicCell40_SEQ_MODE_1000      0              3319   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i11_LC_3_20_0/in2
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4190
---------------------------------------   ---- 
End-of-path arrival time (ps)             4190
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__597/I                       Odrv12                         0              1223   +INF  FALL       1
I__597/O                       Odrv12                       540              1763   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__609/I                       Sp12to4                        0              2843   +INF  FALL       1
I__609/O                       Sp12to4                      449              3292   +INF  FALL       1
I__622/I                       Span4Mux_v                     0              3292   +INF  FALL       1
I__622/O                       Span4Mux_v                   372              3664   +INF  FALL       1
I__640/I                       LocalMux                       0              3664   +INF  FALL       1
I__640/O                       LocalMux                     309              3972   +INF  FALL       1
I__651/I                       InMux                          0              3972   +INF  FALL       1
I__651/O                       InMux                        217              4190   +INF  FALL       1
I__654/I                       CascadeMux                     0              4190   +INF  FALL       1
I__654/O                       CascadeMux                     0              4190   +INF  FALL       1
VGA_X__i11_LC_3_20_0/in2       LogicCell40_SEQ_MODE_1000      0              4190   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i12_LC_3_18_0/in2
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4140
---------------------------------------   ---- 
End-of-path arrival time (ps)             4140
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__597/I                       Odrv12                         0              1173   +INF  FALL       1
I__597/O                       Odrv12                       540              1713   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1713   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2253   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2253   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2793   +INF  FALL       1
I__609/I                       Sp12to4                        0              2793   +INF  FALL       1
I__609/O                       Sp12to4                      449              3242   +INF  FALL       1
I__623/I                       Span4Mux_v                     0              3242   +INF  FALL       1
I__623/O                       Span4Mux_v                   372              3614   +INF  FALL       1
I__641/I                       LocalMux                       0              3614   +INF  FALL       1
I__641/O                       LocalMux                     309              3922   +INF  FALL       1
I__652/I                       InMux                          0              3922   +INF  FALL       1
I__652/O                       InMux                        217              4140   +INF  FALL       1
I__655/I                       CascadeMux                     0              4140   +INF  FALL       1
I__655/O                       CascadeMux                     0              4140   +INF  FALL       1
VGA_X__i12_LC_3_18_0/in2       LogicCell40_SEQ_MODE_1000      0              4140   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i6_LC_5_19_7/in3
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -217
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3369
---------------------------------------   ---- 
End-of-path arrival time (ps)             3369
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__597/I                       Odrv12                         0              1223   +INF  FALL       1
I__597/O                       Odrv12                       540              1763   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__606/I                       LocalMux                       0              2843   +INF  FALL       1
I__606/O                       LocalMux                     309              3152   +INF  FALL       1
I__617/I                       InMux                          0              3152   +INF  FALL       1
I__617/O                       InMux                        217              3369   +INF  FALL       1
VGA_Y__i6_LC_5_19_7/in3        LogicCell40_SEQ_MODE_1000      0              3369   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i8_LC_3_19_5/in2
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -323
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3369
---------------------------------------   ---- 
End-of-path arrival time (ps)             3369
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__597/I                       Odrv12                         0              1223   +INF  FALL       1
I__597/O                       Odrv12                       540              1763   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__608/I                       LocalMux                       0              2843   +INF  FALL       1
I__608/O                       LocalMux                     309              3152   +INF  FALL       1
I__621/I                       InMux                          0              3152   +INF  FALL       1
I__621/O                       InMux                        217              3369   +INF  FALL       1
I__639/I                       CascadeMux                     0              3369   +INF  FALL       1
I__639/O                       CascadeMux                     0              3369   +INF  FALL       1
VGA_X__i8_LC_3_19_5/in2        LogicCell40_SEQ_MODE_1000      0              3369   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i4_LC_6_19_7/in1
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2843   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3383   +INF  FALL       1
I__610/I                       LocalMux                       0              3383   +INF  FALL       1
I__610/O                       LocalMux                     309              3692   +INF  FALL       1
I__626/I                       InMux                          0              3692   +INF  FALL       1
I__626/O                       InMux                        217              3909   +INF  FALL       1
VGA_Y__i4_LC_6_19_7/in1        LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i9_LC_6_19_3/in3
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -217
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2843   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3383   +INF  FALL       1
I__610/I                       LocalMux                       0              3383   +INF  FALL       1
I__610/O                       LocalMux                     309              3692   +INF  FALL       1
I__627/I                       InMux                          0              3692   +INF  FALL       1
I__627/O                       InMux                        217              3909   +INF  FALL       1
VGA_Y__i9_LC_6_19_3/in3        LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i7_LC_6_20_1/in1
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    +INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                              -379
------------------------------------------------------   ----- 
End-of-path required time (ps)                            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__596/I                       Odrv12                         0              1223   +INF  FALL       1
I__596/O                       Odrv12                       540              1763   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1763   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2303   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2303   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2843   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2843   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3383   +INF  FALL       1
I__612/I                       LocalMux                       0              3383   +INF  FALL       1
I__612/O                       LocalMux                     309              3692   +INF  FALL       1
I__630/I                       InMux                          0              3692   +INF  FALL       1
I__630/O                       InMux                        217              3909   +INF  FALL       1
VGA_Y__i7_LC_6_20_1/in1        LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9137
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12512
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5430   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    126              5556   +INF  RISE       2
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000      0              5556   +INF  RISE       1
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000    126              5683   +INF  RISE       2
add_177_9_lut_LC_7_26_7/carryin     LogicCell40_SEQ_MODE_0000      0              5683   +INF  RISE       1
add_177_9_lut_LC_7_26_7/carryout    LogicCell40_SEQ_MODE_0000    126              5809   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitin      ICE_CARRY_IN_MUX               0              5809   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitout     ICE_CARRY_IN_MUX             196              6005   +INF  RISE       2
I__764/I                            InMux                          0              6005   +INF  RISE       1
I__764/O                            InMux                        259              6265   +INF  RISE       1
add_177_10_lut_LC_7_27_0/in3        LogicCell40_SEQ_MODE_0000      0              6265   +INF  RISE       1
add_177_10_lut_LC_7_27_0/lcout      LogicCell40_SEQ_MODE_0000    288              6552   +INF  FALL       1
I__765/I                            Odrv12                         0              6552   +INF  FALL       1
I__765/O                            Odrv12                       540              7092   +INF  FALL       1
I__766/I                            Span12Mux_s2_h                 0              7092   +INF  FALL       1
I__766/O                            Span12Mux_s2_h               168              7261   +INF  FALL       1
I__767/I                            LocalMux                       0              7261   +INF  FALL       1
I__767/O                            LocalMux                     309              7569   +INF  FALL       1
I__768/I                            IoInMux                        0              7569   +INF  FALL       1
I__768/O                            IoInMux                      217              7787   +INF  FALL       1
VGA_Y_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7787   +INF  FALL       1
VGA_Y_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10024   +INF  FALL       1
VGA_Y_O_pad_9_iopad/DIN             IO_PAD                         0             10024   +INF  FALL       1
VGA_Y_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             12512   +INF  FALL       1
VGA_Y_O[9]                          vga_control                    0             12512   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7854
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11229
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/lcout       LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__676/I                            Odrv4                          0              5044   +INF  FALL       1
I__676/O                            Odrv4                        372              5416   +INF  FALL       1
I__677/I                            Span4Mux_v                     0              5416   +INF  FALL       1
I__677/O                            Span4Mux_v                   372              5788   +INF  FALL       1
I__678/I                            Span4Mux_s0_v                  0              5788   +INF  FALL       1
I__678/O                            Span4Mux_s0_v                189              5977   +INF  FALL       1
I__679/I                            LocalMux                       0              5977   +INF  FALL       1
I__679/O                            LocalMux                     309              6286   +INF  FALL       1
I__680/I                            IoInMux                        0              6286   +INF  FALL       1
I__680/O                            IoInMux                      217              6503   +INF  FALL       1
VGA_Y_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6503   +INF  FALL       1
VGA_Y_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8741   +INF  FALL       1
VGA_Y_O_pad_1_iopad/DIN             IO_PAD                         0              8741   +INF  FALL       1
VGA_Y_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2488             11229   +INF  FALL       1
VGA_Y_O[1]                          vga_control                    0             11229   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9439
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12814
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__684/I                            Odrv4                          0              3375   +INF  FALL       1
I__684/O                            Odrv4                        372              3747   +INF  FALL       1
I__689/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__689/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__693/I                            LocalMux                       0              4119   +INF  FALL       1
I__693/O                            LocalMux                     309              4427   +INF  FALL       1
I__696/I                            InMux                          0              4427   +INF  FALL       1
I__696/O                            InMux                        217              4645   +INF  FALL       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    245              4890   +INF  FALL       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4890   +INF  FALL       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    105              4995   +INF  FALL       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              4995   +INF  FALL       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    105              5101   +INF  FALL       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5101   +INF  FALL       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    105              5206   +INF  FALL       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5206   +INF  FALL       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    105              5311   +INF  FALL       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5311   +INF  FALL       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    105              5416   +INF  FALL       2
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000      0              5416   +INF  FALL       1
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000    105              5521   +INF  FALL       2
I__786/I                            InMux                          0              5521   +INF  FALL       1
I__786/O                            InMux                        217              5739   +INF  FALL       1
add_177_9_lut_LC_7_26_7/in3         LogicCell40_SEQ_MODE_0000      0              5739   +INF  FALL       1
add_177_9_lut_LC_7_26_7/lcout       LogicCell40_SEQ_MODE_0000    288              6026   +INF  FALL       1
I__787/I                            Odrv12                         0              6026   +INF  FALL       1
I__787/O                            Odrv12                       540              6566   +INF  FALL       1
I__788/I                            Span12Mux_h                    0              6566   +INF  FALL       1
I__788/O                            Span12Mux_h                  540              7106   +INF  FALL       1
I__789/I                            Span12Mux_s11_v                0              7106   +INF  FALL       1
I__789/O                            Span12Mux_s11_v              456              7562   +INF  FALL       1
I__790/I                            LocalMux                       0              7562   +INF  FALL       1
I__790/O                            LocalMux                     309              7871   +INF  FALL       1
I__791/I                            IoInMux                        0              7871   +INF  FALL       1
I__791/O                            IoInMux                      217              8088   +INF  FALL       1
VGA_Y_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8088   +INF  FALL       1
VGA_Y_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10326   +INF  FALL       1
VGA_Y_O_pad_8_iopad/DIN             IO_PAD                         0             10326   +INF  FALL       1
VGA_Y_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             12814   +INF  FALL       1
VGA_Y_O[8]                          vga_control                    0             12814   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y_O[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6002
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9377
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__716/I                            Odrv12                         0              3375   +INF  RISE       1
I__716/O                            Odrv12                       491              3866   +INF  RISE       1
I__722/I                            Span12Mux_s4_h                 0              3866   +INF  RISE       1
I__722/O                            Span12Mux_s4_h               196              4063   +INF  RISE       1
I__726/I                            LocalMux                       0              4063   +INF  RISE       1
I__726/O                            LocalMux                     330              4392   +INF  RISE       1
I__729/I                            IoInMux                        0              4392   +INF  RISE       1
I__729/O                            IoInMux                      259              4652   +INF  RISE       1
VGA_Y_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4652   +INF  RISE       1
VGA_Y_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6889   +INF  FALL       1
VGA_Y_O_pad_0_iopad/DIN             IO_PAD                         0              6889   +INF  FALL       1
VGA_Y_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9377   +INF  FALL       1
VGA_Y_O[0]                          vga_control                    0              9377   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8807
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12182
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5430   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    126              5556   +INF  RISE       2
I__800/I                            InMux                          0              5556   +INF  RISE       1
I__800/O                            InMux                        259              5816   +INF  RISE       1
add_177_8_lut_LC_7_26_6/in3         LogicCell40_SEQ_MODE_0000      0              5816   +INF  RISE       1
add_177_8_lut_LC_7_26_6/lcout       LogicCell40_SEQ_MODE_0000    288              6103   +INF  FALL       1
I__801/I                            Odrv12                         0              6103   +INF  FALL       1
I__801/O                            Odrv12                       540              6643   +INF  FALL       1
I__802/I                            Span12Mux_s6_v                 0              6643   +INF  FALL       1
I__802/O                            Span12Mux_s6_v               288              6931   +INF  FALL       1
I__803/I                            LocalMux                       0              6931   +INF  FALL       1
I__803/O                            LocalMux                     309              7240   +INF  FALL       1
I__804/I                            IoInMux                        0              7240   +INF  FALL       1
I__804/O                            IoInMux                      217              7457   +INF  FALL       1
VGA_Y_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7457   +INF  FALL       1
VGA_Y_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9694   +INF  FALL       1
VGA_Y_O_pad_7_iopad/DIN             IO_PAD                         0              9694   +INF  FALL       1
VGA_Y_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             12182   +INF  FALL       1
VGA_Y_O[7]                          vga_control                    0             12182   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9193
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12568
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
I__805/I                            InMux                          0              5430   +INF  RISE       1
I__805/O                            InMux                        259              5690   +INF  RISE       1
add_177_7_lut_LC_7_26_5/in3         LogicCell40_SEQ_MODE_0000      0              5690   +INF  RISE       1
add_177_7_lut_LC_7_26_5/lcout       LogicCell40_SEQ_MODE_0000    288              5977   +INF  FALL       1
I__806/I                            Odrv4                          0              5977   +INF  FALL       1
I__806/O                            Odrv4                        372              6349   +INF  FALL       1
I__807/I                            Span4Mux_h                     0              6349   +INF  FALL       1
I__807/O                            Span4Mux_h                   316              6665   +INF  FALL       1
I__808/I                            Span4Mux_h                     0              6665   +INF  FALL       1
I__808/O                            Span4Mux_h                   316              6980   +INF  FALL       1
I__809/I                            Span4Mux_s3_v                  0              6980   +INF  FALL       1
I__809/O                            Span4Mux_s3_v                337              7317   +INF  FALL       1
I__810/I                            LocalMux                       0              7317   +INF  FALL       1
I__810/O                            LocalMux                     309              7625   +INF  FALL       1
I__811/I                            IoInMux                        0              7625   +INF  FALL       1
I__811/O                            IoInMux                      217              7843   +INF  FALL       1
VGA_Y_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7843   +INF  FALL       1
VGA_Y_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10080   +INF  FALL       1
VGA_Y_O_pad_6_iopad/DIN             IO_PAD                         0             10080   +INF  FALL       1
VGA_Y_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             12568   +INF  FALL       1
VGA_Y_O[6]                          vga_control                    0             12568   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8597
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11972
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
I__840/I                            InMux                          0              5178   +INF  RISE       1
I__840/O                            InMux                        259              5437   +INF  RISE       1
add_177_5_lut_LC_7_26_3/in3         LogicCell40_SEQ_MODE_0000      0              5437   +INF  RISE       1
add_177_5_lut_LC_7_26_3/lcout       LogicCell40_SEQ_MODE_0000    288              5725   +INF  FALL       1
I__841/I                            Odrv4                          0              5725   +INF  FALL       1
I__841/O                            Odrv4                        372              6096   +INF  FALL       1
I__842/I                            Span4Mux_v                     0              6096   +INF  FALL       1
I__842/O                            Span4Mux_v                   372              6468   +INF  FALL       1
I__843/I                            Span4Mux_s2_v                  0              6468   +INF  FALL       1
I__843/O                            Span4Mux_s2_v                252              6721   +INF  FALL       1
I__844/I                            LocalMux                       0              6721   +INF  FALL       1
I__844/O                            LocalMux                     309              7029   +INF  FALL       1
I__845/I                            IoInMux                        0              7029   +INF  FALL       1
I__845/O                            IoInMux                      217              7247   +INF  FALL       1
VGA_Y_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7247   +INF  FALL       1
VGA_Y_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9484   +INF  FALL       1
VGA_Y_O_pad_4_iopad/DIN             IO_PAD                         0              9484   +INF  FALL       1
VGA_Y_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             11972   +INF  FALL       1
VGA_Y_O[4]                          vga_control                    0             11972   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8471
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11846
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
I__861/I                            InMux                          0              5051   +INF  RISE       1
I__861/O                            InMux                        259              5311   +INF  RISE       1
add_177_4_lut_LC_7_26_2/in3         LogicCell40_SEQ_MODE_0000      0              5311   +INF  RISE       1
add_177_4_lut_LC_7_26_2/lcout       LogicCell40_SEQ_MODE_0000    288              5598   +INF  FALL       1
I__862/I                            Odrv4                          0              5598   +INF  FALL       1
I__862/O                            Odrv4                        372              5970   +INF  FALL       1
I__863/I                            Span4Mux_v                     0              5970   +INF  FALL       1
I__863/O                            Span4Mux_v                   372              6342   +INF  FALL       1
I__864/I                            Span4Mux_s2_v                  0              6342   +INF  FALL       1
I__864/O                            Span4Mux_s2_v                252              6594   +INF  FALL       1
I__865/I                            LocalMux                       0              6594   +INF  FALL       1
I__865/O                            LocalMux                     309              6903   +INF  FALL       1
I__866/I                            IoInMux                        0              6903   +INF  FALL       1
I__866/O                            IoInMux                      217              7120   +INF  FALL       1
VGA_Y_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7120   +INF  FALL       1
VGA_Y_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9358   +INF  FALL       1
VGA_Y_O_pad_3_iopad/DIN             IO_PAD                         0              9358   +INF  FALL       1
VGA_Y_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2488             11846   +INF  FALL       1
VGA_Y_O[3]                          vga_control                    0             11846   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8344
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11719
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
I__867/I                            InMux                          0              4925   +INF  RISE       1
I__867/O                            InMux                        259              5185   +INF  RISE       1
add_177_3_lut_LC_7_26_1/in3         LogicCell40_SEQ_MODE_0000      0              5185   +INF  RISE       1
add_177_3_lut_LC_7_26_1/lcout       LogicCell40_SEQ_MODE_0000    288              5472   +INF  FALL       1
I__868/I                            Odrv4                          0              5472   +INF  FALL       1
I__868/O                            Odrv4                        372              5844   +INF  FALL       1
I__869/I                            Span4Mux_v                     0              5844   +INF  FALL       1
I__869/O                            Span4Mux_v                   372              6216   +INF  FALL       1
I__870/I                            Span4Mux_s2_v                  0              6216   +INF  FALL       1
I__870/O                            Span4Mux_s2_v                252              6468   +INF  FALL       1
I__871/I                            LocalMux                       0              6468   +INF  FALL       1
I__871/O                            LocalMux                     309              6777   +INF  FALL       1
I__872/I                            IoInMux                        0              6777   +INF  FALL       1
I__872/O                            IoInMux                      217              6994   +INF  FALL       1
VGA_Y_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6994   +INF  FALL       1
VGA_Y_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9231   +INF  FALL       1
VGA_Y_O_pad_2_iopad/DIN             IO_PAD                         0              9231   +INF  FALL       1
VGA_Y_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2488             11719   +INF  FALL       1
VGA_Y_O[2]                          vga_control                    0             11719   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in1
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                   LocalMux                       0              3375   1066  FALL       1
I__714/O                   LocalMux                     309              3684   1066  FALL       1
I__719/I                   InMux                          0              3684   1066  FALL       1
I__719/O                   InMux                        217              3901   1066  FALL       1
VGA_Y__i1_LC_5_20_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X__i1_LC_4_19_4/in2
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__269/I                   LocalMux                       0              3375   1066  FALL       1
I__269/O                   LocalMux                     309              3684   1066  FALL       1
I__274/I                   InMux                          0              3684   1066  FALL       1
I__274/O                   InMux                        217              3901   1066  FALL       1
I__278/I                   CascadeMux                     0              3901   1066  FALL       1
I__278/O                   CascadeMux                     0              3901   1066  FALL       1
VGA_X__i1_LC_4_19_4/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i2_LC_4_17_7/lcout
Path End         : VGA_X__i2_LC_4_17_7/in1
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i2_LC_4_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__287/I                   LocalMux                       0              3375   1066  FALL       1
I__287/O                   LocalMux                     309              3684   1066  FALL       1
I__292/I                   InMux                          0              3684   1066  FALL       1
I__292/O                   InMux                        217              3901   1066  FALL       1
VGA_X__i2_LC_4_17_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i4_LC_4_17_5/lcout
Path End         : VGA_X__i4_LC_4_17_5/in1
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i4_LC_4_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__340/I                   LocalMux                       0              3375   1066  FALL       1
I__340/O                   LocalMux                     309              3684   1066  FALL       1
I__345/I                   InMux                          0              3684   1066  FALL       1
I__345/O                   InMux                        217              3901   1066  FALL       1
VGA_X__i4_LC_4_17_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i3_LC_4_17_3/lcout
Path End         : VGA_X__i3_LC_4_17_3/in1
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i3_LC_4_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__370/I                   LocalMux                       0              3375   1066  FALL       1
I__370/O                   LocalMux                     309              3684   1066  FALL       1
I__375/I                   InMux                          0              3684   1066  FALL       1
I__375/O                   InMux                        217              3901   1066  FALL       1
VGA_X__i3_LC_4_17_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i5_LC_4_17_1/lcout
Path End         : VGA_X__i5_LC_4_17_1/in1
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i5_LC_4_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__980/I                   LocalMux                       0              3375   1066  FALL       1
I__980/O                   LocalMux                     309              3684   1066  FALL       1
I__987/I                   InMux                          0              3684   1066  FALL       1
I__987/O                   InMux                        217              3901   1066  FALL       1
VGA_X__i5_LC_4_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i6_LC_3_19_7/in0
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__418/I                    LocalMux                       0              3375   1066  FALL       1
I__418/O                    LocalMux                     309              3684   1066  FALL       1
I__432/I                    InMux                          0              3684   1066  FALL       1
I__432/O                    InMux                        217              3901   1066  FALL       1
VGA_X__i6_LC_3_19_7/in0     LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i12_LC_3_18_0/in1
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__419/I                    LocalMux                       0              3375   1066  FALL       1
I__419/O                    LocalMux                     309              3684   1066  FALL       1
I__434/I                    InMux                          0              3684   1066  FALL       1
I__434/O                    InMux                        217              3901   1066  FALL       1
VGA_X__i12_LC_3_18_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i7_LC_3_19_6/in2
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__420/I                    LocalMux                       0              3375   1066  FALL       1
I__420/O                    LocalMux                     309              3684   1066  FALL       1
I__435/I                    InMux                          0              3684   1066  FALL       1
I__435/O                    InMux                        217              3901   1066  FALL       1
I__442/I                    CascadeMux                     0              3901   1066  FALL       1
I__442/O                    CascadeMux                     0              3901   1066  FALL       1
VGA_X__i7_LC_3_19_6/in2     LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i8_LC_3_19_5/in0
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        526
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           3901
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__418/I                    LocalMux                       0              3375   1066  FALL       1
I__418/O                    LocalMux                     309              3684   1066  FALL       1
I__433/I                    InMux                          0              3684   1066  FALL       1
I__433/O                    InMux                        217              3901   1066  FALL       1
VGA_X__i8_LC_3_19_5/in0     LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i2_LC_4_17_7/in2
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        793
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4168
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__417/I                               LocalMux                       0              3375   1333  FALL       1
I__417/O                               LocalMux                     309              3684   1333  FALL       1
I__428/I                               InMux                          0              3684   1333  FALL       1
I__428/O                               InMux                        217              3901   1333  FALL       1
i1_2_lut_3_lut_adj_18_LC_4_17_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1333  FALL       1
i1_2_lut_3_lut_adj_18_LC_4_17_6/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1333  RISE       1
I__266/I                               CascadeMux                     0              4168   1333  RISE       1
I__266/O                               CascadeMux                     0              4168   1333  RISE       1
VGA_X__i2_LC_4_17_7/in2                LogicCell40_SEQ_MODE_1000      0              4168   1333  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i3_LC_4_17_3/in2
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        849
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4224
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__417/I                               LocalMux                       0              3375   1333  FALL       1
I__417/O                               LocalMux                     309              3684   1333  FALL       1
I__429/I                               InMux                          0              3684   1389  FALL       1
I__429/O                               InMux                        217              3901   1389  FALL       1
i1_2_lut_3_lut_adj_19_LC_4_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3901   1389  FALL       1
i1_2_lut_3_lut_adj_19_LC_4_17_2/ltout  LogicCell40_SEQ_MODE_0000    323              4224   1389  RISE       1
I__232/I                               CascadeMux                     0              4224   1389  RISE       1
I__232/O                               CascadeMux                     0              4224   1389  RISE       1
VGA_X__i3_LC_4_17_3/in2                LogicCell40_SEQ_MODE_1000      0              4224   1389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i4_LC_4_17_5/in2
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        849
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4224
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__417/I                               LocalMux                       0              3375   1333  FALL       1
I__417/O                               LocalMux                     309              3684   1333  FALL       1
I__430/I                               InMux                          0              3684   1389  FALL       1
I__430/O                               InMux                        217              3901   1389  FALL       1
i1_2_lut_3_lut_adj_24_LC_4_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3901   1389  FALL       1
i1_2_lut_3_lut_adj_24_LC_4_17_4/ltout  LogicCell40_SEQ_MODE_0000    323              4224   1389  RISE       1
I__231/I                               CascadeMux                     0              4224   1389  RISE       1
I__231/O                               CascadeMux                     0              4224   1389  RISE       1
VGA_X__i4_LC_4_17_5/in2                LogicCell40_SEQ_MODE_1000      0              4224   1389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i5_LC_4_17_1/in2
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        849
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4224
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__417/I                               LocalMux                       0              3375   1333  FALL       1
I__417/O                               LocalMux                     309              3684   1333  FALL       1
I__431/I                               InMux                          0              3684   1389  FALL       1
I__431/O                               InMux                        217              3901   1389  FALL       1
i1_2_lut_3_lut_adj_28_LC_4_17_0/in1    LogicCell40_SEQ_MODE_0000      0              3901   1389  FALL       1
i1_2_lut_3_lut_adj_28_LC_4_17_0/ltout  LogicCell40_SEQ_MODE_0000    323              4224   1389  RISE       1
I__233/I                               CascadeMux                     0              4224   1389  RISE       1
I__233/O                               CascadeMux                     0              4224   1389  RISE       1
VGA_X__i5_LC_4_17_1/in2                LogicCell40_SEQ_MODE_1000      0              4224   1389  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i11_LC_3_20_0/in0
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                        898
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4273
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__423/I                    LocalMux                       0              3747   1438  FALL       1
I__423/O                    LocalMux                     309              4056   1438  FALL       1
I__439/I                    InMux                          0              4056   1438  FALL       1
I__439/O                    InMux                        217              4273   1438  FALL       1
VGA_X__i11_LC_3_20_0/in0    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i10_LC_5_18_7/in0
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1066
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4441
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__416/I                    Odrv12                         0              3375   1606  FALL       1
I__416/O                    Odrv12                       540              3915   1606  FALL       1
I__426/I                    LocalMux                       0              3915   1606  FALL       1
I__426/O                    LocalMux                     309              4224   1606  FALL       1
I__440/I                    InMux                          0              4224   1606  FALL       1
I__440/O                    InMux                        217              4441   1606  FALL       1
VGA_X__i10_LC_5_18_7/in0    LogicCell40_SEQ_MODE_1000      0              4441   1606  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i9_LC_5_18_0/in2
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1066
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4441
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__416/I                    Odrv12                         0              3375   1606  FALL       1
I__416/O                    Odrv12                       540              3915   1606  FALL       1
I__427/I                    LocalMux                       0              3915   1606  FALL       1
I__427/O                    LocalMux                     309              4224   1606  FALL       1
I__441/I                    InMux                          0              4224   1606  FALL       1
I__441/O                    InMux                        217              4441   1606  FALL       1
I__446/I                    CascadeMux                     0              4441   1606  FALL       1
I__446/O                    CascadeMux                     0              4441   1606  FALL       1
VGA_X__i9_LC_5_18_0/in2     LogicCell40_SEQ_MODE_1000      0              4441   1606  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i11_LC_3_20_0/in3
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1340
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4715
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__382/I                    LocalMux                       0              4189   1880  FALL       1
I__382/O                    LocalMux                     309              4497   1880  FALL       1
I__389/I                    InMux                          0              4497   1880  FALL       1
I__389/O                    InMux                        217              4715   1880  FALL       1
VGA_X__i11_LC_3_20_0/in3    LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i1_LC_4_19_4/in3
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1340
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4715
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__383/I                    LocalMux                       0              4189   1880  FALL       1
I__383/O                    LocalMux                     309              4497   1880  FALL       1
I__390/I                    InMux                          0              4497   1880  FALL       1
I__390/O                    InMux                        217              4715   1880  FALL       1
VGA_X__i1_LC_4_19_4/in3     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i6_LC_3_19_7/in3
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1340
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4715
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__384/I                    LocalMux                       0              4189   1880  FALL       1
I__384/O                    LocalMux                     309              4497   1880  FALL       1
I__391/I                    InMux                          0              4497   1880  FALL       1
I__391/O                    InMux                        217              4715   1880  FALL       1
VGA_X__i6_LC_3_19_7/in3     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i7_LC_3_19_6/in0
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1340
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4715
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__384/I                    LocalMux                       0              4189   1880  FALL       1
I__384/O                    LocalMux                     309              4497   1880  FALL       1
I__392/I                    InMux                          0              4497   1880  FALL       1
I__392/O                    InMux                        217              4715   1880  FALL       1
VGA_X__i7_LC_3_19_6/in0     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i8_LC_3_19_5/in3
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1340
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4715
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__384/I                    LocalMux                       0              4189   1880  FALL       1
I__384/O                    LocalMux                     309              4497   1880  FALL       1
I__393/I                    InMux                          0              4497   1880  FALL       1
I__393/O                    InMux                        217              4715   1880  FALL       1
VGA_X__i8_LC_3_19_5/in3     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i9_LC_5_18_0/lcout
Path End         : VGA_X__i9_LC_5_18_0/in3
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1403
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4778
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i9_LC_5_18_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375   1943  FALL       5
I__506/I                       LocalMux                       0              3375   1943  FALL       1
I__506/O                       LocalMux                     309              3684   1943  FALL       1
I__510/I                       InMux                          0              3684   1943  FALL       1
I__510/O                       InMux                        217              3901   1943  FALL       1
I__515/I                       CascadeMux                     0              3901   1943  FALL       1
I__515/O                       CascadeMux                     0              3901   1943  FALL       1
add_53_10_lut_LC_4_19_0/in2    LogicCell40_SEQ_MODE_0000      0              3901   1943  FALL       1
add_53_10_lut_LC_4_19_0/lcout  LogicCell40_SEQ_MODE_0000    351              4252   1943  FALL       1
I__316/I                       LocalMux                       0              4252   1943  FALL       1
I__316/O                       LocalMux                     309              4560   1943  FALL       1
I__317/I                       InMux                          0              4560   1943  FALL       1
I__317/O                       InMux                        217              4778   1943  FALL       1
VGA_X__i9_LC_5_18_0/in3        LogicCell40_SEQ_MODE_1000      0              4778   1943  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i12_LC_6_19_5/lcout
Path End         : VGA_Y__i12_LC_6_19_5/in3
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i12_LC_6_19_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       3
I__1030/I                      LocalMux                       0              3375   1971  FALL       1
I__1030/O                      LocalMux                     309              3684   1971  FALL       1
I__1033/I                      InMux                          0              3684   1971  FALL       1
I__1033/O                      InMux                        217              3901   1971  FALL       1
add_54_13_lut_LC_6_18_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_54_13_lut_LC_6_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__665/I                       LocalMux                       0              4280   1971  FALL       1
I__665/O                       LocalMux                     309              4589   1971  FALL       1
I__666/I                       InMux                          0              4589   1971  FALL       1
I__666/O                       InMux                        217              4806   1971  FALL       1
VGA_Y__i12_LC_6_19_5/in3       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i11_LC_6_19_4/lcout
Path End         : VGA_Y__i11_LC_6_19_4/in1
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i11_LC_6_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       3
I__1046/I                      LocalMux                       0              3375   1971  FALL       1
I__1046/O                      LocalMux                     309              3684   1971  FALL       1
I__1049/I                      InMux                          0              3684   1971  FALL       1
I__1049/O                      InMux                        217              3901   1971  FALL       1
add_54_12_lut_LC_6_18_2/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_54_12_lut_LC_6_18_2/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__667/I                       LocalMux                       0              4280   1971  FALL       1
I__667/O                       LocalMux                     309              4589   1971  FALL       1
I__668/I                       InMux                          0              4589   1971  FALL       1
I__668/O                       InMux                        217              4806   1971  FALL       1
VGA_Y__i11_LC_6_19_4/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i9_LC_6_19_3/lcout
Path End         : VGA_Y__i9_LC_6_19_3/in1
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i9_LC_6_19_3/lcout      LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       3
I__793/I                       LocalMux                       0              3375   1971  FALL       1
I__793/O                       LocalMux                     309              3684   1971  FALL       1
I__796/I                       InMux                          0              3684   1971  FALL       1
I__796/O                       InMux                        217              3901   1971  FALL       1
add_54_10_lut_LC_6_18_0/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_54_10_lut_LC_6_18_0/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__669/I                       LocalMux                       0              4280   1971  FALL       1
I__669/O                       LocalMux                     309              4589   1971  FALL       1
I__670/I                       InMux                          0              4589   1971  FALL       1
I__670/O                       InMux                        217              4806   1971  FALL       1
VGA_Y__i9_LC_6_19_3/in1        LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i10_LC_5_19_4/lcout
Path End         : VGA_Y__i10_LC_5_19_4/in1
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i10_LC_5_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       5
I__770/I                       LocalMux                       0              3375   1971  FALL       1
I__770/O                       LocalMux                     309              3684   1971  FALL       1
I__775/I                       InMux                          0              3684   1971  FALL       1
I__775/O                       InMux                        217              3901   1971  FALL       1
add_54_11_lut_LC_6_18_1/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_54_11_lut_LC_6_18_1/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__549/I                       LocalMux                       0              4280   1971  FALL       1
I__549/O                       LocalMux                     309              4589   1971  FALL       1
I__550/I                       InMux                          0              4589   1971  FALL       1
I__550/O                       InMux                        217              4806   1971  FALL       1
VGA_Y__i10_LC_5_19_4/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i10_LC_5_18_7/lcout
Path End         : VGA_X__i10_LC_5_18_7/in1
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i10_LC_5_18_7/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       4
I__490/I                       LocalMux                       0              3375   1971  FALL       1
I__490/O                       LocalMux                     309              3684   1971  FALL       1
I__494/I                       InMux                          0              3684   1971  FALL       1
I__494/O                       InMux                        217              3901   1971  FALL       1
add_53_11_lut_LC_4_19_1/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_11_lut_LC_4_19_1/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__503/I                       LocalMux                       0              4280   1971  FALL       1
I__503/O                       LocalMux                     309              4589   1971  FALL       1
I__504/I                       InMux                          0              4589   1971  FALL       1
I__504/O                       InMux                        217              4806   1971  FALL       1
VGA_X__i10_LC_5_18_7/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X__i6_LC_3_19_7/in1
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       6
I__907/I                      LocalMux                       0              3375   1971  FALL       1
I__907/O                      LocalMux                     309              3684   1971  FALL       1
I__910/I                      InMux                          0              3684   1971  FALL       1
I__910/O                      InMux                        217              3901   1971  FALL       1
add_53_7_lut_LC_4_18_5/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_7_lut_LC_4_18_5/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__251/I                      LocalMux                       0              4280   1971  FALL       1
I__251/O                      LocalMux                     309              4589   1971  FALL       1
I__252/I                      InMux                          0              4589   1971  FALL       1
I__252/O                      InMux                        217              4806   1971  FALL       1
VGA_X__i6_LC_3_19_7/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i7_LC_3_19_6/lcout
Path End         : VGA_X__i7_LC_3_19_6/in3
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i7_LC_3_19_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       6
I__931/I                      LocalMux                       0              3375   1971  FALL       1
I__931/O                      LocalMux                     309              3684   1971  FALL       1
I__934/I                      InMux                          0              3684   1971  FALL       1
I__934/O                      InMux                        217              3901   1971  FALL       1
add_53_8_lut_LC_4_18_6/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_8_lut_LC_4_18_6/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__248/I                      LocalMux                       0              4280   1971  FALL       1
I__248/O                      LocalMux                     309              4589   1971  FALL       1
I__249/I                      InMux                          0              4589   1971  FALL       1
I__249/O                      InMux                        217              4806   1971  FALL       1
VGA_X__i7_LC_3_19_6/in3       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i8_LC_3_19_5/lcout
Path End         : VGA_X__i8_LC_3_19_5/in1
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i8_LC_3_19_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1971  FALL       6
I__1190/I                     LocalMux                       0              3375   1971  FALL       1
I__1190/O                     LocalMux                     309              3684   1971  FALL       1
I__1194/I                     InMux                          0              3684   1971  FALL       1
I__1194/O                     InMux                        217              3901   1971  FALL       1
add_53_9_lut_LC_4_18_7/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_9_lut_LC_4_18_7/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__314/I                      LocalMux                       0              4280   1971  FALL       1
I__314/O                      LocalMux                     309              4589   1971  FALL       1
I__315/I                      InMux                          0              4589   1971  FALL       1
I__315/O                      InMux                        217              4806   1971  FALL       1
VGA_X__i8_LC_3_19_5/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i11_LC_3_20_0/in1
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__356/I                       LocalMux                       0              3375   1971  FALL       1
I__356/O                       LocalMux                     309              3684   1971  FALL       1
I__359/I                       InMux                          0              3684   1971  FALL       1
I__359/O                       InMux                        217              3901   1971  FALL       1
add_53_12_lut_LC_4_19_2/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_12_lut_LC_4_19_2/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__309/I                       LocalMux                       0              4280   1971  FALL       1
I__309/O                       LocalMux                     309              4589   1971  FALL       1
I__310/I                       InMux                          0              4589   1971  FALL       1
I__310/O                       InMux                        217              4806   1971  FALL       1
VGA_X__i11_LC_3_20_0/in1       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i12_LC_3_18_0/in3
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1431
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4806
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__415/I                       LocalMux                       0              3375   1971  FALL       1
I__415/O                       LocalMux                     309              3684   1971  FALL       1
I__425/I                       InMux                          0              3684   1971  FALL       1
I__425/O                       InMux                        217              3901   1971  FALL       1
add_53_13_lut_LC_4_19_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   1971  FALL       1
add_53_13_lut_LC_4_19_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__305/I                       LocalMux                       0              4280   1971  FALL       1
I__305/O                       LocalMux                     309              4589   1971  FALL       1
I__306/I                       InMux                          0              4589   1971  FALL       1
I__306/O                       InMux                        217              4806   1971  FALL       1
VGA_X__i12_LC_3_18_0/in3       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_X__i1_LC_4_19_4/in0
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1438
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4813
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__415/I                    LocalMux                       0              3375   1971  FALL       1
I__415/O                    LocalMux                     309              3684   1971  FALL       1
I__424/I                    InMux                          0              3684   1978  FALL       1
I__424/O                    InMux                        217              3901   1978  FALL       1
i1_3_lut_LC_4_19_6/in0      LogicCell40_SEQ_MODE_0000      0              3901   1978  FALL       1
i1_3_lut_LC_4_19_6/lcout    LogicCell40_SEQ_MODE_0000    386              4287   1978  FALL       1
I__301/I                    LocalMux                       0              4287   1978  FALL       1
I__301/O                    LocalMux                     309              4596   1978  FALL       1
I__302/I                    InMux                          0              4596   1978  FALL       1
I__302/O                    InMux                        217              4813   1978  FALL       1
VGA_X__i1_LC_4_19_4/in0     LogicCell40_SEQ_MODE_1000      0              4813   1978  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in2
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Hold Constraint  : 0p
Path slack       : 2076p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1536
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           4911
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/ltout  LogicCell40_SEQ_MODE_0000    323              4911   2076  RISE       1
I__540/I                    CascadeMux                     0              4911   2076  RISE       1
I__540/O                    CascadeMux                     0              4911   2076  RISE       1
VGA_Y__i1_LC_5_20_5/in2     LogicCell40_SEQ_MODE_1000      0              4911   2076  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i6_LC_5_19_7/in2
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Hold Constraint  : 0p
Path slack       : 2237p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1697
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5072
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/ltout       LogicCell40_SEQ_MODE_0000    267              5072   2237  RISE       1
I__451/I                         CascadeMux                     0              5072   2237  RISE       1
I__451/O                         CascadeMux                     0              5072   2237  RISE       1
VGA_Y__i6_LC_5_19_7/in2          LogicCell40_SEQ_MODE_1000      0              5072   2237  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i10_LC_5_18_7/in3
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1711
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5086
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__386/I                    Odrv4                          0              4189   2251  FALL       1
I__386/O                    Odrv4                        372              4560   2251  FALL       1
I__395/I                    LocalMux                       0              4560   2251  FALL       1
I__395/O                    LocalMux                     309              4869   2251  FALL       1
I__401/I                    InMux                          0              4869   2251  FALL       1
I__401/O                    InMux                        217              5086   2251  FALL       1
VGA_X__i10_LC_5_18_7/in3    LogicCell40_SEQ_MODE_1000      0              5086   2251  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i12_LC_3_18_0/in0
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1711
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5086
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__387/I                    Odrv4                          0              4189   2251  FALL       1
I__387/O                    Odrv4                        372              4560   2251  FALL       1
I__396/I                    LocalMux                       0              4560   2251  FALL       1
I__396/O                    LocalMux                     309              4869   2251  FALL       1
I__403/I                    InMux                          0              4869   2251  FALL       1
I__403/O                    InMux                        217              5086   2251  FALL       1
VGA_X__i12_LC_3_18_0/in0    LogicCell40_SEQ_MODE_1000      0              5086   2251  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i9_LC_5_18_0/in0
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1711
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5086
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__386/I                    Odrv4                          0              4189   2251  FALL       1
I__386/O                    Odrv4                        372              4560   2251  FALL       1
I__395/I                    LocalMux                       0              4560   2251  FALL       1
I__395/O                    LocalMux                     309              4869   2251  FALL       1
I__402/I                    InMux                          0              4869   2251  FALL       1
I__402/O                    InMux                        217              5086   2251  FALL       1
VGA_X__i9_LC_5_18_0/in0     LogicCell40_SEQ_MODE_1000      0              5086   2251  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i2_LC_4_17_7/in3
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1880
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5255
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__385/I                    Odrv12                         0              4189   2420  FALL       1
I__385/O                    Odrv12                       540              4729   2420  FALL       1
I__394/I                    LocalMux                       0              4729   2420  FALL       1
I__394/O                    LocalMux                     309              5037   2420  FALL       1
I__397/I                    InMux                          0              5037   2420  FALL       1
I__397/O                    InMux                        217              5255   2420  FALL       1
VGA_X__i2_LC_4_17_7/in3     LogicCell40_SEQ_MODE_1000      0              5255   2420  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i3_LC_4_17_3/in3
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1880
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5255
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__385/I                    Odrv12                         0              4189   2420  FALL       1
I__385/O                    Odrv12                       540              4729   2420  FALL       1
I__394/I                    LocalMux                       0              4729   2420  FALL       1
I__394/O                    LocalMux                     309              5037   2420  FALL       1
I__398/I                    InMux                          0              5037   2420  FALL       1
I__398/O                    InMux                        217              5255   2420  FALL       1
VGA_X__i3_LC_4_17_3/in3     LogicCell40_SEQ_MODE_1000      0              5255   2420  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i4_LC_4_17_5/in3
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1880
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5255
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__385/I                    Odrv12                         0              4189   2420  FALL       1
I__385/O                    Odrv12                       540              4729   2420  FALL       1
I__394/I                    LocalMux                       0              4729   2420  FALL       1
I__394/O                    LocalMux                     309              5037   2420  FALL       1
I__399/I                    InMux                          0              5037   2420  FALL       1
I__399/O                    InMux                        217              5255   2420  FALL       1
VGA_X__i4_LC_4_17_5/in3     LogicCell40_SEQ_MODE_1000      0              5255   2420  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X__i5_LC_4_17_1/in3
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       1880
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5255
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       4
I__355/I                    LocalMux                       0              3375   1880  FALL       1
I__355/O                    LocalMux                     309              3684   1880  FALL       1
I__358/I                    InMux                          0              3684   1880  FALL       1
I__358/O                    InMux                        217              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
i659_4_lut_LC_4_20_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL      13
I__385/I                    Odrv12                         0              4189   2420  FALL       1
I__385/O                    Odrv12                       540              4729   2420  FALL       1
I__394/I                    LocalMux                       0              4729   2420  FALL       1
I__394/O                    LocalMux                     309              5037   2420  FALL       1
I__400/I                    InMux                          0              5037   2420  FALL       1
I__400/O                    InMux                        217              5255   2420  FALL       1
VGA_X__i5_LC_4_17_1/in3     LogicCell40_SEQ_MODE_1000      0              5255   2420  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i5_LC_6_20_4/lcout
Path End         : VGA_Y__i5_LC_6_20_4/in1
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2174
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5549
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i5_LC_6_20_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2300  FALL       6
I__846/I                      Odrv4                          0              3375   2714  FALL       1
I__846/O                      Odrv4                        372              3747   2714  FALL       1
I__850/I                      LocalMux                       0              3747   2714  FALL       1
I__850/O                      LocalMux                     309              4056   2714  FALL       1
I__854/I                      InMux                          0              4056   2714  FALL       1
I__854/O                      InMux                        217              4273   2714  FALL       1
add_54_6_lut_LC_6_17_4/in1    LogicCell40_SEQ_MODE_0000      0              4273   2714  FALL       1
add_54_6_lut_LC_6_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2714  FALL       1
I__593/I                      Odrv4                          0              4652   2714  FALL       1
I__593/O                      Odrv4                        372              5023   2714  FALL       1
I__594/I                      LocalMux                       0              5023   2714  FALL       1
I__594/O                      LocalMux                     309              5332   2714  FALL       1
I__595/I                      InMux                          0              5332   2714  FALL       1
I__595/O                      InMux                        217              5549   2714  FALL       1
VGA_Y__i5_LC_6_20_4/in1       LogicCell40_SEQ_MODE_1000      0              5549   2714  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i8_LC_6_19_2/lcout
Path End         : VGA_Y__i8_LC_6_19_2/in0
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2174
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5549
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i8_LC_6_19_2/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2532  FALL       5
I__955/I                      Odrv4                          0              3375   2714  FALL       1
I__955/O                      Odrv4                        372              3747   2714  FALL       1
I__959/I                      LocalMux                       0              3747   2714  FALL       1
I__959/O                      LocalMux                     309              4056   2714  FALL       1
I__963/I                      InMux                          0              4056   2714  FALL       1
I__963/O                      InMux                        217              4273   2714  FALL       1
add_54_9_lut_LC_6_17_7/in1    LogicCell40_SEQ_MODE_0000      0              4273   2714  FALL       1
add_54_9_lut_LC_6_17_7/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2714  FALL       1
I__671/I                      Odrv4                          0              4652   2714  FALL       1
I__671/O                      Odrv4                        372              5023   2714  FALL       1
I__672/I                      LocalMux                       0              5023   2714  FALL       1
I__672/O                      LocalMux                     309              5332   2714  FALL       1
I__673/I                      InMux                          0              5332   2714  FALL       1
I__673/O                      InMux                        217              5549   2714  FALL       1
VGA_Y__i8_LC_6_19_2/in0       LogicCell40_SEQ_MODE_1000      0              5549   2714  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y__i6_LC_5_19_7/in0
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2174
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5549
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2532  FALL       7
I__817/I                      Odrv4                          0              3375   2714  FALL       1
I__817/O                      Odrv4                        372              3747   2714  FALL       1
I__822/I                      LocalMux                       0              3747   2714  FALL       1
I__822/O                      LocalMux                     309              4056   2714  FALL       1
I__828/I                      InMux                          0              4056   2714  FALL       1
I__828/O                      InMux                        217              4273   2714  FALL       1
add_54_7_lut_LC_6_17_5/in1    LogicCell40_SEQ_MODE_0000      0              4273   2714  FALL       1
add_54_7_lut_LC_6_17_5/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2714  FALL       1
I__522/I                      Odrv4                          0              4652   2714  FALL       1
I__522/O                      Odrv4                        372              5023   2714  FALL       1
I__523/I                      LocalMux                       0              5023   2714  FALL       1
I__523/O                      LocalMux                     309              5332   2714  FALL       1
I__524/I                      InMux                          0              5332   2714  FALL       1
I__524/O                      InMux                        217              5549   2714  FALL       1
VGA_Y__i6_LC_5_19_7/in0       LogicCell40_SEQ_MODE_1000      0              5549   2714  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i3_LC_5_19_2/lcout
Path End         : VGA_Y__i3_LC_5_19_2/in0
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2174
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5549
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i3_LC_5_19_2/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2476  FALL       7
I__1161/I                     Odrv4                          0              3375   2714  FALL       1
I__1161/O                     Odrv4                        372              3747   2714  FALL       1
I__1166/I                     LocalMux                       0              3747   2714  FALL       1
I__1166/O                     LocalMux                     309              4056   2714  FALL       1
I__1172/I                     InMux                          0              4056   2714  FALL       1
I__1172/O                     InMux                        217              4273   2714  FALL       1
add_54_4_lut_LC_6_17_2/in1    LogicCell40_SEQ_MODE_0000      0              4273   2714  FALL       1
add_54_4_lut_LC_6_17_2/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2714  FALL       1
I__528/I                      Odrv4                          0              4652   2714  FALL       1
I__528/O                      Odrv4                        372              5023   2714  FALL       1
I__529/I                      LocalMux                       0              5023   2714  FALL       1
I__529/O                      LocalMux                     309              5332   2714  FALL       1
I__530/I                      InMux                          0              5332   2714  FALL       1
I__530/O                      InMux                        217              5549   2714  FALL       1
VGA_Y__i3_LC_5_19_2/in0       LogicCell40_SEQ_MODE_1000      0              5549   2714  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i10_LC_5_19_4/in3
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__578/I                         LocalMux                       0              5094   2784  FALL       1
I__578/O                         LocalMux                     309              5402   2784  FALL       1
I__582/I                         InMux                          0              5402   2784  FALL       1
I__582/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i10_LC_5_19_4/in3         LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i11_LC_6_19_4/in3
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__579/I                         LocalMux                       0              5094   2784  FALL       1
I__579/O                         LocalMux                     309              5402   2784  FALL       1
I__584/I                         InMux                          0              5402   2784  FALL       1
I__584/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i11_LC_6_19_4/in3         LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i2_LC_6_20_0/in3
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__580/I                         LocalMux                       0              5094   2784  FALL       1
I__580/O                         LocalMux                     309              5402   2784  FALL       1
I__589/I                         InMux                          0              5402   2784  FALL       1
I__589/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i2_LC_6_20_0/in3          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in3
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__581/I                         LocalMux                       0              5094   2784  FALL       1
I__581/O                         LocalMux                     309              5402   2784  FALL       1
I__592/I                         InMux                          0              5402   2784  FALL       1
I__592/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i1_LC_5_20_5/in3          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i3_LC_5_19_2/in3
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__578/I                         LocalMux                       0              5094   2784  FALL       1
I__578/O                         LocalMux                     309              5402   2784  FALL       1
I__583/I                         InMux                          0              5402   2784  FALL       1
I__583/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i3_LC_5_19_2/in3          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i12_LC_6_19_5/in0
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__579/I                         LocalMux                       0              5094   2784  FALL       1
I__579/O                         LocalMux                     309              5402   2784  FALL       1
I__585/I                         InMux                          0              5402   2784  FALL       1
I__585/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i12_LC_6_19_5/in0         LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i4_LC_6_19_7/in0
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__579/I                         LocalMux                       0              5094   2784  FALL       1
I__579/O                         LocalMux                     309              5402   2784  FALL       1
I__586/I                         InMux                          0              5402   2784  FALL       1
I__586/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i4_LC_6_19_7/in0          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i8_LC_6_19_2/in3
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__579/I                         LocalMux                       0              5094   2784  FALL       1
I__579/O                         LocalMux                     309              5402   2784  FALL       1
I__587/I                         InMux                          0              5402   2784  FALL       1
I__587/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i8_LC_6_19_2/in3          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i9_LC_6_19_3/in0
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__579/I                         LocalMux                       0              5094   2784  FALL       1
I__579/O                         LocalMux                     309              5402   2784  FALL       1
I__588/I                         InMux                          0              5402   2784  FALL       1
I__588/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i9_LC_6_19_3/in0          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i5_LC_6_20_4/in3
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__580/I                         LocalMux                       0              5094   2784  FALL       1
I__580/O                         LocalMux                     309              5402   2784  FALL       1
I__590/I                         InMux                          0              5402   2784  FALL       1
I__590/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i5_LC_6_20_4/in3          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i7_LC_6_20_1/in0
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2245
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5620
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__714/I                         LocalMux                       0              3375   1066  FALL       1
I__714/O                         LocalMux                     309              3684   1066  FALL       1
I__718/I                         InMux                          0              3684   2237  FALL       1
I__718/O                         InMux                        217              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2237  FALL       1
i1_4_lut_adj_25_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2237  FALL       1
I__448/I                         LocalMux                       0              4280   2237  FALL       1
I__448/O                         LocalMux                     309              4589   2237  FALL       1
I__449/I                         InMux                          0              4589   2237  FALL       1
I__449/O                         InMux                        217              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/in3         LogicCell40_SEQ_MODE_0000      0              4806   2237  FALL       1
i989_4_lut_LC_5_19_6/lcout       LogicCell40_SEQ_MODE_0000    288              5094   2784  FALL      11
I__580/I                         LocalMux                       0              5094   2784  FALL       1
I__580/O                         LocalMux                     309              5402   2784  FALL       1
I__591/I                         InMux                          0              5402   2784  FALL       1
I__591/O                         InMux                        217              5620   2784  FALL       1
VGA_Y__i7_LC_6_20_1/in0          LogicCell40_SEQ_MODE_1000      0              5620   2784  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i7_LC_6_20_1/lcout
Path End         : VGA_Y__i7_LC_6_20_1/in3
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2343
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5718
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i7_LC_6_20_1/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2244  FALL       7
I__879/I                      Odrv12                         0              3375   2883  FALL       1
I__879/O                      Odrv12                       540              3915   2883  FALL       1
I__885/I                      LocalMux                       0              3915   2883  FALL       1
I__885/O                      LocalMux                     309              4224   2883  FALL       1
I__891/I                      InMux                          0              4224   2883  FALL       1
I__891/O                      InMux                        217              4441   2883  FALL       1
add_54_8_lut_LC_6_17_6/in1    LogicCell40_SEQ_MODE_0000      0              4441   2883  FALL       1
add_54_8_lut_LC_6_17_6/lcout  LogicCell40_SEQ_MODE_0000    379              4820   2883  FALL       1
I__656/I                      Odrv4                          0              4820   2883  FALL       1
I__656/O                      Odrv4                        372              5192   2883  FALL       1
I__657/I                      LocalMux                       0              5192   2883  FALL       1
I__657/O                      LocalMux                     309              5500   2883  FALL       1
I__658/I                      InMux                          0              5500   2883  FALL       1
I__658/O                      InMux                        217              5718   2883  FALL       1
VGA_Y__i7_LC_6_20_1/in3       LogicCell40_SEQ_MODE_1000      0              5718   2883  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y__i2_LC_6_20_0/in1
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2343
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5718
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2883  FALL       7
I__681/I                      Odrv4                          0              3375   2883  FALL       1
I__681/O                      Odrv4                        372              3747   2883  FALL       1
I__685/I                      LocalMux                       0              3747   2883  FALL       1
I__685/O                      LocalMux                     309              4056   2883  FALL       1
I__690/I                      InMux                          0              4056   2883  FALL       1
I__690/O                      InMux                        217              4273   2883  FALL       1
add_54_3_lut_LC_6_17_1/in1    LogicCell40_SEQ_MODE_0000      0              4273   2883  FALL       1
add_54_3_lut_LC_6_17_1/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2883  FALL       1
I__659/I                      Odrv12                         0              4652   2883  FALL       1
I__659/O                      Odrv12                       540              5192   2883  FALL       1
I__660/I                      LocalMux                       0              5192   2883  FALL       1
I__660/O                      LocalMux                     309              5500   2883  FALL       1
I__661/I                      InMux                          0              5500   2883  FALL       1
I__661/O                      InMux                        217              5718   2883  FALL       1
VGA_Y__i2_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5718   2883  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_Y__i4_LC_6_19_7/in3
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2343
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           5718
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout     LogicCell40_SEQ_MODE_1000    540              3375   2883  FALL       7
I__1127/I                     Odrv4                          0              3375   2883  FALL       1
I__1127/O                     Odrv4                        372              3747   2883  FALL       1
I__1132/I                     LocalMux                       0              3747   2883  FALL       1
I__1132/O                     LocalMux                     309              4056   2883  FALL       1
I__1137/I                     InMux                          0              4056   2883  FALL       1
I__1137/O                     InMux                        217              4273   2883  FALL       1
add_54_5_lut_LC_6_17_3/in1    LogicCell40_SEQ_MODE_0000      0              4273   2883  FALL       1
add_54_5_lut_LC_6_17_3/lcout  LogicCell40_SEQ_MODE_0000    379              4652   2883  FALL       1
I__662/I                      Odrv12                         0              4652   2883  FALL       1
I__662/O                      Odrv12                       540              5192   2883  FALL       1
I__663/I                      LocalMux                       0              5192   2883  FALL       1
I__663/O                      LocalMux                     309              5500   2883  FALL       1
I__664/I                      InMux                          0              5500   2883  FALL       1
I__664/O                      InMux                        217              5718   2883  FALL       1
VGA_Y__i4_LC_6_19_7/in3       LogicCell40_SEQ_MODE_1000      0              5718   2883  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i5_LC_6_20_4/ce
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Hold Constraint  : 0p
Path slack       : 3535p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2995
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6370
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__556/I                    Odrv12                         0              4967   3535  FALL       1
I__556/O                    Odrv12                       540              5507   3535  FALL       1
I__559/I                    LocalMux                       0              5507   3535  FALL       1
I__559/O                    LocalMux                     309              5816   3535  FALL       1
I__562/I                    CEMux                          0              5816   3535  FALL       1
I__562/O                    CEMux                        554              6370   3535  FALL       1
VGA_Y__i5_LC_6_20_4/ce      LogicCell40_SEQ_MODE_1000      0              6370   3535  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i7_LC_6_20_1/ce
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Hold Constraint  : 0p
Path slack       : 3535p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2995
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6370
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__556/I                    Odrv12                         0              4967   3535  FALL       1
I__556/O                    Odrv12                       540              5507   3535  FALL       1
I__559/I                    LocalMux                       0              5507   3535  FALL       1
I__559/O                    LocalMux                     309              5816   3535  FALL       1
I__562/I                    CEMux                          0              5816   3535  FALL       1
I__562/O                    CEMux                        554              6370   3535  FALL       1
VGA_Y__i7_LC_6_20_1/ce      LogicCell40_SEQ_MODE_1000      0              6370   3535  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i2_LC_6_20_0/ce
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Hold Constraint  : 0p
Path slack       : 3535p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       2995
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6370
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__556/I                    Odrv12                         0              4967   3535  FALL       1
I__556/O                    Odrv12                       540              5507   3535  FALL       1
I__559/I                    LocalMux                       0              5507   3535  FALL       1
I__559/O                    LocalMux                     309              5816   3535  FALL       1
I__562/I                    CEMux                          0              5816   3535  FALL       1
I__562/O                    CEMux                        554              6370   3535  FALL       1
VGA_Y__i2_LC_6_20_0/ce      LogicCell40_SEQ_MODE_1000      0              6370   3535  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y__i1_LC_5_20_5/in0
Capture Clock    : VGA_Y__i1_LC_5_20_5/clk
Hold Constraint  : 0p
Path slack       : 3619p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3079
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6454
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       7
I__713/I                         Odrv4                          0              3375   3191  FALL       1
I__713/O                         Odrv4                        372              3747   3191  FALL       1
I__717/I                         LocalMux                       0              3747   3191  FALL       1
I__717/O                         LocalMux                     309              4056   3191  FALL       1
I__723/I                         InMux                          0              4056   3191  FALL       1
I__723/O                         InMux                        217              4273   3191  FALL       1
add_54_2_lut_LC_6_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4273   3191  FALL       1
add_54_2_lut_LC_6_17_0/lcout     LogicCell40_SEQ_MODE_0000    379              4652   3619  FALL       1
I__544/I                         LocalMux                       0              4652   3619  FALL       1
I__544/O                         LocalMux                     309              4960   3619  FALL       1
I__545/I                         InMux                          0              4960   3619  FALL       1
I__545/O                         InMux                        217              5178   3619  FALL       1
i1_2_lut_adj_32_LC_6_18_7/in1    LogicCell40_SEQ_MODE_0000      0              5178   3619  FALL       1
i1_2_lut_adj_32_LC_6_18_7/lcout  LogicCell40_SEQ_MODE_0000    379              5556   3619  FALL       1
I__541/I                         Odrv4                          0              5556   3619  FALL       1
I__541/O                         Odrv4                        372              5928   3619  FALL       1
I__542/I                         LocalMux                       0              5928   3619  FALL       1
I__542/O                         LocalMux                     309              6237   3619  FALL       1
I__543/I                         InMux                          0              6237   3619  FALL       1
I__543/O                         InMux                        217              6454   3619  FALL       1
VGA_Y__i1_LC_5_20_5/in0          LogicCell40_SEQ_MODE_1000      0              6454   3619  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i6_LC_5_19_7/ce
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Hold Constraint  : 0p
Path slack       : 3682p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3142
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6517
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__557/I                    Span4Mux_h                     0              5339   3682  FALL       1
I__557/O                    Span4Mux_h                   316              5655   3682  FALL       1
I__560/I                    LocalMux                       0              5655   3682  FALL       1
I__560/O                    LocalMux                     309              5963   3682  FALL       1
I__563/I                    CEMux                          0              5963   3682  FALL       1
I__563/O                    CEMux                        554              6517   3682  FALL       1
VGA_Y__i6_LC_5_19_7/ce      LogicCell40_SEQ_MODE_1000      0              6517   3682  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i10_LC_5_19_4/ce
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Hold Constraint  : 0p
Path slack       : 3682p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3142
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6517
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__557/I                    Span4Mux_h                     0              5339   3682  FALL       1
I__557/O                    Span4Mux_h                   316              5655   3682  FALL       1
I__560/I                    LocalMux                       0              5655   3682  FALL       1
I__560/O                    LocalMux                     309              5963   3682  FALL       1
I__563/I                    CEMux                          0              5963   3682  FALL       1
I__563/O                    CEMux                        554              6517   3682  FALL       1
VGA_Y__i10_LC_5_19_4/ce     LogicCell40_SEQ_MODE_1000      0              6517   3682  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i3_LC_5_19_2/ce
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 3682p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3142
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6517
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__557/I                    Span4Mux_h                     0              5339   3682  FALL       1
I__557/O                    Span4Mux_h                   316              5655   3682  FALL       1
I__560/I                    LocalMux                       0              5655   3682  FALL       1
I__560/O                    LocalMux                     309              5963   3682  FALL       1
I__563/I                    CEMux                          0              5963   3682  FALL       1
I__563/O                    CEMux                        554              6517   3682  FALL       1
VGA_Y__i3_LC_5_19_2/ce      LogicCell40_SEQ_MODE_1000      0              6517   3682  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i4_LC_6_19_7/ce
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3458
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6833
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__558/I                    Span4Mux_h                     0              5339   3998  FALL       1
I__558/O                    Span4Mux_h                   316              5655   3998  FALL       1
I__561/I                    Span4Mux_h                     0              5655   3998  FALL       1
I__561/O                    Span4Mux_h                   316              5970   3998  FALL       1
I__564/I                    LocalMux                       0              5970   3998  FALL       1
I__564/O                    LocalMux                     309              6279   3998  FALL       1
I__565/I                    CEMux                          0              6279   3998  FALL       1
I__565/O                    CEMux                        554              6833   3998  FALL       1
VGA_Y__i4_LC_6_19_7/ce      LogicCell40_SEQ_MODE_1000      0              6833   3998  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i12_LC_6_19_5/ce
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3458
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6833
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__558/I                    Span4Mux_h                     0              5339   3998  FALL       1
I__558/O                    Span4Mux_h                   316              5655   3998  FALL       1
I__561/I                    Span4Mux_h                     0              5655   3998  FALL       1
I__561/O                    Span4Mux_h                   316              5970   3998  FALL       1
I__564/I                    LocalMux                       0              5970   3998  FALL       1
I__564/O                    LocalMux                     309              6279   3998  FALL       1
I__565/I                    CEMux                          0              6279   3998  FALL       1
I__565/O                    CEMux                        554              6833   3998  FALL       1
VGA_Y__i12_LC_6_19_5/ce     LogicCell40_SEQ_MODE_1000      0              6833   3998  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i11_LC_6_19_4/ce
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3458
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6833
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__558/I                    Span4Mux_h                     0              5339   3998  FALL       1
I__558/O                    Span4Mux_h                   316              5655   3998  FALL       1
I__561/I                    Span4Mux_h                     0              5655   3998  FALL       1
I__561/O                    Span4Mux_h                   316              5970   3998  FALL       1
I__564/I                    LocalMux                       0              5970   3998  FALL       1
I__564/O                    LocalMux                     309              6279   3998  FALL       1
I__565/I                    CEMux                          0              6279   3998  FALL       1
I__565/O                    CEMux                        554              6833   3998  FALL       1
VGA_Y__i11_LC_6_19_4/ce     LogicCell40_SEQ_MODE_1000      0              6833   3998  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i9_LC_6_19_3/ce
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3458
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6833
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__558/I                    Span4Mux_h                     0              5339   3998  FALL       1
I__558/O                    Span4Mux_h                   316              5655   3998  FALL       1
I__561/I                    Span4Mux_h                     0              5655   3998  FALL       1
I__561/O                    Span4Mux_h                   316              5970   3998  FALL       1
I__564/I                    LocalMux                       0              5970   3998  FALL       1
I__564/O                    LocalMux                     309              6279   3998  FALL       1
I__565/I                    CEMux                          0              6279   3998  FALL       1
I__565/O                    CEMux                        554              6833   3998  FALL       1
VGA_Y__i9_LC_6_19_3/ce      LogicCell40_SEQ_MODE_1000      0              6833   3998  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i12_LC_3_18_0/lcout
Path End         : VGA_Y__i8_LC_6_19_2/ce
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2835
- Setup Time                                                0
------------------------------------------------------   ---- 
End-of-path required time (ps)                           2835

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       3458
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           6833
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i12_LC_3_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      16
I__414/I                    Odrv4                          0              3375   1438  FALL       1
I__414/O                    Odrv4                        372              3747   1438  FALL       1
I__422/I                    Span4Mux_h                     0              3747   2076  FALL       1
I__422/O                    Span4Mux_h                   316              4063   2076  FALL       1
I__438/I                    LocalMux                       0              4063   2076  FALL       1
I__438/O                    LocalMux                     309              4371   2076  FALL       1
I__445/I                    InMux                          0              4371   2076  FALL       1
I__445/O                    InMux                        217              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/in1    LogicCell40_SEQ_MODE_0000      0              4589   2076  FALL       1
i109_4_lut_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    379              4967   3535  FALL      11
I__555/I                    Odrv4                          0              4967   3682  FALL       1
I__555/O                    Odrv4                        372              5339   3682  FALL       1
I__558/I                    Span4Mux_h                     0              5339   3998  FALL       1
I__558/O                    Span4Mux_h                   316              5655   3998  FALL       1
I__561/I                    Span4Mux_h                     0              5655   3998  FALL       1
I__561/O                    Span4Mux_h                   316              5970   3998  FALL       1
I__564/I                    LocalMux                       0              5970   3998  FALL       1
I__564/O                    LocalMux                     309              6279   3998  FALL       1
I__565/I                    CEMux                          0              6279   3998  FALL       1
I__565/O                    CEMux                        554              6833   3998  FALL       1
VGA_Y__i8_LC_6_19_2/ce      LogicCell40_SEQ_MODE_1000      0              6833   3998  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i10_LC_5_18_7/ce
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5356
---------------------------------------   ---- 
End-of-path arrival time (ps)             5356
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__466/I                        Odrv12                         0              3505   +INF  FALL       1
I__466/O                        Odrv12                       540              4045   +INF  FALL       1
I__470/I                        Sp12to4                        0              4045   +INF  FALL       1
I__470/O                        Sp12to4                      449              4494   +INF  FALL       1
I__478/I                        LocalMux                       0              4494   +INF  FALL       1
I__478/O                        LocalMux                     309              4802   +INF  FALL       1
I__483/I                        CEMux                          0              4802   +INF  FALL       1
I__483/O                        CEMux                        554              5356   +INF  FALL       1
VGA_X__i10_LC_5_18_7/ce         LogicCell40_SEQ_MODE_1000      0              5356   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i9_LC_5_18_0/ce
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5306
---------------------------------------   ---- 
End-of-path arrival time (ps)             5306
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__404/I                        Odrv12                         0               923   +INF  FALL       1
I__404/O                        Odrv12                       540              1463   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1463   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2003   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2003   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2543   +INF  FALL       1
I__407/I                        LocalMux                       0              2543   +INF  FALL       1
I__407/O                        LocalMux                     309              2852   +INF  FALL       1
I__409/I                        InMux                          0              2852   +INF  FALL       1
I__409/O                        InMux                        217              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      12
I__466/I                        Odrv12                         0              3455   +INF  FALL       1
I__466/O                        Odrv12                       540              3995   +INF  FALL       1
I__470/I                        Sp12to4                        0              3995   +INF  FALL       1
I__470/O                        Sp12to4                      449              4444   +INF  FALL       1
I__478/I                        LocalMux                       0              4444   +INF  FALL       1
I__478/O                        LocalMux                     309              4752   +INF  FALL       1
I__483/I                        CEMux                          0              4752   +INF  FALL       1
I__483/O                        CEMux                        554              5306   +INF  FALL       1
VGA_X__i9_LC_5_18_0/ce          LogicCell40_SEQ_MODE_1000      0              5306   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i11_LC_6_19_4/in0
Capture Clock    : VGA_Y__i11_LC_6_19_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2593   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3133   +INF  FALL       1
I__610/I                       LocalMux                       0              3133   +INF  FALL       1
I__610/O                       LocalMux                     309              3442   +INF  FALL       1
I__624/I                       InMux                          0              3442   +INF  FALL       1
I__624/O                       InMux                        217              3659   +INF  FALL       1
VGA_Y__i11_LC_6_19_4/in0       LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i12_LC_6_19_5/in1
Capture Clock    : VGA_Y__i12_LC_6_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3609
---------------------------------------   ---- 
End-of-path arrival time (ps)             3609
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__596/I                       Odrv12                         0               923   +INF  FALL       1
I__596/O                       Odrv12                       540              1463   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2543   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3083   +INF  FALL       1
I__610/I                       LocalMux                       0              3083   +INF  FALL       1
I__610/O                       LocalMux                     309              3392   +INF  FALL       1
I__625/I                       InMux                          0              3392   +INF  FALL       1
I__625/O                       InMux                        217              3609   +INF  FALL       1
VGA_Y__i12_LC_6_19_5/in1       LogicCell40_SEQ_MODE_1000      0              3609   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i5_LC_6_20_4/lcout
Path End         : VGA_VS
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8884
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12259
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i5_LC_6_20_4/lcout        LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__847/I                         LocalMux                       0              3375   +INF  RISE       1
I__847/O                         LocalMux                     330              3705   +INF  RISE       1
I__851/I                         InMux                          0              3705   +INF  RISE       1
I__851/O                         InMux                        259              3964   +INF  RISE       1
i1_2_lut_adj_21_LC_6_19_1/in0    LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_2_lut_adj_21_LC_6_19_1/lcout  LogicCell40_SEQ_MODE_0000    386              4350   +INF  FALL       2
I__710/I                         LocalMux                       0              4350   +INF  FALL       1
I__710/O                         LocalMux                     309              4659   +INF  FALL       1
I__712/I                         InMux                          0              4659   +INF  FALL       1
I__712/O                         InMux                        217              4876   +INF  FALL       1
i4_4_lut_LC_7_19_2/in1           LogicCell40_SEQ_MODE_0000      0              4876   +INF  FALL       1
i4_4_lut_LC_7_19_2/lcout         LogicCell40_SEQ_MODE_0000    379              5255   +INF  FALL       1
I__702/I                         Odrv12                         0              5255   +INF  FALL       1
I__702/O                         Odrv12                       540              5795   +INF  FALL       1
I__703/I                         Span12Mux_h                    0              5795   +INF  FALL       1
I__703/O                         Span12Mux_h                  540              6335   +INF  FALL       1
I__704/I                         Span12Mux_h                    0              6335   +INF  FALL       1
I__704/O                         Span12Mux_h                  540              6875   +INF  FALL       1
I__705/I                         Span12Mux_s1_h                 0              6875   +INF  FALL       1
I__705/O                         Span12Mux_s1_h               133              7008   +INF  FALL       1
I__706/I                         LocalMux                       0              7008   +INF  FALL       1
I__706/O                         LocalMux                     309              7317   +INF  FALL       1
I__707/I                         IoInMux                        0              7317   +INF  FALL       1
I__707/O                         IoInMux                      217              7534   +INF  FALL       1
VGA_VS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7534   +INF  FALL       1
VGA_VS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9771   +INF  FALL       1
VGA_VS_pad_iopad/DIN             IO_PAD                         0              9771   +INF  FALL       1
VGA_VS_pad_iopad/PACKAGEPIN:out  IO_PAD                      2488             12259   +INF  FALL       1
VGA_VS                           vga_control                    0             12259   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i5_LC_6_20_4/lcout
Path End         : VGA_BLUE[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10189
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13564
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i5_LC_6_20_4/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       6
I__848/I                                      Odrv12                         0              3375   +INF  FALL       1
I__848/O                                      Odrv12                       540              3915   +INF  FALL       1
I__852/I                                      LocalMux                       0              3915   +INF  FALL       1
I__852/O                                      LocalMux                     309              4224   +INF  FALL       1
I__855/I                                      InMux                          0              4224   +INF  FALL       1
I__855/O                                      InMux                        217              4441   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in3    LogicCell40_SEQ_MODE_0000      0              4441   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    288              4729   +INF  FALL      23
I__1057/I                                     Odrv4                          0              4729   +INF  FALL       1
I__1057/O                                     Odrv4                        372              5101   +INF  FALL       1
I__1062/I                                     Span4Mux_h                     0              5101   +INF  FALL       1
I__1062/O                                     Span4Mux_h                   316              5416   +INF  FALL       1
I__1069/I                                     Span4Mux_v                     0              5416   +INF  FALL       1
I__1069/O                                     Span4Mux_v                   372              5788   +INF  FALL       1
I__1081/I                                     LocalMux                       0              5788   +INF  FALL       1
I__1081/O                                     LocalMux                     309              6096   +INF  FALL       1
I__1097/I                                     InMux                          0              6096   +INF  FALL       1
I__1097/O                                     InMux                        217              6314   +INF  FALL       1
i593_2_lut_LC_11_26_1/in0                     LogicCell40_SEQ_MODE_0000      0              6314   +INF  FALL       1
i593_2_lut_LC_11_26_1/lcout                   LogicCell40_SEQ_MODE_0000    386              6700   +INF  FALL       1
I__948/I                                      Odrv12                         0              6700   +INF  FALL       1
I__948/O                                      Odrv12                       540              7240   +INF  FALL       1
I__949/I                                      Sp12to4                        0              7240   +INF  FALL       1
I__949/O                                      Sp12to4                      449              7688   +INF  FALL       1
I__950/I                                      Span4Mux_v                     0              7688   +INF  FALL       1
I__950/O                                      Span4Mux_v                   372              8060   +INF  FALL       1
I__951/I                                      Span4Mux_s2_v                  0              8060   +INF  FALL       1
I__951/O                                      Span4Mux_s2_v                252              8313   +INF  FALL       1
I__952/I                                      LocalMux                       0              8313   +INF  FALL       1
I__952/O                                      LocalMux                     309              8621   +INF  FALL       1
I__953/I                                      IoInMux                        0              8621   +INF  FALL       1
I__953/O                                      IoInMux                      217              8839   +INF  FALL       1
VGA_BLUE_pad_7_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8839   +INF  FALL       1
VGA_BLUE_pad_7_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11076   +INF  FALL       1
VGA_BLUE_pad_7_iopad/DIN                      IO_PAD                         0             11076   +INF  FALL       1
VGA_BLUE_pad_7_iopad/PACKAGEPIN:out           IO_PAD                      2488             13564   +INF  FALL       1
VGA_BLUE[7]                                   vga_control                    0             13564   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i7_LC_6_20_1/lcout
Path End         : VGA_GREEN[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11795
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           15170
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i7_LC_6_20_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__881/I                                      LocalMux                       0              3375   +INF  RISE       1
I__881/O                                      LocalMux                     330              3705   +INF  RISE       1
I__887/I                                      InMux                          0              3705   +INF  RISE       1
I__887/O                                      InMux                        259              3964   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/in1                  LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    379              4343   +INF  FALL       3
I__739/I                                      Odrv12                         0              4343   +INF  FALL       1
I__739/O                                      Odrv12                       540              4883   +INF  FALL       1
I__740/I                                      LocalMux                       0              4883   +INF  FALL       1
I__740/O                                      LocalMux                     309              5192   +INF  FALL       1
I__741/I                                      InMux                          0              5192   +INF  FALL       1
I__741/O                                      InMux                        217              5409   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5409   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              5795   +INF  FALL      23
I__1057/I                                     Odrv4                          0              5795   +INF  FALL       1
I__1057/O                                     Odrv4                        372              6167   +INF  FALL       1
I__1062/I                                     Span4Mux_h                     0              6167   +INF  FALL       1
I__1062/O                                     Span4Mux_h                   316              6482   +INF  FALL       1
I__1069/I                                     Span4Mux_v                     0              6482   +INF  FALL       1
I__1069/O                                     Span4Mux_v                   372              6854   +INF  FALL       1
I__1082/I                                     Span4Mux_v                     0              6854   +INF  FALL       1
I__1082/O                                     Span4Mux_v                   372              7226   +INF  FALL       1
I__1098/I                                     LocalMux                       0              7226   +INF  FALL       1
I__1098/O                                     LocalMux                     309              7534   +INF  FALL       1
I__1108/I                                     InMux                          0              7534   +INF  FALL       1
I__1108/O                                     InMux                        217              7752   +INF  FALL       1
i601_2_lut_LC_11_30_2/in0                     LogicCell40_SEQ_MODE_0000      0              7752   +INF  FALL       1
i601_2_lut_LC_11_30_2/lcout                   LogicCell40_SEQ_MODE_0000    386              8137   +INF  FALL       1
I__924/I                                      Odrv12                         0              8137   +INF  FALL       1
I__924/O                                      Odrv12                       540              8677   +INF  FALL       1
I__925/I                                      Span12Mux_h                    0              8677   +INF  FALL       1
I__925/O                                      Span12Mux_h                  540              9217   +INF  FALL       1
I__926/I                                      Sp12to4                        0              9217   +INF  FALL       1
I__926/O                                      Sp12to4                      449              9666   +INF  FALL       1
I__927/I                                      Span4Mux_s2_v                  0              9666   +INF  FALL       1
I__927/O                                      Span4Mux_s2_v                252              9919   +INF  FALL       1
I__928/I                                      LocalMux                       0              9919   +INF  FALL       1
I__928/O                                      LocalMux                     309             10227   +INF  FALL       1
I__929/I                                      IoInMux                        0             10227   +INF  FALL       1
I__929/O                                      IoInMux                      217             10445   +INF  FALL       1
VGA_GREEN_pad_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10445   +INF  FALL       1
VGA_GREEN_pad_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12682   +INF  FALL       1
VGA_GREEN_pad_6_iopad/DIN                     IO_PAD                         0             12682   +INF  FALL       1
VGA_GREEN_pad_6_iopad/PACKAGEPIN:out          IO_PAD                      2488             15170   +INF  FALL       1
VGA_GREEN[6]                                  vga_control                    0             15170   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i7_LC_6_20_1/lcout
Path End         : VGA_GREEN[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11353
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14728
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i7_LC_6_20_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__881/I                                      LocalMux                       0              3375   +INF  FALL       1
I__881/O                                      LocalMux                     309              3684   +INF  FALL       1
I__887/I                                      InMux                          0              3684   +INF  FALL       1
I__887/O                                      InMux                        217              3901   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in1                  LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    379              4280   +INF  FALL       3
I__739/I                                      Odrv12                         0              4280   +INF  FALL       1
I__739/O                                      Odrv12                       540              4820   +INF  FALL       1
I__740/I                                      LocalMux                       0              4820   +INF  FALL       1
I__740/O                                      LocalMux                     309              5129   +INF  FALL       1
I__741/I                                      InMux                          0              5129   +INF  FALL       1
I__741/O                                      InMux                        217              5346   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5346   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              5732   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5732   +INF  FALL       1
I__1058/O                                     Odrv4                        372              6103   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              6103   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6475   +INF  FALL       1
I__1070/I                                     LocalMux                       0              6475   +INF  FALL       1
I__1070/O                                     LocalMux                     309              6784   +INF  FALL       1
I__1083/I                                     InMux                          0              6784   +INF  FALL       1
I__1083/O                                     InMux                        217              7001   +INF  FALL       1
i603_2_lut_LC_10_27_1/in1                     LogicCell40_SEQ_MODE_0000      0              7001   +INF  FALL       1
i603_2_lut_LC_10_27_1/lcout                   LogicCell40_SEQ_MODE_0000    379              7380   +INF  FALL       1
I__971/I                                      Odrv12                         0              7380   +INF  FALL       1
I__971/O                                      Odrv12                       540              7920   +INF  FALL       1
I__972/I                                      Span12Mux_h                    0              7920   +INF  FALL       1
I__972/O                                      Span12Mux_h                  540              8460   +INF  FALL       1
I__973/I                                      Sp12to4                        0              8460   +INF  FALL       1
I__973/O                                      Sp12to4                      449              8909   +INF  FALL       1
I__974/I                                      Span4Mux_v                     0              8909   +INF  FALL       1
I__974/O                                      Span4Mux_v                   372              9281   +INF  FALL       1
I__975/I                                      Span4Mux_s1_v                  0              9281   +INF  FALL       1
I__975/O                                      Span4Mux_s1_v                196              9477   +INF  FALL       1
I__976/I                                      LocalMux                       0              9477   +INF  FALL       1
I__976/O                                      LocalMux                     309              9786   +INF  FALL       1
I__977/I                                      IoInMux                        0              9786   +INF  FALL       1
I__977/O                                      IoInMux                      217             10003   +INF  FALL       1
VGA_GREEN_pad_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10003   +INF  FALL       1
VGA_GREEN_pad_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12240   +INF  FALL       1
VGA_GREEN_pad_4_iopad/DIN                     IO_PAD                         0             12240   +INF  FALL       1
VGA_GREEN_pad_4_iopad/PACKAGEPIN:out          IO_PAD                      2488             14728   +INF  FALL       1
VGA_GREEN[4]                                  vga_control                    0             14728   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_GREEN[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10862
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14237
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__681/I                                      Odrv4                          0              3375   +INF  RISE       1
I__681/O                                      Odrv4                        351              3726   +INF  RISE       1
I__686/I                                      Span4Mux_v                     0              3726   +INF  RISE       1
I__686/O                                      Span4Mux_v                   351              4077   +INF  RISE       1
I__691/I                                      LocalMux                       0              4077   +INF  RISE       1
I__691/O                                      LocalMux                     330              4406   +INF  RISE       1
I__694/I                                      InMux                          0              4406   +INF  RISE       1
I__694/O                                      InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in1                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5044   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5044   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5044   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5395   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5395   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5767   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5767   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6139   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6139   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6454   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6454   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6826   +INF  FALL       1
I__1099/I                                     LocalMux                       0              6826   +INF  FALL       1
I__1099/O                                     LocalMux                     309              7134   +INF  FALL       1
I__1109/I                                     InMux                          0              7134   +INF  FALL       1
I__1109/O                                     InMux                        217              7352   +INF  FALL       1
i602_2_lut_LC_14_30_1/in3                     LogicCell40_SEQ_MODE_0000      0              7352   +INF  FALL       1
i602_2_lut_LC_14_30_1/lcout                   LogicCell40_SEQ_MODE_0000    288              7639   +INF  FALL       1
I__901/I                                      Odrv12                         0              7639   +INF  FALL       1
I__901/O                                      Odrv12                       540              8179   +INF  FALL       1
I__902/I                                      Span12Mux_h                    0              8179   +INF  FALL       1
I__902/O                                      Span12Mux_h                  540              8719   +INF  FALL       1
I__903/I                                      Span12Mux_s5_v                 0              8719   +INF  FALL       1
I__903/O                                      Span12Mux_s5_v               267              8986   +INF  FALL       1
I__904/I                                      LocalMux                       0              8986   +INF  FALL       1
I__904/O                                      LocalMux                     309              9295   +INF  FALL       1
I__905/I                                      IoInMux                        0              9295   +INF  FALL       1
I__905/O                                      IoInMux                      217              9512   +INF  FALL       1
VGA_GREEN_pad_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9512   +INF  FALL       1
VGA_GREEN_pad_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11749   +INF  FALL       1
VGA_GREEN_pad_5_iopad/DIN                     IO_PAD                         0             11749   +INF  FALL       1
VGA_GREEN_pad_5_iopad/PACKAGEPIN:out          IO_PAD                      2488             14237   +INF  FALL       1
VGA_GREEN[5]                                  vga_control                    0             14237   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_BLUE[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10294
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13669
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__681/I                             Odrv4                          0              3375   +INF  RISE       1
I__681/O                             Odrv4                        351              3726   +INF  RISE       1
I__686/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__686/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__691/I                             LocalMux                       0              4077   +INF  RISE       1
I__691/O                             LocalMux                     330              4406   +INF  RISE       1
I__694/I                             InMux                          0              4406   +INF  RISE       1
I__694/O                             InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in1             LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/lcout           LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__758/I                             LocalMux                       0              5044   +INF  FALL       1
I__758/O                             LocalMux                     309              5353   +INF  FALL       1
I__759/I                             InMux                          0              5353   +INF  FALL       1
I__759/O                             InMux                        217              5570   +INF  FALL       1
i597_2_lut_4_lut_LC_6_24_5/in0       LogicCell40_SEQ_MODE_0000      0              5570   +INF  FALL       1
i597_2_lut_4_lut_LC_6_24_5/lcout     LogicCell40_SEQ_MODE_0000    386              5956   +INF  FALL       1
I__750/I                             Odrv12                         0              5956   +INF  FALL       1
I__750/O                             Odrv12                       540              6496   +INF  FALL       1
I__751/I                             Span12Mux_h                    0              6496   +INF  FALL       1
I__751/O                             Span12Mux_h                  540              7036   +INF  FALL       1
I__752/I                             Sp12to4                        0              7036   +INF  FALL       1
I__752/O                             Sp12to4                      449              7485   +INF  FALL       1
I__753/I                             Span4Mux_v                     0              7485   +INF  FALL       1
I__753/O                             Span4Mux_v                   372              7857   +INF  FALL       1
I__754/I                             Span4Mux_v                     0              7857   +INF  FALL       1
I__754/O                             Span4Mux_v                   372              8229   +INF  FALL       1
I__755/I                             Span4Mux_s0_v                  0              8229   +INF  FALL       1
I__755/O                             Span4Mux_s0_v                189              8418   +INF  FALL       1
I__756/I                             LocalMux                       0              8418   +INF  FALL       1
I__756/O                             LocalMux                     309              8726   +INF  FALL       1
I__757/I                             IoInMux                        0              8726   +INF  FALL       1
I__757/O                             IoInMux                      217              8944   +INF  FALL       1
VGA_BLUE_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8944   +INF  FALL       1
VGA_BLUE_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11181   +INF  FALL       1
VGA_BLUE_pad_4_iopad/DIN             IO_PAD                         0             11181   +INF  FALL       1
VGA_BLUE_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             13669   +INF  FALL       1
VGA_BLUE[4]                          vga_control                    0             13669   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_BLUE[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10126
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13501
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__681/I                                      Odrv4                          0              3375   +INF  FALL       1
I__681/O                                      Odrv4                        372              3747   +INF  FALL       1
I__686/I                                      Span4Mux_v                     0              3747   +INF  FALL       1
I__686/O                                      Span4Mux_v                   372              4119   +INF  FALL       1
I__691/I                                      LocalMux                       0              4119   +INF  FALL       1
I__691/O                                      LocalMux                     309              4427   +INF  FALL       1
I__694/I                                      InMux                          0              4427   +INF  FALL       1
I__694/O                                      InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in1                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    379              5023   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5023   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5023   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5023   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5374   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5374   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5746   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5746   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6117   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6117   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6433   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6433   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6805   +INF  FALL       1
I__1100/I                                     Span4Mux_h                     0              6805   +INF  FALL       1
I__1100/O                                     Span4Mux_h                   316              7120   +INF  FALL       1
I__1110/I                                     Span4Mux_h                     0              7120   +INF  FALL       1
I__1110/O                                     Span4Mux_h                   316              7436   +INF  FALL       1
I__1119/I                                     LocalMux                       0              7436   +INF  FALL       1
I__1119/O                                     LocalMux                     309              7745   +INF  FALL       1
I__1124/I                                     InMux                          0              7745   +INF  FALL       1
I__1124/O                                     InMux                        217              7962   +INF  FALL       1
i596_2_lut_LC_20_32_5/in3                     LogicCell40_SEQ_MODE_0000      0              7962   +INF  FALL       1
i596_2_lut_LC_20_32_5/lcout                   LogicCell40_SEQ_MODE_0000    288              8250   +INF  FALL       1
I__899/I                                      LocalMux                       0              8250   +INF  FALL       1
I__899/O                                      LocalMux                     309              8558   +INF  FALL       1
I__900/I                                      IoInMux                        0              8558   +INF  FALL       1
I__900/O                                      IoInMux                      217              8776   +INF  FALL       1
VGA_BLUE_pad_6_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8776   +INF  FALL       1
VGA_BLUE_pad_6_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11013   +INF  FALL       1
VGA_BLUE_pad_6_iopad/DIN                      IO_PAD                         0             11013   +INF  FALL       1
VGA_BLUE_pad_6_iopad/PACKAGEPIN:out           IO_PAD                      2488             13501   +INF  FALL       1
VGA_BLUE[6]                                   vga_control                    0             13501   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_RED[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11360
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14735
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__1127/I                                     Odrv4                          0              3375   +INF  RISE       1
I__1127/O                                     Odrv4                        351              3726   +INF  RISE       1
I__1133/I                                     Span4Mux_v                     0              3726   +INF  RISE       1
I__1133/O                                     Span4Mux_v                   351              4077   +INF  RISE       1
I__1138/I                                     LocalMux                       0              4077   +INF  RISE       1
I__1138/O                                     LocalMux                     330              4406   +INF  RISE       1
I__1142/I                                     InMux                          0              4406   +INF  RISE       1
I__1142/O                                     InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in0                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    386              5051   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5051   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5051   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5051   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5402   +INF  FALL      23
I__1058/I                                     Odrv4                          0              5402   +INF  FALL       1
I__1058/O                                     Odrv4                        372              5774   +INF  FALL       1
I__1063/I                                     Span4Mux_v                     0              5774   +INF  FALL       1
I__1063/O                                     Span4Mux_v                   372              6146   +INF  FALL       1
I__1071/I                                     Span4Mux_h                     0              6146   +INF  FALL       1
I__1071/O                                     Span4Mux_h                   316              6461   +INF  FALL       1
I__1084/I                                     Span4Mux_v                     0              6461   +INF  FALL       1
I__1084/O                                     Span4Mux_v                   372              6833   +INF  FALL       1
I__1100/I                                     Span4Mux_h                     0              6833   +INF  FALL       1
I__1100/O                                     Span4Mux_h                   316              7148   +INF  FALL       1
I__1110/I                                     Span4Mux_h                     0              7148   +INF  FALL       1
I__1110/O                                     Span4Mux_h                   316              7464   +INF  FALL       1
I__1120/I                                     LocalMux                       0              7464   +INF  FALL       1
I__1120/O                                     LocalMux                     309              7773   +INF  FALL       1
I__1125/I                                     InMux                          0              7773   +INF  FALL       1
I__1125/O                                     InMux                        217              7990   +INF  FALL       1
i592_2_lut_LC_21_32_6/in3                     LogicCell40_SEQ_MODE_0000      0              7990   +INF  FALL       1
i592_2_lut_LC_21_32_6/lcout                   LogicCell40_SEQ_MODE_0000    288              8278   +INF  FALL       1
I__873/I                                      Odrv4                          0              8278   +INF  FALL       1
I__873/O                                      Odrv4                        372              8649   +INF  FALL       1
I__874/I                                      Span4Mux_s0_v                  0              8649   +INF  FALL       1
I__874/O                                      Span4Mux_s0_v                189              8839   +INF  FALL       1
I__875/I                                      IoSpan4Mux                     0              8839   +INF  FALL       1
I__875/O                                      IoSpan4Mux                   323              9161   +INF  FALL       1
I__876/I                                      IoSpan4Mux                     0              9161   +INF  FALL       1
I__876/O                                      IoSpan4Mux                   323              9484   +INF  FALL       1
I__877/I                                      LocalMux                       0              9484   +INF  FALL       1
I__877/O                                      LocalMux                     309              9793   +INF  FALL       1
I__878/I                                      IoInMux                        0              9793   +INF  FALL       1
I__878/O                                      IoInMux                      217             10010   +INF  FALL       1
VGA_RED_pad_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10010   +INF  FALL       1
VGA_RED_pad_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12247   +INF  FALL       1
VGA_RED_pad_6_iopad/DIN                       IO_PAD                         0             12247   +INF  FALL       1
VGA_RED_pad_6_iopad/PACKAGEPIN:out            IO_PAD                      2488             14735   +INF  FALL       1
VGA_RED[6]                                    vga_control                    0             14735   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i4_LC_6_19_7/lcout
Path End         : VGA_RED[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9586
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12961
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i4_LC_6_19_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__1127/I                                     Odrv4                          0              3375   +INF  FALL       1
I__1127/O                                     Odrv4                        372              3747   +INF  FALL       1
I__1133/I                                     Span4Mux_v                     0              3747   +INF  FALL       1
I__1133/O                                     Span4Mux_v                   372              4119   +INF  FALL       1
I__1138/I                                     LocalMux                       0              4119   +INF  FALL       1
I__1138/O                                     LocalMux                     309              4427   +INF  FALL       1
I__1142/I                                     InMux                          0              4427   +INF  FALL       1
I__1142/O                                     InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in0                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    386              5030   +INF  FALL       1
I__760/I                                      CascadeMux                     0              5030   +INF  FALL       1
I__760/O                                      CascadeMux                     0              5030   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              5030   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5381   +INF  FALL      23
I__1059/I                                     Odrv12                         0              5381   +INF  FALL       1
I__1059/O                                     Odrv12                       540              5921   +INF  FALL       1
I__1064/I                                     LocalMux                       0              5921   +INF  FALL       1
I__1064/O                                     LocalMux                     309              6230   +INF  FALL       1
I__1072/I                                     InMux                          0              6230   +INF  FALL       1
I__1072/O                                     InMux                        217              6447   +INF  FALL       1
i591_2_lut_LC_6_16_1/in3                      LogicCell40_SEQ_MODE_0000      0              6447   +INF  FALL       1
i591_2_lut_LC_6_16_1/lcout                    LogicCell40_SEQ_MODE_0000    288              6735   +INF  FALL       1
I__533/I                                      Odrv4                          0              6735   +INF  FALL       1
I__533/O                                      Odrv4                        372              7106   +INF  FALL       1
I__534/I                                      Span4Mux_v                     0              7106   +INF  FALL       1
I__534/O                                      Span4Mux_v                   372              7478   +INF  FALL       1
I__535/I                                      Span4Mux_s3_h                  0              7478   +INF  FALL       1
I__535/O                                      Span4Mux_s3_h                231              7710   +INF  FALL       1
I__536/I                                      LocalMux                       0              7710   +INF  FALL       1
I__536/O                                      LocalMux                     309              8018   +INF  FALL       1
I__537/I                                      IoInMux                        0              8018   +INF  FALL       1
I__537/O                                      IoInMux                      217              8236   +INF  FALL       1
VGA_RED_pad_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              8236   +INF  FALL       1
VGA_RED_pad_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             10473   +INF  FALL       1
VGA_RED_pad_7_iopad/DIN                       IO_PAD                         0             10473   +INF  FALL       1
VGA_RED_pad_7_iopad/PACKAGEPIN:out            IO_PAD                      2488             12961   +INF  FALL       1
VGA_RED[7]                                    vga_control                    0             12961   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i12_LC_6_19_5/lcout
Path End         : VGA_RED[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10638
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14013
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i12_LC_6_19_5/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__1029/I                                     LocalMux                       0              3375   +INF  RISE       1
I__1029/O                                     LocalMux                     330              3705   +INF  RISE       1
I__1032/I                                     InMux                          0              3705   +INF  RISE       1
I__1032/O                                     InMux                        259              3964   +INF  RISE       1
I__1035/I                                     CascadeMux                     0              3964   +INF  RISE       1
I__1035/O                                     CascadeMux                     0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in2                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    351              4315   +INF  FALL       1
I__761/I                                      Odrv4                          0              4315   +INF  FALL       1
I__761/O                                      Odrv4                        372              4687   +INF  FALL       1
I__762/I                                      LocalMux                       0              4687   +INF  FALL       1
I__762/O                                      LocalMux                     309              4995   +INF  FALL       1
I__763/I                                      InMux                          0              4995   +INF  FALL       1
I__763/O                                      InMux                        217              5213   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5213   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5598   +INF  FALL       3
I__739/I                                      Odrv12                         0              5598   +INF  FALL       1
I__739/O                                      Odrv12                       540              6139   +INF  FALL       1
I__740/I                                      LocalMux                       0              6139   +INF  FALL       1
I__740/O                                      LocalMux                     309              6447   +INF  FALL       1
I__741/I                                      InMux                          0              6447   +INF  FALL       1
I__741/O                                      InMux                        217              6665   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6665   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7050   +INF  FALL      23
I__1060/I                                     Odrv12                         0              7050   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7590   +INF  FALL       1
I__1065/I                                     Span12Mux_s5_h                 0              7590   +INF  FALL       1
I__1065/O                                     Span12Mux_s5_h               259              7850   +INF  FALL       1
I__1073/I                                     LocalMux                       0              7850   +INF  FALL       1
I__1073/O                                     LocalMux                     309              8158   +INF  FALL       1
I__1085/I                                     InMux                          0              8158   +INF  FALL       1
I__1085/O                                     InMux                        217              8376   +INF  FALL       1
i1_2_lut_adj_20_LC_1_21_4/in0                 LogicCell40_SEQ_MODE_0000      0              8376   +INF  FALL       1
i1_2_lut_adj_20_LC_1_21_4/lcout               LogicCell40_SEQ_MODE_0000    386              8762   +INF  FALL       1
I__193/I                                      LocalMux                       0              8762   +INF  FALL       1
I__193/O                                      LocalMux                     309              9070   +INF  FALL       1
I__194/I                                      IoInMux                        0              9070   +INF  FALL       1
I__194/O                                      IoInMux                      217              9288   +INF  FALL       1
VGA_RED_pad_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9288   +INF  FALL       1
VGA_RED_pad_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             11525   +INF  FALL       1
VGA_RED_pad_5_iopad/DIN                       IO_PAD                         0             11525   +INF  FALL       1
VGA_RED_pad_5_iopad/PACKAGEPIN:out            IO_PAD                      2488             14013   +INF  FALL       1
VGA_RED[5]                                    vga_control                    0             14013   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i12_LC_6_19_5/lcout
Path End         : VGA_RED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10575
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13950
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i12_LC_6_19_5/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i12_LC_6_19_5/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__1029/I                                     LocalMux                       0              3375   +INF  FALL       1
I__1029/O                                     LocalMux                     309              3684   +INF  FALL       1
I__1032/I                                     InMux                          0              3684   +INF  FALL       1
I__1032/O                                     InMux                        217              3901   +INF  FALL       1
I__1035/I                                     CascadeMux                     0              3901   +INF  FALL       1
I__1035/O                                     CascadeMux                     0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in2                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    351              4252   +INF  FALL       1
I__761/I                                      Odrv4                          0              4252   +INF  FALL       1
I__761/O                                      Odrv4                        372              4624   +INF  FALL       1
I__762/I                                      LocalMux                       0              4624   +INF  FALL       1
I__762/O                                      LocalMux                     309              4932   +INF  FALL       1
I__763/I                                      InMux                          0              4932   +INF  FALL       1
I__763/O                                      InMux                        217              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5535   +INF  FALL       3
I__739/I                                      Odrv12                         0              5535   +INF  FALL       1
I__739/O                                      Odrv12                       540              6075   +INF  FALL       1
I__740/I                                      LocalMux                       0              6075   +INF  FALL       1
I__740/O                                      LocalMux                     309              6384   +INF  FALL       1
I__741/I                                      InMux                          0              6384   +INF  FALL       1
I__741/O                                      InMux                        217              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6987   +INF  FALL      23
I__1060/I                                     Odrv12                         0              6987   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7527   +INF  FALL       1
I__1065/I                                     Span12Mux_s5_h                 0              7527   +INF  FALL       1
I__1065/O                                     Span12Mux_s5_h               259              7787   +INF  FALL       1
I__1073/I                                     LocalMux                       0              7787   +INF  FALL       1
I__1073/O                                     LocalMux                     309              8095   +INF  FALL       1
I__1086/I                                     InMux                          0              8095   +INF  FALL       1
I__1086/O                                     InMux                        217              8313   +INF  FALL       1
i606_2_lut_LC_1_21_6/in0                      LogicCell40_SEQ_MODE_0000      0              8313   +INF  FALL       1
i606_2_lut_LC_1_21_6/lcout                    LogicCell40_SEQ_MODE_0000    386              8698   +INF  FALL       1
I__191/I                                      LocalMux                       0              8698   +INF  FALL       1
I__191/O                                      LocalMux                     309              9007   +INF  FALL       1
I__192/I                                      IoInMux                        0              9007   +INF  FALL       1
I__192/O                                      IoInMux                      217              9224   +INF  FALL       1
VGA_RED_pad_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9224   +INF  FALL       1
VGA_RED_pad_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             11462   +INF  FALL       1
VGA_RED_pad_1_iopad/DIN                       IO_PAD                         0             11462   +INF  FALL       1
VGA_RED_pad_1_iopad/PACKAGEPIN:out            IO_PAD                      2488             13950   +INF  FALL       1
VGA_RED[1]                                    vga_control                    0             13950   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i11_LC_6_19_4/lcout
Path End         : VGA_BLUE[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       12223
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           15598
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i11_LC_6_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__1045/I                                     LocalMux                       0              3375   +INF  RISE       1
I__1045/O                                     LocalMux                     330              3705   +INF  RISE       1
I__1048/I                                     InMux                          0              3705   +INF  RISE       1
I__1048/O                                     InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in0                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    386              4350   +INF  FALL       1
I__761/I                                      Odrv4                          0              4350   +INF  FALL       1
I__761/O                                      Odrv4                        372              4722   +INF  FALL       1
I__762/I                                      LocalMux                       0              4722   +INF  FALL       1
I__762/O                                      LocalMux                     309              5030   +INF  FALL       1
I__763/I                                      InMux                          0              5030   +INF  FALL       1
I__763/O                                      InMux                        217              5248   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5248   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5634   +INF  FALL       3
I__739/I                                      Odrv12                         0              5634   +INF  FALL       1
I__739/O                                      Odrv12                       540              6174   +INF  FALL       1
I__740/I                                      LocalMux                       0              6174   +INF  FALL       1
I__740/O                                      LocalMux                     309              6482   +INF  FALL       1
I__741/I                                      InMux                          0              6482   +INF  FALL       1
I__741/O                                      InMux                        217              6700   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6700   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7085   +INF  FALL      23
I__1060/I                                     Odrv12                         0              7085   +INF  FALL       1
I__1060/O                                     Odrv12                       540              7625   +INF  FALL       1
I__1066/I                                     Span12Mux_h                    0              7625   +INF  FALL       1
I__1066/O                                     Span12Mux_h                  540              8165   +INF  FALL       1
I__1074/I                                     Span12Mux_h                    0              8165   +INF  FALL       1
I__1074/O                                     Span12Mux_h                  540              8705   +INF  FALL       1
I__1087/I                                     Span12Mux_s11_v                0              8705   +INF  FALL       1
I__1087/O                                     Span12Mux_s11_v              456              9161   +INF  FALL       1
I__1101/I                                     LocalMux                       0              9161   +INF  FALL       1
I__1101/O                                     LocalMux                     309              9470   +INF  FALL       1
I__1111/I                                     InMux                          0              9470   +INF  FALL       1
I__1111/O                                     InMux                        217              9687   +INF  FALL       1
i1_2_lut_adj_6_LC_30_31_5/in3                 LogicCell40_SEQ_MODE_0000      0              9687   +INF  FALL       1
i1_2_lut_adj_6_LC_30_31_5/lcout               LogicCell40_SEQ_MODE_0000    288              9975   +INF  FALL       1
I__1151/I                                     Odrv4                          0              9975   +INF  FALL       1
I__1151/O                                     Odrv4                        372             10347   +INF  FALL       1
I__1152/I                                     LocalMux                       0             10347   +INF  FALL       1
I__1152/O                                     LocalMux                     309             10655   +INF  FALL       1
I__1153/I                                     IoInMux                        0             10655   +INF  FALL       1
I__1153/O                                     IoInMux                      217             10873   +INF  FALL       1
VGA_BLUE_pad_3_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             10873   +INF  FALL       1
VGA_BLUE_pad_3_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             13110   +INF  FALL       1
VGA_BLUE_pad_3_iopad/DIN                      IO_PAD                         0             13110   +INF  FALL       1
VGA_BLUE_pad_3_iopad/PACKAGEPIN:out           IO_PAD                      2488             15598   +INF  FALL       1
VGA_BLUE[3]                                   vga_control                    0             15598   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i11_LC_6_19_4/lcout
Path End         : VGA_GREEN[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10792
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14167
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i11_LC_6_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i11_LC_6_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__1045/I                                     LocalMux                       0              3375   +INF  FALL       1
I__1045/O                                     LocalMux                     309              3684   +INF  FALL       1
I__1048/I                                     InMux                          0              3684   +INF  FALL       1
I__1048/O                                     InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in0                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    386              4287   +INF  FALL       1
I__761/I                                      Odrv4                          0              4287   +INF  FALL       1
I__761/O                                      Odrv4                        372              4659   +INF  FALL       1
I__762/I                                      LocalMux                       0              4659   +INF  FALL       1
I__762/O                                      LocalMux                     309              4967   +INF  FALL       1
I__763/I                                      InMux                          0              4967   +INF  FALL       1
I__763/O                                      InMux                        217              5185   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5185   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5570   +INF  FALL       3
I__739/I                                      Odrv12                         0              5570   +INF  FALL       1
I__739/O                                      Odrv12                       540              6110   +INF  FALL       1
I__740/I                                      LocalMux                       0              6110   +INF  FALL       1
I__740/O                                      LocalMux                     309              6419   +INF  FALL       1
I__741/I                                      InMux                          0              6419   +INF  FALL       1
I__741/O                                      InMux                        217              6636   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6636   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7022   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7022   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7562   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7562   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8102   +INF  FALL       1
I__1075/I                                     LocalMux                       0              8102   +INF  FALL       1
I__1075/O                                     LocalMux                     309              8411   +INF  FALL       1
I__1088/I                                     InMux                          0              8411   +INF  FALL       1
I__1088/O                                     InMux                        217              8628   +INF  FALL       1
i586_2_lut_LC_1_20_3/in3                      LogicCell40_SEQ_MODE_0000      0              8628   +INF  FALL       1
i586_2_lut_LC_1_20_3/lcout                    LogicCell40_SEQ_MODE_0000    288              8916   +INF  FALL       1
I__197/I                                      LocalMux                       0              8916   +INF  FALL       1
I__197/O                                      LocalMux                     309              9224   +INF  FALL       1
I__198/I                                      IoInMux                        0              9224   +INF  FALL       1
I__198/O                                      IoInMux                      217              9442   +INF  FALL       1
VGA_GREEN_pad_0_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9442   +INF  FALL       1
VGA_GREEN_pad_0_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11679   +INF  FALL       1
VGA_GREEN_pad_0_iopad/DIN                     IO_PAD                         0             11679   +INF  FALL       1
VGA_GREEN_pad_0_iopad/PACKAGEPIN:out          IO_PAD                      2488             14167   +INF  FALL       1
VGA_GREEN[0]                                  vga_control                    0             14167   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i9_LC_6_19_3/lcout
Path End         : VGA_GREEN[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10946
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14321
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i9_LC_6_19_3/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       3
I__792/I                                      LocalMux                       0              3375   +INF  RISE       1
I__792/O                                      LocalMux                     330              3705   +INF  RISE       1
I__795/I                                      InMux                          0              3705   +INF  RISE       1
I__795/O                                      InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in1                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    379              4343   +INF  FALL       1
I__761/I                                      Odrv4                          0              4343   +INF  FALL       1
I__761/O                                      Odrv4                        372              4715   +INF  FALL       1
I__762/I                                      LocalMux                       0              4715   +INF  FALL       1
I__762/O                                      LocalMux                     309              5023   +INF  FALL       1
I__763/I                                      InMux                          0              5023   +INF  FALL       1
I__763/O                                      InMux                        217              5241   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5241   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5627   +INF  FALL       3
I__739/I                                      Odrv12                         0              5627   +INF  FALL       1
I__739/O                                      Odrv12                       540              6167   +INF  FALL       1
I__740/I                                      LocalMux                       0              6167   +INF  FALL       1
I__740/O                                      LocalMux                     309              6475   +INF  FALL       1
I__741/I                                      InMux                          0              6475   +INF  FALL       1
I__741/O                                      InMux                        217              6693   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6693   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7078   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7078   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7618   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7618   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8158   +INF  FALL       1
I__1075/I                                     LocalMux                       0              8158   +INF  FALL       1
I__1075/O                                     LocalMux                     309              8467   +INF  FALL       1
I__1089/I                                     InMux                          0              8467   +INF  FALL       1
I__1089/O                                     InMux                        217              8684   +INF  FALL       1
i587_2_lut_LC_1_20_4/in0                      LogicCell40_SEQ_MODE_0000      0              8684   +INF  FALL       1
i587_2_lut_LC_1_20_4/lcout                    LogicCell40_SEQ_MODE_0000    386              9070   +INF  FALL       1
I__195/I                                      LocalMux                       0              9070   +INF  FALL       1
I__195/O                                      LocalMux                     309              9379   +INF  FALL       1
I__196/I                                      IoInMux                        0              9379   +INF  FALL       1
I__196/O                                      IoInMux                      217              9596   +INF  FALL       1
VGA_GREEN_pad_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9596   +INF  FALL       1
VGA_GREEN_pad_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11833   +INF  FALL       1
VGA_GREEN_pad_2_iopad/DIN                     IO_PAD                         0             11833   +INF  FALL       1
VGA_GREEN_pad_2_iopad/PACKAGEPIN:out          IO_PAD                      2488             14321   +INF  FALL       1
VGA_GREEN[2]                                  vga_control                    0             14321   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i9_LC_6_19_3/lcout
Path End         : VGA_BLUE[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10883
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14258
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i9_LC_6_19_3/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       3
I__792/I                                      LocalMux                       0              3375   +INF  FALL       1
I__792/O                                      LocalMux                     309              3684   +INF  FALL       1
I__795/I                                      InMux                          0              3684   +INF  FALL       1
I__795/O                                      InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in1                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    379              4280   +INF  FALL       1
I__761/I                                      Odrv4                          0              4280   +INF  FALL       1
I__761/O                                      Odrv4                        372              4652   +INF  FALL       1
I__762/I                                      LocalMux                       0              4652   +INF  FALL       1
I__762/O                                      LocalMux                     309              4960   +INF  FALL       1
I__763/I                                      InMux                          0              4960   +INF  FALL       1
I__763/O                                      InMux                        217              5178   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5178   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5563   +INF  FALL       3
I__739/I                                      Odrv12                         0              5563   +INF  FALL       1
I__739/O                                      Odrv12                       540              6103   +INF  FALL       1
I__740/I                                      LocalMux                       0              6103   +INF  FALL       1
I__740/O                                      LocalMux                     309              6412   +INF  FALL       1
I__741/I                                      InMux                          0              6412   +INF  FALL       1
I__741/O                                      InMux                        217              6629   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6629   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              7015   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7015   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7555   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7555   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8095   +INF  FALL       1
I__1076/I                                     LocalMux                       0              8095   +INF  FALL       1
I__1076/O                                     LocalMux                     309              8404   +INF  FALL       1
I__1090/I                                     InMux                          0              8404   +INF  FALL       1
I__1090/O                                     InMux                        217              8621   +INF  FALL       1
i1_2_lut_LC_1_18_3/in0                        LogicCell40_SEQ_MODE_0000      0              8621   +INF  FALL       1
i1_2_lut_LC_1_18_3/lcout                      LogicCell40_SEQ_MODE_0000    386              9007   +INF  FALL       1
I__201/I                                      LocalMux                       0              9007   +INF  FALL       1
I__201/O                                      LocalMux                     309              9316   +INF  FALL       1
I__202/I                                      IoInMux                        0              9316   +INF  FALL       1
I__202/O                                      IoInMux                      217              9533   +INF  FALL       1
VGA_BLUE_pad_5_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9533   +INF  FALL       1
VGA_BLUE_pad_5_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11770   +INF  FALL       1
VGA_BLUE_pad_5_iopad/DIN                      IO_PAD                         0             11770   +INF  FALL       1
VGA_BLUE_pad_5_iopad/PACKAGEPIN:out           IO_PAD                      2488             14258   +INF  FALL       1
VGA_BLUE[5]                                   vga_control                    0             14258   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i8_LC_6_19_2/lcout
Path End         : VGA_BLUE[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10855
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14230
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i8_LC_6_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__954/I                                      LocalMux                       0              3375   +INF  RISE       1
I__954/O                                      LocalMux                     330              3705   +INF  RISE       1
I__958/I                                      InMux                          0              3705   +INF  RISE       1
I__958/O                                      InMux                        259              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/in3                 LogicCell40_SEQ_MODE_0000      0              3964   +INF  RISE       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    288              4252   +INF  FALL       1
I__761/I                                      Odrv4                          0              4252   +INF  FALL       1
I__761/O                                      Odrv4                        372              4624   +INF  FALL       1
I__762/I                                      LocalMux                       0              4624   +INF  FALL       1
I__762/O                                      LocalMux                     309              4932   +INF  FALL       1
I__763/I                                      InMux                          0              4932   +INF  FALL       1
I__763/O                                      InMux                        217              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5535   +INF  FALL       3
I__739/I                                      Odrv12                         0              5535   +INF  FALL       1
I__739/O                                      Odrv12                       540              6075   +INF  FALL       1
I__740/I                                      LocalMux                       0              6075   +INF  FALL       1
I__740/O                                      LocalMux                     309              6384   +INF  FALL       1
I__741/I                                      InMux                          0              6384   +INF  FALL       1
I__741/O                                      InMux                        217              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6601   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6987   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6987   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7527   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7527   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8067   +INF  FALL       1
I__1076/I                                     LocalMux                       0              8067   +INF  FALL       1
I__1076/O                                     LocalMux                     309              8376   +INF  FALL       1
I__1091/I                                     InMux                          0              8376   +INF  FALL       1
I__1091/O                                     InMux                        217              8593   +INF  FALL       1
i1_2_lut_adj_7_LC_1_18_5/in0                  LogicCell40_SEQ_MODE_0000      0              8593   +INF  FALL       1
i1_2_lut_adj_7_LC_1_18_5/lcout                LogicCell40_SEQ_MODE_0000    386              8979   +INF  FALL       1
I__199/I                                      LocalMux                       0              8979   +INF  FALL       1
I__199/O                                      LocalMux                     309              9288   +INF  FALL       1
I__200/I                                      IoInMux                        0              9288   +INF  FALL       1
I__200/O                                      IoInMux                      217              9505   +INF  FALL       1
VGA_BLUE_pad_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9505   +INF  FALL       1
VGA_BLUE_pad_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11742   +INF  FALL       1
VGA_BLUE_pad_2_iopad/DIN                      IO_PAD                         0             11742   +INF  FALL       1
VGA_BLUE_pad_2_iopad/PACKAGEPIN:out           IO_PAD                      2488             14230   +INF  FALL       1
VGA_BLUE[2]                                   vga_control                    0             14230   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i8_LC_6_19_2/lcout
Path End         : VGA_BLUE[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10792
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14167
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i8_LC_6_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__954/I                                      LocalMux                       0              3375   +INF  FALL       1
I__954/O                                      LocalMux                     309              3684   +INF  FALL       1
I__958/I                                      InMux                          0              3684   +INF  FALL       1
I__958/O                                      InMux                        217              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/in3                 LogicCell40_SEQ_MODE_0000      0              3901   +INF  FALL       1
i1_4_lut_adj_33_LC_6_19_0/lcout               LogicCell40_SEQ_MODE_0000    288              4189   +INF  FALL       1
I__761/I                                      Odrv4                          0              4189   +INF  FALL       1
I__761/O                                      Odrv4                        372              4560   +INF  FALL       1
I__762/I                                      LocalMux                       0              4560   +INF  FALL       1
I__762/O                                      LocalMux                     309              4869   +INF  FALL       1
I__763/I                                      InMux                          0              4869   +INF  FALL       1
I__763/O                                      InMux                        217              5086   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in0                  LogicCell40_SEQ_MODE_0000      0              5086   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    386              5472   +INF  FALL       3
I__739/I                                      Odrv12                         0              5472   +INF  FALL       1
I__739/O                                      Odrv12                       540              6012   +INF  FALL       1
I__740/I                                      LocalMux                       0              6012   +INF  FALL       1
I__740/O                                      LocalMux                     309              6321   +INF  FALL       1
I__741/I                                      InMux                          0              6321   +INF  FALL       1
I__741/O                                      InMux                        217              6538   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              6538   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6924   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6924   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7464   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              7464   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              8004   +INF  FALL       1
I__1077/I                                     LocalMux                       0              8004   +INF  FALL       1
I__1077/O                                     LocalMux                     309              8313   +INF  FALL       1
I__1092/I                                     InMux                          0              8313   +INF  FALL       1
I__1092/O                                     InMux                        217              8530   +INF  FALL       1
i599_2_lut_LC_1_17_0/in0                      LogicCell40_SEQ_MODE_0000      0              8530   +INF  FALL       1
i599_2_lut_LC_1_17_0/lcout                    LogicCell40_SEQ_MODE_0000    386              8916   +INF  FALL       1
I__203/I                                      LocalMux                       0              8916   +INF  FALL       1
I__203/O                                      LocalMux                     309              9224   +INF  FALL       1
I__204/I                                      IoInMux                        0              9224   +INF  FALL       1
I__204/O                                      IoInMux                      217              9442   +INF  FALL       1
VGA_BLUE_pad_1_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9442   +INF  FALL       1
VGA_BLUE_pad_1_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237             11679   +INF  FALL       1
VGA_BLUE_pad_1_iopad/DIN                      IO_PAD                         0             11679   +INF  FALL       1
VGA_BLUE_pad_1_iopad/PACKAGEPIN:out           IO_PAD                      2488             14167   +INF  FALL       1
VGA_BLUE[1]                                   vga_control                    0             14167   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_BLUE[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8464
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11839
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__715/I                             Odrv4                          0              3375   +INF  RISE       1
I__715/O                             Odrv4                        351              3726   +INF  RISE       1
I__721/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__721/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__725/I                             Span4Mux_v                     0              4077   +INF  RISE       1
I__725/O                             Span4Mux_v                   351              4427   +INF  RISE       1
I__728/I                             Span4Mux_h                     0              4427   +INF  RISE       1
I__728/O                             Span4Mux_h                   302              4729   +INF  RISE       1
I__730/I                             LocalMux                       0              4729   +INF  RISE       1
I__730/O                             LocalMux                     330              5058   +INF  RISE       1
I__731/I                             InMux                          0              5058   +INF  RISE       1
I__731/O                             InMux                        259              5318   +INF  RISE       1
i588_2_lut_LC_1_11_4/in0             LogicCell40_SEQ_MODE_0000      0              5318   +INF  RISE       1
i588_2_lut_LC_1_11_4/lcout           LogicCell40_SEQ_MODE_0000    386              5704   +INF  FALL       1
I__209/I                             Odrv4                          0              5704   +INF  FALL       1
I__209/O                             Odrv4                        372              6075   +INF  FALL       1
I__210/I                             Span4Mux_v                     0              6075   +INF  FALL       1
I__210/O                             Span4Mux_v                   372              6447   +INF  FALL       1
I__211/I                             Span4Mux_s0_h                  0              6447   +INF  FALL       1
I__211/O                             Span4Mux_s0_h                140              6587   +INF  FALL       1
I__212/I                             LocalMux                       0              6587   +INF  FALL       1
I__212/O                             LocalMux                     309              6896   +INF  FALL       1
I__213/I                             IoInMux                        0              6896   +INF  FALL       1
I__213/O                             IoInMux                      217              7113   +INF  FALL       1
VGA_BLUE_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7113   +INF  FALL       1
VGA_BLUE_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9351   +INF  FALL       1
VGA_BLUE_pad_0_iopad/DIN             IO_PAD                         0              9351   +INF  FALL       1
VGA_BLUE_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             11839   +INF  FALL       1
VGA_BLUE[0]                          vga_control                    0             11839   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_RED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7594
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           10969
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__715/I                            Odrv4                          0              3375   +INF  FALL       1
I__715/O                            Odrv4                        372              3747   +INF  FALL       1
I__721/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__721/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__725/I                            Span4Mux_v                     0              4119   +INF  FALL       1
I__725/O                            Span4Mux_v                   372              4490   +INF  FALL       1
I__728/I                            Span4Mux_h                     0              4490   +INF  FALL       1
I__728/O                            Span4Mux_h                   316              4806   +INF  FALL       1
I__730/I                            LocalMux                       0              4806   +INF  FALL       1
I__730/O                            LocalMux                     309              5115   +INF  FALL       1
I__732/I                            InMux                          0              5115   +INF  FALL       1
I__732/O                            InMux                        217              5332   +INF  FALL       1
i616_2_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000      0              5332   +INF  FALL       1
i616_2_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000    386              5718   +INF  FALL       1
I__187/I                            LocalMux                       0              5718   +INF  FALL       1
I__187/O                            LocalMux                     309              6026   +INF  FALL       1
I__188/I                            IoInMux                        0              6026   +INF  FALL       1
I__188/O                            IoInMux                      217              6244   +INF  FALL       1
VGA_RED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6244   +INF  FALL       1
VGA_RED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8481   +INF  FALL       1
VGA_RED_pad_0_iopad/DIN             IO_PAD                         0              8481   +INF  FALL       1
VGA_RED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             10969   +INF  FALL       1
VGA_RED[0]                          vga_control                    0             10969   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[11]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9102
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12477
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__819/I                             Odrv4                          0              3375   +INF  RISE       1
I__819/O                             Odrv4                        351              3726   +INF  RISE       1
I__825/I                             Span4Mux_v                     0              3726   +INF  RISE       1
I__825/O                             Span4Mux_v                   351              4077   +INF  RISE       1
I__830/I                             Span4Mux_v                     0              4077   +INF  RISE       1
I__830/O                             Span4Mux_v                   351              4427   +INF  RISE       1
I__834/I                             LocalMux                       0              4427   +INF  RISE       1
I__834/O                             LocalMux                     330              4757   +INF  RISE       1
I__837/I                             InMux                          0              4757   +INF  RISE       1
I__837/O                             InMux                        259              5016   +INF  RISE       1
I__839/I                             CascadeMux                     0              5016   +INF  RISE       1
I__839/O                             CascadeMux                     0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/in2          LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000    231              5248   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000      0              5248   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000    126              5374   +INF  RISE       2
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000      0              5374   +INF  RISE       1
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000    126              5500   +INF  RISE       2
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000      0              5500   +INF  RISE       1
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000    126              5627   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX               0              5627   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX             196              5823   +INF  RISE       2
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000      0              5823   +INF  RISE       1
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000    126              5949   +INF  RISE       2
add_177_11_lut_LC_7_27_1/carryin     LogicCell40_SEQ_MODE_0000      0              5949   +INF  RISE       1
add_177_11_lut_LC_7_27_1/carryout    LogicCell40_SEQ_MODE_0000    126              6075   +INF  RISE       1
I__1003/I                            InMux                          0              6075   +INF  RISE       1
I__1003/O                            InMux                        259              6335   +INF  RISE       1
add_177_12_lut_LC_7_27_2/in3         LogicCell40_SEQ_MODE_0000      0              6335   +INF  RISE       1
add_177_12_lut_LC_7_27_2/lcout       LogicCell40_SEQ_MODE_0000    288              6622   +INF  FALL       1
I__999/I                             Odrv4                          0              6622   +INF  FALL       1
I__999/O                             Odrv4                        372              6994   +INF  FALL       1
I__1000/I                            Span4Mux_s3_h                  0              6994   +INF  FALL       1
I__1000/O                            Span4Mux_s3_h                231              7226   +INF  FALL       1
I__1001/I                            LocalMux                       0              7226   +INF  FALL       1
I__1001/O                            LocalMux                     309              7534   +INF  FALL       1
I__1002/I                            IoInMux                        0              7534   +INF  FALL       1
I__1002/O                            IoInMux                      217              7752   +INF  FALL       1
VGA_Y_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7752   +INF  FALL       1
VGA_Y_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9989   +INF  FALL       1
VGA_Y_O_pad_11_iopad/DIN             IO_PAD                         0              9989   +INF  FALL       1
VGA_Y_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             12477   +INF  FALL       1
VGA_Y_O[11]                          vga_control                    0             12477   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8071
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11446
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__819/I                            Odrv4                          0              3375   +INF  RISE       1
I__819/O                            Odrv4                        351              3726   +INF  RISE       1
I__825/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__825/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__830/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__830/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__834/I                            LocalMux                       0              4427   +INF  RISE       1
I__834/O                            LocalMux                     330              4757   +INF  RISE       1
I__837/I                            InMux                          0              4757   +INF  RISE       1
I__837/O                            InMux                        259              5016   +INF  RISE       1
I__839/I                            CascadeMux                     0              5016   +INF  RISE       1
I__839/O                            CascadeMux                     0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_177_6_lut_LC_7_26_4/lcout       LogicCell40_SEQ_MODE_0000    351              5367   +INF  FALL       1
I__813/I                            Odrv12                         0              5367   +INF  FALL       1
I__813/O                            Odrv12                       540              5907   +INF  FALL       1
I__814/I                            Span12Mux_s6_v                 0              5907   +INF  FALL       1
I__814/O                            Span12Mux_s6_v               288              6195   +INF  FALL       1
I__815/I                            LocalMux                       0              6195   +INF  FALL       1
I__815/O                            LocalMux                     309              6503   +INF  FALL       1
I__816/I                            IoInMux                        0              6503   +INF  FALL       1
I__816/O                            IoInMux                      217              6721   +INF  FALL       1
VGA_Y_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6721   +INF  FALL       1
VGA_Y_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8958   +INF  FALL       1
VGA_Y_O_pad_5_iopad/DIN             IO_PAD                         0              8958   +INF  FALL       1
VGA_Y_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             11446   +INF  FALL       1
VGA_Y_O[5]                          vga_control                    0             11446   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i6_LC_5_19_7/lcout
Path End         : VGA_Y_O[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9018
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12393
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i6_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__819/I                             Odrv4                          0              3375   +INF  FALL       1
I__819/O                             Odrv4                        372              3747   +INF  FALL       1
I__825/I                             Span4Mux_v                     0              3747   +INF  FALL       1
I__825/O                             Span4Mux_v                   372              4119   +INF  FALL       1
I__830/I                             Span4Mux_v                     0              4119   +INF  FALL       1
I__830/O                             Span4Mux_v                   372              4490   +INF  FALL       1
I__834/I                             LocalMux                       0              4490   +INF  FALL       1
I__834/O                             LocalMux                     309              4799   +INF  FALL       1
I__837/I                             InMux                          0              4799   +INF  FALL       1
I__837/O                             InMux                        217              5016   +INF  FALL       1
I__839/I                             CascadeMux                     0              5016   +INF  FALL       1
I__839/O                             CascadeMux                     0              5016   +INF  FALL       1
add_177_6_lut_LC_7_26_4/in2          LogicCell40_SEQ_MODE_0000      0              5016   +INF  FALL       1
add_177_6_lut_LC_7_26_4/carryout     LogicCell40_SEQ_MODE_0000    133              5150   +INF  FALL       2
add_177_7_lut_LC_7_26_5/carryin      LogicCell40_SEQ_MODE_0000      0              5150   +INF  FALL       1
add_177_7_lut_LC_7_26_5/carryout     LogicCell40_SEQ_MODE_0000    105              5255   +INF  FALL       2
add_177_8_lut_LC_7_26_6/carryin      LogicCell40_SEQ_MODE_0000      0              5255   +INF  FALL       1
add_177_8_lut_LC_7_26_6/carryout     LogicCell40_SEQ_MODE_0000    105              5360   +INF  FALL       2
add_177_9_lut_LC_7_26_7/carryin      LogicCell40_SEQ_MODE_0000      0              5360   +INF  FALL       1
add_177_9_lut_LC_7_26_7/carryout     LogicCell40_SEQ_MODE_0000    105              5465   +INF  FALL       1
IN_MUX_bfv_7_27_0_/carryinitin       ICE_CARRY_IN_MUX               0              5465   +INF  FALL       1
IN_MUX_bfv_7_27_0_/carryinitout      ICE_CARRY_IN_MUX             175              5641   +INF  FALL       2
add_177_10_lut_LC_7_27_0/carryin     LogicCell40_SEQ_MODE_0000      0              5641   +INF  FALL       1
add_177_10_lut_LC_7_27_0/carryout    LogicCell40_SEQ_MODE_0000    105              5746   +INF  FALL       2
I__1039/I                            InMux                          0              5746   +INF  FALL       1
I__1039/O                            InMux                        217              5963   +INF  FALL       1
add_177_11_lut_LC_7_27_1/in3         LogicCell40_SEQ_MODE_0000      0              5963   +INF  FALL       1
add_177_11_lut_LC_7_27_1/lcout       LogicCell40_SEQ_MODE_0000    288              6251   +INF  FALL       1
I__1040/I                            Odrv4                          0              6251   +INF  FALL       1
I__1040/O                            Odrv4                        372              6622   +INF  FALL       1
I__1041/I                            Span4Mux_h                     0              6622   +INF  FALL       1
I__1041/O                            Span4Mux_h                   316              6938   +INF  FALL       1
I__1042/I                            Span4Mux_s2_h                  0              6938   +INF  FALL       1
I__1042/O                            Span4Mux_s2_h                203              7141   +INF  FALL       1
I__1043/I                            LocalMux                       0              7141   +INF  FALL       1
I__1043/O                            LocalMux                     309              7450   +INF  FALL       1
I__1044/I                            IoInMux                        0              7450   +INF  FALL       1
I__1044/O                            IoInMux                      217              7667   +INF  FALL       1
VGA_Y_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7667   +INF  FALL       1
VGA_Y_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9905   +INF  FALL       1
VGA_Y_O_pad_10_iopad/DIN             IO_PAD                         0              9905   +INF  FALL       1
VGA_Y_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             12393   +INF  FALL       1
VGA_Y_O[10]                          vga_control                    0             12393   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i10_LC_5_19_4/lcout
Path End         : VGA_GREEN[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11206
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14581
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i10_LC_5_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__772/I                                      Odrv4                          0              3375   +INF  RISE       1
I__772/O                                      Odrv4                        351              3726   +INF  RISE       1
I__777/I                                      LocalMux                       0              3726   +INF  RISE       1
I__777/O                                      LocalMux                     330              4056   +INF  RISE       1
I__780/I                                      InMux                          0              4056   +INF  RISE       1
I__780/O                                      InMux                        259              4315   +INF  RISE       1
I__782/I                                      CascadeMux                     0              4315   +INF  RISE       1
I__782/O                                      CascadeMux                     0              4315   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/in2                  LogicCell40_SEQ_MODE_0000      0              4315   +INF  RISE       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    351              4666   +INF  FALL       3
I__739/I                                      Odrv12                         0              4666   +INF  FALL       1
I__739/O                                      Odrv12                       540              5206   +INF  FALL       1
I__740/I                                      LocalMux                       0              5206   +INF  FALL       1
I__740/O                                      LocalMux                     309              5514   +INF  FALL       1
I__741/I                                      InMux                          0              5514   +INF  FALL       1
I__741/O                                      InMux                        217              5732   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5732   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6117   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6117   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6658   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              6658   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              7198   +INF  FALL       1
I__1078/I                                     Span12Mux_h                    0              7198   +INF  FALL       1
I__1078/O                                     Span12Mux_h                  540              7738   +INF  FALL       1
I__1093/I                                     LocalMux                       0              7738   +INF  FALL       1
I__1093/O                                     LocalMux                     309              8046   +INF  FALL       1
I__1102/I                                     InMux                          0              8046   +INF  FALL       1
I__1102/O                                     InMux                        217              8264   +INF  FALL       1
i590_2_lut_LC_1_12_6/in1                      LogicCell40_SEQ_MODE_0000      0              8264   +INF  FALL       1
i590_2_lut_LC_1_12_6/lcout                    LogicCell40_SEQ_MODE_0000    379              8642   +INF  FALL       1
I__205/I                                      Odrv12                         0              8642   +INF  FALL       1
I__205/O                                      Odrv12                       540              9182   +INF  FALL       1
I__206/I                                      Span12Mux_s0_h                 0              9182   +INF  FALL       1
I__206/O                                      Span12Mux_s0_h               147              9330   +INF  FALL       1
I__207/I                                      LocalMux                       0              9330   +INF  FALL       1
I__207/O                                      LocalMux                     309              9638   +INF  FALL       1
I__208/I                                      IoInMux                        0              9638   +INF  FALL       1
I__208/O                                      IoInMux                      217              9856   +INF  FALL       1
VGA_GREEN_pad_1_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9856   +INF  FALL       1
VGA_GREEN_pad_1_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12093   +INF  FALL       1
VGA_GREEN_pad_1_iopad/DIN                     IO_PAD                         0             12093   +INF  FALL       1
VGA_GREEN_pad_1_iopad/PACKAGEPIN:out          IO_PAD                      2488             14581   +INF  FALL       1
VGA_GREEN[1]                                  vga_control                    0             14581   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i10_LC_5_19_4/lcout
Path End         : VGA_GREEN[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10932
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14307
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i10_LC_5_19_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__772/I                                      Odrv4                          0              3375   +INF  FALL       1
I__772/O                                      Odrv4                        372              3747   +INF  FALL       1
I__777/I                                      LocalMux                       0              3747   +INF  FALL       1
I__777/O                                      LocalMux                     309              4056   +INF  FALL       1
I__780/I                                      InMux                          0              4056   +INF  FALL       1
I__780/O                                      InMux                        217              4273   +INF  FALL       1
I__782/I                                      CascadeMux                     0              4273   +INF  FALL       1
I__782/O                                      CascadeMux                     0              4273   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/in2                  LogicCell40_SEQ_MODE_0000      0              4273   +INF  FALL       1
i1_2_lut_4_lut_LC_6_21_1/lcout                LogicCell40_SEQ_MODE_0000    351              4624   +INF  FALL       3
I__739/I                                      Odrv12                         0              4624   +INF  FALL       1
I__739/O                                      Odrv12                       540              5164   +INF  FALL       1
I__740/I                                      LocalMux                       0              5164   +INF  FALL       1
I__740/O                                      LocalMux                     309              5472   +INF  FALL       1
I__741/I                                      InMux                          0              5472   +INF  FALL       1
I__741/O                                      InMux                        217              5690   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in0    LogicCell40_SEQ_MODE_0000      0              5690   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    386              6075   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6075   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6615   +INF  FALL       1
I__1067/I                                     Span12Mux_v                    0              6615   +INF  FALL       1
I__1067/O                                     Span12Mux_v                  540              7155   +INF  FALL       1
I__1078/I                                     Span12Mux_h                    0              7155   +INF  FALL       1
I__1078/O                                     Span12Mux_h                  540              7695   +INF  FALL       1
I__1094/I                                     Span12Mux_s11_v                0              7695   +INF  FALL       1
I__1094/O                                     Span12Mux_s11_v              456              8151   +INF  FALL       1
I__1103/I                                     LocalMux                       0              8151   +INF  FALL       1
I__1103/O                                     LocalMux                     309              8460   +INF  FALL       1
I__1113/I                                     InMux                          0              8460   +INF  FALL       1
I__1113/O                                     InMux                        217              8677   +INF  FALL       1
i604_2_lut_LC_1_11_0/in1                      LogicCell40_SEQ_MODE_0000      0              8677   +INF  FALL       1
i604_2_lut_LC_1_11_0/lcout                    LogicCell40_SEQ_MODE_0000    379              9056   +INF  FALL       1
I__189/I                                      LocalMux                       0              9056   +INF  FALL       1
I__189/O                                      LocalMux                     309              9365   +INF  FALL       1
I__190/I                                      IoInMux                        0              9365   +INF  FALL       1
I__190/O                                      IoInMux                      217              9582   +INF  FALL       1
VGA_GREEN_pad_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9582   +INF  FALL       1
VGA_GREEN_pad_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             11819   +INF  FALL       1
VGA_GREEN_pad_3_iopad/DIN                     IO_PAD                         0             11819   +INF  FALL       1
VGA_GREEN_pad_3_iopad/PACKAGEPIN:out          IO_PAD                      2488             14307   +INF  FALL       1
VGA_GREEN[3]                                  vga_control                    0             14307   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i3_LC_5_19_2/lcout
Path End         : VGA_RED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11185
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14560
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i3_LC_5_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__1161/I                                     Odrv4                          0              3375   +INF  RISE       1
I__1161/O                                     Odrv4                        351              3726   +INF  RISE       1
I__1167/I                                     Span4Mux_v                     0              3726   +INF  RISE       1
I__1167/O                                     Span4Mux_v                   351              4077   +INF  RISE       1
I__1173/I                                     LocalMux                       0              4077   +INF  RISE       1
I__1173/O                                     LocalMux                     330              4406   +INF  RISE       1
I__1178/I                                     InMux                          0              4406   +INF  RISE       1
I__1178/O                                     InMux                        259              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/in3                      LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    274              4939   +INF  FALL       1
I__760/I                                      CascadeMux                     0              4939   +INF  FALL       1
I__760/O                                      CascadeMux                     0              4939   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              4939   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5290   +INF  FALL      23
I__1061/I                                     Odrv12                         0              5290   +INF  FALL       1
I__1061/O                                     Odrv12                       540              5830   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              5830   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              6370   +INF  FALL       1
I__1079/I                                     Sp12to4                        0              6370   +INF  FALL       1
I__1079/O                                     Sp12to4                      449              6819   +INF  FALL       1
I__1095/I                                     Span4Mux_v                     0              6819   +INF  FALL       1
I__1095/O                                     Span4Mux_v                   372              7191   +INF  FALL       1
I__1104/I                                     LocalMux                       0              7191   +INF  FALL       1
I__1104/O                                     LocalMux                     309              7499   +INF  FALL       1
I__1115/I                                     InMux                          0              7499   +INF  FALL       1
I__1115/O                                     InMux                        217              7717   +INF  FALL       1
i1_2_lut_adj_11_LC_23_27_0/in1                LogicCell40_SEQ_MODE_0000      0              7717   +INF  FALL       1
i1_2_lut_adj_11_LC_23_27_0/lcout              LogicCell40_SEQ_MODE_0000    379              8095   +INF  FALL       1
I__1154/I                                     Odrv4                          0              8095   +INF  FALL       1
I__1154/O                                     Odrv4                        372              8467   +INF  FALL       1
I__1155/I                                     Span4Mux_h                     0              8467   +INF  FALL       1
I__1155/O                                     Span4Mux_h                   316              8783   +INF  FALL       1
I__1156/I                                     Span4Mux_s2_h                  0              8783   +INF  FALL       1
I__1156/O                                     Span4Mux_s2_h                203              8986   +INF  FALL       1
I__1157/I                                     IoSpan4Mux                     0              8986   +INF  FALL       1
I__1157/O                                     IoSpan4Mux                   323              9309   +INF  FALL       1
I__1158/I                                     LocalMux                       0              9309   +INF  FALL       1
I__1158/O                                     LocalMux                     309              9617   +INF  FALL       1
I__1159/I                                     IoInMux                        0              9617   +INF  FALL       1
I__1159/O                                     IoInMux                      217              9835   +INF  FALL       1
VGA_RED_pad_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              9835   +INF  FALL       1
VGA_RED_pad_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12072   +INF  FALL       1
VGA_RED_pad_2_iopad/DIN                       IO_PAD                         0             12072   +INF  FALL       1
VGA_RED_pad_2_iopad/PACKAGEPIN:out            IO_PAD                      2488             14560   +INF  FALL       1
VGA_RED[2]                                    vga_control                    0             14560   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i3_LC_5_19_2/lcout
Path End         : VGA_GREEN[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11220
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14595
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i3_LC_5_19_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__1161/I                                     Odrv4                          0              3375   +INF  FALL       1
I__1161/O                                     Odrv4                        372              3747   +INF  FALL       1
I__1167/I                                     Span4Mux_v                     0              3747   +INF  FALL       1
I__1167/O                                     Span4Mux_v                   372              4119   +INF  FALL       1
I__1173/I                                     LocalMux                       0              4119   +INF  FALL       1
I__1173/O                                     LocalMux                     309              4427   +INF  FALL       1
I__1178/I                                     InMux                          0              4427   +INF  FALL       1
I__1178/O                                     InMux                        217              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/in3                      LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i169_3_lut_LC_6_24_0/ltout                    LogicCell40_SEQ_MODE_0000    274              4918   +INF  FALL       1
I__760/I                                      CascadeMux                     0              4918   +INF  FALL       1
I__760/O                                      CascadeMux                     0              4918   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in2    LogicCell40_SEQ_MODE_0000      0              4918   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    351              5269   +INF  FALL      23
I__1061/I                                     Odrv12                         0              5269   +INF  FALL       1
I__1061/O                                     Odrv12                       540              5809   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              5809   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              6349   +INF  FALL       1
I__1079/I                                     Sp12to4                        0              6349   +INF  FALL       1
I__1079/O                                     Sp12to4                      449              6798   +INF  FALL       1
I__1095/I                                     Span4Mux_v                     0              6798   +INF  FALL       1
I__1095/O                                     Span4Mux_v                   372              7169   +INF  FALL       1
I__1105/I                                     Span4Mux_v                     0              7169   +INF  FALL       1
I__1105/O                                     Span4Mux_v                   372              7541   +INF  FALL       1
I__1116/I                                     LocalMux                       0              7541   +INF  FALL       1
I__1116/O                                     LocalMux                     309              7850   +INF  FALL       1
I__1121/I                                     InMux                          0              7850   +INF  FALL       1
I__1121/O                                     InMux                        217              8067   +INF  FALL       1
i600_2_lut_LC_22_31_4/in0                     LogicCell40_SEQ_MODE_0000      0              8067   +INF  FALL       1
i600_2_lut_LC_22_31_4/lcout                   LogicCell40_SEQ_MODE_0000    386              8453   +INF  FALL       1
I__1184/I                                     Odrv4                          0              8453   +INF  FALL       1
I__1184/O                                     Odrv4                        372              8825   +INF  FALL       1
I__1185/I                                     Span4Mux_s1_v                  0              8825   +INF  FALL       1
I__1185/O                                     Span4Mux_s1_v                196              9021   +INF  FALL       1
I__1186/I                                     IoSpan4Mux                     0              9021   +INF  FALL       1
I__1186/O                                     IoSpan4Mux                   323              9344   +INF  FALL       1
I__1187/I                                     LocalMux                       0              9344   +INF  FALL       1
I__1187/O                                     LocalMux                     309              9652   +INF  FALL       1
I__1188/I                                     IoInMux                        0              9652   +INF  FALL       1
I__1188/O                                     IoInMux                      217              9870   +INF  FALL       1
VGA_GREEN_pad_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              9870   +INF  FALL       1
VGA_GREEN_pad_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12107   +INF  FALL       1
VGA_GREEN_pad_7_iopad/DIN                     IO_PAD                         0             12107   +INF  FALL       1
VGA_GREEN_pad_7_iopad/PACKAGEPIN:out          IO_PAD                      2488             14595   +INF  FALL       1
VGA_GREEN[7]                                  vga_control                    0             14595   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i10_LC_5_18_7/lcout
Path End         : VGA_HS
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       10168
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           13543
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i10_LC_5_18_7/lcout       LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__489/I                         Odrv4                          0              3375   +INF  RISE       1
I__489/O                         Odrv4                        351              3726   +INF  RISE       1
I__493/I                         Span4Mux_v                     0              3726   +INF  RISE       1
I__493/O                         Span4Mux_v                   351              4077   +INF  RISE       1
I__497/I                         Span4Mux_h                     0              4077   +INF  RISE       1
I__497/O                         Span4Mux_h                   302              4378   +INF  RISE       1
I__499/I                         LocalMux                       0              4378   +INF  RISE       1
I__499/O                         LocalMux                     330              4708   +INF  RISE       1
I__501/I                         InMux                          0              4708   +INF  RISE       1
I__501/O                         InMux                        259              4967   +INF  RISE       1
i2_3_lut_adj_8_LC_3_24_2/in1     LogicCell40_SEQ_MODE_0000      0              4967   +INF  RISE       1
i2_3_lut_adj_8_LC_3_24_2/lcout   LogicCell40_SEQ_MODE_0000    379              5346   +INF  FALL       2
I__325/I                         LocalMux                       0              5346   +INF  FALL       1
I__325/O                         LocalMux                     309              5655   +INF  FALL       1
I__326/I                         InMux                          0              5655   +INF  FALL       1
I__326/O                         InMux                        217              5872   +INF  FALL       1
i1271_4_lut_LC_4_24_3/in1        LogicCell40_SEQ_MODE_0000      0              5872   +INF  FALL       1
i1271_4_lut_LC_4_24_3/lcout      LogicCell40_SEQ_MODE_0000    379              6251   +INF  FALL       1
I__318/I                         Odrv12                         0              6251   +INF  FALL       1
I__318/O                         Odrv12                       540              6791   +INF  FALL       1
I__319/I                         Span12Mux_h                    0              6791   +INF  FALL       1
I__319/O                         Span12Mux_h                  540              7331   +INF  FALL       1
I__320/I                         Span12Mux_h                    0              7331   +INF  FALL       1
I__320/O                         Span12Mux_h                  540              7871   +INF  FALL       1
I__321/I                         Span12Mux_s9_v                 0              7871   +INF  FALL       1
I__321/O                         Span12Mux_s9_v               421              8292   +INF  FALL       1
I__322/I                         LocalMux                       0              8292   +INF  FALL       1
I__322/O                         LocalMux                     309              8600   +INF  FALL       1
I__323/I                         IoInMux                        0              8600   +INF  FALL       1
I__323/O                         IoInMux                      217              8818   +INF  FALL       1
VGA_HS_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8818   +INF  FALL       1
VGA_HS_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11055   +INF  FALL       1
VGA_HS_pad_iopad/DIN             IO_PAD                         0             11055   +INF  FALL       1
VGA_HS_pad_iopad/PACKAGEPIN:out  IO_PAD                      2488             13543   +INF  FALL       1
VGA_HS                           vga_control                    0             13543   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i10_LC_5_18_7/lcout
Path End         : VGA_VISIBLE
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11479
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14854
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i10_LC_5_18_7/lcout                    LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       4
I__489/I                                      Odrv4                          0              3375   +INF  FALL       1
I__489/O                                      Odrv4                        372              3747   +INF  FALL       1
I__493/I                                      Span4Mux_v                     0              3747   +INF  FALL       1
I__493/O                                      Span4Mux_v                   372              4119   +INF  FALL       1
I__497/I                                      Span4Mux_h                     0              4119   +INF  FALL       1
I__497/O                                      Span4Mux_h                   316              4434   +INF  FALL       1
I__499/I                                      LocalMux                       0              4434   +INF  FALL       1
I__499/O                                      LocalMux                     309              4743   +INF  FALL       1
I__501/I                                      InMux                          0              4743   +INF  FALL       1
I__501/O                                      InMux                        217              4960   +INF  FALL       1
i2_3_lut_adj_8_LC_3_24_2/in1                  LogicCell40_SEQ_MODE_0000      0              4960   +INF  FALL       1
i2_3_lut_adj_8_LC_3_24_2/lcout                LogicCell40_SEQ_MODE_0000    379              5339   +INF  FALL       2
I__325/I                                      LocalMux                       0              5339   +INF  FALL       1
I__325/O                                      LocalMux                     309              5648   +INF  FALL       1
I__327/I                                      InMux                          0              5648   +INF  FALL       1
I__327/O                                      InMux                        217              5865   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/in3                 LogicCell40_SEQ_MODE_0000      0              5865   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000    288              6153   +INF  FALL       3
I__745/I                                      Odrv4                          0              6153   +INF  FALL       1
I__745/O                                      Odrv4                        372              6524   +INF  FALL       1
I__746/I                                      LocalMux                       0              6524   +INF  FALL       1
I__746/O                                      LocalMux                     309              6833   +INF  FALL       1
I__747/I                                      InMux                          0              6833   +INF  FALL       1
I__747/O                                      InMux                        217              7050   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000      0              7050   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    379              7429   +INF  FALL      23
I__1061/I                                     Odrv12                         0              7429   +INF  FALL       1
I__1061/O                                     Odrv12                       540              7969   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              7969   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              8509   +INF  FALL       1
I__1080/I                                     Span12Mux_s7_h                 0              8509   +INF  FALL       1
I__1080/O                                     Span12Mux_s7_h               323              8832   +INF  FALL       1
I__1096/I                                     Sp12to4                        0              8832   +INF  FALL       1
I__1096/O                                     Sp12to4                      449              9281   +INF  FALL       1
I__1106/I                                     IoSpan4Mux                     0              9281   +INF  FALL       1
I__1106/O                                     IoSpan4Mux                   323              9603   +INF  FALL       1
I__1117/I                                     LocalMux                       0              9603   +INF  FALL       1
I__1117/O                                     LocalMux                     309              9912   +INF  FALL       1
I__1122/I                                     IoInMux                        0              9912   +INF  FALL       1
I__1122/O                                     IoInMux                      217             10129   +INF  FALL       1
VGA_VISIBLE_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0             10129   +INF  FALL       1
VGA_VISIBLE_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237             12366   +INF  FALL       1
VGA_VISIBLE_pad_iopad/DIN                     IO_PAD                         0             12366   +INF  FALL       1
VGA_VISIBLE_pad_iopad/PACKAGEPIN:out          IO_PAD                      2488             14854   +INF  FALL       1
VGA_VISIBLE                                   vga_control                    0             14854   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i9_LC_5_18_0/lcout
Path End         : VGA_RED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                       11613
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           14988
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i9_LC_5_18_0/lcout                     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__505/I                                      Odrv4                          0              3375   +INF  RISE       1
I__505/O                                      Odrv4                        351              3726   +INF  RISE       1
I__509/I                                      Span4Mux_v                     0              3726   +INF  RISE       1
I__509/O                                      Span4Mux_v                   351              4077   +INF  RISE       1
I__514/I                                      LocalMux                       0              4077   +INF  RISE       1
I__514/O                                      LocalMux                     330              4406   +INF  RISE       1
I__518/I                                      InMux                          0              4406   +INF  RISE       1
I__518/O                                      InMux                        259              4666   +INF  RISE       1
i1_3_lut_adj_10_LC_4_24_1/in0                 LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
i1_3_lut_adj_10_LC_4_24_1/lcout               LogicCell40_SEQ_MODE_0000    386              5051   +INF  FALL       3
I__745/I                                      Odrv4                          0              5051   +INF  FALL       1
I__745/O                                      Odrv4                        372              5423   +INF  FALL       1
I__746/I                                      LocalMux                       0              5423   +INF  FALL       1
I__746/O                                      LocalMux                     309              5732   +INF  FALL       1
I__747/I                                      InMux                          0              5732   +INF  FALL       1
I__747/O                                      InMux                        217              5949   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/in1    LogicCell40_SEQ_MODE_0000      0              5949   +INF  FALL       1
VGA_VISIBLE_I_0_4_lut_rep_22_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_0000    379              6328   +INF  FALL      23
I__1061/I                                     Odrv12                         0              6328   +INF  FALL       1
I__1061/O                                     Odrv12                       540              6868   +INF  FALL       1
I__1068/I                                     Span12Mux_h                    0              6868   +INF  FALL       1
I__1068/O                                     Span12Mux_h                  540              7408   +INF  FALL       1
I__1080/I                                     Span12Mux_s7_h                 0              7408   +INF  FALL       1
I__1080/O                                     Span12Mux_s7_h               323              7731   +INF  FALL       1
I__1096/I                                     Sp12to4                        0              7731   +INF  FALL       1
I__1096/O                                     Sp12to4                      449              8179   +INF  FALL       1
I__1107/I                                     Span4Mux_v                     0              8179   +INF  FALL       1
I__1107/O                                     Span4Mux_v                   372              8551   +INF  FALL       1
I__1118/I                                     LocalMux                       0              8551   +INF  FALL       1
I__1118/O                                     LocalMux                     309              8860   +INF  FALL       1
I__1123/I                                     InMux                          0              8860   +INF  FALL       1
I__1123/O                                     InMux                        217              9077   +INF  FALL       1
i1_2_lut_adj_4_LC_31_27_1/in3                 LogicCell40_SEQ_MODE_0000      0              9077   +INF  FALL       1
i1_2_lut_adj_4_LC_31_27_1/lcout               LogicCell40_SEQ_MODE_0000    288              9365   +INF  FALL       1
I__1054/I                                     Odrv4                          0              9365   +INF  FALL       1
I__1054/O                                     Odrv4                        372              9736   +INF  FALL       1
I__1055/I                                     LocalMux                       0              9736   +INF  FALL       1
I__1055/O                                     LocalMux                     309             10045   +INF  FALL       1
I__1056/I                                     IoInMux                        0             10045   +INF  FALL       1
I__1056/O                                     IoInMux                      217             10262   +INF  FALL       1
VGA_RED_pad_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10262   +INF  FALL       1
VGA_RED_pad_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237             12500   +INF  FALL       1
VGA_RED_pad_3_iopad/DIN                       IO_PAD                         0             12500   +INF  FALL       1
VGA_RED_pad_3_iopad/PACKAGEPIN:out            IO_PAD                      2488             14988   +INF  FALL       1
VGA_RED[3]                                    vga_control                    0             14988   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i9_LC_5_18_0/lcout
Path End         : VGA_RED[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9488
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12863
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i9_LC_5_18_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       5
I__505/I                            Odrv4                          0              3375   +INF  FALL       1
I__505/O                            Odrv4                        372              3747   +INF  FALL       1
I__509/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__509/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__514/I                            LocalMux                       0              4119   +INF  FALL       1
I__514/O                            LocalMux                     309              4427   +INF  FALL       1
I__518/I                            InMux                          0              4427   +INF  FALL       1
I__518/O                            InMux                        217              4645   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/in0       LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
i1_3_lut_adj_10_LC_4_24_1/lcout     LogicCell40_SEQ_MODE_0000    386              5030   +INF  FALL       3
I__745/I                            Odrv4                          0              5030   +INF  FALL       1
I__745/O                            Odrv4                        372              5402   +INF  FALL       1
I__746/I                            LocalMux                       0              5402   +INF  FALL       1
I__746/O                            LocalMux                     309              5711   +INF  FALL       1
I__748/I                            InMux                          0              5711   +INF  FALL       1
I__748/O                            InMux                        217              5928   +INF  FALL       1
i594_2_lut_3_lut_LC_6_24_6/in0      LogicCell40_SEQ_MODE_0000      0              5928   +INF  FALL       1
i594_2_lut_3_lut_LC_6_24_6/lcout    LogicCell40_SEQ_MODE_0000    386              6314   +INF  FALL       1
I__734/I                            Odrv12                         0              6314   +INF  FALL       1
I__734/O                            Odrv12                       540              6854   +INF  FALL       1
I__735/I                            Span12Mux_h                    0              6854   +INF  FALL       1
I__735/O                            Span12Mux_h                  540              7394   +INF  FALL       1
I__736/I                            Span12Mux_s4_h                 0              7394   +INF  FALL       1
I__736/O                            Span12Mux_s4_h               217              7611   +INF  FALL       1
I__737/I                            LocalMux                       0              7611   +INF  FALL       1
I__737/O                            LocalMux                     309              7920   +INF  FALL       1
I__738/I                            IoInMux                        0              7920   +INF  FALL       1
I__738/O                            IoInMux                      217              8137   +INF  FALL       1
VGA_RED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8137   +INF  FALL       1
VGA_RED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10375   +INF  FALL       1
VGA_RED_pad_4_iopad/DIN             IO_PAD                         0             10375   +INF  FALL       1
VGA_RED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             12863   +INF  FALL       1
VGA_RED[4]                          vga_control                    0             12863   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i1_LC_4_19_4/lcout
Path End         : VGA_X_O[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6535
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9910
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i1_LC_4_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__271/I                            Odrv4                          0              3375   +INF  RISE       1
I__271/O                            Odrv4                        351              3726   +INF  RISE       1
I__276/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__276/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__280/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__280/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__282/I                            IoSpan4Mux                     0              4308   +INF  RISE       1
I__282/O                            IoSpan4Mux                   288              4596   +INF  RISE       1
I__283/I                            LocalMux                       0              4596   +INF  RISE       1
I__283/O                            LocalMux                     330              4925   +INF  RISE       1
I__284/I                            IoInMux                        0              4925   +INF  RISE       1
I__284/O                            IoInMux                      259              5185   +INF  RISE       1
VGA_X_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5185   +INF  RISE       1
VGA_X_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7422   +INF  FALL       1
VGA_X_O_pad_0_iopad/DIN             IO_PAD                         0              7422   +INF  FALL       1
VGA_X_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9910   +INF  FALL       1
VGA_X_O[0]                          vga_control                    0              9910   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i2_LC_4_17_7/lcout
Path End         : VGA_X_O[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6247
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9622
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i2_LC_4_17_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__289/I                            Odrv4                          0              3375   +INF  RISE       1
I__289/O                            Odrv4                        351              3726   +INF  RISE       1
I__294/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__294/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__297/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__297/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__299/I                            LocalMux                       0              4308   +INF  RISE       1
I__299/O                            LocalMux                     330              4638   +INF  RISE       1
I__300/I                            IoInMux                        0              4638   +INF  RISE       1
I__300/O                            IoInMux                      259              4897   +INF  RISE       1
VGA_X_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4897   +INF  RISE       1
VGA_X_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7134   +INF  FALL       1
VGA_X_O_pad_1_iopad/DIN             IO_PAD                         0              7134   +INF  FALL       1
VGA_X_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2488              9622   +INF  FALL       1
VGA_X_O[1]                          vga_control                    0              9622   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i4_LC_4_17_5/lcout
Path End         : VGA_X_O[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5897
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9272
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i4_LC_4_17_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__338/I                            Odrv4                          0              3375   +INF  RISE       1
I__338/O                            Odrv4                        351              3726   +INF  RISE       1
I__343/I                            Span4Mux_s3_h                  0              3726   +INF  RISE       1
I__343/O                            Span4Mux_s3_h                231              3957   +INF  RISE       1
I__349/I                            LocalMux                       0              3957   +INF  RISE       1
I__349/O                            LocalMux                     330              4287   +INF  RISE       1
I__352/I                            IoInMux                        0              4287   +INF  RISE       1
I__352/O                            IoInMux                      259              4546   +INF  RISE       1
VGA_X_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4546   +INF  RISE       1
VGA_X_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6784   +INF  FALL       1
VGA_X_O_pad_3_iopad/DIN             IO_PAD                         0              6784   +INF  FALL       1
VGA_X_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2488              9272   +INF  FALL       1
VGA_X_O[3]                          vga_control                    0              9272   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i3_LC_4_17_3/lcout
Path End         : VGA_X_O[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       5897
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9272
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i3_LC_4_17_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       5
I__368/I                            Odrv4                          0              3375   +INF  RISE       1
I__368/O                            Odrv4                        351              3726   +INF  RISE       1
I__372/I                            Span4Mux_s3_h                  0              3726   +INF  RISE       1
I__372/O                            Span4Mux_s3_h                231              3957   +INF  RISE       1
I__377/I                            LocalMux                       0              3957   +INF  RISE       1
I__377/O                            LocalMux                     330              4287   +INF  RISE       1
I__379/I                            IoInMux                        0              4287   +INF  RISE       1
I__379/O                            IoInMux                      259              4546   +INF  RISE       1
VGA_X_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4546   +INF  RISE       1
VGA_X_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6784   +INF  FALL       1
VGA_X_O_pad_2_iopad/DIN             IO_PAD                         0              6784   +INF  FALL       1
VGA_X_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2488              9272   +INF  FALL       1
VGA_X_O[2]                          vga_control                    0              9272   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i5_LC_4_17_1/lcout
Path End         : VGA_X_O[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6247
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9622
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i5_LC_4_17_1/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__981/I                            Odrv4                          0              3375   +INF  RISE       1
I__981/O                            Odrv4                        351              3726   +INF  RISE       1
I__988/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__988/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__993/I                            Span4Mux_s3_h                  0              4077   +INF  RISE       1
I__993/O                            Span4Mux_s3_h                231              4308   +INF  RISE       1
I__995/I                            LocalMux                       0              4308   +INF  RISE       1
I__995/O                            LocalMux                     330              4638   +INF  RISE       1
I__997/I                            IoInMux                        0              4638   +INF  RISE       1
I__997/O                            IoInMux                      259              4897   +INF  RISE       1
VGA_X_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4897   +INF  RISE       1
VGA_X_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7134   +INF  FALL       1
VGA_X_O_pad_4_iopad/DIN             IO_PAD                         0              7134   +INF  FALL       1
VGA_X_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488              9622   +INF  FALL       1
VGA_X_O[4]                          vga_control                    0              9622   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X_O[11]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7664
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11039
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__357/I                             Odrv12                         0              3375   +INF  RISE       1
I__357/O                             Odrv12                       491              3866   +INF  RISE       1
I__361/I                             Span12Mux_s4_v                 0              3866   +INF  RISE       1
I__361/O                             Span12Mux_s4_v               182              4048   +INF  RISE       1
I__363/I                             LocalMux                       0              4048   +INF  RISE       1
I__363/O                             LocalMux                     330              4378   +INF  RISE       1
I__364/I                             InMux                          0              4378   +INF  RISE       1
I__364/O                             InMux                        259              4638   +INF  RISE       1
I__365/I                             CascadeMux                     0              4638   +INF  RISE       1
I__365/O                             CascadeMux                     0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/in2          LogicCell40_SEQ_MODE_0000      0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/carryout     LogicCell40_SEQ_MODE_0000    231              4869   +INF  RISE       1
I__237/I                             InMux                          0              4869   +INF  RISE       1
I__237/O                             InMux                        259              5129   +INF  RISE       1
add_136_8_lut_LC_3_30_6/in3          LogicCell40_SEQ_MODE_0000      0              5129   +INF  RISE       1
add_136_8_lut_LC_3_30_6/lcout        LogicCell40_SEQ_MODE_0000    288              5416   +INF  FALL       1
I__234/I                             Odrv4                          0              5416   +INF  FALL       1
I__234/O                             Odrv4                        372              5788   +INF  FALL       1
I__235/I                             LocalMux                       0              5788   +INF  FALL       1
I__235/O                             LocalMux                     309              6096   +INF  FALL       1
I__236/I                             IoInMux                        0              6096   +INF  FALL       1
I__236/O                             IoInMux                      217              6314   +INF  FALL       1
VGA_X_O_pad_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6314   +INF  FALL       1
VGA_X_O_pad_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8551   +INF  FALL       1
VGA_X_O_pad_11_iopad/DIN             IO_PAD                         0              8551   +INF  FALL       1
VGA_X_O_pad_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             11039   +INF  FALL       1
VGA_X_O[11]                          vga_control                    0             11039   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i11_LC_3_20_0/lcout
Path End         : VGA_X_O[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7236
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           10611
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i11_LC_3_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       4
I__357/I                             Odrv12                         0              3375   +INF  RISE       1
I__357/O                             Odrv12                       491              3866   +INF  RISE       1
I__361/I                             Span12Mux_s4_v                 0              3866   +INF  RISE       1
I__361/O                             Span12Mux_s4_v               182              4048   +INF  RISE       1
I__363/I                             LocalMux                       0              4048   +INF  RISE       1
I__363/O                             LocalMux                     330              4378   +INF  RISE       1
I__364/I                             InMux                          0              4378   +INF  RISE       1
I__364/O                             InMux                        259              4638   +INF  RISE       1
I__365/I                             CascadeMux                     0              4638   +INF  RISE       1
I__365/O                             CascadeMux                     0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/in2          LogicCell40_SEQ_MODE_0000      0              4638   +INF  RISE       1
add_136_7_lut_LC_3_30_5/lcout        LogicCell40_SEQ_MODE_0000    351              4988   +INF  FALL       1
I__239/I                             Odrv4                          0              4988   +INF  FALL       1
I__239/O                             Odrv4                        372              5360   +INF  FALL       1
I__240/I                             LocalMux                       0              5360   +INF  FALL       1
I__240/O                             LocalMux                     309              5669   +INF  FALL       1
I__241/I                             IoInMux                        0              5669   +INF  FALL       1
I__241/O                             IoInMux                      217              5886   +INF  FALL       1
VGA_X_O_pad_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5886   +INF  FALL       1
VGA_X_O_pad_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8123   +INF  FALL       1
VGA_X_O_pad_10_iopad/DIN             IO_PAD                         0              8123   +INF  FALL       1
VGA_X_O_pad_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             10611   +INF  FALL       1
VGA_X_O[10]                          vga_control                    0             10611   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8702
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12077
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__908/I                            Odrv4                          0              3375   +INF  RISE       1
I__908/O                            Odrv4                        351              3726   +INF  RISE       1
I__912/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__912/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__915/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__915/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__917/I                            LocalMux                       0              4427   +INF  RISE       1
I__917/O                            LocalMux                     330              4757   +INF  RISE       1
I__919/I                            InMux                          0              4757   +INF  RISE       1
I__919/O                            InMux                        259              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000    259              5276   +INF  RISE       2
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000      0              5276   +INF  RISE       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    126              5402   +INF  RISE       2
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000      0              5402   +INF  RISE       1
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000    126              5528   +INF  RISE       2
add_136_5_lut_LC_3_30_3/carryin     LogicCell40_SEQ_MODE_0000      0              5528   +INF  RISE       1
add_136_5_lut_LC_3_30_3/carryout    LogicCell40_SEQ_MODE_0000    126              5655   +INF  RISE       2
I__242/I                            InMux                          0              5655   +INF  RISE       1
I__242/O                            InMux                        259              5914   +INF  RISE       1
add_136_6_lut_LC_3_30_4/in3         LogicCell40_SEQ_MODE_0000      0              5914   +INF  RISE       1
add_136_6_lut_LC_3_30_4/lcout       LogicCell40_SEQ_MODE_0000    288              6202   +INF  FALL       1
I__243/I                            Odrv4                          0              6202   +INF  FALL       1
I__243/O                            Odrv4                        372              6573   +INF  FALL       1
I__244/I                            Span4Mux_s2_v                  0              6573   +INF  FALL       1
I__244/O                            Span4Mux_s2_v                252              6826   +INF  FALL       1
I__245/I                            LocalMux                       0              6826   +INF  FALL       1
I__245/O                            LocalMux                     309              7134   +INF  FALL       1
I__246/I                            IoInMux                        0              7134   +INF  FALL       1
I__246/O                            IoInMux                      217              7352   +INF  FALL       1
VGA_X_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7352   +INF  FALL       1
VGA_X_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9589   +INF  FALL       1
VGA_X_O_pad_9_iopad/DIN             IO_PAD                         0              9589   +INF  FALL       1
VGA_X_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             12077   +INF  FALL       1
VGA_X_O[9]                          vga_control                    0             12077   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7896
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11271
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__908/I                            Odrv4                          0              3375   +INF  RISE       1
I__908/O                            Odrv4                        351              3726   +INF  RISE       1
I__912/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__912/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__915/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__915/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__917/I                            LocalMux                       0              4427   +INF  RISE       1
I__917/O                            LocalMux                     330              4757   +INF  RISE       1
I__919/I                            InMux                          0              4757   +INF  RISE       1
I__919/O                            InMux                        259              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_2_lut_LC_3_30_0/lcout       LogicCell40_SEQ_MODE_0000    379              5395   +INF  FALL       1
I__227/I                            Odrv4                          0              5395   +INF  FALL       1
I__227/O                            Odrv4                        372              5767   +INF  FALL       1
I__228/I                            Span4Mux_s2_v                  0              5767   +INF  FALL       1
I__228/O                            Span4Mux_s2_v                252              6019   +INF  FALL       1
I__229/I                            LocalMux                       0              6019   +INF  FALL       1
I__229/O                            LocalMux                     309              6328   +INF  FALL       1
I__230/I                            IoInMux                        0              6328   +INF  FALL       1
I__230/O                            IoInMux                      217              6545   +INF  FALL       1
VGA_X_O_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6545   +INF  FALL       1
VGA_X_O_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8783   +INF  FALL       1
VGA_X_O_pad_5_iopad/DIN             IO_PAD                         0              8783   +INF  FALL       1
VGA_X_O_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             11271   +INF  FALL       1
VGA_X_O[5]                          vga_control                    0             11271   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i6_LC_3_19_7/lcout
Path End         : VGA_X_O[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8225
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11600
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i6_LC_3_19_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       6
I__908/I                            Odrv4                          0              3375   +INF  FALL       1
I__908/O                            Odrv4                        372              3747   +INF  FALL       1
I__912/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__912/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__915/I                            Span4Mux_v                     0              4119   +INF  FALL       1
I__915/O                            Span4Mux_v                   372              4490   +INF  FALL       1
I__917/I                            LocalMux                       0              4490   +INF  FALL       1
I__917/O                            LocalMux                     309              4799   +INF  FALL       1
I__919/I                            InMux                          0              4799   +INF  FALL       1
I__919/O                            InMux                        217              5016   +INF  FALL       1
add_136_2_lut_LC_3_30_0/in1         LogicCell40_SEQ_MODE_0000      0              5016   +INF  FALL       1
add_136_2_lut_LC_3_30_0/carryout    LogicCell40_SEQ_MODE_0000    245              5262   +INF  FALL       2
add_136_3_lut_LC_3_30_1/carryin     LogicCell40_SEQ_MODE_0000      0              5262   +INF  FALL       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    105              5367   +INF  FALL       2
add_136_4_lut_LC_3_30_2/carryin     LogicCell40_SEQ_MODE_0000      0              5367   +INF  FALL       1
add_136_4_lut_LC_3_30_2/carryout    LogicCell40_SEQ_MODE_0000    105              5472   +INF  FALL       2
I__214/I                            InMux                          0              5472   +INF  FALL       1
I__214/O                            InMux                        217              5690   +INF  FALL       1
add_136_5_lut_LC_3_30_3/in3         LogicCell40_SEQ_MODE_0000      0              5690   +INF  FALL       1
add_136_5_lut_LC_3_30_3/lcout       LogicCell40_SEQ_MODE_0000    288              5977   +INF  FALL       1
I__215/I                            Odrv4                          0              5977   +INF  FALL       1
I__215/O                            Odrv4                        372              6349   +INF  FALL       1
I__216/I                            LocalMux                       0              6349   +INF  FALL       1
I__216/O                            LocalMux                     309              6658   +INF  FALL       1
I__217/I                            IoInMux                        0              6658   +INF  FALL       1
I__217/O                            IoInMux                      217              6875   +INF  FALL       1
VGA_X_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6875   +INF  FALL       1
VGA_X_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9112   +INF  FALL       1
VGA_X_O_pad_8_iopad/DIN             IO_PAD                         0              9112   +INF  FALL       1
VGA_X_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             11600   +INF  FALL       1
VGA_X_O[8]                          vga_control                    0             11600   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i7_LC_3_19_6/lcout
Path End         : VGA_X_O[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8043
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11418
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__932/I                            Odrv4                          0              3375   +INF  RISE       1
I__932/O                            Odrv4                        351              3726   +INF  RISE       1
I__936/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__936/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__939/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__939/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__941/I                            LocalMux                       0              4427   +INF  RISE       1
I__941/O                            LocalMux                     330              4757   +INF  RISE       1
I__943/I                            InMux                          0              4757   +INF  RISE       1
I__943/O                            InMux                        259              5016   +INF  RISE       1
I__945/I                            CascadeMux                     0              5016   +INF  RISE       1
I__945/O                            CascadeMux                     0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/carryout    LogicCell40_SEQ_MODE_0000    231              5248   +INF  RISE       2
I__218/I                            InMux                          0              5248   +INF  RISE       1
I__218/O                            InMux                        259              5507   +INF  RISE       1
add_136_4_lut_LC_3_30_2/in3         LogicCell40_SEQ_MODE_0000      0              5507   +INF  RISE       1
add_136_4_lut_LC_3_30_2/lcout       LogicCell40_SEQ_MODE_0000    288              5795   +INF  FALL       1
I__219/I                            Odrv4                          0              5795   +INF  FALL       1
I__219/O                            Odrv4                        372              6167   +INF  FALL       1
I__220/I                            LocalMux                       0              6167   +INF  FALL       1
I__220/O                            LocalMux                     309              6475   +INF  FALL       1
I__221/I                            IoInMux                        0              6475   +INF  FALL       1
I__221/O                            IoInMux                      217              6693   +INF  FALL       1
VGA_X_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6693   +INF  FALL       1
VGA_X_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8930   +INF  FALL       1
VGA_X_O_pad_7_iopad/DIN             IO_PAD                         0              8930   +INF  FALL       1
VGA_X_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             11418   +INF  FALL       1
VGA_X_O[7]                          vga_control                    0             11418   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_X__i7_LC_3_19_6/lcout
Path End         : VGA_X_O[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7783
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11158
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_X__i7_LC_3_19_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       6
I__932/I                            Odrv4                          0              3375   +INF  RISE       1
I__932/O                            Odrv4                        351              3726   +INF  RISE       1
I__936/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__936/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__939/I                            Span4Mux_v                     0              4077   +INF  RISE       1
I__939/O                            Span4Mux_v                   351              4427   +INF  RISE       1
I__941/I                            LocalMux                       0              4427   +INF  RISE       1
I__941/O                            LocalMux                     330              4757   +INF  RISE       1
I__943/I                            InMux                          0              4757   +INF  RISE       1
I__943/O                            InMux                        259              5016   +INF  RISE       1
I__945/I                            CascadeMux                     0              5016   +INF  RISE       1
I__945/O                            CascadeMux                     0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/in2         LogicCell40_SEQ_MODE_0000      0              5016   +INF  RISE       1
add_136_3_lut_LC_3_30_1/lcout       LogicCell40_SEQ_MODE_0000    351              5367   +INF  FALL       1
I__223/I                            Odrv12                         0              5367   +INF  FALL       1
I__223/O                            Odrv12                       540              5907   +INF  FALL       1
I__224/I                            LocalMux                       0              5907   +INF  FALL       1
I__224/O                            LocalMux                     309              6216   +INF  FALL       1
I__225/I                            IoInMux                        0              6216   +INF  FALL       1
I__225/O                            IoInMux                      217              6433   +INF  FALL       1
VGA_X_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6433   +INF  FALL       1
VGA_X_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8670   +INF  FALL       1
VGA_X_O_pad_6_iopad/DIN             IO_PAD                         0              8670   +INF  FALL       1
VGA_X_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             11158   +INF  FALL       1
VGA_X_O[6]                          vga_control                    0             11158   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i2_LC_4_17_7/in0
Capture Clock    : VGA_X__i2_LC_4_17_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__467/I                        LocalMux                       0              3505   +INF  FALL       1
I__467/O                        LocalMux                     309              3813   +INF  FALL       1
I__471/I                        InMux                          0              3813   +INF  FALL       1
I__471/O                        InMux                        217              4031   +INF  FALL       1
VGA_X__i2_LC_4_17_7/in0         LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i2_LC_4_17_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i3_LC_4_17_3/in0
Capture Clock    : VGA_X__i3_LC_4_17_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__404/I                        Odrv12                         0               923   +INF  FALL       1
I__404/O                        Odrv12                       540              1463   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1463   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2003   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2003   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2543   +INF  FALL       1
I__407/I                        LocalMux                       0              2543   +INF  FALL       1
I__407/O                        LocalMux                     309              2852   +INF  FALL       1
I__409/I                        InMux                          0              2852   +INF  FALL       1
I__409/O                        InMux                        217              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      12
I__467/I                        LocalMux                       0              3455   +INF  FALL       1
I__467/O                        LocalMux                     309              3763   +INF  FALL       1
I__472/I                        InMux                          0              3763   +INF  FALL       1
I__472/O                        InMux                        217              3981   +INF  FALL       1
VGA_X__i3_LC_4_17_3/in0         LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i3_LC_4_17_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i12_LC_3_18_0/ce
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5055
---------------------------------------   ---- 
End-of-path arrival time (ps)             5055
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__468/I                        Odrv4                          0              3505   +INF  FALL       1
I__468/O                        Odrv4                        372              3876   +INF  FALL       1
I__475/I                        Span4Mux_h                     0              3876   +INF  FALL       1
I__475/O                        Span4Mux_h                   316              4192   +INF  FALL       1
I__480/I                        LocalMux                       0              4192   +INF  FALL       1
I__480/O                        LocalMux                     309              4501   +INF  FALL       1
I__485/I                        CEMux                          0              4501   +INF  FALL       1
I__485/O                        CEMux                        554              5055   +INF  FALL       1
VGA_X__i12_LC_3_18_0/ce         LogicCell40_SEQ_MODE_1000      0              5055   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i6_LC_3_19_7/ce
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5111
---------------------------------------   ---- 
End-of-path arrival time (ps)             5111
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__469/I                        Odrv4                          0              3505   +INF  FALL       1
I__469/O                        Odrv4                        372              3876   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              3876   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4248   +INF  FALL       1
I__481/I                        LocalMux                       0              4248   +INF  FALL       1
I__481/O                        LocalMux                     309              4557   +INF  FALL       1
I__486/I                        CEMux                          0              4557   +INF  FALL       1
I__486/O                        CEMux                        554              5111   +INF  FALL       1
VGA_X__i6_LC_3_19_7/ce          LogicCell40_SEQ_MODE_1000      0              5111   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i7_LC_3_19_6/ce
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5111
---------------------------------------   ---- 
End-of-path arrival time (ps)             5111
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__469/I                        Odrv4                          0              3505   +INF  FALL       1
I__469/O                        Odrv4                        372              3876   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              3876   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4248   +INF  FALL       1
I__481/I                        LocalMux                       0              4248   +INF  FALL       1
I__481/O                        LocalMux                     309              4557   +INF  FALL       1
I__486/I                        CEMux                          0              4557   +INF  FALL       1
I__486/O                        CEMux                        554              5111   +INF  FALL       1
VGA_X__i7_LC_3_19_6/ce          LogicCell40_SEQ_MODE_1000      0              5111   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i8_LC_3_19_5/ce
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5111
---------------------------------------   ---- 
End-of-path arrival time (ps)             5111
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__469/I                        Odrv4                          0              3505   +INF  FALL       1
I__469/O                        Odrv4                        372              3876   +INF  FALL       1
I__476/I                        Span4Mux_v                     0              3876   +INF  FALL       1
I__476/O                        Span4Mux_v                   372              4248   +INF  FALL       1
I__481/I                        LocalMux                       0              4248   +INF  FALL       1
I__481/O                        LocalMux                     309              4557   +INF  FALL       1
I__486/I                        CEMux                          0              4557   +INF  FALL       1
I__486/O                        CEMux                        554              5111   +INF  FALL       1
VGA_X__i8_LC_3_19_5/ce          LogicCell40_SEQ_MODE_1000      0              5111   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i11_LC_3_20_0/ce
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5264
---------------------------------------   ---- 
End-of-path arrival time (ps)             5264
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  FALL       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ENABLE_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__404/I                        Odrv12                         0               923   +INF  FALL       1
I__404/O                        Odrv12                       540              1463   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1463   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2003   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2003   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2543   +INF  FALL       1
I__407/I                        LocalMux                       0              2543   +INF  FALL       1
I__407/O                        LocalMux                     309              2852   +INF  FALL       1
I__409/I                        InMux                          0              2852   +INF  FALL       1
I__409/O                        InMux                        217              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      12
I__469/I                        Odrv4                          0              3455   +INF  FALL       1
I__469/O                        Odrv4                        372              3826   +INF  FALL       1
I__477/I                        Span4Mux_s2_h                  0              3826   +INF  FALL       1
I__477/O                        Span4Mux_s2_h                203              4030   +INF  FALL       1
I__482/I                        Span4Mux_v                     0              4030   +INF  FALL       1
I__482/O                        Span4Mux_v                   372              4402   +INF  FALL       1
I__487/I                        LocalMux                       0              4402   +INF  FALL       1
I__487/O                        LocalMux                     309              4710   +INF  FALL       1
I__488/I                        CEMux                          0              4710   +INF  FALL       1
I__488/O                        CEMux                        554              5264   +INF  FALL       1
VGA_X__i11_LC_3_20_0/ce         LogicCell40_SEQ_MODE_1000      0              5264   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i4_LC_4_17_5/in0
Capture Clock    : VGA_X__i4_LC_4_17_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__467/I                        LocalMux                       0              3505   +INF  FALL       1
I__467/O                        LocalMux                     309              3813   +INF  FALL       1
I__473/I                        InMux                          0              3813   +INF  FALL       1
I__473/O                        InMux                        217              4031   +INF  FALL       1
VGA_X__i4_LC_4_17_5/in0         LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i4_LC_4_17_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i5_LC_4_17_1/in0
Capture Clock    : VGA_X__i5_LC_4_17_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__467/I                        LocalMux                       0              3505   +INF  FALL       1
I__467/O                        LocalMux                     309              3813   +INF  FALL       1
I__474/I                        InMux                          0              3813   +INF  FALL       1
I__474/O                        InMux                        217              4031   +INF  FALL       1
VGA_X__i5_LC_4_17_1/in0         LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__568/I                                         ClkMux                         0              2527  RISE       1
I__568/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i5_LC_4_17_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ENABLE
Path End         : VGA_X__i1_LC_4_19_4/in1
Capture Clock    : VGA_X__i1_LC_4_19_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5020
---------------------------------------   ---- 
End-of-path arrival time (ps)             5020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ENABLE                          vga_control                    0                 0   +INF  RISE       1
ENABLE_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ENABLE_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ENABLE_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ENABLE_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__404/I                        Odrv12                         0               973   +INF  FALL       1
I__404/O                        Odrv12                       540              1513   +INF  FALL       1
I__405/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__405/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__406/I                        Span12Mux_h                    0              2053   +INF  FALL       1
I__406/O                        Span12Mux_h                  540              2593   +INF  FALL       1
I__407/I                        LocalMux                       0              2593   +INF  FALL       1
I__407/O                        LocalMux                     309              2902   +INF  FALL       1
I__409/I                        InMux                          0              2902   +INF  FALL       1
I__409/O                        InMux                        217              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/in0        LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i110_2_lut_LC_5_17_1/lcout      LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      12
I__466/I                        Odrv12                         0              3505   +INF  FALL       1
I__466/O                        Odrv12                       540              4045   +INF  FALL       1
I__470/I                        Sp12to4                        0              4045   +INF  FALL       1
I__470/O                        Sp12to4                      449              4494   +INF  FALL       1
I__479/I                        LocalMux                       0              4494   +INF  FALL       1
I__479/O                        LocalMux                     309              4802   +INF  FALL       1
I__484/I                        InMux                          0              4802   +INF  FALL       1
I__484/O                        InMux                        217              5020   +INF  FALL       1
VGA_X__i1_LC_4_19_4/in1         LogicCell40_SEQ_MODE_1000      0              5020   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__572/I                                         ClkMux                         0              2527  RISE       1
I__572/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i1_LC_4_19_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i10_LC_5_19_4/in0
Capture Clock    : VGA_Y__i10_LC_5_19_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__597/I                       Odrv12                         0               973   +INF  FALL       1
I__597/O                       Odrv12                       540              1513   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__606/I                       LocalMux                       0              2593   +INF  FALL       1
I__606/O                       LocalMux                     309              2902   +INF  FALL       1
I__615/I                       InMux                          0              2902   +INF  FALL       1
I__615/O                       InMux                        217              3119   +INF  FALL       1
VGA_Y__i10_LC_5_19_4/in0       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i10_LC_5_19_4/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i3_LC_5_19_2/in2
Capture Clock    : VGA_Y__i3_LC_5_19_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3069
---------------------------------------   ---- 
End-of-path arrival time (ps)             3069
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__597/I                       Odrv12                         0               923   +INF  FALL       1
I__597/O                       Odrv12                       540              1463   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__606/I                       LocalMux                       0              2543   +INF  FALL       1
I__606/O                       LocalMux                     309              2852   +INF  FALL       1
I__616/I                       InMux                          0              2852   +INF  FALL       1
I__616/O                       InMux                        217              3069   +INF  FALL       1
I__636/I                       CascadeMux                     0              3069   +INF  FALL       1
I__636/O                       CascadeMux                     0              3069   +INF  FALL       1
VGA_Y__i3_LC_5_19_2/in2        LogicCell40_SEQ_MODE_1000      0              3069   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i3_LC_5_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i8_LC_6_19_2/in1
Capture Clock    : VGA_Y__i8_LC_6_19_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__603/I                       LocalMux                       0              2593   +INF  FALL       1
I__603/O                       LocalMux                     309              2902   +INF  FALL       1
I__611/I                       InMux                          0              2902   +INF  FALL       1
I__611/O                       InMux                        217              3119   +INF  FALL       1
VGA_Y__i8_LC_6_19_2/in1        LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i8_LC_6_19_2/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i2_LC_6_20_0/in0
Capture Clock    : VGA_Y__i2_LC_6_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2593   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3133   +INF  FALL       1
I__612/I                       LocalMux                       0              3133   +INF  FALL       1
I__612/O                       LocalMux                     309              3442   +INF  FALL       1
I__628/I                       InMux                          0              3442   +INF  FALL       1
I__628/O                       InMux                        217              3659   +INF  FALL       1
VGA_Y__i2_LC_6_20_0/in0        LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i5_LC_6_20_4/in0
Capture Clock    : VGA_Y__i5_LC_6_20_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3609
---------------------------------------   ---- 
End-of-path arrival time (ps)             3609
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__596/I                       Odrv12                         0               923   +INF  FALL       1
I__596/O                       Odrv12                       540              1463   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2543   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3083   +INF  FALL       1
I__612/I                       LocalMux                       0              3083   +INF  FALL       1
I__612/O                       LocalMux                     309              3392   +INF  FALL       1
I__629/I                       InMux                          0              3392   +INF  FALL       1
I__629/O                       InMux                        217              3609   +INF  FALL       1
VGA_Y__i5_LC_6_20_4/in0        LogicCell40_SEQ_MODE_1000      0              3609   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i5_LC_6_20_4/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i10_LC_5_18_7/in2
Capture Clock    : VGA_X__i10_LC_5_18_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__605/I                       Sp12to4                        0              2593   +INF  FALL       1
I__605/O                       Sp12to4                      449              3042   +INF  FALL       1
I__614/I                       Span4Mux_v                     0              3042   +INF  FALL       1
I__614/O                       Span4Mux_v                   372              3414   +INF  FALL       1
I__633/I                       LocalMux                       0              3414   +INF  FALL       1
I__633/O                       LocalMux                     309              3722   +INF  FALL       1
I__644/I                       InMux                          0              3722   +INF  FALL       1
I__644/O                       InMux                        217              3940   +INF  FALL       1
I__653/I                       CascadeMux                     0              3940   +INF  FALL       1
I__653/O                       CascadeMux                     0              3940   +INF  FALL       1
VGA_X__i10_LC_5_18_7/in2       LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i10_LC_5_18_7/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i9_LC_5_18_0/in1
Capture Clock    : VGA_X__i9_LC_5_18_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__596/I                       Odrv12                         0               923   +INF  FALL       1
I__596/O                       Odrv12                       540              1463   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__605/I                       Sp12to4                        0              2543   +INF  FALL       1
I__605/O                       Sp12to4                      449              2992   +INF  FALL       1
I__614/I                       Span4Mux_v                     0              2992   +INF  FALL       1
I__614/O                       Span4Mux_v                   372              3364   +INF  FALL       1
I__633/I                       LocalMux                       0              3364   +INF  FALL       1
I__633/O                       LocalMux                     309              3672   +INF  FALL       1
I__645/I                       InMux                          0              3672   +INF  FALL       1
I__645/O                       InMux                        217              3890   +INF  FALL       1
VGA_X__i9_LC_5_18_0/in1        LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__573/I                                         ClkMux                         0              2527  RISE       1
I__573/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i9_LC_5_18_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i6_LC_3_19_7/in2
Capture Clock    : VGA_X__i6_LC_3_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__597/I                       Odrv12                         0               973   +INF  FALL       1
I__597/O                       Odrv12                       540              1513   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__608/I                       LocalMux                       0              2593   +INF  FALL       1
I__608/O                       LocalMux                     309              2902   +INF  FALL       1
I__619/I                       InMux                          0              2902   +INF  FALL       1
I__619/O                       InMux                        217              3119   +INF  FALL       1
I__638/I                       CascadeMux                     0              3119   +INF  FALL       1
I__638/O                       CascadeMux                     0              3119   +INF  FALL       1
VGA_X__i6_LC_3_19_7/in2        LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i6_LC_3_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i7_LC_3_19_6/in1
Capture Clock    : VGA_X__i7_LC_3_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3069
---------------------------------------   ---- 
End-of-path arrival time (ps)             3069
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__597/I                       Odrv12                         0               923   +INF  FALL       1
I__597/O                       Odrv12                       540              1463   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__608/I                       LocalMux                       0              2543   +INF  FALL       1
I__608/O                       LocalMux                     309              2852   +INF  FALL       1
I__620/I                       InMux                          0              2852   +INF  FALL       1
I__620/O                       InMux                        217              3069   +INF  FALL       1
VGA_X__i7_LC_3_19_6/in1        LogicCell40_SEQ_MODE_1000      0              3069   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i7_LC_3_19_6/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i11_LC_3_20_0/in2
Capture Clock    : VGA_X__i11_LC_3_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__597/I                       Odrv12                         0               973   +INF  FALL       1
I__597/O                       Odrv12                       540              1513   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__609/I                       Sp12to4                        0              2593   +INF  FALL       1
I__609/O                       Sp12to4                      449              3042   +INF  FALL       1
I__622/I                       Span4Mux_v                     0              3042   +INF  FALL       1
I__622/O                       Span4Mux_v                   372              3414   +INF  FALL       1
I__640/I                       LocalMux                       0              3414   +INF  FALL       1
I__640/O                       LocalMux                     309              3722   +INF  FALL       1
I__651/I                       InMux                          0              3722   +INF  FALL       1
I__651/O                       InMux                        217              3940   +INF  FALL       1
I__654/I                       CascadeMux                     0              3940   +INF  FALL       1
I__654/O                       CascadeMux                     0              3940   +INF  FALL       1
VGA_X__i11_LC_3_20_0/in2       LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__571/I                                         ClkMux                         0              2527  RISE       1
I__571/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i11_LC_3_20_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i12_LC_3_18_0/in2
Capture Clock    : VGA_X__i12_LC_3_18_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  FALL       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESET_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__597/I                       Odrv12                         0               923   +INF  FALL       1
I__597/O                       Odrv12                       540              1463   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1463   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2003   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2003   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2543   +INF  FALL       1
I__609/I                       Sp12to4                        0              2543   +INF  FALL       1
I__609/O                       Sp12to4                      449              2992   +INF  FALL       1
I__623/I                       Span4Mux_v                     0              2992   +INF  FALL       1
I__623/O                       Span4Mux_v                   372              3364   +INF  FALL       1
I__641/I                       LocalMux                       0              3364   +INF  FALL       1
I__641/O                       LocalMux                     309              3672   +INF  FALL       1
I__652/I                       InMux                          0              3672   +INF  FALL       1
I__652/O                       InMux                        217              3890   +INF  FALL       1
I__655/I                       CascadeMux                     0              3890   +INF  FALL       1
I__655/O                       CascadeMux                     0              3890   +INF  FALL       1
VGA_X__i12_LC_3_18_0/in2       LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__569/I                                         ClkMux                         0              2527  RISE       1
I__569/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i12_LC_3_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i6_LC_5_19_7/in3
Capture Clock    : VGA_Y__i6_LC_5_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__597/I                       Odrv12                         0               973   +INF  FALL       1
I__597/O                       Odrv12                       540              1513   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__606/I                       LocalMux                       0              2593   +INF  FALL       1
I__606/O                       LocalMux                     309              2902   +INF  FALL       1
I__617/I                       InMux                          0              2902   +INF  FALL       1
I__617/O                       InMux                        217              3119   +INF  FALL       1
VGA_Y__i6_LC_5_19_7/in3        LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__574/I                                         ClkMux                         0              2527  RISE       1
I__574/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i6_LC_5_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_X__i8_LC_3_19_5/in2
Capture Clock    : VGA_X__i8_LC_3_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__597/I                       Odrv12                         0               973   +INF  FALL       1
I__597/O                       Odrv12                       540              1513   +INF  FALL       1
I__599/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__599/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__601/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__601/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__608/I                       LocalMux                       0              2593   +INF  FALL       1
I__608/O                       LocalMux                     309              2902   +INF  FALL       1
I__621/I                       InMux                          0              2902   +INF  FALL       1
I__621/O                       InMux                        217              3119   +INF  FALL       1
I__639/I                       CascadeMux                     0              3119   +INF  FALL       1
I__639/O                       CascadeMux                     0              3119   +INF  FALL       1
VGA_X__i8_LC_3_19_5/in2        LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__570/I                                         ClkMux                         0              2527  RISE       1
I__570/O                                         ClkMux                       309              2835  RISE       1
VGA_X__i8_LC_3_19_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i4_LC_6_19_7/in1
Capture Clock    : VGA_Y__i4_LC_6_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2593   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3133   +INF  FALL       1
I__610/I                       LocalMux                       0              3133   +INF  FALL       1
I__610/O                       LocalMux                     309              3442   +INF  FALL       1
I__626/I                       InMux                          0              3442   +INF  FALL       1
I__626/O                       InMux                        217              3659   +INF  FALL       1
VGA_Y__i4_LC_6_19_7/in1        LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i4_LC_6_19_7/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i9_LC_6_19_3/in3
Capture Clock    : VGA_Y__i9_LC_6_19_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__602/I                       Span12Mux_v                    0              2593   +INF  FALL       1
I__602/O                       Span12Mux_v                  540              3133   +INF  FALL       1
I__610/I                       LocalMux                       0              3133   +INF  FALL       1
I__610/O                       LocalMux                     309              3442   +INF  FALL       1
I__627/I                       InMux                          0              3442   +INF  FALL       1
I__627/O                       InMux                        217              3659   +INF  FALL       1
VGA_Y__i9_LC_6_19_3/in3        LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__576/I                                         ClkMux                         0              2527  RISE       1
I__576/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i9_LC_6_19_3/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : VGA_Y__i7_LC_6_20_1/in1
Capture Clock    : VGA_Y__i7_LC_6_20_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vga_control|VIDEO_CLK:R#1)    -INF
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                2835
- Setup Time                                                 0
------------------------------------------------------   ----- 
End-of-path required time (ps)                            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                          vga_control                    0                 0   +INF  RISE       1
RESET_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__596/I                       Odrv12                         0               973   +INF  FALL       1
I__596/O                       Odrv12                       540              1513   +INF  FALL       1
I__598/I                       Span12Mux_h                    0              1513   +INF  FALL       1
I__598/O                       Span12Mux_h                  540              2053   +INF  FALL       1
I__600/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__600/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__604/I                       Span12Mux_v                    0              2593   +INF  FALL       1
I__604/O                       Span12Mux_v                  540              3133   +INF  FALL       1
I__612/I                       LocalMux                       0              3133   +INF  FALL       1
I__612/O                       LocalMux                     309              3442   +INF  FALL       1
I__630/I                       InMux                          0              3442   +INF  FALL       1
I__630/O                       InMux                        217              3659   +INF  FALL       1
VGA_Y__i7_LC_6_20_1/in1        LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i7_LC_6_20_1/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9137
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12512
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5430   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    126              5556   +INF  RISE       2
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000      0              5556   +INF  RISE       1
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000    126              5683   +INF  RISE       2
add_177_9_lut_LC_7_26_7/carryin     LogicCell40_SEQ_MODE_0000      0              5683   +INF  RISE       1
add_177_9_lut_LC_7_26_7/carryout    LogicCell40_SEQ_MODE_0000    126              5809   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitin      ICE_CARRY_IN_MUX               0              5809   +INF  RISE       1
IN_MUX_bfv_7_27_0_/carryinitout     ICE_CARRY_IN_MUX             196              6005   +INF  RISE       2
I__764/I                            InMux                          0              6005   +INF  RISE       1
I__764/O                            InMux                        259              6265   +INF  RISE       1
add_177_10_lut_LC_7_27_0/in3        LogicCell40_SEQ_MODE_0000      0              6265   +INF  RISE       1
add_177_10_lut_LC_7_27_0/lcout      LogicCell40_SEQ_MODE_0000    288              6552   +INF  FALL       1
I__765/I                            Odrv12                         0              6552   +INF  FALL       1
I__765/O                            Odrv12                       540              7092   +INF  FALL       1
I__766/I                            Span12Mux_s2_h                 0              7092   +INF  FALL       1
I__766/O                            Span12Mux_s2_h               168              7261   +INF  FALL       1
I__767/I                            LocalMux                       0              7261   +INF  FALL       1
I__767/O                            LocalMux                     309              7569   +INF  FALL       1
I__768/I                            IoInMux                        0              7569   +INF  FALL       1
I__768/O                            IoInMux                      217              7787   +INF  FALL       1
VGA_Y_O_pad_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7787   +INF  FALL       1
VGA_Y_O_pad_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10024   +INF  FALL       1
VGA_Y_O_pad_9_iopad/DIN             IO_PAD                         0             10024   +INF  FALL       1
VGA_Y_O_pad_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             12512   +INF  FALL       1
VGA_Y_O[9]                          vga_control                    0             12512   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        7854
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11229
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/lcout       LogicCell40_SEQ_MODE_0000    379              5044   +INF  FALL       1
I__676/I                            Odrv4                          0              5044   +INF  FALL       1
I__676/O                            Odrv4                        372              5416   +INF  FALL       1
I__677/I                            Span4Mux_v                     0              5416   +INF  FALL       1
I__677/O                            Span4Mux_v                   372              5788   +INF  FALL       1
I__678/I                            Span4Mux_s0_v                  0              5788   +INF  FALL       1
I__678/O                            Span4Mux_s0_v                189              5977   +INF  FALL       1
I__679/I                            LocalMux                       0              5977   +INF  FALL       1
I__679/O                            LocalMux                     309              6286   +INF  FALL       1
I__680/I                            IoInMux                        0              6286   +INF  FALL       1
I__680/O                            IoInMux                      217              6503   +INF  FALL       1
VGA_Y_O_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6503   +INF  FALL       1
VGA_Y_O_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8741   +INF  FALL       1
VGA_Y_O_pad_1_iopad/DIN             IO_PAD                         0              8741   +INF  FALL       1
VGA_Y_O_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2488             11229   +INF  FALL       1
VGA_Y_O[1]                          vga_control                    0             11229   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9439
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12814
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  FALL       7
I__684/I                            Odrv4                          0              3375   +INF  FALL       1
I__684/O                            Odrv4                        372              3747   +INF  FALL       1
I__689/I                            Span4Mux_v                     0              3747   +INF  FALL       1
I__689/O                            Span4Mux_v                   372              4119   +INF  FALL       1
I__693/I                            LocalMux                       0              4119   +INF  FALL       1
I__693/O                            LocalMux                     309              4427   +INF  FALL       1
I__696/I                            InMux                          0              4427   +INF  FALL       1
I__696/O                            InMux                        217              4645   +INF  FALL       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4645   +INF  FALL       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    245              4890   +INF  FALL       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4890   +INF  FALL       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    105              4995   +INF  FALL       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              4995   +INF  FALL       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    105              5101   +INF  FALL       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5101   +INF  FALL       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    105              5206   +INF  FALL       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5206   +INF  FALL       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    105              5311   +INF  FALL       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5311   +INF  FALL       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    105              5416   +INF  FALL       2
add_177_8_lut_LC_7_26_6/carryin     LogicCell40_SEQ_MODE_0000      0              5416   +INF  FALL       1
add_177_8_lut_LC_7_26_6/carryout    LogicCell40_SEQ_MODE_0000    105              5521   +INF  FALL       2
I__786/I                            InMux                          0              5521   +INF  FALL       1
I__786/O                            InMux                        217              5739   +INF  FALL       1
add_177_9_lut_LC_7_26_7/in3         LogicCell40_SEQ_MODE_0000      0              5739   +INF  FALL       1
add_177_9_lut_LC_7_26_7/lcout       LogicCell40_SEQ_MODE_0000    288              6026   +INF  FALL       1
I__787/I                            Odrv12                         0              6026   +INF  FALL       1
I__787/O                            Odrv12                       540              6566   +INF  FALL       1
I__788/I                            Span12Mux_h                    0              6566   +INF  FALL       1
I__788/O                            Span12Mux_h                  540              7106   +INF  FALL       1
I__789/I                            Span12Mux_s11_v                0              7106   +INF  FALL       1
I__789/O                            Span12Mux_s11_v              456              7562   +INF  FALL       1
I__790/I                            LocalMux                       0              7562   +INF  FALL       1
I__790/O                            LocalMux                     309              7871   +INF  FALL       1
I__791/I                            IoInMux                        0              7871   +INF  FALL       1
I__791/O                            IoInMux                      217              8088   +INF  FALL       1
VGA_Y_O_pad_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8088   +INF  FALL       1
VGA_Y_O_pad_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10326   +INF  FALL       1
VGA_Y_O_pad_8_iopad/DIN             IO_PAD                         0             10326   +INF  FALL       1
VGA_Y_O_pad_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             12814   +INF  FALL       1
VGA_Y_O[8]                          vga_control                    0             12814   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i1_LC_5_20_5/lcout
Path End         : VGA_Y_O[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)      0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2835
+ Clock To Q                                             540
+ Data Path Delay                                       6002
-----------------------------------------------------   ---- 
End-of-path arrival time (ps)                           9377
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__575/I                                         ClkMux                         0              2527  RISE       1
I__575/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i1_LC_5_20_5/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i1_LC_5_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__716/I                            Odrv12                         0              3375   +INF  RISE       1
I__716/O                            Odrv12                       491              3866   +INF  RISE       1
I__722/I                            Span12Mux_s4_h                 0              3866   +INF  RISE       1
I__722/O                            Span12Mux_s4_h               196              4063   +INF  RISE       1
I__726/I                            LocalMux                       0              4063   +INF  RISE       1
I__726/O                            LocalMux                     330              4392   +INF  RISE       1
I__729/I                            IoInMux                        0              4392   +INF  RISE       1
I__729/O                            IoInMux                      259              4652   +INF  RISE       1
VGA_Y_O_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4652   +INF  RISE       1
VGA_Y_O_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6889   +INF  FALL       1
VGA_Y_O_pad_0_iopad/DIN             IO_PAD                         0              6889   +INF  FALL       1
VGA_Y_O_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9377   +INF  FALL       1
VGA_Y_O[0]                          vga_control                    0              9377   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8807
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12182
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
add_177_7_lut_LC_7_26_5/carryin     LogicCell40_SEQ_MODE_0000      0              5430   +INF  RISE       1
add_177_7_lut_LC_7_26_5/carryout    LogicCell40_SEQ_MODE_0000    126              5556   +INF  RISE       2
I__800/I                            InMux                          0              5556   +INF  RISE       1
I__800/O                            InMux                        259              5816   +INF  RISE       1
add_177_8_lut_LC_7_26_6/in3         LogicCell40_SEQ_MODE_0000      0              5816   +INF  RISE       1
add_177_8_lut_LC_7_26_6/lcout       LogicCell40_SEQ_MODE_0000    288              6103   +INF  FALL       1
I__801/I                            Odrv12                         0              6103   +INF  FALL       1
I__801/O                            Odrv12                       540              6643   +INF  FALL       1
I__802/I                            Span12Mux_s6_v                 0              6643   +INF  FALL       1
I__802/O                            Span12Mux_s6_v               288              6931   +INF  FALL       1
I__803/I                            LocalMux                       0              6931   +INF  FALL       1
I__803/O                            LocalMux                     309              7240   +INF  FALL       1
I__804/I                            IoInMux                        0              7240   +INF  FALL       1
I__804/O                            IoInMux                      217              7457   +INF  FALL       1
VGA_Y_O_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7457   +INF  FALL       1
VGA_Y_O_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9694   +INF  FALL       1
VGA_Y_O_pad_7_iopad/DIN             IO_PAD                         0              9694   +INF  FALL       1
VGA_Y_O_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             12182   +INF  FALL       1
VGA_Y_O[7]                          vga_control                    0             12182   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        9193
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           12568
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
add_177_5_lut_LC_7_26_3/carryin     LogicCell40_SEQ_MODE_0000      0              5178   +INF  RISE       1
add_177_5_lut_LC_7_26_3/carryout    LogicCell40_SEQ_MODE_0000    126              5304   +INF  RISE       2
add_177_6_lut_LC_7_26_4/carryin     LogicCell40_SEQ_MODE_0000      0              5304   +INF  RISE       1
add_177_6_lut_LC_7_26_4/carryout    LogicCell40_SEQ_MODE_0000    126              5430   +INF  RISE       2
I__805/I                            InMux                          0              5430   +INF  RISE       1
I__805/O                            InMux                        259              5690   +INF  RISE       1
add_177_7_lut_LC_7_26_5/in3         LogicCell40_SEQ_MODE_0000      0              5690   +INF  RISE       1
add_177_7_lut_LC_7_26_5/lcout       LogicCell40_SEQ_MODE_0000    288              5977   +INF  FALL       1
I__806/I                            Odrv4                          0              5977   +INF  FALL       1
I__806/O                            Odrv4                        372              6349   +INF  FALL       1
I__807/I                            Span4Mux_h                     0              6349   +INF  FALL       1
I__807/O                            Span4Mux_h                   316              6665   +INF  FALL       1
I__808/I                            Span4Mux_h                     0              6665   +INF  FALL       1
I__808/O                            Span4Mux_h                   316              6980   +INF  FALL       1
I__809/I                            Span4Mux_s3_v                  0              6980   +INF  FALL       1
I__809/O                            Span4Mux_s3_v                337              7317   +INF  FALL       1
I__810/I                            LocalMux                       0              7317   +INF  FALL       1
I__810/O                            LocalMux                     309              7625   +INF  FALL       1
I__811/I                            IoInMux                        0              7625   +INF  FALL       1
I__811/O                            IoInMux                      217              7843   +INF  FALL       1
VGA_Y_O_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7843   +INF  FALL       1
VGA_Y_O_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             10080   +INF  FALL       1
VGA_Y_O_pad_6_iopad/DIN             IO_PAD                         0             10080   +INF  FALL       1
VGA_Y_O_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             12568   +INF  FALL       1
VGA_Y_O[6]                          vga_control                    0             12568   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8597
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11972
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
add_177_4_lut_LC_7_26_2/carryin     LogicCell40_SEQ_MODE_0000      0              5051   +INF  RISE       1
add_177_4_lut_LC_7_26_2/carryout    LogicCell40_SEQ_MODE_0000    126              5178   +INF  RISE       2
I__840/I                            InMux                          0              5178   +INF  RISE       1
I__840/O                            InMux                        259              5437   +INF  RISE       1
add_177_5_lut_LC_7_26_3/in3         LogicCell40_SEQ_MODE_0000      0              5437   +INF  RISE       1
add_177_5_lut_LC_7_26_3/lcout       LogicCell40_SEQ_MODE_0000    288              5725   +INF  FALL       1
I__841/I                            Odrv4                          0              5725   +INF  FALL       1
I__841/O                            Odrv4                        372              6096   +INF  FALL       1
I__842/I                            Span4Mux_v                     0              6096   +INF  FALL       1
I__842/O                            Span4Mux_v                   372              6468   +INF  FALL       1
I__843/I                            Span4Mux_s2_v                  0              6468   +INF  FALL       1
I__843/O                            Span4Mux_s2_v                252              6721   +INF  FALL       1
I__844/I                            LocalMux                       0              6721   +INF  FALL       1
I__844/O                            LocalMux                     309              7029   +INF  FALL       1
I__845/I                            IoInMux                        0              7029   +INF  FALL       1
I__845/O                            IoInMux                      217              7247   +INF  FALL       1
VGA_Y_O_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7247   +INF  FALL       1
VGA_Y_O_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9484   +INF  FALL       1
VGA_Y_O_pad_4_iopad/DIN             IO_PAD                         0              9484   +INF  FALL       1
VGA_Y_O_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             11972   +INF  FALL       1
VGA_Y_O[4]                          vga_control                    0             11972   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8471
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11846
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
add_177_3_lut_LC_7_26_1/carryin     LogicCell40_SEQ_MODE_0000      0              4925   +INF  RISE       1
add_177_3_lut_LC_7_26_1/carryout    LogicCell40_SEQ_MODE_0000    126              5051   +INF  RISE       2
I__861/I                            InMux                          0              5051   +INF  RISE       1
I__861/O                            InMux                        259              5311   +INF  RISE       1
add_177_4_lut_LC_7_26_2/in3         LogicCell40_SEQ_MODE_0000      0              5311   +INF  RISE       1
add_177_4_lut_LC_7_26_2/lcout       LogicCell40_SEQ_MODE_0000    288              5598   +INF  FALL       1
I__862/I                            Odrv4                          0              5598   +INF  FALL       1
I__862/O                            Odrv4                        372              5970   +INF  FALL       1
I__863/I                            Span4Mux_v                     0              5970   +INF  FALL       1
I__863/O                            Span4Mux_v                   372              6342   +INF  FALL       1
I__864/I                            Span4Mux_s2_v                  0              6342   +INF  FALL       1
I__864/O                            Span4Mux_s2_v                252              6594   +INF  FALL       1
I__865/I                            LocalMux                       0              6594   +INF  FALL       1
I__865/O                            LocalMux                     309              6903   +INF  FALL       1
I__866/I                            IoInMux                        0              6903   +INF  FALL       1
I__866/O                            IoInMux                      217              7120   +INF  FALL       1
VGA_Y_O_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7120   +INF  FALL       1
VGA_Y_O_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9358   +INF  FALL       1
VGA_Y_O_pad_3_iopad/DIN             IO_PAD                         0              9358   +INF  FALL       1
VGA_Y_O_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2488             11846   +INF  FALL       1
VGA_Y_O[3]                          vga_control                    0             11846   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : VGA_Y__i2_LC_6_20_0/lcout
Path End         : VGA_Y_O[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vga_control|VIDEO_CLK:R#1)       0
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2835
+ Clock To Q                                              540
+ Data Path Delay                                        8344
-----------------------------------------------------   ----- 
End-of-path arrival time (ps)                           11719
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
VIDEO_CLK                                        vga_control                    0                 0  RISE       1
VIDEO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
VIDEO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
VIDEO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
VIDEO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__566/I                                         gio2CtrlBuf                    0              2372  RISE       1
I__566/O                                         gio2CtrlBuf                    0              2372  RISE       1
I__567/I                                         GlobalMux                      0              2372  RISE       1
I__567/O                                         GlobalMux                    154              2527  RISE       1
I__577/I                                         ClkMux                         0              2527  RISE       1
I__577/O                                         ClkMux                       309              2835  RISE       1
VGA_Y__i2_LC_6_20_0/clk                          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
VGA_Y__i2_LC_6_20_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       7
I__684/I                            Odrv4                          0              3375   +INF  RISE       1
I__684/O                            Odrv4                        351              3726   +INF  RISE       1
I__689/I                            Span4Mux_v                     0              3726   +INF  RISE       1
I__689/O                            Span4Mux_v                   351              4077   +INF  RISE       1
I__693/I                            LocalMux                       0              4077   +INF  RISE       1
I__693/O                            LocalMux                     330              4406   +INF  RISE       1
I__696/I                            InMux                          0              4406   +INF  RISE       1
I__696/O                            InMux                        259              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/in1         LogicCell40_SEQ_MODE_0000      0              4666   +INF  RISE       1
add_177_2_lut_LC_7_26_0/carryout    LogicCell40_SEQ_MODE_0000    259              4925   +INF  RISE       2
I__867/I                            InMux                          0              4925   +INF  RISE       1
I__867/O                            InMux                        259              5185   +INF  RISE       1
add_177_3_lut_LC_7_26_1/in3         LogicCell40_SEQ_MODE_0000      0              5185   +INF  RISE       1
add_177_3_lut_LC_7_26_1/lcout       LogicCell40_SEQ_MODE_0000    288              5472   +INF  FALL       1
I__868/I                            Odrv4                          0              5472   +INF  FALL       1
I__868/O                            Odrv4                        372              5844   +INF  FALL       1
I__869/I                            Span4Mux_v                     0              5844   +INF  FALL       1
I__869/O                            Span4Mux_v                   372              6216   +INF  FALL       1
I__870/I                            Span4Mux_s2_v                  0              6216   +INF  FALL       1
I__870/O                            Span4Mux_s2_v                252              6468   +INF  FALL       1
I__871/I                            LocalMux                       0              6468   +INF  FALL       1
I__871/O                            LocalMux                     309              6777   +INF  FALL       1
I__872/I                            IoInMux                        0              6777   +INF  FALL       1
I__872/O                            IoInMux                      217              6994   +INF  FALL       1
VGA_Y_O_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6994   +INF  FALL       1
VGA_Y_O_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9231   +INF  FALL       1
VGA_Y_O_pad_2_iopad/DIN             IO_PAD                         0              9231   +INF  FALL       1
VGA_Y_O_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2488             11719   +INF  FALL       1
VGA_Y_O[2]                          vga_control                    0             11719   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

