{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559155254302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559155254304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:40:54 2019 " "Processing started: Wed May 29 15:40:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559155254304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559155254304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_max -c adc_max " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_max -c adc_max" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559155254304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559155254676 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc_qsys.qsys " "Elaborating Qsys system entity \"adc_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155269727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:16 Progress: Loading adc_max/adc_qsys.qsys " "2019.05.29.15:41:16 Progress: Loading adc_max/adc_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155276875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:17 Progress: Reading input file " "2019.05.29.15:41:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155277430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:17 Progress: Adding adc_0 \[altera_modular_adc 15.0\] " "2019.05.29.15:41:17 Progress: Adding adc_0 \[altera_modular_adc 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155277552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:18 Progress: Parameterizing module adc_0 " "2019.05.29.15:41:18 Progress: Parameterizing module adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155278012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:18 Progress: Adding altpll_0 \[altpll 15.0\] " "2019.05.29.15:41:18 Progress: Adding altpll_0 \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155278022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Parameterizing module altpll_0 " "2019.05.29.15:41:20 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Adding clk_50 \[clock_source 15.0\] " "2019.05.29.15:41:20 Progress: Adding clk_50 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Parameterizing module clk_50 " "2019.05.29.15:41:20 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Adding clock_bridge_sys \[altera_clock_bridge 15.0\] " "2019.05.29.15:41:20 Progress: Adding clock_bridge_sys \[altera_clock_bridge 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Parameterizing module clock_bridge_sys " "2019.05.29.15:41:20 Progress: Parameterizing module clock_bridge_sys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Building connections " "2019.05.29.15:41:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Parameterizing connections " "2019.05.29.15:41:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:20 Progress: Validating " "2019.05.29.15:41:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155280712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.15:41:22 Progress: Done reading input file " "2019.05.29.15:41:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155282042 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Adc_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1559155282596 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Adc_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1559155282597 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Adc_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1559155282597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_qsys: Generating adc_qsys \"adc_qsys\" for QUARTUS_SYNTH " "Adc_qsys: Generating adc_qsys \"adc_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155285095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0: \"adc_qsys\" instantiated altera_modular_adc \"adc_0\" " "Adc_0: \"adc_qsys\" instantiated altera_modular_adc \"adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155285904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"adc_qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"adc_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155288838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155288842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155288847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_qsys: Done \"adc_qsys\" with 5 modules, 13 files " "Adc_qsys: Done \"adc_qsys\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1559155288849 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc_qsys.qsys " "Finished elaborating Qsys system entity \"adc_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155289759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_max-rtl " "Found design unit 1: adc_max-rtl" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290273 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_max " "Found entity 1: adc_max" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram.vhd" "" { Text "/home/lucas/vhdl/adc_max/sram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290274 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "/home/lucas/vhdl/adc_max/sram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "db/ip/adc_qsys/adc_qsys.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/adc_qsys_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_adc_0 " "Found entity 1: adc_qsys_adc_0" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_adc_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_0_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290278 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_0_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290278 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_0_altpll_5b92 " "Found entity 3: adc_qsys_altpll_0_altpll_5b92" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290278 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_0 " "Found entity 4: adc_qsys_altpll_0" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(696) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using \"x\" or \"z\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 696 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1559155290281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc_qsys/submodules/altera_reset_controller.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_max " "Elaborating entity \"adc_max\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559155290357 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR adc_max.vhd(22) " "VHDL Signal Declaration warning at adc_max.vhd(22): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290359 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA adc_max.vhd(23) " "VHDL Signal Declaration warning at adc_max.vhd(23): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N adc_max.vhd(24) " "VHDL Signal Declaration warning at adc_max.vhd(24): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE adc_max.vhd(25) " "VHDL Signal Declaration warning at adc_max.vhd(25): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK adc_max.vhd(26) " "VHDL Signal Declaration warning at adc_max.vhd(26): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N adc_max.vhd(27) " "VHDL Signal Declaration warning at adc_max.vhd(27): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM adc_max.vhd(29) " "VHDL Signal Declaration warning at adc_max.vhd(29): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N adc_max.vhd(30) " "VHDL Signal Declaration warning at adc_max.vhd(30): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM adc_max.vhd(31) " "VHDL Signal Declaration warning at adc_max.vhd(31): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N adc_max.vhd(32) " "VHDL Signal Declaration warning at adc_max.vhd(32): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290360 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B adc_max.vhd(52) " "VHDL Signal Declaration warning at adc_max.vhd(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G adc_max.vhd(53) " "VHDL Signal Declaration warning at adc_max.vhd(53): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS adc_max.vhd(54) " "VHDL Signal Declaration warning at adc_max.vhd(54): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R adc_max.vhd(55) " "VHDL Signal Declaration warning at adc_max.vhd(55): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS adc_max.vhd(56) " "VHDL Signal Declaration warning at adc_max.vhd(56): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N adc_max.vhd(59) " "VHDL Signal Declaration warning at adc_max.vhd(59): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK adc_max.vhd(61) " "VHDL Signal Declaration warning at adc_max.vhd(61): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290361 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_data_logic_vector adc_max.vhd(95) " "Verilog HDL or VHDL warning at adc_max.vhd(95): object \"sevenSegArray_data_logic_vector\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX0_integer adc_max.vhd(98) " "Verilog HDL or VHDL warning at adc_max.vhd(98): object \"sevenSegArray_HEX0_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX1_integer adc_max.vhd(102) " "Verilog HDL or VHDL warning at adc_max.vhd(102): object \"sevenSegArray_HEX1_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX2_integer adc_max.vhd(106) " "Verilog HDL or VHDL warning at adc_max.vhd(106): object \"sevenSegArray_HEX2_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX3_integer adc_max.vhd(110) " "Verilog HDL or VHDL warning at adc_max.vhd(110): object \"sevenSegArray_HEX3_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX4_integer adc_max.vhd(114) " "Verilog HDL or VHDL warning at adc_max.vhd(114): object \"sevenSegArray_HEX4_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegArray_HEX5_integer adc_max.vhd(118) " "Verilog HDL or VHDL warning at adc_max.vhd(118): object \"sevenSegArray_HEX5_integer\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290362 "|adc_max"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "displays adc_max.vhd(153) " "VHDL Signal Declaration warning at adc_max.vhd(153): used implicit default value for signal \"displays\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displays_out adc_max.vhd(154) " "Verilog HDL or VHDL warning at adc_max.vhd(154): object \"displays_out\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_ready adc_max.vhd(161) " "Verilog HDL or VHDL warning at adc_max.vhd(161): object \"command_ready\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_startofpacket adc_max.vhd(165) " "Verilog HDL or VHDL warning at adc_max.vhd(165): object \"response_startofpacket\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_endofpacket adc_max.vhd(166) " "Verilog HDL or VHDL warning at adc_max.vhd(166): object \"response_endofpacket\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_adc_ch adc_max.vhd(169) " "Verilog HDL or VHDL warning at adc_max.vhd(169): object \"cur_adc_ch\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren adc_max.vhd(176) " "Verilog HDL or VHDL warning at adc_max.vhd(176): object \"wren\" assigned a value but never read" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290363 "|adc_max"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "response_valid adc_max.vhd(294) " "VHDL Process Statement warning at adc_max.vhd(294): signal \"response_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290366 "|adc_max"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "response_valid adc_max.vhd(308) " "VHDL Process Statement warning at adc_max.vhd(308): signal \"response_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290367 "|adc_max"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..5\] adc_max.vhd(46) " "Using initial value X (don't care) for net \"LEDR\[8..5\]\" at adc_max.vhd(46)" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 46 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290368 "|adc_max"}
{ "Warning" "WSGN_SEARCH_FILE" "sevenSegArray.vhd 2 1 " "Using design file sevenSegArray.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegArray-waveform " "Found design unit 1: sevenSegArray-waveform" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290382 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegArray " "Found entity 1: sevenSegArray" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559155290382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegArray sevenSegArray:sevenSegArray_vhd " "Elaborating entity \"sevenSegArray\" for hierarchy \"sevenSegArray:sevenSegArray_vhd\"" {  } { { "adc_max.vhd" "sevenSegArray_vhd" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig0_logic_vector sevenSegArray.vhd(43) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(43): object \"hex2dig_dig0_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig1_logic_vector sevenSegArray.vhd(47) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(47): object \"hex2dig_dig1_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig2_logic_vector sevenSegArray.vhd(51) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(51): object \"hex2dig_dig2_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig3_logic_vector sevenSegArray.vhd(55) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(55): object \"hex2dig_dig3_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig4_logic_vector sevenSegArray.vhd(59) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(59): object \"hex2dig_dig4_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2dig_dig5_logic_vector sevenSegArray.vhd(63) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(63): object \"hex2dig_dig5_logic_vector\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegROM_data_logic_vector_array sevenSegArray.vhd(88) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(88): object \"sevenSegROM_data_logic_vector_array\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegROM_q_integer_array sevenSegArray.vhd(90) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(90): object \"sevenSegROM_q_integer_array\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegROM_notq_integer_array sevenSegArray.vhd(94) " "Verilog HDL or VHDL warning at sevenSegArray.vhd(94): object \"sevenSegROM_notq_integer_array\" assigned a value but never read" {  } { { "sevenSegArray.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290385 "|adc_max|sevenSegArray:sevenSegArray_vhd"}
{ "Warning" "WSGN_SEARCH_FILE" "hex2dig.vhd 2 1 " "Using design file hex2dig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2dig-rtl " "Found design unit 1: hex2dig-rtl" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290389 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2dig " "Found entity 1: hex2dig" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559155290389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2dig sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd " "Elaborating entity \"hex2dig\" for hierarchy \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\"" {  } { { "sevenSegArray.vhd" "hex2dig_vhd" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290390 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2dig_data_logic_vector hex2dig.vhd(124) " "VHDL Process Statement warning at hex2dig.vhd(124): signal \"hex2dig_data_logic_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2dig_data_logic_vector hex2dig.vhd(126) " "VHDL Process Statement warning at hex2dig.vhd(126): signal \"hex2dig_data_logic_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2dig_data_logic_vector hex2dig.vhd(128) " "VHDL Process Statement warning at hex2dig.vhd(128): signal \"hex2dig_data_logic_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2dig_data_logic_vector hex2dig.vhd(130) " "VHDL Process Statement warning at hex2dig.vhd(130): signal \"hex2dig_data_logic_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig0_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig0_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig1_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig1_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig2_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig2_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig3_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig3_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig4_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig4_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2dig_dig5_integer hex2dig.vhd(120) " "VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable \"hex2dig_dig5_integer\", which holds its previous value in one or more paths through the process" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig5_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig5_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig5_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig5_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig5_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig5_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290391 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig5_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig5_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig5_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig5_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig4_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig4_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig4_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig4_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig4_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig4_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig4_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig4_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig4_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig4_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig3_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig3_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig3_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig3_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig3_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig3_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig3_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig3_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig3_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig3_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig2_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig2_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig2_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig2_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig2_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig2_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig2_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig2_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig2_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig2_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig1_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig1_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig1_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig1_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig1_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig1_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig1_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig1_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig1_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig1_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig0_integer\[0\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig0_integer\[0\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig0_integer\[1\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig0_integer\[1\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig0_integer\[2\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig0_integer\[2\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290392 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig0_integer\[3\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig0_integer\[3\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290393 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2dig_dig0_integer\[4\] hex2dig.vhd(120) " "Inferred latch for \"hex2dig_dig0_integer\[4\]\" at hex2dig.vhd(120)" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559155290393 "|adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"}
{ "Warning" "WSGN_SEARCH_FILE" "sevenSegROM.vhd 2 1 " "Using design file sevenSegROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegROM-rtl " "Found design unit 1: sevenSegROM-rtl" {  } { { "sevenSegROM.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290396 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegROM " "Found entity 1: sevenSegROM" {  } { { "sevenSegROM.vhd" "" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559155290396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegROM sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd " "Elaborating entity \"sevenSegROM\" for hierarchy \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd\"" {  } { { "sevenSegArray.vhd" "\\hex_display_array:5:sevenSegROM_vhd" { Text "/home/lucas/vhdl/adc_max/sevenSegArray.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_dec.vhd 2 1 " "Using design file display_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_dec-behaviour " "Found design unit 1: display_dec-behaviour" {  } { { "display_dec.vhd" "" { Text "/home/lucas/vhdl/adc_max/display_dec.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290403 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_dec " "Found entity 1: display_dec" {  } { { "display_dec.vhd" "" { Text "/home/lucas/vhdl/adc_max/display_dec.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559155290403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_dec display_dec:\\hex_gen:0:hex_dec " "Elaborating entity \"display_dec\" for hierarchy \"display_dec:\\hex_gen:0:hex_dec\"" {  } { { "adc_max.vhd" "\\hex_gen:0:hex_dec" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"adc_qsys:u0\"" {  } { { "adc_max.vhd" "u0" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_adc_0 adc_qsys:u0\|adc_qsys_adc_0:adc_0 " "Elaborating entity \"adc_qsys_adc_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\"" {  } { { "db/ip/adc_qsys/adc_qsys.v" "adc_0" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_adc_0.v" "control_internal" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_adc_0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(66) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559155290414 "|adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155290419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290419 ""}  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155290419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155290498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290499 ""}  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155290499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_es61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_es61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_es61 " "Found entity 1: scfifo_es61" {  } { { "db/scfifo_es61.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/scfifo_es61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_es61 adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated " "Elaborating entity \"scfifo_es61\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/lucas/ssd2/Altera/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0k61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0k61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0k61 " "Found entity 1: a_dpfifo_0k61" {  } { { "db/a_dpfifo_0k61.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/a_dpfifo_0k61.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0k61 adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo " "Elaborating entity \"a_dpfifo_0k61\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\"" {  } { { "db/scfifo_es61.tdf" "dpfifo" { Text "/home/lucas/vhdl/adc_max/db/scfifo_es61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_0k61.tdf" "fifo_state" { Text "/home/lucas/vhdl/adc_max/db/a_dpfifo_0k61.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/lucas/vhdl/adc_max/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_bi41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_bi41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_bi41 " "Found entity 1: dpram_bi41" {  } { { "db/dpram_bi41.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/dpram_bi41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_bi41 adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|dpram_bi41:FIFOram " "Elaborating entity \"dpram_bi41\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|dpram_bi41:FIFOram\"" {  } { { "db/a_dpfifo_0k61.tdf" "FIFOram" { Text "/home/lucas/vhdl/adc_max/db/a_dpfifo_0k61.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1al1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1al1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1al1 " "Found entity 1: altsyncram_1al1" {  } { { "db/altsyncram_1al1.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/altsyncram_1al1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1al1 adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|dpram_bi41:FIFOram\|altsyncram_1al1:altsyncram1 " "Elaborating entity \"altsyncram_1al1\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|dpram_bi41:FIFOram\|altsyncram_1al1:altsyncram1\"" {  } { { "db/dpram_bi41.tdf" "altsyncram1" { Text "/home/lucas/vhdl/adc_max/db/dpram_bi41.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155290740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155290740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_es61:auto_generated\|a_dpfifo_0k61:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_0k61.tdf" "rd_ptr_count" { Text "/home/lucas/vhdl/adc_max/db/a_dpfifo_0k61.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/adc_qsys/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_0 adc_qsys:u0\|adc_qsys_altpll_0:altpll_0 " "Elaborating entity \"adc_qsys_altpll_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\"" {  } { { "db/ip/adc_qsys/adc_qsys.v" "altpll_0" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_0_stdsync_sv6 adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_0_stdsync_sv6\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "stdsync2" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_0_dffpipe_l2c adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_stdsync_sv6:stdsync2\|adc_qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_0_dffpipe_l2c\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_stdsync_sv6:stdsync2\|adc_qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "dffpipe3" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_0_altpll_5b92 adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1 " "Elaborating entity \"adc_qsys_altpll_0_altpll_5b92\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\"" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "sd1" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/adc_qsys/adc_qsys.v" "rst_controller" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/adc_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/adc_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155290758 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:0:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:0:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:1:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:1:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:2:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:2:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:3:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:3:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:4:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:4:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd\|sevenSegROM_rom_core " "RAM logic \"sevenSegArray:sevenSegArray_vhd\|sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd\|sevenSegROM_rom_core\" is uninferred because MIF is not supported for the selected family" {  } { { "sevenSegROM.vhd" "sevenSegROM_rom_core" { Text "/home/lucas/vhdl/adc_max/sevenSegROM.vhd" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Quartus II" 0 -1 1559155313583 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1559155313583 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod0\"" {  } { { "hex2dig.vhd" "Mod0" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div0\"" {  } { { "hex2dig.vhd" "Div0" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod1\"" {  } { { "hex2dig.vhd" "Mod1" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div1\"" {  } { { "hex2dig.vhd" "Div1" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod2\"" {  } { { "hex2dig.vhd" "Mod2" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Div2\"" {  } { { "hex2dig.vhd" "Div2" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|Mod3\"" {  } { { "hex2dig.vhd" "Mod3" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155313719 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559155313719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod0\"" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155314189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod0 " "Instantiated megafunction \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314189 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155314189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div0\"" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155314786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div0 " "Instantiated megafunction \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314786 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155314786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559155314868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559155314868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\"" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155314973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1 " "Instantiated megafunction \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314973 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155314973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\"" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155314990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1 " "Instantiated megafunction \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559155314990 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559155314990 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1559155316339 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1559155316339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/adc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 38 -1 0 } } { "db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v" 715 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559155316349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559155316349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559155316677 "|adc_max|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559155316677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559155316804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559155317594 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_23~0 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_23~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_17~26 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_17~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_18~30 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_18~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_19~34 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_19~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_20~38 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_20~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_21~42 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod1\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_21~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_23~0 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_23~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_20~34 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_20~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_21~38 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Mod2\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|op_21~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div2\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div2\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div2\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|lpm_divide:Div2\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317609 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1559155317609 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de0_lite " "Ignored assignments for entity \"de0_lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_lite -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317646 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1559155317646 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_max " "Ignored assignments for entity \"nios_max\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios_max -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155317648 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1559155317648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/vhdl/adc_max/output_files/adc_max.map.smsg " "Generated suppressed messages file /home/lucas/vhdl/adc_max/output_files/adc_max.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1559155317701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559155317951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155317951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559155318141 "|adc_max|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559155318141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1495 " "Implemented 1495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559155318142 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559155318142 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559155318142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1332 " "Implemented 1332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559155318142 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559155318142 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559155318142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559155318142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559155318174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 15:41:58 2019 " "Processing ended: Wed May 29 15:41:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559155318174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559155318174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559155318174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559155318174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559155320579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559155320580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:42:00 2019 " "Processing started: Wed May 29 15:42:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559155320580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559155320580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_max -c adc_max " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_max -c adc_max" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559155320580 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559155320654 ""}
{ "Info" "0" "" "Project  = adc_max" {  } {  } 0 0 "Project  = adc_max" 0 0 "Fitter" 0 0 1559155320657 ""}
{ "Info" "0" "" "Revision = adc_max" {  } {  } 0 0 "Revision = adc_max" 0 0 "Fitter" 0 0 1559155320657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559155320803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_max 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"adc_max\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559155320820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559155320885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559155320886 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559155320980 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 260 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559155320980 ""}  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559155320980 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559155321219 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559155321225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C7G " "Device 10M08DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559155321360 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559155321360 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3183 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3185 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3187 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3189 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3191 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3193 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3195 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3197 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559155321367 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559155321367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559155321367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559155321367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559155321367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3199 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3201 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3203 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3205 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3207 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3209 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3211 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3213 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3215 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3217 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3219 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3221 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3223 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3225 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3227 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3229 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559155321370 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559155321370 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559155321373 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559155321537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559155323052 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559155323054 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559155323054 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559155323054 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559155323064 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559155323089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559155323095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559155323096 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559155323101 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559155323101 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559155323108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559155323109 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559155323110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559155323263 ""}  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559155323263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559155323263 ""}  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3170 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559155323263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "Automatically promoted node sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559155323263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE~0 " "Destination node sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE~0" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 2387 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559155323263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559155323263 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559155323263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559155324574 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559155324576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559155324576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559155324579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559155324582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559155324584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559155324584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559155324585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559155324651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559155324652 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559155324652 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559155325238 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559155325243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559155329144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559155329750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559155329790 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559155335218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559155335218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559155336845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559155340125 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559155340125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559155343701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559155343702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559155343702 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.24 " "Total time spent on timing analysis during the Fitter is 1.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559155343756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559155343881 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559155343881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559155347115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559155347209 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559155347209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559155350832 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559155352058 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 218 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559155352890 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559155352890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/vhdl/adc_max/output_files/adc_max.fit.smsg " "Generated suppressed messages file /home/lucas/vhdl/adc_max/output_files/adc_max.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559155353081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559155353750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 15:42:33 2019 " "Processing ended: Wed May 29 15:42:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559155353750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559155353750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559155353750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559155353750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559155356090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559155356091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:42:35 2019 " "Processing started: Wed May 29 15:42:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559155356091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559155356091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_max -c adc_max " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_max -c adc_max" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559155356091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559155358531 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559155358605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559155359490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 15:42:39 2019 " "Processing ended: Wed May 29 15:42:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559155359490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559155359490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559155359490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559155359490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559155388295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559155390484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559155390485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:43:10 2019 " "Processing started: Wed May 29 15:43:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559155390485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559155390485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_max -c adc_max " "Command: quartus_sta adc_max -c adc_max" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559155390485 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1559155390570 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de0_lite " "Ignored assignments for entity \"de0_lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_lite -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_lite -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_lite -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390671 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1559155390671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_max " "Ignored assignments for entity \"nios_max\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios_max -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios_max -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios_max -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1559155390673 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1559155390673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559155390792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559155390843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559155390843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559155391637 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559155391755 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1559155391755 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1559155391769 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1559155391798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559155391805 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391806 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391806 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391806 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559155391806 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " "create_clock -period 1.000 -name sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391807 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559155391807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392027 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559155392027 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1559155392032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392034 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559155392036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1559155392046 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1559155392050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559155392055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.348 " "Worst-case setup slack is -31.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.348            -456.545 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "  -31.348            -456.545 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764             -21.442 MAX10_CLK1_50  " "   -1.764             -21.442 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.648               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   11.648               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155392057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.928 " "Worst-case hold slack is -1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928              -1.928 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "   -1.928              -1.928 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 MAX10_CLK1_50  " "    0.375               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.397               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155392062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.294 " "Worst-case recovery slack is 17.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.294               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   17.294               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155392063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.026               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155392065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.444 " "Worst-case minimum pulse width slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "    0.444               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    9.671               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 MAX10_CLK1_50  " "    9.718               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.859               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   44.859               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155392066 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559155392087 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559155392090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559155392128 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1559155392129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559155396728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396878 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559155396878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396879 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559155396888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.609 " "Worst-case setup slack is -28.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.609            -418.468 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "  -28.609            -418.468 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521             -17.198 MAX10_CLK1_50  " "   -1.521             -17.198 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.411               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   12.411               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155396890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.425 " "Worst-case hold slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425              -1.425 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "   -1.425              -1.425 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 MAX10_CLK1_50  " "    0.332               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.358               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155396895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.488 " "Worst-case recovery slack is 17.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.488               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   17.488               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155396896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.946 " "Worst-case removal slack is 0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.946               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155396898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.467 " "Worst-case minimum pulse width slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "    0.467               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    9.688               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.746               0.000 MAX10_CLK1_50  " "    9.746               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.910               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   44.910               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155396899 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559155396911 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559155396913 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397668 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559155397668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559155397674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.545 " "Worst-case setup slack is -12.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.545            -180.484 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "  -12.545            -180.484 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -3.298 MAX10_CLK1_50  " "   -0.755              -3.298 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.426               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   16.426               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155397675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.847 " "Worst-case hold slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -0.847 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "   -0.847              -0.847 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 MAX10_CLK1_50  " "    0.408               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155397680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.771 " "Worst-case recovery slack is 18.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.771               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   18.771               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155397682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.407               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155397683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "    0.416               0.000 sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 MAX10_CLK1_50  " "    9.442               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.716               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    9.716               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   45.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559155397685 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559155397695 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559155399333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559155399334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559155399421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 15:43:19 2019 " "Processing ended: Wed May 29 15:43:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559155399421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559155399421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559155399421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559155399421 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 283 s " "Quartus II Full Compilation was successful. 0 errors, 283 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559155422466 ""}
