# ğŸš€ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSDIAT-Program-orange?style=for-the-badge)
<br>

</div>

Welcome to my journey through the VSD's RISC-V SoC Tapeout Program! This repository serves as a living document, chronicling my week-by-week progress, key learnings, and hands-on experience in designing a full System-on-Chip from the ground up.

> "In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."

**My Design Journey:** `ğŸ“ RTL Design` â†’ `ğŸ”„ Synthesis` â†’ `ğŸ—ï¸ Physical Design` â†’ `ğŸ¯ Tapeout Ready`

---

## ğŸ“ˆ Weekly Progress Tracker

This table provides a high-level overview of my progress through the program. Each week's entry contains a link to a detailed log of the tasks, learnings, and challenges encountered.

| Week | Focus Topic | Status |
| :--- | :--- | :--- |
| **Week 0** | [Foundation & EDA Tool Setup](./Week_0/week0.md) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Week 1** | RTL Design in Verilog & Simulation | ![Status](https://img.shields.io/badge/Status-Pending-lightgrey?style=for-the-badge) |

---

## ğŸ› ï¸ Open-Source EDA Toolchain

This program leverages a powerful suite of open-source EDA tools to take a design from concept to manufacturable layout.

| Tool | Purpose |
| :--- | :--- |
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization |
| ğŸ“Ÿ **Icarus Verilog** | Verilog Simulation & Compilation |
| ğŸ“Š **GTKWave** | Digital Waveform Viewer & Analysis |
| âš¡ **ngspice** | Analog & Mixed-Signal Circuit Simulation |
| ğŸ¨ **Magic VLSI** | VLSI Layout Design, Extraction, & DRC |
| ğŸ³ **Docker** | Containerization Platform for Repeatable Flows |
| ğŸŒŠ **OpenLane** | Complete Automated RTL-to-GDSII Flow |

---

## ğŸ¯ Program Objectives & Scope

| Aspect | Details |
| :--- | :--- |
| ğŸ“ **Learning Path** | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Hands-on Mastery of the Open-Source EDA Ecosystem |
| ğŸ­ **Industry Relevance** | Practical application of real-world semiconductor design methodologies |
| ğŸ‡®ğŸ‡³ **National Impact** | Contributing to the advancement of India's semiconductor ecosystem |

---

## ğŸ™ Acknowledgment

#### ğŸ† Program Leadership & Support

I am sincerely grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and the entire  **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this incredible opportunity to participate in the RISC-V SoC Tapeout Program and contribute to this nationwide initiative.

---

## ğŸ”— Connect with Me

- **Participant:** Dhyey Hingarajiya
- **GitHub:** [https://github.com/dhyey-hngarajiya](https://github.com/dhyey-hingarajiya)
